
ArmuroLeer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08006548  08006548  00016548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065dc  080065dc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080065dc  080065dc  000165dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065e4  080065e4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065e4  080065e4  000165e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065e8  080065e8  000165e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080065ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000070  0800665c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  0800665c  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000158c5  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002be0  00000000  00000000  00035965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00038548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010b0  00000000  00000000  00039730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023871  00000000  00000000  0003a7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000149a3  00000000  00000000  0005e051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc1a3  00000000  00000000  000729f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014eb97  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f60  00000000  00000000  0014ebec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006530 	.word	0x08006530

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08006530 	.word	0x08006530

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__gedf2>:
 80004c4:	f04f 3cff 	mov.w	ip, #4294967295
 80004c8:	e006      	b.n	80004d8 <__cmpdf2+0x4>
 80004ca:	bf00      	nop

080004cc <__ledf2>:
 80004cc:	f04f 0c01 	mov.w	ip, #1
 80004d0:	e002      	b.n	80004d8 <__cmpdf2+0x4>
 80004d2:	bf00      	nop

080004d4 <__cmpdf2>:
 80004d4:	f04f 0c01 	mov.w	ip, #1
 80004d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004e8:	bf18      	it	ne
 80004ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004ee:	d01b      	beq.n	8000528 <__cmpdf2+0x54>
 80004f0:	b001      	add	sp, #4
 80004f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004f6:	bf0c      	ite	eq
 80004f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80004fc:	ea91 0f03 	teqne	r1, r3
 8000500:	bf02      	ittt	eq
 8000502:	ea90 0f02 	teqeq	r0, r2
 8000506:	2000      	moveq	r0, #0
 8000508:	4770      	bxeq	lr
 800050a:	f110 0f00 	cmn.w	r0, #0
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf58      	it	pl
 8000514:	4299      	cmppl	r1, r3
 8000516:	bf08      	it	eq
 8000518:	4290      	cmpeq	r0, r2
 800051a:	bf2c      	ite	cs
 800051c:	17d8      	asrcs	r0, r3, #31
 800051e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000522:	f040 0001 	orr.w	r0, r0, #1
 8000526:	4770      	bx	lr
 8000528:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800052c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000530:	d102      	bne.n	8000538 <__cmpdf2+0x64>
 8000532:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000536:	d107      	bne.n	8000548 <__cmpdf2+0x74>
 8000538:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800053c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000540:	d1d6      	bne.n	80004f0 <__cmpdf2+0x1c>
 8000542:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000546:	d0d3      	beq.n	80004f0 <__cmpdf2+0x1c>
 8000548:	f85d 0b04 	ldr.w	r0, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop

08000550 <__aeabi_cdrcmple>:
 8000550:	4684      	mov	ip, r0
 8000552:	4610      	mov	r0, r2
 8000554:	4662      	mov	r2, ip
 8000556:	468c      	mov	ip, r1
 8000558:	4619      	mov	r1, r3
 800055a:	4663      	mov	r3, ip
 800055c:	e000      	b.n	8000560 <__aeabi_cdcmpeq>
 800055e:	bf00      	nop

08000560 <__aeabi_cdcmpeq>:
 8000560:	b501      	push	{r0, lr}
 8000562:	f7ff ffb7 	bl	80004d4 <__cmpdf2>
 8000566:	2800      	cmp	r0, #0
 8000568:	bf48      	it	mi
 800056a:	f110 0f00 	cmnmi.w	r0, #0
 800056e:	bd01      	pop	{r0, pc}

08000570 <__aeabi_dcmpeq>:
 8000570:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000574:	f7ff fff4 	bl	8000560 <__aeabi_cdcmpeq>
 8000578:	bf0c      	ite	eq
 800057a:	2001      	moveq	r0, #1
 800057c:	2000      	movne	r0, #0
 800057e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000582:	bf00      	nop

08000584 <__aeabi_dcmplt>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff ffea 	bl	8000560 <__aeabi_cdcmpeq>
 800058c:	bf34      	ite	cc
 800058e:	2001      	movcc	r0, #1
 8000590:	2000      	movcs	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_dcmple>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffe0 	bl	8000560 <__aeabi_cdcmpeq>
 80005a0:	bf94      	ite	ls
 80005a2:	2001      	movls	r0, #1
 80005a4:	2000      	movhi	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_dcmpge>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffce 	bl	8000550 <__aeabi_cdrcmple>
 80005b4:	bf94      	ite	ls
 80005b6:	2001      	movls	r0, #1
 80005b8:	2000      	movhi	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmpgt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffc4 	bl	8000550 <__aeabi_cdrcmple>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_d2iz>:
 80005d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005d8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005dc:	d215      	bcs.n	800060a <__aeabi_d2iz+0x36>
 80005de:	d511      	bpl.n	8000604 <__aeabi_d2iz+0x30>
 80005e0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005e8:	d912      	bls.n	8000610 <__aeabi_d2iz+0x3c>
 80005ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80005f6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80005fa:	fa23 f002 	lsr.w	r0, r3, r2
 80005fe:	bf18      	it	ne
 8000600:	4240      	negne	r0, r0
 8000602:	4770      	bx	lr
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	4770      	bx	lr
 800060a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800060e:	d105      	bne.n	800061c <__aeabi_d2iz+0x48>
 8000610:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000614:	bf08      	it	eq
 8000616:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800061a:	4770      	bx	lr
 800061c:	f04f 0000 	mov.w	r0, #0
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <__aeabi_uldivmod>:
 8000624:	b953      	cbnz	r3, 800063c <__aeabi_uldivmod+0x18>
 8000626:	b94a      	cbnz	r2, 800063c <__aeabi_uldivmod+0x18>
 8000628:	2900      	cmp	r1, #0
 800062a:	bf08      	it	eq
 800062c:	2800      	cmpeq	r0, #0
 800062e:	bf1c      	itt	ne
 8000630:	f04f 31ff 	movne.w	r1, #4294967295
 8000634:	f04f 30ff 	movne.w	r0, #4294967295
 8000638:	f000 b96e 	b.w	8000918 <__aeabi_idiv0>
 800063c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000640:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000644:	f000 f806 	bl	8000654 <__udivmoddi4>
 8000648:	f8dd e004 	ldr.w	lr, [sp, #4]
 800064c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000650:	b004      	add	sp, #16
 8000652:	4770      	bx	lr

08000654 <__udivmoddi4>:
 8000654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000658:	9d08      	ldr	r5, [sp, #32]
 800065a:	4604      	mov	r4, r0
 800065c:	468c      	mov	ip, r1
 800065e:	2b00      	cmp	r3, #0
 8000660:	f040 8083 	bne.w	800076a <__udivmoddi4+0x116>
 8000664:	428a      	cmp	r2, r1
 8000666:	4617      	mov	r7, r2
 8000668:	d947      	bls.n	80006fa <__udivmoddi4+0xa6>
 800066a:	fab2 f282 	clz	r2, r2
 800066e:	b142      	cbz	r2, 8000682 <__udivmoddi4+0x2e>
 8000670:	f1c2 0020 	rsb	r0, r2, #32
 8000674:	fa24 f000 	lsr.w	r0, r4, r0
 8000678:	4091      	lsls	r1, r2
 800067a:	4097      	lsls	r7, r2
 800067c:	ea40 0c01 	orr.w	ip, r0, r1
 8000680:	4094      	lsls	r4, r2
 8000682:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000686:	0c23      	lsrs	r3, r4, #16
 8000688:	fbbc f6f8 	udiv	r6, ip, r8
 800068c:	fa1f fe87 	uxth.w	lr, r7
 8000690:	fb08 c116 	mls	r1, r8, r6, ip
 8000694:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000698:	fb06 f10e 	mul.w	r1, r6, lr
 800069c:	4299      	cmp	r1, r3
 800069e:	d909      	bls.n	80006b4 <__udivmoddi4+0x60>
 80006a0:	18fb      	adds	r3, r7, r3
 80006a2:	f106 30ff 	add.w	r0, r6, #4294967295
 80006a6:	f080 8119 	bcs.w	80008dc <__udivmoddi4+0x288>
 80006aa:	4299      	cmp	r1, r3
 80006ac:	f240 8116 	bls.w	80008dc <__udivmoddi4+0x288>
 80006b0:	3e02      	subs	r6, #2
 80006b2:	443b      	add	r3, r7
 80006b4:	1a5b      	subs	r3, r3, r1
 80006b6:	b2a4      	uxth	r4, r4
 80006b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80006bc:	fb08 3310 	mls	r3, r8, r0, r3
 80006c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80006c8:	45a6      	cmp	lr, r4
 80006ca:	d909      	bls.n	80006e0 <__udivmoddi4+0x8c>
 80006cc:	193c      	adds	r4, r7, r4
 80006ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80006d2:	f080 8105 	bcs.w	80008e0 <__udivmoddi4+0x28c>
 80006d6:	45a6      	cmp	lr, r4
 80006d8:	f240 8102 	bls.w	80008e0 <__udivmoddi4+0x28c>
 80006dc:	3802      	subs	r0, #2
 80006de:	443c      	add	r4, r7
 80006e0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006e4:	eba4 040e 	sub.w	r4, r4, lr
 80006e8:	2600      	movs	r6, #0
 80006ea:	b11d      	cbz	r5, 80006f4 <__udivmoddi4+0xa0>
 80006ec:	40d4      	lsrs	r4, r2
 80006ee:	2300      	movs	r3, #0
 80006f0:	e9c5 4300 	strd	r4, r3, [r5]
 80006f4:	4631      	mov	r1, r6
 80006f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006fa:	b902      	cbnz	r2, 80006fe <__udivmoddi4+0xaa>
 80006fc:	deff      	udf	#255	; 0xff
 80006fe:	fab2 f282 	clz	r2, r2
 8000702:	2a00      	cmp	r2, #0
 8000704:	d150      	bne.n	80007a8 <__udivmoddi4+0x154>
 8000706:	1bcb      	subs	r3, r1, r7
 8000708:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800070c:	fa1f f887 	uxth.w	r8, r7
 8000710:	2601      	movs	r6, #1
 8000712:	fbb3 fcfe 	udiv	ip, r3, lr
 8000716:	0c21      	lsrs	r1, r4, #16
 8000718:	fb0e 331c 	mls	r3, lr, ip, r3
 800071c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000720:	fb08 f30c 	mul.w	r3, r8, ip
 8000724:	428b      	cmp	r3, r1
 8000726:	d907      	bls.n	8000738 <__udivmoddi4+0xe4>
 8000728:	1879      	adds	r1, r7, r1
 800072a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800072e:	d202      	bcs.n	8000736 <__udivmoddi4+0xe2>
 8000730:	428b      	cmp	r3, r1
 8000732:	f200 80e9 	bhi.w	8000908 <__udivmoddi4+0x2b4>
 8000736:	4684      	mov	ip, r0
 8000738:	1ac9      	subs	r1, r1, r3
 800073a:	b2a3      	uxth	r3, r4
 800073c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000740:	fb0e 1110 	mls	r1, lr, r0, r1
 8000744:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000748:	fb08 f800 	mul.w	r8, r8, r0
 800074c:	45a0      	cmp	r8, r4
 800074e:	d907      	bls.n	8000760 <__udivmoddi4+0x10c>
 8000750:	193c      	adds	r4, r7, r4
 8000752:	f100 33ff 	add.w	r3, r0, #4294967295
 8000756:	d202      	bcs.n	800075e <__udivmoddi4+0x10a>
 8000758:	45a0      	cmp	r8, r4
 800075a:	f200 80d9 	bhi.w	8000910 <__udivmoddi4+0x2bc>
 800075e:	4618      	mov	r0, r3
 8000760:	eba4 0408 	sub.w	r4, r4, r8
 8000764:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000768:	e7bf      	b.n	80006ea <__udivmoddi4+0x96>
 800076a:	428b      	cmp	r3, r1
 800076c:	d909      	bls.n	8000782 <__udivmoddi4+0x12e>
 800076e:	2d00      	cmp	r5, #0
 8000770:	f000 80b1 	beq.w	80008d6 <__udivmoddi4+0x282>
 8000774:	2600      	movs	r6, #0
 8000776:	e9c5 0100 	strd	r0, r1, [r5]
 800077a:	4630      	mov	r0, r6
 800077c:	4631      	mov	r1, r6
 800077e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000782:	fab3 f683 	clz	r6, r3
 8000786:	2e00      	cmp	r6, #0
 8000788:	d14a      	bne.n	8000820 <__udivmoddi4+0x1cc>
 800078a:	428b      	cmp	r3, r1
 800078c:	d302      	bcc.n	8000794 <__udivmoddi4+0x140>
 800078e:	4282      	cmp	r2, r0
 8000790:	f200 80b8 	bhi.w	8000904 <__udivmoddi4+0x2b0>
 8000794:	1a84      	subs	r4, r0, r2
 8000796:	eb61 0103 	sbc.w	r1, r1, r3
 800079a:	2001      	movs	r0, #1
 800079c:	468c      	mov	ip, r1
 800079e:	2d00      	cmp	r5, #0
 80007a0:	d0a8      	beq.n	80006f4 <__udivmoddi4+0xa0>
 80007a2:	e9c5 4c00 	strd	r4, ip, [r5]
 80007a6:	e7a5      	b.n	80006f4 <__udivmoddi4+0xa0>
 80007a8:	f1c2 0320 	rsb	r3, r2, #32
 80007ac:	fa20 f603 	lsr.w	r6, r0, r3
 80007b0:	4097      	lsls	r7, r2
 80007b2:	fa01 f002 	lsl.w	r0, r1, r2
 80007b6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ba:	40d9      	lsrs	r1, r3
 80007bc:	4330      	orrs	r0, r6
 80007be:	0c03      	lsrs	r3, r0, #16
 80007c0:	fbb1 f6fe 	udiv	r6, r1, lr
 80007c4:	fa1f f887 	uxth.w	r8, r7
 80007c8:	fb0e 1116 	mls	r1, lr, r6, r1
 80007cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007d0:	fb06 f108 	mul.w	r1, r6, r8
 80007d4:	4299      	cmp	r1, r3
 80007d6:	fa04 f402 	lsl.w	r4, r4, r2
 80007da:	d909      	bls.n	80007f0 <__udivmoddi4+0x19c>
 80007dc:	18fb      	adds	r3, r7, r3
 80007de:	f106 3cff 	add.w	ip, r6, #4294967295
 80007e2:	f080 808d 	bcs.w	8000900 <__udivmoddi4+0x2ac>
 80007e6:	4299      	cmp	r1, r3
 80007e8:	f240 808a 	bls.w	8000900 <__udivmoddi4+0x2ac>
 80007ec:	3e02      	subs	r6, #2
 80007ee:	443b      	add	r3, r7
 80007f0:	1a5b      	subs	r3, r3, r1
 80007f2:	b281      	uxth	r1, r0
 80007f4:	fbb3 f0fe 	udiv	r0, r3, lr
 80007f8:	fb0e 3310 	mls	r3, lr, r0, r3
 80007fc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000800:	fb00 f308 	mul.w	r3, r0, r8
 8000804:	428b      	cmp	r3, r1
 8000806:	d907      	bls.n	8000818 <__udivmoddi4+0x1c4>
 8000808:	1879      	adds	r1, r7, r1
 800080a:	f100 3cff 	add.w	ip, r0, #4294967295
 800080e:	d273      	bcs.n	80008f8 <__udivmoddi4+0x2a4>
 8000810:	428b      	cmp	r3, r1
 8000812:	d971      	bls.n	80008f8 <__udivmoddi4+0x2a4>
 8000814:	3802      	subs	r0, #2
 8000816:	4439      	add	r1, r7
 8000818:	1acb      	subs	r3, r1, r3
 800081a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800081e:	e778      	b.n	8000712 <__udivmoddi4+0xbe>
 8000820:	f1c6 0c20 	rsb	ip, r6, #32
 8000824:	fa03 f406 	lsl.w	r4, r3, r6
 8000828:	fa22 f30c 	lsr.w	r3, r2, ip
 800082c:	431c      	orrs	r4, r3
 800082e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000832:	fa01 f306 	lsl.w	r3, r1, r6
 8000836:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800083a:	fa21 f10c 	lsr.w	r1, r1, ip
 800083e:	431f      	orrs	r7, r3
 8000840:	0c3b      	lsrs	r3, r7, #16
 8000842:	fbb1 f9fe 	udiv	r9, r1, lr
 8000846:	fa1f f884 	uxth.w	r8, r4
 800084a:	fb0e 1119 	mls	r1, lr, r9, r1
 800084e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000852:	fb09 fa08 	mul.w	sl, r9, r8
 8000856:	458a      	cmp	sl, r1
 8000858:	fa02 f206 	lsl.w	r2, r2, r6
 800085c:	fa00 f306 	lsl.w	r3, r0, r6
 8000860:	d908      	bls.n	8000874 <__udivmoddi4+0x220>
 8000862:	1861      	adds	r1, r4, r1
 8000864:	f109 30ff 	add.w	r0, r9, #4294967295
 8000868:	d248      	bcs.n	80008fc <__udivmoddi4+0x2a8>
 800086a:	458a      	cmp	sl, r1
 800086c:	d946      	bls.n	80008fc <__udivmoddi4+0x2a8>
 800086e:	f1a9 0902 	sub.w	r9, r9, #2
 8000872:	4421      	add	r1, r4
 8000874:	eba1 010a 	sub.w	r1, r1, sl
 8000878:	b2bf      	uxth	r7, r7
 800087a:	fbb1 f0fe 	udiv	r0, r1, lr
 800087e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000882:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000886:	fb00 f808 	mul.w	r8, r0, r8
 800088a:	45b8      	cmp	r8, r7
 800088c:	d907      	bls.n	800089e <__udivmoddi4+0x24a>
 800088e:	19e7      	adds	r7, r4, r7
 8000890:	f100 31ff 	add.w	r1, r0, #4294967295
 8000894:	d22e      	bcs.n	80008f4 <__udivmoddi4+0x2a0>
 8000896:	45b8      	cmp	r8, r7
 8000898:	d92c      	bls.n	80008f4 <__udivmoddi4+0x2a0>
 800089a:	3802      	subs	r0, #2
 800089c:	4427      	add	r7, r4
 800089e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008a2:	eba7 0708 	sub.w	r7, r7, r8
 80008a6:	fba0 8902 	umull	r8, r9, r0, r2
 80008aa:	454f      	cmp	r7, r9
 80008ac:	46c6      	mov	lr, r8
 80008ae:	4649      	mov	r1, r9
 80008b0:	d31a      	bcc.n	80008e8 <__udivmoddi4+0x294>
 80008b2:	d017      	beq.n	80008e4 <__udivmoddi4+0x290>
 80008b4:	b15d      	cbz	r5, 80008ce <__udivmoddi4+0x27a>
 80008b6:	ebb3 020e 	subs.w	r2, r3, lr
 80008ba:	eb67 0701 	sbc.w	r7, r7, r1
 80008be:	fa07 fc0c 	lsl.w	ip, r7, ip
 80008c2:	40f2      	lsrs	r2, r6
 80008c4:	ea4c 0202 	orr.w	r2, ip, r2
 80008c8:	40f7      	lsrs	r7, r6
 80008ca:	e9c5 2700 	strd	r2, r7, [r5]
 80008ce:	2600      	movs	r6, #0
 80008d0:	4631      	mov	r1, r6
 80008d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d6:	462e      	mov	r6, r5
 80008d8:	4628      	mov	r0, r5
 80008da:	e70b      	b.n	80006f4 <__udivmoddi4+0xa0>
 80008dc:	4606      	mov	r6, r0
 80008de:	e6e9      	b.n	80006b4 <__udivmoddi4+0x60>
 80008e0:	4618      	mov	r0, r3
 80008e2:	e6fd      	b.n	80006e0 <__udivmoddi4+0x8c>
 80008e4:	4543      	cmp	r3, r8
 80008e6:	d2e5      	bcs.n	80008b4 <__udivmoddi4+0x260>
 80008e8:	ebb8 0e02 	subs.w	lr, r8, r2
 80008ec:	eb69 0104 	sbc.w	r1, r9, r4
 80008f0:	3801      	subs	r0, #1
 80008f2:	e7df      	b.n	80008b4 <__udivmoddi4+0x260>
 80008f4:	4608      	mov	r0, r1
 80008f6:	e7d2      	b.n	800089e <__udivmoddi4+0x24a>
 80008f8:	4660      	mov	r0, ip
 80008fa:	e78d      	b.n	8000818 <__udivmoddi4+0x1c4>
 80008fc:	4681      	mov	r9, r0
 80008fe:	e7b9      	b.n	8000874 <__udivmoddi4+0x220>
 8000900:	4666      	mov	r6, ip
 8000902:	e775      	b.n	80007f0 <__udivmoddi4+0x19c>
 8000904:	4630      	mov	r0, r6
 8000906:	e74a      	b.n	800079e <__udivmoddi4+0x14a>
 8000908:	f1ac 0c02 	sub.w	ip, ip, #2
 800090c:	4439      	add	r1, r7
 800090e:	e713      	b.n	8000738 <__udivmoddi4+0xe4>
 8000910:	3802      	subs	r0, #2
 8000912:	443c      	add	r4, r7
 8000914:	e724      	b.n	8000760 <__udivmoddi4+0x10c>
 8000916:	bf00      	nop

08000918 <__aeabi_idiv0>:
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b086      	sub	sp, #24
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000922:	463b      	mov	r3, r7
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
 8000930:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000932:	4b4d      	ldr	r3, [pc, #308]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000934:	4a4d      	ldr	r2, [pc, #308]	; (8000a6c <MX_ADC1_Init+0x150>)
 8000936:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000938:	4b4b      	ldr	r3, [pc, #300]	; (8000a68 <MX_ADC1_Init+0x14c>)
 800093a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800093e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000940:	4b49      	ldr	r3, [pc, #292]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000946:	4b48      	ldr	r3, [pc, #288]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800094c:	4b46      	ldr	r3, [pc, #280]	; (8000a68 <MX_ADC1_Init+0x14c>)
 800094e:	2201      	movs	r2, #1
 8000950:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000952:	4b45      	ldr	r3, [pc, #276]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000954:	2208      	movs	r2, #8
 8000956:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000958:	4b43      	ldr	r3, [pc, #268]	; (8000a68 <MX_ADC1_Init+0x14c>)
 800095a:	2200      	movs	r2, #0
 800095c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800095e:	4b42      	ldr	r3, [pc, #264]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000960:	2201      	movs	r2, #1
 8000962:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 8000964:	4b40      	ldr	r3, [pc, #256]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000966:	2206      	movs	r2, #6
 8000968:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800096a:	4b3f      	ldr	r3, [pc, #252]	; (8000a68 <MX_ADC1_Init+0x14c>)
 800096c:	2200      	movs	r2, #0
 800096e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000972:	4b3d      	ldr	r3, [pc, #244]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000974:	2200      	movs	r2, #0
 8000976:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000978:	4b3b      	ldr	r3, [pc, #236]	; (8000a68 <MX_ADC1_Init+0x14c>)
 800097a:	2200      	movs	r2, #0
 800097c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800097e:	4b3a      	ldr	r3, [pc, #232]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000980:	2200      	movs	r2, #0
 8000982:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000986:	4b38      	ldr	r3, [pc, #224]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000988:	2200      	movs	r2, #0
 800098a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800098c:	4b36      	ldr	r3, [pc, #216]	; (8000a68 <MX_ADC1_Init+0x14c>)
 800098e:	2200      	movs	r2, #0
 8000990:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000994:	4834      	ldr	r0, [pc, #208]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000996:	f001 f897 	bl	8001ac8 <HAL_ADC_Init>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80009a0:	f000 fb98 	bl	80010d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80009a4:	4b32      	ldr	r3, [pc, #200]	; (8000a70 <MX_ADC1_Init+0x154>)
 80009a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009a8:	2306      	movs	r3, #6
 80009aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009b0:	237f      	movs	r3, #127	; 0x7f
 80009b2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009b4:	2304      	movs	r3, #4
 80009b6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009bc:	463b      	mov	r3, r7
 80009be:	4619      	mov	r1, r3
 80009c0:	4829      	ldr	r0, [pc, #164]	; (8000a68 <MX_ADC1_Init+0x14c>)
 80009c2:	f001 fa61 	bl	8001e88 <HAL_ADC_ConfigChannel>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80009cc:	f000 fb82 	bl	80010d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80009d0:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <MX_ADC1_Init+0x158>)
 80009d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009d4:	230c      	movs	r3, #12
 80009d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d8:	463b      	mov	r3, r7
 80009da:	4619      	mov	r1, r3
 80009dc:	4822      	ldr	r0, [pc, #136]	; (8000a68 <MX_ADC1_Init+0x14c>)
 80009de:	f001 fa53 	bl	8001e88 <HAL_ADC_ConfigChannel>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 80009e8:	f000 fb74 	bl	80010d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80009ec:	4b22      	ldr	r3, [pc, #136]	; (8000a78 <MX_ADC1_Init+0x15c>)
 80009ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80009f0:	2312      	movs	r3, #18
 80009f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009f4:	463b      	mov	r3, r7
 80009f6:	4619      	mov	r1, r3
 80009f8:	481b      	ldr	r0, [pc, #108]	; (8000a68 <MX_ADC1_Init+0x14c>)
 80009fa:	f001 fa45 	bl	8001e88 <HAL_ADC_ConfigChannel>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8000a04:	f000 fb66 	bl	80010d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000a08:	4b1c      	ldr	r3, [pc, #112]	; (8000a7c <MX_ADC1_Init+0x160>)
 8000a0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000a0c:	2318      	movs	r3, #24
 8000a0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a10:	463b      	mov	r3, r7
 8000a12:	4619      	mov	r1, r3
 8000a14:	4814      	ldr	r0, [pc, #80]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000a16:	f001 fa37 	bl	8001e88 <HAL_ADC_ConfigChannel>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8000a20:	f000 fb58 	bl	80010d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a24:	4b16      	ldr	r3, [pc, #88]	; (8000a80 <MX_ADC1_Init+0x164>)
 8000a26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000a28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a2c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a2e:	463b      	mov	r3, r7
 8000a30:	4619      	mov	r1, r3
 8000a32:	480d      	ldr	r0, [pc, #52]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000a34:	f001 fa28 	bl	8001e88 <HAL_ADC_ConfigChannel>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8000a3e:	f000 fb49 	bl	80010d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000a42:	4b10      	ldr	r3, [pc, #64]	; (8000a84 <MX_ADC1_Init+0x168>)
 8000a44:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000a46:	f44f 7383 	mov.w	r3, #262	; 0x106
 8000a4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4805      	ldr	r0, [pc, #20]	; (8000a68 <MX_ADC1_Init+0x14c>)
 8000a52:	f001 fa19 	bl	8001e88 <HAL_ADC_ConfigChannel>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 8000a5c:	f000 fb3a 	bl	80010d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a60:	bf00      	nop
 8000a62:	3718      	adds	r7, #24
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000098 	.word	0x20000098
 8000a6c:	50040000 	.word	0x50040000
 8000a70:	14f00020 	.word	0x14f00020
 8000a74:	19200040 	.word	0x19200040
 8000a78:	21800100 	.word	0x21800100
 8000a7c:	25b00200 	.word	0x25b00200
 8000a80:	2a000400 	.word	0x2a000400
 8000a84:	32601000 	.word	0x32601000

08000a88 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b09e      	sub	sp, #120	; 0x78
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a90:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aa0:	f107 0310 	add.w	r3, r7, #16
 8000aa4:	2254      	movs	r2, #84	; 0x54
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f005 f90b 	bl	8005cc4 <memset>
  if(adcHandle->Instance==ADC1)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a3b      	ldr	r2, [pc, #236]	; (8000ba0 <HAL_ADC_MspInit+0x118>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d16e      	bne.n	8000b96 <HAL_ADC_MspInit+0x10e>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ab8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000abc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000abe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ac2:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000acc:	2310      	movs	r3, #16
 8000ace:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ad0:	2307      	movs	r3, #7
 8000ad2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000adc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ae2:	f107 0310 	add.w	r3, r7, #16
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f003 f9ca 	bl	8003e80 <HAL_RCCEx_PeriphCLKConfig>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000af2:	f000 faef 	bl	80010d4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000af6:	4b2b      	ldr	r3, [pc, #172]	; (8000ba4 <HAL_ADC_MspInit+0x11c>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000afa:	4a2a      	ldr	r2, [pc, #168]	; (8000ba4 <HAL_ADC_MspInit+0x11c>)
 8000afc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b02:	4b28      	ldr	r3, [pc, #160]	; (8000ba4 <HAL_ADC_MspInit+0x11c>)
 8000b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0e:	4b25      	ldr	r3, [pc, #148]	; (8000ba4 <HAL_ADC_MspInit+0x11c>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b12:	4a24      	ldr	r2, [pc, #144]	; (8000ba4 <HAL_ADC_MspInit+0x11c>)
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b1a:	4b22      	ldr	r3, [pc, #136]	; (8000ba4 <HAL_ADC_MspInit+0x11c>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = lineSensor_middle_Pin|encoder_left_Pin|lineSensor_right_Pin|battery_Pin
 8000b26:	23bb      	movs	r3, #187	; 0xbb
 8000b28:	667b      	str	r3, [r7, #100]	; 0x64
                          |encoder_right_Pin|lineSensor_left_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b2a:	230b      	movs	r3, #11
 8000b2c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b32:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b36:	4619      	mov	r1, r3
 8000b38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b3c:	f002 f984 	bl	8002e48 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000b40:	4b19      	ldr	r3, [pc, #100]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b42:	4a1a      	ldr	r2, [pc, #104]	; (8000bac <HAL_ADC_MspInit+0x124>)
 8000b44:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000b46:	4b18      	ldr	r3, [pc, #96]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b4c:	4b16      	ldr	r3, [pc, #88]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b52:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b58:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b5a:	2280      	movs	r2, #128	; 0x80
 8000b5c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b5e:	4b12      	ldr	r3, [pc, #72]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b64:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b66:	4b10      	ldr	r3, [pc, #64]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b6c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b70:	2220      	movs	r2, #32
 8000b72:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b7a:	480b      	ldr	r0, [pc, #44]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b7c:	f001 ff6c 	bl	8002a58 <HAL_DMA_Init>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 8000b86:	f000 faa5 	bl	80010d4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4a06      	ldr	r2, [pc, #24]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b8e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b90:	4a05      	ldr	r2, [pc, #20]	; (8000ba8 <HAL_ADC_MspInit+0x120>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b96:	bf00      	nop
 8000b98:	3778      	adds	r7, #120	; 0x78
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	50040000 	.word	0x50040000
 8000ba4:	40021000 	.word	0x40021000
 8000ba8:	200000fc 	.word	0x200000fc
 8000bac:	40020008 	.word	0x40020008

08000bb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bb6:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <MX_DMA_Init+0x38>)
 8000bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000bba:	4a0b      	ldr	r2, [pc, #44]	; (8000be8 <MX_DMA_Init+0x38>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6493      	str	r3, [r2, #72]	; 0x48
 8000bc2:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <MX_DMA_Init+0x38>)
 8000bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	200b      	movs	r0, #11
 8000bd4:	f001 ff09 	bl	80029ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bd8:	200b      	movs	r0, #11
 8000bda:	f001 ff22 	bl	8002a22 <HAL_NVIC_EnableIRQ>

}
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40021000 	.word	0x40021000

08000bec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b088      	sub	sp, #32
 8000bf0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf2:	f107 030c 	add.w	r3, r7, #12
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
 8000c00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c02:	4b30      	ldr	r3, [pc, #192]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c06:	4a2f      	ldr	r2, [pc, #188]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c08:	f043 0304 	orr.w	r3, r3, #4
 8000c0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c0e:	4b2d      	ldr	r3, [pc, #180]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c12:	f003 0304 	and.w	r3, r3, #4
 8000c16:	60bb      	str	r3, [r7, #8]
 8000c18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1a:	4b2a      	ldr	r3, [pc, #168]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c1e:	4a29      	ldr	r2, [pc, #164]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c20:	f043 0301 	orr.w	r3, r3, #1
 8000c24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c26:	4b27      	ldr	r3, [pc, #156]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	607b      	str	r3, [r7, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c36:	4a23      	ldr	r2, [pc, #140]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c3e:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <MX_GPIO_Init+0xd8>)
 8000c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(phase2_L_GPIO_Port, phase2_L_Pin, GPIO_PIN_RESET);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c54:	f002 fa62 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LED_right_Pin|LED_left_Pin|phase2_R_Pin, GPIO_PIN_RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	21b8      	movs	r1, #184	; 0xb8
 8000c5c:	481a      	ldr	r0, [pc, #104]	; (8000cc8 <MX_GPIO_Init+0xdc>)
 8000c5e:	f002 fa5d 	bl	800311c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = switch_right_Pin|switch_middle_Pin|switch_left_Pin;
 8000c62:	f44f 6330 	mov.w	r3, #2816	; 0xb00
 8000c66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c70:	f107 030c 	add.w	r3, r7, #12
 8000c74:	4619      	mov	r1, r3
 8000c76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c7a:	f002 f8e5 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = phase2_L_Pin;
 8000c7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(phase2_L_GPIO_Port, &GPIO_InitStruct);
 8000c90:	f107 030c 	add.w	r3, r7, #12
 8000c94:	4619      	mov	r1, r3
 8000c96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c9a:	f002 f8d5 	bl	8002e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LED_right_Pin|LED_left_Pin|phase2_R_Pin;
 8000c9e:	23b8      	movs	r3, #184	; 0xb8
 8000ca0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000caa:	2300      	movs	r3, #0
 8000cac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cae:	f107 030c 	add.w	r3, r7, #12
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <MX_GPIO_Init+0xdc>)
 8000cb6:	f002 f8c7 	bl	8002e48 <HAL_GPIO_Init>

}
 8000cba:	bf00      	nop
 8000cbc:	3720      	adds	r7, #32
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	48000400 	.word	0x48000400

08000ccc <motor_control>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);

/* Private user code ---------------------------------------------------------*/
void motor_control(double left_motor_speed, double right_motor_speed) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	ed87 0b02 	vstr	d0, [r7, #8]
 8000cd6:	ed87 1b00 	vstr	d1, [r7]
	if (left_motor_speed > 0) {
 8000cda:	f04f 0200 	mov.w	r2, #0
 8000cde:	f04f 0300 	mov.w	r3, #0
 8000ce2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ce6:	f7ff fc6b 	bl	80005c0 <__aeabi_dcmpgt>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d007      	beq.n	8000d00 <motor_control+0x34>
		HAL_GPIO_WritePin(GPIOA, phase2_L_Pin, GPIO_PIN_RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cfa:	f002 fa0f 	bl	800311c <HAL_GPIO_WritePin>
 8000cfe:	e011      	b.n	8000d24 <motor_control+0x58>
	} else if (left_motor_speed < 0) {
 8000d00:	f04f 0200 	mov.w	r2, #0
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d0c:	f7ff fc3a 	bl	8000584 <__aeabi_dcmplt>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d006      	beq.n	8000d24 <motor_control+0x58>
		HAL_GPIO_WritePin(GPIOA, phase2_L_Pin, GPIO_PIN_SET);
 8000d16:	2201      	movs	r2, #1
 8000d18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d20:	f002 f9fc 	bl	800311c <HAL_GPIO_WritePin>
	}
	if (right_motor_speed > 0) {
 8000d24:	f04f 0200 	mov.w	r2, #0
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000d30:	f7ff fc46 	bl	80005c0 <__aeabi_dcmpgt>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d005      	beq.n	8000d46 <motor_control+0x7a>
		HAL_GPIO_WritePin(GPIOB, phase2_R_Pin, GPIO_PIN_SET);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	2180      	movs	r1, #128	; 0x80
 8000d3e:	4835      	ldr	r0, [pc, #212]	; (8000e14 <motor_control+0x148>)
 8000d40:	f002 f9ec 	bl	800311c <HAL_GPIO_WritePin>
 8000d44:	e00f      	b.n	8000d66 <motor_control+0x9a>
	} else if (right_motor_speed < 0) {
 8000d46:	f04f 0200 	mov.w	r2, #0
 8000d4a:	f04f 0300 	mov.w	r3, #0
 8000d4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000d52:	f7ff fc17 	bl	8000584 <__aeabi_dcmplt>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d004      	beq.n	8000d66 <motor_control+0x9a>
		HAL_GPIO_WritePin(GPIOB, phase2_R_Pin, GPIO_PIN_RESET);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2180      	movs	r1, #128	; 0x80
 8000d60:	482c      	ldr	r0, [pc, #176]	; (8000e14 <motor_control+0x148>)
 8000d62:	f002 f9db 	bl	800311c <HAL_GPIO_WritePin>
	}

	if (left_motor_speed < -1 || left_motor_speed > 1) {
 8000d66:	f04f 0200 	mov.w	r2, #0
 8000d6a:	4b2b      	ldr	r3, [pc, #172]	; (8000e18 <motor_control+0x14c>)
 8000d6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d70:	f7ff fc08 	bl	8000584 <__aeabi_dcmplt>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d109      	bne.n	8000d8e <motor_control+0xc2>
 8000d7a:	f04f 0200 	mov.w	r2, #0
 8000d7e:	4b27      	ldr	r3, [pc, #156]	; (8000e1c <motor_control+0x150>)
 8000d80:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d84:	f7ff fc1c 	bl	80005c0 <__aeabi_dcmpgt>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d004      	beq.n	8000d98 <motor_control+0xcc>
		left_motor_speed = 0.5f;
 8000d8e:	f04f 0200 	mov.w	r2, #0
 8000d92:	4b23      	ldr	r3, [pc, #140]	; (8000e20 <motor_control+0x154>)
 8000d94:	e9c7 2302 	strd	r2, r3, [r7, #8]
	}

	if (right_motor_speed < -1 || right_motor_speed > 1) {
 8000d98:	f04f 0200 	mov.w	r2, #0
 8000d9c:	4b1e      	ldr	r3, [pc, #120]	; (8000e18 <motor_control+0x14c>)
 8000d9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000da2:	f7ff fbef 	bl	8000584 <__aeabi_dcmplt>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d109      	bne.n	8000dc0 <motor_control+0xf4>
 8000dac:	f04f 0200 	mov.w	r2, #0
 8000db0:	4b1a      	ldr	r3, [pc, #104]	; (8000e1c <motor_control+0x150>)
 8000db2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000db6:	f7ff fc03 	bl	80005c0 <__aeabi_dcmpgt>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d004      	beq.n	8000dca <motor_control+0xfe>
		right_motor_speed = 0.5f;
 8000dc0:	f04f 0200 	mov.w	r2, #0
 8000dc4:	4b16      	ldr	r3, [pc, #88]	; (8000e20 <motor_control+0x154>)
 8000dc6:	e9c7 2300 	strd	r2, r3, [r7]
	}

	TIM1->CCR2 = (int) (left_motor_speed * 65536);
 8000dca:	f04f 0200 	mov.w	r2, #0
 8000dce:	4b15      	ldr	r3, [pc, #84]	; (8000e24 <motor_control+0x158>)
 8000dd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000dd4:	f7ff fa4c 	bl	8000270 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4610      	mov	r0, r2
 8000dde:	4619      	mov	r1, r3
 8000de0:	f7ff fbf8 	bl	80005d4 <__aeabi_d2iz>
 8000de4:	4602      	mov	r2, r0
 8000de6:	4b10      	ldr	r3, [pc, #64]	; (8000e28 <motor_control+0x15c>)
 8000de8:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = (int) (right_motor_speed * 65536);
 8000dea:	f04f 0200 	mov.w	r2, #0
 8000dee:	4b0d      	ldr	r3, [pc, #52]	; (8000e24 <motor_control+0x158>)
 8000df0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000df4:	f7ff fa3c 	bl	8000270 <__aeabi_dmul>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	4619      	mov	r1, r3
 8000e00:	f7ff fbe8 	bl	80005d4 <__aeabi_d2iz>
 8000e04:	4602      	mov	r2, r0
 8000e06:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <motor_control+0x15c>)
 8000e08:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	48000400 	.word	0x48000400
 8000e18:	bff00000 	.word	0xbff00000
 8000e1c:	3ff00000 	.word	0x3ff00000
 8000e20:	3fe00000 	.word	0x3fe00000
 8000e24:	40f00000 	.word	0x40f00000
 8000e28:	40012c00 	.word	0x40012c00

08000e2c <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 6; i++) {
 8000e34:	2300      	movs	r3, #0
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	e00a      	b.n	8000e50 <HAL_ADC_ConvCpltCallback+0x24>
		adc[i] = buffer[i];
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	; (8000e64 <HAL_ADC_ConvCpltCallback+0x38>)
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e42:	4909      	ldr	r1, [pc, #36]	; (8000e68 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < 6; i++) {
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	2b05      	cmp	r3, #5
 8000e54:	ddf1      	ble.n	8000e3a <HAL_ADC_ConvCpltCallback+0xe>

	}
	writeSensorUSB();
 8000e56:	f000 f809 	bl	8000e6c <writeSensorUSB>
}
 8000e5a:	bf00      	nop
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000148 	.word	0x20000148
 8000e68:	20000160 	.word	0x20000160

08000e6c <writeSensorUSB>:


void writeSensorUSB() {
 8000e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e6e:	b09f      	sub	sp, #124	; 0x7c
 8000e70:	af04      	add	r7, sp, #16
	char string_buf[100];
	uint8_t len = sprintf((char*) string_buf, "%d, %d, %d, %d, %d, %d\n",
 8000e72:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <writeSensorUSB+0x54>)
 8000e74:	681d      	ldr	r5, [r3, #0]
 8000e76:	4b12      	ldr	r3, [pc, #72]	; (8000ec0 <writeSensorUSB+0x54>)
 8000e78:	685e      	ldr	r6, [r3, #4]
 8000e7a:	4b11      	ldr	r3, [pc, #68]	; (8000ec0 <writeSensorUSB+0x54>)
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	4a10      	ldr	r2, [pc, #64]	; (8000ec0 <writeSensorUSB+0x54>)
 8000e80:	68d2      	ldr	r2, [r2, #12]
 8000e82:	490f      	ldr	r1, [pc, #60]	; (8000ec0 <writeSensorUSB+0x54>)
 8000e84:	6909      	ldr	r1, [r1, #16]
 8000e86:	480e      	ldr	r0, [pc, #56]	; (8000ec0 <writeSensorUSB+0x54>)
 8000e88:	6940      	ldr	r0, [r0, #20]
 8000e8a:	463c      	mov	r4, r7
 8000e8c:	9003      	str	r0, [sp, #12]
 8000e8e:	9102      	str	r1, [sp, #8]
 8000e90:	9201      	str	r2, [sp, #4]
 8000e92:	9300      	str	r3, [sp, #0]
 8000e94:	4633      	mov	r3, r6
 8000e96:	462a      	mov	r2, r5
 8000e98:	490a      	ldr	r1, [pc, #40]	; (8000ec4 <writeSensorUSB+0x58>)
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	f004 ff1a 	bl	8005cd4 <siprintf>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			buffer[0], buffer[1], buffer[2], buffer[3], buffer[4], buffer[5]);
	HAL_UART_Transmit(&huart2, (uint8_t*) string_buf, len, 1000000);
 8000ea6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	4639      	mov	r1, r7
 8000eae:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <writeSensorUSB+0x5c>)
 8000eb0:	4806      	ldr	r0, [pc, #24]	; (8000ecc <writeSensorUSB+0x60>)
 8000eb2:	f004 fad4 	bl	800545e <HAL_UART_Transmit>
}
 8000eb6:	bf00      	nop
 8000eb8:	376c      	adds	r7, #108	; 0x6c
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000148 	.word	0x20000148
 8000ec4:	08006548 	.word	0x08006548
 8000ec8:	000f4240 	.word	0x000f4240
 8000ecc:	200001d0 	.word	0x200001d0

08000ed0 <evaluateEncoder>:


void evaluateEncoder(){
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
	if(buffer[1] > HIGH_THRESHOLD && !encoderStatusLeft){
 8000ed4:	4b2a      	ldr	r3, [pc, #168]	; (8000f80 <evaluateEncoder+0xb0>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d90f      	bls.n	8000f00 <evaluateEncoder+0x30>
 8000ee0:	4b28      	ldr	r3, [pc, #160]	; (8000f84 <evaluateEncoder+0xb4>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	f083 0301 	eor.w	r3, r3, #1
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d008      	beq.n	8000f00 <evaluateEncoder+0x30>
		ticksLeft++;
 8000eee:	4b26      	ldr	r3, [pc, #152]	; (8000f88 <evaluateEncoder+0xb8>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	4a24      	ldr	r2, [pc, #144]	; (8000f88 <evaluateEncoder+0xb8>)
 8000ef6:	6013      	str	r3, [r2, #0]
		encoderStatusLeft = true;
 8000ef8:	4b22      	ldr	r3, [pc, #136]	; (8000f84 <evaluateEncoder+0xb4>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	701a      	strb	r2, [r3, #0]
 8000efe:	e011      	b.n	8000f24 <evaluateEncoder+0x54>
	}else if(buffer[1] < LOW_THRESHOLD && encoderStatusLeft){
 8000f00:	4b1f      	ldr	r3, [pc, #124]	; (8000f80 <evaluateEncoder+0xb0>)
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d20b      	bcs.n	8000f24 <evaluateEncoder+0x54>
 8000f0c:	4b1d      	ldr	r3, [pc, #116]	; (8000f84 <evaluateEncoder+0xb4>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d007      	beq.n	8000f24 <evaluateEncoder+0x54>
		ticksLeft++;
 8000f14:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <evaluateEncoder+0xb8>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	4a1b      	ldr	r2, [pc, #108]	; (8000f88 <evaluateEncoder+0xb8>)
 8000f1c:	6013      	str	r3, [r2, #0]
		encoderStatusLeft = false;
 8000f1e:	4b19      	ldr	r3, [pc, #100]	; (8000f84 <evaluateEncoder+0xb4>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]
	}

	if(buffer[4] > HIGH_THRESHOLD && !encoderStatusRight){
 8000f24:	4b16      	ldr	r3, [pc, #88]	; (8000f80 <evaluateEncoder+0xb0>)
 8000f26:	691b      	ldr	r3, [r3, #16]
 8000f28:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d90f      	bls.n	8000f50 <evaluateEncoder+0x80>
 8000f30:	4b16      	ldr	r3, [pc, #88]	; (8000f8c <evaluateEncoder+0xbc>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	f083 0301 	eor.w	r3, r3, #1
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d008      	beq.n	8000f50 <evaluateEncoder+0x80>
		ticksRight++;
 8000f3e:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <evaluateEncoder+0xc0>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	3301      	adds	r3, #1
 8000f44:	4a12      	ldr	r2, [pc, #72]	; (8000f90 <evaluateEncoder+0xc0>)
 8000f46:	6013      	str	r3, [r2, #0]
		encoderStatusRight = true;
 8000f48:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <evaluateEncoder+0xbc>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
	}else if(buffer[4] < LOW_THRESHOLD && encoderStatusRight){
		ticksRight++;
		encoderStatusRight = false;
	}
}
 8000f4e:	e011      	b.n	8000f74 <evaluateEncoder+0xa4>
	}else if(buffer[4] < LOW_THRESHOLD && encoderStatusRight){
 8000f50:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <evaluateEncoder+0xb0>)
 8000f52:	691b      	ldr	r3, [r3, #16]
 8000f54:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d20b      	bcs.n	8000f74 <evaluateEncoder+0xa4>
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <evaluateEncoder+0xbc>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d007      	beq.n	8000f74 <evaluateEncoder+0xa4>
		ticksRight++;
 8000f64:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <evaluateEncoder+0xc0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	4a09      	ldr	r2, [pc, #36]	; (8000f90 <evaluateEncoder+0xc0>)
 8000f6c:	6013      	str	r3, [r2, #0]
		encoderStatusRight = false;
 8000f6e:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <evaluateEncoder+0xbc>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	20000148 	.word	0x20000148
 8000f84:	20000144 	.word	0x20000144
 8000f88:	20000180 	.word	0x20000180
 8000f8c:	20000178 	.word	0x20000178
 8000f90:	2000017c 	.word	0x2000017c
 8000f94:	00000000 	.word	0x00000000

08000f98 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f9c:	f000 fb33 	bl	8001606 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000fa0:	f000 f836 	bl	8001010 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fa4:	f7ff fe22 	bl	8000bec <MX_GPIO_Init>
	MX_DMA_Init();
 8000fa8:	f7ff fe02 	bl	8000bb0 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000fac:	f000 fa68 	bl	8001480 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000fb0:	f7ff fcb4 	bl	800091c <MX_ADC1_Init>
	MX_TIM1_Init();
 8000fb4:	f000 f954 	bl	8001260 <MX_TIM1_Init>

	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000fb8:	2104      	movs	r1, #4
 8000fba:	4811      	ldr	r0, [pc, #68]	; (8001000 <main+0x68>)
 8000fbc:	f004 f860 	bl	8005080 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000fc0:	2108      	movs	r1, #8
 8000fc2:	480f      	ldr	r0, [pc, #60]	; (8001000 <main+0x68>)
 8000fc4:	f004 f85c 	bl	8005080 <HAL_TIMEx_PWMN_Start>

	TIM1->CCR2 = 0;
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <main+0x6c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3 = 30000;
 8000fce:	4b0d      	ldr	r3, [pc, #52]	; (8001004 <main+0x6c>)
 8000fd0:	f247 5230 	movw	r2, #30000	; 0x7530
 8000fd4:	63da      	str	r2, [r3, #60]	; 0x3c
	motor_control(0.5f, 0.5f);
 8000fd6:	ed9f 1b08 	vldr	d1, [pc, #32]	; 8000ff8 <main+0x60>
 8000fda:	ed9f 0b07 	vldr	d0, [pc, #28]	; 8000ff8 <main+0x60>
 8000fde:	f7ff fe75 	bl	8000ccc <motor_control>

	/* Infinite loop */
	while (1) {
		HAL_ADC_Start_DMA(&hadc1, buffer, 6);
 8000fe2:	2206      	movs	r2, #6
 8000fe4:	4908      	ldr	r1, [pc, #32]	; (8001008 <main+0x70>)
 8000fe6:	4809      	ldr	r0, [pc, #36]	; (800100c <main+0x74>)
 8000fe8:	f000 feb6 	bl	8001d58 <HAL_ADC_Start_DMA>
		evaluateEncoder();
 8000fec:	f7ff ff70 	bl	8000ed0 <evaluateEncoder>
		HAL_Delay(20);
 8000ff0:	2014      	movs	r0, #20
 8000ff2:	f000 fb7d 	bl	80016f0 <HAL_Delay>
		HAL_ADC_Start_DMA(&hadc1, buffer, 6);
 8000ff6:	e7f4      	b.n	8000fe2 <main+0x4a>
 8000ff8:	00000000 	.word	0x00000000
 8000ffc:	3fe00000 	.word	0x3fe00000
 8001000:	20000184 	.word	0x20000184
 8001004:	40012c00 	.word	0x40012c00
 8001008:	20000148 	.word	0x20000148
 800100c:	20000098 	.word	0x20000098

08001010 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b096      	sub	sp, #88	; 0x58
 8001014:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	2244      	movs	r2, #68	; 0x44
 800101c:	2100      	movs	r1, #0
 800101e:	4618      	mov	r0, r3
 8001020:	f004 fe50 	bl	8005cc4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001024:	463b      	mov	r3, r7
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	605a      	str	r2, [r3, #4]
 800102c:	609a      	str	r2, [r3, #8]
 800102e:	60da      	str	r2, [r3, #12]
 8001030:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001032:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001036:	f002 f8a7 	bl	8003188 <HAL_PWREx_ControlVoltageScaling>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 8001040:	f000 f848 	bl	80010d4 <Error_Handler>
	}
	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 8001044:	f002 f882 	bl	800314c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001048:	4b21      	ldr	r3, [pc, #132]	; (80010d0 <SystemClock_Config+0xc0>)
 800104a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800104e:	4a20      	ldr	r2, [pc, #128]	; (80010d0 <SystemClock_Config+0xc0>)
 8001050:	f023 0318 	bic.w	r3, r3, #24
 8001054:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE
 8001058:	2314      	movs	r3, #20
 800105a:	617b      	str	r3, [r7, #20]
			| RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800105c:	2301      	movs	r3, #1
 800105e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001060:	2301      	movs	r3, #1
 8001062:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001068:	2360      	movs	r3, #96	; 0x60
 800106a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106c:	2302      	movs	r3, #2
 800106e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001070:	2301      	movs	r3, #1
 8001072:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001074:	2301      	movs	r3, #1
 8001076:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 16;
 8001078:	2310      	movs	r3, #16
 800107a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800107c:	2307      	movs	r3, #7
 800107e:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001080:	2302      	movs	r3, #2
 8001082:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001084:	2302      	movs	r3, #2
 8001086:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	4618      	mov	r0, r3
 800108e:	f002 f8d1 	bl	8003234 <HAL_RCC_OscConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0x8c>
		Error_Handler();
 8001098:	f000 f81c 	bl	80010d4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800109c:	230f      	movs	r3, #15
 800109e:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a0:	2303      	movs	r3, #3
 80010a2:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80010b0:	463b      	mov	r3, r7
 80010b2:	2101      	movs	r1, #1
 80010b4:	4618      	mov	r0, r3
 80010b6:	f002 fcdd 	bl	8003a74 <HAL_RCC_ClockConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <SystemClock_Config+0xb4>
		Error_Handler();
 80010c0:	f000 f808 	bl	80010d4 <Error_Handler>
	}
	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 80010c4:	f003 f8d0 	bl	8004268 <HAL_RCCEx_EnableMSIPLLMode>
}
 80010c8:	bf00      	nop
 80010ca:	3758      	adds	r7, #88	; 0x58
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40021000 	.word	0x40021000

080010d4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010d8:	b672      	cpsid	i
}
 80010da:	bf00      	nop
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80010dc:	e7fe      	b.n	80010dc <Error_Handler+0x8>
	...

080010e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e6:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <HAL_MspInit+0x44>)
 80010e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010ea:	4a0e      	ldr	r2, [pc, #56]	; (8001124 <HAL_MspInit+0x44>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6613      	str	r3, [r2, #96]	; 0x60
 80010f2:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <HAL_MspInit+0x44>)
 80010f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010fe:	4b09      	ldr	r3, [pc, #36]	; (8001124 <HAL_MspInit+0x44>)
 8001100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001102:	4a08      	ldr	r2, [pc, #32]	; (8001124 <HAL_MspInit+0x44>)
 8001104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001108:	6593      	str	r3, [r2, #88]	; 0x58
 800110a:	4b06      	ldr	r3, [pc, #24]	; (8001124 <HAL_MspInit+0x44>)
 800110c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	603b      	str	r3, [r7, #0]
 8001114:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40021000 	.word	0x40021000

08001128 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800112c:	e7fe      	b.n	800112c <NMI_Handler+0x4>

0800112e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800112e:	b480      	push	{r7}
 8001130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001132:	e7fe      	b.n	8001132 <HardFault_Handler+0x4>

08001134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001138:	e7fe      	b.n	8001138 <MemManage_Handler+0x4>

0800113a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800113e:	e7fe      	b.n	800113e <BusFault_Handler+0x4>

08001140 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001144:	e7fe      	b.n	8001144 <UsageFault_Handler+0x4>

08001146 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001146:	b480      	push	{r7}
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001158:	bf00      	nop
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001162:	b480      	push	{r7}
 8001164:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001174:	f000 fa9c 	bl	80016b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}

0800117c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001180:	4802      	ldr	r0, [pc, #8]	; (800118c <DMA1_Channel1_IRQHandler+0x10>)
 8001182:	f001 fd81 	bl	8002c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200000fc 	.word	0x200000fc

08001190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001198:	4a14      	ldr	r2, [pc, #80]	; (80011ec <_sbrk+0x5c>)
 800119a:	4b15      	ldr	r3, [pc, #84]	; (80011f0 <_sbrk+0x60>)
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011a4:	4b13      	ldr	r3, [pc, #76]	; (80011f4 <_sbrk+0x64>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d102      	bne.n	80011b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011ac:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <_sbrk+0x64>)
 80011ae:	4a12      	ldr	r2, [pc, #72]	; (80011f8 <_sbrk+0x68>)
 80011b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011b2:	4b10      	ldr	r3, [pc, #64]	; (80011f4 <_sbrk+0x64>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4413      	add	r3, r2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d207      	bcs.n	80011d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011c0:	f004 fd56 	bl	8005c70 <__errno>
 80011c4:	4603      	mov	r3, r0
 80011c6:	220c      	movs	r2, #12
 80011c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011ca:	f04f 33ff 	mov.w	r3, #4294967295
 80011ce:	e009      	b.n	80011e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011d0:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <_sbrk+0x64>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <_sbrk+0x64>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4413      	add	r3, r2
 80011de:	4a05      	ldr	r2, [pc, #20]	; (80011f4 <_sbrk+0x64>)
 80011e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011e2:	68fb      	ldr	r3, [r7, #12]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20010000 	.word	0x20010000
 80011f0:	00000400 	.word	0x00000400
 80011f4:	2000008c 	.word	0x2000008c
 80011f8:	20000268 	.word	0x20000268

080011fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001200:	4b15      	ldr	r3, [pc, #84]	; (8001258 <SystemInit+0x5c>)
 8001202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001206:	4a14      	ldr	r2, [pc, #80]	; (8001258 <SystemInit+0x5c>)
 8001208:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800120c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001210:	4b12      	ldr	r3, [pc, #72]	; (800125c <SystemInit+0x60>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a11      	ldr	r2, [pc, #68]	; (800125c <SystemInit+0x60>)
 8001216:	f043 0301 	orr.w	r3, r3, #1
 800121a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <SystemInit+0x60>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <SystemInit+0x60>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a0d      	ldr	r2, [pc, #52]	; (800125c <SystemInit+0x60>)
 8001228:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800122c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001230:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <SystemInit+0x60>)
 8001234:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001238:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800123a:	4b08      	ldr	r3, [pc, #32]	; (800125c <SystemInit+0x60>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a07      	ldr	r2, [pc, #28]	; (800125c <SystemInit+0x60>)
 8001240:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001244:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001246:	4b05      	ldr	r3, [pc, #20]	; (800125c <SystemInit+0x60>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	e000ed00 	.word	0xe000ed00
 800125c:	40021000 	.word	0x40021000

08001260 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b09a      	sub	sp, #104	; 0x68
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001266:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001274:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001280:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
 800128e:	611a      	str	r2, [r3, #16]
 8001290:	615a      	str	r2, [r3, #20]
 8001292:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001294:	1d3b      	adds	r3, r7, #4
 8001296:	222c      	movs	r2, #44	; 0x2c
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f004 fd12 	bl	8005cc4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012a0:	4b49      	ldr	r3, [pc, #292]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012a2:	4a4a      	ldr	r2, [pc, #296]	; (80013cc <MX_TIM1_Init+0x16c>)
 80012a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012a6:	4b48      	ldr	r3, [pc, #288]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ac:	4b46      	ldr	r3, [pc, #280]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80012b2:	4b45      	ldr	r3, [pc, #276]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ba:	4b43      	ldr	r3, [pc, #268]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012c0:	4b41      	ldr	r3, [pc, #260]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012c6:	4b40      	ldr	r3, [pc, #256]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012c8:	2280      	movs	r2, #128	; 0x80
 80012ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012cc:	483e      	ldr	r0, [pc, #248]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012ce:	f003 f8cd 	bl	800446c <HAL_TIM_Base_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80012d8:	f7ff fefc 	bl	80010d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012e0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012e2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80012e6:	4619      	mov	r1, r3
 80012e8:	4837      	ldr	r0, [pc, #220]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012ea:	f003 fa87 	bl	80047fc <HAL_TIM_ConfigClockSource>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80012f4:	f7ff feee 	bl	80010d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012f8:	4833      	ldr	r0, [pc, #204]	; (80013c8 <MX_TIM1_Init+0x168>)
 80012fa:	f003 f90e 	bl	800451a <HAL_TIM_PWM_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001304:	f7ff fee6 	bl	80010d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001308:	2300      	movs	r3, #0
 800130a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800130c:	2300      	movs	r3, #0
 800130e:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001310:	2300      	movs	r3, #0
 8001312:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001314:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001318:	4619      	mov	r1, r3
 800131a:	482b      	ldr	r0, [pc, #172]	; (80013c8 <MX_TIM1_Init+0x168>)
 800131c:	f003 ff4e 	bl	80051bc <HAL_TIMEx_MasterConfigSynchronization>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001326:	f7ff fed5 	bl	80010d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800132a:	2360      	movs	r3, #96	; 0x60
 800132c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001332:	2300      	movs	r3, #0
 8001334:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001336:	2300      	movs	r3, #0
 8001338:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800133e:	2300      	movs	r3, #0
 8001340:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001342:	2300      	movs	r3, #0
 8001344:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001346:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800134a:	2204      	movs	r2, #4
 800134c:	4619      	mov	r1, r3
 800134e:	481e      	ldr	r0, [pc, #120]	; (80013c8 <MX_TIM1_Init+0x168>)
 8001350:	f003 f944 	bl	80045dc <HAL_TIM_PWM_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800135a:	f7ff febb 	bl	80010d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800135e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001362:	2208      	movs	r2, #8
 8001364:	4619      	mov	r1, r3
 8001366:	4818      	ldr	r0, [pc, #96]	; (80013c8 <MX_TIM1_Init+0x168>)
 8001368:	f003 f938 	bl	80045dc <HAL_TIM_PWM_ConfigChannel>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001372:	f7ff feaf 	bl	80010d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800138a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800138e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001398:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800139c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	4619      	mov	r1, r3
 80013aa:	4807      	ldr	r0, [pc, #28]	; (80013c8 <MX_TIM1_Init+0x168>)
 80013ac:	f003 ff6c 	bl	8005288 <HAL_TIMEx_ConfigBreakDeadTime>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 80013b6:	f7ff fe8d 	bl	80010d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013ba:	4803      	ldr	r0, [pc, #12]	; (80013c8 <MX_TIM1_Init+0x168>)
 80013bc:	f000 f828 	bl	8001410 <HAL_TIM_MspPostInit>

}
 80013c0:	bf00      	nop
 80013c2:	3768      	adds	r7, #104	; 0x68
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000184 	.word	0x20000184
 80013cc:	40012c00 	.word	0x40012c00

080013d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a0a      	ldr	r2, [pc, #40]	; (8001408 <HAL_TIM_Base_MspInit+0x38>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d10b      	bne.n	80013fa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013e2:	4b0a      	ldr	r3, [pc, #40]	; (800140c <HAL_TIM_Base_MspInit+0x3c>)
 80013e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013e6:	4a09      	ldr	r2, [pc, #36]	; (800140c <HAL_TIM_Base_MspInit+0x3c>)
 80013e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013ec:	6613      	str	r3, [r2, #96]	; 0x60
 80013ee:	4b07      	ldr	r3, [pc, #28]	; (800140c <HAL_TIM_Base_MspInit+0x3c>)
 80013f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40012c00 	.word	0x40012c00
 800140c:	40021000 	.word	0x40021000

08001410 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b088      	sub	sp, #32
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a11      	ldr	r2, [pc, #68]	; (8001474 <HAL_TIM_MspPostInit+0x64>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d11b      	bne.n	800146a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001432:	4b11      	ldr	r3, [pc, #68]	; (8001478 <HAL_TIM_MspPostInit+0x68>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001436:	4a10      	ldr	r2, [pc, #64]	; (8001478 <HAL_TIM_MspPostInit+0x68>)
 8001438:	f043 0302 	orr.w	r3, r3, #2
 800143c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800143e:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <HAL_TIM_MspPostInit+0x68>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PB0     ------> TIM1_CH2N
    PB1     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = Phase1_L_CH2N_Pin|Phase1_R_CH3N_Pin;
 800144a:	2303      	movs	r3, #3
 800144c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144e:	2302      	movs	r3, #2
 8001450:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001456:	2300      	movs	r3, #0
 8001458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800145a:	2301      	movs	r3, #1
 800145c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	; (800147c <HAL_TIM_MspPostInit+0x6c>)
 8001466:	f001 fcef 	bl	8002e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800146a:	bf00      	nop
 800146c:	3720      	adds	r7, #32
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40012c00 	.word	0x40012c00
 8001478:	40021000 	.word	0x40021000
 800147c:	48000400 	.word	0x48000400

08001480 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001484:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 8001486:	4a15      	ldr	r2, [pc, #84]	; (80014dc <MX_USART2_UART_Init+0x5c>)
 8001488:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800148a:	4b13      	ldr	r3, [pc, #76]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 800148c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001490:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001492:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001498:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014a6:	220c      	movs	r2, #12
 80014a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014aa:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014be:	2200      	movs	r2, #0
 80014c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <MX_USART2_UART_Init+0x58>)
 80014c4:	f003 ff7d 	bl	80053c2 <HAL_UART_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014ce:	f7ff fe01 	bl	80010d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200001d0 	.word	0x200001d0
 80014dc:	40004400 	.word	0x40004400

080014e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b09e      	sub	sp, #120	; 0x78
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014f8:	f107 0310 	add.w	r3, r7, #16
 80014fc:	2254      	movs	r2, #84	; 0x54
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f004 fbdf 	bl	8005cc4 <memset>
  if(uartHandle->Instance==USART2)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a28      	ldr	r2, [pc, #160]	; (80015ac <HAL_UART_MspInit+0xcc>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d148      	bne.n	80015a2 <HAL_UART_MspInit+0xc2>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001510:	2302      	movs	r3, #2
 8001512:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001514:	2300      	movs	r3, #0
 8001516:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001518:	f107 0310 	add.w	r3, r7, #16
 800151c:	4618      	mov	r0, r3
 800151e:	f002 fcaf 	bl	8003e80 <HAL_RCCEx_PeriphCLKConfig>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001528:	f7ff fdd4 	bl	80010d4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800152c:	4b20      	ldr	r3, [pc, #128]	; (80015b0 <HAL_UART_MspInit+0xd0>)
 800152e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001530:	4a1f      	ldr	r2, [pc, #124]	; (80015b0 <HAL_UART_MspInit+0xd0>)
 8001532:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001536:	6593      	str	r3, [r2, #88]	; 0x58
 8001538:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <HAL_UART_MspInit+0xd0>)
 800153a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800153c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <HAL_UART_MspInit+0xd0>)
 8001546:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001548:	4a19      	ldr	r2, [pc, #100]	; (80015b0 <HAL_UART_MspInit+0xd0>)
 800154a:	f043 0301 	orr.w	r3, r3, #1
 800154e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001550:	4b17      	ldr	r3, [pc, #92]	; (80015b0 <HAL_UART_MspInit+0xd0>)
 8001552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800155c:	2304      	movs	r3, #4
 800155e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	2302      	movs	r3, #2
 8001562:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001568:	2303      	movs	r3, #3
 800156a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800156c:	2307      	movs	r3, #7
 800156e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001574:	4619      	mov	r1, r3
 8001576:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800157a:	f001 fc65 	bl	8002e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800157e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001582:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001584:	2302      	movs	r3, #2
 8001586:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158c:	2303      	movs	r3, #3
 800158e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001590:	2303      	movs	r3, #3
 8001592:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001594:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001598:	4619      	mov	r1, r3
 800159a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159e:	f001 fc53 	bl	8002e48 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80015a2:	bf00      	nop
 80015a4:	3778      	adds	r7, #120	; 0x78
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40004400 	.word	0x40004400
 80015b0:	40021000 	.word	0x40021000

080015b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80015b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015b8:	f7ff fe20 	bl	80011fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80015bc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80015be:	e003      	b.n	80015c8 <LoopCopyDataInit>

080015c0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80015c0:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80015c2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80015c4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80015c6:	3104      	adds	r1, #4

080015c8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80015c8:	480a      	ldr	r0, [pc, #40]	; (80015f4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80015ca:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80015cc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80015ce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80015d0:	d3f6      	bcc.n	80015c0 <CopyDataInit>
	ldr	r2, =_sbss
 80015d2:	4a0a      	ldr	r2, [pc, #40]	; (80015fc <LoopForever+0x12>)
	b	LoopFillZerobss
 80015d4:	e002      	b.n	80015dc <LoopFillZerobss>

080015d6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80015d6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80015d8:	f842 3b04 	str.w	r3, [r2], #4

080015dc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <LoopForever+0x16>)
	cmp	r2, r3
 80015de:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80015e0:	d3f9      	bcc.n	80015d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015e2:	f004 fb4b 	bl	8005c7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015e6:	f7ff fcd7 	bl	8000f98 <main>

080015ea <LoopForever>:

LoopForever:
    b LoopForever
 80015ea:	e7fe      	b.n	80015ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80015ec:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80015f0:	080065ec 	.word	0x080065ec
	ldr	r0, =_sdata
 80015f4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80015f8:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 80015fc:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8001600:	20000268 	.word	0x20000268

08001604 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001604:	e7fe      	b.n	8001604 <ADC1_IRQHandler>

08001606 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800160c:	2300      	movs	r3, #0
 800160e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001610:	2003      	movs	r0, #3
 8001612:	f001 f9df 	bl	80029d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001616:	2000      	movs	r0, #0
 8001618:	f000 f80e 	bl	8001638 <HAL_InitTick>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d002      	beq.n	8001628 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	71fb      	strb	r3, [r7, #7]
 8001626:	e001      	b.n	800162c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001628:	f7ff fd5a 	bl	80010e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800162c:	79fb      	ldrb	r3, [r7, #7]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
	...

08001638 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001640:	2300      	movs	r3, #0
 8001642:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001644:	4b17      	ldr	r3, [pc, #92]	; (80016a4 <HAL_InitTick+0x6c>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d023      	beq.n	8001694 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800164c:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <HAL_InitTick+0x70>)
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	4b14      	ldr	r3, [pc, #80]	; (80016a4 <HAL_InitTick+0x6c>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	4619      	mov	r1, r3
 8001656:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800165a:	fbb3 f3f1 	udiv	r3, r3, r1
 800165e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001662:	4618      	mov	r0, r3
 8001664:	f001 f9eb 	bl	8002a3e <HAL_SYSTICK_Config>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d10f      	bne.n	800168e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2b0f      	cmp	r3, #15
 8001672:	d809      	bhi.n	8001688 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001674:	2200      	movs	r2, #0
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	f04f 30ff 	mov.w	r0, #4294967295
 800167c:	f001 f9b5 	bl	80029ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001680:	4a0a      	ldr	r2, [pc, #40]	; (80016ac <HAL_InitTick+0x74>)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6013      	str	r3, [r2, #0]
 8001686:	e007      	b.n	8001698 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	73fb      	strb	r3, [r7, #15]
 800168c:	e004      	b.n	8001698 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	73fb      	strb	r3, [r7, #15]
 8001692:	e001      	b.n	8001698 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001698:	7bfb      	ldrb	r3, [r7, #15]
}
 800169a:	4618      	mov	r0, r3
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000008 	.word	0x20000008
 80016a8:	20000000 	.word	0x20000000
 80016ac:	20000004 	.word	0x20000004

080016b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_IncTick+0x20>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	461a      	mov	r2, r3
 80016ba:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_IncTick+0x24>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4413      	add	r3, r2
 80016c0:	4a04      	ldr	r2, [pc, #16]	; (80016d4 <HAL_IncTick+0x24>)
 80016c2:	6013      	str	r3, [r2, #0]
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000008 	.word	0x20000008
 80016d4:	20000254 	.word	0x20000254

080016d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return uwTick;
 80016dc:	4b03      	ldr	r3, [pc, #12]	; (80016ec <HAL_GetTick+0x14>)
 80016de:	681b      	ldr	r3, [r3, #0]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	20000254 	.word	0x20000254

080016f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016f8:	f7ff ffee 	bl	80016d8 <HAL_GetTick>
 80016fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001708:	d005      	beq.n	8001716 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800170a:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <HAL_Delay+0x44>)
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	461a      	mov	r2, r3
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	4413      	add	r3, r2
 8001714:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001716:	bf00      	nop
 8001718:	f7ff ffde 	bl	80016d8 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	429a      	cmp	r2, r3
 8001726:	d8f7      	bhi.n	8001718 <HAL_Delay+0x28>
  {
  }
}
 8001728:	bf00      	nop
 800172a:	bf00      	nop
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	20000008 	.word	0x20000008

08001738 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	431a      	orrs	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	609a      	str	r2, [r3, #8]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
 8001766:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	431a      	orrs	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	609a      	str	r2, [r3, #8]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b087      	sub	sp, #28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
 80017ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	3360      	adds	r3, #96	; 0x60
 80017b2:	461a      	mov	r2, r3
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <LL_ADC_SetOffset+0x44>)
 80017c2:	4013      	ands	r3, r2
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	430a      	orrs	r2, r1
 80017ce:	4313      	orrs	r3, r2
 80017d0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80017d8:	bf00      	nop
 80017da:	371c      	adds	r7, #28
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	03fff000 	.word	0x03fff000

080017e8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b085      	sub	sp, #20
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	3360      	adds	r3, #96	; 0x60
 80017f6:	461a      	mov	r2, r3
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	4413      	add	r3, r2
 80017fe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001808:	4618      	mov	r0, r3
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001814:	b480      	push	{r7}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	3360      	adds	r3, #96	; 0x60
 8001824:	461a      	mov	r2, r3
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	431a      	orrs	r2, r3
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800183e:	bf00      	nop
 8001840:	371c      	adds	r7, #28
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800185a:	2b00      	cmp	r3, #0
 800185c:	d101      	bne.n	8001862 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800185e:	2301      	movs	r3, #1
 8001860:	e000      	b.n	8001864 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001870:	b480      	push	{r7}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	3330      	adds	r3, #48	; 0x30
 8001880:	461a      	mov	r2, r3
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	0a1b      	lsrs	r3, r3, #8
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	f003 030c 	and.w	r3, r3, #12
 800188c:	4413      	add	r3, r2
 800188e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	f003 031f 	and.w	r3, r3, #31
 800189a:	211f      	movs	r1, #31
 800189c:	fa01 f303 	lsl.w	r3, r1, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	401a      	ands	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	0e9b      	lsrs	r3, r3, #26
 80018a8:	f003 011f 	and.w	r1, r3, #31
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	f003 031f 	and.w	r3, r3, #31
 80018b2:	fa01 f303 	lsl.w	r3, r1, r3
 80018b6:	431a      	orrs	r2, r3
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80018bc:	bf00      	nop
 80018be:	371c      	adds	r7, #28
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b087      	sub	sp, #28
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	3314      	adds	r3, #20
 80018d8:	461a      	mov	r2, r3
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	0e5b      	lsrs	r3, r3, #25
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	f003 0304 	and.w	r3, r3, #4
 80018e4:	4413      	add	r3, r2
 80018e6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	0d1b      	lsrs	r3, r3, #20
 80018f0:	f003 031f 	and.w	r3, r3, #31
 80018f4:	2107      	movs	r1, #7
 80018f6:	fa01 f303 	lsl.w	r3, r1, r3
 80018fa:	43db      	mvns	r3, r3
 80018fc:	401a      	ands	r2, r3
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	0d1b      	lsrs	r3, r3, #20
 8001902:	f003 031f 	and.w	r3, r3, #31
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	fa01 f303 	lsl.w	r3, r1, r3
 800190c:	431a      	orrs	r2, r3
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001912:	bf00      	nop
 8001914:	371c      	adds	r7, #28
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
	...

08001920 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001938:	43db      	mvns	r3, r3
 800193a:	401a      	ands	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f003 0318 	and.w	r3, r3, #24
 8001942:	4908      	ldr	r1, [pc, #32]	; (8001964 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001944:	40d9      	lsrs	r1, r3
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	400b      	ands	r3, r1
 800194a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800194e:	431a      	orrs	r2, r3
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001956:	bf00      	nop
 8001958:	3714      	adds	r7, #20
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	0007ffff 	.word	0x0007ffff

08001968 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001978:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	6093      	str	r3, [r2, #8]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800199c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80019a0:	d101      	bne.n	80019a6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80019a2:	2301      	movs	r3, #1
 80019a4:	e000      	b.n	80019a8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80019c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019c8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80019f0:	d101      	bne.n	80019f6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80019f2:	2301      	movs	r3, #1
 80019f4:	e000      	b.n	80019f8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a14:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a18:	f043 0201 	orr.w	r2, r3, #1
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 0301 	and.w	r3, r3, #1
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d101      	bne.n	8001a44 <LL_ADC_IsEnabled+0x18>
 8001a40:	2301      	movs	r3, #1
 8001a42:	e000      	b.n	8001a46 <LL_ADC_IsEnabled+0x1a>
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001a62:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001a66:	f043 0204 	orr.w	r2, r3, #4
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	b083      	sub	sp, #12
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f003 0304 	and.w	r3, r3, #4
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	d101      	bne.n	8001a92 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e000      	b.n	8001a94 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr

08001aa0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 0308 	and.w	r3, r3, #8
 8001ab0:	2b08      	cmp	r3, #8
 8001ab2:	d101      	bne.n	8001ab8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e000      	b.n	8001aba <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
	...

08001ac8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b088      	sub	sp, #32
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e12c      	b.n	8001d3c <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d109      	bne.n	8001b04 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f7fe ffc9 	bl	8000a88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff ff3f 	bl	800198c <LL_ADC_IsDeepPowerDownEnabled>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d004      	beq.n	8001b1e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff ff25 	bl	8001968 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff ff5a 	bl	80019dc <LL_ADC_IsInternalRegulatorEnabled>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d115      	bne.n	8001b5a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff ff3e 	bl	80019b4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b38:	4b82      	ldr	r3, [pc, #520]	; (8001d44 <HAL_ADC_Init+0x27c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	099b      	lsrs	r3, r3, #6
 8001b3e:	4a82      	ldr	r2, [pc, #520]	; (8001d48 <HAL_ADC_Init+0x280>)
 8001b40:	fba2 2303 	umull	r2, r3, r2, r3
 8001b44:	099b      	lsrs	r3, r3, #6
 8001b46:	3301      	adds	r3, #1
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b4c:	e002      	b.n	8001b54 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	3b01      	subs	r3, #1
 8001b52:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1f9      	bne.n	8001b4e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff ff3c 	bl	80019dc <LL_ADC_IsInternalRegulatorEnabled>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10d      	bne.n	8001b86 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b6e:	f043 0210 	orr.w	r2, r3, #16
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7a:	f043 0201 	orr.w	r2, r3, #1
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff ff75 	bl	8001a7a <LL_ADC_REG_IsConversionOngoing>
 8001b90:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b96:	f003 0310 	and.w	r3, r3, #16
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f040 80c5 	bne.w	8001d2a <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f040 80c1 	bne.w	8001d2a <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001bb0:	f043 0202 	orr.w	r2, r3, #2
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ff35 	bl	8001a2c <LL_ADC_IsEnabled>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10b      	bne.n	8001be0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001bc8:	4860      	ldr	r0, [pc, #384]	; (8001d4c <HAL_ADC_Init+0x284>)
 8001bca:	f7ff ff2f 	bl	8001a2c <LL_ADC_IsEnabled>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d105      	bne.n	8001be0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	4619      	mov	r1, r3
 8001bda:	485d      	ldr	r0, [pc, #372]	; (8001d50 <HAL_ADC_Init+0x288>)
 8001bdc:	f7ff fdac 	bl	8001738 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7e5b      	ldrb	r3, [r3, #25]
 8001be4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bea:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001bf0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001bf6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bfe:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c00:	4313      	orrs	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d106      	bne.n	8001c1c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c12:	3b01      	subs	r3, #1
 8001c14:	045b      	lsls	r3, r3, #17
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d009      	beq.n	8001c38 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c28:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c30:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c32:	69ba      	ldr	r2, [r7, #24]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68da      	ldr	r2, [r3, #12]
 8001c3e:	4b45      	ldr	r3, [pc, #276]	; (8001d54 <HAL_ADC_Init+0x28c>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	6812      	ldr	r2, [r2, #0]
 8001c46:	69b9      	ldr	r1, [r7, #24]
 8001c48:	430b      	orrs	r3, r1
 8001c4a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff12 	bl	8001a7a <LL_ADC_REG_IsConversionOngoing>
 8001c56:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff ff1f 	bl	8001aa0 <LL_ADC_INJ_IsConversionOngoing>
 8001c62:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d13d      	bne.n	8001ce6 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d13a      	bne.n	8001ce6 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c74:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c7c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c8c:	f023 0302 	bic.w	r3, r3, #2
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	6812      	ldr	r2, [r2, #0]
 8001c94:	69b9      	ldr	r1, [r7, #24]
 8001c96:	430b      	orrs	r3, r1
 8001c98:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d118      	bne.n	8001cd6 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001cae:	f023 0304 	bic.w	r3, r3, #4
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001cba:	4311      	orrs	r1, r2
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001cc0:	4311      	orrs	r1, r2
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f042 0201 	orr.w	r2, r2, #1
 8001cd2:	611a      	str	r2, [r3, #16]
 8001cd4:	e007      	b.n	8001ce6 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	691a      	ldr	r2, [r3, #16]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0201 	bic.w	r2, r2, #1
 8001ce4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d10c      	bne.n	8001d08 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	f023 010f 	bic.w	r1, r3, #15
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69db      	ldr	r3, [r3, #28]
 8001cfc:	1e5a      	subs	r2, r3, #1
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	430a      	orrs	r2, r1
 8001d04:	631a      	str	r2, [r3, #48]	; 0x30
 8001d06:	e007      	b.n	8001d18 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 020f 	bic.w	r2, r2, #15
 8001d16:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d1c:	f023 0303 	bic.w	r3, r3, #3
 8001d20:	f043 0201 	orr.w	r2, r3, #1
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	655a      	str	r2, [r3, #84]	; 0x54
 8001d28:	e007      	b.n	8001d3a <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d2e:	f043 0210 	orr.w	r2, r3, #16
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3720      	adds	r7, #32
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	20000000 	.word	0x20000000
 8001d48:	053e2d63 	.word	0x053e2d63
 8001d4c:	50040000 	.word	0x50040000
 8001d50:	50040300 	.word	0x50040300
 8001d54:	fff0c007 	.word	0xfff0c007

08001d58 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff fe86 	bl	8001a7a <LL_ADC_REG_IsConversionOngoing>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d167      	bne.n	8001e44 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d101      	bne.n	8001d82 <HAL_ADC_Start_DMA+0x2a>
 8001d7e:	2302      	movs	r3, #2
 8001d80:	e063      	b.n	8001e4a <HAL_ADC_Start_DMA+0xf2>
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2201      	movs	r2, #1
 8001d86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001d8a:	68f8      	ldr	r0, [r7, #12]
 8001d8c:	f000 fc5c 	bl	8002648 <ADC_Enable>
 8001d90:	4603      	mov	r3, r0
 8001d92:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001d94:	7dfb      	ldrb	r3, [r7, #23]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d14f      	bne.n	8001e3a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d9e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001da2:	f023 0301 	bic.w	r3, r3, #1
 8001da6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d006      	beq.n	8001dc8 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dbe:	f023 0206 	bic.w	r2, r3, #6
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	659a      	str	r2, [r3, #88]	; 0x58
 8001dc6:	e002      	b.n	8001dce <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd2:	4a20      	ldr	r2, [pc, #128]	; (8001e54 <HAL_ADC_Start_DMA+0xfc>)
 8001dd4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dda:	4a1f      	ldr	r2, [pc, #124]	; (8001e58 <HAL_ADC_Start_DMA+0x100>)
 8001ddc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de2:	4a1e      	ldr	r2, [pc, #120]	; (8001e5c <HAL_ADC_Start_DMA+0x104>)
 8001de4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	221c      	movs	r2, #28
 8001dec:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f042 0210 	orr.w	r2, r2, #16
 8001e04:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f042 0201 	orr.w	r2, r2, #1
 8001e14:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	3340      	adds	r3, #64	; 0x40
 8001e20:	4619      	mov	r1, r3
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f000 fecf 	bl	8002bc8 <HAL_DMA_Start_IT>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff fe0d 	bl	8001a52 <LL_ADC_REG_StartConversion>
 8001e38:	e006      	b.n	8001e48 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001e42:	e001      	b.n	8001e48 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e44:	2302      	movs	r3, #2
 8001e46:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	0800270d 	.word	0x0800270d
 8001e58:	080027e5 	.word	0x080027e5
 8001e5c:	08002801 	.word	0x08002801

08001e60 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b0b6      	sub	sp, #216	; 0xd8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e92:	2300      	movs	r3, #0
 8001e94:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d101      	bne.n	8001eaa <HAL_ADC_ConfigChannel+0x22>
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	e3b9      	b.n	800261e <HAL_ADC_ConfigChannel+0x796>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff fddf 	bl	8001a7a <LL_ADC_REG_IsConversionOngoing>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	f040 839e 	bne.w	8002600 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b05      	cmp	r3, #5
 8001eca:	d824      	bhi.n	8001f16 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	3b02      	subs	r3, #2
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	d81b      	bhi.n	8001f0e <HAL_ADC_ConfigChannel+0x86>
 8001ed6:	a201      	add	r2, pc, #4	; (adr r2, 8001edc <HAL_ADC_ConfigChannel+0x54>)
 8001ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001edc:	08001eed 	.word	0x08001eed
 8001ee0:	08001ef5 	.word	0x08001ef5
 8001ee4:	08001efd 	.word	0x08001efd
 8001ee8:	08001f05 	.word	0x08001f05
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	220c      	movs	r2, #12
 8001ef0:	605a      	str	r2, [r3, #4]
          break;
 8001ef2:	e011      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	2212      	movs	r2, #18
 8001ef8:	605a      	str	r2, [r3, #4]
          break;
 8001efa:	e00d      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	2218      	movs	r2, #24
 8001f00:	605a      	str	r2, [r3, #4]
          break;
 8001f02:	e009      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f0a:	605a      	str	r2, [r3, #4]
          break;
 8001f0c:	e004      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2206      	movs	r2, #6
 8001f12:	605a      	str	r2, [r3, #4]
          break;
 8001f14:	e000      	b.n	8001f18 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001f16:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6818      	ldr	r0, [r3, #0]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	6859      	ldr	r1, [r3, #4]
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	f7ff fca3 	bl	8001870 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff fda3 	bl	8001a7a <LL_ADC_REG_IsConversionOngoing>
 8001f34:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fdaf 	bl	8001aa0 <LL_ADC_INJ_IsConversionOngoing>
 8001f42:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f46:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f040 81a6 	bne.w	800229c <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f040 81a1 	bne.w	800229c <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6818      	ldr	r0, [r3, #0]
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	6819      	ldr	r1, [r3, #0]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	461a      	mov	r2, r3
 8001f68:	f7ff fcae 	bl	80018c8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	695a      	ldr	r2, [r3, #20]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	08db      	lsrs	r3, r3, #3
 8001f78:	f003 0303 	and.w	r3, r3, #3
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d00a      	beq.n	8001fa4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6818      	ldr	r0, [r3, #0]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	6919      	ldr	r1, [r3, #16]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001f9e:	f7ff fbff 	bl	80017a0 <LL_ADC_SetOffset>
 8001fa2:	e17b      	b.n	800229c <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fc1c 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10a      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x148>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f7ff fc11 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	0e9b      	lsrs	r3, r3, #26
 8001fca:	f003 021f 	and.w	r2, r3, #31
 8001fce:	e01e      	b.n	800200e <HAL_ADC_ConfigChannel+0x186>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff fc06 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001fe6:	fa93 f3a3 	rbit	r3, r3
 8001fea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001fee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001ff2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ff6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8001ffe:	2320      	movs	r3, #32
 8002000:	e004      	b.n	800200c <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002002:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002006:	fab3 f383 	clz	r3, r3
 800200a:	b2db      	uxtb	r3, r3
 800200c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002016:	2b00      	cmp	r3, #0
 8002018:	d105      	bne.n	8002026 <HAL_ADC_ConfigChannel+0x19e>
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	0e9b      	lsrs	r3, r3, #26
 8002020:	f003 031f 	and.w	r3, r3, #31
 8002024:	e018      	b.n	8002058 <HAL_ADC_ConfigChannel+0x1d0>
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002032:	fa93 f3a3 	rbit	r3, r3
 8002036:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800203a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800203e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002042:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002046:	2b00      	cmp	r3, #0
 8002048:	d101      	bne.n	800204e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800204a:	2320      	movs	r3, #32
 800204c:	e004      	b.n	8002058 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800204e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002052:	fab3 f383 	clz	r3, r3
 8002056:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002058:	429a      	cmp	r2, r3
 800205a:	d106      	bne.n	800206a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2200      	movs	r2, #0
 8002062:	2100      	movs	r1, #0
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff fbd5 	bl	8001814 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2101      	movs	r1, #1
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fbb9 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 8002076:	4603      	mov	r3, r0
 8002078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800207c:	2b00      	cmp	r3, #0
 800207e:	d10a      	bne.n	8002096 <HAL_ADC_ConfigChannel+0x20e>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2101      	movs	r1, #1
 8002086:	4618      	mov	r0, r3
 8002088:	f7ff fbae 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 800208c:	4603      	mov	r3, r0
 800208e:	0e9b      	lsrs	r3, r3, #26
 8002090:	f003 021f 	and.w	r2, r3, #31
 8002094:	e01e      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x24c>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2101      	movs	r1, #1
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fba3 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 80020a2:	4603      	mov	r3, r0
 80020a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80020ac:	fa93 f3a3 	rbit	r3, r3
 80020b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80020b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80020b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80020bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80020c4:	2320      	movs	r3, #32
 80020c6:	e004      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80020c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80020cc:	fab3 f383 	clz	r3, r3
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d105      	bne.n	80020ec <HAL_ADC_ConfigChannel+0x264>
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	0e9b      	lsrs	r3, r3, #26
 80020e6:	f003 031f 	and.w	r3, r3, #31
 80020ea:	e018      	b.n	800211e <HAL_ADC_ConfigChannel+0x296>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80020f8:	fa93 f3a3 	rbit	r3, r3
 80020fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002100:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002104:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002108:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002110:	2320      	movs	r3, #32
 8002112:	e004      	b.n	800211e <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002114:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002118:	fab3 f383 	clz	r3, r3
 800211c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800211e:	429a      	cmp	r2, r3
 8002120:	d106      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2200      	movs	r2, #0
 8002128:	2101      	movs	r1, #1
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff fb72 	bl	8001814 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2102      	movs	r1, #2
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fb56 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 800213c:	4603      	mov	r3, r0
 800213e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002142:	2b00      	cmp	r3, #0
 8002144:	d10a      	bne.n	800215c <HAL_ADC_ConfigChannel+0x2d4>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2102      	movs	r1, #2
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fb4b 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 8002152:	4603      	mov	r3, r0
 8002154:	0e9b      	lsrs	r3, r3, #26
 8002156:	f003 021f 	and.w	r2, r3, #31
 800215a:	e01e      	b.n	800219a <HAL_ADC_ConfigChannel+0x312>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2102      	movs	r1, #2
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff fb40 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 8002168:	4603      	mov	r3, r0
 800216a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002172:	fa93 f3a3 	rbit	r3, r3
 8002176:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800217a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800217e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002182:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800218a:	2320      	movs	r3, #32
 800218c:	e004      	b.n	8002198 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800218e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002192:	fab3 f383 	clz	r3, r3
 8002196:	b2db      	uxtb	r3, r3
 8002198:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d105      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x32a>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	0e9b      	lsrs	r3, r3, #26
 80021ac:	f003 031f 	and.w	r3, r3, #31
 80021b0:	e016      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x358>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80021be:	fa93 f3a3 	rbit	r3, r3
 80021c2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80021c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80021c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80021ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80021d2:	2320      	movs	r3, #32
 80021d4:	e004      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80021d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021da:	fab3 f383 	clz	r3, r3
 80021de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d106      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2200      	movs	r2, #0
 80021ea:	2102      	movs	r1, #2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff fb11 	bl	8001814 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2103      	movs	r1, #3
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff faf5 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002204:	2b00      	cmp	r3, #0
 8002206:	d10a      	bne.n	800221e <HAL_ADC_ConfigChannel+0x396>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2103      	movs	r1, #3
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff faea 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 8002214:	4603      	mov	r3, r0
 8002216:	0e9b      	lsrs	r3, r3, #26
 8002218:	f003 021f 	and.w	r2, r3, #31
 800221c:	e017      	b.n	800224e <HAL_ADC_ConfigChannel+0x3c6>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2103      	movs	r1, #3
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff fadf 	bl	80017e8 <LL_ADC_GetOffsetChannel>
 800222a:	4603      	mov	r3, r0
 800222c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002230:	fa93 f3a3 	rbit	r3, r3
 8002234:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002236:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002238:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800223a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002240:	2320      	movs	r3, #32
 8002242:	e003      	b.n	800224c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002244:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002246:	fab3 f383 	clz	r3, r3
 800224a:	b2db      	uxtb	r3, r3
 800224c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002256:	2b00      	cmp	r3, #0
 8002258:	d105      	bne.n	8002266 <HAL_ADC_ConfigChannel+0x3de>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	0e9b      	lsrs	r3, r3, #26
 8002260:	f003 031f 	and.w	r3, r3, #31
 8002264:	e011      	b.n	800228a <HAL_ADC_ConfigChannel+0x402>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800226e:	fa93 f3a3 	rbit	r3, r3
 8002272:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002274:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002276:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002278:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 800227e:	2320      	movs	r3, #32
 8002280:	e003      	b.n	800228a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002284:	fab3 f383 	clz	r3, r3
 8002288:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800228a:	429a      	cmp	r2, r3
 800228c:	d106      	bne.n	800229c <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2200      	movs	r2, #0
 8002294:	2103      	movs	r1, #3
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fabc 	bl	8001814 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff fbc3 	bl	8001a2c <LL_ADC_IsEnabled>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f040 813f 	bne.w	800252c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6818      	ldr	r0, [r3, #0]
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	6819      	ldr	r1, [r3, #0]
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	461a      	mov	r2, r3
 80022bc:	f7ff fb30 	bl	8001920 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	4a8e      	ldr	r2, [pc, #568]	; (8002500 <HAL_ADC_ConfigChannel+0x678>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	f040 8130 	bne.w	800252c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10b      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x46c>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	0e9b      	lsrs	r3, r3, #26
 80022e2:	3301      	adds	r3, #1
 80022e4:	f003 031f 	and.w	r3, r3, #31
 80022e8:	2b09      	cmp	r3, #9
 80022ea:	bf94      	ite	ls
 80022ec:	2301      	movls	r3, #1
 80022ee:	2300      	movhi	r3, #0
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	e019      	b.n	8002328 <HAL_ADC_ConfigChannel+0x4a0>
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022fc:	fa93 f3a3 	rbit	r3, r3
 8002300:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002302:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002304:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002306:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002308:	2b00      	cmp	r3, #0
 800230a:	d101      	bne.n	8002310 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 800230c:	2320      	movs	r3, #32
 800230e:	e003      	b.n	8002318 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002310:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002312:	fab3 f383 	clz	r3, r3
 8002316:	b2db      	uxtb	r3, r3
 8002318:	3301      	adds	r3, #1
 800231a:	f003 031f 	and.w	r3, r3, #31
 800231e:	2b09      	cmp	r3, #9
 8002320:	bf94      	ite	ls
 8002322:	2301      	movls	r3, #1
 8002324:	2300      	movhi	r3, #0
 8002326:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002328:	2b00      	cmp	r3, #0
 800232a:	d079      	beq.n	8002420 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002334:	2b00      	cmp	r3, #0
 8002336:	d107      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x4c0>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	0e9b      	lsrs	r3, r3, #26
 800233e:	3301      	adds	r3, #1
 8002340:	069b      	lsls	r3, r3, #26
 8002342:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002346:	e015      	b.n	8002374 <HAL_ADC_ConfigChannel+0x4ec>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002350:	fa93 f3a3 	rbit	r3, r3
 8002354:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002356:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002358:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800235a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002360:	2320      	movs	r3, #32
 8002362:	e003      	b.n	800236c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002364:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002366:	fab3 f383 	clz	r3, r3
 800236a:	b2db      	uxtb	r3, r3
 800236c:	3301      	adds	r3, #1
 800236e:	069b      	lsls	r3, r3, #26
 8002370:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800237c:	2b00      	cmp	r3, #0
 800237e:	d109      	bne.n	8002394 <HAL_ADC_ConfigChannel+0x50c>
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	0e9b      	lsrs	r3, r3, #26
 8002386:	3301      	adds	r3, #1
 8002388:	f003 031f 	and.w	r3, r3, #31
 800238c:	2101      	movs	r1, #1
 800238e:	fa01 f303 	lsl.w	r3, r1, r3
 8002392:	e017      	b.n	80023c4 <HAL_ADC_ConfigChannel+0x53c>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800239c:	fa93 f3a3 	rbit	r3, r3
 80023a0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80023a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023a4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80023a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80023ac:	2320      	movs	r3, #32
 80023ae:	e003      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80023b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023b2:	fab3 f383 	clz	r3, r3
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	3301      	adds	r3, #1
 80023ba:	f003 031f 	and.w	r3, r3, #31
 80023be:	2101      	movs	r1, #1
 80023c0:	fa01 f303 	lsl.w	r3, r1, r3
 80023c4:	ea42 0103 	orr.w	r1, r2, r3
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10a      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x562>
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	0e9b      	lsrs	r3, r3, #26
 80023da:	3301      	adds	r3, #1
 80023dc:	f003 021f 	and.w	r2, r3, #31
 80023e0:	4613      	mov	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	051b      	lsls	r3, r3, #20
 80023e8:	e018      	b.n	800241c <HAL_ADC_ConfigChannel+0x594>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f2:	fa93 f3a3 	rbit	r3, r3
 80023f6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80023f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80023fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002402:	2320      	movs	r3, #32
 8002404:	e003      	b.n	800240e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002408:	fab3 f383 	clz	r3, r3
 800240c:	b2db      	uxtb	r3, r3
 800240e:	3301      	adds	r3, #1
 8002410:	f003 021f 	and.w	r2, r3, #31
 8002414:	4613      	mov	r3, r2
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4413      	add	r3, r2
 800241a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800241c:	430b      	orrs	r3, r1
 800241e:	e080      	b.n	8002522 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002428:	2b00      	cmp	r3, #0
 800242a:	d107      	bne.n	800243c <HAL_ADC_ConfigChannel+0x5b4>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	0e9b      	lsrs	r3, r3, #26
 8002432:	3301      	adds	r3, #1
 8002434:	069b      	lsls	r3, r3, #26
 8002436:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800243a:	e015      	b.n	8002468 <HAL_ADC_ConfigChannel+0x5e0>
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002444:	fa93 f3a3 	rbit	r3, r3
 8002448:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800244a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800244c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800244e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002454:	2320      	movs	r3, #32
 8002456:	e003      	b.n	8002460 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800245a:	fab3 f383 	clz	r3, r3
 800245e:	b2db      	uxtb	r3, r3
 8002460:	3301      	adds	r3, #1
 8002462:	069b      	lsls	r3, r3, #26
 8002464:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002470:	2b00      	cmp	r3, #0
 8002472:	d109      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x600>
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	0e9b      	lsrs	r3, r3, #26
 800247a:	3301      	adds	r3, #1
 800247c:	f003 031f 	and.w	r3, r3, #31
 8002480:	2101      	movs	r1, #1
 8002482:	fa01 f303 	lsl.w	r3, r1, r3
 8002486:	e017      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x630>
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	fa93 f3a3 	rbit	r3, r3
 8002494:	61fb      	str	r3, [r7, #28]
  return result;
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80024a0:	2320      	movs	r3, #32
 80024a2:	e003      	b.n	80024ac <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	fab3 f383 	clz	r3, r3
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	3301      	adds	r3, #1
 80024ae:	f003 031f 	and.w	r3, r3, #31
 80024b2:	2101      	movs	r1, #1
 80024b4:	fa01 f303 	lsl.w	r3, r1, r3
 80024b8:	ea42 0103 	orr.w	r1, r2, r3
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10d      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x65c>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	0e9b      	lsrs	r3, r3, #26
 80024ce:	3301      	adds	r3, #1
 80024d0:	f003 021f 	and.w	r2, r3, #31
 80024d4:	4613      	mov	r3, r2
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4413      	add	r3, r2
 80024da:	3b1e      	subs	r3, #30
 80024dc:	051b      	lsls	r3, r3, #20
 80024de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024e2:	e01d      	b.n	8002520 <HAL_ADC_ConfigChannel+0x698>
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	fa93 f3a3 	rbit	r3, r3
 80024f0:	613b      	str	r3, [r7, #16]
  return result;
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d103      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80024fc:	2320      	movs	r3, #32
 80024fe:	e005      	b.n	800250c <HAL_ADC_ConfigChannel+0x684>
 8002500:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	fab3 f383 	clz	r3, r3
 800250a:	b2db      	uxtb	r3, r3
 800250c:	3301      	adds	r3, #1
 800250e:	f003 021f 	and.w	r2, r3, #31
 8002512:	4613      	mov	r3, r2
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	4413      	add	r3, r2
 8002518:	3b1e      	subs	r3, #30
 800251a:	051b      	lsls	r3, r3, #20
 800251c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002520:	430b      	orrs	r3, r1
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	6892      	ldr	r2, [r2, #8]
 8002526:	4619      	mov	r1, r3
 8002528:	f7ff f9ce 	bl	80018c8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4b3d      	ldr	r3, [pc, #244]	; (8002628 <HAL_ADC_ConfigChannel+0x7a0>)
 8002532:	4013      	ands	r3, r2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d06c      	beq.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002538:	483c      	ldr	r0, [pc, #240]	; (800262c <HAL_ADC_ConfigChannel+0x7a4>)
 800253a:	f7ff f923 	bl	8001784 <LL_ADC_GetCommonPathInternalCh>
 800253e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a3a      	ldr	r2, [pc, #232]	; (8002630 <HAL_ADC_ConfigChannel+0x7a8>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d127      	bne.n	800259c <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800254c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002550:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d121      	bne.n	800259c <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a35      	ldr	r2, [pc, #212]	; (8002634 <HAL_ADC_ConfigChannel+0x7ac>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d157      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002562:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002566:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800256a:	4619      	mov	r1, r3
 800256c:	482f      	ldr	r0, [pc, #188]	; (800262c <HAL_ADC_ConfigChannel+0x7a4>)
 800256e:	f7ff f8f6 	bl	800175e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002572:	4b31      	ldr	r3, [pc, #196]	; (8002638 <HAL_ADC_ConfigChannel+0x7b0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	099b      	lsrs	r3, r3, #6
 8002578:	4a30      	ldr	r2, [pc, #192]	; (800263c <HAL_ADC_ConfigChannel+0x7b4>)
 800257a:	fba2 2303 	umull	r2, r3, r2, r3
 800257e:	099b      	lsrs	r3, r3, #6
 8002580:	1c5a      	adds	r2, r3, #1
 8002582:	4613      	mov	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4413      	add	r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800258c:	e002      	b.n	8002594 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	3b01      	subs	r3, #1
 8002592:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d1f9      	bne.n	800258e <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800259a:	e03a      	b.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a27      	ldr	r2, [pc, #156]	; (8002640 <HAL_ADC_ConfigChannel+0x7b8>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d113      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x746>
 80025a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d10d      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a1f      	ldr	r2, [pc, #124]	; (8002634 <HAL_ADC_ConfigChannel+0x7ac>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d12a      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025c4:	4619      	mov	r1, r3
 80025c6:	4819      	ldr	r0, [pc, #100]	; (800262c <HAL_ADC_ConfigChannel+0x7a4>)
 80025c8:	f7ff f8c9 	bl	800175e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80025cc:	e021      	b.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a1c      	ldr	r2, [pc, #112]	; (8002644 <HAL_ADC_ConfigChannel+0x7bc>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d11c      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80025d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d116      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a12      	ldr	r2, [pc, #72]	; (8002634 <HAL_ADC_ConfigChannel+0x7ac>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d111      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025f6:	4619      	mov	r1, r3
 80025f8:	480c      	ldr	r0, [pc, #48]	; (800262c <HAL_ADC_ConfigChannel+0x7a4>)
 80025fa:	f7ff f8b0 	bl	800175e <LL_ADC_SetCommonPathInternalCh>
 80025fe:	e008      	b.n	8002612 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002604:	f043 0220 	orr.w	r2, r3, #32
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800261a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800261e:	4618      	mov	r0, r3
 8002620:	37d8      	adds	r7, #216	; 0xd8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	80080000 	.word	0x80080000
 800262c:	50040300 	.word	0x50040300
 8002630:	c7520000 	.word	0xc7520000
 8002634:	50040000 	.word	0x50040000
 8002638:	20000000 	.word	0x20000000
 800263c:	053e2d63 	.word	0x053e2d63
 8002640:	cb840000 	.word	0xcb840000
 8002644:	80000001 	.word	0x80000001

08002648 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff f9e9 	bl	8001a2c <LL_ADC_IsEnabled>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d14d      	bne.n	80026fc <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	4b28      	ldr	r3, [pc, #160]	; (8002708 <ADC_Enable+0xc0>)
 8002668:	4013      	ands	r3, r2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00d      	beq.n	800268a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002672:	f043 0210 	orr.w	r2, r3, #16
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800267e:	f043 0201 	orr.w	r2, r3, #1
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e039      	b.n	80026fe <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4618      	mov	r0, r3
 8002690:	f7ff f9b8 	bl	8001a04 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002694:	f7ff f820 	bl	80016d8 <HAL_GetTick>
 8002698:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800269a:	e028      	b.n	80026ee <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff f9c3 	bl	8001a2c <LL_ADC_IsEnabled>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d104      	bne.n	80026b6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff f9a7 	bl	8001a04 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026b6:	f7ff f80f 	bl	80016d8 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d914      	bls.n	80026ee <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d00d      	beq.n	80026ee <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d6:	f043 0210 	orr.w	r2, r3, #16
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026e2:	f043 0201 	orr.w	r2, r3, #1
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e007      	b.n	80026fe <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0301 	and.w	r3, r3, #1
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d1cf      	bne.n	800269c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	8000003f 	.word	0x8000003f

0800270c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002718:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800271e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002722:	2b00      	cmp	r3, #0
 8002724:	d14b      	bne.n	80027be <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	2b00      	cmp	r3, #0
 800273e:	d021      	beq.n	8002784 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff f880 	bl	800184a <LL_ADC_REG_IsTriggerSourceSWStart>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d032      	beq.n	80027b6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d12b      	bne.n	80027b6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002762:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800276e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d11f      	bne.n	80027b6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277a:	f043 0201 	orr.w	r2, r3, #1
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	655a      	str	r2, [r3, #84]	; 0x54
 8002782:	e018      	b.n	80027b6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d111      	bne.n	80027b6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002796:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d105      	bne.n	80027b6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ae:	f043 0201 	orr.w	r2, r3, #1
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f7fe fb38 	bl	8000e2c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027bc:	e00e      	b.n	80027dc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c2:	f003 0310 	and.w	r3, r3, #16
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f7ff fb52 	bl	8001e74 <HAL_ADC_ErrorCallback>
}
 80027d0:	e004      	b.n	80027dc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	4798      	blx	r3
}
 80027dc:	bf00      	nop
 80027de:	3710      	adds	r7, #16
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80027f2:	68f8      	ldr	r0, [r7, #12]
 80027f4:	f7ff fb34 	bl	8001e60 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027f8:	bf00      	nop
 80027fa:	3710      	adds	r7, #16
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002812:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281e:	f043 0204 	orr.w	r2, r3, #4
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f7ff fb24 	bl	8001e74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800282c:	bf00      	nop
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002844:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002850:	4013      	ands	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800285c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002866:	4a04      	ldr	r2, [pc, #16]	; (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	60d3      	str	r3, [r2, #12]
}
 800286c:	bf00      	nop
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002880:	4b04      	ldr	r3, [pc, #16]	; (8002894 <__NVIC_GetPriorityGrouping+0x18>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	0a1b      	lsrs	r3, r3, #8
 8002886:	f003 0307 	and.w	r3, r3, #7
}
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	db0b      	blt.n	80028c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	f003 021f 	and.w	r2, r3, #31
 80028b0:	4907      	ldr	r1, [pc, #28]	; (80028d0 <__NVIC_EnableIRQ+0x38>)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	2001      	movs	r0, #1
 80028ba:	fa00 f202 	lsl.w	r2, r0, r2
 80028be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	e000e100 	.word	0xe000e100

080028d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	6039      	str	r1, [r7, #0]
 80028de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	db0a      	blt.n	80028fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	490c      	ldr	r1, [pc, #48]	; (8002920 <__NVIC_SetPriority+0x4c>)
 80028ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f2:	0112      	lsls	r2, r2, #4
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	440b      	add	r3, r1
 80028f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028fc:	e00a      	b.n	8002914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	b2da      	uxtb	r2, r3
 8002902:	4908      	ldr	r1, [pc, #32]	; (8002924 <__NVIC_SetPriority+0x50>)
 8002904:	79fb      	ldrb	r3, [r7, #7]
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	3b04      	subs	r3, #4
 800290c:	0112      	lsls	r2, r2, #4
 800290e:	b2d2      	uxtb	r2, r2
 8002910:	440b      	add	r3, r1
 8002912:	761a      	strb	r2, [r3, #24]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	e000e100 	.word	0xe000e100
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002928:	b480      	push	{r7}
 800292a:	b089      	sub	sp, #36	; 0x24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	f1c3 0307 	rsb	r3, r3, #7
 8002942:	2b04      	cmp	r3, #4
 8002944:	bf28      	it	cs
 8002946:	2304      	movcs	r3, #4
 8002948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3304      	adds	r3, #4
 800294e:	2b06      	cmp	r3, #6
 8002950:	d902      	bls.n	8002958 <NVIC_EncodePriority+0x30>
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3b03      	subs	r3, #3
 8002956:	e000      	b.n	800295a <NVIC_EncodePriority+0x32>
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800295c:	f04f 32ff 	mov.w	r2, #4294967295
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43da      	mvns	r2, r3
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	401a      	ands	r2, r3
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002970:	f04f 31ff 	mov.w	r1, #4294967295
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	fa01 f303 	lsl.w	r3, r1, r3
 800297a:	43d9      	mvns	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002980:	4313      	orrs	r3, r2
         );
}
 8002982:	4618      	mov	r0, r3
 8002984:	3724      	adds	r7, #36	; 0x24
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
	...

08002990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3b01      	subs	r3, #1
 800299c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029a0:	d301      	bcc.n	80029a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029a2:	2301      	movs	r3, #1
 80029a4:	e00f      	b.n	80029c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029a6:	4a0a      	ldr	r2, [pc, #40]	; (80029d0 <SysTick_Config+0x40>)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ae:	210f      	movs	r1, #15
 80029b0:	f04f 30ff 	mov.w	r0, #4294967295
 80029b4:	f7ff ff8e 	bl	80028d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029b8:	4b05      	ldr	r3, [pc, #20]	; (80029d0 <SysTick_Config+0x40>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029be:	4b04      	ldr	r3, [pc, #16]	; (80029d0 <SysTick_Config+0x40>)
 80029c0:	2207      	movs	r2, #7
 80029c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	e000e010 	.word	0xe000e010

080029d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ff29 	bl	8002834 <__NVIC_SetPriorityGrouping>
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	4603      	mov	r3, r0
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
 80029f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029fc:	f7ff ff3e 	bl	800287c <__NVIC_GetPriorityGrouping>
 8002a00:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	68b9      	ldr	r1, [r7, #8]
 8002a06:	6978      	ldr	r0, [r7, #20]
 8002a08:	f7ff ff8e 	bl	8002928 <NVIC_EncodePriority>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a12:	4611      	mov	r1, r2
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff ff5d 	bl	80028d4 <__NVIC_SetPriority>
}
 8002a1a:	bf00      	nop
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b082      	sub	sp, #8
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	4603      	mov	r3, r0
 8002a2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff31 	bl	8002898 <__NVIC_EnableIRQ>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7ff ffa2 	bl	8002990 <SysTick_Config>
 8002a4c:	4603      	mov	r3, r0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b085      	sub	sp, #20
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e098      	b.n	8002b9c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	4b4d      	ldr	r3, [pc, #308]	; (8002ba8 <HAL_DMA_Init+0x150>)
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d80f      	bhi.n	8002a96 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	4b4b      	ldr	r3, [pc, #300]	; (8002bac <HAL_DMA_Init+0x154>)
 8002a7e:	4413      	add	r3, r2
 8002a80:	4a4b      	ldr	r2, [pc, #300]	; (8002bb0 <HAL_DMA_Init+0x158>)
 8002a82:	fba2 2303 	umull	r2, r3, r2, r3
 8002a86:	091b      	lsrs	r3, r3, #4
 8002a88:	009a      	lsls	r2, r3, #2
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a48      	ldr	r2, [pc, #288]	; (8002bb4 <HAL_DMA_Init+0x15c>)
 8002a92:	641a      	str	r2, [r3, #64]	; 0x40
 8002a94:	e00e      	b.n	8002ab4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	4b46      	ldr	r3, [pc, #280]	; (8002bb8 <HAL_DMA_Init+0x160>)
 8002a9e:	4413      	add	r3, r2
 8002aa0:	4a43      	ldr	r2, [pc, #268]	; (8002bb0 <HAL_DMA_Init+0x158>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	091b      	lsrs	r3, r3, #4
 8002aa8:	009a      	lsls	r2, r3, #2
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a42      	ldr	r2, [pc, #264]	; (8002bbc <HAL_DMA_Init+0x164>)
 8002ab2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ace:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002ad8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ae4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002af0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a1b      	ldr	r3, [r3, #32]
 8002af6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b0e:	d039      	beq.n	8002b84 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b14:	4a27      	ldr	r2, [pc, #156]	; (8002bb4 <HAL_DMA_Init+0x15c>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d11a      	bne.n	8002b50 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002b1a:	4b29      	ldr	r3, [pc, #164]	; (8002bc0 <HAL_DMA_Init+0x168>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b22:	f003 031c 	and.w	r3, r3, #28
 8002b26:	210f      	movs	r1, #15
 8002b28:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	4924      	ldr	r1, [pc, #144]	; (8002bc0 <HAL_DMA_Init+0x168>)
 8002b30:	4013      	ands	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002b34:	4b22      	ldr	r3, [pc, #136]	; (8002bc0 <HAL_DMA_Init+0x168>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6859      	ldr	r1, [r3, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b40:	f003 031c 	and.w	r3, r3, #28
 8002b44:	fa01 f303 	lsl.w	r3, r1, r3
 8002b48:	491d      	ldr	r1, [pc, #116]	; (8002bc0 <HAL_DMA_Init+0x168>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	600b      	str	r3, [r1, #0]
 8002b4e:	e019      	b.n	8002b84 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002b50:	4b1c      	ldr	r3, [pc, #112]	; (8002bc4 <HAL_DMA_Init+0x16c>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b58:	f003 031c 	and.w	r3, r3, #28
 8002b5c:	210f      	movs	r1, #15
 8002b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b62:	43db      	mvns	r3, r3
 8002b64:	4917      	ldr	r1, [pc, #92]	; (8002bc4 <HAL_DMA_Init+0x16c>)
 8002b66:	4013      	ands	r3, r2
 8002b68:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002b6a:	4b16      	ldr	r3, [pc, #88]	; (8002bc4 <HAL_DMA_Init+0x16c>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6859      	ldr	r1, [r3, #4]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b76:	f003 031c 	and.w	r3, r3, #28
 8002b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7e:	4911      	ldr	r1, [pc, #68]	; (8002bc4 <HAL_DMA_Init+0x16c>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3714      	adds	r7, #20
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	40020407 	.word	0x40020407
 8002bac:	bffdfff8 	.word	0xbffdfff8
 8002bb0:	cccccccd 	.word	0xcccccccd
 8002bb4:	40020000 	.word	0x40020000
 8002bb8:	bffdfbf8 	.word	0xbffdfbf8
 8002bbc:	40020400 	.word	0x40020400
 8002bc0:	400200a8 	.word	0x400200a8
 8002bc4:	400204a8 	.word	0x400204a8

08002bc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
 8002bd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d101      	bne.n	8002be8 <HAL_DMA_Start_IT+0x20>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e04b      	b.n	8002c80 <HAL_DMA_Start_IT+0xb8>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d13a      	bne.n	8002c72 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2202      	movs	r2, #2
 8002c00:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2200      	movs	r2, #0
 8002c08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 0201 	bic.w	r2, r2, #1
 8002c18:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	68b9      	ldr	r1, [r7, #8]
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 f8e0 	bl	8002de6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d008      	beq.n	8002c40 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f042 020e 	orr.w	r2, r2, #14
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	e00f      	b.n	8002c60 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0204 	bic.w	r2, r2, #4
 8002c4e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f042 020a 	orr.w	r2, r2, #10
 8002c5e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f042 0201 	orr.w	r2, r2, #1
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	e005      	b.n	8002c7e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca4:	f003 031c 	and.w	r3, r3, #28
 8002ca8:	2204      	movs	r2, #4
 8002caa:	409a      	lsls	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4013      	ands	r3, r2
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d026      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x7a>
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	f003 0304 	and.w	r3, r3, #4
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d021      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0320 	and.w	r3, r3, #32
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d107      	bne.n	8002cdc <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0204 	bic.w	r2, r2, #4
 8002cda:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce0:	f003 021c 	and.w	r2, r3, #28
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce8:	2104      	movs	r1, #4
 8002cea:	fa01 f202 	lsl.w	r2, r1, r2
 8002cee:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d071      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002d00:	e06c      	b.n	8002ddc <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d06:	f003 031c 	and.w	r3, r3, #28
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	409a      	lsls	r2, r3
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4013      	ands	r3, r2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d02e      	beq.n	8002d74 <HAL_DMA_IRQHandler+0xec>
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d029      	beq.n	8002d74 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0320 	and.w	r3, r3, #32
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10b      	bne.n	8002d46 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f022 020a 	bic.w	r2, r2, #10
 8002d3c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4a:	f003 021c 	and.w	r2, r3, #28
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	2102      	movs	r1, #2
 8002d54:	fa01 f202 	lsl.w	r2, r1, r2
 8002d58:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d038      	beq.n	8002ddc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d72:	e033      	b.n	8002ddc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d78:	f003 031c 	and.w	r3, r3, #28
 8002d7c:	2208      	movs	r2, #8
 8002d7e:	409a      	lsls	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4013      	ands	r3, r2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d02a      	beq.n	8002dde <HAL_DMA_IRQHandler+0x156>
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d025      	beq.n	8002dde <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 020e 	bic.w	r2, r2, #14
 8002da0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da6:	f003 021c 	and.w	r2, r3, #28
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	2101      	movs	r1, #1
 8002db0:	fa01 f202 	lsl.w	r2, r1, r2
 8002db4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d004      	beq.n	8002dde <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ddc:	bf00      	nop
 8002dde:	bf00      	nop
}
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b085      	sub	sp, #20
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	60f8      	str	r0, [r7, #12]
 8002dee:	60b9      	str	r1, [r7, #8]
 8002df0:	607a      	str	r2, [r7, #4]
 8002df2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df8:	f003 021c 	and.w	r2, r3, #28
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	2101      	movs	r1, #1
 8002e02:	fa01 f202 	lsl.w	r2, r1, r2
 8002e06:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	2b10      	cmp	r3, #16
 8002e16:	d108      	bne.n	8002e2a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68ba      	ldr	r2, [r7, #8]
 8002e26:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e28:	e007      	b.n	8002e3a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	60da      	str	r2, [r3, #12]
}
 8002e3a:	bf00      	nop
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
	...

08002e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b087      	sub	sp, #28
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e52:	2300      	movs	r3, #0
 8002e54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e56:	e148      	b.n	80030ea <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	2101      	movs	r1, #1
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	fa01 f303 	lsl.w	r3, r1, r3
 8002e64:	4013      	ands	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f000 813a 	beq.w	80030e4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d00b      	beq.n	8002e90 <HAL_GPIO_Init+0x48>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d007      	beq.n	8002e90 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e84:	2b11      	cmp	r3, #17
 8002e86:	d003      	beq.n	8002e90 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b12      	cmp	r3, #18
 8002e8e:	d130      	bne.n	8002ef2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	2203      	movs	r2, #3
 8002e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	68da      	ldr	r2, [r3, #12]
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	43db      	mvns	r3, r3
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	091b      	lsrs	r3, r3, #4
 8002edc:	f003 0201 	and.w	r2, r3, #1
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	2203      	movs	r2, #3
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	43db      	mvns	r3, r3
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d003      	beq.n	8002f32 <HAL_GPIO_Init+0xea>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2b12      	cmp	r3, #18
 8002f30:	d123      	bne.n	8002f7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	08da      	lsrs	r2, r3, #3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	3208      	adds	r2, #8
 8002f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	220f      	movs	r2, #15
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	4013      	ands	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	691a      	ldr	r2, [r3, #16]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	f003 0307 	and.w	r3, r3, #7
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	08da      	lsrs	r2, r3, #3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	3208      	adds	r2, #8
 8002f74:	6939      	ldr	r1, [r7, #16]
 8002f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	2203      	movs	r2, #3
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	4013      	ands	r3, r2
 8002f90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 0203 	and.w	r2, r3, #3
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	693a      	ldr	r2, [r7, #16]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f000 8094 	beq.w	80030e4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fbc:	4b52      	ldr	r3, [pc, #328]	; (8003108 <HAL_GPIO_Init+0x2c0>)
 8002fbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fc0:	4a51      	ldr	r2, [pc, #324]	; (8003108 <HAL_GPIO_Init+0x2c0>)
 8002fc2:	f043 0301 	orr.w	r3, r3, #1
 8002fc6:	6613      	str	r3, [r2, #96]	; 0x60
 8002fc8:	4b4f      	ldr	r3, [pc, #316]	; (8003108 <HAL_GPIO_Init+0x2c0>)
 8002fca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fd4:	4a4d      	ldr	r2, [pc, #308]	; (800310c <HAL_GPIO_Init+0x2c4>)
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	089b      	lsrs	r3, r3, #2
 8002fda:	3302      	adds	r3, #2
 8002fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	220f      	movs	r2, #15
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	43db      	mvns	r3, r3
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002ffe:	d00d      	beq.n	800301c <HAL_GPIO_Init+0x1d4>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a43      	ldr	r2, [pc, #268]	; (8003110 <HAL_GPIO_Init+0x2c8>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d007      	beq.n	8003018 <HAL_GPIO_Init+0x1d0>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a42      	ldr	r2, [pc, #264]	; (8003114 <HAL_GPIO_Init+0x2cc>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d101      	bne.n	8003014 <HAL_GPIO_Init+0x1cc>
 8003010:	2302      	movs	r3, #2
 8003012:	e004      	b.n	800301e <HAL_GPIO_Init+0x1d6>
 8003014:	2307      	movs	r3, #7
 8003016:	e002      	b.n	800301e <HAL_GPIO_Init+0x1d6>
 8003018:	2301      	movs	r3, #1
 800301a:	e000      	b.n	800301e <HAL_GPIO_Init+0x1d6>
 800301c:	2300      	movs	r3, #0
 800301e:	697a      	ldr	r2, [r7, #20]
 8003020:	f002 0203 	and.w	r2, r2, #3
 8003024:	0092      	lsls	r2, r2, #2
 8003026:	4093      	lsls	r3, r2
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	4313      	orrs	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800302e:	4937      	ldr	r1, [pc, #220]	; (800310c <HAL_GPIO_Init+0x2c4>)
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	089b      	lsrs	r3, r3, #2
 8003034:	3302      	adds	r3, #2
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800303c:	4b36      	ldr	r3, [pc, #216]	; (8003118 <HAL_GPIO_Init+0x2d0>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	43db      	mvns	r3, r3
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	4013      	ands	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d003      	beq.n	8003060 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003058:	693a      	ldr	r2, [r7, #16]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003060:	4a2d      	ldr	r2, [pc, #180]	; (8003118 <HAL_GPIO_Init+0x2d0>)
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003066:	4b2c      	ldr	r3, [pc, #176]	; (8003118 <HAL_GPIO_Init+0x2d0>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	43db      	mvns	r3, r3
 8003070:	693a      	ldr	r2, [r7, #16]
 8003072:	4013      	ands	r3, r2
 8003074:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d003      	beq.n	800308a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	4313      	orrs	r3, r2
 8003088:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800308a:	4a23      	ldr	r2, [pc, #140]	; (8003118 <HAL_GPIO_Init+0x2d0>)
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003090:	4b21      	ldr	r3, [pc, #132]	; (8003118 <HAL_GPIO_Init+0x2d0>)
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	43db      	mvns	r3, r3
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	4013      	ands	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d003      	beq.n	80030b4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80030b4:	4a18      	ldr	r2, [pc, #96]	; (8003118 <HAL_GPIO_Init+0x2d0>)
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80030ba:	4b17      	ldr	r3, [pc, #92]	; (8003118 <HAL_GPIO_Init+0x2d0>)
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	43db      	mvns	r3, r3
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4013      	ands	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d003      	beq.n	80030de <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80030d6:	693a      	ldr	r2, [r7, #16]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4313      	orrs	r3, r2
 80030dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80030de:	4a0e      	ldr	r2, [pc, #56]	; (8003118 <HAL_GPIO_Init+0x2d0>)
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	3301      	adds	r3, #1
 80030e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	fa22 f303 	lsr.w	r3, r2, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f47f aeaf 	bne.w	8002e58 <HAL_GPIO_Init+0x10>
  }
}
 80030fa:	bf00      	nop
 80030fc:	bf00      	nop
 80030fe:	371c      	adds	r7, #28
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	40021000 	.word	0x40021000
 800310c:	40010000 	.word	0x40010000
 8003110:	48000400 	.word	0x48000400
 8003114:	48000800 	.word	0x48000800
 8003118:	40010400 	.word	0x40010400

0800311c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	807b      	strh	r3, [r7, #2]
 8003128:	4613      	mov	r3, r2
 800312a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800312c:	787b      	ldrb	r3, [r7, #1]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003132:	887a      	ldrh	r2, [r7, #2]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003138:	e002      	b.n	8003140 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800313a:	887a      	ldrh	r2, [r7, #2]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr

0800314c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003150:	4b05      	ldr	r3, [pc, #20]	; (8003168 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a04      	ldr	r2, [pc, #16]	; (8003168 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800315a:	6013      	str	r3, [r2, #0]
}
 800315c:	bf00      	nop
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	40007000 	.word	0x40007000

0800316c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003170:	4b04      	ldr	r3, [pc, #16]	; (8003184 <HAL_PWREx_GetVoltageRange+0x18>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003178:	4618      	mov	r0, r3
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	40007000 	.word	0x40007000

08003188 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003196:	d130      	bne.n	80031fa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003198:	4b23      	ldr	r3, [pc, #140]	; (8003228 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80031a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031a4:	d038      	beq.n	8003218 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031a6:	4b20      	ldr	r3, [pc, #128]	; (8003228 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80031ae:	4a1e      	ldr	r2, [pc, #120]	; (8003228 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031b4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031b6:	4b1d      	ldr	r3, [pc, #116]	; (800322c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2232      	movs	r2, #50	; 0x32
 80031bc:	fb02 f303 	mul.w	r3, r2, r3
 80031c0:	4a1b      	ldr	r2, [pc, #108]	; (8003230 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80031c2:	fba2 2303 	umull	r2, r3, r2, r3
 80031c6:	0c9b      	lsrs	r3, r3, #18
 80031c8:	3301      	adds	r3, #1
 80031ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031cc:	e002      	b.n	80031d4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	3b01      	subs	r3, #1
 80031d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031d4:	4b14      	ldr	r3, [pc, #80]	; (8003228 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031e0:	d102      	bne.n	80031e8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d1f2      	bne.n	80031ce <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031e8:	4b0f      	ldr	r3, [pc, #60]	; (8003228 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031f4:	d110      	bne.n	8003218 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e00f      	b.n	800321a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80031fa:	4b0b      	ldr	r3, [pc, #44]	; (8003228 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003206:	d007      	beq.n	8003218 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003208:	4b07      	ldr	r3, [pc, #28]	; (8003228 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003210:	4a05      	ldr	r2, [pc, #20]	; (8003228 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003212:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003216:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40007000 	.word	0x40007000
 800322c:	20000000 	.word	0x20000000
 8003230:	431bde83 	.word	0x431bde83

08003234 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d102      	bne.n	8003248 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	f000 bc11 	b.w	8003a6a <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003248:	4ba0      	ldr	r3, [pc, #640]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f003 030c 	and.w	r3, r3, #12
 8003250:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003252:	4b9e      	ldr	r3, [pc, #632]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	f003 0303 	and.w	r3, r3, #3
 800325a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0310 	and.w	r3, r3, #16
 8003264:	2b00      	cmp	r3, #0
 8003266:	f000 80e4 	beq.w	8003432 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d007      	beq.n	8003280 <HAL_RCC_OscConfig+0x4c>
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2b0c      	cmp	r3, #12
 8003274:	f040 808b 	bne.w	800338e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	2b01      	cmp	r3, #1
 800327c:	f040 8087 	bne.w	800338e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003280:	4b92      	ldr	r3, [pc, #584]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_RCC_OscConfig+0x64>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e3e8      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1a      	ldr	r2, [r3, #32]
 800329c:	4b8b      	ldr	r3, [pc, #556]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0308 	and.w	r3, r3, #8
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d004      	beq.n	80032b2 <HAL_RCC_OscConfig+0x7e>
 80032a8:	4b88      	ldr	r3, [pc, #544]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032b0:	e005      	b.n	80032be <HAL_RCC_OscConfig+0x8a>
 80032b2:	4b86      	ldr	r3, [pc, #536]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80032b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032b8:	091b      	lsrs	r3, r3, #4
 80032ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032be:	4293      	cmp	r3, r2
 80032c0:	d223      	bcs.n	800330a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f000 fd7a 	bl	8003dc0 <RCC_SetFlashLatencyFromMSIRange>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e3c9      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032d6:	4b7d      	ldr	r3, [pc, #500]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a7c      	ldr	r2, [pc, #496]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80032dc:	f043 0308 	orr.w	r3, r3, #8
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	4b7a      	ldr	r3, [pc, #488]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a1b      	ldr	r3, [r3, #32]
 80032ee:	4977      	ldr	r1, [pc, #476]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032f4:	4b75      	ldr	r3, [pc, #468]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	69db      	ldr	r3, [r3, #28]
 8003300:	021b      	lsls	r3, r3, #8
 8003302:	4972      	ldr	r1, [pc, #456]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003304:	4313      	orrs	r3, r2
 8003306:	604b      	str	r3, [r1, #4]
 8003308:	e025      	b.n	8003356 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800330a:	4b70      	ldr	r3, [pc, #448]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a6f      	ldr	r2, [pc, #444]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003310:	f043 0308 	orr.w	r3, r3, #8
 8003314:	6013      	str	r3, [r2, #0]
 8003316:	4b6d      	ldr	r3, [pc, #436]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	496a      	ldr	r1, [pc, #424]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003324:	4313      	orrs	r3, r2
 8003326:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003328:	4b68      	ldr	r3, [pc, #416]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	69db      	ldr	r3, [r3, #28]
 8003334:	021b      	lsls	r3, r3, #8
 8003336:	4965      	ldr	r1, [pc, #404]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003338:	4313      	orrs	r3, r2
 800333a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d109      	bne.n	8003356 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	4618      	mov	r0, r3
 8003348:	f000 fd3a 	bl	8003dc0 <RCC_SetFlashLatencyFromMSIRange>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e389      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003356:	f000 fc6f 	bl	8003c38 <HAL_RCC_GetSysClockFreq>
 800335a:	4602      	mov	r2, r0
 800335c:	4b5b      	ldr	r3, [pc, #364]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	091b      	lsrs	r3, r3, #4
 8003362:	f003 030f 	and.w	r3, r3, #15
 8003366:	495a      	ldr	r1, [pc, #360]	; (80034d0 <HAL_RCC_OscConfig+0x29c>)
 8003368:	5ccb      	ldrb	r3, [r1, r3]
 800336a:	f003 031f 	and.w	r3, r3, #31
 800336e:	fa22 f303 	lsr.w	r3, r2, r3
 8003372:	4a58      	ldr	r2, [pc, #352]	; (80034d4 <HAL_RCC_OscConfig+0x2a0>)
 8003374:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003376:	4b58      	ldr	r3, [pc, #352]	; (80034d8 <HAL_RCC_OscConfig+0x2a4>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7fe f95c 	bl	8001638 <HAL_InitTick>
 8003380:	4603      	mov	r3, r0
 8003382:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003384:	7bfb      	ldrb	r3, [r7, #15]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d052      	beq.n	8003430 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800338a:	7bfb      	ldrb	r3, [r7, #15]
 800338c:	e36d      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d032      	beq.n	80033fc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003396:	4b4d      	ldr	r3, [pc, #308]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a4c      	ldr	r2, [pc, #304]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 800339c:	f043 0301 	orr.w	r3, r3, #1
 80033a0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033a2:	f7fe f999 	bl	80016d8 <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033a8:	e008      	b.n	80033bc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033aa:	f7fe f995 	bl	80016d8 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d901      	bls.n	80033bc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e356      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033bc:	4b43      	ldr	r3, [pc, #268]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0f0      	beq.n	80033aa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033c8:	4b40      	ldr	r3, [pc, #256]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a3f      	ldr	r2, [pc, #252]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80033ce:	f043 0308 	orr.w	r3, r3, #8
 80033d2:	6013      	str	r3, [r2, #0]
 80033d4:	4b3d      	ldr	r3, [pc, #244]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a1b      	ldr	r3, [r3, #32]
 80033e0:	493a      	ldr	r1, [pc, #232]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033e6:	4b39      	ldr	r3, [pc, #228]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	021b      	lsls	r3, r3, #8
 80033f4:	4935      	ldr	r1, [pc, #212]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	604b      	str	r3, [r1, #4]
 80033fa:	e01a      	b.n	8003432 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80033fc:	4b33      	ldr	r3, [pc, #204]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a32      	ldr	r2, [pc, #200]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003402:	f023 0301 	bic.w	r3, r3, #1
 8003406:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003408:	f7fe f966 	bl	80016d8 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003410:	f7fe f962 	bl	80016d8 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e323      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003422:	4b2a      	ldr	r3, [pc, #168]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1f0      	bne.n	8003410 <HAL_RCC_OscConfig+0x1dc>
 800342e:	e000      	b.n	8003432 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003430:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d073      	beq.n	8003526 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	2b08      	cmp	r3, #8
 8003442:	d005      	beq.n	8003450 <HAL_RCC_OscConfig+0x21c>
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	2b0c      	cmp	r3, #12
 8003448:	d10e      	bne.n	8003468 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2b03      	cmp	r3, #3
 800344e:	d10b      	bne.n	8003468 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003450:	4b1e      	ldr	r3, [pc, #120]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d063      	beq.n	8003524 <HAL_RCC_OscConfig+0x2f0>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d15f      	bne.n	8003524 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e300      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003470:	d106      	bne.n	8003480 <HAL_RCC_OscConfig+0x24c>
 8003472:	4b16      	ldr	r3, [pc, #88]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a15      	ldr	r2, [pc, #84]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800347c:	6013      	str	r3, [r2, #0]
 800347e:	e01d      	b.n	80034bc <HAL_RCC_OscConfig+0x288>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003488:	d10c      	bne.n	80034a4 <HAL_RCC_OscConfig+0x270>
 800348a:	4b10      	ldr	r3, [pc, #64]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a0f      	ldr	r2, [pc, #60]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003490:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003494:	6013      	str	r3, [r2, #0]
 8003496:	4b0d      	ldr	r3, [pc, #52]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a0c      	ldr	r2, [pc, #48]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 800349c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034a0:	6013      	str	r3, [r2, #0]
 80034a2:	e00b      	b.n	80034bc <HAL_RCC_OscConfig+0x288>
 80034a4:	4b09      	ldr	r3, [pc, #36]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a08      	ldr	r2, [pc, #32]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80034aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034ae:	6013      	str	r3, [r2, #0]
 80034b0:	4b06      	ldr	r3, [pc, #24]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a05      	ldr	r2, [pc, #20]	; (80034cc <HAL_RCC_OscConfig+0x298>)
 80034b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d01b      	beq.n	80034fc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c4:	f7fe f908 	bl	80016d8 <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034ca:	e010      	b.n	80034ee <HAL_RCC_OscConfig+0x2ba>
 80034cc:	40021000 	.word	0x40021000
 80034d0:	08006560 	.word	0x08006560
 80034d4:	20000000 	.word	0x20000000
 80034d8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034dc:	f7fe f8fc 	bl	80016d8 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b64      	cmp	r3, #100	; 0x64
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e2bd      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034ee:	4baf      	ldr	r3, [pc, #700]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0f0      	beq.n	80034dc <HAL_RCC_OscConfig+0x2a8>
 80034fa:	e014      	b.n	8003526 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fc:	f7fe f8ec 	bl	80016d8 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003504:	f7fe f8e8 	bl	80016d8 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e2a9      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003516:	4ba5      	ldr	r3, [pc, #660]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f0      	bne.n	8003504 <HAL_RCC_OscConfig+0x2d0>
 8003522:	e000      	b.n	8003526 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d060      	beq.n	80035f4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	2b04      	cmp	r3, #4
 8003536:	d005      	beq.n	8003544 <HAL_RCC_OscConfig+0x310>
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	2b0c      	cmp	r3, #12
 800353c:	d119      	bne.n	8003572 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	2b02      	cmp	r3, #2
 8003542:	d116      	bne.n	8003572 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003544:	4b99      	ldr	r3, [pc, #612]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800354c:	2b00      	cmp	r3, #0
 800354e:	d005      	beq.n	800355c <HAL_RCC_OscConfig+0x328>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e286      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800355c:	4b93      	ldr	r3, [pc, #588]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	061b      	lsls	r3, r3, #24
 800356a:	4990      	ldr	r1, [pc, #576]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800356c:	4313      	orrs	r3, r2
 800356e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003570:	e040      	b.n	80035f4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d023      	beq.n	80035c2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800357a:	4b8c      	ldr	r3, [pc, #560]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a8b      	ldr	r2, [pc, #556]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003584:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003586:	f7fe f8a7 	bl	80016d8 <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800358e:	f7fe f8a3 	bl	80016d8 <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e264      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035a0:	4b82      	ldr	r3, [pc, #520]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d0f0      	beq.n	800358e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ac:	4b7f      	ldr	r3, [pc, #508]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	061b      	lsls	r3, r3, #24
 80035ba:	497c      	ldr	r1, [pc, #496]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	604b      	str	r3, [r1, #4]
 80035c0:	e018      	b.n	80035f4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035c2:	4b7a      	ldr	r3, [pc, #488]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a79      	ldr	r2, [pc, #484]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80035c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ce:	f7fe f883 	bl	80016d8 <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035d6:	f7fe f87f 	bl	80016d8 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e240      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035e8:	4b70      	ldr	r3, [pc, #448]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1f0      	bne.n	80035d6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0308 	and.w	r3, r3, #8
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d03c      	beq.n	800367a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d01c      	beq.n	8003642 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003608:	4b68      	ldr	r3, [pc, #416]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800360a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800360e:	4a67      	ldr	r2, [pc, #412]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003610:	f043 0301 	orr.w	r3, r3, #1
 8003614:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003618:	f7fe f85e 	bl	80016d8 <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800361e:	e008      	b.n	8003632 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003620:	f7fe f85a 	bl	80016d8 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e21b      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003632:	4b5e      	ldr	r3, [pc, #376]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003634:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003638:	f003 0302 	and.w	r3, r3, #2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0ef      	beq.n	8003620 <HAL_RCC_OscConfig+0x3ec>
 8003640:	e01b      	b.n	800367a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003642:	4b5a      	ldr	r3, [pc, #360]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003644:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003648:	4a58      	ldr	r2, [pc, #352]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800364a:	f023 0301 	bic.w	r3, r3, #1
 800364e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003652:	f7fe f841 	bl	80016d8 <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003658:	e008      	b.n	800366c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800365a:	f7fe f83d 	bl	80016d8 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b02      	cmp	r3, #2
 8003666:	d901      	bls.n	800366c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e1fe      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800366c:	4b4f      	ldr	r3, [pc, #316]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800366e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1ef      	bne.n	800365a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0304 	and.w	r3, r3, #4
 8003682:	2b00      	cmp	r3, #0
 8003684:	f000 80a6 	beq.w	80037d4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003688:	2300      	movs	r3, #0
 800368a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800368c:	4b47      	ldr	r3, [pc, #284]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800368e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10d      	bne.n	80036b4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003698:	4b44      	ldr	r3, [pc, #272]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800369a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800369c:	4a43      	ldr	r2, [pc, #268]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800369e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036a2:	6593      	str	r3, [r2, #88]	; 0x58
 80036a4:	4b41      	ldr	r3, [pc, #260]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80036a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ac:	60bb      	str	r3, [r7, #8]
 80036ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036b0:	2301      	movs	r3, #1
 80036b2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036b4:	4b3e      	ldr	r3, [pc, #248]	; (80037b0 <HAL_RCC_OscConfig+0x57c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d118      	bne.n	80036f2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036c0:	4b3b      	ldr	r3, [pc, #236]	; (80037b0 <HAL_RCC_OscConfig+0x57c>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a3a      	ldr	r2, [pc, #232]	; (80037b0 <HAL_RCC_OscConfig+0x57c>)
 80036c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036cc:	f7fe f804 	bl	80016d8 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d4:	f7fe f800 	bl	80016d8 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e1c1      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036e6:	4b32      	ldr	r3, [pc, #200]	; (80037b0 <HAL_RCC_OscConfig+0x57c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d108      	bne.n	800370c <HAL_RCC_OscConfig+0x4d8>
 80036fa:	4b2c      	ldr	r3, [pc, #176]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 80036fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003700:	4a2a      	ldr	r2, [pc, #168]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003702:	f043 0301 	orr.w	r3, r3, #1
 8003706:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800370a:	e024      	b.n	8003756 <HAL_RCC_OscConfig+0x522>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	2b05      	cmp	r3, #5
 8003712:	d110      	bne.n	8003736 <HAL_RCC_OscConfig+0x502>
 8003714:	4b25      	ldr	r3, [pc, #148]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371a:	4a24      	ldr	r2, [pc, #144]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800371c:	f043 0304 	orr.w	r3, r3, #4
 8003720:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003724:	4b21      	ldr	r3, [pc, #132]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800372a:	4a20      	ldr	r2, [pc, #128]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003734:	e00f      	b.n	8003756 <HAL_RCC_OscConfig+0x522>
 8003736:	4b1d      	ldr	r3, [pc, #116]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373c:	4a1b      	ldr	r2, [pc, #108]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800373e:	f023 0301 	bic.w	r3, r3, #1
 8003742:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003746:	4b19      	ldr	r3, [pc, #100]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 8003748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374c:	4a17      	ldr	r2, [pc, #92]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800374e:	f023 0304 	bic.w	r3, r3, #4
 8003752:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d016      	beq.n	800378c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800375e:	f7fd ffbb 	bl	80016d8 <HAL_GetTick>
 8003762:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003764:	e00a      	b.n	800377c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003766:	f7fd ffb7 	bl	80016d8 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	f241 3288 	movw	r2, #5000	; 0x1388
 8003774:	4293      	cmp	r3, r2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e176      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800377c:	4b0b      	ldr	r3, [pc, #44]	; (80037ac <HAL_RCC_OscConfig+0x578>)
 800377e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d0ed      	beq.n	8003766 <HAL_RCC_OscConfig+0x532>
 800378a:	e01a      	b.n	80037c2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800378c:	f7fd ffa4 	bl	80016d8 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003792:	e00f      	b.n	80037b4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003794:	f7fd ffa0 	bl	80016d8 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	f241 3288 	movw	r2, #5000	; 0x1388
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d906      	bls.n	80037b4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e15f      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
 80037aa:	bf00      	nop
 80037ac:	40021000 	.word	0x40021000
 80037b0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80037b4:	4baa      	ldr	r3, [pc, #680]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80037b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1e8      	bne.n	8003794 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037c2:	7ffb      	ldrb	r3, [r7, #31]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d105      	bne.n	80037d4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037c8:	4ba5      	ldr	r3, [pc, #660]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80037ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037cc:	4aa4      	ldr	r2, [pc, #656]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80037ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037d2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0320 	and.w	r3, r3, #32
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d03c      	beq.n	800385a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d01c      	beq.n	8003822 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80037e8:	4b9d      	ldr	r3, [pc, #628]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80037ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037ee:	4a9c      	ldr	r2, [pc, #624]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80037f0:	f043 0301 	orr.w	r3, r3, #1
 80037f4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f8:	f7fd ff6e 	bl	80016d8 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037fe:	e008      	b.n	8003812 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003800:	f7fd ff6a 	bl	80016d8 <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e12b      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003812:	4b93      	ldr	r3, [pc, #588]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003814:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0ef      	beq.n	8003800 <HAL_RCC_OscConfig+0x5cc>
 8003820:	e01b      	b.n	800385a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003822:	4b8f      	ldr	r3, [pc, #572]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003824:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003828:	4a8d      	ldr	r2, [pc, #564]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 800382a:	f023 0301 	bic.w	r3, r3, #1
 800382e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003832:	f7fd ff51 	bl	80016d8 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003838:	e008      	b.n	800384c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800383a:	f7fd ff4d 	bl	80016d8 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	2b02      	cmp	r3, #2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e10e      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800384c:	4b84      	ldr	r3, [pc, #528]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 800384e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1ef      	bne.n	800383a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 8102 	beq.w	8003a68 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003868:	2b02      	cmp	r3, #2
 800386a:	f040 80c5 	bne.w	80039f8 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800386e:	4b7c      	ldr	r3, [pc, #496]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	f003 0203 	and.w	r2, r3, #3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387e:	429a      	cmp	r2, r3
 8003880:	d12c      	bne.n	80038dc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388c:	3b01      	subs	r3, #1
 800388e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003890:	429a      	cmp	r2, r3
 8003892:	d123      	bne.n	80038dc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800389e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d11b      	bne.n	80038dc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d113      	bne.n	80038dc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038be:	085b      	lsrs	r3, r3, #1
 80038c0:	3b01      	subs	r3, #1
 80038c2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d109      	bne.n	80038dc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d2:	085b      	lsrs	r3, r3, #1
 80038d4:	3b01      	subs	r3, #1
 80038d6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038d8:	429a      	cmp	r2, r3
 80038da:	d067      	beq.n	80039ac <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	2b0c      	cmp	r3, #12
 80038e0:	d062      	beq.n	80039a8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80038e2:	4b5f      	ldr	r3, [pc, #380]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e0bb      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80038f2:	4b5b      	ldr	r3, [pc, #364]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a5a      	ldr	r2, [pc, #360]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80038f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80038fc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80038fe:	f7fd feeb 	bl	80016d8 <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003906:	f7fd fee7 	bl	80016d8 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e0a8      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003918:	4b51      	ldr	r3, [pc, #324]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1f0      	bne.n	8003906 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003924:	4b4e      	ldr	r3, [pc, #312]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003926:	68da      	ldr	r2, [r3, #12]
 8003928:	4b4e      	ldr	r3, [pc, #312]	; (8003a64 <HAL_RCC_OscConfig+0x830>)
 800392a:	4013      	ands	r3, r2
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003934:	3a01      	subs	r2, #1
 8003936:	0112      	lsls	r2, r2, #4
 8003938:	4311      	orrs	r1, r2
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800393e:	0212      	lsls	r2, r2, #8
 8003940:	4311      	orrs	r1, r2
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003946:	0852      	lsrs	r2, r2, #1
 8003948:	3a01      	subs	r2, #1
 800394a:	0552      	lsls	r2, r2, #21
 800394c:	4311      	orrs	r1, r2
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003952:	0852      	lsrs	r2, r2, #1
 8003954:	3a01      	subs	r2, #1
 8003956:	0652      	lsls	r2, r2, #25
 8003958:	4311      	orrs	r1, r2
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800395e:	06d2      	lsls	r2, r2, #27
 8003960:	430a      	orrs	r2, r1
 8003962:	493f      	ldr	r1, [pc, #252]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003964:	4313      	orrs	r3, r2
 8003966:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003968:	4b3d      	ldr	r3, [pc, #244]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a3c      	ldr	r2, [pc, #240]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 800396e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003972:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003974:	4b3a      	ldr	r3, [pc, #232]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	4a39      	ldr	r2, [pc, #228]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 800397a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800397e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003980:	f7fd feaa 	bl	80016d8 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003988:	f7fd fea6 	bl	80016d8 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e067      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800399a:	4b31      	ldr	r3, [pc, #196]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d0f0      	beq.n	8003988 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039a6:	e05f      	b.n	8003a68 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e05e      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ac:	4b2c      	ldr	r3, [pc, #176]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d157      	bne.n	8003a68 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80039b8:	4b29      	ldr	r3, [pc, #164]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a28      	ldr	r2, [pc, #160]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80039be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039c4:	4b26      	ldr	r3, [pc, #152]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	4a25      	ldr	r2, [pc, #148]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80039ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039d0:	f7fd fe82 	bl	80016d8 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039d8:	f7fd fe7e 	bl	80016d8 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e03f      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ea:	4b1d      	ldr	r3, [pc, #116]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0f0      	beq.n	80039d8 <HAL_RCC_OscConfig+0x7a4>
 80039f6:	e037      	b.n	8003a68 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	2b0c      	cmp	r3, #12
 80039fc:	d02d      	beq.n	8003a5a <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fe:	4b18      	ldr	r3, [pc, #96]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a17      	ldr	r2, [pc, #92]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003a04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a08:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a0a:	4b15      	ldr	r3, [pc, #84]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d105      	bne.n	8003a22 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003a16:	4b12      	ldr	r3, [pc, #72]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	4a11      	ldr	r2, [pc, #68]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003a1c:	f023 0303 	bic.w	r3, r3, #3
 8003a20:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003a22:	4b0f      	ldr	r3, [pc, #60]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	4a0e      	ldr	r2, [pc, #56]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003a28:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003a2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a30:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a32:	f7fd fe51 	bl	80016d8 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a3a:	f7fd fe4d 	bl	80016d8 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e00e      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a4c:	4b04      	ldr	r3, [pc, #16]	; (8003a60 <HAL_RCC_OscConfig+0x82c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1f0      	bne.n	8003a3a <HAL_RCC_OscConfig+0x806>
 8003a58:	e006      	b.n	8003a68 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e005      	b.n	8003a6a <HAL_RCC_OscConfig+0x836>
 8003a5e:	bf00      	nop
 8003a60:	40021000 	.word	0x40021000
 8003a64:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3720      	adds	r7, #32
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop

08003a74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e0c8      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a88:	4b66      	ldr	r3, [pc, #408]	; (8003c24 <HAL_RCC_ClockConfig+0x1b0>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d910      	bls.n	8003ab8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a96:	4b63      	ldr	r3, [pc, #396]	; (8003c24 <HAL_RCC_ClockConfig+0x1b0>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f023 0207 	bic.w	r2, r3, #7
 8003a9e:	4961      	ldr	r1, [pc, #388]	; (8003c24 <HAL_RCC_ClockConfig+0x1b0>)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa6:	4b5f      	ldr	r3, [pc, #380]	; (8003c24 <HAL_RCC_ClockConfig+0x1b0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0307 	and.w	r3, r3, #7
 8003aae:	683a      	ldr	r2, [r7, #0]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d001      	beq.n	8003ab8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0b0      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d04c      	beq.n	8003b5e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	2b03      	cmp	r3, #3
 8003aca:	d107      	bne.n	8003adc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003acc:	4b56      	ldr	r3, [pc, #344]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d121      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e09e      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	2b02      	cmp	r3, #2
 8003ae2:	d107      	bne.n	8003af4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ae4:	4b50      	ldr	r3, [pc, #320]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d115      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e092      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d107      	bne.n	8003b0c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003afc:	4b4a      	ldr	r3, [pc, #296]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d109      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e086      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b0c:	4b46      	ldr	r3, [pc, #280]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d101      	bne.n	8003b1c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e07e      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b1c:	4b42      	ldr	r3, [pc, #264]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f023 0203 	bic.w	r2, r3, #3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	493f      	ldr	r1, [pc, #252]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b2e:	f7fd fdd3 	bl	80016d8 <HAL_GetTick>
 8003b32:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b34:	e00a      	b.n	8003b4c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b36:	f7fd fdcf 	bl	80016d8 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e066      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4c:	4b36      	ldr	r3, [pc, #216]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f003 020c 	and.w	r2, r3, #12
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d1eb      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d008      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b6a:	4b2f      	ldr	r3, [pc, #188]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	492c      	ldr	r1, [pc, #176]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b7c:	4b29      	ldr	r3, [pc, #164]	; (8003c24 <HAL_RCC_ClockConfig+0x1b0>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0307 	and.w	r3, r3, #7
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d210      	bcs.n	8003bac <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b8a:	4b26      	ldr	r3, [pc, #152]	; (8003c24 <HAL_RCC_ClockConfig+0x1b0>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f023 0207 	bic.w	r2, r3, #7
 8003b92:	4924      	ldr	r1, [pc, #144]	; (8003c24 <HAL_RCC_ClockConfig+0x1b0>)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9a:	4b22      	ldr	r3, [pc, #136]	; (8003c24 <HAL_RCC_ClockConfig+0x1b0>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d001      	beq.n	8003bac <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e036      	b.n	8003c1a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d008      	beq.n	8003bca <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bb8:	4b1b      	ldr	r3, [pc, #108]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	4918      	ldr	r1, [pc, #96]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d009      	beq.n	8003bea <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bd6:	4b14      	ldr	r3, [pc, #80]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	4910      	ldr	r1, [pc, #64]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bea:	f000 f825 	bl	8003c38 <HAL_RCC_GetSysClockFreq>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	4b0d      	ldr	r3, [pc, #52]	; (8003c28 <HAL_RCC_ClockConfig+0x1b4>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	091b      	lsrs	r3, r3, #4
 8003bf6:	f003 030f 	and.w	r3, r3, #15
 8003bfa:	490c      	ldr	r1, [pc, #48]	; (8003c2c <HAL_RCC_ClockConfig+0x1b8>)
 8003bfc:	5ccb      	ldrb	r3, [r1, r3]
 8003bfe:	f003 031f 	and.w	r3, r3, #31
 8003c02:	fa22 f303 	lsr.w	r3, r2, r3
 8003c06:	4a0a      	ldr	r2, [pc, #40]	; (8003c30 <HAL_RCC_ClockConfig+0x1bc>)
 8003c08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c0a:	4b0a      	ldr	r3, [pc, #40]	; (8003c34 <HAL_RCC_ClockConfig+0x1c0>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fd fd12 	bl	8001638 <HAL_InitTick>
 8003c14:	4603      	mov	r3, r0
 8003c16:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c18:	7afb      	ldrb	r3, [r7, #11]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	40022000 	.word	0x40022000
 8003c28:	40021000 	.word	0x40021000
 8003c2c:	08006560 	.word	0x08006560
 8003c30:	20000000 	.word	0x20000000
 8003c34:	20000004 	.word	0x20000004

08003c38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b089      	sub	sp, #36	; 0x24
 8003c3c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	61fb      	str	r3, [r7, #28]
 8003c42:	2300      	movs	r3, #0
 8003c44:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c46:	4b3e      	ldr	r3, [pc, #248]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 030c 	and.w	r3, r3, #12
 8003c4e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c50:	4b3b      	ldr	r3, [pc, #236]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0303 	and.w	r3, r3, #3
 8003c58:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d005      	beq.n	8003c6c <HAL_RCC_GetSysClockFreq+0x34>
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	2b0c      	cmp	r3, #12
 8003c64:	d121      	bne.n	8003caa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d11e      	bne.n	8003caa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c6c:	4b34      	ldr	r3, [pc, #208]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 0308 	and.w	r3, r3, #8
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d107      	bne.n	8003c88 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c78:	4b31      	ldr	r3, [pc, #196]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c7e:	0a1b      	lsrs	r3, r3, #8
 8003c80:	f003 030f 	and.w	r3, r3, #15
 8003c84:	61fb      	str	r3, [r7, #28]
 8003c86:	e005      	b.n	8003c94 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c88:	4b2d      	ldr	r3, [pc, #180]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	091b      	lsrs	r3, r3, #4
 8003c8e:	f003 030f 	and.w	r3, r3, #15
 8003c92:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003c94:	4a2b      	ldr	r2, [pc, #172]	; (8003d44 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c9c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d10d      	bne.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ca8:	e00a      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	2b04      	cmp	r3, #4
 8003cae:	d102      	bne.n	8003cb6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003cb0:	4b25      	ldr	r3, [pc, #148]	; (8003d48 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cb2:	61bb      	str	r3, [r7, #24]
 8003cb4:	e004      	b.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	2b08      	cmp	r3, #8
 8003cba:	d101      	bne.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003cbc:	4b23      	ldr	r3, [pc, #140]	; (8003d4c <HAL_RCC_GetSysClockFreq+0x114>)
 8003cbe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	2b0c      	cmp	r3, #12
 8003cc4:	d134      	bne.n	8003d30 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003cc6:	4b1e      	ldr	r3, [pc, #120]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f003 0303 	and.w	r3, r3, #3
 8003cce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d003      	beq.n	8003cde <HAL_RCC_GetSysClockFreq+0xa6>
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	2b03      	cmp	r3, #3
 8003cda:	d003      	beq.n	8003ce4 <HAL_RCC_GetSysClockFreq+0xac>
 8003cdc:	e005      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003cde:	4b1a      	ldr	r3, [pc, #104]	; (8003d48 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ce0:	617b      	str	r3, [r7, #20]
      break;
 8003ce2:	e005      	b.n	8003cf0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ce4:	4b19      	ldr	r3, [pc, #100]	; (8003d4c <HAL_RCC_GetSysClockFreq+0x114>)
 8003ce6:	617b      	str	r3, [r7, #20]
      break;
 8003ce8:	e002      	b.n	8003cf0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	617b      	str	r3, [r7, #20]
      break;
 8003cee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cf0:	4b13      	ldr	r3, [pc, #76]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	091b      	lsrs	r3, r3, #4
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cfe:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	0a1b      	lsrs	r3, r3, #8
 8003d04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	fb02 f203 	mul.w	r2, r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d14:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d16:	4b0a      	ldr	r3, [pc, #40]	; (8003d40 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	0e5b      	lsrs	r3, r3, #25
 8003d1c:	f003 0303 	and.w	r3, r3, #3
 8003d20:	3301      	adds	r3, #1
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d2e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d30:	69bb      	ldr	r3, [r7, #24]
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3724      	adds	r7, #36	; 0x24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	40021000 	.word	0x40021000
 8003d44:	08006578 	.word	0x08006578
 8003d48:	00f42400 	.word	0x00f42400
 8003d4c:	007a1200 	.word	0x007a1200

08003d50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d54:	4b03      	ldr	r3, [pc, #12]	; (8003d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d56:	681b      	ldr	r3, [r3, #0]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	20000000 	.word	0x20000000

08003d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d6c:	f7ff fff0 	bl	8003d50 <HAL_RCC_GetHCLKFreq>
 8003d70:	4602      	mov	r2, r0
 8003d72:	4b06      	ldr	r3, [pc, #24]	; (8003d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	0a1b      	lsrs	r3, r3, #8
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	4904      	ldr	r1, [pc, #16]	; (8003d90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d7e:	5ccb      	ldrb	r3, [r1, r3]
 8003d80:	f003 031f 	and.w	r3, r3, #31
 8003d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	08006570 	.word	0x08006570

08003d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d98:	f7ff ffda 	bl	8003d50 <HAL_RCC_GetHCLKFreq>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	4b06      	ldr	r3, [pc, #24]	; (8003db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	0adb      	lsrs	r3, r3, #11
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	4904      	ldr	r1, [pc, #16]	; (8003dbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8003daa:	5ccb      	ldrb	r3, [r1, r3]
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	08006570 	.word	0x08006570

08003dc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003dc8:	2300      	movs	r3, #0
 8003dca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003dcc:	4b2a      	ldr	r3, [pc, #168]	; (8003e78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d003      	beq.n	8003de0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003dd8:	f7ff f9c8 	bl	800316c <HAL_PWREx_GetVoltageRange>
 8003ddc:	6178      	str	r0, [r7, #20]
 8003dde:	e014      	b.n	8003e0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003de0:	4b25      	ldr	r3, [pc, #148]	; (8003e78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003de2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003de4:	4a24      	ldr	r2, [pc, #144]	; (8003e78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003de6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dea:	6593      	str	r3, [r2, #88]	; 0x58
 8003dec:	4b22      	ldr	r3, [pc, #136]	; (8003e78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003df8:	f7ff f9b8 	bl	800316c <HAL_PWREx_GetVoltageRange>
 8003dfc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003dfe:	4b1e      	ldr	r3, [pc, #120]	; (8003e78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e02:	4a1d      	ldr	r2, [pc, #116]	; (8003e78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e08:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e10:	d10b      	bne.n	8003e2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b80      	cmp	r3, #128	; 0x80
 8003e16:	d919      	bls.n	8003e4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2ba0      	cmp	r3, #160	; 0xa0
 8003e1c:	d902      	bls.n	8003e24 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e1e:	2302      	movs	r3, #2
 8003e20:	613b      	str	r3, [r7, #16]
 8003e22:	e013      	b.n	8003e4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e24:	2301      	movs	r3, #1
 8003e26:	613b      	str	r3, [r7, #16]
 8003e28:	e010      	b.n	8003e4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b80      	cmp	r3, #128	; 0x80
 8003e2e:	d902      	bls.n	8003e36 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e30:	2303      	movs	r3, #3
 8003e32:	613b      	str	r3, [r7, #16]
 8003e34:	e00a      	b.n	8003e4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b80      	cmp	r3, #128	; 0x80
 8003e3a:	d102      	bne.n	8003e42 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	613b      	str	r3, [r7, #16]
 8003e40:	e004      	b.n	8003e4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b70      	cmp	r3, #112	; 0x70
 8003e46:	d101      	bne.n	8003e4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e48:	2301      	movs	r3, #1
 8003e4a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	; (8003e7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f023 0207 	bic.w	r2, r3, #7
 8003e54:	4909      	ldr	r1, [pc, #36]	; (8003e7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003e5c:	4b07      	ldr	r3, [pc, #28]	; (8003e7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0307 	and.w	r3, r3, #7
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d001      	beq.n	8003e6e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3718      	adds	r7, #24
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	40022000 	.word	0x40022000

08003e80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e88:	2300      	movs	r3, #0
 8003e8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d031      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ea0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ea4:	d01a      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003ea6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003eaa:	d814      	bhi.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d009      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003eb0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003eb4:	d10f      	bne.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003eb6:	4bac      	ldr	r3, [pc, #688]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	4aab      	ldr	r2, [pc, #684]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ebc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ec2:	e00c      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3304      	adds	r3, #4
 8003ec8:	2100      	movs	r1, #0
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f000 f9dc 	bl	8004288 <RCCEx_PLLSAI1_Config>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ed4:	e003      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	74fb      	strb	r3, [r7, #19]
      break;
 8003eda:	e000      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003edc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ede:	7cfb      	ldrb	r3, [r7, #19]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d10b      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ee4:	4ba0      	ldr	r3, [pc, #640]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef2:	499d      	ldr	r1, [pc, #628]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003efa:	e001      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003efc:	7cfb      	ldrb	r3, [r7, #19]
 8003efe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 8099 	beq.w	8004040 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003f12:	4b95      	ldr	r3, [pc, #596]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e000      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003f22:	2300      	movs	r3, #0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00d      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f28:	4b8f      	ldr	r3, [pc, #572]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f2c:	4a8e      	ldr	r2, [pc, #568]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003f2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f32:	6593      	str	r3, [r2, #88]	; 0x58
 8003f34:	4b8c      	ldr	r3, [pc, #560]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f3c:	60bb      	str	r3, [r7, #8]
 8003f3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f40:	2301      	movs	r3, #1
 8003f42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f44:	4b89      	ldr	r3, [pc, #548]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a88      	ldr	r2, [pc, #544]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f50:	f7fd fbc2 	bl	80016d8 <HAL_GetTick>
 8003f54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f56:	e009      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f58:	f7fd fbbe 	bl	80016d8 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d902      	bls.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	74fb      	strb	r3, [r7, #19]
        break;
 8003f6a:	e005      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f6c:	4b7f      	ldr	r3, [pc, #508]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0ef      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003f78:	7cfb      	ldrb	r3, [r7, #19]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d155      	bne.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f7e:	4b7a      	ldr	r3, [pc, #488]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d01e      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d019      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f9a:	4b73      	ldr	r3, [pc, #460]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fa4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003fa6:	4b70      	ldr	r3, [pc, #448]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fac:	4a6e      	ldr	r2, [pc, #440]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003fae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fb6:	4b6c      	ldr	r3, [pc, #432]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fbc:	4a6a      	ldr	r2, [pc, #424]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003fbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fc6:	4a68      	ldr	r2, [pc, #416]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d016      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd8:	f7fd fb7e 	bl	80016d8 <HAL_GetTick>
 8003fdc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fde:	e00b      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe0:	f7fd fb7a 	bl	80016d8 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d902      	bls.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	74fb      	strb	r3, [r7, #19]
            break;
 8003ff6:	e006      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ff8:	4b5b      	ldr	r3, [pc, #364]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d0ec      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004006:	7cfb      	ldrb	r3, [r7, #19]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d10b      	bne.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800400c:	4b56      	ldr	r3, [pc, #344]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800400e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004012:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800401a:	4953      	ldr	r1, [pc, #332]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800401c:	4313      	orrs	r3, r2
 800401e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004022:	e004      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004024:	7cfb      	ldrb	r3, [r7, #19]
 8004026:	74bb      	strb	r3, [r7, #18]
 8004028:	e001      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800402a:	7cfb      	ldrb	r3, [r7, #19]
 800402c:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800402e:	7c7b      	ldrb	r3, [r7, #17]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d105      	bne.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004034:	4b4c      	ldr	r3, [pc, #304]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004038:	4a4b      	ldr	r2, [pc, #300]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800403a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800403e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800404c:	4b46      	ldr	r3, [pc, #280]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800404e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004052:	f023 0203 	bic.w	r2, r3, #3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	4943      	ldr	r1, [pc, #268]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800405c:	4313      	orrs	r3, r2
 800405e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00a      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800406e:	4b3e      	ldr	r3, [pc, #248]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004070:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004074:	f023 020c 	bic.w	r2, r3, #12
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407c:	493a      	ldr	r1, [pc, #232]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800407e:	4313      	orrs	r3, r2
 8004080:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0320 	and.w	r3, r3, #32
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00a      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004090:	4b35      	ldr	r3, [pc, #212]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004096:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800409e:	4932      	ldr	r1, [pc, #200]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040b2:	4b2d      	ldr	r3, [pc, #180]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040c0:	4929      	ldr	r1, [pc, #164]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00a      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040d4:	4b24      	ldr	r3, [pc, #144]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80040d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e2:	4921      	ldr	r1, [pc, #132]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040f6:	4b1c      	ldr	r3, [pc, #112]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80040f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004104:	4918      	ldr	r1, [pc, #96]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004106:	4313      	orrs	r3, r2
 8004108:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00a      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004118:	4b13      	ldr	r3, [pc, #76]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800411a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800411e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004126:	4910      	ldr	r1, [pc, #64]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004128:	4313      	orrs	r3, r2
 800412a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d02c      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800413a:	4b0b      	ldr	r3, [pc, #44]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800413c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004140:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004148:	4907      	ldr	r1, [pc, #28]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800414a:	4313      	orrs	r3, r2
 800414c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004154:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004158:	d10a      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800415a:	4b03      	ldr	r3, [pc, #12]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	4a02      	ldr	r2, [pc, #8]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004160:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004164:	60d3      	str	r3, [r2, #12]
 8004166:	e015      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8004168:	40021000 	.word	0x40021000
 800416c:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004174:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004178:	d10c      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	3304      	adds	r3, #4
 800417e:	2101      	movs	r1, #1
 8004180:	4618      	mov	r0, r3
 8004182:	f000 f881 	bl	8004288 <RCCEx_PLLSAI1_Config>
 8004186:	4603      	mov	r3, r0
 8004188:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800418a:	7cfb      	ldrb	r3, [r7, #19]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 8004190:	7cfb      	ldrb	r3, [r7, #19]
 8004192:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d028      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041a0:	4b30      	ldr	r3, [pc, #192]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80041a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ae:	492d      	ldr	r1, [pc, #180]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041be:	d106      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041c0:	4b28      	ldr	r3, [pc, #160]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	4a27      	ldr	r2, [pc, #156]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80041c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041ca:	60d3      	str	r3, [r2, #12]
 80041cc:	e011      	b.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041d6:	d10c      	bne.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3304      	adds	r3, #4
 80041dc:	2101      	movs	r1, #1
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 f852 	bl	8004288 <RCCEx_PLLSAI1_Config>
 80041e4:	4603      	mov	r3, r0
 80041e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041e8:	7cfb      	ldrb	r3, [r7, #19]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d001      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 80041ee:	7cfb      	ldrb	r3, [r7, #19]
 80041f0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d01c      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041fe:	4b19      	ldr	r3, [pc, #100]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004204:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800420c:	4915      	ldr	r1, [pc, #84]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800420e:	4313      	orrs	r3, r2
 8004210:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004218:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800421c:	d10c      	bne.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	3304      	adds	r3, #4
 8004222:	2102      	movs	r1, #2
 8004224:	4618      	mov	r0, r3
 8004226:	f000 f82f 	bl	8004288 <RCCEx_PLLSAI1_Config>
 800422a:	4603      	mov	r3, r0
 800422c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800422e:	7cfb      	ldrb	r3, [r7, #19]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004234:	7cfb      	ldrb	r3, [r7, #19]
 8004236:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00a      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004244:	4b07      	ldr	r3, [pc, #28]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004252:	4904      	ldr	r1, [pc, #16]	; (8004264 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004254:	4313      	orrs	r3, r2
 8004256:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800425a:	7cbb      	ldrb	r3, [r7, #18]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3718      	adds	r7, #24
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40021000 	.word	0x40021000

08004268 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a04      	ldr	r2, [pc, #16]	; (8004284 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004272:	f043 0304 	orr.w	r3, r3, #4
 8004276:	6013      	str	r3, [r2, #0]
}
 8004278:	bf00      	nop
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	40021000 	.word	0x40021000

08004288 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004292:	2300      	movs	r3, #0
 8004294:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004296:	4b74      	ldr	r3, [pc, #464]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	f003 0303 	and.w	r3, r3, #3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d018      	beq.n	80042d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042a2:	4b71      	ldr	r3, [pc, #452]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	f003 0203 	and.w	r2, r3, #3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d10d      	bne.n	80042ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
       ||
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d009      	beq.n	80042ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80042ba:	4b6b      	ldr	r3, [pc, #428]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	091b      	lsrs	r3, r3, #4
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	1c5a      	adds	r2, r3, #1
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
       ||
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d047      	beq.n	800435e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	73fb      	strb	r3, [r7, #15]
 80042d2:	e044      	b.n	800435e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2b03      	cmp	r3, #3
 80042da:	d018      	beq.n	800430e <RCCEx_PLLSAI1_Config+0x86>
 80042dc:	2b03      	cmp	r3, #3
 80042de:	d825      	bhi.n	800432c <RCCEx_PLLSAI1_Config+0xa4>
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d002      	beq.n	80042ea <RCCEx_PLLSAI1_Config+0x62>
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d009      	beq.n	80042fc <RCCEx_PLLSAI1_Config+0x74>
 80042e8:	e020      	b.n	800432c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80042ea:	4b5f      	ldr	r3, [pc, #380]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d11d      	bne.n	8004332 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80042fa:	e01a      	b.n	8004332 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80042fc:	4b5a      	ldr	r3, [pc, #360]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004304:	2b00      	cmp	r3, #0
 8004306:	d116      	bne.n	8004336 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800430c:	e013      	b.n	8004336 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800430e:	4b56      	ldr	r3, [pc, #344]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10f      	bne.n	800433a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800431a:	4b53      	ldr	r3, [pc, #332]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d109      	bne.n	800433a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800432a:	e006      	b.n	800433a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]
      break;
 8004330:	e004      	b.n	800433c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004332:	bf00      	nop
 8004334:	e002      	b.n	800433c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004336:	bf00      	nop
 8004338:	e000      	b.n	800433c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800433a:	bf00      	nop
    }

    if(status == HAL_OK)
 800433c:	7bfb      	ldrb	r3, [r7, #15]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10d      	bne.n	800435e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004342:	4b49      	ldr	r3, [pc, #292]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6819      	ldr	r1, [r3, #0]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	3b01      	subs	r3, #1
 8004354:	011b      	lsls	r3, r3, #4
 8004356:	430b      	orrs	r3, r1
 8004358:	4943      	ldr	r1, [pc, #268]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 800435a:	4313      	orrs	r3, r2
 800435c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800435e:	7bfb      	ldrb	r3, [r7, #15]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d17c      	bne.n	800445e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004364:	4b40      	ldr	r3, [pc, #256]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a3f      	ldr	r2, [pc, #252]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 800436a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800436e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004370:	f7fd f9b2 	bl	80016d8 <HAL_GetTick>
 8004374:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004376:	e009      	b.n	800438c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004378:	f7fd f9ae 	bl	80016d8 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d902      	bls.n	800438c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	73fb      	strb	r3, [r7, #15]
        break;
 800438a:	e005      	b.n	8004398 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800438c:	4b36      	ldr	r3, [pc, #216]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1ef      	bne.n	8004378 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004398:	7bfb      	ldrb	r3, [r7, #15]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d15f      	bne.n	800445e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d110      	bne.n	80043c6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043a4:	4b30      	ldr	r3, [pc, #192]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80043ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6892      	ldr	r2, [r2, #8]
 80043b4:	0211      	lsls	r1, r2, #8
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	68d2      	ldr	r2, [r2, #12]
 80043ba:	06d2      	lsls	r2, r2, #27
 80043bc:	430a      	orrs	r2, r1
 80043be:	492a      	ldr	r1, [pc, #168]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	610b      	str	r3, [r1, #16]
 80043c4:	e027      	b.n	8004416 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d112      	bne.n	80043f2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043cc:	4b26      	ldr	r3, [pc, #152]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80043d4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	6892      	ldr	r2, [r2, #8]
 80043dc:	0211      	lsls	r1, r2, #8
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6912      	ldr	r2, [r2, #16]
 80043e2:	0852      	lsrs	r2, r2, #1
 80043e4:	3a01      	subs	r2, #1
 80043e6:	0552      	lsls	r2, r2, #21
 80043e8:	430a      	orrs	r2, r1
 80043ea:	491f      	ldr	r1, [pc, #124]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	610b      	str	r3, [r1, #16]
 80043f0:	e011      	b.n	8004416 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043f2:	4b1d      	ldr	r3, [pc, #116]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80043fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	6892      	ldr	r2, [r2, #8]
 8004402:	0211      	lsls	r1, r2, #8
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	6952      	ldr	r2, [r2, #20]
 8004408:	0852      	lsrs	r2, r2, #1
 800440a:	3a01      	subs	r2, #1
 800440c:	0652      	lsls	r2, r2, #25
 800440e:	430a      	orrs	r2, r1
 8004410:	4915      	ldr	r1, [pc, #84]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004412:	4313      	orrs	r3, r2
 8004414:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004416:	4b14      	ldr	r3, [pc, #80]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a13      	ldr	r2, [pc, #76]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 800441c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004420:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004422:	f7fd f959 	bl	80016d8 <HAL_GetTick>
 8004426:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004428:	e009      	b.n	800443e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800442a:	f7fd f955 	bl	80016d8 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d902      	bls.n	800443e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	73fb      	strb	r3, [r7, #15]
          break;
 800443c:	e005      	b.n	800444a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800443e:	4b0a      	ldr	r3, [pc, #40]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d0ef      	beq.n	800442a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d106      	bne.n	800445e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004450:	4b05      	ldr	r3, [pc, #20]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004452:	691a      	ldr	r2, [r3, #16]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	4903      	ldr	r1, [pc, #12]	; (8004468 <RCCEx_PLLSAI1_Config+0x1e0>)
 800445a:	4313      	orrs	r3, r2
 800445c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800445e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004460:	4618      	mov	r0, r3
 8004462:	3710      	adds	r7, #16
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	40021000 	.word	0x40021000

0800446c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d101      	bne.n	800447e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e049      	b.n	8004512 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004484:	b2db      	uxtb	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d106      	bne.n	8004498 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fc ff9c 	bl	80013d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	3304      	adds	r3, #4
 80044a8:	4619      	mov	r1, r3
 80044aa:	4610      	mov	r0, r2
 80044ac:	f000 fa6c 	bl	8004988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b082      	sub	sp, #8
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e049      	b.n	80045c0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b00      	cmp	r3, #0
 8004536:	d106      	bne.n	8004546 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f841 	bl	80045c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2202      	movs	r2, #2
 800454a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3304      	adds	r3, #4
 8004556:	4619      	mov	r1, r3
 8004558:	4610      	mov	r0, r2
 800455a:	f000 fa15 	bl	8004988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2201      	movs	r2, #1
 8004572:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2201      	movs	r2, #1
 800459a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2201      	movs	r2, #1
 80045a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3708      	adds	r7, #8
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b083      	sub	sp, #12
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d101      	bne.n	80045f6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80045f2:	2302      	movs	r3, #2
 80045f4:	e0fd      	b.n	80047f2 <HAL_TIM_PWM_ConfigChannel+0x216>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2b14      	cmp	r3, #20
 8004602:	f200 80f0 	bhi.w	80047e6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8004606:	a201      	add	r2, pc, #4	; (adr r2, 800460c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460c:	08004661 	.word	0x08004661
 8004610:	080047e7 	.word	0x080047e7
 8004614:	080047e7 	.word	0x080047e7
 8004618:	080047e7 	.word	0x080047e7
 800461c:	080046a1 	.word	0x080046a1
 8004620:	080047e7 	.word	0x080047e7
 8004624:	080047e7 	.word	0x080047e7
 8004628:	080047e7 	.word	0x080047e7
 800462c:	080046e3 	.word	0x080046e3
 8004630:	080047e7 	.word	0x080047e7
 8004634:	080047e7 	.word	0x080047e7
 8004638:	080047e7 	.word	0x080047e7
 800463c:	08004723 	.word	0x08004723
 8004640:	080047e7 	.word	0x080047e7
 8004644:	080047e7 	.word	0x080047e7
 8004648:	080047e7 	.word	0x080047e7
 800464c:	08004765 	.word	0x08004765
 8004650:	080047e7 	.word	0x080047e7
 8004654:	080047e7 	.word	0x080047e7
 8004658:	080047e7 	.word	0x080047e7
 800465c:	080047a5 	.word	0x080047a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68b9      	ldr	r1, [r7, #8]
 8004666:	4618      	mov	r0, r3
 8004668:	f000 f9f2 	bl	8004a50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699a      	ldr	r2, [r3, #24]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f042 0208 	orr.w	r2, r2, #8
 800467a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	699a      	ldr	r2, [r3, #24]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 0204 	bic.w	r2, r2, #4
 800468a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	6999      	ldr	r1, [r3, #24]
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	691a      	ldr	r2, [r3, #16]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	430a      	orrs	r2, r1
 800469c:	619a      	str	r2, [r3, #24]
      break;
 800469e:	e0a3      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 fa4e 	bl	8004b48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699a      	ldr	r2, [r3, #24]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	6999      	ldr	r1, [r3, #24]
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	691b      	ldr	r3, [r3, #16]
 80046d6:	021a      	lsls	r2, r3, #8
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	430a      	orrs	r2, r1
 80046de:	619a      	str	r2, [r3, #24]
      break;
 80046e0:	e082      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68b9      	ldr	r1, [r7, #8]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f000 faa7 	bl	8004c3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f042 0208 	orr.w	r2, r2, #8
 80046fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69da      	ldr	r2, [r3, #28]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0204 	bic.w	r2, r2, #4
 800470c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	69d9      	ldr	r1, [r3, #28]
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	691a      	ldr	r2, [r3, #16]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	61da      	str	r2, [r3, #28]
      break;
 8004720:	e062      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68b9      	ldr	r1, [r7, #8]
 8004728:	4618      	mov	r0, r3
 800472a:	f000 faff 	bl	8004d2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	69da      	ldr	r2, [r3, #28]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800473c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	69da      	ldr	r2, [r3, #28]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800474c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69d9      	ldr	r1, [r3, #28]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	021a      	lsls	r2, r3, #8
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	430a      	orrs	r2, r1
 8004760:	61da      	str	r2, [r3, #28]
      break;
 8004762:	e041      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68b9      	ldr	r1, [r7, #8]
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fb3c 	bl	8004de8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f042 0208 	orr.w	r2, r2, #8
 800477e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 0204 	bic.w	r2, r2, #4
 800478e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	691a      	ldr	r2, [r3, #16]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80047a2:	e021      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68b9      	ldr	r1, [r7, #8]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f000 fb74 	bl	8004e98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047be:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047ce:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	021a      	lsls	r2, r3, #8
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80047e4:	e000      	b.n	80047e8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80047e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3710      	adds	r7, #16
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop

080047fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800480c:	2b01      	cmp	r3, #1
 800480e:	d101      	bne.n	8004814 <HAL_TIM_ConfigClockSource+0x18>
 8004810:	2302      	movs	r3, #2
 8004812:	e0b5      	b.n	8004980 <HAL_TIM_ConfigClockSource+0x184>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004832:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004836:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800483e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004850:	d03e      	beq.n	80048d0 <HAL_TIM_ConfigClockSource+0xd4>
 8004852:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004856:	f200 8087 	bhi.w	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800485e:	f000 8085 	beq.w	800496c <HAL_TIM_ConfigClockSource+0x170>
 8004862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004866:	d87f      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004868:	2b70      	cmp	r3, #112	; 0x70
 800486a:	d01a      	beq.n	80048a2 <HAL_TIM_ConfigClockSource+0xa6>
 800486c:	2b70      	cmp	r3, #112	; 0x70
 800486e:	d87b      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004870:	2b60      	cmp	r3, #96	; 0x60
 8004872:	d050      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0x11a>
 8004874:	2b60      	cmp	r3, #96	; 0x60
 8004876:	d877      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004878:	2b50      	cmp	r3, #80	; 0x50
 800487a:	d03c      	beq.n	80048f6 <HAL_TIM_ConfigClockSource+0xfa>
 800487c:	2b50      	cmp	r3, #80	; 0x50
 800487e:	d873      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004880:	2b40      	cmp	r3, #64	; 0x40
 8004882:	d058      	beq.n	8004936 <HAL_TIM_ConfigClockSource+0x13a>
 8004884:	2b40      	cmp	r3, #64	; 0x40
 8004886:	d86f      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004888:	2b30      	cmp	r3, #48	; 0x30
 800488a:	d064      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x15a>
 800488c:	2b30      	cmp	r3, #48	; 0x30
 800488e:	d86b      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004890:	2b20      	cmp	r3, #32
 8004892:	d060      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x15a>
 8004894:	2b20      	cmp	r3, #32
 8004896:	d867      	bhi.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
 8004898:	2b00      	cmp	r3, #0
 800489a:	d05c      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x15a>
 800489c:	2b10      	cmp	r3, #16
 800489e:	d05a      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80048a0:	e062      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6818      	ldr	r0, [r3, #0]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	6899      	ldr	r1, [r3, #8]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f000 fbc5 	bl	8005040 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80048c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	609a      	str	r2, [r3, #8]
      break;
 80048ce:	e04e      	b.n	800496e <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6818      	ldr	r0, [r3, #0]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	6899      	ldr	r1, [r3, #8]
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685a      	ldr	r2, [r3, #4]
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	f000 fbae 	bl	8005040 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048f2:	609a      	str	r2, [r3, #8]
      break;
 80048f4:	e03b      	b.n	800496e <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6818      	ldr	r0, [r3, #0]
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	6859      	ldr	r1, [r3, #4]
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	461a      	mov	r2, r3
 8004904:	f000 fb22 	bl	8004f4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2150      	movs	r1, #80	; 0x50
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fb7b 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004914:	e02b      	b.n	800496e <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6818      	ldr	r0, [r3, #0]
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	6859      	ldr	r1, [r3, #4]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	461a      	mov	r2, r3
 8004924:	f000 fb41 	bl	8004faa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2160      	movs	r1, #96	; 0x60
 800492e:	4618      	mov	r0, r3
 8004930:	f000 fb6b 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004934:	e01b      	b.n	800496e <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6818      	ldr	r0, [r3, #0]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	6859      	ldr	r1, [r3, #4]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	461a      	mov	r2, r3
 8004944:	f000 fb02 	bl	8004f4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2140      	movs	r1, #64	; 0x40
 800494e:	4618      	mov	r0, r3
 8004950:	f000 fb5b 	bl	800500a <TIM_ITRx_SetConfig>
      break;
 8004954:	e00b      	b.n	800496e <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4619      	mov	r1, r3
 8004960:	4610      	mov	r0, r2
 8004962:	f000 fb52 	bl	800500a <TIM_ITRx_SetConfig>
        break;
 8004966:	e002      	b.n	800496e <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004968:	bf00      	nop
 800496a:	e000      	b.n	800496e <HAL_TIM_ConfigClockSource+0x172>
      break;
 800496c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3710      	adds	r7, #16
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a2a      	ldr	r2, [pc, #168]	; (8004a44 <TIM_Base_SetConfig+0xbc>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d003      	beq.n	80049a8 <TIM_Base_SetConfig+0x20>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049a6:	d108      	bne.n	80049ba <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a21      	ldr	r2, [pc, #132]	; (8004a44 <TIM_Base_SetConfig+0xbc>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d00b      	beq.n	80049da <TIM_Base_SetConfig+0x52>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c8:	d007      	beq.n	80049da <TIM_Base_SetConfig+0x52>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a1e      	ldr	r2, [pc, #120]	; (8004a48 <TIM_Base_SetConfig+0xc0>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d003      	beq.n	80049da <TIM_Base_SetConfig+0x52>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a1d      	ldr	r2, [pc, #116]	; (8004a4c <TIM_Base_SetConfig+0xc4>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d108      	bne.n	80049ec <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a0c      	ldr	r2, [pc, #48]	; (8004a44 <TIM_Base_SetConfig+0xbc>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d007      	beq.n	8004a28 <TIM_Base_SetConfig+0xa0>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a0b      	ldr	r2, [pc, #44]	; (8004a48 <TIM_Base_SetConfig+0xc0>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d003      	beq.n	8004a28 <TIM_Base_SetConfig+0xa0>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a0a      	ldr	r2, [pc, #40]	; (8004a4c <TIM_Base_SetConfig+0xc4>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d103      	bne.n	8004a30 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	615a      	str	r2, [r3, #20]
}
 8004a36:	bf00      	nop
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	40012c00 	.word	0x40012c00
 8004a48:	40014000 	.word	0x40014000
 8004a4c:	40014400 	.word	0x40014400

08004a50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b087      	sub	sp, #28
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a1b      	ldr	r3, [r3, #32]
 8004a5e:	f023 0201 	bic.w	r2, r3, #1
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0303 	bic.w	r3, r3, #3
 8004a8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f023 0302 	bic.w	r3, r3, #2
 8004a9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a24      	ldr	r2, [pc, #144]	; (8004b3c <TIM_OC1_SetConfig+0xec>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d007      	beq.n	8004ac0 <TIM_OC1_SetConfig+0x70>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a23      	ldr	r2, [pc, #140]	; (8004b40 <TIM_OC1_SetConfig+0xf0>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d003      	beq.n	8004ac0 <TIM_OC1_SetConfig+0x70>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a22      	ldr	r2, [pc, #136]	; (8004b44 <TIM_OC1_SetConfig+0xf4>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d10c      	bne.n	8004ada <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f023 0308 	bic.w	r3, r3, #8
 8004ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f023 0304 	bic.w	r3, r3, #4
 8004ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a17      	ldr	r2, [pc, #92]	; (8004b3c <TIM_OC1_SetConfig+0xec>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d007      	beq.n	8004af2 <TIM_OC1_SetConfig+0xa2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a16      	ldr	r2, [pc, #88]	; (8004b40 <TIM_OC1_SetConfig+0xf0>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d003      	beq.n	8004af2 <TIM_OC1_SetConfig+0xa2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a15      	ldr	r2, [pc, #84]	; (8004b44 <TIM_OC1_SetConfig+0xf4>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d111      	bne.n	8004b16 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004af8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	697a      	ldr	r2, [r7, #20]
 8004b2e:	621a      	str	r2, [r3, #32]
}
 8004b30:	bf00      	nop
 8004b32:	371c      	adds	r7, #28
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	40012c00 	.word	0x40012c00
 8004b40:	40014000 	.word	0x40014000
 8004b44:	40014400 	.word	0x40014400

08004b48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b087      	sub	sp, #28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	f023 0210 	bic.w	r2, r3, #16
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	021b      	lsls	r3, r3, #8
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f023 0320 	bic.w	r3, r3, #32
 8004b96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	011b      	lsls	r3, r3, #4
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a22      	ldr	r2, [pc, #136]	; (8004c30 <TIM_OC2_SetConfig+0xe8>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d10d      	bne.n	8004bc8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bc6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a19      	ldr	r2, [pc, #100]	; (8004c30 <TIM_OC2_SetConfig+0xe8>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d007      	beq.n	8004be0 <TIM_OC2_SetConfig+0x98>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a18      	ldr	r2, [pc, #96]	; (8004c34 <TIM_OC2_SetConfig+0xec>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d003      	beq.n	8004be0 <TIM_OC2_SetConfig+0x98>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a17      	ldr	r2, [pc, #92]	; (8004c38 <TIM_OC2_SetConfig+0xf0>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d113      	bne.n	8004c08 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004be6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685a      	ldr	r2, [r3, #4]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	621a      	str	r2, [r3, #32]
}
 8004c22:	bf00      	nop
 8004c24:	371c      	adds	r7, #28
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	40012c00 	.word	0x40012c00
 8004c34:	40014000 	.word	0x40014000
 8004c38:	40014400 	.word	0x40014400

08004c3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b087      	sub	sp, #28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0303 	bic.w	r3, r3, #3
 8004c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	021b      	lsls	r3, r3, #8
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a21      	ldr	r2, [pc, #132]	; (8004d20 <TIM_OC3_SetConfig+0xe4>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d10d      	bne.n	8004cba <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	021b      	lsls	r3, r3, #8
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a18      	ldr	r2, [pc, #96]	; (8004d20 <TIM_OC3_SetConfig+0xe4>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d007      	beq.n	8004cd2 <TIM_OC3_SetConfig+0x96>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a17      	ldr	r2, [pc, #92]	; (8004d24 <TIM_OC3_SetConfig+0xe8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d003      	beq.n	8004cd2 <TIM_OC3_SetConfig+0x96>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a16      	ldr	r2, [pc, #88]	; (8004d28 <TIM_OC3_SetConfig+0xec>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d113      	bne.n	8004cfa <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	697a      	ldr	r2, [r7, #20]
 8004d12:	621a      	str	r2, [r3, #32]
}
 8004d14:	bf00      	nop
 8004d16:	371c      	adds	r7, #28
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	40012c00 	.word	0x40012c00
 8004d24:	40014000 	.word	0x40014000
 8004d28:	40014400 	.word	0x40014400

08004d2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b087      	sub	sp, #28
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	021b      	lsls	r3, r3, #8
 8004d6e:	68fa      	ldr	r2, [r7, #12]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	031b      	lsls	r3, r3, #12
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a14      	ldr	r2, [pc, #80]	; (8004ddc <TIM_OC4_SetConfig+0xb0>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d007      	beq.n	8004da0 <TIM_OC4_SetConfig+0x74>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a13      	ldr	r2, [pc, #76]	; (8004de0 <TIM_OC4_SetConfig+0xb4>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d003      	beq.n	8004da0 <TIM_OC4_SetConfig+0x74>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a12      	ldr	r2, [pc, #72]	; (8004de4 <TIM_OC4_SetConfig+0xb8>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d109      	bne.n	8004db4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004da6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	695b      	ldr	r3, [r3, #20]
 8004dac:	019b      	lsls	r3, r3, #6
 8004dae:	697a      	ldr	r2, [r7, #20]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	697a      	ldr	r2, [r7, #20]
 8004db8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	621a      	str	r2, [r3, #32]
}
 8004dce:	bf00      	nop
 8004dd0:	371c      	adds	r7, #28
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	40012c00 	.word	0x40012c00
 8004de0:	40014000 	.word	0x40014000
 8004de4:	40014400 	.word	0x40014400

08004de8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b087      	sub	sp, #28
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004e2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	041b      	lsls	r3, r3, #16
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a13      	ldr	r2, [pc, #76]	; (8004e8c <TIM_OC5_SetConfig+0xa4>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d007      	beq.n	8004e52 <TIM_OC5_SetConfig+0x6a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a12      	ldr	r2, [pc, #72]	; (8004e90 <TIM_OC5_SetConfig+0xa8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d003      	beq.n	8004e52 <TIM_OC5_SetConfig+0x6a>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a11      	ldr	r2, [pc, #68]	; (8004e94 <TIM_OC5_SetConfig+0xac>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d109      	bne.n	8004e66 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e58:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	695b      	ldr	r3, [r3, #20]
 8004e5e:	021b      	lsls	r3, r3, #8
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685a      	ldr	r2, [r3, #4]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	621a      	str	r2, [r3, #32]
}
 8004e80:	bf00      	nop
 8004e82:	371c      	adds	r7, #28
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	40012c00 	.word	0x40012c00
 8004e90:	40014000 	.word	0x40014000
 8004e94:	40014400 	.word	0x40014400

08004e98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b087      	sub	sp, #28
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
 8004ea6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ebe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ec6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	021b      	lsls	r3, r3, #8
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004ede:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	051b      	lsls	r3, r3, #20
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a14      	ldr	r2, [pc, #80]	; (8004f40 <TIM_OC6_SetConfig+0xa8>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d007      	beq.n	8004f04 <TIM_OC6_SetConfig+0x6c>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a13      	ldr	r2, [pc, #76]	; (8004f44 <TIM_OC6_SetConfig+0xac>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d003      	beq.n	8004f04 <TIM_OC6_SetConfig+0x6c>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a12      	ldr	r2, [pc, #72]	; (8004f48 <TIM_OC6_SetConfig+0xb0>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d109      	bne.n	8004f18 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f0a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	695b      	ldr	r3, [r3, #20]
 8004f10:	029b      	lsls	r3, r3, #10
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	693a      	ldr	r2, [r7, #16]
 8004f30:	621a      	str	r2, [r3, #32]
}
 8004f32:	bf00      	nop
 8004f34:	371c      	adds	r7, #28
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	40012c00 	.word	0x40012c00
 8004f44:	40014000 	.word	0x40014000
 8004f48:	40014400 	.word	0x40014400

08004f4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b087      	sub	sp, #28
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	f023 0201 	bic.w	r2, r3, #1
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	011b      	lsls	r3, r3, #4
 8004f7c:	693a      	ldr	r2, [r7, #16]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f023 030a 	bic.w	r3, r3, #10
 8004f88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	693a      	ldr	r2, [r7, #16]
 8004f96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	621a      	str	r2, [r3, #32]
}
 8004f9e:	bf00      	nop
 8004fa0:	371c      	adds	r7, #28
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b087      	sub	sp, #28
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	60f8      	str	r0, [r7, #12]
 8004fb2:	60b9      	str	r1, [r7, #8]
 8004fb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	f023 0210 	bic.w	r2, r3, #16
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	031b      	lsls	r3, r3, #12
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004fe6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	011b      	lsls	r3, r3, #4
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	693a      	ldr	r2, [r7, #16]
 8004ffc:	621a      	str	r2, [r3, #32]
}
 8004ffe:	bf00      	nop
 8005000:	371c      	adds	r7, #28
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr

0800500a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800500a:	b480      	push	{r7}
 800500c:	b085      	sub	sp, #20
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
 8005012:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005020:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	4313      	orrs	r3, r2
 8005028:	f043 0307 	orr.w	r3, r3, #7
 800502c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	609a      	str	r2, [r3, #8]
}
 8005034:	bf00      	nop
 8005036:	3714      	adds	r7, #20
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005040:	b480      	push	{r7}
 8005042:	b087      	sub	sp, #28
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
 800504c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800505a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	021a      	lsls	r2, r3, #8
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	431a      	orrs	r2, r3
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	4313      	orrs	r3, r2
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	4313      	orrs	r3, r2
 800506c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	609a      	str	r2, [r3, #8]
}
 8005074:	bf00      	nop
 8005076:	371c      	adds	r7, #28
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d109      	bne.n	80050a4 <HAL_TIMEx_PWMN_Start+0x24>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005096:	b2db      	uxtb	r3, r3
 8005098:	2b01      	cmp	r3, #1
 800509a:	bf14      	ite	ne
 800509c:	2301      	movne	r3, #1
 800509e:	2300      	moveq	r3, #0
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	e022      	b.n	80050ea <HAL_TIMEx_PWMN_Start+0x6a>
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	2b04      	cmp	r3, #4
 80050a8:	d109      	bne.n	80050be <HAL_TIMEx_PWMN_Start+0x3e>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	bf14      	ite	ne
 80050b6:	2301      	movne	r3, #1
 80050b8:	2300      	moveq	r3, #0
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	e015      	b.n	80050ea <HAL_TIMEx_PWMN_Start+0x6a>
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	2b08      	cmp	r3, #8
 80050c2:	d109      	bne.n	80050d8 <HAL_TIMEx_PWMN_Start+0x58>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	bf14      	ite	ne
 80050d0:	2301      	movne	r3, #1
 80050d2:	2300      	moveq	r3, #0
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	e008      	b.n	80050ea <HAL_TIMEx_PWMN_Start+0x6a>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	bf14      	ite	ne
 80050e4:	2301      	movne	r3, #1
 80050e6:	2300      	moveq	r3, #0
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d001      	beq.n	80050f2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e05a      	b.n	80051a8 <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d104      	bne.n	8005102 <HAL_TIMEx_PWMN_Start+0x82>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005100:	e013      	b.n	800512a <HAL_TIMEx_PWMN_Start+0xaa>
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b04      	cmp	r3, #4
 8005106:	d104      	bne.n	8005112 <HAL_TIMEx_PWMN_Start+0x92>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2202      	movs	r2, #2
 800510c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005110:	e00b      	b.n	800512a <HAL_TIMEx_PWMN_Start+0xaa>
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2b08      	cmp	r3, #8
 8005116:	d104      	bne.n	8005122 <HAL_TIMEx_PWMN_Start+0xa2>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005120:	e003      	b.n	800512a <HAL_TIMEx_PWMN_Start+0xaa>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2204      	movs	r2, #4
 8005130:	6839      	ldr	r1, [r7, #0]
 8005132:	4618      	mov	r0, r3
 8005134:	f000 f920 	bl	8005378 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005146:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a18      	ldr	r2, [pc, #96]	; (80051b0 <HAL_TIMEx_PWMN_Start+0x130>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d009      	beq.n	8005166 <HAL_TIMEx_PWMN_Start+0xe6>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800515a:	d004      	beq.n	8005166 <HAL_TIMEx_PWMN_Start+0xe6>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a14      	ldr	r2, [pc, #80]	; (80051b4 <HAL_TIMEx_PWMN_Start+0x134>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d115      	bne.n	8005192 <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	4b12      	ldr	r3, [pc, #72]	; (80051b8 <HAL_TIMEx_PWMN_Start+0x138>)
 800516e:	4013      	ands	r3, r2
 8005170:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2b06      	cmp	r3, #6
 8005176:	d015      	beq.n	80051a4 <HAL_TIMEx_PWMN_Start+0x124>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800517e:	d011      	beq.n	80051a4 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005190:	e008      	b.n	80051a4 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f042 0201 	orr.w	r2, r2, #1
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	e000      	b.n	80051a6 <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3710      	adds	r7, #16
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40012c00 	.word	0x40012c00
 80051b4:	40014000 	.word	0x40014000
 80051b8:	00010007 	.word	0x00010007

080051bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d101      	bne.n	80051d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051d0:	2302      	movs	r3, #2
 80051d2:	e04f      	b.n	8005274 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2202      	movs	r2, #2
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a21      	ldr	r2, [pc, #132]	; (8005280 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d108      	bne.n	8005210 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005204:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	4313      	orrs	r3, r2
 800520e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005216:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	4313      	orrs	r3, r2
 8005220:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a14      	ldr	r2, [pc, #80]	; (8005280 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d009      	beq.n	8005248 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800523c:	d004      	beq.n	8005248 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a10      	ldr	r2, [pc, #64]	; (8005284 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d10c      	bne.n	8005262 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800524e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	4313      	orrs	r3, r2
 8005258:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3714      	adds	r7, #20
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr
 8005280:	40012c00 	.word	0x40012c00
 8005284:	40014000 	.word	0x40014000

08005288 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005292:	2300      	movs	r3, #0
 8005294:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800529c:	2b01      	cmp	r3, #1
 800529e:	d101      	bne.n	80052a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80052a0:	2302      	movs	r3, #2
 80052a2:	e060      	b.n	8005366 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530a:	4313      	orrs	r3, r2
 800530c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	041b      	lsls	r3, r3, #16
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a14      	ldr	r2, [pc, #80]	; (8005374 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d115      	bne.n	8005354 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005332:	051b      	lsls	r3, r3, #20
 8005334:	4313      	orrs	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	69db      	ldr	r3, [r3, #28]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3714      	adds	r7, #20
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr
 8005372:	bf00      	nop
 8005374:	40012c00 	.word	0x40012c00

08005378 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005378:	b480      	push	{r7}
 800537a:	b087      	sub	sp, #28
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	f003 031f 	and.w	r3, r3, #31
 800538a:	2204      	movs	r2, #4
 800538c:	fa02 f303 	lsl.w	r3, r2, r3
 8005390:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6a1a      	ldr	r2, [r3, #32]
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	43db      	mvns	r3, r3
 800539a:	401a      	ands	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6a1a      	ldr	r2, [r3, #32]
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	f003 031f 	and.w	r3, r3, #31
 80053aa:	6879      	ldr	r1, [r7, #4]
 80053ac:	fa01 f303 	lsl.w	r3, r1, r3
 80053b0:	431a      	orrs	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	621a      	str	r2, [r3, #32]
}
 80053b6:	bf00      	nop
 80053b8:	371c      	adds	r7, #28
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr

080053c2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b082      	sub	sp, #8
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e040      	b.n	8005456 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d106      	bne.n	80053ea <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f7fc f87b 	bl	80014e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2224      	movs	r2, #36	; 0x24
 80053ee:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 0201 	bic.w	r2, r2, #1
 80053fe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f8c1 	bl	8005588 <UART_SetConfig>
 8005406:	4603      	mov	r3, r0
 8005408:	2b01      	cmp	r3, #1
 800540a:	d101      	bne.n	8005410 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e022      	b.n	8005456 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 fac1 	bl	80059a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	685a      	ldr	r2, [r3, #4]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800542c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689a      	ldr	r2, [r3, #8]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800543c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f042 0201 	orr.w	r2, r2, #1
 800544c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f000 fb48 	bl	8005ae4 <UART_CheckIdleState>
 8005454:	4603      	mov	r3, r0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3708      	adds	r7, #8
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b08a      	sub	sp, #40	; 0x28
 8005462:	af02      	add	r7, sp, #8
 8005464:	60f8      	str	r0, [r7, #12]
 8005466:	60b9      	str	r1, [r7, #8]
 8005468:	603b      	str	r3, [r7, #0]
 800546a:	4613      	mov	r3, r2
 800546c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005472:	2b20      	cmp	r3, #32
 8005474:	f040 8082 	bne.w	800557c <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d002      	beq.n	8005484 <HAL_UART_Transmit+0x26>
 800547e:	88fb      	ldrh	r3, [r7, #6]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d101      	bne.n	8005488 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e07a      	b.n	800557e <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800548e:	2b01      	cmp	r3, #1
 8005490:	d101      	bne.n	8005496 <HAL_UART_Transmit+0x38>
 8005492:	2302      	movs	r3, #2
 8005494:	e073      	b.n	800557e <HAL_UART_Transmit+0x120>
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2221      	movs	r2, #33	; 0x21
 80054aa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054ac:	f7fc f914 	bl	80016d8 <HAL_GetTick>
 80054b0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	88fa      	ldrh	r2, [r7, #6]
 80054b6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	88fa      	ldrh	r2, [r7, #6]
 80054be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ca:	d108      	bne.n	80054de <HAL_UART_Transmit+0x80>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d104      	bne.n	80054de <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80054d4:	2300      	movs	r3, #0
 80054d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	61bb      	str	r3, [r7, #24]
 80054dc:	e003      	b.n	80054e6 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054e2:	2300      	movs	r3, #0
 80054e4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80054ee:	e02d      	b.n	800554c <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	9300      	str	r3, [sp, #0]
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	2200      	movs	r2, #0
 80054f8:	2180      	movs	r1, #128	; 0x80
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f000 fb3b 	bl	8005b76 <UART_WaitOnFlagUntilTimeout>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d001      	beq.n	800550a <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e039      	b.n	800557e <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10b      	bne.n	8005528 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	881a      	ldrh	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800551c:	b292      	uxth	r2, r2
 800551e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	3302      	adds	r3, #2
 8005524:	61bb      	str	r3, [r7, #24]
 8005526:	e008      	b.n	800553a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	781a      	ldrb	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	b292      	uxth	r2, r2
 8005532:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	3301      	adds	r3, #1
 8005538:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005540:	b29b      	uxth	r3, r3
 8005542:	3b01      	subs	r3, #1
 8005544:	b29a      	uxth	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005552:	b29b      	uxth	r3, r3
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1cb      	bne.n	80054f0 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	9300      	str	r3, [sp, #0]
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	2200      	movs	r2, #0
 8005560:	2140      	movs	r1, #64	; 0x40
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f000 fb07 	bl	8005b76 <UART_WaitOnFlagUntilTimeout>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e005      	b.n	800557e <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2220      	movs	r2, #32
 8005576:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005578:	2300      	movs	r3, #0
 800557a:	e000      	b.n	800557e <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800557c:	2302      	movs	r3, #2
  }
}
 800557e:	4618      	mov	r0, r3
 8005580:	3720      	adds	r7, #32
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
	...

08005588 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005588:	b5b0      	push	{r4, r5, r7, lr}
 800558a:	b088      	sub	sp, #32
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005590:	2300      	movs	r3, #0
 8005592:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689a      	ldr	r2, [r3, #8]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	431a      	orrs	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	431a      	orrs	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	4baf      	ldr	r3, [pc, #700]	; (8005870 <UART_SetConfig+0x2e8>)
 80055b4:	4013      	ands	r3, r2
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	6812      	ldr	r2, [r2, #0]
 80055ba:	69f9      	ldr	r1, [r7, #28]
 80055bc:	430b      	orrs	r3, r1
 80055be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68da      	ldr	r2, [r3, #12]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	430a      	orrs	r2, r1
 80055d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4aa4      	ldr	r2, [pc, #656]	; (8005874 <UART_SetConfig+0x2ec>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d004      	beq.n	80055f0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a1b      	ldr	r3, [r3, #32]
 80055ea:	69fa      	ldr	r2, [r7, #28]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	69fa      	ldr	r2, [r7, #28]
 8005600:	430a      	orrs	r2, r1
 8005602:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a9b      	ldr	r2, [pc, #620]	; (8005878 <UART_SetConfig+0x2f0>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d121      	bne.n	8005652 <UART_SetConfig+0xca>
 800560e:	4b9b      	ldr	r3, [pc, #620]	; (800587c <UART_SetConfig+0x2f4>)
 8005610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005614:	f003 0303 	and.w	r3, r3, #3
 8005618:	2b03      	cmp	r3, #3
 800561a:	d817      	bhi.n	800564c <UART_SetConfig+0xc4>
 800561c:	a201      	add	r2, pc, #4	; (adr r2, 8005624 <UART_SetConfig+0x9c>)
 800561e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005622:	bf00      	nop
 8005624:	08005635 	.word	0x08005635
 8005628:	08005641 	.word	0x08005641
 800562c:	0800563b 	.word	0x0800563b
 8005630:	08005647 	.word	0x08005647
 8005634:	2301      	movs	r3, #1
 8005636:	76fb      	strb	r3, [r7, #27]
 8005638:	e070      	b.n	800571c <UART_SetConfig+0x194>
 800563a:	2302      	movs	r3, #2
 800563c:	76fb      	strb	r3, [r7, #27]
 800563e:	e06d      	b.n	800571c <UART_SetConfig+0x194>
 8005640:	2304      	movs	r3, #4
 8005642:	76fb      	strb	r3, [r7, #27]
 8005644:	e06a      	b.n	800571c <UART_SetConfig+0x194>
 8005646:	2308      	movs	r3, #8
 8005648:	76fb      	strb	r3, [r7, #27]
 800564a:	e067      	b.n	800571c <UART_SetConfig+0x194>
 800564c:	2310      	movs	r3, #16
 800564e:	76fb      	strb	r3, [r7, #27]
 8005650:	e064      	b.n	800571c <UART_SetConfig+0x194>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a8a      	ldr	r2, [pc, #552]	; (8005880 <UART_SetConfig+0x2f8>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d132      	bne.n	80056c2 <UART_SetConfig+0x13a>
 800565c:	4b87      	ldr	r3, [pc, #540]	; (800587c <UART_SetConfig+0x2f4>)
 800565e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005662:	f003 030c 	and.w	r3, r3, #12
 8005666:	2b0c      	cmp	r3, #12
 8005668:	d828      	bhi.n	80056bc <UART_SetConfig+0x134>
 800566a:	a201      	add	r2, pc, #4	; (adr r2, 8005670 <UART_SetConfig+0xe8>)
 800566c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005670:	080056a5 	.word	0x080056a5
 8005674:	080056bd 	.word	0x080056bd
 8005678:	080056bd 	.word	0x080056bd
 800567c:	080056bd 	.word	0x080056bd
 8005680:	080056b1 	.word	0x080056b1
 8005684:	080056bd 	.word	0x080056bd
 8005688:	080056bd 	.word	0x080056bd
 800568c:	080056bd 	.word	0x080056bd
 8005690:	080056ab 	.word	0x080056ab
 8005694:	080056bd 	.word	0x080056bd
 8005698:	080056bd 	.word	0x080056bd
 800569c:	080056bd 	.word	0x080056bd
 80056a0:	080056b7 	.word	0x080056b7
 80056a4:	2300      	movs	r3, #0
 80056a6:	76fb      	strb	r3, [r7, #27]
 80056a8:	e038      	b.n	800571c <UART_SetConfig+0x194>
 80056aa:	2302      	movs	r3, #2
 80056ac:	76fb      	strb	r3, [r7, #27]
 80056ae:	e035      	b.n	800571c <UART_SetConfig+0x194>
 80056b0:	2304      	movs	r3, #4
 80056b2:	76fb      	strb	r3, [r7, #27]
 80056b4:	e032      	b.n	800571c <UART_SetConfig+0x194>
 80056b6:	2308      	movs	r3, #8
 80056b8:	76fb      	strb	r3, [r7, #27]
 80056ba:	e02f      	b.n	800571c <UART_SetConfig+0x194>
 80056bc:	2310      	movs	r3, #16
 80056be:	76fb      	strb	r3, [r7, #27]
 80056c0:	e02c      	b.n	800571c <UART_SetConfig+0x194>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a6b      	ldr	r2, [pc, #428]	; (8005874 <UART_SetConfig+0x2ec>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d125      	bne.n	8005718 <UART_SetConfig+0x190>
 80056cc:	4b6b      	ldr	r3, [pc, #428]	; (800587c <UART_SetConfig+0x2f4>)
 80056ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056d2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80056d6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80056da:	d017      	beq.n	800570c <UART_SetConfig+0x184>
 80056dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80056e0:	d817      	bhi.n	8005712 <UART_SetConfig+0x18a>
 80056e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056e6:	d00b      	beq.n	8005700 <UART_SetConfig+0x178>
 80056e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056ec:	d811      	bhi.n	8005712 <UART_SetConfig+0x18a>
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d003      	beq.n	80056fa <UART_SetConfig+0x172>
 80056f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056f6:	d006      	beq.n	8005706 <UART_SetConfig+0x17e>
 80056f8:	e00b      	b.n	8005712 <UART_SetConfig+0x18a>
 80056fa:	2300      	movs	r3, #0
 80056fc:	76fb      	strb	r3, [r7, #27]
 80056fe:	e00d      	b.n	800571c <UART_SetConfig+0x194>
 8005700:	2302      	movs	r3, #2
 8005702:	76fb      	strb	r3, [r7, #27]
 8005704:	e00a      	b.n	800571c <UART_SetConfig+0x194>
 8005706:	2304      	movs	r3, #4
 8005708:	76fb      	strb	r3, [r7, #27]
 800570a:	e007      	b.n	800571c <UART_SetConfig+0x194>
 800570c:	2308      	movs	r3, #8
 800570e:	76fb      	strb	r3, [r7, #27]
 8005710:	e004      	b.n	800571c <UART_SetConfig+0x194>
 8005712:	2310      	movs	r3, #16
 8005714:	76fb      	strb	r3, [r7, #27]
 8005716:	e001      	b.n	800571c <UART_SetConfig+0x194>
 8005718:	2310      	movs	r3, #16
 800571a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a54      	ldr	r2, [pc, #336]	; (8005874 <UART_SetConfig+0x2ec>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d173      	bne.n	800580e <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005726:	7efb      	ldrb	r3, [r7, #27]
 8005728:	2b08      	cmp	r3, #8
 800572a:	d824      	bhi.n	8005776 <UART_SetConfig+0x1ee>
 800572c:	a201      	add	r2, pc, #4	; (adr r2, 8005734 <UART_SetConfig+0x1ac>)
 800572e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005732:	bf00      	nop
 8005734:	08005759 	.word	0x08005759
 8005738:	08005777 	.word	0x08005777
 800573c:	08005761 	.word	0x08005761
 8005740:	08005777 	.word	0x08005777
 8005744:	08005767 	.word	0x08005767
 8005748:	08005777 	.word	0x08005777
 800574c:	08005777 	.word	0x08005777
 8005750:	08005777 	.word	0x08005777
 8005754:	0800576f 	.word	0x0800576f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005758:	f7fe fb06 	bl	8003d68 <HAL_RCC_GetPCLK1Freq>
 800575c:	6178      	str	r0, [r7, #20]
        break;
 800575e:	e00f      	b.n	8005780 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005760:	4b48      	ldr	r3, [pc, #288]	; (8005884 <UART_SetConfig+0x2fc>)
 8005762:	617b      	str	r3, [r7, #20]
        break;
 8005764:	e00c      	b.n	8005780 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005766:	f7fe fa67 	bl	8003c38 <HAL_RCC_GetSysClockFreq>
 800576a:	6178      	str	r0, [r7, #20]
        break;
 800576c:	e008      	b.n	8005780 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800576e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005772:	617b      	str	r3, [r7, #20]
        break;
 8005774:	e004      	b.n	8005780 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 8005776:	2300      	movs	r3, #0
 8005778:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	76bb      	strb	r3, [r7, #26]
        break;
 800577e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 80fe 	beq.w	8005984 <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685a      	ldr	r2, [r3, #4]
 800578c:	4613      	mov	r3, r2
 800578e:	005b      	lsls	r3, r3, #1
 8005790:	4413      	add	r3, r2
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	429a      	cmp	r2, r3
 8005796:	d305      	bcc.n	80057a4 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d902      	bls.n	80057aa <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	76bb      	strb	r3, [r7, #26]
 80057a8:	e0ec      	b.n	8005984 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	4618      	mov	r0, r3
 80057ae:	f04f 0100 	mov.w	r1, #0
 80057b2:	f04f 0200 	mov.w	r2, #0
 80057b6:	f04f 0300 	mov.w	r3, #0
 80057ba:	020b      	lsls	r3, r1, #8
 80057bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057c0:	0202      	lsls	r2, r0, #8
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	6849      	ldr	r1, [r1, #4]
 80057c6:	0849      	lsrs	r1, r1, #1
 80057c8:	4608      	mov	r0, r1
 80057ca:	f04f 0100 	mov.w	r1, #0
 80057ce:	1814      	adds	r4, r2, r0
 80057d0:	eb43 0501 	adc.w	r5, r3, r1
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	461a      	mov	r2, r3
 80057da:	f04f 0300 	mov.w	r3, #0
 80057de:	4620      	mov	r0, r4
 80057e0:	4629      	mov	r1, r5
 80057e2:	f7fa ff1f 	bl	8000624 <__aeabi_uldivmod>
 80057e6:	4602      	mov	r2, r0
 80057e8:	460b      	mov	r3, r1
 80057ea:	4613      	mov	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057f4:	d308      	bcc.n	8005808 <UART_SetConfig+0x280>
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057fc:	d204      	bcs.n	8005808 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	693a      	ldr	r2, [r7, #16]
 8005804:	60da      	str	r2, [r3, #12]
 8005806:	e0bd      	b.n	8005984 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	76bb      	strb	r3, [r7, #26]
 800580c:	e0ba      	b.n	8005984 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	69db      	ldr	r3, [r3, #28]
 8005812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005816:	d168      	bne.n	80058ea <UART_SetConfig+0x362>
  {
    switch (clocksource)
 8005818:	7efb      	ldrb	r3, [r7, #27]
 800581a:	2b08      	cmp	r3, #8
 800581c:	d834      	bhi.n	8005888 <UART_SetConfig+0x300>
 800581e:	a201      	add	r2, pc, #4	; (adr r2, 8005824 <UART_SetConfig+0x29c>)
 8005820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005824:	08005849 	.word	0x08005849
 8005828:	08005851 	.word	0x08005851
 800582c:	08005859 	.word	0x08005859
 8005830:	08005889 	.word	0x08005889
 8005834:	0800585f 	.word	0x0800585f
 8005838:	08005889 	.word	0x08005889
 800583c:	08005889 	.word	0x08005889
 8005840:	08005889 	.word	0x08005889
 8005844:	08005867 	.word	0x08005867
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005848:	f7fe fa8e 	bl	8003d68 <HAL_RCC_GetPCLK1Freq>
 800584c:	6178      	str	r0, [r7, #20]
        break;
 800584e:	e020      	b.n	8005892 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005850:	f7fe faa0 	bl	8003d94 <HAL_RCC_GetPCLK2Freq>
 8005854:	6178      	str	r0, [r7, #20]
        break;
 8005856:	e01c      	b.n	8005892 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005858:	4b0a      	ldr	r3, [pc, #40]	; (8005884 <UART_SetConfig+0x2fc>)
 800585a:	617b      	str	r3, [r7, #20]
        break;
 800585c:	e019      	b.n	8005892 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800585e:	f7fe f9eb 	bl	8003c38 <HAL_RCC_GetSysClockFreq>
 8005862:	6178      	str	r0, [r7, #20]
        break;
 8005864:	e015      	b.n	8005892 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005866:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800586a:	617b      	str	r3, [r7, #20]
        break;
 800586c:	e011      	b.n	8005892 <UART_SetConfig+0x30a>
 800586e:	bf00      	nop
 8005870:	efff69f3 	.word	0xefff69f3
 8005874:	40008000 	.word	0x40008000
 8005878:	40013800 	.word	0x40013800
 800587c:	40021000 	.word	0x40021000
 8005880:	40004400 	.word	0x40004400
 8005884:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005888:	2300      	movs	r3, #0
 800588a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	76bb      	strb	r3, [r7, #26]
        break;
 8005890:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d075      	beq.n	8005984 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	005a      	lsls	r2, r3, #1
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	085b      	lsrs	r3, r3, #1
 80058a2:	441a      	add	r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	2b0f      	cmp	r3, #15
 80058b4:	d916      	bls.n	80058e4 <UART_SetConfig+0x35c>
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058bc:	d212      	bcs.n	80058e4 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	f023 030f 	bic.w	r3, r3, #15
 80058c6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	085b      	lsrs	r3, r3, #1
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	f003 0307 	and.w	r3, r3, #7
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	89fb      	ldrh	r3, [r7, #14]
 80058d6:	4313      	orrs	r3, r2
 80058d8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	89fa      	ldrh	r2, [r7, #14]
 80058e0:	60da      	str	r2, [r3, #12]
 80058e2:	e04f      	b.n	8005984 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	76bb      	strb	r3, [r7, #26]
 80058e8:	e04c      	b.n	8005984 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058ea:	7efb      	ldrb	r3, [r7, #27]
 80058ec:	2b08      	cmp	r3, #8
 80058ee:	d828      	bhi.n	8005942 <UART_SetConfig+0x3ba>
 80058f0:	a201      	add	r2, pc, #4	; (adr r2, 80058f8 <UART_SetConfig+0x370>)
 80058f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f6:	bf00      	nop
 80058f8:	0800591d 	.word	0x0800591d
 80058fc:	08005925 	.word	0x08005925
 8005900:	0800592d 	.word	0x0800592d
 8005904:	08005943 	.word	0x08005943
 8005908:	08005933 	.word	0x08005933
 800590c:	08005943 	.word	0x08005943
 8005910:	08005943 	.word	0x08005943
 8005914:	08005943 	.word	0x08005943
 8005918:	0800593b 	.word	0x0800593b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800591c:	f7fe fa24 	bl	8003d68 <HAL_RCC_GetPCLK1Freq>
 8005920:	6178      	str	r0, [r7, #20]
        break;
 8005922:	e013      	b.n	800594c <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005924:	f7fe fa36 	bl	8003d94 <HAL_RCC_GetPCLK2Freq>
 8005928:	6178      	str	r0, [r7, #20]
        break;
 800592a:	e00f      	b.n	800594c <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800592c:	4b1b      	ldr	r3, [pc, #108]	; (800599c <UART_SetConfig+0x414>)
 800592e:	617b      	str	r3, [r7, #20]
        break;
 8005930:	e00c      	b.n	800594c <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005932:	f7fe f981 	bl	8003c38 <HAL_RCC_GetSysClockFreq>
 8005936:	6178      	str	r0, [r7, #20]
        break;
 8005938:	e008      	b.n	800594c <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800593a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800593e:	617b      	str	r3, [r7, #20]
        break;
 8005940:	e004      	b.n	800594c <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 8005942:	2300      	movs	r3, #0
 8005944:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	76bb      	strb	r3, [r7, #26]
        break;
 800594a:	bf00      	nop
    }

    if (pclk != 0U)
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d018      	beq.n	8005984 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	085a      	lsrs	r2, r3, #1
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	441a      	add	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	fbb2 f3f3 	udiv	r3, r2, r3
 8005964:	b29b      	uxth	r3, r3
 8005966:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	2b0f      	cmp	r3, #15
 800596c:	d908      	bls.n	8005980 <UART_SetConfig+0x3f8>
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005974:	d204      	bcs.n	8005980 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	60da      	str	r2, [r3, #12]
 800597e:	e001      	b.n	8005984 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005990:	7ebb      	ldrb	r3, [r7, #26]
}
 8005992:	4618      	mov	r0, r3
 8005994:	3720      	adds	r7, #32
 8005996:	46bd      	mov	sp, r7
 8005998:	bdb0      	pop	{r4, r5, r7, pc}
 800599a:	bf00      	nop
 800599c:	00f42400 	.word	0x00f42400

080059a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d00a      	beq.n	80059ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ce:	f003 0302 	and.w	r3, r3, #2
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00a      	beq.n	80059ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00a      	beq.n	8005a0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a12:	f003 0308 	and.w	r3, r3, #8
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00a      	beq.n	8005a30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a34:	f003 0310 	and.w	r3, r3, #16
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00a      	beq.n	8005a52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	f003 0320 	and.w	r3, r3, #32
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00a      	beq.n	8005a74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	430a      	orrs	r2, r1
 8005a72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d01a      	beq.n	8005ab6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	430a      	orrs	r2, r1
 8005a94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a9e:	d10a      	bne.n	8005ab6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	605a      	str	r2, [r3, #4]
  }
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af02      	add	r7, sp, #8
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005af4:	f7fb fdf0 	bl	80016d8 <HAL_GetTick>
 8005af8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0308 	and.w	r3, r3, #8
 8005b04:	2b08      	cmp	r3, #8
 8005b06:	d10e      	bne.n	8005b26 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f82d 	bl	8005b76 <UART_WaitOnFlagUntilTimeout>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e023      	b.n	8005b6e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0304 	and.w	r3, r3, #4
 8005b30:	2b04      	cmp	r3, #4
 8005b32:	d10e      	bne.n	8005b52 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 f817 	bl	8005b76 <UART_WaitOnFlagUntilTimeout>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d001      	beq.n	8005b52 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e00d      	b.n	8005b6e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2220      	movs	r2, #32
 8005b56:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b084      	sub	sp, #16
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	60f8      	str	r0, [r7, #12]
 8005b7e:	60b9      	str	r1, [r7, #8]
 8005b80:	603b      	str	r3, [r7, #0]
 8005b82:	4613      	mov	r3, r2
 8005b84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b86:	e05e      	b.n	8005c46 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b8e:	d05a      	beq.n	8005c46 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b90:	f7fb fda2 	bl	80016d8 <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	69ba      	ldr	r2, [r7, #24]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d302      	bcc.n	8005ba6 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d11b      	bne.n	8005bde <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005bb4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 0201 	bic.w	r2, r2, #1
 8005bc4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2220      	movs	r2, #32
 8005bca:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005bda:	2303      	movs	r3, #3
 8005bdc:	e043      	b.n	8005c66 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0304 	and.w	r3, r3, #4
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d02c      	beq.n	8005c46 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	69db      	ldr	r3, [r3, #28]
 8005bf2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bfa:	d124      	bne.n	8005c46 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c04:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005c14:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689a      	ldr	r2, [r3, #8]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 0201 	bic.w	r2, r2, #1
 8005c24:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2220      	movs	r2, #32
 8005c30:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2220      	movs	r2, #32
 8005c36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e00f      	b.n	8005c66 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	69da      	ldr	r2, [r3, #28]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	4013      	ands	r3, r2
 8005c50:	68ba      	ldr	r2, [r7, #8]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	bf0c      	ite	eq
 8005c56:	2301      	moveq	r3, #1
 8005c58:	2300      	movne	r3, #0
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	79fb      	ldrb	r3, [r7, #7]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d091      	beq.n	8005b88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3710      	adds	r7, #16
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}
	...

08005c70 <__errno>:
 8005c70:	4b01      	ldr	r3, [pc, #4]	; (8005c78 <__errno+0x8>)
 8005c72:	6818      	ldr	r0, [r3, #0]
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	2000000c 	.word	0x2000000c

08005c7c <__libc_init_array>:
 8005c7c:	b570      	push	{r4, r5, r6, lr}
 8005c7e:	4d0d      	ldr	r5, [pc, #52]	; (8005cb4 <__libc_init_array+0x38>)
 8005c80:	4c0d      	ldr	r4, [pc, #52]	; (8005cb8 <__libc_init_array+0x3c>)
 8005c82:	1b64      	subs	r4, r4, r5
 8005c84:	10a4      	asrs	r4, r4, #2
 8005c86:	2600      	movs	r6, #0
 8005c88:	42a6      	cmp	r6, r4
 8005c8a:	d109      	bne.n	8005ca0 <__libc_init_array+0x24>
 8005c8c:	4d0b      	ldr	r5, [pc, #44]	; (8005cbc <__libc_init_array+0x40>)
 8005c8e:	4c0c      	ldr	r4, [pc, #48]	; (8005cc0 <__libc_init_array+0x44>)
 8005c90:	f000 fc4e 	bl	8006530 <_init>
 8005c94:	1b64      	subs	r4, r4, r5
 8005c96:	10a4      	asrs	r4, r4, #2
 8005c98:	2600      	movs	r6, #0
 8005c9a:	42a6      	cmp	r6, r4
 8005c9c:	d105      	bne.n	8005caa <__libc_init_array+0x2e>
 8005c9e:	bd70      	pop	{r4, r5, r6, pc}
 8005ca0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ca4:	4798      	blx	r3
 8005ca6:	3601      	adds	r6, #1
 8005ca8:	e7ee      	b.n	8005c88 <__libc_init_array+0xc>
 8005caa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cae:	4798      	blx	r3
 8005cb0:	3601      	adds	r6, #1
 8005cb2:	e7f2      	b.n	8005c9a <__libc_init_array+0x1e>
 8005cb4:	080065e4 	.word	0x080065e4
 8005cb8:	080065e4 	.word	0x080065e4
 8005cbc:	080065e4 	.word	0x080065e4
 8005cc0:	080065e8 	.word	0x080065e8

08005cc4 <memset>:
 8005cc4:	4402      	add	r2, r0
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d100      	bne.n	8005cce <memset+0xa>
 8005ccc:	4770      	bx	lr
 8005cce:	f803 1b01 	strb.w	r1, [r3], #1
 8005cd2:	e7f9      	b.n	8005cc8 <memset+0x4>

08005cd4 <siprintf>:
 8005cd4:	b40e      	push	{r1, r2, r3}
 8005cd6:	b500      	push	{lr}
 8005cd8:	b09c      	sub	sp, #112	; 0x70
 8005cda:	ab1d      	add	r3, sp, #116	; 0x74
 8005cdc:	9002      	str	r0, [sp, #8]
 8005cde:	9006      	str	r0, [sp, #24]
 8005ce0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ce4:	4809      	ldr	r0, [pc, #36]	; (8005d0c <siprintf+0x38>)
 8005ce6:	9107      	str	r1, [sp, #28]
 8005ce8:	9104      	str	r1, [sp, #16]
 8005cea:	4909      	ldr	r1, [pc, #36]	; (8005d10 <siprintf+0x3c>)
 8005cec:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cf0:	9105      	str	r1, [sp, #20]
 8005cf2:	6800      	ldr	r0, [r0, #0]
 8005cf4:	9301      	str	r3, [sp, #4]
 8005cf6:	a902      	add	r1, sp, #8
 8005cf8:	f000 f868 	bl	8005dcc <_svfiprintf_r>
 8005cfc:	9b02      	ldr	r3, [sp, #8]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	701a      	strb	r2, [r3, #0]
 8005d02:	b01c      	add	sp, #112	; 0x70
 8005d04:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d08:	b003      	add	sp, #12
 8005d0a:	4770      	bx	lr
 8005d0c:	2000000c 	.word	0x2000000c
 8005d10:	ffff0208 	.word	0xffff0208

08005d14 <__ssputs_r>:
 8005d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d18:	688e      	ldr	r6, [r1, #8]
 8005d1a:	429e      	cmp	r6, r3
 8005d1c:	4682      	mov	sl, r0
 8005d1e:	460c      	mov	r4, r1
 8005d20:	4690      	mov	r8, r2
 8005d22:	461f      	mov	r7, r3
 8005d24:	d838      	bhi.n	8005d98 <__ssputs_r+0x84>
 8005d26:	898a      	ldrh	r2, [r1, #12]
 8005d28:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005d2c:	d032      	beq.n	8005d94 <__ssputs_r+0x80>
 8005d2e:	6825      	ldr	r5, [r4, #0]
 8005d30:	6909      	ldr	r1, [r1, #16]
 8005d32:	eba5 0901 	sub.w	r9, r5, r1
 8005d36:	6965      	ldr	r5, [r4, #20]
 8005d38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005d40:	3301      	adds	r3, #1
 8005d42:	444b      	add	r3, r9
 8005d44:	106d      	asrs	r5, r5, #1
 8005d46:	429d      	cmp	r5, r3
 8005d48:	bf38      	it	cc
 8005d4a:	461d      	movcc	r5, r3
 8005d4c:	0553      	lsls	r3, r2, #21
 8005d4e:	d531      	bpl.n	8005db4 <__ssputs_r+0xa0>
 8005d50:	4629      	mov	r1, r5
 8005d52:	f000 fb47 	bl	80063e4 <_malloc_r>
 8005d56:	4606      	mov	r6, r0
 8005d58:	b950      	cbnz	r0, 8005d70 <__ssputs_r+0x5c>
 8005d5a:	230c      	movs	r3, #12
 8005d5c:	f8ca 3000 	str.w	r3, [sl]
 8005d60:	89a3      	ldrh	r3, [r4, #12]
 8005d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d66:	81a3      	strh	r3, [r4, #12]
 8005d68:	f04f 30ff 	mov.w	r0, #4294967295
 8005d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d70:	6921      	ldr	r1, [r4, #16]
 8005d72:	464a      	mov	r2, r9
 8005d74:	f000 fabe 	bl	80062f4 <memcpy>
 8005d78:	89a3      	ldrh	r3, [r4, #12]
 8005d7a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005d7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d82:	81a3      	strh	r3, [r4, #12]
 8005d84:	6126      	str	r6, [r4, #16]
 8005d86:	6165      	str	r5, [r4, #20]
 8005d88:	444e      	add	r6, r9
 8005d8a:	eba5 0509 	sub.w	r5, r5, r9
 8005d8e:	6026      	str	r6, [r4, #0]
 8005d90:	60a5      	str	r5, [r4, #8]
 8005d92:	463e      	mov	r6, r7
 8005d94:	42be      	cmp	r6, r7
 8005d96:	d900      	bls.n	8005d9a <__ssputs_r+0x86>
 8005d98:	463e      	mov	r6, r7
 8005d9a:	4632      	mov	r2, r6
 8005d9c:	6820      	ldr	r0, [r4, #0]
 8005d9e:	4641      	mov	r1, r8
 8005da0:	f000 fab6 	bl	8006310 <memmove>
 8005da4:	68a3      	ldr	r3, [r4, #8]
 8005da6:	6822      	ldr	r2, [r4, #0]
 8005da8:	1b9b      	subs	r3, r3, r6
 8005daa:	4432      	add	r2, r6
 8005dac:	60a3      	str	r3, [r4, #8]
 8005dae:	6022      	str	r2, [r4, #0]
 8005db0:	2000      	movs	r0, #0
 8005db2:	e7db      	b.n	8005d6c <__ssputs_r+0x58>
 8005db4:	462a      	mov	r2, r5
 8005db6:	f000 fb6f 	bl	8006498 <_realloc_r>
 8005dba:	4606      	mov	r6, r0
 8005dbc:	2800      	cmp	r0, #0
 8005dbe:	d1e1      	bne.n	8005d84 <__ssputs_r+0x70>
 8005dc0:	6921      	ldr	r1, [r4, #16]
 8005dc2:	4650      	mov	r0, sl
 8005dc4:	f000 fabe 	bl	8006344 <_free_r>
 8005dc8:	e7c7      	b.n	8005d5a <__ssputs_r+0x46>
	...

08005dcc <_svfiprintf_r>:
 8005dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd0:	4698      	mov	r8, r3
 8005dd2:	898b      	ldrh	r3, [r1, #12]
 8005dd4:	061b      	lsls	r3, r3, #24
 8005dd6:	b09d      	sub	sp, #116	; 0x74
 8005dd8:	4607      	mov	r7, r0
 8005dda:	460d      	mov	r5, r1
 8005ddc:	4614      	mov	r4, r2
 8005dde:	d50e      	bpl.n	8005dfe <_svfiprintf_r+0x32>
 8005de0:	690b      	ldr	r3, [r1, #16]
 8005de2:	b963      	cbnz	r3, 8005dfe <_svfiprintf_r+0x32>
 8005de4:	2140      	movs	r1, #64	; 0x40
 8005de6:	f000 fafd 	bl	80063e4 <_malloc_r>
 8005dea:	6028      	str	r0, [r5, #0]
 8005dec:	6128      	str	r0, [r5, #16]
 8005dee:	b920      	cbnz	r0, 8005dfa <_svfiprintf_r+0x2e>
 8005df0:	230c      	movs	r3, #12
 8005df2:	603b      	str	r3, [r7, #0]
 8005df4:	f04f 30ff 	mov.w	r0, #4294967295
 8005df8:	e0d1      	b.n	8005f9e <_svfiprintf_r+0x1d2>
 8005dfa:	2340      	movs	r3, #64	; 0x40
 8005dfc:	616b      	str	r3, [r5, #20]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	9309      	str	r3, [sp, #36]	; 0x24
 8005e02:	2320      	movs	r3, #32
 8005e04:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e08:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e0c:	2330      	movs	r3, #48	; 0x30
 8005e0e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005fb8 <_svfiprintf_r+0x1ec>
 8005e12:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e16:	f04f 0901 	mov.w	r9, #1
 8005e1a:	4623      	mov	r3, r4
 8005e1c:	469a      	mov	sl, r3
 8005e1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e22:	b10a      	cbz	r2, 8005e28 <_svfiprintf_r+0x5c>
 8005e24:	2a25      	cmp	r2, #37	; 0x25
 8005e26:	d1f9      	bne.n	8005e1c <_svfiprintf_r+0x50>
 8005e28:	ebba 0b04 	subs.w	fp, sl, r4
 8005e2c:	d00b      	beq.n	8005e46 <_svfiprintf_r+0x7a>
 8005e2e:	465b      	mov	r3, fp
 8005e30:	4622      	mov	r2, r4
 8005e32:	4629      	mov	r1, r5
 8005e34:	4638      	mov	r0, r7
 8005e36:	f7ff ff6d 	bl	8005d14 <__ssputs_r>
 8005e3a:	3001      	adds	r0, #1
 8005e3c:	f000 80aa 	beq.w	8005f94 <_svfiprintf_r+0x1c8>
 8005e40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e42:	445a      	add	r2, fp
 8005e44:	9209      	str	r2, [sp, #36]	; 0x24
 8005e46:	f89a 3000 	ldrb.w	r3, [sl]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	f000 80a2 	beq.w	8005f94 <_svfiprintf_r+0x1c8>
 8005e50:	2300      	movs	r3, #0
 8005e52:	f04f 32ff 	mov.w	r2, #4294967295
 8005e56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e5a:	f10a 0a01 	add.w	sl, sl, #1
 8005e5e:	9304      	str	r3, [sp, #16]
 8005e60:	9307      	str	r3, [sp, #28]
 8005e62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e66:	931a      	str	r3, [sp, #104]	; 0x68
 8005e68:	4654      	mov	r4, sl
 8005e6a:	2205      	movs	r2, #5
 8005e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e70:	4851      	ldr	r0, [pc, #324]	; (8005fb8 <_svfiprintf_r+0x1ec>)
 8005e72:	f7fa f9ad 	bl	80001d0 <memchr>
 8005e76:	9a04      	ldr	r2, [sp, #16]
 8005e78:	b9d8      	cbnz	r0, 8005eb2 <_svfiprintf_r+0xe6>
 8005e7a:	06d0      	lsls	r0, r2, #27
 8005e7c:	bf44      	itt	mi
 8005e7e:	2320      	movmi	r3, #32
 8005e80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e84:	0711      	lsls	r1, r2, #28
 8005e86:	bf44      	itt	mi
 8005e88:	232b      	movmi	r3, #43	; 0x2b
 8005e8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e8e:	f89a 3000 	ldrb.w	r3, [sl]
 8005e92:	2b2a      	cmp	r3, #42	; 0x2a
 8005e94:	d015      	beq.n	8005ec2 <_svfiprintf_r+0xf6>
 8005e96:	9a07      	ldr	r2, [sp, #28]
 8005e98:	4654      	mov	r4, sl
 8005e9a:	2000      	movs	r0, #0
 8005e9c:	f04f 0c0a 	mov.w	ip, #10
 8005ea0:	4621      	mov	r1, r4
 8005ea2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ea6:	3b30      	subs	r3, #48	; 0x30
 8005ea8:	2b09      	cmp	r3, #9
 8005eaa:	d94e      	bls.n	8005f4a <_svfiprintf_r+0x17e>
 8005eac:	b1b0      	cbz	r0, 8005edc <_svfiprintf_r+0x110>
 8005eae:	9207      	str	r2, [sp, #28]
 8005eb0:	e014      	b.n	8005edc <_svfiprintf_r+0x110>
 8005eb2:	eba0 0308 	sub.w	r3, r0, r8
 8005eb6:	fa09 f303 	lsl.w	r3, r9, r3
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	9304      	str	r3, [sp, #16]
 8005ebe:	46a2      	mov	sl, r4
 8005ec0:	e7d2      	b.n	8005e68 <_svfiprintf_r+0x9c>
 8005ec2:	9b03      	ldr	r3, [sp, #12]
 8005ec4:	1d19      	adds	r1, r3, #4
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	9103      	str	r1, [sp, #12]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	bfbb      	ittet	lt
 8005ece:	425b      	neglt	r3, r3
 8005ed0:	f042 0202 	orrlt.w	r2, r2, #2
 8005ed4:	9307      	strge	r3, [sp, #28]
 8005ed6:	9307      	strlt	r3, [sp, #28]
 8005ed8:	bfb8      	it	lt
 8005eda:	9204      	strlt	r2, [sp, #16]
 8005edc:	7823      	ldrb	r3, [r4, #0]
 8005ede:	2b2e      	cmp	r3, #46	; 0x2e
 8005ee0:	d10c      	bne.n	8005efc <_svfiprintf_r+0x130>
 8005ee2:	7863      	ldrb	r3, [r4, #1]
 8005ee4:	2b2a      	cmp	r3, #42	; 0x2a
 8005ee6:	d135      	bne.n	8005f54 <_svfiprintf_r+0x188>
 8005ee8:	9b03      	ldr	r3, [sp, #12]
 8005eea:	1d1a      	adds	r2, r3, #4
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	9203      	str	r2, [sp, #12]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	bfb8      	it	lt
 8005ef4:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ef8:	3402      	adds	r4, #2
 8005efa:	9305      	str	r3, [sp, #20]
 8005efc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005fc8 <_svfiprintf_r+0x1fc>
 8005f00:	7821      	ldrb	r1, [r4, #0]
 8005f02:	2203      	movs	r2, #3
 8005f04:	4650      	mov	r0, sl
 8005f06:	f7fa f963 	bl	80001d0 <memchr>
 8005f0a:	b140      	cbz	r0, 8005f1e <_svfiprintf_r+0x152>
 8005f0c:	2340      	movs	r3, #64	; 0x40
 8005f0e:	eba0 000a 	sub.w	r0, r0, sl
 8005f12:	fa03 f000 	lsl.w	r0, r3, r0
 8005f16:	9b04      	ldr	r3, [sp, #16]
 8005f18:	4303      	orrs	r3, r0
 8005f1a:	3401      	adds	r4, #1
 8005f1c:	9304      	str	r3, [sp, #16]
 8005f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f22:	4826      	ldr	r0, [pc, #152]	; (8005fbc <_svfiprintf_r+0x1f0>)
 8005f24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f28:	2206      	movs	r2, #6
 8005f2a:	f7fa f951 	bl	80001d0 <memchr>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	d038      	beq.n	8005fa4 <_svfiprintf_r+0x1d8>
 8005f32:	4b23      	ldr	r3, [pc, #140]	; (8005fc0 <_svfiprintf_r+0x1f4>)
 8005f34:	bb1b      	cbnz	r3, 8005f7e <_svfiprintf_r+0x1b2>
 8005f36:	9b03      	ldr	r3, [sp, #12]
 8005f38:	3307      	adds	r3, #7
 8005f3a:	f023 0307 	bic.w	r3, r3, #7
 8005f3e:	3308      	adds	r3, #8
 8005f40:	9303      	str	r3, [sp, #12]
 8005f42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f44:	4433      	add	r3, r6
 8005f46:	9309      	str	r3, [sp, #36]	; 0x24
 8005f48:	e767      	b.n	8005e1a <_svfiprintf_r+0x4e>
 8005f4a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f4e:	460c      	mov	r4, r1
 8005f50:	2001      	movs	r0, #1
 8005f52:	e7a5      	b.n	8005ea0 <_svfiprintf_r+0xd4>
 8005f54:	2300      	movs	r3, #0
 8005f56:	3401      	adds	r4, #1
 8005f58:	9305      	str	r3, [sp, #20]
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	f04f 0c0a 	mov.w	ip, #10
 8005f60:	4620      	mov	r0, r4
 8005f62:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f66:	3a30      	subs	r2, #48	; 0x30
 8005f68:	2a09      	cmp	r2, #9
 8005f6a:	d903      	bls.n	8005f74 <_svfiprintf_r+0x1a8>
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d0c5      	beq.n	8005efc <_svfiprintf_r+0x130>
 8005f70:	9105      	str	r1, [sp, #20]
 8005f72:	e7c3      	b.n	8005efc <_svfiprintf_r+0x130>
 8005f74:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f78:	4604      	mov	r4, r0
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e7f0      	b.n	8005f60 <_svfiprintf_r+0x194>
 8005f7e:	ab03      	add	r3, sp, #12
 8005f80:	9300      	str	r3, [sp, #0]
 8005f82:	462a      	mov	r2, r5
 8005f84:	4b0f      	ldr	r3, [pc, #60]	; (8005fc4 <_svfiprintf_r+0x1f8>)
 8005f86:	a904      	add	r1, sp, #16
 8005f88:	4638      	mov	r0, r7
 8005f8a:	f3af 8000 	nop.w
 8005f8e:	1c42      	adds	r2, r0, #1
 8005f90:	4606      	mov	r6, r0
 8005f92:	d1d6      	bne.n	8005f42 <_svfiprintf_r+0x176>
 8005f94:	89ab      	ldrh	r3, [r5, #12]
 8005f96:	065b      	lsls	r3, r3, #25
 8005f98:	f53f af2c 	bmi.w	8005df4 <_svfiprintf_r+0x28>
 8005f9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f9e:	b01d      	add	sp, #116	; 0x74
 8005fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fa4:	ab03      	add	r3, sp, #12
 8005fa6:	9300      	str	r3, [sp, #0]
 8005fa8:	462a      	mov	r2, r5
 8005faa:	4b06      	ldr	r3, [pc, #24]	; (8005fc4 <_svfiprintf_r+0x1f8>)
 8005fac:	a904      	add	r1, sp, #16
 8005fae:	4638      	mov	r0, r7
 8005fb0:	f000 f87a 	bl	80060a8 <_printf_i>
 8005fb4:	e7eb      	b.n	8005f8e <_svfiprintf_r+0x1c2>
 8005fb6:	bf00      	nop
 8005fb8:	080065a8 	.word	0x080065a8
 8005fbc:	080065b2 	.word	0x080065b2
 8005fc0:	00000000 	.word	0x00000000
 8005fc4:	08005d15 	.word	0x08005d15
 8005fc8:	080065ae 	.word	0x080065ae

08005fcc <_printf_common>:
 8005fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fd0:	4616      	mov	r6, r2
 8005fd2:	4699      	mov	r9, r3
 8005fd4:	688a      	ldr	r2, [r1, #8]
 8005fd6:	690b      	ldr	r3, [r1, #16]
 8005fd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	bfb8      	it	lt
 8005fe0:	4613      	movlt	r3, r2
 8005fe2:	6033      	str	r3, [r6, #0]
 8005fe4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005fe8:	4607      	mov	r7, r0
 8005fea:	460c      	mov	r4, r1
 8005fec:	b10a      	cbz	r2, 8005ff2 <_printf_common+0x26>
 8005fee:	3301      	adds	r3, #1
 8005ff0:	6033      	str	r3, [r6, #0]
 8005ff2:	6823      	ldr	r3, [r4, #0]
 8005ff4:	0699      	lsls	r1, r3, #26
 8005ff6:	bf42      	ittt	mi
 8005ff8:	6833      	ldrmi	r3, [r6, #0]
 8005ffa:	3302      	addmi	r3, #2
 8005ffc:	6033      	strmi	r3, [r6, #0]
 8005ffe:	6825      	ldr	r5, [r4, #0]
 8006000:	f015 0506 	ands.w	r5, r5, #6
 8006004:	d106      	bne.n	8006014 <_printf_common+0x48>
 8006006:	f104 0a19 	add.w	sl, r4, #25
 800600a:	68e3      	ldr	r3, [r4, #12]
 800600c:	6832      	ldr	r2, [r6, #0]
 800600e:	1a9b      	subs	r3, r3, r2
 8006010:	42ab      	cmp	r3, r5
 8006012:	dc26      	bgt.n	8006062 <_printf_common+0x96>
 8006014:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006018:	1e13      	subs	r3, r2, #0
 800601a:	6822      	ldr	r2, [r4, #0]
 800601c:	bf18      	it	ne
 800601e:	2301      	movne	r3, #1
 8006020:	0692      	lsls	r2, r2, #26
 8006022:	d42b      	bmi.n	800607c <_printf_common+0xb0>
 8006024:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006028:	4649      	mov	r1, r9
 800602a:	4638      	mov	r0, r7
 800602c:	47c0      	blx	r8
 800602e:	3001      	adds	r0, #1
 8006030:	d01e      	beq.n	8006070 <_printf_common+0xa4>
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	68e5      	ldr	r5, [r4, #12]
 8006036:	6832      	ldr	r2, [r6, #0]
 8006038:	f003 0306 	and.w	r3, r3, #6
 800603c:	2b04      	cmp	r3, #4
 800603e:	bf08      	it	eq
 8006040:	1aad      	subeq	r5, r5, r2
 8006042:	68a3      	ldr	r3, [r4, #8]
 8006044:	6922      	ldr	r2, [r4, #16]
 8006046:	bf0c      	ite	eq
 8006048:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800604c:	2500      	movne	r5, #0
 800604e:	4293      	cmp	r3, r2
 8006050:	bfc4      	itt	gt
 8006052:	1a9b      	subgt	r3, r3, r2
 8006054:	18ed      	addgt	r5, r5, r3
 8006056:	2600      	movs	r6, #0
 8006058:	341a      	adds	r4, #26
 800605a:	42b5      	cmp	r5, r6
 800605c:	d11a      	bne.n	8006094 <_printf_common+0xc8>
 800605e:	2000      	movs	r0, #0
 8006060:	e008      	b.n	8006074 <_printf_common+0xa8>
 8006062:	2301      	movs	r3, #1
 8006064:	4652      	mov	r2, sl
 8006066:	4649      	mov	r1, r9
 8006068:	4638      	mov	r0, r7
 800606a:	47c0      	blx	r8
 800606c:	3001      	adds	r0, #1
 800606e:	d103      	bne.n	8006078 <_printf_common+0xac>
 8006070:	f04f 30ff 	mov.w	r0, #4294967295
 8006074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006078:	3501      	adds	r5, #1
 800607a:	e7c6      	b.n	800600a <_printf_common+0x3e>
 800607c:	18e1      	adds	r1, r4, r3
 800607e:	1c5a      	adds	r2, r3, #1
 8006080:	2030      	movs	r0, #48	; 0x30
 8006082:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006086:	4422      	add	r2, r4
 8006088:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800608c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006090:	3302      	adds	r3, #2
 8006092:	e7c7      	b.n	8006024 <_printf_common+0x58>
 8006094:	2301      	movs	r3, #1
 8006096:	4622      	mov	r2, r4
 8006098:	4649      	mov	r1, r9
 800609a:	4638      	mov	r0, r7
 800609c:	47c0      	blx	r8
 800609e:	3001      	adds	r0, #1
 80060a0:	d0e6      	beq.n	8006070 <_printf_common+0xa4>
 80060a2:	3601      	adds	r6, #1
 80060a4:	e7d9      	b.n	800605a <_printf_common+0x8e>
	...

080060a8 <_printf_i>:
 80060a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060ac:	460c      	mov	r4, r1
 80060ae:	4691      	mov	r9, r2
 80060b0:	7e27      	ldrb	r7, [r4, #24]
 80060b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80060b4:	2f78      	cmp	r7, #120	; 0x78
 80060b6:	4680      	mov	r8, r0
 80060b8:	469a      	mov	sl, r3
 80060ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060be:	d807      	bhi.n	80060d0 <_printf_i+0x28>
 80060c0:	2f62      	cmp	r7, #98	; 0x62
 80060c2:	d80a      	bhi.n	80060da <_printf_i+0x32>
 80060c4:	2f00      	cmp	r7, #0
 80060c6:	f000 80d8 	beq.w	800627a <_printf_i+0x1d2>
 80060ca:	2f58      	cmp	r7, #88	; 0x58
 80060cc:	f000 80a3 	beq.w	8006216 <_printf_i+0x16e>
 80060d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80060d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060d8:	e03a      	b.n	8006150 <_printf_i+0xa8>
 80060da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060de:	2b15      	cmp	r3, #21
 80060e0:	d8f6      	bhi.n	80060d0 <_printf_i+0x28>
 80060e2:	a001      	add	r0, pc, #4	; (adr r0, 80060e8 <_printf_i+0x40>)
 80060e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80060e8:	08006141 	.word	0x08006141
 80060ec:	08006155 	.word	0x08006155
 80060f0:	080060d1 	.word	0x080060d1
 80060f4:	080060d1 	.word	0x080060d1
 80060f8:	080060d1 	.word	0x080060d1
 80060fc:	080060d1 	.word	0x080060d1
 8006100:	08006155 	.word	0x08006155
 8006104:	080060d1 	.word	0x080060d1
 8006108:	080060d1 	.word	0x080060d1
 800610c:	080060d1 	.word	0x080060d1
 8006110:	080060d1 	.word	0x080060d1
 8006114:	08006261 	.word	0x08006261
 8006118:	08006185 	.word	0x08006185
 800611c:	08006243 	.word	0x08006243
 8006120:	080060d1 	.word	0x080060d1
 8006124:	080060d1 	.word	0x080060d1
 8006128:	08006283 	.word	0x08006283
 800612c:	080060d1 	.word	0x080060d1
 8006130:	08006185 	.word	0x08006185
 8006134:	080060d1 	.word	0x080060d1
 8006138:	080060d1 	.word	0x080060d1
 800613c:	0800624b 	.word	0x0800624b
 8006140:	680b      	ldr	r3, [r1, #0]
 8006142:	1d1a      	adds	r2, r3, #4
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	600a      	str	r2, [r1, #0]
 8006148:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800614c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006150:	2301      	movs	r3, #1
 8006152:	e0a3      	b.n	800629c <_printf_i+0x1f4>
 8006154:	6825      	ldr	r5, [r4, #0]
 8006156:	6808      	ldr	r0, [r1, #0]
 8006158:	062e      	lsls	r6, r5, #24
 800615a:	f100 0304 	add.w	r3, r0, #4
 800615e:	d50a      	bpl.n	8006176 <_printf_i+0xce>
 8006160:	6805      	ldr	r5, [r0, #0]
 8006162:	600b      	str	r3, [r1, #0]
 8006164:	2d00      	cmp	r5, #0
 8006166:	da03      	bge.n	8006170 <_printf_i+0xc8>
 8006168:	232d      	movs	r3, #45	; 0x2d
 800616a:	426d      	negs	r5, r5
 800616c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006170:	485e      	ldr	r0, [pc, #376]	; (80062ec <_printf_i+0x244>)
 8006172:	230a      	movs	r3, #10
 8006174:	e019      	b.n	80061aa <_printf_i+0x102>
 8006176:	f015 0f40 	tst.w	r5, #64	; 0x40
 800617a:	6805      	ldr	r5, [r0, #0]
 800617c:	600b      	str	r3, [r1, #0]
 800617e:	bf18      	it	ne
 8006180:	b22d      	sxthne	r5, r5
 8006182:	e7ef      	b.n	8006164 <_printf_i+0xbc>
 8006184:	680b      	ldr	r3, [r1, #0]
 8006186:	6825      	ldr	r5, [r4, #0]
 8006188:	1d18      	adds	r0, r3, #4
 800618a:	6008      	str	r0, [r1, #0]
 800618c:	0628      	lsls	r0, r5, #24
 800618e:	d501      	bpl.n	8006194 <_printf_i+0xec>
 8006190:	681d      	ldr	r5, [r3, #0]
 8006192:	e002      	b.n	800619a <_printf_i+0xf2>
 8006194:	0669      	lsls	r1, r5, #25
 8006196:	d5fb      	bpl.n	8006190 <_printf_i+0xe8>
 8006198:	881d      	ldrh	r5, [r3, #0]
 800619a:	4854      	ldr	r0, [pc, #336]	; (80062ec <_printf_i+0x244>)
 800619c:	2f6f      	cmp	r7, #111	; 0x6f
 800619e:	bf0c      	ite	eq
 80061a0:	2308      	moveq	r3, #8
 80061a2:	230a      	movne	r3, #10
 80061a4:	2100      	movs	r1, #0
 80061a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061aa:	6866      	ldr	r6, [r4, #4]
 80061ac:	60a6      	str	r6, [r4, #8]
 80061ae:	2e00      	cmp	r6, #0
 80061b0:	bfa2      	ittt	ge
 80061b2:	6821      	ldrge	r1, [r4, #0]
 80061b4:	f021 0104 	bicge.w	r1, r1, #4
 80061b8:	6021      	strge	r1, [r4, #0]
 80061ba:	b90d      	cbnz	r5, 80061c0 <_printf_i+0x118>
 80061bc:	2e00      	cmp	r6, #0
 80061be:	d04d      	beq.n	800625c <_printf_i+0x1b4>
 80061c0:	4616      	mov	r6, r2
 80061c2:	fbb5 f1f3 	udiv	r1, r5, r3
 80061c6:	fb03 5711 	mls	r7, r3, r1, r5
 80061ca:	5dc7      	ldrb	r7, [r0, r7]
 80061cc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061d0:	462f      	mov	r7, r5
 80061d2:	42bb      	cmp	r3, r7
 80061d4:	460d      	mov	r5, r1
 80061d6:	d9f4      	bls.n	80061c2 <_printf_i+0x11a>
 80061d8:	2b08      	cmp	r3, #8
 80061da:	d10b      	bne.n	80061f4 <_printf_i+0x14c>
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	07df      	lsls	r7, r3, #31
 80061e0:	d508      	bpl.n	80061f4 <_printf_i+0x14c>
 80061e2:	6923      	ldr	r3, [r4, #16]
 80061e4:	6861      	ldr	r1, [r4, #4]
 80061e6:	4299      	cmp	r1, r3
 80061e8:	bfde      	ittt	le
 80061ea:	2330      	movle	r3, #48	; 0x30
 80061ec:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061f0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061f4:	1b92      	subs	r2, r2, r6
 80061f6:	6122      	str	r2, [r4, #16]
 80061f8:	f8cd a000 	str.w	sl, [sp]
 80061fc:	464b      	mov	r3, r9
 80061fe:	aa03      	add	r2, sp, #12
 8006200:	4621      	mov	r1, r4
 8006202:	4640      	mov	r0, r8
 8006204:	f7ff fee2 	bl	8005fcc <_printf_common>
 8006208:	3001      	adds	r0, #1
 800620a:	d14c      	bne.n	80062a6 <_printf_i+0x1fe>
 800620c:	f04f 30ff 	mov.w	r0, #4294967295
 8006210:	b004      	add	sp, #16
 8006212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006216:	4835      	ldr	r0, [pc, #212]	; (80062ec <_printf_i+0x244>)
 8006218:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800621c:	6823      	ldr	r3, [r4, #0]
 800621e:	680e      	ldr	r6, [r1, #0]
 8006220:	061f      	lsls	r7, r3, #24
 8006222:	f856 5b04 	ldr.w	r5, [r6], #4
 8006226:	600e      	str	r6, [r1, #0]
 8006228:	d514      	bpl.n	8006254 <_printf_i+0x1ac>
 800622a:	07d9      	lsls	r1, r3, #31
 800622c:	bf44      	itt	mi
 800622e:	f043 0320 	orrmi.w	r3, r3, #32
 8006232:	6023      	strmi	r3, [r4, #0]
 8006234:	b91d      	cbnz	r5, 800623e <_printf_i+0x196>
 8006236:	6823      	ldr	r3, [r4, #0]
 8006238:	f023 0320 	bic.w	r3, r3, #32
 800623c:	6023      	str	r3, [r4, #0]
 800623e:	2310      	movs	r3, #16
 8006240:	e7b0      	b.n	80061a4 <_printf_i+0xfc>
 8006242:	6823      	ldr	r3, [r4, #0]
 8006244:	f043 0320 	orr.w	r3, r3, #32
 8006248:	6023      	str	r3, [r4, #0]
 800624a:	2378      	movs	r3, #120	; 0x78
 800624c:	4828      	ldr	r0, [pc, #160]	; (80062f0 <_printf_i+0x248>)
 800624e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006252:	e7e3      	b.n	800621c <_printf_i+0x174>
 8006254:	065e      	lsls	r6, r3, #25
 8006256:	bf48      	it	mi
 8006258:	b2ad      	uxthmi	r5, r5
 800625a:	e7e6      	b.n	800622a <_printf_i+0x182>
 800625c:	4616      	mov	r6, r2
 800625e:	e7bb      	b.n	80061d8 <_printf_i+0x130>
 8006260:	680b      	ldr	r3, [r1, #0]
 8006262:	6826      	ldr	r6, [r4, #0]
 8006264:	6960      	ldr	r0, [r4, #20]
 8006266:	1d1d      	adds	r5, r3, #4
 8006268:	600d      	str	r5, [r1, #0]
 800626a:	0635      	lsls	r5, r6, #24
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	d501      	bpl.n	8006274 <_printf_i+0x1cc>
 8006270:	6018      	str	r0, [r3, #0]
 8006272:	e002      	b.n	800627a <_printf_i+0x1d2>
 8006274:	0671      	lsls	r1, r6, #25
 8006276:	d5fb      	bpl.n	8006270 <_printf_i+0x1c8>
 8006278:	8018      	strh	r0, [r3, #0]
 800627a:	2300      	movs	r3, #0
 800627c:	6123      	str	r3, [r4, #16]
 800627e:	4616      	mov	r6, r2
 8006280:	e7ba      	b.n	80061f8 <_printf_i+0x150>
 8006282:	680b      	ldr	r3, [r1, #0]
 8006284:	1d1a      	adds	r2, r3, #4
 8006286:	600a      	str	r2, [r1, #0]
 8006288:	681e      	ldr	r6, [r3, #0]
 800628a:	6862      	ldr	r2, [r4, #4]
 800628c:	2100      	movs	r1, #0
 800628e:	4630      	mov	r0, r6
 8006290:	f7f9 ff9e 	bl	80001d0 <memchr>
 8006294:	b108      	cbz	r0, 800629a <_printf_i+0x1f2>
 8006296:	1b80      	subs	r0, r0, r6
 8006298:	6060      	str	r0, [r4, #4]
 800629a:	6863      	ldr	r3, [r4, #4]
 800629c:	6123      	str	r3, [r4, #16]
 800629e:	2300      	movs	r3, #0
 80062a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062a4:	e7a8      	b.n	80061f8 <_printf_i+0x150>
 80062a6:	6923      	ldr	r3, [r4, #16]
 80062a8:	4632      	mov	r2, r6
 80062aa:	4649      	mov	r1, r9
 80062ac:	4640      	mov	r0, r8
 80062ae:	47d0      	blx	sl
 80062b0:	3001      	adds	r0, #1
 80062b2:	d0ab      	beq.n	800620c <_printf_i+0x164>
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	079b      	lsls	r3, r3, #30
 80062b8:	d413      	bmi.n	80062e2 <_printf_i+0x23a>
 80062ba:	68e0      	ldr	r0, [r4, #12]
 80062bc:	9b03      	ldr	r3, [sp, #12]
 80062be:	4298      	cmp	r0, r3
 80062c0:	bfb8      	it	lt
 80062c2:	4618      	movlt	r0, r3
 80062c4:	e7a4      	b.n	8006210 <_printf_i+0x168>
 80062c6:	2301      	movs	r3, #1
 80062c8:	4632      	mov	r2, r6
 80062ca:	4649      	mov	r1, r9
 80062cc:	4640      	mov	r0, r8
 80062ce:	47d0      	blx	sl
 80062d0:	3001      	adds	r0, #1
 80062d2:	d09b      	beq.n	800620c <_printf_i+0x164>
 80062d4:	3501      	adds	r5, #1
 80062d6:	68e3      	ldr	r3, [r4, #12]
 80062d8:	9903      	ldr	r1, [sp, #12]
 80062da:	1a5b      	subs	r3, r3, r1
 80062dc:	42ab      	cmp	r3, r5
 80062de:	dcf2      	bgt.n	80062c6 <_printf_i+0x21e>
 80062e0:	e7eb      	b.n	80062ba <_printf_i+0x212>
 80062e2:	2500      	movs	r5, #0
 80062e4:	f104 0619 	add.w	r6, r4, #25
 80062e8:	e7f5      	b.n	80062d6 <_printf_i+0x22e>
 80062ea:	bf00      	nop
 80062ec:	080065b9 	.word	0x080065b9
 80062f0:	080065ca 	.word	0x080065ca

080062f4 <memcpy>:
 80062f4:	440a      	add	r2, r1
 80062f6:	4291      	cmp	r1, r2
 80062f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80062fc:	d100      	bne.n	8006300 <memcpy+0xc>
 80062fe:	4770      	bx	lr
 8006300:	b510      	push	{r4, lr}
 8006302:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006306:	f803 4f01 	strb.w	r4, [r3, #1]!
 800630a:	4291      	cmp	r1, r2
 800630c:	d1f9      	bne.n	8006302 <memcpy+0xe>
 800630e:	bd10      	pop	{r4, pc}

08006310 <memmove>:
 8006310:	4288      	cmp	r0, r1
 8006312:	b510      	push	{r4, lr}
 8006314:	eb01 0402 	add.w	r4, r1, r2
 8006318:	d902      	bls.n	8006320 <memmove+0x10>
 800631a:	4284      	cmp	r4, r0
 800631c:	4623      	mov	r3, r4
 800631e:	d807      	bhi.n	8006330 <memmove+0x20>
 8006320:	1e43      	subs	r3, r0, #1
 8006322:	42a1      	cmp	r1, r4
 8006324:	d008      	beq.n	8006338 <memmove+0x28>
 8006326:	f811 2b01 	ldrb.w	r2, [r1], #1
 800632a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800632e:	e7f8      	b.n	8006322 <memmove+0x12>
 8006330:	4402      	add	r2, r0
 8006332:	4601      	mov	r1, r0
 8006334:	428a      	cmp	r2, r1
 8006336:	d100      	bne.n	800633a <memmove+0x2a>
 8006338:	bd10      	pop	{r4, pc}
 800633a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800633e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006342:	e7f7      	b.n	8006334 <memmove+0x24>

08006344 <_free_r>:
 8006344:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006346:	2900      	cmp	r1, #0
 8006348:	d048      	beq.n	80063dc <_free_r+0x98>
 800634a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800634e:	9001      	str	r0, [sp, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	f1a1 0404 	sub.w	r4, r1, #4
 8006356:	bfb8      	it	lt
 8006358:	18e4      	addlt	r4, r4, r3
 800635a:	f000 f8d3 	bl	8006504 <__malloc_lock>
 800635e:	4a20      	ldr	r2, [pc, #128]	; (80063e0 <_free_r+0x9c>)
 8006360:	9801      	ldr	r0, [sp, #4]
 8006362:	6813      	ldr	r3, [r2, #0]
 8006364:	4615      	mov	r5, r2
 8006366:	b933      	cbnz	r3, 8006376 <_free_r+0x32>
 8006368:	6063      	str	r3, [r4, #4]
 800636a:	6014      	str	r4, [r2, #0]
 800636c:	b003      	add	sp, #12
 800636e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006372:	f000 b8cd 	b.w	8006510 <__malloc_unlock>
 8006376:	42a3      	cmp	r3, r4
 8006378:	d90b      	bls.n	8006392 <_free_r+0x4e>
 800637a:	6821      	ldr	r1, [r4, #0]
 800637c:	1862      	adds	r2, r4, r1
 800637e:	4293      	cmp	r3, r2
 8006380:	bf04      	itt	eq
 8006382:	681a      	ldreq	r2, [r3, #0]
 8006384:	685b      	ldreq	r3, [r3, #4]
 8006386:	6063      	str	r3, [r4, #4]
 8006388:	bf04      	itt	eq
 800638a:	1852      	addeq	r2, r2, r1
 800638c:	6022      	streq	r2, [r4, #0]
 800638e:	602c      	str	r4, [r5, #0]
 8006390:	e7ec      	b.n	800636c <_free_r+0x28>
 8006392:	461a      	mov	r2, r3
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	b10b      	cbz	r3, 800639c <_free_r+0x58>
 8006398:	42a3      	cmp	r3, r4
 800639a:	d9fa      	bls.n	8006392 <_free_r+0x4e>
 800639c:	6811      	ldr	r1, [r2, #0]
 800639e:	1855      	adds	r5, r2, r1
 80063a0:	42a5      	cmp	r5, r4
 80063a2:	d10b      	bne.n	80063bc <_free_r+0x78>
 80063a4:	6824      	ldr	r4, [r4, #0]
 80063a6:	4421      	add	r1, r4
 80063a8:	1854      	adds	r4, r2, r1
 80063aa:	42a3      	cmp	r3, r4
 80063ac:	6011      	str	r1, [r2, #0]
 80063ae:	d1dd      	bne.n	800636c <_free_r+0x28>
 80063b0:	681c      	ldr	r4, [r3, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	6053      	str	r3, [r2, #4]
 80063b6:	4421      	add	r1, r4
 80063b8:	6011      	str	r1, [r2, #0]
 80063ba:	e7d7      	b.n	800636c <_free_r+0x28>
 80063bc:	d902      	bls.n	80063c4 <_free_r+0x80>
 80063be:	230c      	movs	r3, #12
 80063c0:	6003      	str	r3, [r0, #0]
 80063c2:	e7d3      	b.n	800636c <_free_r+0x28>
 80063c4:	6825      	ldr	r5, [r4, #0]
 80063c6:	1961      	adds	r1, r4, r5
 80063c8:	428b      	cmp	r3, r1
 80063ca:	bf04      	itt	eq
 80063cc:	6819      	ldreq	r1, [r3, #0]
 80063ce:	685b      	ldreq	r3, [r3, #4]
 80063d0:	6063      	str	r3, [r4, #4]
 80063d2:	bf04      	itt	eq
 80063d4:	1949      	addeq	r1, r1, r5
 80063d6:	6021      	streq	r1, [r4, #0]
 80063d8:	6054      	str	r4, [r2, #4]
 80063da:	e7c7      	b.n	800636c <_free_r+0x28>
 80063dc:	b003      	add	sp, #12
 80063de:	bd30      	pop	{r4, r5, pc}
 80063e0:	20000090 	.word	0x20000090

080063e4 <_malloc_r>:
 80063e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063e6:	1ccd      	adds	r5, r1, #3
 80063e8:	f025 0503 	bic.w	r5, r5, #3
 80063ec:	3508      	adds	r5, #8
 80063ee:	2d0c      	cmp	r5, #12
 80063f0:	bf38      	it	cc
 80063f2:	250c      	movcc	r5, #12
 80063f4:	2d00      	cmp	r5, #0
 80063f6:	4606      	mov	r6, r0
 80063f8:	db01      	blt.n	80063fe <_malloc_r+0x1a>
 80063fa:	42a9      	cmp	r1, r5
 80063fc:	d903      	bls.n	8006406 <_malloc_r+0x22>
 80063fe:	230c      	movs	r3, #12
 8006400:	6033      	str	r3, [r6, #0]
 8006402:	2000      	movs	r0, #0
 8006404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006406:	f000 f87d 	bl	8006504 <__malloc_lock>
 800640a:	4921      	ldr	r1, [pc, #132]	; (8006490 <_malloc_r+0xac>)
 800640c:	680a      	ldr	r2, [r1, #0]
 800640e:	4614      	mov	r4, r2
 8006410:	b99c      	cbnz	r4, 800643a <_malloc_r+0x56>
 8006412:	4f20      	ldr	r7, [pc, #128]	; (8006494 <_malloc_r+0xb0>)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	b923      	cbnz	r3, 8006422 <_malloc_r+0x3e>
 8006418:	4621      	mov	r1, r4
 800641a:	4630      	mov	r0, r6
 800641c:	f000 f862 	bl	80064e4 <_sbrk_r>
 8006420:	6038      	str	r0, [r7, #0]
 8006422:	4629      	mov	r1, r5
 8006424:	4630      	mov	r0, r6
 8006426:	f000 f85d 	bl	80064e4 <_sbrk_r>
 800642a:	1c43      	adds	r3, r0, #1
 800642c:	d123      	bne.n	8006476 <_malloc_r+0x92>
 800642e:	230c      	movs	r3, #12
 8006430:	6033      	str	r3, [r6, #0]
 8006432:	4630      	mov	r0, r6
 8006434:	f000 f86c 	bl	8006510 <__malloc_unlock>
 8006438:	e7e3      	b.n	8006402 <_malloc_r+0x1e>
 800643a:	6823      	ldr	r3, [r4, #0]
 800643c:	1b5b      	subs	r3, r3, r5
 800643e:	d417      	bmi.n	8006470 <_malloc_r+0x8c>
 8006440:	2b0b      	cmp	r3, #11
 8006442:	d903      	bls.n	800644c <_malloc_r+0x68>
 8006444:	6023      	str	r3, [r4, #0]
 8006446:	441c      	add	r4, r3
 8006448:	6025      	str	r5, [r4, #0]
 800644a:	e004      	b.n	8006456 <_malloc_r+0x72>
 800644c:	6863      	ldr	r3, [r4, #4]
 800644e:	42a2      	cmp	r2, r4
 8006450:	bf0c      	ite	eq
 8006452:	600b      	streq	r3, [r1, #0]
 8006454:	6053      	strne	r3, [r2, #4]
 8006456:	4630      	mov	r0, r6
 8006458:	f000 f85a 	bl	8006510 <__malloc_unlock>
 800645c:	f104 000b 	add.w	r0, r4, #11
 8006460:	1d23      	adds	r3, r4, #4
 8006462:	f020 0007 	bic.w	r0, r0, #7
 8006466:	1ac2      	subs	r2, r0, r3
 8006468:	d0cc      	beq.n	8006404 <_malloc_r+0x20>
 800646a:	1a1b      	subs	r3, r3, r0
 800646c:	50a3      	str	r3, [r4, r2]
 800646e:	e7c9      	b.n	8006404 <_malloc_r+0x20>
 8006470:	4622      	mov	r2, r4
 8006472:	6864      	ldr	r4, [r4, #4]
 8006474:	e7cc      	b.n	8006410 <_malloc_r+0x2c>
 8006476:	1cc4      	adds	r4, r0, #3
 8006478:	f024 0403 	bic.w	r4, r4, #3
 800647c:	42a0      	cmp	r0, r4
 800647e:	d0e3      	beq.n	8006448 <_malloc_r+0x64>
 8006480:	1a21      	subs	r1, r4, r0
 8006482:	4630      	mov	r0, r6
 8006484:	f000 f82e 	bl	80064e4 <_sbrk_r>
 8006488:	3001      	adds	r0, #1
 800648a:	d1dd      	bne.n	8006448 <_malloc_r+0x64>
 800648c:	e7cf      	b.n	800642e <_malloc_r+0x4a>
 800648e:	bf00      	nop
 8006490:	20000090 	.word	0x20000090
 8006494:	20000094 	.word	0x20000094

08006498 <_realloc_r>:
 8006498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800649a:	4607      	mov	r7, r0
 800649c:	4614      	mov	r4, r2
 800649e:	460e      	mov	r6, r1
 80064a0:	b921      	cbnz	r1, 80064ac <_realloc_r+0x14>
 80064a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80064a6:	4611      	mov	r1, r2
 80064a8:	f7ff bf9c 	b.w	80063e4 <_malloc_r>
 80064ac:	b922      	cbnz	r2, 80064b8 <_realloc_r+0x20>
 80064ae:	f7ff ff49 	bl	8006344 <_free_r>
 80064b2:	4625      	mov	r5, r4
 80064b4:	4628      	mov	r0, r5
 80064b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064b8:	f000 f830 	bl	800651c <_malloc_usable_size_r>
 80064bc:	42a0      	cmp	r0, r4
 80064be:	d20f      	bcs.n	80064e0 <_realloc_r+0x48>
 80064c0:	4621      	mov	r1, r4
 80064c2:	4638      	mov	r0, r7
 80064c4:	f7ff ff8e 	bl	80063e4 <_malloc_r>
 80064c8:	4605      	mov	r5, r0
 80064ca:	2800      	cmp	r0, #0
 80064cc:	d0f2      	beq.n	80064b4 <_realloc_r+0x1c>
 80064ce:	4631      	mov	r1, r6
 80064d0:	4622      	mov	r2, r4
 80064d2:	f7ff ff0f 	bl	80062f4 <memcpy>
 80064d6:	4631      	mov	r1, r6
 80064d8:	4638      	mov	r0, r7
 80064da:	f7ff ff33 	bl	8006344 <_free_r>
 80064de:	e7e9      	b.n	80064b4 <_realloc_r+0x1c>
 80064e0:	4635      	mov	r5, r6
 80064e2:	e7e7      	b.n	80064b4 <_realloc_r+0x1c>

080064e4 <_sbrk_r>:
 80064e4:	b538      	push	{r3, r4, r5, lr}
 80064e6:	4d06      	ldr	r5, [pc, #24]	; (8006500 <_sbrk_r+0x1c>)
 80064e8:	2300      	movs	r3, #0
 80064ea:	4604      	mov	r4, r0
 80064ec:	4608      	mov	r0, r1
 80064ee:	602b      	str	r3, [r5, #0]
 80064f0:	f7fa fe4e 	bl	8001190 <_sbrk>
 80064f4:	1c43      	adds	r3, r0, #1
 80064f6:	d102      	bne.n	80064fe <_sbrk_r+0x1a>
 80064f8:	682b      	ldr	r3, [r5, #0]
 80064fa:	b103      	cbz	r3, 80064fe <_sbrk_r+0x1a>
 80064fc:	6023      	str	r3, [r4, #0]
 80064fe:	bd38      	pop	{r3, r4, r5, pc}
 8006500:	20000258 	.word	0x20000258

08006504 <__malloc_lock>:
 8006504:	4801      	ldr	r0, [pc, #4]	; (800650c <__malloc_lock+0x8>)
 8006506:	f000 b811 	b.w	800652c <__retarget_lock_acquire_recursive>
 800650a:	bf00      	nop
 800650c:	20000260 	.word	0x20000260

08006510 <__malloc_unlock>:
 8006510:	4801      	ldr	r0, [pc, #4]	; (8006518 <__malloc_unlock+0x8>)
 8006512:	f000 b80c 	b.w	800652e <__retarget_lock_release_recursive>
 8006516:	bf00      	nop
 8006518:	20000260 	.word	0x20000260

0800651c <_malloc_usable_size_r>:
 800651c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006520:	1f18      	subs	r0, r3, #4
 8006522:	2b00      	cmp	r3, #0
 8006524:	bfbc      	itt	lt
 8006526:	580b      	ldrlt	r3, [r1, r0]
 8006528:	18c0      	addlt	r0, r0, r3
 800652a:	4770      	bx	lr

0800652c <__retarget_lock_acquire_recursive>:
 800652c:	4770      	bx	lr

0800652e <__retarget_lock_release_recursive>:
 800652e:	4770      	bx	lr

08006530 <_init>:
 8006530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006532:	bf00      	nop
 8006534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006536:	bc08      	pop	{r3}
 8006538:	469e      	mov	lr, r3
 800653a:	4770      	bx	lr

0800653c <_fini>:
 800653c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653e:	bf00      	nop
 8006540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006542:	bc08      	pop	{r3}
 8006544:	469e      	mov	lr, r3
 8006546:	4770      	bx	lr
