/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     oduksc block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is pm55_60_23_map.xml
 *     block_uri "file:../docs/rda/lw55_60_123_reg.xml"
 *     block_part_number "LW55_60_123"
 *     block_mnemonic "ODUKSC_CORE"
 * 
 *****************************************************************************/
#ifndef _ODUKSC_REGS_H
#define _ODUKSC_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_ODUKSC_CORE_REG_CFG                                    0x00000000
#define PMC_ODUKSC_CORE_REG_RAM_PAGE_CTRL                          0x00000004
#define PMC_ODUKSC_CORE_REG_RAM_PAGE_STATUS                        0x00000008
#define PMC_ODUKSC_CORE_REG_ERR_INT_EN                             0x00000010
#define PMC_ODUKSC_CORE_REG_ERR_INTS                               0x00000014
#define PMC_ODUKSC_CORE_REG_ERR_CHAN                               0x00000018
#define PMC_ODUKSC_CORE_REG_RI_PGEN_EN_TM( N )                     (0x00000040 + (N) * 4)
#define PMC_ODUKSC_CORE_REG_RI_PGEN_TN( N )                        (0x00000060 + (N) * 4)
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_EN( N )                   (0x00000080 + (N) * 0x4)
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INT_EN( N )                  (0x00000090 + (N) * 0x4)
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INTS( N )                     (0x000000a0 + (N) * 4)
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INTS( N )                    (0x000000b0 + (N) * 4)
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_STAT( N )                 (0x000000c0 + (N) * 4)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS( N ) (0x00001000 + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS( N ) (0x00001004 + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS( N ) (0x00001008 + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS( N ) (0x0000100c + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS( N ) (0x00001010 + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CHAN_CTRL( N )                         (0x00001014 + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS( N ) (0x00002000 + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS( N ) (0x00002004 + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS( N ) (0x00002008 + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS( N ) (0x0000200c + (N) * 0x20)
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS( N ) (0x00002010 + (N) * 0x20)

/*----------------------------.
 | Register 0x00000000 CFG    |
 +----------------------------+
 | bit  31  R/W  SOFT_RESET   |
 | bit  23  R/W  PG_OVERRIDE  |
 | bit  3:0 R/W  USERBITS_DEL |
 +---------------------------*/
#define PMC_ODUKSC_CORE_REG_CFG_UNUSED_MASK      0x7e7efff0
#define ODUKSC_CORE_REG_CFG_BIT_SOFT_RESET_MSK   0x80000000
#define ODUKSC_CORE_REG_CFG_BIT_SOFT_RESET_OFF   31
#define ODUKSC_CORE_REG_CFG_BIT_PG_OVERRIDE_MSK  0x00800000
#define ODUKSC_CORE_REG_CFG_BIT_PG_OVERRIDE_OFF  23
#define ODUKSC_CORE_REG_CFG_BIT_USERBITS_DEL_MSK 0x0000000f
#define ODUKSC_CORE_REG_CFG_BIT_USERBITS_DEL_OFF 0

/*-----------------------------------.
 | Register 0x00000004 RAM_PAGE_CTRL |
 +-----------------------------------+
 | bit  0   R/W  PAGE_SWAP_REQ       |
 | bit  9:8 R/W  PAGE_SWAP_TYPE      |
 +----------------------------------*/
#define PMC_ODUKSC_CORE_REG_RAM_PAGE_CTRL_UNUSED_MASK        0xfffffcfe
#define ODUKSC_CORE_REG_RAM_PAGE_CTRL_BIT_PAGE_SWAP_REQ_MSK  0x00000001
#define ODUKSC_CORE_REG_RAM_PAGE_CTRL_BIT_PAGE_SWAP_REQ_OFF  0
#define ODUKSC_CORE_REG_RAM_PAGE_CTRL_BIT_PAGE_SWAP_TYPE_MSK 0x00000300
#define ODUKSC_CORE_REG_RAM_PAGE_CTRL_BIT_PAGE_SWAP_TYPE_OFF 8

/*-------------------------------------.
 | Register 0x00000008 RAM_PAGE_STATUS |
 +-------------------------------------+
 | bit  0  R  CGEN_ACTIVE_PAGE         |
 | bit  31 R  RAM_PAGE_SEL_V           |
 +------------------------------------*/
#define PMC_ODUKSC_CORE_REG_RAM_PAGE_STATUS_UNUSED_MASK          0x7ffffffe
#define ODUKSC_CORE_REG_RAM_PAGE_STATUS_BIT_CGEN_ACTIVE_PAGE_MSK 0x00000001
#define ODUKSC_CORE_REG_RAM_PAGE_STATUS_BIT_CGEN_ACTIVE_PAGE_OFF 0
#define ODUKSC_CORE_REG_RAM_PAGE_STATUS_BIT_RAM_PAGE_SEL_V_MSK   0x80000000
#define ODUKSC_CORE_REG_RAM_PAGE_STATUS_BIT_RAM_PAGE_SEL_V_OFF   31

/*--------------------------------.
 | Register 0x00000010 ERR_INT_EN |
 +--------------------------------+
 | bit  1 R/W  ACC_UNDF_E         |
 | bit  0 R/W  ACC_OVF_E          |
 +-------------------------------*/
#define PMC_ODUKSC_CORE_REG_ERR_INT_EN_UNUSED_MASK    0xfffffffc
#define ODUKSC_CORE_REG_ERR_INT_EN_BIT_ACC_UNDF_E_MSK 0x00000002
#define ODUKSC_CORE_REG_ERR_INT_EN_BIT_ACC_UNDF_E_OFF 1
#define ODUKSC_CORE_REG_ERR_INT_EN_BIT_ACC_OVF_E_MSK  0x00000001
#define ODUKSC_CORE_REG_ERR_INT_EN_BIT_ACC_OVF_E_OFF  0

/*------------------------------.
 | Register 0x00000014 ERR_INTS |
 +------------------------------+
 | bit  1 R/W  ACC_UNDF_I       |
 | bit  0 R/W  ACC_OVF_I        |
 +-----------------------------*/
#define PMC_ODUKSC_CORE_REG_ERR_INTS_UNUSED_MASK    0xfffffffc
#define ODUKSC_CORE_REG_ERR_INTS_BIT_ACC_UNDF_I_MSK 0x00000002
#define ODUKSC_CORE_REG_ERR_INTS_BIT_ACC_UNDF_I_OFF 1
#define ODUKSC_CORE_REG_ERR_INTS_BIT_ACC_OVF_I_MSK  0x00000001
#define ODUKSC_CORE_REG_ERR_INTS_BIT_ACC_OVF_I_OFF  0

/*------------------------------.
 | Register 0x00000018 ERR_CHAN |
 +------------------------------+
 | bit  14:8 R  ACC_UNDF_CHAN   |
 | bit  6:0  R  ACC_OVF_CHAN    |
 +-----------------------------*/
#define PMC_ODUKSC_CORE_REG_ERR_CHAN_UNUSED_MASK       0xffff8080
#define ODUKSC_CORE_REG_ERR_CHAN_BIT_ACC_UNDF_CHAN_MSK 0x00007f00
#define ODUKSC_CORE_REG_ERR_CHAN_BIT_ACC_UNDF_CHAN_OFF 8
#define ODUKSC_CORE_REG_ERR_CHAN_BIT_ACC_OVF_CHAN_MSK  0x0000007f
#define ODUKSC_CORE_REG_ERR_CHAN_BIT_ACC_OVF_CHAN_OFF  0

/* index definitions for PMC_ODUKSC_CORE_REG_RI_PGEN_EN_TM */
#define PMC_ODUKSC_CORE_REG_RI_PGEN_EN_TM_INDEX_N_MIN    0
#define PMC_ODUKSC_CORE_REG_RI_PGEN_EN_TM_INDEX_N_MAX    5
#define PMC_ODUKSC_CORE_REG_RI_PGEN_EN_TM_INDEX_N_SIZE   6
#define PMC_ODUKSC_CORE_REG_RI_PGEN_EN_TM_INDEX_N_OFFSET 4

/*-----------------------------------------------.
 | Register (0x00000040 + (N) * 4) RI_PGEN_EN_TM |
 +-----------------------------------------------+
 | bit  31   R/W  RI_EN                          |
 | bit  29:0 R/W  TM                             |
 +----------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_RI_PGEN_EN_TM_UNUSED_MASK    0x40000000
#define ODUKSC_CORE_REG_RI_PGEN_EN_TM_BIT_RI_EN_MSK      0x80000000
#define ODUKSC_CORE_REG_RI_PGEN_EN_TM_BIT_RI_EN_OFF      31
#define ODUKSC_CORE_REG_RI_PGEN_EN_TM_BIT_TM_MSK         0x3fffffff
#define ODUKSC_CORE_REG_RI_PGEN_EN_TM_BIT_TM_OFF         0

/* index definitions for PMC_ODUKSC_CORE_REG_RI_PGEN_TN */
#define PMC_ODUKSC_CORE_REG_RI_PGEN_TN_INDEX_N_MIN    0
#define PMC_ODUKSC_CORE_REG_RI_PGEN_TN_INDEX_N_MAX    5
#define PMC_ODUKSC_CORE_REG_RI_PGEN_TN_INDEX_N_SIZE   6
#define PMC_ODUKSC_CORE_REG_RI_PGEN_TN_INDEX_N_OFFSET 4

/*--------------------------------------------.
 | Register (0x00000060 + (N) * 4) RI_PGEN_TN |
 +--------------------------------------------+
 | bit  30:0 R/W  TN                          |
 +-------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_RI_PGEN_TN_UNUSED_MASK    0x80000000
#define ODUKSC_CORE_REG_RI_PGEN_TN_BIT_TN_MSK         0x7fffffff
#define ODUKSC_CORE_REG_RI_PGEN_TN_BIT_TN_OFF         0

/* index definitions for PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_EN */
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_EN_INDEX_N_MIN    0
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_EN_INDEX_N_MAX    3
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_EN_INDEX_N_SIZE   4
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_EN_INDEX_N_OFFSET 0x4

/*---------------------------------------------------.
 | Register (0x00000080 + (N) * 0x4) SRC_ZONE_INT_EN |
 +---------------------------------------------------+
 | bit  31:0 R/W  SRC_ZONE_E                         |
 +--------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_EN_UNUSED_MASK    0x00000000
#define ODUKSC_CORE_REG_SRC_ZONE_INT_EN_BIT_SRC_ZONE_E_MSK 0xffffffff
#define ODUKSC_CORE_REG_SRC_ZONE_INT_EN_BIT_SRC_ZONE_E_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_RAMP_DONE_INT_EN */
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INT_EN_INDEX_N_MIN     0
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INT_EN_INDEX_N_MAX     3
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INT_EN_INDEX_N_SIZE    4
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INT_EN_INDEX_N_OFFSET  0x4

/*----------------------------------------------------.
 | Register (0x00000090 + (N) * 0x4) RAMP_DONE_INT_EN |
 +----------------------------------------------------+
 | bit  31:0 R/W  RAMP_DONE_E                         |
 +---------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INT_EN_UNUSED_MASK     0x00000000
#define ODUKSC_CORE_REG_RAMP_DONE_INT_EN_BIT_RAMP_DONE_E_MSK 0xffffffff
#define ODUKSC_CORE_REG_RAMP_DONE_INT_EN_BIT_RAMP_DONE_E_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_SRC_ZONE_INTS */
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INTS_INDEX_N_MIN    0
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INTS_INDEX_N_MAX    3
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INTS_INDEX_N_SIZE   4
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INTS_INDEX_N_OFFSET 4

/*-----------------------------------------------.
 | Register (0x000000a0 + (N) * 4) SRC_ZONE_INTS |
 +-----------------------------------------------+
 | bit  31:0 R/W  SRC_ZONE_I                     |
 +----------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INTS_UNUSED_MASK    0x00000000
#define ODUKSC_CORE_REG_SRC_ZONE_INTS_BIT_SRC_ZONE_I_MSK 0xffffffff
#define ODUKSC_CORE_REG_SRC_ZONE_INTS_BIT_SRC_ZONE_I_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_RAMP_DONE_INTS */
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INTS_INDEX_N_MIN     0
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INTS_INDEX_N_MAX     3
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INTS_INDEX_N_SIZE    4
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INTS_INDEX_N_OFFSET  4

/*------------------------------------------------.
 | Register (0x000000b0 + (N) * 4) RAMP_DONE_INTS |
 +------------------------------------------------+
 | bit  31:0 R/W  RAMP_DONE_I                     |
 +-----------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_RAMP_DONE_INTS_UNUSED_MASK     0x00000000
#define ODUKSC_CORE_REG_RAMP_DONE_INTS_BIT_RAMP_DONE_I_MSK 0xffffffff
#define ODUKSC_CORE_REG_RAMP_DONE_INTS_BIT_RAMP_DONE_I_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_STAT */
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_STAT_INDEX_N_MIN    0
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_STAT_INDEX_N_MAX    3
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_STAT_INDEX_N_SIZE   4
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_STAT_INDEX_N_OFFSET 4

/*---------------------------------------------------.
 | Register (0x000000c0 + (N) * 4) SRC_ZONE_INT_STAT |
 +---------------------------------------------------+
 | bit  31:0 R  SRC_ZONE_V                           |
 +--------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_SRC_ZONE_INT_STAT_UNUSED_MASK    0x00000000
#define ODUKSC_CORE_REG_SRC_ZONE_INT_STAT_BIT_SRC_ZONE_V_MSK 0xffffffff
#define ODUKSC_CORE_REG_SRC_ZONE_INT_STAT_BIT_SRC_ZONE_V_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x00001000 + (N) * 0x20) CGEN_STATE_RAM_STBY_DWORD0_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_STBY_DWORD0                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD0_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD0_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD0_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x00001004 + (N) * 0x20) CGEN_STATE_RAM_STBY_DWORD1_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_STBY_DWORD1                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD1_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD1_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD1_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x00001008 + (N) * 0x20) CGEN_STATE_RAM_STBY_DWORD2_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_STBY_DWORD2                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD2_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD2_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD2_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x0000100c + (N) * 0x20) CGEN_STATE_RAM_STBY_DWORD3_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_STBY_DWORD3                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD3_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD3_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD3_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x00001010 + (N) * 0x20) CGEN_STATE_RAM_STBY_DWORD4_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_STBY_DWORD4                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD4_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_STBY_DWORD4_ACCESS_BIT_CGEN_STATE_RAM_STBY_DWORD4_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CHAN_CTRL */
#define PMC_ODUKSC_CORE_REG_CHAN_CTRL_INDEX_N_MIN        0
#define PMC_ODUKSC_CORE_REG_CHAN_CTRL_INDEX_N_MAX        127
#define PMC_ODUKSC_CORE_REG_CHAN_CTRL_INDEX_N_SIZE       128
#define PMC_ODUKSC_CORE_REG_CHAN_CTRL_INDEX_N_OFFSET     0x20

/*----------------------------------------------.
 | Register (0x00001014 + (N) * 0x20) CHAN_CTRL |
 +----------------------------------------------+
 | bit  5:3 R/W  RI_PGEN_SEL                    |
 | bit  2   R/W  SRC_ZONE_PB_EN                 |
 | bit  1   R/W  RAMP_GEN_EN                    |
 | bit  0   R/W  BASE_GEN_EN                    |
 +---------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CHAN_CTRL_UNUSED_MASK        0xffffffc0
#define ODUKSC_CORE_REG_CHAN_CTRL_BIT_RI_PGEN_SEL_MSK    0x00000038
#define ODUKSC_CORE_REG_CHAN_CTRL_BIT_RI_PGEN_SEL_OFF    3
#define ODUKSC_CORE_REG_CHAN_CTRL_BIT_SRC_ZONE_PB_EN_MSK 0x00000004
#define ODUKSC_CORE_REG_CHAN_CTRL_BIT_SRC_ZONE_PB_EN_OFF 2
#define ODUKSC_CORE_REG_CHAN_CTRL_BIT_RAMP_GEN_EN_MSK    0x00000002
#define ODUKSC_CORE_REG_CHAN_CTRL_BIT_RAMP_GEN_EN_OFF    1
#define ODUKSC_CORE_REG_CHAN_CTRL_BIT_BASE_GEN_EN_MSK    0x00000001
#define ODUKSC_CORE_REG_CHAN_CTRL_BIT_BASE_GEN_EN_OFF    0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x00002000 + (N) * 0x20) CGEN_STATE_RAM_ACTV_DWORD0_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_ACTV_DWORD0                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD0_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD0_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD0_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x00002004 + (N) * 0x20) CGEN_STATE_RAM_ACTV_DWORD1_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_ACTV_DWORD1                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD1_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD1_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD1_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x00002008 + (N) * 0x20) CGEN_STATE_RAM_ACTV_DWORD2_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_ACTV_DWORD2                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD2_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD2_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD2_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x0000200c + (N) * 0x20) CGEN_STATE_RAM_ACTV_DWORD3_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_ACTV_DWORD3                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD3_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD3_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD3_OFF 0

/* index definitions for PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS */
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS_INDEX_N_MIN                    0
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS_INDEX_N_MAX                    127
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS_INDEX_N_SIZE                   128
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS_INDEX_N_OFFSET                 0x20

/*----------------------------------------------------------------------.
 | Register (0x00002010 + (N) * 0x20) CGEN_STATE_RAM_ACTV_DWORD4_ACCESS |
 +----------------------------------------------------------------------+
 | bit  31:0 R/W  CGEN_STATE_RAM_ACTV_DWORD4                            |
 +---------------------------------------------------------------------*/
#define PMC_ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS_UNUSED_MASK                    0x00000000
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD4_MSK 0xffffffff
#define ODUKSC_CORE_REG_CGEN_STATE_RAM_ACTV_DWORD4_ACCESS_BIT_CGEN_STATE_RAM_ACTV_DWORD4_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _ODUKSC_REGS_H */
