Reading OpenROAD database at '/home/phuong-nguyen/Downloads/DO_AN_01_removed_testbench/DO_AN_01/CODE/runs/RUN_2024-07-11_13-13-04/39-openroad-repairantennas/1-diodeinsertion/OFB.odb'…
Reading library file at '/home/phuong-nguyen/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ahslliw018a3nmh2fi1znjfxvy4m8xzn-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   OFB
Die area:                 ( 0 0 ) ( 893785 904505 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     52079
Number of terminals:      324
Number of snets:          2
Number of nets:           40186

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 513.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1175792.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 130045.
[INFO DRT-0033] via shape region query size = 9750.
[INFO DRT-0033] met2 shape region query size = 5972.
[INFO DRT-0033] via2 shape region query size = 7800.
[INFO DRT-0033] met3 shape region query size = 6050.
[INFO DRT-0033] via3 shape region query size = 7800.
[INFO DRT-0033] met4 shape region query size = 2046.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2002 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 507 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0084]   Complete 22430 groups.
#scanned instances     = 52079
#unique  instances     = 513
#stdCellGenAp          = 14916
#stdCellValidPlanarAp  = 43
#stdCellValidViaAp     = 11416
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 126223
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:08:25, elapsed time = 00:01:04, memory = 372.29 (MB), peak = 393.48 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     267162

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 129 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 131 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 93496.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 71508.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 36734.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3398.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1041.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 131271 vertical wires in 3 frboxes and 74908 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 11856 vertical wires in 3 frboxes and 23815 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:06, memory = 827.95 (MB), peak = 851.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 827.95 (MB), peak = 851.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 981.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:24, memory = 1297.42 (MB).
    Completing 30% with 4815 violations.
    elapsed time = 00:00:39, memory = 1480.57 (MB).
    Completing 40% with 4815 violations.
    elapsed time = 00:00:53, memory = 1562.95 (MB).
    Completing 50% with 4815 violations.
    elapsed time = 00:01:13, memory = 1580.86 (MB).
    Completing 60% with 9895 violations.
    elapsed time = 00:01:23, memory = 1620.73 (MB).
    Completing 70% with 9895 violations.
    elapsed time = 00:01:42, memory = 1649.88 (MB).
    Completing 80% with 14721 violations.
    elapsed time = 00:02:03, memory = 1668.91 (MB).
    Completing 90% with 14721 violations.
    elapsed time = 00:02:20, memory = 1703.39 (MB).
    Completing 100% with 19754 violations.
    elapsed time = 00:02:45, memory = 1693.09 (MB).
[INFO DRT-0199]   Number of violations = 22863.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     33      0      2      0      0      0
Metal Spacing      379      0   3367      0    432     73      4
Min Hole             0      0     12      0      0      0      0
Recheck              1      0   1858      0   1087     90     73
Short                0      0  14151      3   1295      2      1
[INFO DRT-0267] cpu time = 00:20:39, elapsed time = 00:02:46, memory = 1824.99 (MB), peak = 1853.22 (MB)
Total wire length = 1614887 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 704261 um.
Total wire length on LAYER met2 = 614005 um.
Total wire length on LAYER met3 = 164273 um.
Total wire length on LAYER met4 = 131995 um.
Total wire length on LAYER met5 = 350 um.
Total number of vias = 267463.
Up-via summary (total 267463):.

-------------------------
 FR_MASTERSLICE         0
            li1    126094
           met1    133286
           met2      6115
           met3      1964
           met4         4
-------------------------
                   267463


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 22863 violations.
    elapsed time = 00:00:08, memory = 1825.61 (MB).
    Completing 20% with 22863 violations.
    elapsed time = 00:00:22, memory = 1825.66 (MB).
    Completing 30% with 20185 violations.
    elapsed time = 00:00:37, memory = 1863.54 (MB).
    Completing 40% with 20185 violations.
    elapsed time = 00:00:49, memory = 1877.04 (MB).
    Completing 50% with 20185 violations.
    elapsed time = 00:01:10, memory = 1907.04 (MB).
    Completing 60% with 17230 violations.
    elapsed time = 00:01:19, memory = 1902.09 (MB).
    Completing 70% with 17230 violations.
    elapsed time = 00:01:35, memory = 1903.09 (MB).
    Completing 80% with 14660 violations.
    elapsed time = 00:01:54, memory = 1945.59 (MB).
    Completing 90% with 14660 violations.
    elapsed time = 00:02:08, memory = 1945.59 (MB).
    Completing 100% with 12261 violations.
    elapsed time = 00:02:28, memory = 1945.59 (MB).
[INFO DRT-0199]   Number of violations = 12263.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         59      0      0      0      0
Metal Spacing        0   1803    260     26      4
Min Hole             0      2      0      0      0
Recheck              0      2      0      0      0
Short                0   9688    417      1      1
[INFO DRT-0267] cpu time = 00:18:55, elapsed time = 00:02:29, memory = 1852.52 (MB), peak = 1945.59 (MB)
Total wire length = 1606023 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 700184 um.
Total wire length on LAYER met2 = 609239 um.
Total wire length on LAYER met3 = 164728 um.
Total wire length on LAYER met4 = 131534 um.
Total wire length on LAYER met5 = 336 um.
Total number of vias = 266296.
Up-via summary (total 266296):.

-------------------------
 FR_MASTERSLICE         0
            li1    125981
           met1    132110
           met2      6258
           met3      1943
           met4         4
-------------------------
                   266296


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12263 violations.
    elapsed time = 00:00:09, memory = 1852.52 (MB).
    Completing 20% with 12263 violations.
    elapsed time = 00:00:25, memory = 1852.52 (MB).
    Completing 30% with 12304 violations.
    elapsed time = 00:00:37, memory = 1911.05 (MB).
    Completing 40% with 12304 violations.
    elapsed time = 00:00:53, memory = 1899.56 (MB).
    Completing 50% with 12304 violations.
    elapsed time = 00:01:13, memory = 1916.25 (MB).
    Completing 60% with 12159 violations.
    elapsed time = 00:01:23, memory = 1888.28 (MB).
    Completing 70% with 12159 violations.
    elapsed time = 00:01:39, memory = 1915.16 (MB).
    Completing 80% with 12080 violations.
    elapsed time = 00:01:49, memory = 1892.58 (MB).
    Completing 90% with 12080 violations.
    elapsed time = 00:02:06, memory = 1916.20 (MB).
    Completing 100% with 11665 violations.
    elapsed time = 00:02:25, memory = 1901.54 (MB).
[INFO DRT-0199]   Number of violations = 11665.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         58      0      0      0      0
Metal Spacing        0   1807    229     23      2
Min Hole             0      1      1      0      0
Short                0   9197    341      6      0
[INFO DRT-0267] cpu time = 00:18:21, elapsed time = 00:02:26, memory = 1901.54 (MB), peak = 1949.53 (MB)
Total wire length = 1602921 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 699287 um.
Total wire length on LAYER met2 = 607468 um.
Total wire length on LAYER met3 = 164226 um.
Total wire length on LAYER met4 = 131604 um.
Total wire length on LAYER met5 = 333 um.
Total number of vias = 265727.
Up-via summary (total 265727):.

-------------------------
 FR_MASTERSLICE         0
            li1    125980
           met1    131646
           met2      6149
           met3      1948
           met4         4
-------------------------
                   265727


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 11665 violations.
    elapsed time = 00:00:04, memory = 1901.54 (MB).
    Completing 20% with 11665 violations.
    elapsed time = 00:00:14, memory = 1904.42 (MB).
    Completing 30% with 9224 violations.
    elapsed time = 00:00:27, memory = 1964.59 (MB).
    Completing 40% with 9224 violations.
    elapsed time = 00:00:36, memory = 1964.59 (MB).
    Completing 50% with 9224 violations.
    elapsed time = 00:00:48, memory = 1964.59 (MB).
    Completing 60% with 6574 violations.
    elapsed time = 00:00:56, memory = 1971.22 (MB).
    Completing 70% with 6574 violations.
    elapsed time = 00:01:06, memory = 1971.47 (MB).
    Completing 80% with 3782 violations.
    elapsed time = 00:01:25, memory = 1988.93 (MB).
    Completing 90% with 3782 violations.
    elapsed time = 00:01:34, memory = 1994.05 (MB).
    Completing 100% with 1028 violations.
    elapsed time = 00:01:48, memory = 2003.35 (MB).
[INFO DRT-0199]   Number of violations = 1028.
Viol/Layer        mcon   met1    via   met2
Cut Spacing         10      0      1      0
Metal Spacing        0    328      0     48
Short                0    608      0     33
[INFO DRT-0267] cpu time = 00:12:49, elapsed time = 00:01:49, memory = 1975.35 (MB), peak = 2025.18 (MB)
Total wire length = 1601504 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 655610 um.
Total wire length on LAYER met2 = 607541 um.
Total wire length on LAYER met3 = 205091 um.
Total wire length on LAYER met4 = 132950 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 272766.
Up-via summary (total 272766):.

-------------------------
 FR_MASTERSLICE         0
            li1    125980
           met1    133901
           met2     10812
           met3      2069
           met4         4
-------------------------
                   272766


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1028 violations.
    elapsed time = 00:00:00, memory = 1975.35 (MB).
    Completing 20% with 1028 violations.
    elapsed time = 00:00:02, memory = 1975.35 (MB).
    Completing 30% with 698 violations.
    elapsed time = 00:00:06, memory = 1975.35 (MB).
    Completing 40% with 698 violations.
    elapsed time = 00:00:07, memory = 1975.35 (MB).
    Completing 50% with 698 violations.
    elapsed time = 00:00:09, memory = 1975.35 (MB).
    Completing 60% with 561 violations.
    elapsed time = 00:00:11, memory = 1975.35 (MB).
    Completing 70% with 561 violations.
    elapsed time = 00:00:13, memory = 1975.35 (MB).
    Completing 80% with 288 violations.
    elapsed time = 00:00:18, memory = 1975.35 (MB).
    Completing 90% with 288 violations.
    elapsed time = 00:00:18, memory = 1975.35 (MB).
    Completing 100% with 59 violations.
    elapsed time = 00:00:25, memory = 1975.35 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     30      3
Short                0     24      0
[INFO DRT-0267] cpu time = 00:02:09, elapsed time = 00:00:25, memory = 1912.23 (MB), peak = 2025.18 (MB)
Total wire length = 1601261 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 654699 um.
Total wire length on LAYER met2 = 607432 um.
Total wire length on LAYER met3 = 205840 um.
Total wire length on LAYER met4 = 132977 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 272779.
Up-via summary (total 272779):.

-------------------------
 FR_MASTERSLICE         0
            li1    125980
           met1    133867
           met2     10859
           met3      2069
           met4         4
-------------------------
                   272779


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:04, memory = 1912.23 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:04, memory = 1912.23 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:10, memory = 1912.23 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:10, memory = 1912.23 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:10, memory = 1912.23 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short                2      0
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:11, memory = 1912.23 (MB), peak = 2025.18 (MB)
Total wire length = 1601231 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 654594 um.
Total wire length on LAYER met2 = 607428 um.
Total wire length on LAYER met3 = 205921 um.
Total wire length on LAYER met4 = 132975 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 272780.
Up-via summary (total 272780):.

-------------------------
 FR_MASTERSLICE         0
            li1    125980
           met1    133865
           met2     10864
           met3      2067
           met4         4
-------------------------
                   272780


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:03, memory = 1912.23 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:03, memory = 1912.23 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:06, memory = 1912.23 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:06, memory = 1912.23 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:06, memory = 1912.23 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:06, memory = 1912.23 (MB), peak = 2025.18 (MB)
Total wire length = 1601241 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 654602 um.
Total wire length on LAYER met2 = 607430 um.
Total wire length on LAYER met3 = 205921 um.
Total wire length on LAYER met4 = 132975 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 272777.
Up-via summary (total 272777):.

-------------------------
 FR_MASTERSLICE         0
            li1    125980
           met1    133867
           met2     10859
           met3      2067
           met4         4
-------------------------
                   272777


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:02, memory = 1912.23 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:02, memory = 1912.23 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 1912.23 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 1912.23 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 1912.23 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 1912.23 (MB), peak = 2025.18 (MB)
Total wire length = 1601239 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 654602 um.
Total wire length on LAYER met2 = 607428 um.
Total wire length on LAYER met3 = 205921 um.
Total wire length on LAYER met4 = 132975 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 272772.
Up-via summary (total 272772):.

-------------------------
 FR_MASTERSLICE         0
            li1    125980
           met1    133862
           met2     10859
           met3      2067
           met4         4
-------------------------
                   272772


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1912.23 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1912.23 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1912.23 (MB), peak = 2025.18 (MB)
Total wire length = 1601234 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 654598 um.
Total wire length on LAYER met2 = 607427 um.
Total wire length on LAYER met3 = 205921 um.
Total wire length on LAYER met4 = 132975 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 272769.
Up-via summary (total 272769):.

-------------------------
 FR_MASTERSLICE         0
            li1    125980
           met1    133859
           met2     10859
           met3      2067
           met4         4
-------------------------
                   272769


[INFO DRT-0198] Complete detail routing.
Total wire length = 1601234 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 654598 um.
Total wire length on LAYER met2 = 607427 um.
Total wire length on LAYER met3 = 205921 um.
Total wire length on LAYER met4 = 132975 um.
Total wire length on LAYER met5 = 310 um.
Total number of vias = 272769.
Up-via summary (total 272769):.

-------------------------
 FR_MASTERSLICE         0
            li1    125980
           met1    133859
           met2     10859
           met3      2067
           met4         4
-------------------------
                   272769


[INFO DRT-0267] cpu time = 01:13:45, elapsed time = 00:10:20, memory = 1912.23 (MB), peak = 2025.18 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/phuong-nguyen/Downloads/DO_AN_01_removed_testbench/DO_AN_01/CODE/runs/RUN_2024-07-11_13-13-04/41-openroad-detailedrouting/OFB.odb'…
Writing netlist to '/home/phuong-nguyen/Downloads/DO_AN_01_removed_testbench/DO_AN_01/CODE/runs/RUN_2024-07-11_13-13-04/41-openroad-detailedrouting/OFB.nl.v'…
Writing powered netlist to '/home/phuong-nguyen/Downloads/DO_AN_01_removed_testbench/DO_AN_01/CODE/runs/RUN_2024-07-11_13-13-04/41-openroad-detailedrouting/OFB.pnl.v'…
Writing layout to '/home/phuong-nguyen/Downloads/DO_AN_01_removed_testbench/DO_AN_01/CODE/runs/RUN_2024-07-11_13-13-04/41-openroad-detailedrouting/OFB.def'…
Writing timing constraints to '/home/phuong-nguyen/Downloads/DO_AN_01_removed_testbench/DO_AN_01/CODE/runs/RUN_2024-07-11_13-13-04/41-openroad-detailedrouting/OFB.sdc'…
