
*** Running vivado
    with args -log vga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vga.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/james/Documents/fpga-connect4/vga.srcs/utils_1/imports/synth_1/vga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/james/Documents/fpga-connect4/vga.srcs/utils_1/imports/synth_1/vga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.359 ; gain = 440.781
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'hValid', assumed default net type 'wire' [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:51]
INFO: [Synth 8-11241] undeclared symbol 'vValid', assumed default net type 'wire' [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:119]
INFO: [Synth 8-11241] undeclared symbol 'reset', assumed default net type 'wire' [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:185]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-6157] synthesizing module 'red_piece' [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_piece.v:20]
INFO: [Synth 8-6155] done synthesizing module 'red_piece' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_piece.v:20]
INFO: [Synth 8-6157] synthesizing module 'yellow_piece' [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_piece.v:20]
INFO: [Synth 8-6155] done synthesizing module 'yellow_piece' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_piece.v:20]
INFO: [Synth 8-6157] synthesizing module 'yellow_win_highlight' [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_win_highlight.v:20]
INFO: [Synth 8-6155] done synthesizing module 'yellow_win_highlight' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_win_highlight.v:20]
INFO: [Synth 8-6157] synthesizing module 'red_win_highlight' [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_win_highlight.v:20]
INFO: [Synth 8-6155] done synthesizing module 'red_win_highlight' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_win_highlight.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:141]
INFO: [Synth 8-6157] synthesizing module 'connect4_core_design' [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:25]
WARNING: [Synth 8-6090] variable 'showRedWinIndicator' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:185]
WARNING: [Synth 8-6090] variable 'showYellowWinIndicator' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:186]
WARNING: [Synth 8-6090] variable 'showRedWinIndicator' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:442]
WARNING: [Synth 8-6090] variable 'showYellowWinIndicator' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:485]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:508]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:540]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:576]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:608]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:192]
INFO: [Synth 8-6155] done synthesizing module 'connect4_core_design' (0#1) [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:25]
INFO: [Synth 8-6157] synthesizing module 'corner_border_check' [C:/Users/james/Documents/fpga-connect4/sprite_modules/corner_border_check.v:20]
INFO: [Synth 8-6155] done synthesizing module 'corner_border_check' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/corner_border_check.v:20]
INFO: [Synth 8-6157] synthesizing module 'bg_tile' [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:20]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:85]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:127]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:211]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:253]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:295]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:337]
INFO: [Synth 8-6155] done synthesizing module 'bg_tile' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:20]
INFO: [Synth 8-6157] synthesizing module 'logo' [C:/Users/james/Documents/fpga-connect4/sprite_modules/logo.v:20]
INFO: [Synth 8-6155] done synthesizing module 'logo' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/logo.v:20]
INFO: [Synth 8-6157] synthesizing module 'board' [C:/Users/james/Documents/fpga-connect4/sprite_modules/board.v:20]
INFO: [Synth 8-6155] done synthesizing module 'board' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/board.v:20]
INFO: [Synth 8-6157] synthesizing module 'reds_turn' [C:/Users/james/Documents/fpga-connect4/sprite_modules/reds_turn.v:20]
INFO: [Synth 8-6155] done synthesizing module 'reds_turn' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/reds_turn.v:20]
INFO: [Synth 8-6157] synthesizing module 'yellows_turn' [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellows_turn.v:20]
INFO: [Synth 8-6155] done synthesizing module 'yellows_turn' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellows_turn.v:20]
INFO: [Synth 8-6157] synthesizing module 'red_wins' [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:20]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:309]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:575]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:841]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:1107]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:1373]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:1639]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:1905]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:2171]
INFO: [Synth 8-6155] done synthesizing module 'red_wins' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:20]
INFO: [Synth 8-6157] synthesizing module 'yellow_wins' [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_wins.v:20]
INFO: [Synth 8-6155] done synthesizing module 'yellow_wins' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_wins.v:20]
INFO: [Synth 8-6157] synthesizing module 'tie_game' [C:/Users/james/Documents/fpga-connect4/sprite_modules/tie_game.v:20]
INFO: [Synth 8-6155] done synthesizing module 'tie_game' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/tie_game.v:20]
INFO: [Synth 8-6157] synthesizing module 'red_indicator' [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:20]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:85]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:127]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:211]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:253]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:295]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:337]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:379]
INFO: [Synth 8-6155] done synthesizing module 'red_indicator' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:20]
INFO: [Synth 8-6157] synthesizing module 'yellow_indicator' [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:20]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:85]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:127]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:211]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:253]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:295]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:337]
INFO: [Synth 8-226] default block is never used [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:379]
INFO: [Synth 8-6155] done synthesizing module 'yellow_indicator' (0#1) [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:20]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:23]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_piece.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_piece.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_piece.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_piece.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_piece.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_piece.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_piece.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_piece.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_piece.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_piece.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_win_highlight.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_win_highlight.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_win_highlight.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_win_highlight.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_win_highlight.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_win_highlight.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_win_highlight.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_win_highlight.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_win_highlight.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_win_highlight.v:38]
WARNING: [Synth 8-6014] Unused sequential element checkWinsRed.a_reg was removed.  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:421]
WARNING: [Synth 8-6014] Unused sequential element checkWinsYellow.a_reg was removed.  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:464]
WARNING: [Synth 8-6014] Unused sequential element animateResetPieces.r_reg was removed.  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:774]
WARNING: [Synth 8-6014] Unused sequential element animateResetPieces.c_reg was removed.  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:775]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[20] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[19] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[18] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[17] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[16] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[15] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[14] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[13] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[12] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[11] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[10] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[9] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[8] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[7] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[6] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[5] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[4] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[3] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[2] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[1] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register redPieceYOffset_reg[0] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:90]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[20] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[19] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[18] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[17] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[16] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[15] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[14] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[13] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[12] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[11] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[10] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[9] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[8] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[7] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[6] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[5] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[4] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[3] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[2] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[1] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register yellowPieceYOffset_reg[0] in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:92]
WARNING: [Synth 8-7137] Register game_over_reg in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:167]
WARNING: [Synth 8-7137] Register column_reg in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:169]
WARNING: [Synth 8-7137] Register current_player_reg in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:170]
WARNING: [Synth 8-7137] Register update_reg in module connect4_core_design has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/TESTcore_design.v:252]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/corner_border_check.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/corner_border_check.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/corner_border_check.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/corner_border_check.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/corner_border_check.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/bg_tile.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/logo.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/logo.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/logo.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/logo.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/logo.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/board.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/board.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/board.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/board.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/board.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/reds_turn.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/reds_turn.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/reds_turn.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/reds_turn.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/reds_turn.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellows_turn.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellows_turn.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellows_turn.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellows_turn.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellows_turn.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_wins.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_wins.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_wins.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_wins.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_wins.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_wins.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/tie_game.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/tie_game.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/tie_game.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/tie_game.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/tie_game.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/red_indicator.v:38]
WARNING: [Synth 8-6014] Unused sequential element xOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:34]
WARNING: [Synth 8-6014] Unused sequential element yOffset_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:35]
WARNING: [Synth 8-6014] Unused sequential element xSprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:36]
WARNING: [Synth 8-6014] Unused sequential element ySprite_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:37]
WARNING: [Synth 8-6014] Unused sequential element inBounds_reg was removed.  [C:/Users/james/Documents/fpga-connect4/sprite_modules/yellow_indicator.v:38]
WARNING: [Synth 8-6014] Unused sequential element winIndicatorIndex_reg was removed.  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:369]
WARNING: [Synth 8-6014] Unused sequential element frontIndex_reg was removed.  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:383]
WARNING: [Synth 8-6014] Unused sequential element pieceIndex_reg was removed.  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:416]
WARNING: [Synth 8-6014] Unused sequential element finalIndex_reg was removed.  [C:/Users/james/Documents/fpga-connect4/vga.srcs/sources_1/new/vga.v:429]
WARNING: [Synth 8-7129] Port BtnU in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port BtnD in module vga is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:01:12 . Memory (MB): peak = 2413.395 ; gain = 1436.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2413.395 ; gain = 1436.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 2413.395 ; gain = 1436.816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2413.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/james/Documents/fpga-connect4/vga.srcs/constrs_1/new/vga.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'period', please type 'create_clock -help' for usage info. [C:/Users/james/Documents/fpga-connect4/vga.srcs/constrs_1/new/vga.xdc:7]
Finished Parsing XDC File [C:/Users/james/Documents/fpga-connect4/vga.srcs/constrs_1/new/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/james/Documents/fpga-connect4/vga.srcs/constrs_1/new/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2599.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2599.844 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:02:03 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:02:03 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'hState_reg' in module 'vga'
INFO: [Synth 8-802] inferred FSM for state register 'vState_reg' in module 'vga'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              hSyncPulse |                             1000 |                             1000
              hBackPorch |                             0100 |                             0100
            hDisplayTime |                             0010 |                             0010
             hFrontPorch |                             0001 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'hState_reg' in module 'vga'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              vSyncPulse |                             1000 |                             1000
              vBackPorch |                             0100 |                             0100
            vDisplayTime |                             0010 |                             0010
             vFrontPorch |                             0001 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'vState_reg' in module 'vga'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:03:09 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 119   
	   3 Input   10 Bit       Adders := 117   
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 125   
	   2 Input    6 Bit       Adders := 194   
	   2 Input    5 Bit       Adders := 537   
	   2 Input    4 Bit       Adders := 1714  
	   2 Input    3 Bit       Adders := 709   
	   2 Input    2 Bit       Adders := 119   
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               10 Bit    Registers := 119   
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 42    
	                4 Bit    Registers := 72    
	                3 Bit    Registers := 85    
	                1 Bit    Registers := 85    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 180   
	   2 Input   21 Bit        Muxes := 12    
	   4 Input   21 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 266   
	   2 Input   15 Bit        Muxes := 266   
	   2 Input   14 Bit        Muxes := 266   
	   2 Input   13 Bit        Muxes := 266   
	   2 Input   12 Bit        Muxes := 532   
	   2 Input   11 Bit        Muxes := 532   
	   2 Input   10 Bit        Muxes := 752   
	   4 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 338   
	   2 Input    8 Bit        Muxes := 338   
	   2 Input    7 Bit        Muxes := 2156  
	   3 Input    7 Bit        Muxes := 8     
	   3 Input    6 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 1073  
	   8 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1654  
	   2 Input    4 Bit        Muxes := 828   
	   9 Input    4 Bit        Muxes := 54    
	  16 Input    4 Bit        Muxes := 99    
	  14 Input    4 Bit        Muxes := 6     
	  13 Input    4 Bit        Muxes := 382   
	  12 Input    4 Bit        Muxes := 10    
	  15 Input    4 Bit        Muxes := 84    
	   7 Input    4 Bit        Muxes := 14    
	 161 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 10    
	 107 Input    4 Bit        Muxes := 18    
	   5 Input    4 Bit        Muxes := 6     
	 133 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 6     
	  43 Input    4 Bit        Muxes := 6     
	  51 Input    4 Bit        Muxes := 2     
	  64 Input    4 Bit        Muxes := 2     
	  86 Input    4 Bit        Muxes := 4     
	  55 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 775   
	   3 Input    3 Bit        Muxes := 42    
	  12 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 24    
	  15 Input    3 Bit        Muxes := 14    
	   5 Input    3 Bit        Muxes := 1     
	 107 Input    3 Bit        Muxes := 3     
	 100 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1590  
	  12 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 148   
	   4 Input    2 Bit        Muxes := 448   
	   9 Input    2 Bit        Muxes := 54    
	  42 Input    2 Bit        Muxes := 4     
	  16 Input    2 Bit        Muxes := 98    
	  14 Input    2 Bit        Muxes := 6     
	   8 Input    2 Bit        Muxes := 24    
	  13 Input    2 Bit        Muxes := 4     
	 133 Input    2 Bit        Muxes := 1     
	  51 Input    2 Bit        Muxes := 4     
	  86 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4048  
	  12 Input    1 Bit        Muxes := 195   
	   8 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port BtnU in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port BtnD in module vga is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[0][7]' (FDCE) to 'redWinXOffset_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[0][8]' (FDCE) to 'redWinXOffset_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[0][9]' (FDCE) to 'redWinXOffset_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[1][7]' (FDCE) to 'redWinXOffset_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[1][8]' (FDCE) to 'redWinXOffset_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[1][9]' (FDCE) to 'redWinXOffset_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[2][7]' (FDCE) to 'redWinXOffset_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[2][8]' (FDCE) to 'redWinXOffset_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[2][9]' (FDCE) to 'redWinXOffset_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[3][7]' (FDCE) to 'redWinYOffset_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[3][8]' (FDCE) to 'redWinYOffset_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[3][9]' (FDCE) to 'redWinXOffset_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[4][7]' (FDCE) to 'redWinXOffset_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[4][8]' (FDCE) to 'redWinXOffset_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[4][9]' (FDCE) to 'redWinXOffset_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[5][7]' (FDCE) to 'redWinXOffset_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[5][8]' (FDCE) to 'redWinXOffset_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[5][9]' (FDCE) to 'redWinXOffset_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[6][7]' (FDCE) to 'redWinXOffset_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[6][8]' (FDCE) to 'redWinXOffset_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'redWinYOffset_reg[6][9]' (FDCE) to 'redWinXOffset_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[4][7]' (FDCE) to 'yellowWinXOffset_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[4][8]' (FDCE) to 'yellowWinXOffset_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[4][9]' (FDCE) to 'yellowWinXOffset_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[5][7]' (FDCE) to 'yellowWinXOffset_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[5][8]' (FDCE) to 'yellowWinXOffset_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[5][9]' (FDCE) to 'yellowWinXOffset_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[4][7]' (FDCE) to 'yellowWinXOffset_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[4][8]' (FDCE) to 'yellowWinXOffset_reg[4][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowWinXOffset_reg[4][9] )
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[5][7]' (FDCE) to 'yellowWinXOffset_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[5][8]' (FDCE) to 'yellowWinXOffset_reg[5][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowWinXOffset_reg[5][9] )
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[0][7]' (FDCE) to 'redWinXOffset_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[0][8]' (FDCE) to 'redWinXOffset_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redWinXOffset_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[1][7]' (FDCE) to 'redWinXOffset_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[1][8]' (FDCE) to 'redWinXOffset_reg[1][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redWinXOffset_reg[1][9] )
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[2][7]' (FDCE) to 'redWinXOffset_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[2][8]' (FDCE) to 'redWinXOffset_reg[2][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redWinXOffset_reg[2][9] )
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[3][7]' (FDCE) to 'redWinXOffset_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[3][8]' (FDCE) to 'redWinXOffset_reg[3][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redWinXOffset_reg[3][9] )
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[4][7]' (FDCE) to 'redWinXOffset_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[4][8]' (FDCE) to 'redWinXOffset_reg[4][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redWinXOffset_reg[4][9] )
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[5][7]' (FDCE) to 'redWinXOffset_reg[5][8]'
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[5][8]' (FDCE) to 'redWinXOffset_reg[5][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redWinXOffset_reg[5][9] )
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[6][7]' (FDCE) to 'redWinXOffset_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'redWinXOffset_reg[6][8]' (FDCE) to 'redWinXOffset_reg[6][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redWinXOffset_reg[6][9] )
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[0][7]' (FDCE) to 'yellowWinXOffset_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[0][8]' (FDCE) to 'yellowWinXOffset_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[0][9]' (FDCE) to 'yellowWinXOffset_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[1][7]' (FDCE) to 'yellowWinYOffset_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[1][8]' (FDCE) to 'yellowWinYOffset_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[1][9]' (FDCE) to 'yellowWinXOffset_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[2][7]' (FDCE) to 'yellowWinXOffset_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[2][8]' (FDCE) to 'yellowWinXOffset_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[2][9]' (FDCE) to 'yellowWinXOffset_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[3][7]' (FDCE) to 'yellowWinXOffset_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[3][8]' (FDCE) to 'yellowWinXOffset_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[3][9]' (FDCE) to 'yellowWinXOffset_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[6][7]' (FDCE) to 'yellowWinXOffset_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[6][8]' (FDCE) to 'yellowWinXOffset_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinYOffset_reg[6][9]' (FDCE) to 'yellowWinXOffset_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[0][7]' (FDCE) to 'yellowWinXOffset_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[0][8]' (FDCE) to 'yellowWinXOffset_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowWinXOffset_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[1][7]' (FDCE) to 'yellowWinXOffset_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[1][8]' (FDCE) to 'yellowWinXOffset_reg[1][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowWinXOffset_reg[1][9] )
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[2][7]' (FDCE) to 'yellowWinXOffset_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[2][8]' (FDCE) to 'yellowWinXOffset_reg[2][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowWinXOffset_reg[2][9] )
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[3][7]' (FDCE) to 'yellowWinXOffset_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[3][8]' (FDCE) to 'yellowWinXOffset_reg[3][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowWinXOffset_reg[3][9] )
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[6][7]' (FDCE) to 'yellowWinXOffset_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'yellowWinXOffset_reg[6][8]' (FDCE) to 'yellowWinXOffset_reg[6][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowWinXOffset_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[17][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\redPieceXOffset_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[18][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yellowPieceXOffset_reg[20][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loop_done_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\column_reg[0]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\column_reg[1]_LDC )
INFO: [Synth 8-5544] ROM "vgaRed" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vgaGrn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'bg_tile_gfx/paletteIndex_reg[0]' (FD) to 'bg_tile_gfx/paletteIndex_reg[1]'
INFO: [Synth 8-3886] merging instance 'bg_tile_gfx/paletteIndex_reg[1]' (FD) to 'bg_tile_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[0].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[1].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[2].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[3].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[4].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[5].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[6].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[7].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[8].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[9].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[10].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[11].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[12].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[13].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[14].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[15].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[16].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[17].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[18].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[19].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk2[20].yellow_piece_gfx /\paletteIndex_reg[0] )
INFO: [Synth 8-3886] merging instance 'genblk1[0].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[0].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[1].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[2].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[3].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[4].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[4].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[5].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[5].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[6].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[6].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[7].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[8].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[9].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[10].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[10].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[11].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[11].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[12].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[12].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[13].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[13].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[14].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[14].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[15].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[15].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[16].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[16].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[17].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[17].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[18].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[18].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[19].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[19].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk1[20].red_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk1[20].red_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk2[0].yellow_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk2[0].yellow_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].yellow_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk2[1].yellow_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].yellow_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk2[2].yellow_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].yellow_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk2[3].yellow_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk2[4].yellow_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk2[4].yellow_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk2[5].yellow_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk2[5].yellow_piece_gfx/paletteIndex_reg[2]'
INFO: [Synth 8-3886] merging instance 'genblk2[6].yellow_piece_gfx/paletteIndex_reg[3]' (FD) to 'genblk2[6].yellow_piece_gfx/paletteIndex_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[0].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[1].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[2].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[3].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[4].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[5].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[6].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[7].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[8].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[9].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[10].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[11].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[12].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[13].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[14].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[15].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[16].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[17].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[18].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[19].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[20].red_piece_gfx /\paletteIndex_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (yellow_indicator_gfx/\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (yellow_wins_gfx/\paletteIndex_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (yellows_turn_gfx/\paletteIndex_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (red_indicator_gfx/\paletteIndex_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:05:23 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|logo        | paletteIndex | 128x3         | LUT            | 
|board       | paletteIndex | 256x4         | LUT            | 
|board       | paletteIndex | 256x4         | LUT            | 
|board       | paletteIndex | 256x4         | LUT            | 
|red_wins    | paletteIndex | 64x2          | LUT            | 
|red_wins    | paletteIndex | 64x2          | LUT            | 
|red_wins    | paletteIndex | 64x2          | LUT            | 
|red_wins    | paletteIndex | 64x2          | LUT            | 
|red_wins    | paletteIndex | 64x2          | LUT            | 
|red_wins    | paletteIndex | 64x2          | LUT            | 
|red_wins    | paletteIndex | 64x2          | LUT            | 
|tie_game    | paletteIndex | 64x3          | LUT            | 
|tie_game    | paletteIndex | 64x3          | LUT            | 
|tie_game    | paletteIndex | 64x3          | LUT            | 
|tie_game    | paletteIndex | 64x3          | LUT            | 
|tie_game    | paletteIndex | 64x3          | LUT            | 
|tie_game    | paletteIndex | 64x3          | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:05:28 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:05:34 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:05:54 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:06:06 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:06:06 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:06:06 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:06:06 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:06:08 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:06:08 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |  1667|
|3     |LUT1   |   851|
|4     |LUT2   |  2641|
|5     |LUT3   |  3249|
|6     |LUT4   |  2736|
|7     |LUT5   |  3875|
|8     |LUT6   | 10502|
|9     |MUXF7  |   539|
|10    |MUXF8  |    76|
|11    |FDCE   |  1463|
|12    |FDPE   |   788|
|13    |FDRE   |   281|
|14    |LDC    |   420|
|15    |IBUF   |     6|
|16    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:06:08 . Memory (MB): peak = 2599.844 ; gain = 1623.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:05:27 . Memory (MB): peak = 2599.844 ; gain = 1436.816
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:06:08 . Memory (MB): peak = 2599.844 ; gain = 1623.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.216 . Memory (MB): peak = 2599.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2702 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga' is not ideal for floorplanning, since the cellview 'connect4_core_design' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2599.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 420 instances were transformed.
  LDC => LDCE: 420 instances

The system cannot find the path specified.
Synth Design complete | Checksum: dcbcac8
INFO: [Common 17-83] Releasing license: Synthesis
310 Infos, 138 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:06:16 . Memory (MB): peak = 2599.844 ; gain = 2031.355
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2599.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/james/Documents/fpga-connect4/vga.runs/synth_1/vga.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2599.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file vga_utilization_synth.rpt -pb vga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 21:21:43 2024...
