# Tiny Tapeout project information
project:
  title:        "Manchester Baby"      # Project title
  author:       "Kristaps Jurkans"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Modern Manchester Baby computer implementation"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_krisjdev_manchester_baby"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"
    - "ptp_a.sv"
    - "ptp_b.sv"
    - "openlane-manchester-baby/logisim/hdl/gates/AND_GATE.v"
    - "openlane-manchester-baby/logisim/hdl/gates/OR_GATE_BUS_5_INPUTS.v"
    - "openlane-manchester-baby/logisim/hdl/gates/OR_GATE_3_INPUTS.v"
    - "openlane-manchester-baby/logisim/hdl/gates/OR_GATE.v"
    - "openlane-manchester-baby/logisim/hdl/gates/OR_GATE_BUS.v"
    - "openlane-manchester-baby/logisim/hdl/circuit/main.v"
    - "openlane-manchester-baby/logisim/hdl/plexers/Decoder_8.v"
    - "openlane-manchester-baby/logisim/hdl/plexers/Multiplexer_bus_2.v"
    - "openlane-manchester-baby/logisim/hdl/arith/Adder.v"
    - "openlane-manchester-baby/logisim/hdl/arith/Comparator.v"
    - "openlane-manchester-baby/logisim/hdl/arith/Subtractor.v"
    - "openlane-manchester-baby/logisim/hdl/memory/REGISTER_FLIP_FLOP.v"
    - "openlane-manchester-baby/logisim/hdl/memory/LogisimCounter.v"
    - "openlane-manchester-baby/logisim/hdl/memory/S_R_FLIPFLOP.v"
    - "manchester_baby.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "data_in[0]"
  ui[1]: "data_in[1]"
  ui[2]: "data_in[2]"
  ui[3]: "data_in[3]"
  ui[4]: "data_in[4]"
  ui[5]: "data_in[5]"
  ui[6]: "data_in[6]"
  ui[7]: "data_in[7]"

  # Outputs
  uo[0]: "data_out[0]"
  uo[1]: "data_out[1]"
  uo[2]: "data_out[2]"
  uo[3]: "data_out[3]"
  uo[4]: "data_out[4]"
  uo[5]: "data_out[5]"
  uo[6]: "data_out[6]"
  uo[7]: "data_out[7]"

  # Bidirectional pins
  uio[0]: "(in) PTP A control signal"
  uio[1]: "(in) PTP B control signal"
  uio[2]: "(in) PTP reset_n"
  uio[3]: "(in) Force debug values on PTP A"
  uio[4]: "(in) PTP serialise data"
  uio[5]: ""
  uio[6]: "(out) Stop Lamp"
  uio[7]: "(out) Baby RAM read/write signal"

# Do not change!
yaml_version: 6
