$date
	Thu Aug 17 09:49:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module ser_reg_tb $end
$var wire 4 ! D_out [3:0] $end
$var reg 1 " D_in $end
$var reg 1 # clk_in $end
$var reg 1 $ rst_in $end
$scope module DUT1 $end
$var wire 1 " D_in $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 5 % d [4:0] $end
$var wire 4 & D_out [3:0] $end
$scope begin genblk1[0] $end
$scope module u0 $end
$var wire 1 ' D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module u0 $end
$var wire 1 ) D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 * Q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module u0 $end
$var wire 1 + D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module u0 $end
$var wire 1 - D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
0$
1#
0"
b0 !
$end
#1000
0#
#2000
1#
#3000
0#
#4000
1#
#5000
0#
#6000
1#
#7000
0#
#8000
1#
#9000
0#
#10000
1#
1$
#11000
0#
#12000
1#
#13000
0#
#14000
1#
#15000
0#
#15500
1'
b1 %
1"
#16000
b1 !
b1 &
1)
b11 %
1(
1#
#16700
b0 !
b0 &
0)
b1 %
0(
0$
#17000
0#
#18000
1#
#19000
0#
1$
#20000
b1 !
b1 &
1)
b11 %
1(
1#
#21000
0#
#22000
b11 !
b11 &
1+
b111 %
1*
1#
#23000
0#
#24000
1-
b110 !
b110 &
0)
1,
0(
0'
1#
b1100 %
0"
