INFO:sim:172 - Generating IP...
Resolving generics for 'SCFifo_512x16'...
Applying external generics to 'SCFifo_512x16'...
Delivering associated files for 'SCFifo_512x16'...
Delivering EJava files for 'SCFifo_512x16'...
Generating implementation netlist for 'SCFifo_512x16'...
INFO:sim - Pre-processing HDL files for 'SCFifo_512x16'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'SCFifo_512x16'
Running ngcbuild...
Writing VHO instantiation template for 'SCFifo_512x16'...
Writing VHDL behavioral simulation model for 'SCFifo_512x16'...
WARNING:sim - Overwriting existing file
   C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16/doc/fifo_generato
   r_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16
Delivered 1 file into directory
C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'SCFifo_512x16'...
Generating metadata file...
Generating ISE project file for 'SCFifo_512x16'...
Generating ISE project...
XCO file found: SCFifo_512x16.xco
XMDF file found: SCFifo_512x16_xmdf.tcl
Adding C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16.asy -view all
-origin_type imported
Adding C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16.ngc -view all
-origin_type created
Checking file "C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16.ngc"
for project device match ...
File "C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16.ngc" device
information matches project device.
Adding C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16.sym -view all
-origin_type imported
Adding C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Xilinx/Controller_FPGA2/ipcore_dir/tmp/_cg/SCFifo_512x16.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/SCFifo_512x16"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'SCFifo_512x16'.
