// SPDX-License-Identifier: Apache-2.0
//! Components: units, wires, interfaces, clocks and configurations.
//!
//! One idea runs through the wiring half. Direction is not a property of
//! a wire, because the same wire is driven at one end and read at the
//! other. A signal is therefore created as a pair of ends, the way
//! `std::sync::mpsc` yields a sender and a receiver, and a unit never
//! holds a wire, only an end. Hardware inverts mpsc's cardinality: the
//! driver is unique and readers fan out, so [`In`] is `Clone` and
//! [`Out`] is not. One driver per wire is then a move, not a rule.

use crate::types::{Bit, Transaction};
use std::cell::Cell;
use std::future::Future;
use std::marker::PhantomData;
use std::pin::Pin;
use std::rc::Rc;
use std::task::{Context, Poll, RawWaker, RawWakerVTable, Waker};

// ---------------------------------------------------------------------
// Clocks

/// A clock domain, as a type. Which clock, and how it stands to the
/// other clocks of the design: a period and a phase, in a unit common
/// to all of them. The frequency in hertz is a physical fact and
/// belongs to the configuration; the ratio and the offset between two
/// clocks are what a design depends on, and they are here.
///
/// A clock with period 3 and phase 1 has edges at 1, 4, 7, ...; the
/// default is period 2 and phase 0, two ticks a cycle so that the
/// falling edge has a tick of its own, and a single-clock design never
/// mentions either. This is what SDC's `create_clock -period -waveform`
/// states, in the same terms.
pub trait Clock: 'static {
    /// What this clock is called in a netlist and in a waveform.
    const NAME: &'static str;
    /// Ticks between rising edges. Two per cycle for the default clock,
    /// so that its falling edge is a tick of its own.
    const PERIOD: u64 = 2;
    /// The tick of the first rising edge.
    const PHASE: u64 = 0;
    /// The next rising edge of this clock: the wait a process makes
    /// once per iteration. State is read after it, plainly.
    fn rising() -> Tick
    where
        Self: Sized,
    {
        rising::<Self>()
    }
    /// The next falling edge, half a period after a rising one.
    fn falling() -> Tick
    where
        Self: Sized,
    {
        falling::<Self>()
    }
    /// Whether this clock has a rising edge at tick `t`.
    fn rising_at(t: u64) -> bool {
        t >= Self::PHASE && (t - Self::PHASE).is_multiple_of(Self::PERIOD)
    }
    /// Whether this clock has a falling edge at tick `t`.
    fn falling_at(t: u64) -> bool {
        let f = Self::PHASE + Self::PERIOD / 2;
        t >= f && (t - f).is_multiple_of(Self::PERIOD)
    }
    /// Whether this clock is high at tick `t`: from a rising edge up to
    /// the falling one.
    fn high_at(t: u64) -> bool {
        t >= Self::PHASE && (t - Self::PHASE) % Self::PERIOD < Self::PERIOD / 2
    }
}

/// Which edge of a clock a wait is for.
#[derive(Clone, Copy, PartialEq, Eq, Debug)]
pub enum Edge {
    /// The edge on which a design's registers ordinarily latch.
    Rising,
    /// The other one, for the half of a design that wants it.
    Falling,
}

/// The one clock a single-clock design has. Named, because it is a
/// clock and not an absence of one: `In<u32>` is a complete type, and it
/// does not unify with any other domain.
pub struct DefaultClock;
impl Clock for DefaultClock {
    const NAME: &'static str = "clk";
}

/// The name the netlist gives the reset, on every module that has
/// anything clocked and on the net that joins a parent to its
/// children. A unit that reads the reset takes a port of this name
/// itself, and then the netlist uses that one rather than adding a
/// second.
pub const RESET_NAME: &str = "rst";

/// Whether the reset is asserted.
///
/// The reset is not a port, for the same reason the clock is not: it
/// reaches every unit, and a design that had to thread it by hand
/// would say nothing by doing so. A unit that only holds registers
/// needs to know nothing about it, because the registers go back to
/// what they held before the first edge on their own. A unit that
/// wants to *do* something under reset -- a core that must fetch from
/// the reset vector rather than merely forget where it was -- takes
/// an `In<Bit>` called `rst` and reads it, and the netlist joins that
/// port to the same net.
pub fn reset() -> bool {
    clock::RESET.with(|r| r.get())
}

/// Say that a unit answers the reset in its own body: it declares
/// `rst: In<Bit>` and reads it. `#[lower]` calls this at the top of
/// such a unit's `run`, so nobody writes it by hand.
///
/// The netlist gives such a unit no clearing branch, since what it
/// does under reset is in its body (issue 633), and so the run's reset
/// leaves its registers to the body too, rather than putting them back
/// on top of what the body drives (issue 878). Its memories are the
/// same: the netlist does not gate their writes on the reset, so the
/// run keeps a write the body makes under reset rather than dropping
/// it (issue 966). Only the unit's own registers and memories: a child
/// that declares no `rst` keeps the reset, as its module does in the
/// netlist.
pub fn answers_reset(unit: &impl trace::Traceable) {
    let own: Vec<usize> = trace::collect("u", unit)
        .into_iter()
        .filter(|p| p.kind == trace::Kind::Reg)
        .filter(|p| p.path.matches('.').count() == 1)
        .map(|p| p.cell)
        .collect();
    let mems: Vec<usize> = trace::memories("u", unit)
        .into_iter()
        .filter(|(path, _)| path.matches('.').count() == 1)
        .map(|(_, cell)| cell)
        .collect();
    clock::OWN_RESET
        .with(|o| o.borrow_mut().extend(own.into_iter().chain(mems)));
}

/// Assert or release the reset, for a testbench.
///
/// It takes effect at the next edge, as the netlist's `if (rst)`
/// inside the clocked block does, so asserting it between edges does
/// not change a register until the design's next tick.
pub fn set_reset(on: bool) {
    clock::RESET.with(|r| r.set(on))
}

// ---------------------------------------------------------------------
// Wires and their ends

struct Cellf<T: Copy>(Cell<T>);

/// One wire, in a clock domain. Never held by a unit; split into ends.
pub struct Signal<T: Copy + Default, C: Clock = DefaultClock>(
    Rc<Cellf<T>>,
    PhantomData<C>,
);

/// A channel's state. An elastic buffer of two entries, so a sender
/// and a receiver that both run every cycle pass one transaction per
/// cycle with `valid` and `ready` registered on both sides and no
/// combinational path between the units; and the two wires of the
/// current step, the offer and the take, each stamped with the step
/// it belongs to, since a wire not driven this step is low. A send
/// and a receive commit at the end of the step, as a register drive
/// does, so what a process sees is the buffer as the edge left it,
/// whichever process ran first.
///
/// An unregistered channel (issue 1293) is the same buffer with one
/// bypass: while it is empty, the receiver sees the sender's offer of
/// this step, and a take of it takes it this step, so it never enters
/// the buffer. `ready` stays the buffer as the edge left it. Only
/// `valid` and `data` are combinational, so the receiver must run after
/// the sender in the step, and a receiver that looked first is caught
/// when the sender offers.
struct ChanCell<T: Copy> {
    head: Cell<Option<T>>,
    tail: Cell<Option<T>>,
    push: Cell<Option<T>>,
    pop: Cell<bool>,
    offered: Cell<T>,
    offer_at: Cell<u64>,
    take_at: Cell<u64>,
    /// Where an unregistered channel was made, for the message that
    /// names it; `None` for a registered one.
    unreg: Cell<Option<&'static std::panic::Location<'static>>>,
    /// The step at which the receiver of an unregistered channel found
    /// it empty with nothing offered yet.
    looked_at: Cell<u64>,
    /// The receiver took this step's offer through the bypass.
    through: Cell<bool>,
    /// The channel's clock, at whose rising edges a reset empties it.
    clk: clock::Clk,
}

impl<T: Copy + Default> ChanCell<T> {
    fn new(clk: clock::Clk) -> Self {
        ChanCell {
            head: Cell::new(None),
            tail: Cell::new(None),
            push: Cell::new(None),
            pop: Cell::new(false),
            offered: Cell::new(T::default()),
            offer_at: Cell::new(u64::MAX),
            take_at: Cell::new(u64::MAX),
            unreg: Cell::new(None),
            looked_at: Cell::new(u64::MAX),
            through: Cell::new(false),
            clk,
        }
    }
    /// What the receiver sees at the head: the buffer's head, or, on an
    /// unregistered channel whose buffer is empty, this step's offer.
    /// An unregistered channel found empty before any offer remembers
    /// the step, so that an offer after it in the step is caught.
    fn front(&self) -> Option<T> {
        if let Some(v) = self.head.get() {
            return Some(v);
        }
        self.unreg.get()?;
        if self.offering() {
            return Some(self.offered.get());
        }
        self.looked_at.set(now());
        None
    }
    /// Empty: what a reset leaves, and what the netlist's channel is
    /// with both its valid bits clear. A send or a take in the step is
    /// dropped with it, as the netlist's `if (rst)` drops them.
    fn empty(&self) {
        self.head.set(None);
        self.tail.set(None);
        self.push.set(None);
        self.pop.set(false);
        self.through.set(false);
    }
    /// Whether the sender offered at this step: the `valid` wire.
    fn offering(&self) -> bool {
        self.offer_at.get() == now()
    }
    /// Whether the receiver took at this step: the `ready` wire.
    fn taking(&self) -> bool {
        self.take_at.get() == now()
    }
}

impl<T: Copy + Default> Commit for ChanCell<T> {
    fn apply(&self) {
        // A reset wins over the send and the take, as a register's
        // wins over its drive (issue 729).
        if reset() {
            self.empty();
            return;
        }
        if self.pop.take() {
            self.head.set(self.tail.take());
        }
        // An offer taken through the bypass was taken, so it does not
        // enter the buffer.
        if self.through.take() {
            self.push.set(None);
        }
        if let Some(v) = self.push.take() {
            if self.head.get().is_none() {
                self.head.set(Some(v));
            } else {
                self.tail.set(Some(v));
            }
        }
    }
}

/// One channel: a transaction plus the handshake the compiler supplies.
pub struct Chan<T: Transaction, C: Clock = DefaultClock>(
    Rc<ChanCell<T>>,
    PhantomData<C>,
);

/// The driving end of a wire. Not `Clone`.
pub struct Out<T: Copy, C: Clock = DefaultClock>(Rc<Cellf<T>>, PhantomData<C>);
/// The reading end of a wire. `Clone`, because fanout is free.
pub struct In<T: Copy, C: Clock = DefaultClock>(Rc<Cellf<T>>, PhantomData<C>);
/// The sending end of a channel. Not `Clone`.
pub struct Tx<T: Transaction, C: Clock = DefaultClock>(
    Rc<ChanCell<T>>,
    PhantomData<C>,
);
/// The receiving end of a channel. `Clone`.
pub struct Rx<T: Transaction, C: Clock = DefaultClock>(
    Rc<ChanCell<T>>,
    PhantomData<C>,
);

/// A pad: a pin driven from both sides, which is what a memory's data
/// lines are. A design does not drive one itself. It takes a pad among
/// its ports and passes it, untouched, to the foreign module that
/// does, so that the netlist has an `inout` running from the top level
/// to that module. The simulation carries nothing on it: the foreign
/// module's model in Rust stands in for the chip on the other side, and
/// a pad is only the wire a netlist needs. `Clone`, since it is a
/// name and not a driver.
pub struct Pad<T: Copy, C: Clock = DefaultClock>(PhantomData<(T, C)>);

impl<T: Copy, C: Clock> Clone for Pad<T, C> {
    fn clone(&self) -> Self {
        Pad(PhantomData)
    }
}

impl<T: Copy, C: Clock> Default for Pad<T, C> {
    fn default() -> Self {
        Pad(PhantomData)
    }
}

/// A pad, to pass to a unit that takes one.
pub fn pad<T: Copy, C: Clock>() -> Pad<T, C> {
    Pad::default()
}

impl<T: Copy, C: Clock> Clone for In<T, C> {
    fn clone(&self) -> Self {
        In(self.0.clone(), PhantomData)
    }
}
impl<T: Transaction, C: Clock> Clone for Rx<T, C> {
    fn clone(&self) -> Self {
        Rx(self.0.clone(), PhantomData)
    }
}

impl<T: Copy, C: Clock> Out<T, C> {
    /// Drive the wire. Combinational: what is driven this step is
    /// what the reading end sees this step.
    pub fn set(&self, v: impl Into<T>) {
        self.0 .0.set(v.into())
    }
}
impl<T: Copy, C: Clock> In<T, C> {
    /// Read the wire as it stands. A wire carries no promise about
    /// which process ran first, so a design that needs one puts a
    /// register in the way.
    pub fn get(&self) -> T {
        self.0 .0.get()
    }
}
impl<T: Transaction, C: Clock> Tx<T, C> {
    /// Offer a transaction: `valid` high and `data` this step, into
    /// the channel at the end of it. The sender asks `ready` first;
    /// sending into a channel with no room is the bug the handshake
    /// exists to prevent.
    ///
    /// One step is one offer. A channel has a single `valid` and a
    /// single `data`, so a second send in the same step would replace
    /// the first and lose a transaction; `ready`, which is the buffer
    /// as the edge left it, cannot say so, and both sends pass the
    /// check above. It is refused here instead. Two processes that
    /// share one end therefore arbitrate, as they must in hardware.
    pub fn send(&self, v: impl Into<T>) {
        assert!(self.ready().to_bool(), "send on a channel with no room");
        assert!(!self.0.offering(), "two sends on one channel in one step");
        if let Some(at) = self.0.unreg.get() {
            assert!(
                self.0.looked_at.get() != now(),
                "the unregistered channel made at {at} was looked at by its \
                 receiver before its sender ran in this step; put the \
                 sender first in the join that runs them (issue 1293)"
            );
        }
        let v = v.into();
        self.0.offered.set(v);
        self.0.offer_at.set(now());
        self.0.push.set(Some(v));
        commit(self.0.clone());
    }
    /// Whether the channel has room for an offer at this step: the
    /// backpressure, as the edge left it.
    pub fn ready(&self) -> Bit {
        Bit::from_bool(self.0.tail.get().is_none())
    }
    /// Offer a transaction until it is taken: the next edge of the
    /// channel's clock at which the channel has room, and the send in
    /// the step that edge begins, which puts it in at the end of that
    /// step. An event, like `C::rising()` and `until`, and the sender's
    /// side of [`Rx::wait`]: what follows it happens in that step, so a
    /// register set after it takes its value at the edge the
    /// transaction is taken (issue 755).
    ///
    /// The transaction is a closure, read at that edge as `until`
    /// reads its condition, and not an argument read where `put` is
    /// called: a walker that sets its address after one `put` calls
    /// the next in the same step, before the address has moved.
    ///
    /// It is `until(C::rising, || tx.ready().to_bool()).await` and then
    /// `tx.send(v())`, in that order.
    pub async fn put<V: Into<T>>(&self, v: impl FnOnce() -> V) {
        loop {
            rising::<C>().await;
            if self.ready().to_bool() {
                self.send(v());
                return;
            }
        }
    }
}
impl<T: Transaction, C: Clock> Rx<T, C> {
    /// The transaction at the channel's head, if any, left in place:
    /// `valid` and `data` as the edge left them, or, on an
    /// unregistered channel that is empty, as the sender offers them
    /// this step.
    pub fn peek(&self) -> Option<T> {
        self.0.front()
    }
    /// Wait for a transaction: the next edge of the channel's clock at
    /// which the channel holds one, and take it. An event, like
    /// `C::rising()` and `until`; state is read after it.
    pub async fn wait(&self) -> T {
        loop {
            rising::<C>().await;
            if let Some(v) = self.recv() {
                return v;
            }
        }
    }
    /// Take the transaction at the head, if any: `ready` high this
    /// step, the head gone at the end of it. One take per step.
    pub fn recv(&self) -> Option<T> {
        let buffered = self.0.head.get().is_some();
        let v = self.0.front()?;
        if self.0.pop.get() || self.0.through.get() {
            return None;
        }
        if buffered {
            self.0.pop.set(true);
        } else {
            self.0.through.set(true);
        }
        self.0.take_at.set(now());
        commit(self.0.clone());
        Some(v)
    }
    /// Take whatever is offered: whether a transaction was, and it,
    /// or the default when none. What a process that serves the
    /// channel every cycle asks, `peek().is_some()` and
    /// `recv().unwrap_or_default()` in one.
    pub fn take(&self) -> (bool, T) {
        match self.recv() {
            Some(v) => (true, v),
            None => (false, T::default()),
        }
    }
    /// The head's data, as the edge left it, or the default when there
    /// is none: what a process looks at before deciding to take.
    pub fn head(&self) -> T {
        self.0.front().unwrap_or_default()
    }
    /// Take the head only under a condition: `ready` is the condition,
    /// which is what a process that runs every cycle says when it can
    /// take a transaction only if it has somewhere to put it.
    pub fn recv_if(&self, c: impl Into<Bit>) -> Option<T> {
        if c.into().to_bool() {
            self.recv()
        } else {
            None
        }
    }
}

/// What every member of an interface can do. `split` consumes the member
/// and returns its two ends, so the `interface!` macro never has to know
/// whether a member is a wire or a channel.
pub trait Member {
    /// The end that drives: an `Out` for a wire, a `Tx` for a
    /// channel.
    type Driver;
    /// The end that reads: an `In`, or an `Rx`.
    type Reader;
    /// A member with nothing connected to it yet.
    fn new() -> Self;
    /// Take it apart into its two ends. It consumes the member, so
    /// neither end can be made twice.
    fn split(self) -> (Self::Driver, Self::Reader);
}

impl<T: Copy + Default, C: Clock> Member for Signal<T, C> {
    type Driver = Out<T, C>;
    type Reader = In<T, C>;
    fn new() -> Self {
        Signal(Rc::new(Cellf(Cell::new(T::default()))), PhantomData)
    }
    fn split(self) -> (Out<T, C>, In<T, C>) {
        (Out(self.0.clone(), PhantomData), In(self.0, PhantomData))
    }
}

impl<T: Transaction, C: Clock> Member for Chan<T, C> {
    type Driver = Tx<T, C>;
    type Reader = Rx<T, C>;
    fn new() -> Self {
        let cell = Rc::new(ChanCell::new(clk_of::<C>()));
        let weak: std::rc::Weak<dyn Reset> =
            Rc::downgrade(&cell) as std::rc::Weak<dyn Reset>;
        // The channels a run let go of are forgotten here, so the list
        // holds only the ones still held.
        clock::CHANS.with(|c| {
            let mut c = c.borrow_mut();
            c.retain(|w| w.strong_count() > 0);
            c.push(weak)
        });
        Chan(cell, PhantomData)
    }
    fn split(self) -> (Tx<T, C>, Rx<T, C>) {
        (Tx(self.0.clone(), PhantomData), Rx(self.0, PhantomData))
    }
}

/// Create a wire and get its two ends. The whole point.
pub fn signal<T: Copy + Default, C: Clock>() -> (Out<T, C>, In<T, C>) {
    Signal::<T, C>::new().split()
}

/// A wire held at `v` for good: what a unit of units passes a child
/// whose input it ties to a constant, as `self.child.run((a, tie(v)),
/// ..)` (issue 498).
///
/// Nothing else drives it, so the reading end sees `v` on every step.
/// In the parent's netlist it is a wire driven by the constant, joined
/// to the child's input. `v` is evaluated when the parent is lowered as
/// well as when it runs, so it is a constant: a literal, or a value
/// made from literals.
pub fn tie<T: Copy + Default, C: Clock>(v: T) -> In<T, C> {
    let (out, inp) = signal::<T, C>();
    out.set(v);
    inp
}

/// A struct of ports that can be made whole, with the struct the other
/// side holds: what `link::<B>()` makes (issue 498).
///
/// `B` is one side of a bundle of channels, a peripheral's say, and
/// `Host` the other, the same channels by the same names with each end
/// turned round. A unit of units makes both with one line, rather than
/// a `chan` per channel, and passes each on whole or a channel at a
/// time.
pub trait Link: Sized {
    /// The struct the other side holds.
    type Host;
    /// Both sides of a new bundle, as `chan` makes a channel's two
    /// ends.
    fn link() -> (Self::Host, Self);
}

/// A bundle made whole: the other side's struct, and `B` (issue 498).
/// Under `#[lower]`, `let (host, per) = link::<B>()` is a net per port
/// of `B`, each named for the net and the field.
pub fn link<B: Link>() -> (B::Host, B) {
    B::link()
}

/// Create a channel and get its two ends.
pub fn chan<T: Transaction, C: Clock>() -> (Tx<T, C>, Rx<T, C>) {
    Chan::<T, C>::new().split()
}

/// Create an unregistered channel and get its two ends (issue 1293):
/// what `#[unregistered]` on a `chan` in a unit of units makes.
///
/// It is a channel whose receiver sees an offer in the step it is made
/// while the buffer is empty, so a transaction crosses it in the same
/// cycle; `ready` is still the buffer as the edge left it. The receiver
/// has to run after the sender in the step: a receiver that looked at
/// the empty channel before its sender offered is refused with a panic
/// naming the line that made the channel.
#[track_caller]
pub fn chan_unregistered<T: Transaction, C: Clock>() -> (Tx<T, C>, Rx<T, C>) {
    let ch = Chan::<T, C>::new();
    ch.0.unreg.set(Some(std::panic::Location::caller()));
    ch.split()
}

// ---------------------------------------------------------------------
// State

/// A register. Interior mutability, so two processes of one unit may
/// both hold `&self` and still drive it. That is the repair for the
/// fact that two processes cannot both take `&mut self`.
///
/// A register is the cycle boundary, and its interface says so. `set`
/// is a drive and is plain: it states the next value. A read is the
/// value latched at the last edge: `get`, or the register itself in
/// an expression, `self.count + 1`, `self.count == 8`, `!self.busy`,
/// `x.set(self.count)`, since a register is `Copy` and has the
/// operators and conversions of its value. The cell lives as long as
/// the program, which is what lets a handle be a plain copy; a unit
/// makes its registers once.
pub struct Reg<T: Copy + 'static, C: Clock = DefaultClock>(
    &'static RegCell<T>,
    PhantomData<C>,
);

/// A second handle on the same register: what a testbench keeps to
/// read a unit's state while the unit runs, and what an expression
/// takes when it names the register.
impl<T: Copy + 'static, C: Clock> Clone for Reg<T, C> {
    fn clone(&self) -> Self {
        *self
    }
}
impl<T: Copy + 'static, C: Clock> Copy for Reg<T, C> {}

// The operators of the value, on the register: `self.count + 1` is
// `self.count.get() + 1`. The right operand of the value's operators
// takes a register too, through the conversions below.
macro_rules! reg_ops {
    ($($tr:ident $f:ident),*) => { $(
        impl<T, R, C> std::ops::$tr<R> for Reg<T, C>
        where
            T: Copy + 'static + std::ops::$tr<R>,
            C: Clock,
        {
            type Output = T::Output;
            fn $f(self, o: R) -> T::Output {
                std::ops::$tr::$f(self.get(), o)
            }
        }
    )* };
}
reg_ops!(
    Add add,
    Sub sub,
    BitAnd bitand,
    BitOr bitor,
    BitXor bitxor,
    Shl shl,
    Shr shr
);
impl<T: Copy + 'static + std::ops::Not, C: Clock> std::ops::Not for Reg<T, C> {
    type Output = T::Output;
    fn not(self) -> T::Output {
        !self.get()
    }
}
impl<T: Copy + 'static + PartialEq<R>, R, C: Clock> PartialEq<R> for Reg<T, C> {
    fn eq(&self, o: &R) -> bool {
        self.get() == *o
    }
}
impl<T: Copy + 'static + PartialOrd<R>, R, C: Clock> PartialOrd<R>
    for Reg<T, C>
{
    fn partial_cmp(&self, o: &R) -> Option<std::cmp::Ordering> {
        self.get().partial_cmp(o)
    }
}
impl<const N: usize, const L: usize, C: Clock>
    From<Reg<crate::types::U<N, L>, C>> for crate::types::U<N, L>
{
    fn from(r: Reg<crate::types::U<N, L>, C>) -> crate::types::U<N, L> {
        r.get()
    }
}
impl<C: Clock> From<Reg<Bit, C>> for Bit {
    fn from(r: Reg<Bit, C>) -> Bit {
        r.get()
    }
}
impl<C: Clock> From<Reg<Bit, C>> for bool {
    fn from(r: Reg<Bit, C>) -> bool {
        r.get().to_bool()
    }
}
impl<C: Clock> Reg<Bit, C> {
    /// The bit as a condition: `if self.busy.to_bool()`.
    pub fn to_bool(self) -> bool {
        self.get().to_bool()
    }
}
// A truth value on the left of a register of a bit: `ok & self.busy`.
macro_rules! bool_reg_ops {
    ($($tr:ident $f:ident),*) => { $(
        impl<C: Clock> std::ops::$tr<Reg<Bit, C>> for bool {
            type Output = Bit;
            fn $f(self, o: Reg<Bit, C>) -> Bit {
                std::ops::$tr::$f(self, o.get())
            }
        }
    )* };
}
bool_reg_ops!(BitAnd bitand, BitOr bitor, BitXor bitxor);

/// A wire a unit keeps as a field, for looking at: a `let` of the
/// loop that has a name in the trace as well as in the netlist. The
/// process drives it with `set` in the step and may read it back with
/// `get` in the same step. It is meant to be set before it is read: it
/// keeps the last value set, so a `get` before the step's `set` gives
/// the previous step's value, which the netlist's wire would not. In the
/// netlist it is the wire the `let` would have been; in a waveform
/// it shows under the unit's name like a register, which is what an
/// internal signal needs to be seen without a port for it.
pub struct Wire<T: Copy, C: Clock = DefaultClock>(Rc<Cellf<T>>, PhantomData<C>);

impl<T: Copy, C: Clock> Clone for Wire<T, C> {
    fn clone(&self) -> Self {
        Wire(self.0.clone(), PhantomData)
    }
}

impl<T: Copy + Default, C: Clock> Default for Wire<T, C> {
    fn default() -> Self {
        Wire(Rc::new(Cellf(Cell::new(T::default()))), PhantomData)
    }
}

impl<T: Copy, C: Clock> Wire<T, C> {
    /// Drive it, combinationally, as an output port is driven.
    pub fn set(&self, v: impl Into<T>) {
        self.0 .0.set(v.into())
    }
    /// Read it as it stands this step.
    pub fn get(&self) -> T {
        self.0 .0.get()
    }
}

/// What a register holds: the latched value and the pending drive.
struct RegCell<T: Copy> {
    cur: Cell<T>,
    next: Cell<Option<T>>,
    /// What the register held before the first edge, and what a reset
    /// puts back. Kept rather than assumed zero so that the value
    /// `Reg::new` was given is the one a reset restores.
    init: T,
    /// The clock and edge the register latches on: those of the
    /// process that last drove it, and its own clock's rising edge
    /// before anything has. The reset puts it back at that edge.
    edge: Cell<(clock::Clk, Edge)>,
}

/// A drive scheduled for the end of the step.
trait Commit {
    fn apply(&self);
}

/// A register as the reset sees it: every one, driven or not.
trait Reset {
    /// Go back to the first value if the register latches at step `t`.
    fn reset_at(&self, t: u64);
}

impl<T: Copy> Reset for RegCell<T> {
    fn reset_at(&self, t: u64) {
        let (clk, edge) = self.edge.get();
        if clk.edge_at(t, edge) && !self.answers_own_reset() {
            self.next.take();
            self.cur.set(self.init);
        }
    }
}

impl<T: Copy + Default> Reset for ChanCell<T> {
    fn reset_at(&self, t: u64) {
        if self.clk.edge_at(t, Edge::Rising) {
            self.empty();
        }
    }
}

impl<T: Copy> RegCell<T> {
    /// Whether the register's unit answers the reset in its own body,
    /// so that the run's reset leaves it alone (issue 878).
    fn answers_own_reset(&self) -> bool {
        let at = self as *const RegCell<T> as usize;
        clock::OWN_RESET.with(|o| o.borrow().contains(&at))
    }
}

impl<T: Copy> Commit for RegCell<T> {
    fn apply(&self) {
        // A reset wins over the drive, and takes effect at the edge
        // rather than the moment it is asserted, which is what the
        // netlist's `if (rst)` inside the clocked block does. The
        // drive is still taken off the cell, so a register does not
        // latch a stale value on the edge after the reset.
        if reset() && !self.answers_own_reset() {
            self.next.take();
            self.cur.set(self.init);
            return;
        }
        if let Some(v) = self.next.take() {
            self.cur.set(v)
        }
    }
}

impl<T: Copy + Default + 'static, C: Clock> Default for Reg<T, C> {
    fn default() -> Self {
        Reg::new(T::default())
    }
}

/// `N` registers of one type, for a unit whose state grows with a
/// count it takes as a const parameter: a priority per source, an
/// occupancy per input. `self.prio[i]` is the `i`-th, a [`Reg`] like
/// any other, and in a lowered body `i` is a number or a loop's
/// variable. The netlist and the trace name them `prio_0` to
/// `prio_{N-1}`. A type of its own rather than `[Reg<T>; N]`, since a
/// unit is `Default` and the standard library has no `Default` for an
/// array of a generic length; see the probe `probe_array_default`
/// (issue 594).
pub struct Regs<T: Copy + 'static, const N: usize, C: Clock = DefaultClock>(
    pub [Reg<T, C>; N],
);

impl<T: Copy + Default + 'static, const N: usize, C: Clock> Default
    for Regs<T, N, C>
{
    fn default() -> Self {
        Regs(std::array::from_fn(|_| Reg::default()))
    }
}

impl<T: Copy + 'static, const N: usize, C: Clock> std::ops::Index<usize>
    for Regs<T, N, C>
{
    type Output = Reg<T, C>;
    fn index(&self, i: usize) -> &Reg<T, C> {
        &self.0[i]
    }
}

/// `N` child units of one type as one field, for a unit of units whose
/// children are a count it takes as a const parameter: the nodes of a
/// lattice, the lanes of a datapath. The children run with
/// [`join_all`] over [`Units::iter_mut`], each given its ends by its
/// index, and the lowering unrolls that join into an instance per
/// child, `name_0` to `name_{N-1}`. A type of its own rather than
/// `[T; N]`, since a unit is `Default` and an array of a generic
/// length has no `Default` (issue 635; see `probe_array_default`).
pub struct Units<T, const N: usize>(pub [T; N]);

impl<T: Default, const N: usize> Default for Units<T, N> {
    fn default() -> Self {
        Units(std::array::from_fn(|_| T::default()))
    }
}

impl<T, const N: usize> Units<T, N> {
    /// Each child, mutably and all at once, in index order, which is
    /// what a join of their runs needs.
    pub fn iter_mut(&mut self) -> std::slice::IterMut<'_, T> {
        self.0.iter_mut()
    }
}

impl<T, const N: usize> std::ops::Index<usize> for Units<T, N> {
    type Output = T;
    fn index(&self, i: usize) -> &T {
        &self.0[i]
    }
}

/// `N` ends of one kind, each handed out once, by its index: what
/// [`chans`] and [`signals`] give, so that a join of `N` children can
/// give child `i` the ends at `i`, or at a neighbour's index, inside a
/// closure. Taking an end twice is a wiring mistake and panics
/// (issue 635).
pub struct Ends<E, const N: usize>([Option<E>; N]);

/// An array of ends, a unit's array port say, handed out once by index
/// like the ends [`chans`] makes.
impl<E, const N: usize> From<[E; N]> for Ends<E, N> {
    fn from(a: [E; N]) -> Self {
        Ends(a.map(Some))
    }
}

impl<E, const N: usize> Ends<E, N> {
    /// The end at `i`, which is then gone.
    pub fn take(&mut self, i: usize) -> E {
        match self.0.get_mut(i).and_then(Option::take) {
            Some(e) => e,
            None => panic!("end {i} of {N} taken twice, or out of range"),
        }
    }
}

/// `N` channels, as their sending ends and their receiving ends, each
/// handed out once by index.
#[allow(clippy::type_complexity)]
pub fn chans<T: Transaction, C: Clock, const N: usize>(
) -> (Ends<Tx<T, C>, N>, Ends<Rx<T, C>, N>) {
    let mut tx: [Option<Tx<T, C>>; N] = std::array::from_fn(|_| None);
    let mut rx: [Option<Rx<T, C>>; N] = std::array::from_fn(|_| None);
    for i in 0..N {
        let (t, r) = chan::<T, C>();
        tx[i] = Some(t);
        rx[i] = Some(r);
    }
    (Ends(tx), Ends(rx))
}

/// `N` wires, as their driving ends and their reading ends, each
/// handed out once by index.
#[allow(clippy::type_complexity)]
pub fn signals<T: Copy + Default, C: Clock, const N: usize>(
) -> (Ends<Out<T, C>, N>, Ends<In<T, C>, N>) {
    let mut o: [Option<Out<T, C>>; N] = std::array::from_fn(|_| None);
    let mut n: [Option<In<T, C>>; N] = std::array::from_fn(|_| None);
    for i in 0..N {
        let (a, b) = signal::<T, C>();
        o[i] = Some(a);
        n[i] = Some(b);
    }
    (Ends(o), Ends(n))
}

impl<T: Copy + 'static, C: Clock> Reg<T, C> {
    /// A register holding `v` before the first edge: its reset
    /// value, since nothing else sets one.
    ///
    /// A lowered unit's netlist takes this from the unit's `Default`:
    /// the generated `lowered` builds one and reads each register
    /// before any edge, at every depth (issue 890). A run whose instance
    /// is built some other way says its value again with
    /// [`Lowered::init_reg`](crate::netlist::Lowered::init_reg) on the
    /// top, as it says a memory's first words with
    /// [`Lowered::init`](crate::netlist::Lowered::init); without that
    /// the netlist starts the register where `Default` does (issue 359).
    pub fn new(v: impl Into<T>) -> Self {
        let v = v.into();
        let cell: &'static RegCell<T> = Box::leak(Box::new(RegCell {
            cur: Cell::new(v),
            next: Cell::new(None),
            init: v,
            edge: Cell::new((clk_of::<C>(), Edge::Rising)),
        }));
        clock::REGS.with(|r| r.borrow_mut().push(cell));
        Reg(cell, PhantomData)
    }

    /// Read the register: the value latched at the last edge. Plain,
    /// because reading is not waiting; the wait is the edge the process
    /// made before it, `C::rising()`, a channel's `wait`, or `until`.
    pub fn get(&self) -> T {
        self.0.cur.get()
    }

    /// Drive the next value. Plain, and deferred: the register takes it
    /// at the end of the step, so a read after a drive in the same
    /// iteration still sees the value the edge latched, as in hardware.
    pub fn set(&self, v: impl Into<T>) {
        self.0.next.set(Some(v.into()));
        if let Some(e) = clock::EDGE.with(|e| e.get()) {
            self.0.edge.set(e);
        }
        commit_static(self.0);
    }

    /// A predicated drive: a multiplexer on the enable, not a branch.
    pub fn set_if(&self, pred: impl Into<Bit>, v: impl Into<T>) {
        if pred.into().to_bool() {
            self.set(v)
        }
    }
}

// ---------------------------------------------------------------------
// Control flow on a signal

/// The multiplexer. Both arms exist in the hardware; the condition picks.
pub fn mux<T: Copy>(c: impl Into<Bit>, a: T, b: T) -> T {
    if c.into().to_bool() {
        a
    } else {
        b
    }
}

// ---------------------------------------------------------------------
// Units

/// Marker: a struct that is an interface.
pub trait Bus {}

/// A unit. Inputs and outputs are type parameters rather than
/// associated types, so one struct may implement this more than once
/// with different shapes. Synthesis calls `run`; a unit with several
/// processes starts one `async fn` per process and joins them.
#[allow(async_fn_in_trait)]
pub trait Unit<In, Out> {
    /// The unit's behaviour: a loop that waits for an edge, reads,
    /// and drives. It is given its ports and never returns, because
    /// hardware does not stop.
    async fn run(&mut self, inputs: In, outputs: Out);
}

/// A named build. It names the top unit as well as filling it, so it is
/// the whole of what `main` needs. A design with sub-configurations
/// names them as associated types of its own.
pub trait Config {
    /// The unit at the top of this build, which has no ports of its
    /// own: everything it needs is inside it.
    type Top: Unit<(), ()> + Default;
    /// What this build is called, for the netlists and files it
    /// produces.
    const NAME: &'static str;
    /// The top unit, built from its `Default`. A design that needs
    /// anything else overrides this; most do not, because a register's
    /// default is its reset value and a socket's is its implementation.
    fn top() -> Self::Top {
        Default::default()
    }
}

/// Declare a build. Writes the config type, its design-specific
/// configuration impl, and its `Config` impl, so a build is one item.
///
/// ```ignore
/// config! { Fpga: TopConfig for Top<Fpga> {
///     type Filter = SixteenTaps;
///     const CLK_HZ: u64 = 100_000_000;
/// } }
/// ```
///
/// The body is spliced into `impl $design for $name` unchanged, so it is
/// ordinary associated items and the macro never has to parse them.
#[macro_export]
macro_rules! config {
    ($name:ident : $design:ident for $top:ty { $($body:tt)* }) => {
        #[derive(Default)]
        pub struct $name;
        impl $design for $name { $($body)* }
        impl $crate::comp::Config for $name {
            type Top = $top;
            const NAME: &'static str = stringify!($name);
        }
    };
}

/// A memory: `N` words written on the edge of `C` and read by address
/// with no wait, the way a dual-port RAM's read port is asynchronous.
/// The write is a drive, like [`Reg::set`]; the read is a wire. A
/// memory read from another clock domain is legal in the hardware and
/// safe only under a discipline the type system does not check, which
/// is what an asynchronous FIFO's pointers are for.
pub struct Mem<T: Copy, const N: usize, C: Clock = DefaultClock>(
    Rc<MemCell<T>>,
    PhantomData<C>,
);

/// On the heap, so a large memory is not built on the stack.
struct MemCell<T: Copy> {
    words: Vec<Cell<T>>,
    next: Cell<Option<(usize, T)>>,
}

impl<T: Copy> MemCell<T> {
    /// Whether the memory's unit answers the reset in its own body, so
    /// that the run's reset leaves its writes alone (issue 966).
    fn answers_own_reset(&self) -> bool {
        let at = self as *const MemCell<T> as usize;
        clock::OWN_RESET.with(|o| o.borrow().contains(&at))
    }
}

impl<T: Copy> Commit for MemCell<T> {
    fn apply(&self) {
        // A write under reset is dropped, as a register's drive is: a
        // unit held in reset changes nothing, and the netlist puts the
        // write in the branch out of reset (issue 877). The words are
        // kept, since a reset is not a reload. A unit that answers the
        // reset itself has no such branch, so its writes are its body's
        // to make, as its registers' drives are (issue 966).
        if reset() && !self.answers_own_reset() {
            self.next.take();
            return;
        }
        if let Some((a, v)) = self.next.take() {
            self.words[a].set(v)
        }
    }
}

impl<T: Copy + Default + 'static, const N: usize, C: Clock> Default
    for Mem<T, N, C>
{
    fn default() -> Self {
        Mem(
            Rc::new(MemCell {
                words: (0..N).map(|_| Cell::new(T::default())).collect(),
                next: Cell::new(None),
            }),
            PhantomData,
        )
    }
}

/// A second handle on the same memory: what a testbench keeps to read
/// a register file or a data memory while the unit runs.
impl<T: Copy, const N: usize, C: Clock> Clone for Mem<T, N, C> {
    fn clone(&self) -> Self {
        Mem(self.0.clone(), PhantomData)
    }
}

impl<T: Copy + Default + 'static, const N: usize, C: Clock> Mem<T, N, C> {
    /// A memory with its first words given: a program, a table. What
    /// a ROM is at elaboration, and what a testbench loads.
    pub fn with(words: &[T]) -> Self {
        let m = Self::default();
        for (i, w) in words.iter().enumerate().take(N) {
            m.0.words[i].set(*w);
        }
        m
    }
}

/// One word of a memory, addressed: what [`Mem::at`] gives out and a
/// predicated drive lands on, so `when!` and `case!` write a memory as
/// they write a register, `self.m.at(addr) <= value`.
pub struct Slot<T: Copy>(Rc<MemCell<T>>, usize);

impl<T: Copy + 'static> Slot<T> {
    /// Drive the word. Plain and deferred, like a register drive.
    ///
    /// An address past the end is refused here, when the write
    /// happens, as the netlist refuses it: VHDL indexes the array as
    /// written and nvc stops on an index out of range. The runtime
    /// used to wrap it, so a run and Verilator agreed on a word the
    /// hardware never had (issue 556). A predicated write whose
    /// predicate is low never gets here, as the netlist's `if` never
    /// indexes.
    #[track_caller]
    pub fn set(&self, v: impl Into<T>) {
        let n = self.0.words.len();
        assert!(
            self.1 < n,
            "a write to word {} of a memory of {n} words: past the end, \
             which the netlist refuses too (issue 556)",
            self.1
        );
        // One write a step, since the netlist gives a memory one write
        // port, which is what lets it be a RAM. A second used to
        // replace the first with nothing said, so a unit that wrote two
        // words in a cycle ran as if it wrote one (issue 808).
        if let Some((first, _)) = self.0.next.get() {
            panic!(
                "a second write to a memory of {n} words in one step, to \
                 word {} after word {first}: a memory has one write port \
                 (issue 808)",
                self.1
            );
        }
        self.0.next.set(Some((self.1, v.into())));
        commit(self.0.clone());
    }
    /// Drive the word only if the condition holds, which is a write
    /// enable on the memory's port.
    pub fn set_if(&self, pred: impl Into<Bit>, v: impl Into<T>) {
        if pred.into().to_bool() {
            self.set(v)
        }
    }
}

impl<T: Copy + 'static, const N: usize, C: Clock> Mem<T, N, C> {
    /// The word at an address, as a drive's target.
    pub fn at(&self, addr: impl Into<usize>) -> Slot<T> {
        Slot(self.0.clone(), addr.into())
    }
    /// The write port. Plain and deferred, like a register drive; one
    /// write per step, which is what one port is, and a second in the
    /// same step panics rather than replacing the first (issue 808).
    #[track_caller]
    pub fn write(&self, addr: impl Into<usize>, v: impl Into<T>) {
        self.at(addr).set(v)
    }
    /// The read port. Plain, like a wire, and as many reads as a cycle
    /// wants: a register file reads two.
    ///
    /// An address past the end is refused, as the netlist refuses it:
    /// the read is a wire the netlist evaluates whenever its address
    /// changes, used or not, and nvc stops on an index out of range.
    /// The runtime used to wrap it (issue 556).
    #[track_caller]
    pub fn read(&self, addr: impl Into<usize>) -> T {
        let a = addr.into();
        assert!(
            a < N,
            "a read of word {a} of a memory of {N} words: past the end, \
             which the netlist refuses too (issue 556)"
        );
        self.0.words[a].get()
    }
}

// ---------------------------------------------------------------------
// Parallelism

/// Run two processes concurrently. A unit does not terminate, so this
/// completes only if both do.
pub struct Join2<A, B> {
    a: A,
    b: B,
    da: bool,
    db: bool,
    wa: Waker,
    wb: Waker,
}

/// Run two processes concurrently, as one. Units are joined with
/// this, and joins nest, so a design of any number of units is one
/// future the executor steps.
pub fn join2<A: Future<Output = ()>, B: Future<Output = ()>>(
    a: A,
    b: B,
) -> Join2<A, B> {
    Join2 {
        a,
        b,
        da: false,
        db: false,
        wa: process(),
        wb: process(),
    }
}

impl<A: Future<Output = ()>, B: Future<Output = ()>> Future for Join2<A, B> {
    type Output = ();
    fn poll(self: Pin<&mut Self>, _cx: &mut Context<'_>) -> Poll<()> {
        // Safety: neither field is moved out, and `self` is pinned.
        let t = unsafe { self.get_unchecked_mut() };
        // Each side is a process of its own, so each gets its own edges.
        let (mut ca, mut cb) =
            (Context::from_waker(&t.wa), Context::from_waker(&t.wb));
        if !t.da
            && unsafe { Pin::new_unchecked(&mut t.a) }
                .poll(&mut ca)
                .is_ready()
        {
            t.da = true
        }
        if !t.db
            && unsafe { Pin::new_unchecked(&mut t.b) }
                .poll(&mut cb)
                .is_ready()
        {
            t.db = true
        }
        if t.da && t.db {
            Poll::Ready(())
        } else {
            Poll::Pending
        }
    }
}

/// Run every process in an iterator concurrently, for an array of
/// instances. Polls all of them each cycle, because a process loops and
/// a sequential join would never reach the second one.
pub async fn join_all<F: Future<Output = ()>>(fs: impl IntoIterator<Item = F>) {
    let mut fs: Vec<Pin<Box<F>>> = fs.into_iter().map(Box::pin).collect();
    let mut done = vec![false; fs.len()];
    let ws: Vec<Waker> = fs.iter().map(|_| process()).collect();
    std::future::poll_fn(|_cx| {
        for (i, f) in fs.iter_mut().enumerate() {
            let mut c = Context::from_waker(&ws[i]);
            if !done[i] && f.as_mut().poll(&mut c).is_ready() {
                done[i] = true
            }
        }
        if done.iter().all(|d| *d) {
            Poll::Ready(())
        } else {
            Poll::Pending
        }
    })
    .await
}

/// Several waits at once. `parallel!(a, b, ..)` polls every future each
/// step and completes when all have, with their outputs as a tuple. Two
/// waits inside it share an edge, and the executor knows it: a wait
/// polled inside a group after another wait of the group has crossed
/// the edge is free. The same two waits written one after the other are
/// two edges, because every `.await` is a cycle boundary and a group is
/// the one way to say that two are not.
///
/// `join2` and `join_all` are the process-level counterpart: they give
/// each child its own process. `parallel!` stays in one.
#[macro_export]
macro_rules! parallel {
    ($($f:expr),+ $(,)?) => {
        $crate::comp::Join(($($crate::comp::MaybeDone::Pending($f),)+))
    };
}

/// One future inside a [`Join`]: still running, finished with its
/// output held, or its output already taken.
pub enum MaybeDone<F: Future> {
    /// Still running.
    Pending(F),
    /// Finished, with its output waiting to be collected.
    Done(F::Output),
    /// Finished, and its output already collected.
    Taken,
}

impl<F: Future> MaybeDone<F> {
    /// Poll if still pending. Returns whether the output is ready.
    fn poll(self: Pin<&mut Self>, cx: &mut Context<'_>) -> bool {
        // Safety: the pending future is never moved once polled here.
        let this = unsafe { self.get_unchecked_mut() };
        if let MaybeDone::Pending(f) = this {
            match unsafe { Pin::new_unchecked(f) }.poll(cx) {
                Poll::Ready(v) => *this = MaybeDone::Done(v),
                Poll::Pending => return false,
            }
        }
        true
    }
    fn take(self: Pin<&mut Self>) -> F::Output {
        let this = unsafe { self.get_unchecked_mut() };
        match std::mem::replace(this, MaybeDone::Taken) {
            MaybeDone::Done(v) => v,
            _ => panic!("parallel!: output taken before it was ready"),
        }
    }
}

/// The future `parallel!` builds: a tuple of [`MaybeDone`].
pub struct Join<T>(pub T);

macro_rules! impl_join {
    ($($F:ident $i:tt),+) => {
        impl<$($F: Future),+> Future for Join<($(MaybeDone<$F>,)+)> {
            type Output = ($($F::Output,)+);
            fn poll(
                self: Pin<&mut Self>,
                cx: &mut Context<'_>,
            ) -> Poll<Self::Output> {
                // Safety: the tuple is never moved out while pinned.
                let t = unsafe { &mut self.get_unchecked_mut().0 };
                let saved = enter_group();
                let mut all = true;
                $( all &= unsafe { Pin::new_unchecked(&mut t.$i) }.poll(cx); )+
                leave_group(saved);
                if all {
                    Poll::Ready((
                        $( unsafe { Pin::new_unchecked(&mut t.$i) }.take(), )+
                    ))
                } else {
                    Poll::Pending
                }
            }
        }
    };
}
impl_join!(A 0, B 1);
impl_join!(A 0, B 1, C 2);
impl_join!(A 0, B 1, C 2, D 3);
impl_join!(A 0, B 1, C 2, D 3, E 4);
impl_join!(A 0, B 1, C 2, D 3, E 4, G 5);

// ---------------------------------------------------------------------
// The clock edge

/// The prototype's time. One poll of the top unit is one tick, and each
/// clock has a rising edge at the ticks its period and phase say and a
/// falling edge half a period later. Every wait is built from [`Tick`]:
/// a rising or falling edge of a named clock, an operator's cycle in
/// the clock its process is in, and the waits built on those, a
/// channel's `wait` and `until`.
///
/// A process waits for an event and then reads state; reads are plain.
/// Every `.await` is a cycle boundary: a process that has crossed an
/// edge at this step cannot cross it again, so a second wait written
/// after a first waits for the next edge. Waits that share one edge are
/// written inside `parallel!`, and that is the one case
/// the executor treats specially: once one wait of the group has
/// crossed the edge at this step, the others in the group are free,
/// each once. Drives are deferred to the end of the step, so a read
/// after a drive still sees what the edge latched. Processes are told
/// apart by their waker, which [`join2`] and [`join_all`] give each
/// child fresh. A process is in the domain of the last edge it crossed;
/// the executor does not check that it stays there, and state of
/// another domain read other than through `ChanCdc` in `txhdl_parts`
/// (issue 1017) is a hazard the prototype
/// runs rather than refuses.
mod clock {
    use std::any::TypeId;
    use std::cell::{Cell, RefCell};
    use std::collections::HashMap;

    /// A clock as the executor sees it.
    #[derive(Clone, Copy, PartialEq)]
    pub struct Clk {
        pub id: TypeId,
        pub period: u64,
        pub phase: u64,
    }
    impl Clk {
        pub fn edge_at(&self, t: u64, e: super::Edge) -> bool {
            let at = match e {
                super::Edge::Rising => self.phase,
                super::Edge::Falling => self.phase + self.period / 2,
            };
            t >= at && (t - at).is_multiple_of(self.period)
        }
    }
    /// What the executor knows of a process: the clock it is in and the
    /// last time step it crossed an edge of it.
    #[derive(Clone, Copy)]
    pub struct Proc {
        pub clk: Clk,
        pub edge: u64,
    }

    thread_local! {
        pub static TIME: Cell<u64> = const { Cell::new(0) };
        pub static NEXT: Cell<usize> = const { Cell::new(1) };
        /// Whether the reset is asserted. One for the design, as the
        /// default clock is one clock for the design; a register takes
        /// its initial value back at the next edge while it is set.
        pub static RESET: Cell<bool> = const { Cell::new(false) };
        /// How many `parallel!` groups are being polled.
        pub static PARALLEL: Cell<u32> = const { Cell::new(0) };
        /// The step at which the innermost group crossed its edge.
        pub static GROUP_EDGE: Cell<Option<u64>> = const { Cell::new(None) };
        pub static PROCS: RefCell<HashMap<usize, Proc>> =
            RefCell::new(HashMap::new());
        /// Per process and wait: the last step it completed at, so a
        /// wait in a group completes once per edge.
        pub static DONE: RefCell<HashMap<(usize, usize), u64>> =
            RefCell::new(HashMap::new());
        /// Drives scheduled this step, applied when it ends.
        pub static COMMITS: RefCell<Vec<std::rc::Rc<dyn super::Commit>>> =
            RefCell::new(Vec::new());
        pub static COMMITS_STATIC: RefCell<Vec<&'static dyn super::Commit>> =
            RefCell::new(Vec::new());
        /// Every register made, for the reset, which reaches a register
        /// whether or not anything drives it at the edge (issue 727).
        pub static REGS: RefCell<Vec<&'static dyn super::Reset>> =
            RefCell::new(Vec::new());
        /// The registers and memories whose unit answers the reset
        /// itself, by their cells: the reset leaves them to the unit's
        /// body (issues 878 and 966).
        pub static OWN_RESET: RefCell<std::collections::HashSet<usize>> =
            RefCell::new(std::collections::HashSet::new());
        /// Every channel still held, for the same reason: a reset
        /// empties it whether or not anything sends or takes in the
        /// step (issue 729).
        pub static CHANS: RefCell<Vec<std::rc::Weak<dyn super::Reset>>> =
            RefCell::new(Vec::new());
        /// The clock and edge the process running now last crossed:
        /// what a register it drives latches on.
        pub static EDGE: Cell<Option<(Clk, super::Edge)>> =
            const { Cell::new(None) };
        /// The trace sink, told the step number when a step ends.
        pub static TRACER: RefCell<Option<Box<dyn FnMut(u64)>>> =
            RefCell::new(None);
    }
}

/// Schedule a drive for the end of the step.
fn commit(c: Rc<dyn Commit>) {
    clock::COMMITS.with(|v| v.borrow_mut().push(c))
}
/// A register's drive: its cell lives as long as the program.
fn commit_static(c: &'static dyn Commit) {
    clock::COMMITS_STATIC.with(|v| v.borrow_mut().push(c))
}

/// Enter a `parallel!` group for one poll. Returns what to hand back to
/// `leave_group`.
fn enter_group() -> Option<u64> {
    clock::PARALLEL.with(|p| p.set(p.get() + 1));
    clock::GROUP_EDGE.with(|g| g.replace(None))
}
fn leave_group(saved: Option<u64>) {
    clock::PARALLEL.with(|p| p.set(p.get() - 1));
    clock::GROUP_EDGE.with(|g| g.set(saved));
}

fn clk_of<C: Clock>() -> clock::Clk {
    clock::Clk {
        id: std::any::TypeId::of::<C>(),
        period: C::PERIOD,
        phase: C::PHASE,
    }
}

/// The current time step. For testbenches and traces.
pub fn now() -> u64 {
    clock::TIME.with(|t| t.get())
}

/// A wait for a clock edge: rising or falling, of a named clock, or,
/// for an operator's cycle, the rising edge of whatever clock the
/// process is in.
pub struct Tick {
    clk: Option<clock::Clk>,
    edge: Edge,
}

/// One cycle of the process's clock, unconditionally. Operators and
/// `cycles(n)` use this.
pub fn tick() -> Tick {
    Tick {
        clk: None,
        edge: Edge::Rising,
    }
}

/// The next rising edge of clock `C`. The wait a process makes once
/// per iteration before it reads state; `C::rising()` is the same.
pub fn rising<C: Clock>() -> Tick {
    Tick {
        clk: Some(clk_of::<C>()),
        edge: Edge::Rising,
    }
}

/// The next falling edge of clock `C`; `C::falling()` is the same.
pub fn falling<C: Clock>() -> Tick {
    Tick {
        clk: Some(clk_of::<C>()),
        edge: Edge::Falling,
    }
}

/// The next edge, of the kind `edge` makes, at which `cond` holds:
/// `until(C::rising, || ..)` or `until(C::falling, || ..)`. The
/// condition reads state, plainly, and is asked once per edge.
pub async fn until(edge: impl Fn() -> Tick, mut cond: impl FnMut() -> bool) {
    loop {
        edge().await;
        if cond() {
            return;
        }
    }
}

impl Future for Tick {
    type Output = ();
    fn poll(self: Pin<&mut Self>, cx: &mut Context<'_>) -> Poll<()> {
        let p = cx.waker().data() as usize;
        let key = &*self as *const Tick as usize;
        let now = now();
        let proc_ = clock::PROCS.with(|m| m.borrow().get(&p).copied());
        // An operator's cycle is in the process's own clock; a process
        // that has crossed no edge yet is in the default clock.
        let clk = self
            .clk
            .or(proc_.map(|q| q.clk))
            .unwrap_or_else(clk_of::<DefaultClock>);
        let crossed = proc_
            .map(|q| q.clk == clk && q.edge == now)
            .unwrap_or(false);
        let grouped = clock::PARALLEL.with(|g| g.get()) > 0;
        if !crossed && clk.edge_at(now, self.edge) {
            clock::PROCS.with(|m| {
                m.borrow_mut().insert(p, clock::Proc { clk, edge: now })
            });
            if grouped {
                clock::GROUP_EDGE.with(|g| g.set(Some(now)));
            }
            clock::DONE.with(|d| d.borrow_mut().insert((p, key), now));
            clock::EDGE.with(|e| e.set(Some((clk, self.edge))));
            return Poll::Ready(());
        }
        // Inside a group whose edge was crossed at this step, the other
        // waits of the group complete at it too, each once.
        let group_here =
            grouped && clock::GROUP_EDGE.with(|g| g.get()) == Some(now);
        let fresh =
            clock::DONE.with(|d| d.borrow().get(&(p, key)) != Some(&now));
        if group_here && crossed && fresh {
            clock::DONE.with(|d| d.borrow_mut().insert((p, key), now));
            clock::EDGE.with(|e| e.set(Some((clk, self.edge))));
            return Poll::Ready(());
        }
        Poll::Pending
    }
}

/// A process started at this step's edge of `C`: an invocation of a
/// pipeline, whose first wait is then the next edge and not this one.
pub(crate) fn process_in<C: Clock>() -> Waker {
    let w = process();
    let p = w.data() as usize;
    let clk = clk_of::<C>();
    clock::PROCS
        .with(|m| m.borrow_mut().insert(p, clock::Proc { clk, edge: now() }));
    w
}

/// A waker that names a process. It never wakes anything, because the
/// executor polls everything every cycle; its data is the process id.
fn process() -> Waker {
    fn nop(_: *const ()) {}
    fn clone(p: *const ()) -> RawWaker {
        RawWaker::new(p, &VT)
    }
    static VT: RawWakerVTable = RawWakerVTable::new(clone, nop, nop, nop);
    let id = clock::NEXT.with(|n| {
        let i = n.get();
        n.set(i + 1);
        i
    });
    unsafe { Waker::from_raw(RawWaker::new(id as *const (), &VT)) }
}

/// End the step: apply every drive scheduled in it, then advance time.
fn advance() {
    let drives = clock::COMMITS.with(|c| std::mem::take(&mut *c.borrow_mut()));
    for d in drives {
        d.apply()
    }
    let drives =
        clock::COMMITS_STATIC.with(|c| std::mem::take(&mut *c.borrow_mut()));
    for d in drives {
        d.apply()
    }
    // While the reset is asserted, every register whose edge this is
    // goes back, whether or not its process drove it: the netlist's
    // `if (rst)` is in every clocked block, around every enable
    // (issue 727).
    let t = now();
    if reset() {
        clock::REGS.with(|r| r.borrow().iter().for_each(|c| c.reset_at(t)));
        // And every channel empties at its edge, a channel no longer
        // held being forgotten (issue 729).
        clock::CHANS.with(|c| {
            c.borrow_mut().retain(|w| match w.upgrade() {
                Some(c) => {
                    c.reset_at(t);
                    true
                }
                None => false,
            })
        });
    }
    clock::TRACER.with(|tr| {
        if let Some(f) = tr.borrow_mut().as_mut() {
            f(t)
        }
    });
    clock::TIME.with(|t| t.set(t.get() + 1))
}

// ---------------------------------------------------------------------
// Driving a design

/// Run a future for a number of time steps: one poll per step. Returns
/// whether it completed, which a unit never does, because a unit loops.
/// A step is a tick, so with the default clock, of period 2, a cycle
/// is two steps.
pub fn run_for<F: Future<Output = ()>>(f: F, steps: usize) -> bool {
    let mut f = Box::pin(f);
    let w = process();
    let mut cx = Context::from_waker(&w);
    for _ in 0..steps {
        let done = f.as_mut().poll(&mut cx).is_ready();
        advance();
        if done {
            return true;
        }
    }
    false
}

/// One step.
pub fn step<F: Future<Output = ()>>(f: F) -> bool {
    run_for(f, 1)
}

/// One step with no process: the drives made so far commit. What a
/// value-level example calls between a send and a receive, since a
/// channel, like a register, shows a drive at the next edge.
pub fn settle() {
    advance()
}

/// A design being run one time step at a time, so a testbench can look
/// at its wires between steps. Clone the reading ends you want to watch
/// before starting it, because starting it borrows the top.
pub struct Running<F: Future<Output = ()>> {
    f: Pin<Box<F>>,
    w: Waker,
    done: bool,
}

impl<F: Future<Output = ()>> Running<F> {
    /// Take a design, joined into one future, and hold it ready to
    /// be stepped.
    pub fn new(f: F) -> Self {
        Running {
            f: Box::pin(f),
            w: process(),
            done: false,
        }
    }

    /// Run the current tick, then advance. Returns whether the design
    /// has finished, which a unit never does.
    pub fn step(&mut self) -> bool {
        if self.done {
            return true;
        }
        let mut cx = Context::from_waker(&self.w);
        self.done = self.f.as_mut().poll(&mut cx).is_ready();
        advance();
        self.done
    }

    /// One cycle of the default clock: its period in ticks.
    pub fn cycle(&mut self) -> bool {
        for _ in 0..DefaultClock::PERIOD {
            if self.step() {
                return true;
            }
        }
        false
    }
}

/// Elaborate the design a configuration names and run it for a number
/// of time steps, which is enough for a `main` to reach the design
/// through nothing but the configuration and read its registers with
/// `get` afterwards. The netlist is `#[lower]`'s, written by the
/// unit's `lowered`.
pub fn simulate<C: Config>(steps: usize) -> C::Top {
    let mut top = C::top();
    run_for(top.run((), ()), steps);
    top
}

/// Elaborate and run one step: half a cycle of the default clock.
pub fn elaborate<C: Config>() -> C::Top {
    simulate::<C>(1)
}

// ---------------------------------------------------------------------
// Tracing

/// Waveforms. A signal's name is the field it lives in, the hierarchy
/// is the nesting of units, and a testbench names what it holds when it
/// adds it. `#[derive(Trace)]` on a unit registers every field; the
/// ends of wires and channels, registers and crossings know how to
/// register themselves, and plain values register nothing. The sink is
/// FST, which the build's waveforms use, or VCD, which is text; Surfer
/// and GTKWave open both, and `Wave::from_env` takes whichever the
/// environment names, `TXHDL_FST` first.
pub mod trace {
    use super::{clock, now, Clock, In, Mem, Out, Reg, Rx, Tx};
    use crate::types::Value;
    use std::cell::RefCell;
    use std::collections::BTreeMap;
    use std::io::Write;
    use std::marker::PhantomData;
    use std::rc::Rc;

    /// A place in the hierarchy: a dotted path.
    pub struct Scope(String);

    impl Scope {
        /// The top of a hierarchy, under the name given.
        pub fn new(name: &str) -> Self {
            Scope(name.to_string())
        }
        /// A scope one level in, for a field or a nested unit.
        pub fn child(&self, name: &str) -> Scope {
            Scope(format!("{}.{}", self.0, name))
        }
        /// The dotted path, which is what a waveform shows.
        pub fn path(&self) -> &str {
            &self.0
        }
    }

    /// What a probe is on: state, or one end of a wire or channel. A
    /// netlist needs the kind; a waveform does not.
    #[derive(Clone, Copy, PartialEq, Eq, Debug)]
    pub enum Kind {
        /// A register: state that latches on an edge.
        Reg,
        /// The driving end of a wire.
        Out,
        /// The reading end of a wire.
        In,
        /// The sending end of a channel.
        Tx,
        /// The receiving end of a channel.
        Rx,
        /// A memory: state with an address, untraced.
        Mem,
        /// A wire kept as a field, for looking at.
        Wire,
        /// A pad, a pin driven from both sides: a port that a unit of
        /// units passes to a foreign module and nothing else reads.
        Pad,
    }

    /// One traced signal: where it is, how wide, what it is, which
    /// shared cell it is on (so the two ends of one wire match), and
    /// how to read it.
    pub struct Probe {
        /// Where it is, as a dotted path through the hierarchy.
        pub path: String,
        /// How many bits it carries.
        pub width: usize,
        /// What it is: state, or one end of a wire or channel.
        pub kind: Kind,
        /// The shared cell it sits on, as an address. Two probes on
        /// one wire share it, which is how the two ends of a wire
        /// are recognised as one net.
        pub cell: usize,
        /// How to read it now, as bits in VCD's alphabet.
        pub sample: Box<dyn Fn() -> String>,
        /// For an enum, its variants by index, so a viewer can name
        /// the value.
        pub names: Option<&'static [&'static str]>,
    }

    thread_local! {
        static PROBES: RefCell<Vec<Probe>> = const { RefCell::new(Vec::new()) };
        /// The memories met while `memories` walks a unit, by path and
        /// cell; `None` the rest of the time, so tracing is unchanged.
        static MEMS: RefCell<Option<Vec<(String, usize)>>> =
            const { RefCell::new(None) };
    }

    /// Every memory under `t`, by its dotted path under `name` and its
    /// cell, as an address. A memory registers no probe, since it is
    /// not traced; this is how the reset finds a unit's own memories
    /// (issue 966). The probes the walk registers are thrown away.
    pub fn memories(name: &str, t: &impl Traceable) -> Vec<(String, usize)> {
        let saved = MEMS.with(|m| m.replace(Some(Vec::new())));
        let _ = collect(name, t);
        MEMS.with(|m| m.replace(saved)).unwrap_or_default()
    }

    /// Trace the reset, for every run and whether or not anything
    /// asserts it.
    ///
    /// The netlist gives a module a port for the reset, and the
    /// testbench generator reads each port's value from the trace by
    /// name, so a trace without it leaves every co-simulation with a
    /// port it cannot drive. A run that never asserts it records a
    /// signal that is low throughout, which is what a testbench then
    /// holds it at.
    fn probe_reset() {
        PROBES.with(|p| {
            let mut p = p.borrow_mut();
            if p.iter().any(|q| q.path == super::RESET_NAME) {
                return;
            }
            p.push(Probe {
                path: super::RESET_NAME.to_string(),
                width: 1,
                kind: Kind::In,
                cell: 0,
                sample: Box::new(|| {
                    if super::reset() {
                        "1".to_string()
                    } else {
                        "0".to_string()
                    }
                }),
                names: None,
            })
        })
    }

    /// Register a signal. What the `Traceable` impls call.
    pub fn probe(
        scope: &Scope,
        width: usize,
        kind: Kind,
        cell: usize,
        sample: Box<dyn Fn() -> String>,
    ) {
        probe_named(scope, width, kind, cell, sample, None)
    }

    /// Register a signal with the names of its values, if it has them.
    pub fn probe_named(
        scope: &Scope,
        width: usize,
        kind: Kind,
        cell: usize,
        sample: Box<dyn Fn() -> String>,
        names: Option<&'static [&'static str]>,
    ) {
        PROBES.with(|p| {
            p.borrow_mut().push(Probe {
                path: scope.0.clone(),
                width,
                kind,
                cell,
                sample,
                names,
            })
        })
    }

    /// Run a walk on an empty registry and hand back what it
    /// registered, leaving whatever was there before. The netlist uses
    /// it.
    pub fn collect(name: &str, t: &impl Traceable) -> Vec<Probe> {
        let saved = PROBES.with(|p| std::mem::take(&mut *p.borrow_mut()));
        t.trace(&Scope::new(name));
        PROBES.with(|p| std::mem::replace(&mut *p.borrow_mut(), saved))
    }

    /// Something with signals to register under a scope.
    pub trait Traceable {
        /// Register every signal this holds, under `scope`. A unit's
        /// derive calls it on each field, one scope further in, so
        /// the hierarchy of a waveform is the nesting of units.
        fn trace(&self, scope: &Scope);
        /// Register it as the field `name` of `scope`. One signal or a
        /// unit is the child of that name; an array of registers is
        /// `name_0` onward beside it (issue 594).
        fn trace_as(&self, scope: &Scope, name: &str) {
            self.trace(&scope.child(name));
        }
    }

    impl<T: Traceable, const N: usize> Traceable for super::Units<T, N> {
        fn trace(&self, scope: &Scope) {
            for (i, u) in self.0.iter().enumerate() {
                u.trace(&scope.child(&i.to_string()));
            }
        }
        fn trace_as(&self, scope: &Scope, name: &str) {
            for (i, u) in self.0.iter().enumerate() {
                u.trace(&scope.child(&format!("{name}_{i}")));
            }
        }
    }

    impl<T: Value + 'static, const N: usize, C: Clock> Traceable
        for super::Regs<T, N, C>
    {
        fn trace(&self, scope: &Scope) {
            for (i, r) in self.0.iter().enumerate() {
                r.trace(&scope.child(&i.to_string()));
            }
        }
        fn trace_as(&self, scope: &Scope, name: &str) {
            for (i, r) in self.0.iter().enumerate() {
                r.trace(&scope.child(&format!("{name}_{i}")));
            }
        }
    }

    impl<T: Value + 'static, C: Clock> Traceable for Reg<T, C> {
        fn trace(&self, scope: &Scope) {
            let r = self.0;
            let cell = r as *const super::RegCell<T> as usize;
            let f = Box::new(move || r.cur.get().vcd());
            probe_named(scope, T::WIDTH, Kind::Reg, cell, f, T::names());
            parts(scope, Kind::Reg, cell, move || r.cur.get());
        }
    }

    /// A compound value is also one signal per field, under the value's
    /// name, so a viewer shows a struct as its fields.
    fn parts<T: Value + 'static>(
        scope: &Scope,
        kind: Kind,
        cell: usize,
        get: impl Fn() -> T + Clone + 'static,
    ) {
        for (i, part) in get().parts().into_iter().enumerate() {
            let g = get.clone();
            let f = Box::new(move || g().parts()[i].bits.clone());
            let s = scope.child(part.name);
            probe_named(&s, part.width, kind, cell, f, part.names);
        }
    }
    impl<T: Value + 'static, C: Clock> Traceable for In<T, C> {
        fn trace(&self, scope: &Scope) {
            let c = self.0.clone();
            let cell = Rc::as_ptr(&self.0) as usize;
            let f = Box::new(move || c.0.get().vcd());
            probe_named(scope, T::WIDTH, Kind::In, cell, f, T::names());
            let c = self.0.clone();
            parts(scope, Kind::In, cell, move || c.0.get());
        }
    }
    impl<T: Value + 'static, C: Clock> Traceable for Out<T, C> {
        fn trace(&self, scope: &Scope) {
            let c = self.0.clone();
            let cell = Rc::as_ptr(&self.0) as usize;
            let f = Box::new(move || c.0.get().vcd());
            probe_named(scope, T::WIDTH, Kind::Out, cell, f, T::names());
            let c = self.0.clone();
            parts(scope, Kind::Out, cell, move || c.0.get());
        }
    }
    /// A pad traces as nothing, since the simulation carries nothing on
    /// it; what is on the pins is the foreign module's business.
    impl<T: Copy + 'static, C: Clock> Traceable for super::Pad<T, C> {
        fn trace(&self, _scope: &Scope) {}
    }
    /// A wire field traces as an output does: a wire, under the unit.
    impl<T: Value + 'static, C: Clock> Traceable for super::Wire<T, C> {
        fn trace(&self, scope: &Scope) {
            let c = self.0.clone();
            let cell = Rc::as_ptr(&self.0) as usize;
            let f = Box::new(move || c.0.get().vcd());
            probe_named(scope, T::WIDTH, Kind::Out, cell, f, T::names());
            let c = self.0.clone();
            parts(scope, Kind::Out, cell, move || c.0.get());
        }
    }
    /// A channel is two signals: the transaction and its valid bit.
    #[rustfmt::skip]
    impl<T: Value + super::Transaction + 'static, C: Clock> Traceable
        for Rx<T, C>
    {
        fn trace(&self, scope: &Scope) {
            channel(&self.0, scope, Kind::Rx)
        }
    }
    #[rustfmt::skip]
    impl<T: Value + super::Transaction + 'static, C: Clock> Traceable
        for Tx<T, C>
    {
        fn trace(&self, scope: &Scope) {
            channel(&self.0, scope, Kind::Tx)
        }
    }
    /// A channel is six signals: on the receiver's side the head of
    /// the buffer, `rx_data` and `rx_valid`, and the take, `rx_ready`;
    /// on the sender's side the offer, `tx_data` and `tx_valid`, and
    /// the room, `tx_ready`. Each side is what a lowered unit's port
    /// of that kind sees and drives.
    fn channel<T: Value + Copy + Default + 'static>(
        c: &Rc<super::ChanCell<T>>,
        scope: &Scope,
        kind: Kind,
    ) {
        let cell = Rc::as_ptr(c) as usize;
        let head =
            |c: &Rc<super::ChanCell<T>>| c.head.get().unwrap_or_default();
        let (a, b, d) = (c.clone(), c.clone(), c.clone());
        let rx_data = Box::new(move || head(&a).vcd());
        let rx_valid = Box::new(move || b.head.get().is_some().vcd());
        let rx_ready = Box::new(move || d.taking().vcd());
        let s = scope.child("rx_data");
        probe_named(&s, T::WIDTH, kind, cell, rx_data, T::names());
        probe(&scope.child("rx_valid"), 1, kind, cell, rx_valid);
        probe(&scope.child("rx_ready"), 1, kind, cell, rx_ready);
        let p = c.clone();
        parts(&scope.child("rx_data"), kind, cell, move || head(&p));
        let (a, b, d) = (c.clone(), c.clone(), c.clone());
        let tx_data = Box::new(move || a.offered.get().vcd());
        let tx_valid = Box::new(move || b.offering().vcd());
        let tx_ready = Box::new(move || d.tail.get().is_none().vcd());
        let s = scope.child("tx_data");
        probe_named(&s, T::WIDTH, kind, cell, tx_data, T::names());
        probe(&scope.child("tx_valid"), 1, kind, cell, tx_valid);
        probe(&scope.child("tx_ready"), 1, kind, cell, tx_ready);
        let p = c.clone();
        parts(&scope.child("tx_data"), kind, cell, move || p.offered.get());
    }
    /// A memory is not traced; its ports are. It says where it is only
    /// to `memories`.
    impl<T: Copy, const N: usize, C: Clock> Traceable for Mem<T, N, C> {
        fn trace(&self, scope: &Scope) {
            let cell = std::rc::Rc::as_ptr(&self.0) as *const () as usize;
            MEMS.with(|m| {
                if let Some(found) = m.borrow_mut().as_mut() {
                    found.push((scope.path().to_string(), cell));
                }
            });
        }
    }
    /// Plain values in a unit are constants, and register nothing.
    macro_rules! untraced {
        ($($t:ty),*) => {
            $( impl Traceable for $t {
                fn trace(&self, _: &Scope) {}
            } )*
        };
    }
    untraced!(u8, u16, u32, u64, u128, usize, bool, &'static str);
    untraced!(crate::types::Bit, crate::types::Logic);
    impl<const N: usize, const L: usize> Traceable for crate::types::U<N, L> {
        fn trace(&self, _: &Scope) {}
    }
    impl<T> Traceable for PhantomData<T> {
        fn trace(&self, _: &Scope) {}
    }

    /// A VCD writer. Add what to watch, then `start`; from then on every
    /// tick writes its changes, at the tick's end, when the values the
    /// tick drove have committed. A clock is a level, high from its
    /// rising edge to its falling one.
    pub struct Vcd {
        out: Box<dyn Write>,
        clocks: Vec<(String, fn(u64) -> bool)>,
    }

    impl Vcd {
        /// A writer that will put its VCD on `out`.
        pub fn new(out: impl Write + 'static) -> Self {
            Vcd {
                out: Box::new(out),
                clocks: Vec::new(),
            }
        }
        /// A writer on the file `TXHDL_VCD` names, or none. An example
        /// that prints keeps printing; the document build sets the
        /// variable and takes the file as well.
        pub fn from_env() -> Option<Vcd> {
            let path = std::env::var("TXHDL_VCD").ok()?;
            let f = std::fs::File::create(&path).expect("TXHDL_VCD file");
            Some(Vcd::new(std::io::BufWriter::new(f)))
        }
        /// Trace a clock, as the one-bit signal it is: high from a
        /// rising edge to the falling one.
        pub fn clock<C: Clock>(&mut self) {
            self.clocks.push((C::NAME.to_string(), C::high_at));
        }
        /// Trace something under a name of the testbench's choosing.
        pub fn add(&mut self, name: &str, t: &impl Traceable) {
            t.trace(&Scope::new(name))
        }
        /// Write the header and start recording.
        pub fn start(mut self) {
            probe_reset();
            let probes: Vec<Probe> =
                PROBES.with(|p| std::mem::take(&mut *p.borrow_mut()));
            let ids: Vec<String> =
                (0..self.clocks.len() + probes.len()).map(id).collect();
            let (cids, pids) = ids.split_at(self.clocks.len());
            let (cids, pids) = (cids.to_vec(), pids.to_vec());
            let o = &mut self.out;
            writeln!(o, "$timescale 1ns $end").unwrap();
            writeln!(o, "$scope module clocks $end").unwrap();
            for ((name, _), id) in self.clocks.iter().zip(&cids) {
                writeln!(o, "$var wire 1 {id} {name} $end").unwrap();
            }
            writeln!(o, "$upscope $end").unwrap();
            let mut tree = Node::default();
            for (i, p) in probes.iter().enumerate() {
                tree.insert(&p.path, i);
            }
            tree.write(o, &probes, &pids);
            writeln!(o, "$enddefinitions $end").unwrap();
            // Initial values.
            let mut last: Vec<String> = Vec::new();
            writeln!(o, "$dumpvars").unwrap();
            for id in &cids {
                writeln!(o, "0{id}").unwrap();
            }
            for (p, id) in probes.iter().zip(&pids) {
                let v = (p.sample)();
                write_value(o, p.width, &v, id);
                last.push(v);
            }
            writeln!(o, "$end").unwrap();
            let clocks = std::mem::take(&mut self.clocks);
            let mut clast: Vec<bool> = vec![false; clocks.len()];
            let mut out = self.out;
            clock::TRACER.with(|tr| {
                *tr.borrow_mut() = Some(Box::new(move |t: u64| {
                    // The tick's end: the clocks as they stand and every
                    // value the tick's drives committed.
                    writeln!(out, "#{t}").unwrap();
                    for (i, ((_, high), id)) in
                        clocks.iter().zip(&cids).enumerate()
                    {
                        let h = high(t);
                        if h != clast[i] {
                            writeln!(out, "{}{id}", if h { 1 } else { 0 })
                                .unwrap();
                            clast[i] = h;
                        }
                    }
                    for (i, (p, id)) in probes.iter().zip(&pids).enumerate() {
                        let v = (p.sample)();
                        if v != last[i] {
                            write_value(&mut out, p.width, &v, id);
                            last[i] = v;
                        }
                    }
                }))
            });
            let _ = now;
        }
    }

    /// Stop recording, so the sink is finished and flushed. A VCD needs
    /// only dropping; an FST is told to write its tail first.
    pub fn stop() {
        clock::TRACER.with(|tr| {
            if let Some(f) = tr.borrow_mut().as_mut() {
                f(u64::MAX)
            }
        });
        clock::TRACER.with(|tr| *tr.borrow_mut() = None)
    }

    fn write_value(o: &mut dyn Write, width: usize, v: &str, id: &str) {
        if width == 1 {
            writeln!(o, "{v}{id}").unwrap()
        } else {
            writeln!(o, "b{v} {id}").unwrap()
        }
    }

    /// A VCD identifier: printable ASCII from `!`, base 94.
    fn id(mut i: usize) -> String {
        let mut s = String::new();
        loop {
            s.insert(0, (b'!' + (i % 94) as u8) as char);
            i /= 94;
            if i == 0 {
                return s;
            }
        }
    }

    /// The scope tree, built from dotted paths.
    #[derive(Default)]
    struct Node {
        children: BTreeMap<String, Node>,
        vars: Vec<usize>,
    }

    impl Node {
        fn insert(&mut self, path: &str, i: usize) {
            let mut node = self;
            let parts: Vec<&str> = path.split('.').collect();
            for part in &parts[..parts.len() - 1] {
                node = node.children.entry(part.to_string()).or_default();
            }
            node.vars.push(i);
        }
        fn write(&self, o: &mut dyn Write, probes: &[Probe], ids: &[String]) {
            for &i in &self.vars {
                let leaf = probes[i].path.rsplit('.').next().unwrap();
                writeln!(
                    o,
                    "$var wire {} {} {leaf} $end",
                    probes[i].width, ids[i]
                )
                .unwrap();
            }
            for (name, child) in &self.children {
                writeln!(o, "$scope module {name} $end").unwrap();
                child.write(o, probes, ids);
                writeln!(o, "$upscope $end").unwrap();
            }
        }
    }

    /// An FST writer: the same probes as [`Vcd`], compressed, which the
    /// viewer and the converters read as readily as VCD. `Wave::from_env`
    /// picks it when `TXHDL_FST` names a file. A compound value is one
    /// bit vector, and one signal per field beside it; the format's
    /// string variables are not in the writer used.
    pub struct Fst {
        path: String,
        clocks: Vec<(String, fn(u64) -> bool)>,
    }

    impl Fst {
        /// A writer that will put its FST at `path`.
        pub fn new(path: impl Into<String>) -> Self {
            Fst {
                path: path.into(),
                clocks: Vec::new(),
            }
        }
        /// Draw a clock in the waveform beside the signals, so a
        /// reader can see which edge each change belongs to.
        pub fn clock<C: Clock>(&mut self) {
            self.clocks.push((C::NAME.to_string(), C::high_at));
        }
        /// Watch something, under a name of its own: a unit, a
        /// register, one end of a wire or channel.
        pub fn add(&mut self, name: &str, t: &impl Traceable) {
            t.trace(&Scope::new(name))
        }
        /// Write the header and start recording. `stop` finishes the
        /// file; a process that ends without it loses the tail.
        pub fn start(self) {
            use fst_writer::{
                open_fst, FstFileType, FstInfo, FstScopeType, FstSignalType,
                FstVarDirection, FstVarType,
            };
            probe_reset();
            let probes: Vec<Probe> =
                PROBES.with(|p| std::mem::take(&mut *p.borrow_mut()));
            let info = FstInfo {
                start_time: 0,
                timescale_exponent: -9,
                version: "txhdl".to_string(),
                date: String::new(),
                file_type: FstFileType::Verilog,
            };
            let mut h = open_fst(&self.path, &info).expect("open FST");
            // The names of enum values, beside the file: the format's
            // writer has no enum tables, and a viewer or a drawing can
            // read this instead.
            let names: String = probes
                .iter()
                .filter_map(|p| {
                    p.names.map(|n| format!("{}\t{}\n", p.path, n.join(",")))
                })
                .collect();
            std::fs::write(format!("{}.names", self.path), names)
                .expect("names");
            h.scope("clocks", "", FstScopeType::Module).expect("scope");
            let mut cids = Vec::new();
            for (name, _) in &self.clocks {
                let id = h
                    .var(
                        name,
                        FstSignalType::bit_vec(1),
                        FstVarType::Wire,
                        FstVarDirection::Implicit,
                        None,
                    )
                    .expect("var");
                cids.push(id);
            }
            h.up_scope().expect("upscope");
            let mut tree = Node::default();
            for (i, p) in probes.iter().enumerate() {
                tree.insert(&p.path, i);
            }
            let mut pids = vec![None; probes.len()];
            tree.declare(&mut h, &probes, &mut pids);
            let mut body = h.finish().expect("header");
            body.time_change(0).expect("time");
            let mut last: Vec<String> = Vec::new();
            for (p, id) in probes.iter().zip(&pids) {
                let v = (p.sample)();
                body.signal_change(id.unwrap(), v.as_bytes())
                    .expect("change");
                last.push(v);
            }
            for id in &cids {
                body.signal_change(*id, b"0").expect("change");
            }
            let mut clast = vec![false; self.clocks.len()];
            let clocks = self.clocks;
            let mut body = Some(body);
            // The time table's length, and the last time in it. A table
            // of exactly twelve entries comes out unreadable from the
            // writer used (its issue is filed), so one empty step is
            // added at the end when it would have that many.
            let mut entries: u64 = 1;
            let mut last_t: u64 = 0;
            clock::TRACER.with(|tr| {
                *tr.borrow_mut() = Some(Box::new(move |t: u64| {
                    let Some(b) = body.as_mut() else { return };
                    if t == u64::MAX {
                        if entries == 12 {
                            b.time_change(last_t + 1).expect("time");
                        }
                        body.take().unwrap().finish().expect("finish");
                        return;
                    }
                    // The table already holds time 0, from the
                    // initial values; the first tick adds nothing new.
                    if t != last_t {
                        b.time_change(t).expect("time");
                        entries += 1;
                        last_t = t;
                    }
                    let it = clocks.iter().zip(&cids).enumerate();
                    for (i, ((_, high), id)) in it {
                        let hi = high(t);
                        if hi != clast[i] {
                            let v: &[u8] = if hi { b"1" } else { b"0" };
                            b.signal_change(*id, v).expect("change");
                            clast[i] = hi;
                        }
                    }
                    for (i, (p, id)) in probes.iter().zip(&pids).enumerate() {
                        let v = (p.sample)();
                        if v != last[i] {
                            b.signal_change(id.unwrap(), v.as_bytes())
                                .expect("change");
                            last[i] = v;
                        }
                    }
                }))
            });
        }
    }

    impl Node {
        fn declare<W: std::io::Write + std::io::Seek>(
            &self,
            h: &mut fst_writer::FstHeaderWriter<W>,
            probes: &[Probe],
            ids: &mut [Option<fst_writer::FstSignalId>],
        ) {
            use fst_writer::{
                FstScopeType, FstSignalType, FstVarDirection, FstVarType,
            };
            for &i in &self.vars {
                let leaf = probes[i].path.rsplit('.').next().unwrap();
                let tpe = match probes[i].kind {
                    Kind::Reg => FstVarType::Reg,
                    _ => FstVarType::Wire,
                };
                let id = h
                    .var(
                        leaf,
                        FstSignalType::bit_vec(probes[i].width as u32),
                        tpe,
                        FstVarDirection::Implicit,
                        None,
                    )
                    .expect("var");
                ids[i] = Some(id);
            }
            for (name, child) in &self.children {
                h.scope(name, "", FstScopeType::Module).expect("scope");
                child.declare(h, probes, ids);
                h.up_scope().expect("upscope");
            }
        }
    }

    /// Either sink, chosen by the environment: `TXHDL_FST` names an FST
    /// file, `TXHDL_VCD` a VCD one. An example names what to watch on
    /// whichever it gets, and calls [`stop`] when it is done.
    pub enum Wave {
        /// A VCD, which is text and which any viewer reads.
        Vcd(Vcd),
        /// An FST, which is compressed and much smaller for a long
        /// run.
        Fst(Fst),
    }

    impl Wave {
        /// Whichever sink the environment asks for, or none, in
        /// which case an example runs without writing a waveform.
        pub fn from_env() -> Option<Wave> {
            if let Ok(p) = std::env::var("TXHDL_FST") {
                return Some(Wave::Fst(Fst::new(p)));
            }
            Vcd::from_env().map(Wave::Vcd)
        }
        /// Draw a clock beside the signals.
        pub fn clock<C: Clock>(&mut self) {
            match self {
                Wave::Vcd(v) => v.clock::<C>(),
                Wave::Fst(f) => f.clock::<C>(),
            }
        }
        /// Watch something under a name of its own.
        pub fn add(&mut self, name: &str, t: &impl Traceable) {
            match self {
                Wave::Vcd(v) => v.add(name, t),
                Wave::Fst(f) => f.add(name, t),
            }
        }
        /// Write the header and start recording. Everything to be
        /// watched must be added before this.
        pub fn start(self) {
            match self {
                Wave::Vcd(v) => v.start(),
                Wave::Fst(f) => f.start(),
            }
        }
    }
}

/// A memory refuses an address past its end, as the netlist does
/// (issue 556).
#[cfg(test)]
mod mem_tests {
    use super::{DefaultClock, Mem};
    use crate::types::{Bit, U};

    type M = Mem<U<8>, 4, DefaultClock>;

    #[test]
    #[should_panic(expected = "a read of word 4 of a memory of 4 words")]
    fn a_read_past_the_end_is_refused() {
        M::default().read(4usize);
    }

    #[test]
    #[should_panic(expected = "a write to word 4 of a memory of 4 words")]
    fn a_write_past_the_end_is_refused() {
        M::default().write(4usize, U::<8>::from(1u8));
    }

    /// A predicated write whose predicate is low never indexes, in the
    /// netlist's `if` or here, so its address may be anything.
    #[test]
    fn a_predicated_write_that_does_not_happen_is_not_checked() {
        M::default().at(4usize).set_if(Bit::Zero, U::<8>::from(1u8));
    }

    #[test]
    fn the_last_word_is_in_range() {
        let m =
            M::with(&[U::from(1u8), U::from(2u8), U::from(3u8), U::from(4u8)]);
        assert_eq!(m.read(3usize).raw(), 4);
    }

    /// A second write in one step is refused, since a memory has one
    /// write port; it used to replace the first (issue 808).
    #[test]
    #[should_panic(expected = "a second write to a memory of 4 words in \
                               one step, to word 2 after word 1")]
    fn a_second_write_in_a_step_is_refused() {
        let m = M::default();
        m.write(1usize, U::<8>::from(1u8));
        m.write(2usize, U::<8>::from(2u8));
    }

    /// One write a step, step after step, is what the port does.
    #[test]
    fn a_write_a_step_lands_each_step() {
        let m = M::default();
        for a in 0..4usize {
            m.write(a, U::<8>::from(a as u8 + 10));
            super::settle();
        }
        for a in 0..4usize {
            assert_eq!(m.read(a).raw() as usize, a + 10);
        }
    }
}

/// An unregistered channel passes a transaction in the step it is
/// offered while its buffer is empty, keeps one it is not taken, and
/// refuses a receiver that looked before its sender ran (issue 1293).
#[cfg(test)]
mod unregistered_tests {
    use super::{chan, chan_unregistered, settle, DefaultClock};
    use crate::types::U;

    type T = U<8>;

    /// The sender first, then the receiver: the receiver sees and takes
    /// the offer in the same step, and nothing is left in the buffer.
    #[test]
    fn an_offer_is_taken_in_the_step_it_is_made() {
        let (tx, rx) = chan_unregistered::<T, DefaultClock>();
        tx.send(T::from(5u8));
        assert_eq!(rx.peek().map(|v| v.raw()), Some(5));
        assert_eq!(rx.recv().map(|v| v.raw()), Some(5));
        assert_eq!(rx.recv(), None, "one take a step");
        settle();
        assert_eq!(rx.peek(), None, "a taken offer is not buffered");
        assert!(tx.ready().to_bool());
    }

    /// An offer the receiver does not take is buffered at the edge, as
    /// a registered channel's is, and is there in the next step.
    #[test]
    fn an_offer_not_taken_is_kept() {
        let (tx, rx) = chan_unregistered::<T, DefaultClock>();
        tx.send(T::from(7u8));
        assert_eq!(rx.peek().map(|v| v.raw()), Some(7));
        settle();
        assert_eq!(rx.peek().map(|v| v.raw()), Some(7));
        tx.send(T::from(8u8));
        assert_eq!(rx.recv().map(|v| v.raw()), Some(7), "the buffer first");
        settle();
        assert_eq!(rx.recv().map(|v| v.raw()), Some(8));
        settle();
        assert_eq!(rx.peek(), None);
    }

    /// The receiver first, finding the channel empty, then the sender:
    /// the netlist would pass the offer in this cycle and the run would
    /// not, so the run stops rather than differ.
    #[test]
    #[should_panic(expected = "was looked at by its receiver before its \
                               sender ran in this step; put the sender \
                               first in the join that runs them")]
    fn a_receiver_before_its_sender_is_refused() {
        let (tx, rx) = chan_unregistered::<T, DefaultClock>();
        assert_eq!(rx.peek(), None);
        tx.send(T::from(1u8));
    }

    /// A registered channel is as it was: an offer is seen the step
    /// after, whichever ran first.
    #[test]
    fn a_registered_channel_is_unchanged() {
        let (tx, rx) = chan::<T, DefaultClock>();
        assert_eq!(rx.peek(), None);
        tx.send(T::from(3u8));
        assert_eq!(rx.peek(), None);
        settle();
        assert_eq!(rx.recv().map(|v| v.raw()), Some(3));
    }
}
