$date
	Sun May  2 19:00:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gcd_tester $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 16 " operands_bits_A [15:0] $end
$var wire 16 # operands_bits_B [15:0] $end
$var wire 1 $ operands_val $end
$var wire 1 % reset $end
$var wire 1 & result_rdy $end
$var wire 1 ' result_val $end
$var wire 16 ( result_bits_data [15:0] $end
$var wire 1 ) operands_rdy $end
$var wire 1 * B_zero $end
$var wire 1 + B_mux_sel $end
$var wire 1 , B_en $end
$var wire 2 - A_mux_sel [1:0] $end
$var wire 1 . A_lt_B $end
$var wire 1 / A_en $end
$scope module GCDctrl0 $end
$var wire 1 ! clk $end
$var wire 1 $ operands_val $end
$var wire 1 % reset $end
$var wire 1 & result_rdy $end
$var wire 1 * B_zero $end
$var wire 1 . A_lt_B $end
$var reg 1 / A_en $end
$var reg 2 0 A_mux_sel [1:0] $end
$var reg 1 , B_en $end
$var reg 1 + B_mux_sel $end
$var reg 2 1 nextstate [1:0] $end
$var reg 1 ) operands_rdy $end
$var reg 1 ' result_val $end
$var reg 2 2 state [1:0] $end
$upscope $end
$scope module GCDdpath0 $end
$var wire 1 / A_en $end
$var wire 2 3 A_mux_sel [1:0] $end
$var wire 1 , B_en $end
$var wire 1 + B_mux_sel $end
$var wire 1 ! clk $end
$var wire 16 4 operands_bits_A [15:0] $end
$var wire 16 5 operands_bits_B [15:0] $end
$var wire 1 % reset $end
$var wire 16 6 result_bits_data [15:0] $end
$var wire 16 7 sub_out [15:0] $end
$var wire 1 * B_zero $end
$var wire 16 8 B_next [15:0] $end
$var wire 16 9 A_next [15:0] $end
$var wire 1 . A_lt_B $end
$var reg 16 : A_reg [15:0] $end
$var reg 16 ; B_reg [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
b0 3
bx 2
bx 1
b0 0
0/
x.
b0 -
0,
0+
x*
0)
bx (
0'
1&
0%
1$
bx #
bx "
0!
$end
#10000
1*
0.
1,
1/
1)
b0 1
b0 7
b0 ;
b0 (
b0 6
b0 :
b10 2
1%
1!
#20000
0!
#30000
0%
1!
#40000
0!
#50000
b11 1
0)
0,
0/
x*
x.
b0 2
bx ;
bx 7
bx (
bx 6
bx :
1!
#60000
0!
#70000
b10 1
1'
b11 2
1!
#80000
0!
#90000
b111 9
b11 8
b111 "
b111 4
b11 #
b11 5
1,
1/
b0 1
1)
0'
b10 2
1!
#100000
0!
#110000
b100 9
b10 -
b10 0
b10 3
0)
0,
1/
0*
0.
b0 2
b100 7
b11 ;
b111 (
b111 6
b111 :
1!
#120000
0!
#130000
b1 9
b1 7
b100 (
b100 6
b100 :
1!
#140000
0!
#150000
b1 8
b11 9
1,
1+
b1 -
b1 0
b1 3
1/
1.
b1111111111111110 7
b1 (
b1 6
b1 :
1!
#160000
0!
#170000
b10 9
b11 8
b10 -
b10 0
b10 3
0+
0,
1/
0.
b1 ;
b10 7
b11 (
b11 6
b11 :
1!
#180000
0!
#190000
b1 9
b1 7
b10 (
b10 6
b10 :
1!
#200000
0!
#210000
b0 9
b0 7
b1 (
b1 6
b1 :
1!
#220000
0!
#230000
b0 8
b1 9
1,
1+
b1 -
b1 0
b1 3
1/
1.
b1111111111111111 7
b0 (
b0 6
b0 :
1!
#240000
0!
#250000
b111 9
b11 8
b11 1
b0 -
b0 0
b0 3
0+
0,
0/
1*
0.
b0 ;
b1 7
b1 (
b1 6
b1 :
1!
#260000
0!
#270000
b10 1
1'
b11 2
1!
