test_post_sim.v
../icc/post_layout/CHIP_layout.v

-v /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v

+access+r
