# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do SM3_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {SM3.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:47 on Feb 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." SM3.vo 
# -- Compiling module SM3Calc
# 
# Top level modules:
# 	SM3Calc
# End time: 22:01:53 on Feb 19,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/SM3_2 {D:/FPGA/SM3_2/SM3Calc_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:54 on Feb 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/SM3_2" D:/FPGA/SM3_2/SM3Calc_tb.vt 
# -- Compiling module SM3Calc_tb
# 
# Top level modules:
# 	SM3Calc_tb
# End time: 22:01:54 on Feb 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  SM3Calc_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" SM3Calc_tb 
# Start time: 22:01:54 on Feb 19,2021
# Loading work.SM3Calc_tb
# Loading work.SM3Calc
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 125265 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/FPGA/SM3_2/SM3Calc_tb.vt(47)
#    Time: 1450 ns  Iteration: 0  Instance: /SM3Calc_tb
# Break in Module SM3Calc_tb at D:/FPGA/SM3_2/SM3Calc_tb.vt line 47
# End time: 22:10:12 on Feb 19,2021, Elapsed time: 0:08:18
# Errors: 0, Warnings: 1
