<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v</a>
defines: 
time_elapsed: 1.995s
ram usage: 53880 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7t306ump/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:32</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:56</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:11</a>: No timescale set for &#34;bsg_mem_1r1w_synth&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:11</a>: Compile module &#34;work@bsg_mem_1r1w_synth&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:11</a>: Top level module &#34;work@bsg_mem_1r1w_synth&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp7t306ump/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_mem_1r1w_synth
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp7t306ump/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 69560e94, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1599047454335/work=/usr/local/src/conda/uhdm-integration-0.0_0129_g3867371 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp7t306ump/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_bsg_mem_1r1w_synth&#39;.
Warning: reg &#39;\r_data_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-38" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:38</a>.0-38.0.
Warning: wire &#39;\mem&#39; is assigned in a block at <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>.0-42.0.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bsg_mem_1r1w_synth

2.2. Analyzing design hierarchy..
Top module:  \work_bsg_mem_1r1w_synth
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>$8 in module work_bsg_mem_1r1w_synth.
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>$3 in module work_bsg_mem_1r1w_synth.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>$8&#39;.
     1/1: $1$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-38" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:38</a>$1_DATA[1:0]$10
Creating decoders for process `\work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>$3&#39;.
     1/4: $2\mem[0][1:0]
     2/4: $1\mem[0][1:0]
     3/4: $1$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_ADDR[0:0]$6
     4/4: $1$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_DATA[1:0]$7

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_bsg_mem_1r1w_synth.$mem2reg_rd$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-38" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:38</a>$1_DATA&#39; from process `\work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>$8&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_bsg_mem_1r1w_synth.\mem[0]&#39; using process `\work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>$3&#39;.
  created $dff cell `$procdff$29&#39; with positive edge clock.
Creating register for signal `\work_bsg_mem_1r1w_synth.$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_ADDR&#39; using process `\work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>$3&#39;.
  created $dff cell `$procdff$30&#39; with positive edge clock.
Creating register for signal `\work_bsg_mem_1r1w_synth.$mem2reg_wr$\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_DATA&#39; using process `\work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>$3&#39;.
  created $dff cell `$procdff$31&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>$8&#39;.
Removing empty process `work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>$8&#39;.
Found and cleaned up 2 empty switches in `\work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>$3&#39;.
Removing empty process `work_bsg_mem_1r1w_synth.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>$3&#39;.
Cleaned up 3 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_mem_1r1w_synth..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bsg_mem_1r1w_synth ===

   Number of wires:                 36
   Number of wire bits:             55
   Number of public wires:          11
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $dff                            3
     $eq                             2
     $mux                            6

8. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_mem_1r1w_synth..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 69560e94, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1599047454335/work=/usr/local/src/conda/uhdm-integration-0.0_0129_g3867371 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bsg_mem_1r1w_synth&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:11</a>.0-11.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;addr_width_lp&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bsg_cache_pkg::amo_support_level_arithmetic_lp&#34;: &#34;00000000000000000000000111111111&#34;,
        &#34;bsg_cache_pkg::amo_support_level_logical_lp&#34;: &#34;00000000000000000000000000011101&#34;,
        &#34;bsg_cache_pkg::amo_support_level_none_lp&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bsg_cache_pkg::amo_support_level_swap_lp&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;els_p&#34;: &#34;11111111111111111111111111111111&#34;,
        &#34;harden_p&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;read_write_same_addr_p&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;width_p&#34;: &#34;11111111111111111111111111111111&#34;
      },
      &#34;ports&#34;: {
        &#34;w_clk_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;w_reset_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;w_v_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;w_addr_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 5, 6 ]
        },
        &#34;w_data_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 7, 8 ]
        },
        &#34;r_v_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 9 ]
        },
        &#34;r_addr_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 10, 11 ]
        },
        &#34;r_data_o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$procdff$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 14, 15 ],
            &#34;Q&#34;: [ 16, 17 ]
          }
        },
        &#34;$procdff$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34; ],
            &#34;Q&#34;: [ 18 ]
          }
        },
        &#34;$procdff$31&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;Q&#34;: [ 19, 20 ]
          }
        },
        &#34;$procmux$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 16, 17 ],
            &#34;S&#34;: [ 21 ],
            &#34;Y&#34;: [ 12, 13 ]
          }
        },
        &#34;$procmux$13_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 10 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$procmux$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16, 17 ],
            &#34;B&#34;: [ 7, 8 ],
            &#34;S&#34;: [ 22 ],
            &#34;Y&#34;: [ 23, 24 ]
          }
        },
        &#34;$procmux$17_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;B&#34;: [ &#34;0&#34; ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$procmux$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 23, 24 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 25, 26 ]
          }
        },
        &#34;$procmux$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16, 17 ],
            &#34;B&#34;: [ 25, 26 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 14, 15 ]
          }
        },
        &#34;$procmux$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 18 ],
            &#34;B&#34;: [ 5 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 27 ]
          }
        },
        &#34;$procmux$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 19, 20 ],
            &#34;B&#34;: [ 7, 8 ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 28, 29 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-38" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:38</a>$1_DATA[1:0]$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$0$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_ADDR[0:0]$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          }
        },
        &#34;$0$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_DATA[1:0]$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 28, 29 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          }
        },
        &#34;$0\\mem[0][1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14, 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          }
        },
        &#34;$1$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-38" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:38</a>$1_DATA[1:0]$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$1$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_ADDR[0:0]$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          }
        },
        &#34;$1$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_DATA[1:0]$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 28, 29 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          }
        },
        &#34;$1\\mem[0][1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14, 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          }
        },
        &#34;$2\\mem[0][1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25, 26 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-38" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:38</a>$1_ADDR&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_rd$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-38" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:38</a>$1_DATA&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_ADDR&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 18 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$mem2reg_wr$\\mem$<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-42" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:42</a>$2_DATA&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 19, 20 ],
          &#34;attributes&#34;: {
            &#34;nosync&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34;
          }
        },
        &#34;$procmux$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$16_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23, 24 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$18_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25, 26 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$19_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$21_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14, 15 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$22_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$24_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$25_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$27_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 28, 29 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$28_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;mem[0]&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16, 17 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:32</a>.0-32.0&#34;
          }
        },
        &#34;r_addr_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:27</a>.0-27.0&#34;
          }
        },
        &#34;r_data_o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-29" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:29</a>.0-29.0&#34;
          }
        },
        &#34;r_v_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:26</a>.0-26.0&#34;
          }
        },
        &#34;unused0&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-34" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:34</a>.0-34.0&#34;
          }
        },
        &#34;unused1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:35</a>.0-35.0&#34;
          }
        },
        &#34;w_addr_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:22</a>.0-22.0&#34;
          }
        },
        &#34;w_clk_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:18</a>.0-18.0&#34;
          }
        },
        &#34;w_data_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7, 8 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-23" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:23</a>.0-23.0&#34;
          }
        },
        &#34;w_reset_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:19</a>.0-19.0&#34;
          }
        },
        &#34;w_v_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:21</a>.0-21.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 69560e94, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1599047454335/work=/usr/local/src/conda/uhdm-integration-0.0_0129_g3867371 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bsg_mem_1r1w_synth&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-11" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:11</a>.0-11.0&#34; *)
module work_bsg_mem_1r1w_synth(w_clk_i, w_reset_i, w_v_i, w_addr_i, w_data_i, r_v_i, r_addr_i, r_data_o);
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *)
  wire [1:0] _00_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34; *)
  wire [1:0] _02_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34; *)
  wire [1:0] _03_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *)
  wire [1:0] _04_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34; *)
  wire _05_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34; *)
  wire [1:0] _06_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34; *)
  wire [1:0] _07_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:40</a>.0-40.0&#34; *)
  wire [1:0] _08_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *)
  wire [1:0] _10_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *)
  reg _11_;
  (* nosync = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *)
  reg [1:0] _12_;
  wire [1:0] _13_;
  wire _14_;
  wire [1:0] _15_;
  wire _16_;
  wire [1:0] _17_;
  wire _18_;
  wire [1:0] _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire [1:0] _23_;
  wire _24_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:32</a>.0-32.0&#34; *)
  reg [-1:0] \mem[0] ;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:27</a>.0-27.0&#34; *)
  input [-1:0] r_addr_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-29" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:29</a>.0-29.0&#34; *)
  output [-1:0] r_data_o;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:26</a>.0-26.0&#34; *)
  input r_v_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-34" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:34</a>.0-34.0&#34; *)
  wire unused0;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:35</a>.0-35.0&#34; *)
  wire unused1;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:22</a>.0-22.0&#34; *)
  input [-1:0] w_addr_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:18</a>.0-18.0&#34; *)
  input w_clk_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-23" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:23</a>.0-23.0&#34; *)
  input [-1:0] w_data_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:19</a>.0-19.0&#34; *)
  input w_reset_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:21</a>.0-21.0&#34; *)
  input w_v_i;
  always @(posedge w_clk_i)
      \mem[0]  &lt;= _19_;
  always @(posedge w_clk_i)
      _11_ &lt;= 1&#39;hx;
  always @(posedge w_clk_i)
      _12_ &lt;= 2&#39;hx;
  assign _13_ = _14_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *) \mem[0]  : 2&#39;hx;
  assign _14_ = _09_ == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *) 1&#39;h0;
  assign _15_ = _16_ ? (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *) w_data_i : \mem[0] ;
  assign _16_ = w_addr_i[0] == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v.html#l-0" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v:0</a>.0-0.0&#34; *) 1&#39;h0;
  assign _17_ = _18_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _15_ : 2&#39;hx;
  assign _19_ = _20_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _08_ : \mem[0] ;
  assign _21_ = _22_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) w_addr_i[0] : _11_;
  assign _23_ = _24_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) w_data_i : _12_;
  assign unused0 = w_reset_i;
  assign unused1 = r_v_i;
  assign r_data_o = _10_;
  assign _09_ = r_addr_i[0];
  assign _00_ = _04_;
  assign _02_ = _06_;
  assign _01_ = _05_;
  assign _03_ = _07_;
  assign _04_ = _13_;
  assign _18_ = w_v_i;
  assign _08_ = _17_;
  assign _20_ = w_v_i;
  assign _07_ = _19_;
  assign _22_ = w_v_i;
  assign _05_ = _21_;
  assign _24_ = w_v_i;
  assign _06_ = _23_;
  assign _10_ = _13_;
endmodule

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: c303a05b1d, CPU: user 0.03s system 0.00s, MEM: 17.27 MB peak
Yosys 0.9+2406 (git sha1 69560e94, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1599047454335/work=/usr/local/src/conda/uhdm-integration-0.0_0129_g3867371 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 71% 2x read_uhdm (0 sec), 13% 2x write_verilog (0 sec), ...

</pre>
</body>