// Seed: 1063844951
module module_0;
  reg id_1;
  assign id_1 = 1'b0;
  reg id_2;
  always @(id_1) begin
    id_1 <= 'b0;
    if (1) id_2 <= 1;
  end
endmodule
module module_1;
  tri1 id_1, id_2, id_3;
  module_0();
  assign id_1 = id_3;
  initial begin
    id_2 = id_1;
    id_3 = 1;
  end
  wire id_4;
  wor  id_5 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0();
  assign id_3 = 1;
  wire id_6;
  assign id_3 = id_5;
  wire id_7;
  always force id_2 = 1;
endmodule
