#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jul 26 16:45:27 2018
# Process ID: 907
# Log file: /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/axis_sim_record_v1_0_0/vivado.log
# Journal file: /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/axis_sim_record_v1_0_0/vivado.jou
#-----------------------------------------------------------
source axis_sim_record.tcl
