cscope 15 $HOME/FreeRTOSV8.0.0/FreeRTOS/Source               0001976319
	@croutine.c

66 
	~"F»eRTOS.h
"

67 
	~"sk.h
"

68 
	~"üoutše.h
"

74 #ifdeà
pÜtREMOVE_STATIC_QUALIFIER


75 

	)

80 
Li¡_t
 
	gpxR—dyCoRoutšeLi¡s
[ 
cÚfigMAX_CO_ROUTINE_PRIORITIES
 ];

81 
Li¡_t
 
	gxD–ayedCoRoutšeLi¡1
;

82 
Li¡_t
 
	gxD–ayedCoRoutšeLi¡2
;

83 
Li¡_t
 * 
	gpxD–ayedCoRoutšeLi¡
;

84 
Li¡_t
 * 
	gpxOv”æowD–ayedCoRoutšeLi¡
;

85 
Li¡_t
 
	gxP’dšgR—dyCoRoutšeLi¡
;

88 
CRCB_t
 * 
	gpxCu¼’tCoRoutše
 = 
NULL
;

89 
UBa£Ty³_t
 
	guxTİCoRoutšeR—dyPriÜ™y
 = 0;

90 
TickTy³_t
 
	gxCoRoutšeTickCouÁ
 = 0, 
	gxLa¡TickCouÁ
 = 0, 
	gxPas£dTicks
 = 0;

93 
	#cÜINITIAL_STATE
 ( 0 )

	)

102 
	#´vAddCoRoutšeToR—dyQueue
Ğ
pxCRCB
 ) \

	)

104 ifĞ
	gpxCRCB
->
	guxPriÜ™y
 > 
	guxTİCoRoutšeR—dyPriÜ™y
 ) \

106 
	guxTİCoRoutšeR—dyPriÜ™y
 = 
pxCRCB
->
uxPriÜ™y
; \

108 
vLi¡In£¹End
ĞĞ
Li¡_t
 * ) &Ğ
pxR—dyCoRoutšeLi¡s
[ 
pxCRCB
->
uxPriÜ™y
 ] ), &ĞpxCRCB->
xG’”icLi¡I‹m
 ) ); \

115 
´vIn™Ÿli£CoRoutšeLi¡s
( );

123 
´vCheckP’dšgR—dyLi¡
( );

133 
´vCheckD–ayedLi¡
( );

137 
Ba£Ty³_t
 
	$xCoRoutšeC»©e
Ğ
üCOROUTINE_CODE
 
pxCoRoutšeCode
, 
UBa£Ty³_t
 
uxPriÜ™y
, UBa£Ty³_ˆ
uxIndex
 )

139 
Ba£Ty³_t
 
xR‘uº
;

140 
CRCB_t
 *
pxCoRoutše
;

143 
pxCoRoutše
 = ( 
CRCB_t
 * ) 
	`pvPÜtM®loc
( ( CRCB_t ) );

144 ifĞ
pxCoRoutše
 )

148 ifĞ
pxCu¼’tCoRoutše
 =ğ
NULL
 )

150 
pxCu¼’tCoRoutše
 = 
pxCoRoutše
;

151 
	`´vIn™Ÿli£CoRoutšeLi¡s
();

155 ifĞ
uxPriÜ™y
 >ğ
cÚfigMAX_CO_ROUTINE_PRIORITIES
 )

157 
uxPriÜ™y
 = 
cÚfigMAX_CO_ROUTINE_PRIORITIES
 - 1;

161 
pxCoRoutše
->
uxS‹
 = 
cÜINITIAL_STATE
;

162 
pxCoRoutše
->
uxPriÜ™y
 = uxPriority;

163 
pxCoRoutše
->
uxIndex
 = uxIndex;

164 
pxCoRoutše
->
pxCoRoutšeFunùiÚ
 = 
pxCoRoutšeCode
;

167 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxCoRoutše
->
xG’”icLi¡I‹m
 ) );

168 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxCoRoutše
->
xEv’tLi¡I‹m
 ) );

173 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxCoRoutše
->
xG’”icLi¡I‹m
 ),…xCoRoutine );

174 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxCoRoutše
->
xEv’tLi¡I‹m
 ),…xCoRoutine );

177 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCoRoutše
->
xEv’tLi¡I‹m
 ), ( ( 
TickTy³_t
 ) 
cÚfigMAX_CO_ROUTINE_PRIORITIES
 - ( TickTy³_ˆè
uxPriÜ™y
 ) );

181 
	`´vAddCoRoutšeToR—dyQueue
Ğ
pxCoRoutše
 );

183 
xR‘uº
 = 
pdPASS
;

187 
xR‘uº
 = 
”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

190  
xR‘uº
;

191 
	}
}

194 
	$vCoRoutšeAddToD–ayedLi¡
Ğ
TickTy³_t
 
xTicksToD–ay
, 
Li¡_t
 *
pxEv’tLi¡
 )

196 
TickTy³_t
 
xTimeToWake
;

200 
xTimeToWake
 = 
xCoRoutšeTickCouÁ
 + 
xTicksToD–ay
;

205 Ğè
	`uxLi¡Remove
ĞĞ
Li¡I‹m_t
 * ) &Ğ
pxCu¼’tCoRoutše
->
xG’”icLi¡I‹m
 ) );

208 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tCoRoutše
->
xG’”icLi¡I‹m
 ), 
xTimeToWake
 );

210 ifĞ
xTimeToWake
 < 
xCoRoutšeTickCouÁ
 )

214 
	`vLi¡In£¹
ĞĞ
Li¡_t
 * ) 
pxOv”æowD–ayedCoRoutšeLi¡
, ( 
Li¡I‹m_t
 * ) &Ğ
pxCu¼’tCoRoutše
->
xG’”icLi¡I‹m
 ) );

220 
	`vLi¡In£¹
ĞĞ
Li¡_t
 * ) 
pxD–ayedCoRoutšeLi¡
, ( 
Li¡I‹m_t
 * ) &Ğ
pxCu¼’tCoRoutše
->
xG’”icLi¡I‹m
 ) );

223 ifĞ
pxEv’tLi¡
 )

227 
	`vLi¡In£¹
Ğ
pxEv’tLi¡
, &Ğ
pxCu¼’tCoRoutše
->
xEv’tLi¡I‹m
 ) );

229 
	}
}

232 
	$´vCheckP’dšgR—dyLi¡
( )

237  
	`li¡LIST_IS_EMPTY
Ğ&
xP’dšgR—dyCoRoutšeLi¡
 ) =ğ
pdFALSE
 )

239 
CRCB_t
 *
pxUnblockedCRCB
;

242 
	`pÜtDISABLE_INTERRUPTS
();

244 
pxUnblockedCRCB
 = ( 
CRCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ(&
xP’dšgR—dyCoRoutšeLi¡
) );

245 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedCRCB
->
xEv’tLi¡I‹m
 ) );

247 
	`pÜtENABLE_INTERRUPTS
();

249 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedCRCB
->
xG’”icLi¡I‹m
 ) );

250 
	`´vAddCoRoutšeToR—dyQueue
Ğ
pxUnblockedCRCB
 );

252 
	}
}

255 
	$´vCheckD–ayedLi¡
( )

257 
CRCB_t
 *
pxCRCB
;

259 
xPas£dTicks
 = 
	`xTaskG‘TickCouÁ
(è- 
xLa¡TickCouÁ
;

260  
xPas£dTicks
 )

262 
xCoRoutšeTickCouÁ
++;

263 
xPas£dTicks
--;

266 ifĞ
xCoRoutšeTickCouÁ
 == 0 )

268 
Li¡_t
 * 
pxTemp
;

272 
pxTemp
 = 
pxD–ayedCoRoutšeLi¡
;

273 
pxD–ayedCoRoutšeLi¡
 = 
pxOv”æowD–ayedCoRoutšeLi¡
;

274 
pxOv”æowD–ayedCoRoutšeLi¡
 = 
pxTemp
;

278  
	`li¡LIST_IS_EMPTY
Ğ
pxD–ayedCoRoutšeLi¡
 ) =ğ
pdFALSE
 )

280 
pxCRCB
 = ( 
CRCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxD–ayedCoRoutšeLi¡
 );

282 ifĞ
xCoRoutšeTickCouÁ
 < 
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxCRCB
->
xG’”icLi¡I‹m
 ) ) )

288 
	`pÜtDISABLE_INTERRUPTS
();

295 
	`uxLi¡Remove
Ğ&Ğ
pxCRCB
->
xG’”icLi¡I‹m
 ) );

298 ifĞ
pxCRCB
->
xEv’tLi¡I‹m
.
pvCÚš”
 )

300 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxCRCB
->
xEv’tLi¡I‹m
 ) );

303 
	`pÜtENABLE_INTERRUPTS
();

305 
	`´vAddCoRoutšeToR—dyQueue
Ğ
pxCRCB
 );

309 
xLa¡TickCouÁ
 = 
xCoRoutšeTickCouÁ
;

310 
	}
}

313 
	$vCoRoutšeScheduË
( )

316 
	`´vCheckP’dšgR—dyLi¡
();

319 
	`´vCheckD–ayedLi¡
();

322  
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxR—dyCoRoutšeLi¡s
[ 
uxTİCoRoutšeR—dyPriÜ™y
 ] ) ) )

324 ifĞ
uxTİCoRoutšeR—dyPriÜ™y
 == 0 )

329 --
uxTİCoRoutšeR—dyPriÜ™y
;

334 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxCu¼’tCoRoutše
, &Ğ
pxR—dyCoRoutšeLi¡s
[ 
uxTİCoRoutšeR—dyPriÜ™y
 ] ) );

337 Ğ
pxCu¼’tCoRoutše
->
pxCoRoutšeFunùiÚ
 )ĞpxCu¼’tCoRoutše,…xCu¼’tCoRoutše->
uxIndex
 );

340 
	}
}

343 
	$´vIn™Ÿli£CoRoutšeLi¡s
( )

345 
UBa£Ty³_t
 
uxPriÜ™y
;

347  
uxPriÜ™y
 = 0; uxPriÜ™y < 
cÚfigMAX_CO_ROUTINE_PRIORITIES
; uxPriority++ )

349 
	`vLi¡In™Ÿli£
ĞĞ
Li¡_t
 * ) &Ğ
pxR—dyCoRoutšeLi¡s
[ 
uxPriÜ™y
 ] ) );

352 
	`vLi¡In™Ÿli£
ĞĞ
Li¡_t
 * ) &
xD–ayedCoRoutšeLi¡1
 );

353 
	`vLi¡In™Ÿli£
ĞĞ
Li¡_t
 * ) &
xD–ayedCoRoutšeLi¡2
 );

354 
	`vLi¡In™Ÿli£
ĞĞ
Li¡_t
 * ) &
xP’dšgR—dyCoRoutšeLi¡
 );

358 
pxD–ayedCoRoutšeLi¡
 = &
xD–ayedCoRoutšeLi¡1
;

359 
pxOv”æowD–ayedCoRoutšeLi¡
 = &
xD–ayedCoRoutšeLi¡2
;

360 
	}
}

363 
Ba£Ty³_t
 
	$xCoRoutšeRemoveFromEv’tLi¡
ĞcÚ¡ 
Li¡_t
 *
pxEv’tLi¡
 )

365 
CRCB_t
 *
pxUnblockedCRCB
;

366 
Ba£Ty³_t
 
xR‘uº
;

371 
pxUnblockedCRCB
 = ( 
CRCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxEv’tLi¡
 );

372 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedCRCB
->
xEv’tLi¡I‹m
 ) );

373 
	`vLi¡In£¹End
ĞĞ
Li¡_t
 * ) &Ğ
xP’dšgR—dyCoRoutšeLi¡
 ), &Ğ
pxUnblockedCRCB
->
xEv’tLi¡I‹m
 ) );

375 ifĞ
pxUnblockedCRCB
->
uxPriÜ™y
 >ğ
pxCu¼’tCoRoutše
->uxPriority )

377 
xR‘uº
 = 
pdTRUE
;

381 
xR‘uº
 = 
pdFALSE
;

384  
xR‘uº
;

385 
	}
}

	@event_groups.c

67 
	~<¡dlib.h
>

72 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

75 
	~"F»eRTOS.h
"

76 
	~"sk.h
"

77 
	~"tim”s.h
"

78 
	~"ev’t_groups.h
"

84 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


86 #iàĞ
INCLUDE_xEv’tGroupS‘B™FromISR
 =ğ1 ) && ( 
cÚfigUSE_TIMERS
 == 0 )

87 #”rÜ 
cÚfigUSE_TIMERS
 
mu¡
 
be
 
£t
 
to
 1Ø
make
 
the
 
xEv’tGroupS‘B™FromISR
(è
funùiÚ
 
avaabË
.

90 #iàĞ
INCLUDE_xEv’tGroupS‘B™FromISR
 =ğ1 ) && ( 
INCLUDE_xTim”P’dFunùiÚC®l
 == 0 )

91 #”rÜ 
INCLUDE_xTim”P’dFunùiÚC®l
 
mu¡
 
®so
 
be
 
£t
 
to
 
Úe
Ø
make
 
the
 
xEv’tGroupS‘B™FromISR
(è
funùiÚ
 
avaabË
.

97 #ià
cÚfigUSE_16_BIT_TICKS
 == 1

98 
	#ev’tCLEAR_EVENTS_ON_EXIT_BIT
 0x0100U

	)

99 
	#ev’tUNBLOCKED_DUE_TO_BIT_SET
 0x0200U

	)

100 
	#ev’tWAIT_FOR_ALL_BITS
 0x0400U

	)

101 
	#ev’tEVENT_BITS_CONTROL_BYTES
 0xff00U

	)

103 
	#ev’tCLEAR_EVENTS_ON_EXIT_BIT
 0x01000000UL

	)

104 
	#ev’tUNBLOCKED_DUE_TO_BIT_SET
 0x02000000UL

	)

105 
	#ev’tWAIT_FOR_ALL_BITS
 0x04000000UL

	)

106 
	#ev’tEVENT_BITS_CONTROL_BYTES
 0xff000000UL

	)

109 
	sxEv’tGroupDefš™iÚ


111 
Ev’tB™s_t
 
	muxEv’tB™s
;

112 
Li¡_t
 
	mxTasksWa™šgFÜB™s
;

114 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

115 
UBa£Ty³_t
 
	muxEv’tGroupNumb”
;

118 } 
	tEv’tGroup_t
;

130 
Ba£Ty³_t
 
´vTe¡Wa™CÚd™iÚ
ĞcÚ¡ 
Ev’tB™s_t
 
uxCu¼’tEv’tB™s
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, cÚ¡ Ba£Ty³_ˆ
xWa™FÜAÎB™s
 );

134 
Ev’tGroupHªdË_t
 
	$xEv’tGroupC»©e
( )

136 
Ev’tGroup_t
 *
pxEv’tB™s
;

138 
pxEv’tB™s
 = 
	`pvPÜtM®loc
ĞĞ
Ev’tGroup_t
 ) );

139 ifĞ
pxEv’tB™s
 !ğ
NULL
 )

141 
pxEv’tB™s
->
uxEv’tB™s
 = 0;

142 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 ) );

143 
	`ŒaûEVENT_GROUP_CREATE
Ğ
pxEv’tB™s
 );

147 
	`ŒaûEVENT_GROUP_CREATE_FAILED
();

150  ( 
Ev’tGroupHªdË_t
 ) 
pxEv’tB™s
;

151 
	}
}

154 
Ev’tB™s_t
 
	$xEv’tGroupSync
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, 
TickTy³_t
 
xTicksToWa™
 )

156 
Ev’tB™s_t
 
uxOrigš®B™V®ue
, 
uxR‘uº
;

157 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

158 
Ba£Ty³_t
 
xAÌ—dyY›lded
;

159 
Ba£Ty³_t
 
xTimeoutOccu¼ed
 = 
pdFALSE
;

161 
	`cÚfigASSERT
ĞĞ
uxB™sToWa™FÜ
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

162 
	`cÚfigASSERT
Ğ
uxB™sToWa™FÜ
 != 0 );

163 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

165 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

169 
	`vTaskSu¥’dAÎ
();

171 
uxOrigš®B™V®ue
 = 
pxEv’tB™s
->
uxEv’tB™s
;

173 Ğè
	`xEv’tGroupS‘B™s
Ğ
xEv’tGroup
, 
uxB™sToS‘
 );

175 ifĞĞĞ
uxOrigš®B™V®ue
 | 
uxB™sToS‘
 ) & 
uxB™sToWa™FÜ
 ) == uxBitsToWaitFor )

178 
uxR‘uº
 = ( 
uxOrigš®B™V®ue
 | 
uxB™sToS‘
 );

182 
pxEv’tB™s
->
uxEv’tB™s
 &ğ
uxB™sToWa™FÜ
;

184 
xTicksToWa™
 = 0;

188 ifĞ
xTicksToWa™
 !ğĞ
TickTy³_t
 ) 0 )

190 
	`ŒaûEVENT_GROUP_SYNC_BLOCK
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
uxB™sToWa™FÜ
 );

195 
	`vTaskPÏûOnUnÜd”edEv’tLi¡
Ğ&Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 ), ( 
uxB™sToWa™FÜ
 | 
ev’tCLEAR_EVENTS_ON_EXIT_BIT
 | 
ev’tWAIT_FOR_ALL_BITS
 ), 
xTicksToWa™
 );

201 
uxR‘uº
 = 0;

207 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

211 
xAÌ—dyY›lded
 = 
	`xTaskResumeAÎ
();

213 ifĞ
xTicksToWa™
 !ğĞ
TickTy³_t
 ) 0 )

215 ifĞ
xAÌ—dyY›lded
 =ğ
pdFALSE
 )

217 
	`pÜtYIELD_WITHIN_API
();

221 
	`mtCOVERAGE_TEST_MARKER
();

228 
uxR‘uº
 = 
	`uxTaskRe£tEv’tI‹mV®ue
();

230 ifĞĞ
uxR‘uº
 & 
ev’tUNBLOCKED_DUE_TO_BIT_SET
 ) =ğĞ
Ev’tB™s_t
 ) 0 )

233 
	`skENTER_CRITICAL
();

235 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

241 ifĞĞ
uxR‘uº
 & 
uxB™sToWa™FÜ
 ) == uxBitsToWaitFor )

243 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToWa™FÜ
;

247 
	`mtCOVERAGE_TEST_MARKER
();

250 
	`skEXIT_CRITICAL
();

252 
xTimeoutOccu¼ed
 = 
pdTRUE
;

258 
uxR‘uº
 &ğ~
ev’tEVENT_BITS_CONTROL_BYTES
;

262 
	`ŒaûEVENT_GROUP_SYNC_END
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
uxB™sToWa™FÜ
, 
xTimeoutOccu¼ed
 );

263  
uxR‘uº
;

264 
	}
}

267 
Ev’tB™s_t
 
	$xEv’tGroupWa™B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToWa™FÜ
, cÚ¡ 
Ba£Ty³_t
 
xCË¬OnEx™
, cÚ¡ Ba£Ty³_ˆ
xWa™FÜAÎB™s
, 
TickTy³_t
 
xTicksToWa™
 )

269 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

270 
Ev’tB™s_t
 
uxR‘uº
, 
uxCÚŒŞB™s
 = 0;

271 
Ba£Ty³_t
 
xWa™CÚd™iÚM‘
, 
xAÌ—dyY›lded
;

272 
Ba£Ty³_t
 
xTimeoutOccu¼ed
 = 
pdFALSE
;

276 
	`cÚfigASSERT
ĞĞ
uxB™sToWa™FÜ
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

277 
	`cÚfigASSERT
Ğ
uxB™sToWa™FÜ
 != 0 );

278 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

280 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

284 
	`vTaskSu¥’dAÎ
();

286 cÚ¡ 
Ev’tB™s_t
 
uxCu¼’tEv’tB™s
 = 
pxEv’tB™s
->
uxEv’tB™s
;

289 
xWa™CÚd™iÚM‘
 = 
	`´vTe¡Wa™CÚd™iÚ
Ğ
uxCu¼’tEv’tB™s
, 
uxB™sToWa™FÜ
, 
xWa™FÜAÎB™s
 );

291 ifĞ
xWa™CÚd™iÚM‘
 !ğ
pdFALSE
 )

295 
uxR‘uº
 = 
uxCu¼’tEv’tB™s
;

296 
xTicksToWa™
 = ( 
TickTy³_t
 ) 0;

299 ifĞ
xCË¬OnEx™
 !ğ
pdFALSE
 )

301 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToWa™FÜ
;

305 
	`mtCOVERAGE_TEST_MARKER
();

308 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

312 
uxR‘uº
 = 
uxCu¼’tEv’tB™s
;

320 ifĞ
xCË¬OnEx™
 !ğ
pdFALSE
 )

322 
uxCÚŒŞB™s
 |ğ
ev’tCLEAR_EVENTS_ON_EXIT_BIT
;

326 
	`mtCOVERAGE_TEST_MARKER
();

329 ifĞ
xWa™FÜAÎB™s
 !ğ
pdFALSE
 )

331 
uxCÚŒŞB™s
 |ğ
ev’tWAIT_FOR_ALL_BITS
;

335 
	`mtCOVERAGE_TEST_MARKER
();

341 
	`vTaskPÏûOnUnÜd”edEv’tLi¡
Ğ&Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 ), ( 
uxB™sToWa™FÜ
 | 
uxCÚŒŞB™s
 ), 
xTicksToWa™
 );

346 
uxR‘uº
 = 0;

348 
	`ŒaûEVENT_GROUP_WAIT_BITS_BLOCK
Ğ
xEv’tGroup
, 
uxB™sToWa™FÜ
 );

351 
xAÌ—dyY›lded
 = 
	`xTaskResumeAÎ
();

353 ifĞ
xTicksToWa™
 !ğĞ
TickTy³_t
 ) 0 )

355 ifĞ
xAÌ—dyY›lded
 =ğ
pdFALSE
 )

357 
	`pÜtYIELD_WITHIN_API
();

361 
	`mtCOVERAGE_TEST_MARKER
();

368 
uxR‘uº
 = 
	`uxTaskRe£tEv’tI‹mV®ue
();

370 ifĞĞ
uxR‘uº
 & 
ev’tUNBLOCKED_DUE_TO_BIT_SET
 ) =ğĞ
Ev’tB™s_t
 ) 0 )

372 
	`skENTER_CRITICAL
();

375 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

379 ifĞ
	`´vTe¡Wa™CÚd™iÚ
Ğ
uxR‘uº
, 
uxB™sToWa™FÜ
, 
xWa™FÜAÎB™s
 ) !ğ
pdFALSE
 )

381 ifĞ
xCË¬OnEx™
 !ğ
pdFALSE
 )

383 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToWa™FÜ
;

387 
	`mtCOVERAGE_TEST_MARKER
();

392 
	`mtCOVERAGE_TEST_MARKER
();

395 
	`skEXIT_CRITICAL
();

397 
xTimeoutOccu¼ed
 = 
pdFALSE
;

403 
uxR‘uº
 &ğ~
ev’tEVENT_BITS_CONTROL_BYTES
;

406 
	`ŒaûEVENT_GROUP_WAIT_BITS_END
Ğ
xEv’tGroup
, 
uxB™sToWa™FÜ
, 
xTimeoutOccu¼ed
 );

407  
uxR‘uº
;

408 
	}
}

411 
Ev’tB™s_t
 
	$xEv’tGroupCË¬B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToCË¬
 )

413 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

414 
Ev’tB™s_t
 
uxR‘uº
;

418 
	`cÚfigASSERT
ĞĞ
uxB™sToCË¬
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

420 
	`skENTER_CRITICAL
();

422 
	`ŒaûEVENT_GROUP_CLEAR_BITS
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 );

426 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

429 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToCË¬
;

431 
	`skEXIT_CRITICAL
();

433  
uxR‘uº
;

434 
	}
}

437 
Ev’tB™s_t
 
	$xEv’tGroupCË¬B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToCË¬
 )

439 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

440 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

441 
Ev’tB™s_t
 
uxR‘uº
;

445 
	`cÚfigASSERT
ĞĞ
uxB™sToCË¬
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

447 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

449 
	`ŒaûEVENT_GROUP_CLEAR_BITS_FROM_ISR
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 );

453 
uxR‘uº
 = 
pxEv’tB™s
->
uxEv’tB™s
;

456 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToCË¬
;

458 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

460  
uxR‘uº
;

461 
	}
}

464 
Ev’tB™s_t
 
	$xEv’tGroupS‘B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
 )

466 
Li¡I‹m_t
 *
pxLi¡I‹m
, *
pxNext
;

467 
Li¡I‹m_t
 cÚ¡ *
pxLi¡End
;

468 
Li¡_t
 *
pxLi¡
;

469 
Ev’tB™s_t
 
uxB™sToCË¬
 = 0, 
uxB™sWa™edFÜ
, 
uxCÚŒŞB™s
;

470 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

471 
Ba£Ty³_t
 
xM©chFound
 = 
pdFALSE
;

475 
	`cÚfigASSERT
ĞĞ
uxB™sToS‘
 & 
ev’tEVENT_BITS_CONTROL_BYTES
 ) == 0 );

477 
pxLi¡
 = &Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 );

478 
pxLi¡End
 = 
	`li¡GET_END_MARKER
Ğ
pxLi¡
 );

479 
	`vTaskSu¥’dAÎ
();

481 
	`ŒaûEVENT_GROUP_SET_BITS
Ğ
xEv’tGroup
, 
uxB™sToS‘
 );

483 
pxLi¡I‹m
 = 
	`li¡GET_HEAD_ENTRY
Ğ
pxLi¡
 );

486 
pxEv’tB™s
->
uxEv’tB™s
 |ğ
uxB™sToS‘
;

489  
pxLi¡I‹m
 !ğ
pxLi¡End
 )

491 
pxNext
 = 
	`li¡GET_NEXT
Ğ
pxLi¡I‹m
 );

492 
uxB™sWa™edFÜ
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ
pxLi¡I‹m
 );

493 
xM©chFound
 = 
pdFALSE
;

496 
uxCÚŒŞB™s
 = 
uxB™sWa™edFÜ
 & 
ev’tEVENT_BITS_CONTROL_BYTES
;

497 
uxB™sWa™edFÜ
 &ğ~
ev’tEVENT_BITS_CONTROL_BYTES
;

499 ifĞĞ
uxCÚŒŞB™s
 & 
ev’tWAIT_FOR_ALL_BITS
 ) =ğĞ
Ev’tB™s_t
 ) 0 )

502 ifĞĞ
uxB™sWa™edFÜ
 & 
pxEv’tB™s
->
uxEv’tB™s
 ) !ğĞ
Ev’tB™s_t
 ) 0 )

504 
xM©chFound
 = 
pdTRUE
;

508 
	`mtCOVERAGE_TEST_MARKER
();

511 ifĞĞ
uxB™sWa™edFÜ
 & 
pxEv’tB™s
->
uxEv’tB™s
 ) == uxBitsWaitedFor )

514 
xM©chFound
 = 
pdTRUE
;

521 ifĞ
xM©chFound
 !ğ
pdFALSE
 )

524 ifĞĞ
uxCÚŒŞB™s
 & 
ev’tCLEAR_EVENTS_ON_EXIT_BIT
 ) !ğĞ
Ev’tB™s_t
 ) 0 )

526 
uxB™sToCË¬
 |ğ
uxB™sWa™edFÜ
;

530 
	`mtCOVERAGE_TEST_MARKER
();

538 Ğè
	`xTaskRemoveFromUnÜd”edEv’tLi¡
Ğ
pxLi¡I‹m
, 
pxEv’tB™s
->
uxEv’tB™s
 | 
ev’tUNBLOCKED_DUE_TO_BIT_SET
 );

544 
pxLi¡I‹m
 = 
pxNext
;

549 
pxEv’tB™s
->
uxEv’tB™s
 &ğ~
uxB™sToCË¬
;

551 Ğè
	`xTaskResumeAÎ
();

553  
pxEv’tB™s
->
uxEv’tB™s
;

554 
	}
}

557 
	$vEv’tGroupD–‘e
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
 )

559 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

560 cÚ¡ 
Li¡_t
 *
pxTasksWa™šgFÜB™s
 = &Ğ
pxEv’tB™s
->
xTasksWa™šgFÜB™s
 );

562 
	`vTaskSu¥’dAÎ
();

564 
	`ŒaûEVENT_GROUP_DELETE
Ğ
xEv’tGroup
 );

566  
	`li¡CURRENT_LIST_LENGTH
Ğ
pxTasksWa™šgFÜB™s
 ) > ( 
UBa£Ty³_t
 ) 0 )

570 
	`cÚfigASSERT
Ğ
pxTasksWa™šgFÜB™s
->
xLi¡End
.
pxNext
 !ğĞ
Li¡I‹m_t
 * ) &(…xTasksWaitingForBits->xListEnd ) );

571 Ğè
	`xTaskRemoveFromUnÜd”edEv’tLi¡
Ğ
pxTasksWa™šgFÜB™s
->
xLi¡End
.
pxNext
, 
ev’tUNBLOCKED_DUE_TO_BIT_SET
 );

574 
	`vPÜtF»e
Ğ
pxEv’tB™s
 );

576 Ğè
	`xTaskResumeAÎ
();

577 
	}
}

582 
	$vEv’tGroupS‘B™sC®lback
Ğ*
pvEv’tGroup
, cÚ¡ 
ušt32_t
 
ulB™sToS‘
 )

584 Ğè
	`xEv’tGroupS‘B™s
Ğ
pvEv’tGroup
, ( 
Ev’tB™s_t
 ) 
ulB™sToS‘
 );

585 
	}
}

588 
Ba£Ty³_t
 
	$´vTe¡Wa™CÚd™iÚ
ĞcÚ¡ 
Ev’tB™s_t
 
uxCu¼’tEv’tB™s
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, cÚ¡ 
Ba£Ty³_t
 
xWa™FÜAÎB™s
 )

590 
Ba£Ty³_t
 
xWa™CÚd™iÚM‘
 = 
pdFALSE
;

592 ifĞ
xWa™FÜAÎB™s
 =ğ
pdFALSE
 )

596 ifĞĞ
uxCu¼’tEv’tB™s
 & 
uxB™sToWa™FÜ
 ) !ğĞ
Ev’tB™s_t
 ) 0 )

598 
xWa™CÚd™iÚM‘
 = 
pdTRUE
;

602 
	`mtCOVERAGE_TEST_MARKER
();

609 ifĞĞ
uxCu¼’tEv’tB™s
 & 
uxB™sToWa™FÜ
 ) == uxBitsToWaitFor )

611 
xWa™CÚd™iÚM‘
 = 
pdTRUE
;

615 
	`mtCOVERAGE_TEST_MARKER
();

619  
xWa™CÚd™iÚM‘
;

620 
	}
}

623 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) && ( 
INCLUDE_xTim”P’dFunùiÚC®l
 =ğ1 ) && ( 
cÚfigUSE_TIMERS
 == 1 ) )

624 
Ba£Ty³_t
 
	$xEv’tGroupS‘B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 )

626 
Ba£Ty³_t
 
xR‘uº
;

628 
	`ŒaûEVENT_GROUP_SET_BITS_FROM_ISR
Ğ
xEv’tGroup
, 
uxB™sToS‘
 );

629 
xR‘uº
 = 
	`xTim”P’dFunùiÚC®lFromISR
Ğ
vEv’tGroupS‘B™sC®lback
, ( * ) 
xEv’tGroup
, ( 
ušt32_t
 ) 
uxB™sToS‘
, 
pxHigh”PriÜ™yTaskWok’
 );

631  
xR‘uº
;

632 
	}
}

636 #ià(
cÚfigUSE_TRACE_FACILITY
 == 1)

637 
UBa£Ty³_t
 
	$uxEv’tGroupG‘Numb”
Ğ* 
xEv’tGroup
 )

639 
UBa£Ty³_t
 
xR‘uº
;

640 
Ev’tGroup_t
 *
pxEv’tB™s
 = ( Ev’tGroup_ˆ* ) 
xEv’tGroup
;

642 ifĞ
xEv’tGroup
 =ğ
NULL
 )

644 
xR‘uº
 = 0;

648 
xR‘uº
 = 
pxEv’tB™s
->
uxEv’tGroupNumb”
;

651  
xR‘uº
;

652 
	}
}

	@include/FreeRTOS.h

66 #iâdeà
INC_FREERTOS_H


67 
	#INC_FREERTOS_H


	)

72 
	~<¡ddef.h
>

87 
	~<¡dšt.h
>

89 #ifdeà
__ılu¥lus


94 
	~"´ojdefs.h
"

97 
	~"F»eRTOSCÚfig.h
"

101 #iâdeà
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION


102 
	#cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 0

	)

106 
	~"pÜbË.h
"

114 #iâdeà
cÚfigMINIMAL_STACK_SIZE


115 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigMINIMAL_STACK_SIZE
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
. cÚfigMINIMAL_STACK_SIZE 
defšes
 
the
 
size
 (š 
wÜds
è
of
h
¡ack
 
®loÿ‹d
 
to
h
idË
 
sk
. 
Reãr
Øth
demo
 
´ojeù
 
´ovided
 
your
 
pÜt
 
a
 
su™abË
 
v®ue
.

118 #iâdeà
cÚfigMAX_PRIORITIES


119 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigMAX_PRIORITIES
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

122 #iâdeà
cÚfigUSE_PREEMPTION


123 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_PREEMPTION
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

126 #iâdeà
cÚfigUSE_IDLE_HOOK


127 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_IDLE_HOOK
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

130 #iâdeà
cÚfigUSE_TICK_HOOK


131 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_TICK_HOOK
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

134 #iâdeà
cÚfigUSE_CO_ROUTINES


135 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_CO_ROUTINES
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

138 #iâdeà
INCLUDE_vTaskPriÜ™yS‘


139 #”rÜ 
Missšg
 
defš™iÚ
: 
INCLUDE_vTaskPriÜ™yS‘
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

142 #iâdeà
INCLUDE_uxTaskPriÜ™yG‘


143 #”rÜ 
Missšg
 
defš™iÚ
: 
INCLUDE_uxTaskPriÜ™yG‘
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

146 #iâdeà
INCLUDE_vTaskD–‘e


147 #”rÜ 
Missšg
 
defš™iÚ
: 
INCLUDE_vTaskD–‘e
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

150 #iâdeà
INCLUDE_vTaskSu¥’d


151 #”rÜ 
Missšg
 
defš™iÚ
: 
INCLUDE_vTaskSu¥’d
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

154 #iâdeà
INCLUDE_vTaskD–ayUÁ


155 #”rÜ 
Missšg
 
defš™iÚ
: 
INCLUDE_vTaskD–ayUÁ
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

158 #iâdeà
INCLUDE_vTaskD–ay


159 #”rÜ 
Missšg
 
defš™iÚ
: 
INCLUDE_vTaskD–ay
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

162 #iâdeà
cÚfigUSE_16_BIT_TICKS


163 #”rÜ 
Missšg
 
defš™iÚ
: 
cÚfigUSE_16_BIT_TICKS
 
mu¡
 
be
 
defšed
 
š
 
F»eRTOSCÚfig
.
h
 
as
 
e™h”
 1 
Ü
 0. 
S“
 
the
 
CÚfigu¿tiÚ
 
£ùiÚ
 
of
h
F»eRTOS
 
API
 
docum’tiÚ
 
d‘as
.

166 #ià
cÚfigUSE_CO_ROUTINES
 != 0

167 #iâdeà
cÚfigMAX_CO_ROUTINE_PRIORITIES


168 #”rÜ 
cÚfigMAX_CO_ROUTINE_PRIORITIES
 
mu¡
 
be
 
g»©”
 
thª
 
Ü
 
equ®
 
to
 1.

172 #iâdeà
cÚfigMAX_PRIORITIES


173 #”rÜ 
cÚfigMAX_PRIORITIES
 
mu¡
 
be
 
defšed
 
to
 b
g»©”
 
thª
 
Ü
 
equ®
o 1.

176 #iâdeà
INCLUDE_xTaskG‘IdËTaskHªdË


177 
	#INCLUDE_xTaskG‘IdËTaskHªdË
 0

	)

180 #iâdeà
INCLUDE_xTim”G‘Tim”D«mÚTaskHªdË


181 
	#INCLUDE_xTim”G‘Tim”D«mÚTaskHªdË
 0

	)

184 #iâdeà
INCLUDE_xQueueG‘Mu‹xHŞd”


185 
	#INCLUDE_xQueueG‘Mu‹xHŞd”
 0

	)

188 #iâdeà
INCLUDE_xSem­hÜeG‘Mu‹xHŞd”


189 
	#INCLUDE_xSem­hÜeG‘Mu‹xHŞd”
 
INCLUDE_xQueueG‘Mu‹xHŞd”


	)

192 #iâdeà
INCLUDE_pcTaskG‘TaskName


193 
	#INCLUDE_pcTaskG‘TaskName
 0

	)

196 #iâdeà
cÚfigUSE_APPLICATION_TASK_TAG


197 
	#cÚfigUSE_APPLICATION_TASK_TAG
 0

	)

200 #iâdeà
INCLUDE_uxTaskG‘SckHighW©”M¬k


201 
	#INCLUDE_uxTaskG‘SckHighW©”M¬k
 0

	)

204 #iâdeà
INCLUDE_eTaskG‘S‹


205 
	#INCLUDE_eTaskG‘S‹
 0

	)

208 #iâdeà
cÚfigUSE_RECURSIVE_MUTEXES


209 
	#cÚfigUSE_RECURSIVE_MUTEXES
 0

	)

212 #iâdeà
cÚfigUSE_MUTEXES


213 
	#cÚfigUSE_MUTEXES
 0

	)

216 #iâdeà
cÚfigUSE_TIMERS


217 
	#cÚfigUSE_TIMERS
 0

	)

220 #iâdeà
cÚfigUSE_COUNTING_SEMAPHORES


221 
	#cÚfigUSE_COUNTING_SEMAPHORES
 0

	)

224 #iâdeà
cÚfigUSE_ALTERNATIVE_API


225 
	#cÚfigUSE_ALTERNATIVE_API
 0

	)

228 #iâdeà
pÜtCRITICAL_NESTING_IN_TCB


229 
	#pÜtCRITICAL_NESTING_IN_TCB
 0

	)

232 #iâdeà
cÚfigMAX_TASK_NAME_LEN


233 
	#cÚfigMAX_TASK_NAME_LEN
 16

	)

236 #iâdeà
cÚfigIDLE_SHOULD_YIELD


237 
	#cÚfigIDLE_SHOULD_YIELD
 1

	)

240 #ià
cÚfigMAX_TASK_NAME_LEN
 < 1

241 #”rÜ 
cÚfigMAX_TASK_NAME_LEN
 
mu¡
 
be
 
£t
 
to
 
a
 
mšimum
 
of
 1 
š
 
F»eRTOSCÚfig
.
h


244 #iâdeà
INCLUDE_xTaskResumeFromISR


245 
	#INCLUDE_xTaskResumeFromISR
 1

	)

248 #iâdeà
INCLUDE_xEv’tGroupS‘B™FromISR


249 
	#INCLUDE_xEv’tGroupS‘B™FromISR
 0

	)

252 #iâdeà
INCLUDE_xTim”P’dFunùiÚC®l


253 
	#INCLUDE_xTim”P’dFunùiÚC®l
 0

	)

256 #iâdeà
cÚfigASSERT


257 
	#cÚfigASSERT
Ğ
x
 )

	)

258 
	#cÚfigASSERT_DEFINED
 0

	)

260 
	#cÚfigASSERT_DEFINED
 1

	)

264 #ià
cÚfigUSE_TIMERS
 == 1

266 #iâdeà
cÚfigTIMER_TASK_PRIORITY


267 #”rÜ 
If
 
cÚfigUSE_TIMERS
 
is
 
£t
 
to
 1 
th’
 
cÚfigTIMER_TASK_PRIORITY
 
mu¡
 
®so
 
be
 
defšed
.

270 #iâdeà
cÚfigTIMER_QUEUE_LENGTH


271 #”rÜ 
If
 
cÚfigUSE_TIMERS
 
is
 
£t
 
to
 1 
th’
 
cÚfigTIMER_QUEUE_LENGTH
 
mu¡
 
®so
 
be
 
defšed
.

274 #iâdeà
cÚfigTIMER_TASK_STACK_DEPTH


275 #”rÜ 
If
 
cÚfigUSE_TIMERS
 
is
 
£t
 
to
 1 
th’
 
cÚfigTIMER_TASK_STACK_DEPTH
 
mu¡
 
®so
 
be
 
defšed
.

280 #iâdeà
INCLUDE_xTaskG‘ScheduËrS‹


281 
	#INCLUDE_xTaskG‘ScheduËrS‹
 0

	)

284 #iâdeà
INCLUDE_xTaskG‘Cu¼’tTaskHªdË


285 
	#INCLUDE_xTaskG‘Cu¼’tTaskHªdË
 0

	)

289 #iâdeà
pÜtSET_INTERRUPT_MASK_FROM_ISR


290 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è0

	)

293 #iâdeà
pÜtCLEAR_INTERRUPT_MASK_FROM_ISR


294 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedStusV®ue
 ) ( è
	)
uxSavedStatusValue

297 #iâdeà
pÜtCLEAN_UP_TCB


298 
	#pÜtCLEAN_UP_TCB
Ğ
pxTCB
 ) ( è
	)
pxTCB

301 #iâdeà
pÜtPRE_TASK_DELETE_HOOK


302 
	#pÜtPRE_TASK_DELETE_HOOK
Ğ
pvTaskToD–‘e
, 
pxY›ldP’dšg
 )

	)

305 #iâdeà
pÜtSETUP_TCB


306 
	#pÜtSETUP_TCB
Ğ
pxTCB
 ) ( è
	)
pxTCB

309 #iâdeà
cÚfigQUEUE_REGISTRY_SIZE


310 
	#cÚfigQUEUE_REGISTRY_SIZE
 0U

	)

313 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 < 1 )

314 
	#vQueueAddToRegi¡ry
Ğ
xQueue
, 
pcName
 )

	)

315 
	#vQueueUÄegi¡”Queue
Ğ
xQueue
 )

	)

318 #iâdeà
pÜtPOINTER_SIZE_TYPE


319 
	#pÜtPOINTER_SIZE_TYPE
 
ušt32_t


	)

323 #iâdeà
ŒaûSTART


326 
	#ŒaûSTART
()

	)

329 #iâdeà
ŒaûEND


332 
	#ŒaûEND
()

	)

335 #iâdeà
ŒaûTASK_SWITCHED_IN


338 
	#ŒaûTASK_SWITCHED_IN
()

	)

341 #iâdeà
ŒaûINCREASE_TICK_COUNT


344 
	#ŒaûINCREASE_TICK_COUNT
Ğ
x
 )

	)

347 #iâdeà
ŒaûLOW_POWER_IDLE_BEGIN


349 
	#ŒaûLOW_POWER_IDLE_BEGIN
()

	)

352 #iâdef 
ŒaûLOW_POWER_IDLE_END


354 
	#ŒaûLOW_POWER_IDLE_END
()

	)

357 #iâdeà
ŒaûTASK_SWITCHED_OUT


360 
	#ŒaûTASK_SWITCHED_OUT
()

	)

363 #iâdeà
ŒaûTASK_PRIORITY_INHERIT


369 
	#ŒaûTASK_PRIORITY_INHERIT
Ğ
pxTCBOfMu‹xHŞd”
, 
uxInh”™edPriÜ™y
 )

	)

372 #iâdeà
ŒaûTASK_PRIORITY_DISINHERIT


377 
	#ŒaûTASK_PRIORITY_DISINHERIT
Ğ
pxTCBOfMu‹xHŞd”
, 
uxOrigš®PriÜ™y
 )

	)

380 #iâdeà
ŒaûBLOCKING_ON_QUEUE_RECEIVE


385 
	#ŒaûBLOCKING_ON_QUEUE_RECEIVE
Ğ
pxQueue
 )

	)

388 #iâdeà
ŒaûBLOCKING_ON_QUEUE_SEND


393 
	#ŒaûBLOCKING_ON_QUEUE_SEND
Ğ
pxQueue
 )

	)

396 #iâdeà
cÚfigCHECK_FOR_STACK_OVERFLOW


397 
	#cÚfigCHECK_FOR_STACK_OVERFLOW
 0

	)

402 #iâdeà
ŒaûMOVED_TASK_TO_READY_STATE


403 
	#ŒaûMOVED_TASK_TO_READY_STATE
Ğ
pxTCB
 )

	)

406 #iâdeà
ŒaûQUEUE_CREATE


407 
	#ŒaûQUEUE_CREATE
Ğ
pxNewQueue
 )

	)

410 #iâdeà
ŒaûQUEUE_CREATE_FAILED


411 
	#ŒaûQUEUE_CREATE_FAILED
Ğ
ucQueueTy³
 )

	)

414 #iâdeà
ŒaûCREATE_MUTEX


415 
	#ŒaûCREATE_MUTEX
Ğ
pxNewQueue
 )

	)

418 #iâdeà
ŒaûCREATE_MUTEX_FAILED


419 
	#ŒaûCREATE_MUTEX_FAILED
()

	)

422 #iâdeà
ŒaûGIVE_MUTEX_RECURSIVE


423 
	#ŒaûGIVE_MUTEX_RECURSIVE
Ğ
pxMu‹x
 )

	)

426 #iâdeà
ŒaûGIVE_MUTEX_RECURSIVE_FAILED


427 
	#ŒaûGIVE_MUTEX_RECURSIVE_FAILED
Ğ
pxMu‹x
 )

	)

430 #iâdeà
ŒaûTAKE_MUTEX_RECURSIVE


431 
	#ŒaûTAKE_MUTEX_RECURSIVE
Ğ
pxMu‹x
 )

	)

434 #iâdeà
ŒaûTAKE_MUTEX_RECURSIVE_FAILED


435 
	#ŒaûTAKE_MUTEX_RECURSIVE_FAILED
Ğ
pxMu‹x
 )

	)

438 #iâdeà
ŒaûCREATE_COUNTING_SEMAPHORE


439 
	#ŒaûCREATE_COUNTING_SEMAPHORE
()

	)

442 #iâdeà
ŒaûCREATE_COUNTING_SEMAPHORE_FAILED


443 
	#ŒaûCREATE_COUNTING_SEMAPHORE_FAILED
()

	)

446 #iâdeà
ŒaûQUEUE_SEND


447 
	#ŒaûQUEUE_SEND
Ğ
pxQueue
 )

	)

450 #iâdeà
ŒaûQUEUE_SEND_FAILED


451 
	#ŒaûQUEUE_SEND_FAILED
Ğ
pxQueue
 )

	)

454 #iâdeà
ŒaûQUEUE_RECEIVE


455 
	#ŒaûQUEUE_RECEIVE
Ğ
pxQueue
 )

	)

458 #iâdeà
ŒaûQUEUE_PEEK


459 
	#ŒaûQUEUE_PEEK
Ğ
pxQueue
 )

	)

462 #iâdeà
ŒaûQUEUE_PEEK_FROM_ISR


463 
	#ŒaûQUEUE_PEEK_FROM_ISR
Ğ
pxQueue
 )

	)

466 #iâdeà
ŒaûQUEUE_RECEIVE_FAILED


467 
	#ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 )

	)

470 #iâdeà
ŒaûQUEUE_SEND_FROM_ISR


471 
	#ŒaûQUEUE_SEND_FROM_ISR
Ğ
pxQueue
 )

	)

474 #iâdeà
ŒaûQUEUE_SEND_FROM_ISR_FAILED


475 
	#ŒaûQUEUE_SEND_FROM_ISR_FAILED
Ğ
pxQueue
 )

	)

478 #iâdeà
ŒaûQUEUE_RECEIVE_FROM_ISR


479 
	#ŒaûQUEUE_RECEIVE_FROM_ISR
Ğ
pxQueue
 )

	)

482 #iâdeà
ŒaûQUEUE_RECEIVE_FROM_ISR_FAILED


483 
	#ŒaûQUEUE_RECEIVE_FROM_ISR_FAILED
Ğ
pxQueue
 )

	)

486 #iâdeà
ŒaûQUEUE_PEEK_FROM_ISR_FAILED


487 
	#ŒaûQUEUE_PEEK_FROM_ISR_FAILED
Ğ
pxQueue
 )

	)

490 #iâdeà
ŒaûQUEUE_DELETE


491 
	#ŒaûQUEUE_DELETE
Ğ
pxQueue
 )

	)

494 #iâdeà
ŒaûTASK_CREATE


495 
	#ŒaûTASK_CREATE
Ğ
pxNewTCB
 )

	)

498 #iâdeà
ŒaûTASK_CREATE_FAILED


499 
	#ŒaûTASK_CREATE_FAILED
()

	)

502 #iâdeà
ŒaûTASK_DELETE


503 
	#ŒaûTASK_DELETE
Ğ
pxTaskToD–‘e
 )

	)

506 #iâdeà
ŒaûTASK_DELAY_UNTIL


507 
	#ŒaûTASK_DELAY_UNTIL
()

	)

510 #iâdeà
ŒaûTASK_DELAY


511 
	#ŒaûTASK_DELAY
()

	)

514 #iâdeà
ŒaûTASK_PRIORITY_SET


515 
	#ŒaûTASK_PRIORITY_SET
Ğ
pxTask
, 
uxNewPriÜ™y
 )

	)

518 #iâdeà
ŒaûTASK_SUSPEND


519 
	#ŒaûTASK_SUSPEND
Ğ
pxTaskToSu¥’d
 )

	)

522 #iâdeà
ŒaûTASK_RESUME


523 
	#ŒaûTASK_RESUME
Ğ
pxTaskToResume
 )

	)

526 #iâdeà
ŒaûTASK_RESUME_FROM_ISR


527 
	#ŒaûTASK_RESUME_FROM_ISR
Ğ
pxTaskToResume
 )

	)

530 #iâdeà
ŒaûTASK_INCREMENT_TICK


531 
	#ŒaûTASK_INCREMENT_TICK
Ğ
xTickCouÁ
 )

	)

534 #iâdeà
ŒaûTIMER_CREATE


535 
	#ŒaûTIMER_CREATE
Ğ
pxNewTim”
 )

	)

538 #iâdeà
ŒaûTIMER_CREATE_FAILED


539 
	#ŒaûTIMER_CREATE_FAILED
()

	)

542 #iâdeà
ŒaûTIMER_COMMAND_SEND


543 
	#ŒaûTIMER_COMMAND_SEND
Ğ
xTim”
, 
xMes§geID
, 
xMes§geV®ueV®ue
, 
xR‘uº
 )

	)

546 #iâdeà
ŒaûTIMER_EXPIRED


547 
	#ŒaûTIMER_EXPIRED
Ğ
pxTim”
 )

	)

550 #iâdeà
ŒaûTIMER_COMMAND_RECEIVED


551 
	#ŒaûTIMER_COMMAND_RECEIVED
Ğ
pxTim”
, 
xMes§geID
, 
xMes§geV®ue
 )

	)

554 #iâdeà
ŒaûMALLOC


555 
	#ŒaûMALLOC
Ğ
pvAdd»ss
, 
uiSize
 )

	)

558 #iâdeà
ŒaûFREE


559 
	#ŒaûFREE
Ğ
pvAdd»ss
, 
uiSize
 )

	)

562 #iâdeà
ŒaûEVENT_GROUP_CREATE


563 
	#ŒaûEVENT_GROUP_CREATE
Ğ
xEv’tGroup
 )

	)

566 #iâdeà
ŒaûEVENT_GROUP_CREATE_FAILED


567 
	#ŒaûEVENT_GROUP_CREATE_FAILED
()

	)

570 #iâdeà
ŒaûEVENT_GROUP_SYNC_BLOCK


571 
	#ŒaûEVENT_GROUP_SYNC_BLOCK
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
uxB™sToWa™FÜ
 )

	)

574 #iâdeà
ŒaûEVENT_GROUP_SYNC_END


575 
	#ŒaûEVENT_GROUP_SYNC_END
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
uxB™sToWa™FÜ
, 
xTimeoutOccu¼ed
 ) ( è
	)
xTimeoutOccurred

578 #iâdeà
ŒaûEVENT_GROUP_WAIT_BITS_BLOCK


579 
	#ŒaûEVENT_GROUP_WAIT_BITS_BLOCK
Ğ
xEv’tGroup
, 
uxB™sToWa™FÜ
 )

	)

582 #iâdeà
ŒaûEVENT_GROUP_WAIT_BITS_END


583 
	#ŒaûEVENT_GROUP_WAIT_BITS_END
Ğ
xEv’tGroup
, 
uxB™sToWa™FÜ
, 
xTimeoutOccu¼ed
 ) ( è
	)
xTimeoutOccurred

586 #iâdeà
ŒaûEVENT_GROUP_CLEAR_BITS


587 
	#ŒaûEVENT_GROUP_CLEAR_BITS
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 )

	)

590 #iâdeà
ŒaûEVENT_GROUP_CLEAR_BITS_FROM_ISR


591 
	#ŒaûEVENT_GROUP_CLEAR_BITS_FROM_ISR
Ğ
xEv’tGroup
, 
uxB™sToCË¬
 )

	)

594 #iâdeà
ŒaûEVENT_GROUP_SET_BITS


595 
	#ŒaûEVENT_GROUP_SET_BITS
Ğ
xEv’tGroup
, 
uxB™sToS‘
 )

	)

598 #iâdeà
ŒaûEVENT_GROUP_SET_BITS_FROM_ISR


599 
	#ŒaûEVENT_GROUP_SET_BITS_FROM_ISR
Ğ
xEv’tGroup
, 
uxB™sToS‘
 )

	)

602 #iâdeà
ŒaûEVENT_GROUP_DELETE


603 
	#ŒaûEVENT_GROUP_DELETE
Ğ
xEv’tGroup
 )

	)

606 #iâdeà
ŒaûPEND_FUNC_CALL


607 
	#ŒaûPEND_FUNC_CALL
(
xFunùiÚToP’d
, 
pvP¬am‘”1
, 
ulP¬am‘”2
, 
»t
)

	)

610 #iâdeà
ŒaûPEND_FUNC_CALL_FROM_ISR


611 
	#ŒaûPEND_FUNC_CALL_FROM_ISR
(
xFunùiÚToP’d
, 
pvP¬am‘”1
, 
ulP¬am‘”2
, 
»t
)

	)

614 #iâdeà
ŒaûQUEUE_REGISTRY_ADD


615 
	#ŒaûQUEUE_REGISTRY_ADD
(
xQueue
, 
pcQueueName
)

	)

618 #iâdeà
cÚfigGENERATE_RUN_TIME_STATS


619 
	#cÚfigGENERATE_RUN_TIME_STATS
 0

	)

622 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

624 #iâdeà
pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS


625 #”rÜ 
If
 
cÚfigGENERATE_RUN_TIME_STATS
 
is
 
defšed
 
th’
 
pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS
 
mu¡
 
®so
 
be
 defšed.…ÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS 
should
 
ÿÎ
 
a
 
pÜt
 
Ïy”
 
funùiÚ
 
to
 
£tup
‡ 
³rh”®
 
tim”
/
couÁ”
 
th©
 
ÿn
h’ b
u£d
 
as
 
the
 
run
 
time
 couÁ”im
ba£
.

628 #iâdeà
pÜtGET_RUN_TIME_COUNTER_VALUE


629 #iâdeà
pÜtALT_GET_RUN_TIME_COUNTER_VALUE


630 #”rÜ 
If
 
cÚfigGENERATE_RUN_TIME_STATS
 
is
 
defšed
 
th’
 
e™h”
 
pÜtGET_RUN_TIME_COUNTER_VALUE
 
Ü
 
pÜtALT_GET_RUN_TIME_COUNTER_VALUE
 
mu¡
 
®so
 
be
 defšed. 
S“
 
the
 
exam¶es
 
´ovided
 
ªd
h
F»eRTOS
 
web
 
s™e
 
mÜe
 
šfÜm©iÚ
.

636 #iâdeà
pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS


637 
	#pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS
()

	)

640 #iâdeà
cÚfigUSE_MALLOC_FAILED_HOOK


641 
	#cÚfigUSE_MALLOC_FAILED_HOOK
 0

	)

644 #iâdeà
pÜtPRIVILEGE_BIT


645 
	#pÜtPRIVILEGE_BIT
 ( ( 
UBa£Ty³_t
 ) 0x00 )

	)

648 #iâdeà
pÜtYIELD_WITHIN_API


649 
	#pÜtYIELD_WITHIN_API
 
pÜtYIELD


	)

652 #iâdeà
pvPÜtM®locAligÃd


653 
	#pvPÜtM®locAligÃd
Ğ
x
, 
puxSckBufãr
 ) ( ( (…uxSckBufã¸è=ğ
NULL
 ) ? ( 
	`pvPÜtM®loc
ĞĞx ) ) ) : (…uxSckBufã¸è)

	)

656 #iâdeà
vPÜtF»eAligÃd


657 
	#vPÜtF»eAligÃd
Ğ
pvBlockToF»e
 ) 
	`vPÜtF»e
ĞpvBlockToF»)

	)

660 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


661 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 )

	)

664 #iâdeà
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP


665 
	#cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 2

	)

668 #ià
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 < 2

669 #”rÜ 
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 
mu¡
 
nÙ
 
be
 
Ëss
 
thª
 2

672 #iâdeà
cÚfigUSE_TICKLESS_IDLE


673 
	#cÚfigUSE_TICKLESS_IDLE
 0

	)

676 #iâdeà
cÚfigPRE_SLEEP_PROCESSING


677 
	#cÚfigPRE_SLEEP_PROCESSING
Ğ
x
 )

	)

680 #iâdeà
cÚfigPOST_SLEEP_PROCESSING


681 
	#cÚfigPOST_SLEEP_PROCESSING
Ğ
x
 )

	)

684 #iâdeà
cÚfigUSE_QUEUE_SETS


685 
	#cÚfigUSE_QUEUE_SETS
 0

	)

688 #iâdeà
pÜtTASK_USES_FLOATING_POINT


689 
	#pÜtTASK_USES_FLOATING_POINT
()

	)

692 #iâdeà
cÚfigUSE_TIME_SLICING


693 
	#cÚfigUSE_TIME_SLICING
 1

	)

696 #iâdeà
cÚfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS


697 
	#cÚfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS
 0

	)

700 #iâdeà
cÚfigUSE_NEWLIB_REENTRANT


701 
	#cÚfigUSE_NEWLIB_REENTRANT
 0

	)

704 #iâdeà
cÚfigUSE_STATS_FORMATTING_FUNCTIONS


705 
	#cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 0

	)

708 #iâdeà
pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID


709 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
()

	)

712 #iâdeà
cÚfigUSE_TRACE_FACILITY


713 
	#cÚfigUSE_TRACE_FACILITY
 0

	)

716 #iâdeà
mtCOVERAGE_TEST_MARKER


717 
	#mtCOVERAGE_TEST_MARKER
()

	)

722 #iâdeà
cÚfigENABLE_BACKWARD_COMPATIBILITY


723 
	#cÚfigENABLE_BACKWARD_COMPATIBILITY
 1

	)

726 #ià
cÚfigENABLE_BACKWARD_COMPATIBILITY
 == 1

727 
	#eTaskS‹G‘
 
eTaskG‘S‹


	)

728 
	#pÜtTickTy³
 
TickTy³_t


	)

729 
	#xTaskHªdË
 
TaskHªdË_t


	)

730 
	#xQueueHªdË
 
QueueHªdË_t


	)

731 
	#xSem­hÜeHªdË
 
Sem­hÜeHªdË_t


	)

732 
	#xQueueS‘HªdË
 
QueueS‘HªdË_t


	)

733 
	#xQueueS‘Memb”HªdË
 
QueueS‘Memb”HªdË_t


	)

734 
	#xTimeOutTy³
 
TimeOut_t


	)

735 
	#xMemÜyRegiÚ
 
MemÜyRegiÚ_t


	)

736 
	#xTaskP¬am‘”s
 
TaskP¬am‘”s_t


	)

737 
	#xTaskStusTy³
 
TaskStus_t


	)

738 
	#xTim”HªdË
 
Tim”HªdË_t


	)

739 
	#xCoRoutšeHªdË
 
CoRoutšeHªdË_t


	)

740 
	#pdTASK_HOOK_CODE
 
TaskHookFunùiÚ_t


	)

741 
	#pÜtTICK_RATE_MS
 
pÜtTICK_PERIOD_MS


	)

745 
	#tmrTIMER_CALLBACK
 
Tim”C®lbackFunùiÚ_t


	)

746 
	#pdTASK_CODE
 
TaskFunùiÚ_t


	)

747 
	#xLi¡I‹m
 
Li¡I‹m_t


	)

748 
	#xLi¡
 
Li¡_t


	)

751 #ifdeà
__ılu¥lus


	@include/StackMacros.h

66 #iâdeà
STACK_MACROS_H


67 
	#STACK_MACROS_H


	)

85 #ifĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 == 0 )

88 
	#skFIRST_CHECK_FOR_STACK_OVERFLOW
()

	)

89 
	#skSECOND_CHECK_FOR_STACK_OVERFLOW
()

	)

94 #ifĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 == 1 )

98 
	#skSECOND_CHECK_FOR_STACK_OVERFLOW
()

	)

103 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 0 ) && ( 
pÜtSTACK_GROWTH
 < 0 ) )

106 
	#skFIRST_CHECK_FOR_STACK_OVERFLOW
(è\

	)

109 ifĞ
	gpxCu¼’tTCB
->
	gpxTİOfSck
 <ğ
pxCu¼’tTCB
->
pxSck
 ) \

111 
vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

118 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 0 ) && ( 
pÜtSTACK_GROWTH
 > 0 ) )

121 
	#skFIRST_CHECK_FOR_STACK_OVERFLOW
(è\

	)

125 ifĞ
	gpxCu¼’tTCB
->
	gpxTİOfSck
 >ğ
pxCu¼’tTCB
->
pxEndOfSck
 ) \

127 
vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

134 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
pÜtSTACK_GROWTH
 < 0 ) )

136 
	#skSECOND_CHECK_FOR_STACK_OVERFLOW
(è\

	)

138 cÚ¡ 
ušt8_t
 
	gucEx³ùedSckBy‹s
[] = { 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

139 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

140 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

141 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

142 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE }; \

146 ifĞ
memcmp
ĞĞ* ) 
pxCu¼’tTCB
->
pxSck
, ( * ) 
ucEx³ùedSckBy‹s
, ( ucExpectedStackBytes ) ) != 0 ) \

148 
vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

155 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) && ( 
pÜtSTACK_GROWTH
 > 0 ) )

157 
	#skSECOND_CHECK_FOR_STACK_OVERFLOW
(è\

	)

159 
št8_t
 *
	gpcEndOfSck
 = ( iÁ8_ˆ* ) 
pxCu¼’tTCB
->
pxEndOfSck
; \

160 cÚ¡ 
ušt8_t
 
	gucEx³ùedSckBy‹s
[] = { 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

161 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

162 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

163 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE, \

164 
tskSTACK_FILL_BYTE
,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE,skSTACK_FILL_BYTE }; \

167 
	gpcEndOfSck
 -ğĞ
ucEx³ùedSckBy‹s
 ); \

170 ifĞ
memcmp
ĞĞ* ) 
pcEndOfSck
, ( * ) 
ucEx³ùedSckBy‹s
, ( ucExpectedStackBytes ) ) != 0 ) \

172 
vAµliÿtiÚSckOv”æowHook
ĞĞ
TaskHªdË_t
 ) 
pxCu¼’tTCB
,…xCu¼’tTCB->
pcTaskName
 ); \

	@include/croutine.h

66 #iâdeà
CO_ROUTINE_H


67 
	#CO_ROUTINE_H


	)

69 #iâdeà
INC_FREERTOS_H


73 
	~"li¡.h
"

75 #ifdeà
__ılu¥lus


82 * 
	tCoRoutšeHªdË_t
;

85 (*
üCOROUTINE_CODE
)Ğ
	tCoRoutšeHªdË_t
, 
	tUBa£Ty³_t
 );

87 
	scÜCoRoutšeCÚŒŞBlock


89 
üCOROUTINE_CODE
 
pxCoRoutšeFunùiÚ
;

90 
Li¡I‹m_t
 
xG’”icLi¡I‹m
;

91 
Li¡I‹m_t
 
xEv’tLi¡I‹m
;

92 
UBa£Ty³_t
 
uxPriÜ™y
;

93 
UBa£Ty³_t
 
uxIndex
;

94 
ušt16_t
 
uxS‹
;

95 } 
	tCRCB_t
;

169 
Ba£Ty³_t
 
xCoRoutšeC»©e
Ğ
üCOROUTINE_CODE
 
pxCoRoutšeCode
, 
UBa£Ty³_t
 
uxPriÜ™y
, UBa£Ty³_ˆ
uxIndex
 );

211 
vCoRoutšeScheduË
( );

242 
	#üSTART
Ğ
pxCRCB
 )  ( ( 
CRCB_t
 * )ĞpxCRCB ) )->
uxS‹
 ) { 0:

	)

273 
	#üEND
(è}

	)

279 
	#üSET_STATE0
Ğ
xHªdË
 ) ( ( 
CRCB_t
 * )ĞxHªdË ) )->
uxS‹
 = (
__LINE__
 * 2); ; (__LINE__ * 2):

	)

280 
	#üSET_STATE1
Ğ
xHªdË
 ) ( ( 
CRCB_t
 * )ĞxHªdË ) )->
uxS‹
 = ((
__LINE__
 * 2)+1); ; ((__LINE__ * 2)+1):

	)

328 
	#üDELAY
Ğ
xHªdË
, 
xTicksToD–ay
 ) \

	)

329 ifĞĞ
xTicksToD–ay
 ) > 0 ) \

331 
vCoRoutšeAddToD–ayedLi¡
ĞĞ
xTicksToD–ay
 ), 
NULL
 ); \

333 
üSET_STATE0
ĞĞ
xHªdË
 ) );

418 
	#üQUEUE_SEND
Ğ
xHªdË
, 
pxQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
, 
pxResuÉ
 ) \

	)

420 *Ğ
pxResuÉ
 ) = 
xQueueCRS’d
ĞĞ
pxQueue
è, ( 
pvI‹mToQueue
è, ( 
xTicksToWa™
 ) ); \

421 ifĞ*Ğ
pxResuÉ
 ) =ğ
”rQUEUE_BLOCKED
 ) \

423 
üSET_STATE0
ĞĞ
xHªdË
 ) ); \

424 *
pxResuÉ
 = 
xQueueCRS’d
ĞĞ
pxQueue
 ), ( 
pvI‹mToQueue
 ), 0 ); \

426 ifĞ*
pxResuÉ
 =ğ
”rQUEUE_YIELD
 ) \

428 
üSET_STATE1
ĞĞ
xHªdË
 ) ); \

429 *
pxResuÉ
 = 
pdPASS
; \

510 
	#üQUEUE_RECEIVE
Ğ
xHªdË
, 
pxQueue
, 
pvBufãr
, 
xTicksToWa™
, 
pxResuÉ
 ) \

	)

512 *Ğ
pxResuÉ
 ) = 
xQueueCRReûive
ĞĞ
pxQueue
è, ( 
pvBufãr
 ), ( 
xTicksToWa™
 ) ); \

513 ifĞ*Ğ
pxResuÉ
 ) =ğ
”rQUEUE_BLOCKED
 ) \

515 
üSET_STATE0
ĞĞ
xHªdË
 ) ); \

516 *Ğ
pxResuÉ
 ) = 
xQueueCRReûive
ĞĞ
pxQueue
è, ( 
pvBufãr
 ), 0 ); \

518 ifĞ*Ğ
pxResuÉ
 ) =ğ
”rQUEUE_YIELD
 ) \

520 
üSET_STATE1
ĞĞ
xHªdË
 ) ); \

521 *Ğ
pxResuÉ
 ) = 
pdPASS
; \

619 
	#üQUEUE_SEND_FROM_ISR
Ğ
pxQueue
, 
pvI‹mToQueue
, 
xCoRoutšeP»viou¦yWok’
 ) 
	`xQueueCRS’dFromISR
ĞĞpxQueu), (…vI‹mToQueu), ( xCoRoutšeP»viou¦yWok’ ) )

	)

732 
	#üQUEUE_RECEIVE_FROM_ISR
Ğ
pxQueue
, 
pvBufãr
, 
pxCoRoutšeWok’
 ) 
	`xQueueCRReûiveFromISR
ĞĞpxQueu), (…vBufã¸), (…xCoRoutšeWok’ ) )

	)

743 
vCoRoutšeAddToD–ayedLi¡
Ğ
TickTy³_t
 
xTicksToD–ay
, 
Li¡_t
 *
pxEv’tLi¡
 );

752 
Ba£Ty³_t
 
xCoRoutšeRemoveFromEv’tLi¡
ĞcÚ¡ 
Li¡_t
 *
pxEv’tLi¡
 );

754 #ifdeà
__ılu¥lus


	@include/event_groups.h

66 #iâdeà
EVENT_GROUPS_H


67 
	#EVENT_GROUPS_H


	)

69 #iâdeà
INC_FREERTOS_H


70 #”rÜ "šşudF»eRTOS.h" 
mu¡
 
­³¬
 
š
 
sourû
 
fes
 
befÜe
 "includeƒvent_groups.h"

73 
	~"tim”s.h
"

75 #ifdeà
__ılu¥lus


118 * 
	tEv’tGroupHªdË_t
;

128 
TickTy³_t
 
	tEv’tB™s_t
;

172 
Ev’tGroupHªdË_t
 
xEv’tGroupC»©e
Ğè
PRIVILEGED_FUNCTION
;

266 
Ev’tB™s_t
 
xEv’tGroupWa™B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, cÚ¡ 
Ba£Ty³_t
 
xCË¬OnEx™
, cÚ¡ Ba£Ty³_ˆ
xWa™FÜAÎB™s
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

323 
Ev’tB™s_t
 
xEv’tGroupCË¬B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToCË¬
 ) 
PRIVILEGED_FUNCTION
;

337 
Ev’tB™s_t
 
xEv’tGroupCË¬B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToCË¬
 ) 
PRIVILEGED_FUNCTION
;

411 
Ev’tB™s_t
 
xEv’tGroupS‘B™s
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToS‘
 ) 
PRIVILEGED_FUNCTION
;

485 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

486 
Ba£Ty³_t
 
xEv’tGroupS‘B™sFromISR
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ 
Ev’tB™s_t
 
uxB™sToS‘
, Ba£Ty³_ˆ*
pxHigh”PriÜ™yTaskWok’
 );

488 
	#xEv’tGroupS‘B™sFromISR
Ğ
xEv’tGroup
, 
uxB™sToS‘
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”P’dFunùiÚC®lFromISR
Ğ
vEv’tGroupS‘B™sC®lback
, ( * ) xEv’tGroup, ( 
ušt32_t
 ) uxB™sToS‘,…xHigh”PriÜ™yTaskWok’ )

	)

615 
Ev’tB™s_t
 
xEv’tGroupSync
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
, cÚ¡ Ev’tB™s_ˆ
uxB™sToS‘
, cÚ¡ Ev’tB™s_ˆ
uxB™sToWa™FÜ
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

634 
	#xEv’tGroupG‘B™s
Ğ
xEv’tGroup
 ) 
	`xEv’tGroupCË¬B™s
ĞxEv’tGroup, 0 )

	)

651 
	#xEv’tGroupG‘B™sFromISR
Ğ
xEv’tGroup
 ) 
	`xEv’tGroupCË¬B™sFromISR
ĞxEv’tGroup, 0 )

	)

665 
vEv’tGroupD–‘e
Ğ
Ev’tGroupHªdË_t
 
xEv’tGroup
 );

668 
vEv’tGroupS‘B™sC®lback
Ğ*
pvEv’tGroup
, cÚ¡ 
ušt32_t
 
ulB™sToS‘
 );

670 #ià(
cÚfigUSE_TRACE_FACILITY
 == 1)

671 
UBa£Ty³_t
 
uxEv’tGroupG‘Numb”
Ğ* 
xEv’tGroup
 );

674 #ifdeà
__ılu¥lus


	@include/list.h

95 #iâdeà
LIST_H


96 
	#LIST_H


	)

126 #iâdeà
cÚfigLIST_VOLATILE


127 
	#cÚfigLIST_VOLATILE


	)

130 #ifdeà
__ılu¥lus


136 
	sxLIST_ITEM


138 
cÚfigLIST_VOLATILE
 
TickTy³_t
 
xI‹mV®ue
;

139 
xLIST_ITEM
 * 
cÚfigLIST_VOLATILE
 
pxNext
;

140 
xLIST_ITEM
 * 
cÚfigLIST_VOLATILE
 
pxP»vious
;

141 * 
pvOwÃr
;

142 * 
cÚfigLIST_VOLATILE
 
pvCÚš”
;

144 
xLIST_ITEM
 
	tLi¡I‹m_t
;

146 
	sxMINI_LIST_ITEM


148 
cÚfigLIST_VOLATILE
 
TickTy³_t
 
xI‹mV®ue
;

149 
xLIST_ITEM
 * 
cÚfigLIST_VOLATILE
 
pxNext
;

150 
xLIST_ITEM
 * 
cÚfigLIST_VOLATILE
 
pxP»vious
;

152 
xMINI_LIST_ITEM
 
	tMšiLi¡I‹m_t
;

157 
	sxLIST


159 
cÚfigLIST_VOLATILE
 
UBa£Ty³_t
 
uxNumb”OfI‹ms
;

160 
Li¡I‹m_t
 * 
cÚfigLIST_VOLATILE
 
pxIndex
;

161 
MšiLi¡I‹m_t
 
xLi¡End
;

162 } 
	tLi¡_t
;

171 
	#li¡SET_LIST_ITEM_OWNER
Ğ
pxLi¡I‹m
, 
pxOwÃr
 ) ( (…xLi¡I‹m )->
pvOwÃr
 = ( * ) (…xOwÃ¸è)

	)

180 
	#li¡GET_LIST_ITEM_OWNER
Ğ
pxLi¡I‹m
 ) ( (…xLi¡I‹m )->
pvOwÃr
 )

	)

189 
	#li¡SET_LIST_ITEM_VALUE
Ğ
pxLi¡I‹m
, 
xV®ue
 ) ( (…xLi¡I‹m )->
xI‹mV®ue
 = ( xV®uè)

	)

199 
	#li¡GET_LIST_ITEM_VALUE
Ğ
pxLi¡I‹m
 ) ( (…xLi¡I‹m )->
xI‹mV®ue
 )

	)

208 
	#li¡GET_ITEM_VALUE_OF_HEAD_ENTRY
Ğ
pxLi¡
 ) ( ( (…xLi¡ )->
xLi¡End
 ).
pxNext
->
xI‹mV®ue
 )

	)

216 
	#li¡GET_HEAD_ENTRY
Ğ
pxLi¡
 ) ( ( (…xLi¡ )->
xLi¡End
 ).
pxNext
 )

	)

224 
	#li¡GET_NEXT
Ğ
pxLi¡I‹m
 ) ( (…xLi¡I‹m )->
pxNext
 )

	)

232 
	#li¡GET_END_MARKER
Ğ
pxLi¡
 ) ( ( 
Li¡I‹m_t
 cÚ¡ * ) ( &ĞĞpxLi¡ )->
xLi¡End
 ) ) )

	)

241 
	#li¡LIST_IS_EMPTY
Ğ
pxLi¡
 ) ( ( 
Ba£Ty³_t
 ) ( (…xLi¡ )->
uxNumb”OfI‹ms
 =ğĞ
UBa£Ty³_t
 ) 0 ) )

	)

246 
	#li¡CURRENT_LIST_LENGTH
Ğ
pxLi¡
 ) ( (…xLi¡ )->
uxNumb”OfI‹ms
 )

	)

268 
	#li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxTCB
, 
pxLi¡
 ) \

	)

270 
Li¡_t
 * cÚ¡ 
pxCÚ¡Li¡
 = ( 
pxLi¡
 ); \

273 Ğ
pxCÚ¡Li¡
 )->
pxIndex
 = (…xCÚ¡Li¡ )->pxIndex->
pxNext
; \

274 ifĞĞ* ) ( 
pxCÚ¡Li¡
 )->
pxIndex
 =ğĞ* ) &ĞĞpxCÚ¡Li¡ )->
xLi¡End
 ) ) \

276 Ğ
pxCÚ¡Li¡
 )->
pxIndex
 = (…xCÚ¡Li¡ )->pxIndex->
pxNext
; \

278 Ğ
pxTCB
 ) = ( 
pxCÚ¡Li¡
 )->
pxIndex
->
pvOwÃr
; \

298 
	#li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxLi¡
 ) ( (&ĞĞpxLi¡ )->
xLi¡End
 ))->
pxNext
->
pvOwÃr
 )

	)

309 
	#li¡IS_CONTAINED_WITHIN
Ğ
pxLi¡
, 
pxLi¡I‹m
 ) ( ( 
Ba£Ty³_t
 ) ( (…xLi¡I‹m )->
pvCÚš”
 =ğĞ* ) (…xLi¡ ) ) )

	)

317 
	#li¡LIST_ITEM_CONTAINER
Ğ
pxLi¡I‹m
 ) ( (…xLi¡I‹m )->
pvCÚš”
 )

	)

324 
	#li¡LIST_IS_INITIALISED
Ğ
pxLi¡
 ) ( (…xLi¡ )->
xLi¡End
.
xI‹mV®ue
 =ğ
pÜtMAX_DELAY
 )

	)

336 
vLi¡In™Ÿli£
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
 );

347 
vLi¡In™Ÿli£I‹m
Ğ
Li¡I‹m_t
 * cÚ¡ 
pxI‹m
 );

360 
vLi¡In£¹
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
, 
Li¡I‹m_t
 * cÚ¡ 
pxNewLi¡I‹m
 );

381 
vLi¡In£¹End
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
, 
Li¡I‹m_t
 * cÚ¡ 
pxNewLi¡I‹m
 );

396 
UBa£Ty³_t
 
uxLi¡Remove
Ğ
Li¡I‹m_t
 * cÚ¡ 
pxI‹mToRemove
 );

398 #ifdeà
__ılu¥lus


	@include/mpu_wrappers.h

66 #iâdeà
MPU_WRAPPERS_H


67 
	#MPU_WRAPPERS_H


	)

71 #ifdeà
pÜtUSING_MPU_WRAPPERS


76 #iâdeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


78 
	#xTaskG’”icC»©e
 
MPU_xTaskG’”icC»©e


	)

79 
	#vTaskAÎoÿ‹MPURegiÚs
 
MPU_vTaskAÎoÿ‹MPURegiÚs


	)

80 
	#vTaskD–‘e
 
MPU_vTaskD–‘e


	)

81 
	#vTaskD–ayUÁ
 
MPU_vTaskD–ayUÁ


	)

82 
	#vTaskD–ay
 
MPU_vTaskD–ay


	)

83 
	#uxTaskPriÜ™yG‘
 
MPU_uxTaskPriÜ™yG‘


	)

84 
	#vTaskPriÜ™yS‘
 
MPU_vTaskPriÜ™yS‘


	)

85 
	#eTaskG‘S‹
 
MPU_eTaskG‘S‹


	)

86 
	#vTaskSu¥’d
 
MPU_vTaskSu¥’d


	)

87 
	#vTaskResume
 
MPU_vTaskResume


	)

88 
	#vTaskSu¥’dAÎ
 
MPU_vTaskSu¥’dAÎ


	)

89 
	#xTaskResumeAÎ
 
MPU_xTaskResumeAÎ


	)

90 
	#xTaskG‘TickCouÁ
 
MPU_xTaskG‘TickCouÁ


	)

91 
	#uxTaskG‘Numb”OfTasks
 
MPU_uxTaskG‘Numb”OfTasks


	)

92 
	#vTaskLi¡
 
MPU_vTaskLi¡


	)

93 
	#vTaskG‘RunTimeSts
 
MPU_vTaskG‘RunTimeSts


	)

94 
	#vTaskS‘AµliÿtiÚTaskTag
 
MPU_vTaskS‘AµliÿtiÚTaskTag


	)

95 
	#xTaskG‘AµliÿtiÚTaskTag
 
MPU_xTaskG‘AµliÿtiÚTaskTag


	)

96 
	#xTaskC®lAµliÿtiÚTaskHook
 
MPU_xTaskC®lAµliÿtiÚTaskHook


	)

97 
	#uxTaskG‘SckHighW©”M¬k
 
MPU_uxTaskG‘SckHighW©”M¬k


	)

98 
	#xTaskG‘Cu¼’tTaskHªdË
 
MPU_xTaskG‘Cu¼’tTaskHªdË


	)

99 
	#xTaskG‘ScheduËrS‹
 
MPU_xTaskG‘ScheduËrS‹


	)

100 
	#xTaskG‘IdËTaskHªdË
 
MPU_xTaskG‘IdËTaskHªdË


	)

101 
	#uxTaskG‘Sy¡emS‹
 
MPU_uxTaskG‘Sy¡emS‹


	)

103 
	#xQueueG’”icC»©e
 
MPU_xQueueG’”icC»©e


	)

104 
	#xQueueC»©eMu‹x
 
MPU_xQueueC»©eMu‹x


	)

105 
	#xQueueGiveMu‹xRecursive
 
MPU_xQueueGiveMu‹xRecursive


	)

106 
	#xQueueTakeMu‹xRecursive
 
MPU_xQueueTakeMu‹xRecursive


	)

107 
	#xQueueC»©eCouÁšgSem­hÜe
 
MPU_xQueueC»©eCouÁšgSem­hÜe


	)

108 
	#xQueueG’”icS’d
 
MPU_xQueueG’”icS’d


	)

109 
	#xQueueAÉG’”icS’d
 
MPU_xQueueAÉG’”icS’d


	)

110 
	#xQueueAÉG’”icReûive
 
MPU_xQueueAÉG’”icReûive


	)

111 
	#xQueueG’”icReûive
 
MPU_xQueueG’”icReûive


	)

112 
	#uxQueueMes§gesWa™šg
 
MPU_uxQueueMes§gesWa™šg


	)

113 
	#vQueueD–‘e
 
MPU_vQueueD–‘e


	)

114 
	#xQueueG’”icRe£t
 
MPU_xQueueG’”icRe£t


	)

115 
	#xQueueC»©eS‘
 
MPU_xQueueC»©eS‘


	)

116 
	#xQueueS–eùFromS‘
 
MPU_xQueueS–eùFromS‘


	)

117 
	#xQueueAddToS‘
 
MPU_xQueueAddToS‘


	)

118 
	#xQueueRemoveFromS‘
 
MPU_xQueueRemoveFromS‘


	)

119 
	#xQueueP“kFromISR
 
MPU_xQueueP“kFromISR


	)

121 
	#pvPÜtM®loc
 
MPU_pvPÜtM®loc


	)

122 
	#vPÜtF»e
 
MPU_vPÜtF»e


	)

123 
	#xPÜtG‘F»eH—pSize
 
MPU_xPÜtG‘F»eH—pSize


	)

124 
	#vPÜtIn™Ÿli£Blocks
 
MPU_vPÜtIn™Ÿli£Blocks


	)

126 #ià
cÚfigQUEUE_REGISTRY_SIZE
 > 0

127 
	#vQueueAddToRegi¡ry
 
MPU_vQueueAddToRegi¡ry


	)

128 
	#vQueueUÄegi¡”Queue
 
MPU_vQueueUÄegi¡”Queue


	)

132 
	#PRIVILEGED_FUNCTION


	)

137 
	#PRIVILEGED_FUNCTION
 
	`__©Œibu‹__
((
	`£ùiÚ
("´iveged_funùiÚs")))

	)

138 
	#PRIVILEGED_DATA
 
	`__©Œibu‹__
((
	`£ùiÚ
("´iveged_d©a")))

	)

144 
	#PRIVILEGED_FUNCTION


	)

145 
	#PRIVILEGED_DATA


	)

146 
	#pÜtUSING_MPU_WRAPPERS
 0

	)

	@include/portable.h

70 #iâdeà
PORTABLE_H


71 
	#PORTABLE_H


	)

77 #ifdeà
OPEN_WATCOM_INDUSTRIAL_PC_PORT


78 
	~"..\..\Sourû\pÜbË\ow©com\16b™dos\pc\pÜtmaüo.h
"

79 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

82 #ifdeà
OPEN_WATCOM_FLASH_LITE_186_PORT


83 
	~"..\..\Sourû\pÜbË\ow©com\16b™dos\æsh186\pÜtmaüo.h
"

84 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

87 #ifdeà
GCC_MEGA_AVR


88 
	~"../pÜbË/GCC/ATMega323/pÜtmaüo.h
"

91 #ifdeà
IAR_MEGA_AVR


92 
	~"../pÜbË/IAR/ATMega323/pÜtmaüo.h
"

95 #ifdeà
MPLAB_PIC24_PORT


96 
	~"../../Sourû/pÜbË/MPLAB/PIC24_dsPIC/pÜtmaüo.h
"

99 #ifdeà
MPLAB_DSPIC_PORT


100 
	~"../../Sourû/pÜbË/MPLAB/PIC24_dsPIC/pÜtmaüo.h
"

103 #ifdeà
MPLAB_PIC18F_PORT


104 
	~"../../Sourû/pÜbË/MPLAB/PIC18F/pÜtmaüo.h
"

107 #ifdeà
MPLAB_PIC32MX_PORT


108 
	~"../../Sourû/pÜbË/MPLAB/PIC32MX/pÜtmaüo.h
"

111 #ifdeà
_FEDPICC


112 
	~"libF»eRTOS/Inşude/pÜtmaüo.h
"

115 #ifdeà
SDCC_CYGNAL


116 
	~"../../Sourû/pÜbË/SDCC/CygÇl/pÜtmaüo.h
"

119 #ifdeà
GCC_ARM7


120 
	~"../../Sourû/pÜbË/GCC/ARM7_LPC2000/pÜtmaüo.h
"

123 #ifdeà
GCC_ARM7_ECLIPSE


124 
	~"pÜtmaüo.h
"

127 #ifdeà
ROWLEY_LPC23xx


128 
	~"../../Sourû/pÜbË/GCC/ARM7_LPC23xx/pÜtmaüo.h
"

131 #ifdeà
IAR_MSP430


132 
	~"..\..\Sourû\pÜbË\IAR\MSP430\pÜtmaüo.h
"

135 #ifdeà
GCC_MSP430


136 
	~"../../Sourû/pÜbË/GCC/MSP430F449/pÜtmaüo.h
"

139 #ifdeà
ROWLEY_MSP430


140 
	~"../../Sourû/pÜbË/RowËy/MSP430F449/pÜtmaüo.h
"

143 #ifdeà
ARM7_LPC21xx_KEIL_RVDS


144 
	~"..\..\Sourû\pÜbË\RVDS\ARM7_LPC21xx\pÜtmaüo.h
"

147 #ifdeà
SAM7_GCC


148 
	~"../../Sourû/pÜbË/GCC/ARM7_AT91SAM7S/pÜtmaüo.h
"

151 #ifdeà
SAM7_IAR


152 
	~"..\..\Sourû\pÜbË\IAR\Atm–SAM7S64\pÜtmaüo.h
"

155 #ifdeà
SAM9XE_IAR


156 
	~"..\..\Sourû\pÜbË\IAR\Atm–SAM9XE\pÜtmaüo.h
"

159 #ifdeà
LPC2000_IAR


160 
	~"..\..\Sourû\pÜbË\IAR\LPC2000\pÜtmaüo.h
"

163 #ifdeà
STR71X_IAR


164 
	~"..\..\Sourû\pÜbË\IAR\STR71x\pÜtmaüo.h
"

167 #ifdeà
STR75X_IAR


168 
	~"..\..\Sourû\pÜbË\IAR\STR75x\pÜtmaüo.h
"

171 #ifdeà
STR75X_GCC


172 
	~"..\..\Sourû\pÜbË\GCC\STR75x\pÜtmaüo.h
"

175 #ifdeà
STR91X_IAR


176 
	~"..\..\Sourû\pÜbË\IAR\STR91x\pÜtmaüo.h
"

179 #ifdeà
GCC_H8S


180 
	~"../../Sourû/pÜbË/GCC/H8S2329/pÜtmaüo.h
"

183 #ifdeà
GCC_AT91FR40008


184 
	~"../../Sourû/pÜbË/GCC/ARM7_AT91FR40008/pÜtmaüo.h
"

187 #ifdeà
RVDS_ARMCM3_LM3S102


188 
	~"../../Sourû/pÜbË/RVDS/ARM_CM3/pÜtmaüo.h
"

191 #ifdeà
GCC_ARMCM3_LM3S102


192 
	~"../../Sourû/pÜbË/GCC/ARM_CM3/pÜtmaüo.h
"

195 #ifdeà
GCC_ARMCM3


196 
	~"../../Sourû/pÜbË/GCC/ARM_CM3/pÜtmaüo.h
"

199 #ifdeà
IAR_ARM_CM3


200 
	~"../../Sourû/pÜbË/IAR/ARM_CM3/pÜtmaüo.h
"

203 #ifdeà
IAR_ARMCM3_LM


204 
	~"../../Sourû/pÜbË/IAR/ARM_CM3/pÜtmaüo.h
"

207 #ifdeà
HCS12_CODE_WARRIOR


208 
	~"../../Sourû/pÜbË/CodeW¬riÜ/HCS12/pÜtmaüo.h
"

211 #ifdeà
MICROBLAZE_GCC


212 
	~"../../Sourû/pÜbË/GCC/MiüoBÏze/pÜtmaüo.h
"

215 #ifdeà
TERN_EE


216 
	~"..\..\Sourû\pÜbË\P¬adigm\T”n_EE\sm®l\pÜtmaüo.h
"

219 #ifdeà
GCC_HCS12


220 
	~"../../Sourû/pÜbË/GCC/HCS12/pÜtmaüo.h
"

223 #ifdeà
GCC_MCF5235


224 
	~"../../Sourû/pÜbË/GCC/MCF5235/pÜtmaüo.h
"

227 #ifdeà
COLDFIRE_V2_GCC


228 
	~"../../../Sourû/pÜbË/GCC/CŞdFœe_V2/pÜtmaüo.h
"

231 #ifdeà
COLDFIRE_V2_CODEWARRIOR


232 
	~"../../Sourû/pÜbË/CodeW¬riÜ/CŞdFœe_V2/pÜtmaüo.h
"

235 #ifdeà
GCC_PPC405


236 
	~"../../Sourû/pÜbË/GCC/PPC405_Xšx/pÜtmaüo.h
"

239 #ifdeà
GCC_PPC440


240 
	~"../../Sourû/pÜbË/GCC/PPC440_Xšx/pÜtmaüo.h
"

243 #ifdeà
_16FX_SOFTUNE


244 
	~"..\..\Sourû\pÜbË\SoáuÃ\MB96340\pÜtmaüo.h
"

247 #ifdeà
BCC_INDUSTRIAL_PC_PORT


250 
	~"äcÚfig.h
"

251 
	~"..\pÜbË\BCC\16B™DOS\PC\´tmaüo.h
"

252 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

255 #ifdeà
BCC_FLASH_LITE_186_PORT


258 
	~"äcÚfig.h
"

259 
	~"..\pÜbË\BCC\16B™DOS\æsh186\´tmaüo.h
"

260 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

263 #ifdeà
__GNUC__


264 #ifdeà
__AVR32_AVR32A__


265 
	~"pÜtmaüo.h
"

269 #ifdeà
__ICCAVR32__


270 #ifdeà
__CORE__


271 #ià
__CORE__
 =ğ
__AVR32A__


272 
	~"pÜtmaüo.h
"

277 #ifdeà
__91467D


278 
	~"pÜtmaüo.h
"

281 #ifdeà
__96340


282 
	~"pÜtmaüo.h
"

286 #ifdeà
__IAR_V850ES_Fx3__


287 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

290 #ifdeà
__IAR_V850ES_Jx3__


291 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

294 #ifdeà
__IAR_V850ES_Jx3_L__


295 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

298 #ifdeà
__IAR_V850ES_Jx2__


299 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

302 #ifdeà
__IAR_V850ES_Hx2__


303 
	~"../../Sourû/pÜbË/IAR/V850ES/pÜtmaüo.h
"

306 #ifdeà
__IAR_78K0R_Kx3__


307 
	~"../../Sourû/pÜbË/IAR/78K0R/pÜtmaüo.h
"

310 #ifdeà
__IAR_78K0R_Kx3L__


311 
	~"../../Sourû/pÜbË/IAR/78K0R/pÜtmaüo.h
"

320 #iâdeà
pÜtENTER_CRITICAL


321 
	~"pÜtmaüo.h
"

324 #ià
pÜtBYTE_ALIGNMENT
 == 8

325 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x0007 )

	)

328 #ià
pÜtBYTE_ALIGNMENT
 == 4

329 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x0003 )

	)

332 #ià
pÜtBYTE_ALIGNMENT
 == 2

333 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x0001 )

	)

336 #ià
pÜtBYTE_ALIGNMENT
 == 1

337 
	#pÜtBYTE_ALIGNMENT_MASK
 ( 0x0000 )

	)

340 #iâdeà
pÜtBYTE_ALIGNMENT_MASK


344 #iâdeà
pÜtNUM_CONFIGURABLE_REGIONS


345 
	#pÜtNUM_CONFIGURABLE_REGIONS
 1

	)

348 #ifdeà
__ılu¥lus


352 
	~"mpu_w¿µ”s.h
"

360 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

361 
SckTy³_t
 *
pxPÜtIn™Ÿli£Sck
ĞSckTy³_ˆ*
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
, 
Ba£Ty³_t
 
xRunPriveged
 ) 
PRIVILEGED_FUNCTION
;

363 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 ) 
PRIVILEGED_FUNCTION
;

369 *
	`pvPÜtM®loc
Ğ
size_t
 
xSize
 ) 
PRIVILEGED_FUNCTION
;

370 
	`vPÜtF»e
Ğ*
pv
 ) 
PRIVILEGED_FUNCTION
;

371 
	`vPÜtIn™Ÿli£Blocks
Ğè
PRIVILEGED_FUNCTION
;

372 
size_t
 
	`xPÜtG‘F»eH—pSize
Ğè
PRIVILEGED_FUNCTION
;

373 
size_t
 
	`xPÜtG‘MšimumEv”F»eH—pSize
Ğè
PRIVILEGED_FUNCTION
;

379 
Ba£Ty³_t
 
	`xPÜtS¹ScheduËr
Ğè
PRIVILEGED_FUNCTION
;

386 
	`vPÜtEndScheduËr
Ğè
PRIVILEGED_FUNCTION
;

395 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

396 
xMEMORY_REGION
;

397 
	`vPÜtStÜeTaskMPUS‘tšgs
Ğ
xMPU_SETTINGS
 *
xMPUS‘tšgs
, cÚ¡ 
xMEMORY_REGION
 * cÚ¡ 
xRegiÚs
, 
SckTy³_t
 *
pxBÙtomOfSck
, 
ušt16_t
 
usSckD•th
 ) 
PRIVILEGED_FUNCTION
;

400 #ifdeà
__ılu¥lus


401 
	}
}

	@include/projdefs.h

66 #iâdeà
PROJDEFS_H


67 
	#PROJDEFS_H


	)

73 (*
	tTaskFunùiÚ_t
)( * );

75 
	#pdFALSE
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

76 
	#pdTRUE
 ( ( 
Ba£Ty³_t
 ) 1 )

	)

78 
	#pdPASS
 ( 
pdTRUE
 )

	)

79 
	#pdFAIL
 ( 
pdFALSE
 )

	)

80 
	#”rQUEUE_EMPTY
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

81 
	#”rQUEUE_FULL
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

84 
	#”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
 ( -1 )

	)

85 
	#”rQUEUE_BLOCKED
 ( -4 )

	)

86 
	#”rQUEUE_YIELD
 ( -5 )

	)

	@include/queue.h

67 #iâdeà
QUEUE_H


68 
	#QUEUE_H


	)

70 #iâdeà
INC_FREERTOS_H


71 #”rÜ "šşudF»eRTOS.h" 
mu¡
 
­³¬
 
š
 
sourû
 
fes
 
befÜe
 "include queue.h"

74 #ifdeà
__ılu¥lus


84 * 
	tQueueHªdË_t
;

91 * 
	tQueueS‘HªdË_t
;

98 * 
	tQueueS‘Memb”HªdË_t
;

101 
	#queueSEND_TO_BACK
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

102 
	#queueSEND_TO_FRONT
 ( ( 
Ba£Ty³_t
 ) 1 )

	)

103 
	#queueOVERWRITE
 ( ( 
Ba£Ty³_t
 ) 2 )

	)

106 
	#queueQUEUE_TYPE_BASE
 ( ( 
ušt8_t
 ) 0U )

	)

107 
	#queueQUEUE_TYPE_SET
 ( ( 
ušt8_t
 ) 0U )

	)

108 
	#queueQUEUE_TYPE_MUTEX
 ( ( 
ušt8_t
 ) 1U )

	)

109 
	#queueQUEUE_TYPE_COUNTING_SEMAPHORE
 ( ( 
ušt8_t
 ) 2U )

	)

110 
	#queueQUEUE_TYPE_BINARY_SEMAPHORE
 ( ( 
ušt8_t
 ) 3U )

	)

111 
	#queueQUEUE_TYPE_RECURSIVE_MUTEX
 ( ( 
ušt8_t
 ) 4U )

	)

169 
	#xQueueC»©e
Ğ
uxQueueL’gth
, 
uxI‹mSize
 ) 
	`xQueueG’”icC»©e
ĞuxQueueL’gth, uxI‹mSize, 
queueQUEUE_TYPE_BASE
 )

	)

251 
	#xQueueS’dToFrÚt
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
 ) 
	`xQueueG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), ( xTicksToWa™ ), 
queueSEND_TO_FRONT
 )

	)

333 
	#xQueueS’dToBack
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
 ) 
	`xQueueG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), ( xTicksToWa™ ), 
queueSEND_TO_BACK
 )

	)

417 
	#xQueueS’d
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
 ) 
	`xQueueG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), ( xTicksToWa™ ), 
queueSEND_TO_BACK
 )

	)

500 
	#xQueueOv”wr™e
Ğ
xQueue
, 
pvI‹mToQueue
 ) 
	`xQueueG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), 0, 
queueOVERWRITE
 )

	)

588 
Ba£Ty³_t
 
xQueueG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ Ba£Ty³_ˆ
xCİyPos™iÚ
 ) 
PRIVILEGED_FUNCTION
;

684 
	#xQueueP“k
Ğ
xQueue
, 
pvBufãr
, 
xTicksToWa™
 ) 
	`xQueueG’”icReûive
ĞĞxQueu), (…vBufã¸), ( xTicksToWa™ ), 
pdTRUE
 )

	)

717 
Ba£Ty³_t
 
xQueueP“kFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
 ) 
PRIVILEGED_FUNCTION
;

810 
	#xQueueReûive
Ğ
xQueue
, 
pvBufãr
, 
xTicksToWa™
 ) 
	`xQueueG’”icReûive
ĞĞxQueu), (…vBufã¸), ( xTicksToWa™ ), 
pdFALSE
 )

	)

909 
Ba£Ty³_t
 
xQueueG’”icReûive
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ Ba£Ty³_ˆ
xJu¡P“k
 ) 
PRIVILEGED_FUNCTION
;

924 
UBa£Ty³_t
 
uxQueueMes§gesWa™šg
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

941 
UBa£Ty³_t
 
uxQueueS·ûsAvaabË
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

955 
vQueueD–‘e
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1025 
	#xQueueS’dToFrÚtFromISR
Ğ
xQueue
, 
pvI‹mToQueue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞxQueu), (…vI‹mToQueu), (…xHigh”PriÜ™yTaskWok’ ), 
queueSEND_TO_FRONT
 )

	)

1096 
	#xQueueS’dToBackFromISR
Ğ
xQueue
, 
pvI‹mToQueue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞxQueu), (…vI‹mToQueu), (…xHigh”PriÜ™yTaskWok’ ), 
queueSEND_TO_BACK
 )

	)

1183 
	#xQueueOv”wr™eFromISR
Ğ
xQueue
, 
pvI‹mToQueue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞxQueu), (…vI‹mToQueu), (…xHigh”PriÜ™yTaskWok’ ), 
queueOVERWRITE
 )

	)

1257 
	#xQueueS’dFromISR
Ğ
xQueue
, 
pvI‹mToQueue
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞxQueu), (…vI‹mToQueu), (…xHigh”PriÜ™yTaskWok’ ), 
queueSEND_TO_BACK
 )

	)

1335 
Ba£Ty³_t
 
xQueueG’”icS’dFromISR
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ Ba£Ty³_ˆ
xCİyPos™iÚ
 ) 
PRIVILEGED_FUNCTION
;

1424 
Ba£Ty³_t
 
xQueueReûiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 ) 
PRIVILEGED_FUNCTION
;

1430 
Ba£Ty³_t
 
xQueueIsQueueEm±yFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1431 
Ba£Ty³_t
 
xQueueIsQueueFuÎFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1432 
UBa£Ty³_t
 
uxQueueMes§gesWa™šgFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1449 
Ba£Ty³_t
 
xQueueAÉG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, Ba£Ty³_ˆ
xCİyPos™iÚ
 );

1450 
Ba£Ty³_t
 
xQueueAÉG’”icReûive
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
, Ba£Ty³_ˆ
xJu¡P“kšg
 );

1451 
	#xQueueAÉS’dToFrÚt
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
 ) 
	`xQueueAÉG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), ( xTicksToWa™ ), 
queueSEND_TO_FRONT
 )

	)

1452 
	#xQueueAÉS’dToBack
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
 ) 
	`xQueueAÉG’”icS’d
ĞĞxQueu), (…vI‹mToQueu), ( xTicksToWa™ ), 
queueSEND_TO_BACK
 )

	)

1453 
	#xQueueAÉReûive
Ğ
xQueue
, 
pvBufãr
, 
xTicksToWa™
 ) 
	`xQueueAÉG’”icReûive
ĞĞxQueu), (…vBufã¸), ( xTicksToWa™ ), 
pdFALSE
 )

	)

1454 
	#xQueueAÉP“k
Ğ
xQueue
, 
pvBufãr
, 
xTicksToWa™
 ) 
	`xQueueAÉG’”icReûive
ĞĞxQueu), (…vBufã¸), ( xTicksToWa™ ), 
pdTRUE
 )

	)

1465 
Ba£Ty³_t
 
xQueueCRS’dFromISR
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pvI‹mToQueue
, Ba£Ty³_ˆ
xCoRoutšeP»viou¦yWok’
 );

1466 
Ba£Ty³_t
 
xQueueCRReûiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, *
pvBufãr
, Ba£Ty³_ˆ*
pxTaskWok’
 );

1467 
Ba£Ty³_t
 
xQueueCRS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
 );

1468 
Ba£Ty³_t
 
xQueueCRReûive
Ğ
QueueHªdË_t
 
xQueue
, *
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 );

1475 
QueueHªdË_t
 
xQueueC»©eMu‹x
ĞcÚ¡ 
ušt8_t
 
ucQueueTy³
 ) 
PRIVILEGED_FUNCTION
;

1476 
QueueHªdË_t
 
xQueueC»©eCouÁšgSem­hÜe
ĞcÚ¡ 
UBa£Ty³_t
 
uxMaxCouÁ
, cÚ¡ UBa£Ty³_ˆ
uxIn™ŸlCouÁ
 ) 
PRIVILEGED_FUNCTION
;

1477 * 
xQueueG‘Mu‹xHŞd”
Ğ
QueueHªdË_t
 
xSem­hÜe
 ) 
PRIVILEGED_FUNCTION
;

1483 
Ba£Ty³_t
 
xQueueTakeMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1484 
Ba£Ty³_t
 
xQueueGiveMu‹xRecursive
Ğ
QueueHªdË_t
 
pxMu‹x
 ) 
PRIVILEGED_FUNCTION
;

1492 
	#xQueueRe£t
Ğ
xQueue
 ) 
	`xQueueG’”icRe£t
ĞxQueue, 
pdFALSE
 )

	)

1516 #ià
cÚfigQUEUE_REGISTRY_SIZE
 > 0

1517 
vQueueAddToRegi¡ry
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pcName
 ) 
PRIVILEGED_FUNCTION
;

1530 #ià
cÚfigQUEUE_REGISTRY_SIZE
 > 0

1531 
vQueueUÄegi¡”Queue
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1538 
QueueHªdË_t
 
xQueueG’”icC»©e
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, cÚ¡ 
ušt8_t
 
ucQueueTy³
 ) 
PRIVILEGED_FUNCTION
;

1588 
QueueS‘HªdË_t
 
xQueueC»©eS‘
ĞcÚ¡ 
UBa£Ty³_t
 
uxEv’tQueueL’gth
 ) 
PRIVILEGED_FUNCTION
;

1612 
Ba£Ty³_t
 
xQueueAddToS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 ) 
PRIVILEGED_FUNCTION
;

1631 
Ba£Ty³_t
 
xQueueRemoveFromS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 ) 
PRIVILEGED_FUNCTION
;

1667 
QueueS‘Memb”HªdË_t
 
xQueueS–eùFromS‘
Ğ
QueueS‘HªdË_t
 
xQueueS‘
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1672 
QueueS‘Memb”HªdË_t
 
xQueueS–eùFromS‘FromISR
Ğ
QueueS‘HªdË_t
 
xQueueS‘
 ) 
PRIVILEGED_FUNCTION
;

1675 
vQueueWa™FÜMes§geRe¡riùed
Ğ
QueueHªdË_t
 
xQueue
, 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1676 
Ba£Ty³_t
 
xQueueG’”icRe£t
Ğ
QueueHªdË_t
 
xQueue
, Ba£Ty³_ˆ
xNewQueue
 ) 
PRIVILEGED_FUNCTION
;

1677 
vQueueS‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
, 
UBa£Ty³_t
 
uxQueueNumb”
 ) 
PRIVILEGED_FUNCTION
;

1678 
UBa£Ty³_t
 
uxQueueG‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1679 
ušt8_t
 
ucQueueG‘QueueTy³
Ğ
QueueHªdË_t
 
xQueue
 ) 
PRIVILEGED_FUNCTION
;

1682 #ifdeà
__ılu¥lus


	@include/semphr.h

66 #iâdeà
SEMAPHORE_H


67 
	#SEMAPHORE_H


	)

69 #iâdeà
INC_FREERTOS_H


70 #”rÜ "šşudF»eRTOS.h" 
mu¡
 
­³¬
 
š
 
sourû
 
fes
 
befÜe
 "include semphr.h"

73 
	~"queue.h
"

75 
QueueHªdË_t
 
	tSem­hÜeHªdË_t
;

77 
	#£mBINARY_SEMAPHORE_QUEUE_LENGTH
 ( ( 
ušt8_t
 ) 1U )

	)

78 
	#£mSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
ušt8_t
 ) 0U )

	)

79 
	#£mGIVE_BLOCK_TIME
 ( ( 
TickTy³_t
 ) 0U )

	)

127 
	#vSem­hÜeC»©eBš¬y
Ğ
xSem­hÜe
 ) \

	)

129 Ğ
	gxSem­hÜe
 ) = 
xQueueG’”icC»©e
ĞĞ
UBa£Ty³_t
 ) 1, 
£mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 ); \

130 ifĞĞ
	gxSem­hÜe
 ) !ğ
NULL
 ) \

132 Ğè
xSem­hÜeGive
ĞĞ
xSem­hÜe
 ) ); \

181 
	#xSem­hÜeC»©eBš¬y
(è
	`xQueueG’”icC»©e
ĞĞ
UBa£Ty³_t
 ) 1, 
£mSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_BINARY_SEMAPHORE
 )

	)

248 
	#xSem­hÜeTake
Ğ
xSem­hÜe
, 
xBlockTime
 ) 
	`xQueueG’”icReûive
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), 
NULL
, ( xBlockTim), 
pdFALSE
 )

	)

341 
	#xSem­hÜeTakeRecursive
Ğ
xMu‹x
, 
xBlockTime
 ) 
	`xQueueTakeMu‹xRecursive
ĞĞxMu‹x ), ( xBlockTimè)

	)

356 
	#xSem­hÜeAÉTake
Ğ
xSem­hÜe
, 
xBlockTime
 ) 
	`xQueueAÉG’”icReûive
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), 
NULL
, ( xBlockTim), 
pdFALSE
 )

	)

419 
	#xSem­hÜeGive
Ğ
xSem­hÜe
 ) 
	`xQueueG’”icS’d
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), 
NULL
, 
£mGIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 )

	)

503 
	#xSem­hÜeGiveRecursive
Ğ
xMu‹x
 ) 
	`xQueueGiveMu‹xRecursive
ĞĞxMu‹x ) )

	)

517 
	#xSem­hÜeAÉGive
Ğ
xSem­hÜe
 ) 
	`xQueueAÉG’”icS’d
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), 
NULL
, 
£mGIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 )

	)

608 
	#xSem­hÜeGiveFromISR
Ğ
xSem­hÜe
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueG’”icS’dFromISR
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), 
NULL
, (…xHigh”PriÜ™yTaskWok’ ), 
queueSEND_TO_BACK
 )

	)

642 
	#xSem­hÜeTakeFromISR
Ğ
xSem­hÜe
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xQueueReûiveFromISR
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜ), 
NULL
, (…xHigh”PriÜ™yTaskWok’ ) )

	)

689 
	#xSem­hÜeC»©eMu‹x
(è
	`xQueueC»©eMu‹x
Ğ
queueQUEUE_TYPE_MUTEX
 )

	)

744 
	#xSem­hÜeC»©eRecursiveMu‹x
(è
	`xQueueC»©eMu‹x
Ğ
queueQUEUE_TYPE_RECURSIVE_MUTEX
 )

	)

807 
	#xSem­hÜeC»©eCouÁšg
Ğ
uxMaxCouÁ
, 
uxIn™ŸlCouÁ
 ) 
	`xQueueC»©eCouÁšgSem­hÜe
ĞĞuxMaxCouÁ ), ( uxIn™ŸlCouÁ ) )

	)

821 
	#vSem­hÜeD–‘e
Ğ
xSem­hÜe
 ) 
	`vQueueD–‘e
ĞĞ
QueueHªdË_t
 ) ( xSem­hÜè)

	)

836 
	#xSem­hÜeG‘Mu‹xHŞd”
Ğ
xSem­hÜe
 ) 
	`xQueueG‘Mu‹xHŞd”
ĞĞxSem­hÜè)

	)

	@include/task.h

67 #iâdeà
INC_TASK_H


68 
	#INC_TASK_H


	)

70 #iâdeà
INC_FREERTOS_H


74 
	~"li¡.h
"

76 #ifdeà
__ılu¥lus


84 
	#tskKERNEL_VERSION_NUMBER
 "V8.0.0"

	)

85 
	#tskKERNEL_VERSION_MAJOR
 8

	)

86 
	#tskKERNEL_VERSION_MINOR
 0

	)

87 
	#tskKERNEL_VERSION_BUILD
 0

	)

99 * 
	tTaskHªdË_t
;

105 
Ba£Ty³_t
 (*
	tTaskHookFunùiÚ_t
)( * );

110 
eRuÂšg
 = 0,

111 
eR—dy
,

112 
eBlocked
,

113 
eSu¥’ded
,

114 
eD–‘ed


115 } 
	teTaskS‹
;

120 
	sxTIME_OUT


122 
Ba£Ty³_t
 
xOv”æowCouÁ
;

123 
TickTy³_t
 
xTimeOnEÁ”šg
;

124 } 
	tTimeOut_t
;

129 
	sxMEMORY_REGION


131 *
pvBa£Add»ss
;

132 
ušt32_t
 
ulL’gthInBy‹s
;

133 
ušt32_t
 
ulP¬am‘”s
;

134 } 
	tMemÜyRegiÚ_t
;

139 
	sxTASK_PARAMETERS


141 
TaskFunùiÚ_t
 
pvTaskCode
;

142 cÚ¡ * cÚ¡ 
pcName
;

143 
ušt16_t
 
usSckD•th
;

144 *
pvP¬am‘”s
;

145 
UBa£Ty³_t
 
uxPriÜ™y
;

146 
SckTy³_t
 *
puxSckBufãr
;

147 
MemÜyRegiÚ_t
 
xRegiÚs
[ 
pÜtNUM_CONFIGURABLE_REGIONS
 ];

148 } 
	tTaskP¬am‘”s_t
;

152 
	sxTASK_STATUS


154 
TaskHªdË_t
 
xHªdË
;

155 cÚ¡ *
pcTaskName
;

156 
UBa£Ty³_t
 
xTaskNumb”
;

157 
eTaskS‹
 
eCu¼’tS‹
;

158 
UBa£Ty³_t
 
uxCu¼’tPriÜ™y
;

159 
UBa£Ty³_t
 
uxBa£PriÜ™y
;

160 
ušt32_t
 
ulRunTimeCouÁ”
;

161 
ušt16_t
 
usSckHighW©”M¬k
;

162 } 
	tTaskStus_t
;

167 
eAbÜtSË•
 = 0,

168 
eSnd¬dSË•
,

169 
eNoTasksWa™šgTimeout


170 } 
	teSË•ModeStus
;

178 
	#tskIDLE_PRIORITY
 ( ( 
UBa£Ty³_t
 ) 0U )

	)

188 
	#skYIELD
(è
	`pÜtYIELD
()

	)

202 
	#skENTER_CRITICAL
(è
	`pÜtENTER_CRITICAL
()

	)

216 
	#skEXIT_CRITICAL
(è
	`pÜtEXIT_CRITICAL
()

	)

226 
	#skDISABLE_INTERRUPTS
(è
	`pÜtDISABLE_INTERRUPTS
()

	)

236 
	#skENABLE_INTERRUPTS
(è
	`pÜtENABLE_INTERRUPTS
()

	)

241 
	#skSCHEDULER_SUSPENDED
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

242 
	#skSCHEDULER_NOT_STARTED
 ( ( 
Ba£Ty³_t
 ) 1 )

	)

243 
	#skSCHEDULER_RUNNING
 ( ( 
Ba£Ty³_t
 ) 2 )

	)

330 
	#xTaskC»©e
Ğ
pvTaskCode
, 
pcName
, 
usSckD•th
, 
pvP¬am‘”s
, 
uxPriÜ™y
, 
pxC»©edTask
 ) 
	`xTaskG’”icC»©e
ĞĞpvTaskCod), (…cNam), ( usSckD•th ), (…vP¬am‘” ), ( uxPriÜ™y ), (…xC»©edTask ), ( 
NULL
 ), ( NULL ) )

	)

399 
	#xTaskC»©eRe¡riùed
Ğ
x
, 
pxC»©edTask
 ) 
	`xTaskG’”icC»©e
Ğ((x)->
pvTaskCode
), ((x)->
pcName
), ((x)->
usSckD•th
), ((x)->
pvP¬am‘”s
), ((x)->
uxPriÜ™y
), (pxC»©edTask), ((x)->
puxSckBufãr
), ((x)->
xRegiÚs
è)

	)

447 
vTaskAÎoÿ‹MPURegiÚs
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
pxRegiÚs
 ) 
PRIVILEGED_FUNCTION
;

488 
vTaskD–‘e
Ğ
TaskHªdË_t
 
xTaskToD–‘e
 ) 
PRIVILEGED_FUNCTION
;

540 
vTaskD–ay
ĞcÚ¡ 
TickTy³_t
 
xTicksToD–ay
 ) 
PRIVILEGED_FUNCTION
;

599 
vTaskD–ayUÁ
Ğ
TickTy³_t
 * cÚ¡ 
pxP»viousWakeTime
, cÚ¡ TickTy³_ˆ
xTimeInüem’t
 ) 
PRIVILEGED_FUNCTION
;

646 
UBa£Ty³_t
 
uxTaskPriÜ™yG‘
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

664 
eTaskS‹
 
eTaskG‘S‹
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

706 
vTaskPriÜ™yS‘
Ğ
TaskHªdË_t
 
xTask
, 
UBa£Ty³_t
 
uxNewPriÜ™y
 ) 
PRIVILEGED_FUNCTION
;

757 
vTaskSu¥’d
Ğ
TaskHªdË_t
 
xTaskToSu¥’d
 ) 
PRIVILEGED_FUNCTION
;

806 
vTaskResume
Ğ
TaskHªdË_t
 
xTaskToResume
 ) 
PRIVILEGED_FUNCTION
;

835 
Ba£Ty³_t
 
xTaskResumeFromISR
Ğ
TaskHªdË_t
 
xTaskToResume
 ) 
PRIVILEGED_FUNCTION
;

868 
vTaskS¹ScheduËr
Ğè
PRIVILEGED_FUNCTION
;

924 
vTaskEndScheduËr
Ğè
PRIVILEGED_FUNCTION
;

975 
vTaskSu¥’dAÎ
Ğè
PRIVILEGED_FUNCTION
;

1029 
Ba£Ty³_t
 
xTaskResumeAÎ
Ğè
PRIVILEGED_FUNCTION
;

1044 
TickTy³_t
 
xTaskG‘TickCouÁ
Ğè
PRIVILEGED_FUNCTION
;

1060 
TickTy³_t
 
xTaskG‘TickCouÁFromISR
Ğè
PRIVILEGED_FUNCTION
;

1074 
UBa£Ty³_t
 
uxTaskG‘Numb”OfTasks
Ğè
PRIVILEGED_FUNCTION
;

1088 *
pcTaskG‘TaskName
Ğ
TaskHªdË_t
 
xTaskToQu”y
 ) 
PRIVILEGED_FUNCTION
;

1109 
UBa£Ty³_t
 
uxTaskG‘SckHighW©”M¬k
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1117 #ifdeà
cÚfigUSE_APPLICATION_TASK_TAG


1118 #ià
cÚfigUSE_APPLICATION_TASK_TAG
 == 1

1127 
vTaskS‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
, 
TaskHookFunùiÚ_t
 
pxHookFunùiÚ
 ) 
PRIVILEGED_FUNCTION
;

1135 
TaskHookFunùiÚ_t
 
xTaskG‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1150 
Ba£Ty³_t
 
xTaskC®lAµliÿtiÚTaskHook
Ğ
TaskHªdË_t
 
xTask
, *
pvP¬am‘”
 ) 
PRIVILEGED_FUNCTION
;

1159 
TaskHªdË_t
 
xTaskG‘IdËTaskHªdË
( );

1258 
UBa£Ty³_t
 
uxTaskG‘Sy¡emS‹
Ğ
TaskStus_t
 * cÚ¡ 
pxTaskStusA¼ay
, cÚ¡ UBa£Ty³_ˆ
uxA¼aySize
, 
ušt32_t
 * cÚ¡ 
pulTÙ®RunTime
 );

1305 
vTaskLi¡
Ğ* 
pcWr™eBufãr
 ) 
PRIVILEGED_FUNCTION
;

1359 
vTaskG‘RunTimeSts
Ğ*
pcWr™eBufãr
 ) 
PRIVILEGED_FUNCTION
;

1380 
Ba£Ty³_t
 
xTaskInüem’tTick
Ğè
PRIVILEGED_FUNCTION
;

1413 
vTaskPÏûOnEv’tLi¡
Ğ
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1414 
vTaskPÏûOnUnÜd”edEv’tLi¡
Ğ
Li¡_t
 * 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xI‹mV®ue
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1427 
vTaskPÏûOnEv’tLi¡Re¡riùed
Ğ
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1453 
Ba£Ty³_t
 
xTaskRemoveFromEv’tLi¡
ĞcÚ¡ 
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
 ) 
PRIVILEGED_FUNCTION
;

1454 
Ba£Ty³_t
 
xTaskRemoveFromUnÜd”edEv’tLi¡
Ğ
Li¡I‹m_t
 * 
pxEv’tLi¡I‹m
, cÚ¡ 
TickTy³_t
 
xI‹mV®ue
 ) 
PRIVILEGED_FUNCTION
;

1464 
vTaskSw™chCÚ‹xt
Ğè
PRIVILEGED_FUNCTION
;

1470 
TickTy³_t
 
uxTaskRe£tEv’tI‹mV®ue
Ğè
PRIVILEGED_FUNCTION
;

1475 
TaskHªdË_t
 
xTaskG‘Cu¼’tTaskHªdË
Ğè
PRIVILEGED_FUNCTION
;

1480 
vTaskS‘TimeOutS‹
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
 ) 
PRIVILEGED_FUNCTION
;

1486 
Ba£Ty³_t
 
xTaskCheckFÜTimeOut
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
, 
TickTy³_t
 * cÚ¡ 
pxTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1492 
vTaskMis£dY›ld
Ğè
PRIVILEGED_FUNCTION
;

1498 
Ba£Ty³_t
 
xTaskG‘ScheduËrS‹
Ğè
PRIVILEGED_FUNCTION
;

1504 
vTaskPriÜ™yInh”™
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
 ) 
PRIVILEGED_FUNCTION
;

1510 
vTaskPriÜ™yDisšh”™
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
 ) 
PRIVILEGED_FUNCTION
;

1516 
Ba£Ty³_t
 
xTaskG’”icC»©e
Ğ
TaskFunùiÚ_t
 
pxTaskCode
, cÚ¡ * cÚ¡ 
pcName
, cÚ¡ 
ušt16_t
 
usSckD•th
, * cÚ¡ 
pvP¬am‘”s
, 
UBa£Ty³_t
 
uxPriÜ™y
, 
TaskHªdË_t
 * cÚ¡ 
pxC»©edTask
, 
SckTy³_t
 * cÚ¡ 
puxSckBufãr
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 ) 
PRIVILEGED_FUNCTION
;

1521 
UBa£Ty³_t
 
uxTaskG‘TaskNumb”
Ğ
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

1527 
vTaskS‘TaskNumb”
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
UBa£Ty³_t
 
uxHªdË
 ) 
PRIVILEGED_FUNCTION
;

1537 
vTaskS‹pTick
ĞcÚ¡ 
TickTy³_t
 
xTicksToJump
 ) 
PRIVILEGED_FUNCTION
;

1553 
eSË•ModeStus
 
eTaskCÚfœmSË•ModeStus
Ğè
PRIVILEGED_FUNCTION
;

1555 #ifdeà
__ılu¥lus


	@include/timers.h

67 #iâdeà
TIMERS_H


68 
	#TIMERS_H


	)

70 #iâdeà
INC_FREERTOS_H


76 
	~"sk.h
"

79 #ifdeà
__ılu¥lus


92 
	#tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) -2 )

	)

93 
	#tmrCOMMAND_EXECUTE_CALLBACK
 ( ( 
Ba£Ty³_t
 ) -1 )

	)

94 
	#tmrCOMMAND_START_DONT_TRACE
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

95 
	#tmrCOMMAND_START
 ( ( 
Ba£Ty³_t
 ) 1 )

	)

96 
	#tmrCOMMAND_RESET
 ( ( 
Ba£Ty³_t
 ) 2 )

	)

97 
	#tmrCOMMAND_STOP
 ( ( 
Ba£Ty³_t
 ) 3 )

	)

98 
	#tmrCOMMAND_CHANGE_PERIOD
 ( ( 
Ba£Ty³_t
 ) 4 )

	)

99 
	#tmrCOMMAND_DELETE
 ( ( 
Ba£Ty³_t
 ) 5 )

	)

101 
	#tmrFIRST_FROM_ISR_COMMAND
 ( ( 
Ba£Ty³_t
 ) 6 )

	)

102 
	#tmrCOMMAND_START_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) 6 )

	)

103 
	#tmrCOMMAND_RESET_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) 7 )

	)

104 
	#tmrCOMMAND_STOP_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) 8 )

	)

105 
	#tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
 ( ( 
Ba£Ty³_t
 ) 9 )

	)

114 * 
	tTim”HªdË_t
;

119 (*
Tim”C®lbackFunùiÚ_t
)Ğ
	tTim”HªdË_t
 
	txTim”
 );

125 (*
P’dedFunùiÚ_t
)Ğ*, 
	tušt32_t
 );

256 
Tim”HªdË_t
 
xTim”C»©e
ĞcÚ¡ * cÚ¡ 
pcTim”Name
, cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
, cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
, * cÚ¡ 
pvTim”ID
, 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
 ) 
PRIVILEGED_FUNCTION
;

278 *
pvTim”G‘Tim”ID
Ğ
Tim”HªdË_t
 
xTim”
 ) 
PRIVILEGED_FUNCTION
;

315 
Ba£Ty³_t
 
xTim”IsTim”Aùive
Ğ
Tim”HªdË_t
 
xTim”
 ) 
PRIVILEGED_FUNCTION
;

326 
TaskHªdË_t
 
xTim”G‘Tim”D«mÚTaskHªdË
( );

378 
	#xTim”S¹
Ğ
xTim”
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_START
, ( 
	`xTaskG‘TickCouÁ
(è), 
NULL
, ( xTicksToWa™ ) )

	)

420 
	#xTim”Stİ
Ğ
xTim”
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_STOP
, 0U, 
NULL
, ( xTicksToWa™ ) )

	)

500 
	#xTim”ChªgeP”iod
Ğ
xTim”
, 
xNewP”iod
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_CHANGE_PERIOD
, ( xNewP”iod ), 
NULL
, ( xTicksToWa™ ) )

	)

538 
	#xTim”D–‘e
Ğ
xTim”
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_DELETE
, 0U, 
NULL
, ( xTicksToWa™ ) )

	)

662 
	#xTim”Re£t
Ğ
xTim”
, 
xTicksToWa™
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_RESET
, ( 
	`xTaskG‘TickCouÁ
(è), 
NULL
, ( xTicksToWa™ ) )

	)

748 
	#xTim”S¹FromISR
Ğ
xTim”
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_START_FROM_ISR
, ( 
	`xTaskG‘TickCouÁFromISR
(è), (…xHigh”PriÜ™yTaskWok’ ), 0U )

	)

811 
	#xTim”StİFromISR
Ğ
xTim”
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_STOP_FROM_ISR
, 0, (…xHigh”PriÜ™yTaskWok’ ), 0U )

	)

884 
	#xTim”ChªgeP”iodFromISR
Ğ
xTim”
, 
xNewP”iod
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
, ( xNewP”iod ), (…xHigh”PriÜ™yTaskWok’ ), 0U )

	)

970 
	#xTim”Re£tFromISR
Ğ
xTim”
, 
pxHigh”PriÜ™yTaskWok’
 ) 
	`xTim”G’”icCommªd
ĞĞxTim” ), 
tmrCOMMAND_RESET_FROM_ISR
, ( 
	`xTaskG‘TickCouÁFromISR
(è), (…xHigh”PriÜ™yTaskWok’ ), 0U )

	)

1061 
Ba£Ty³_t
 
xTim”P’dFunùiÚC®lFromISR
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, Ba£Ty³_ˆ*
pxHigh”PriÜ™yTaskWok’
 );

1095 
Ba£Ty³_t
 
xTim”P’dFunùiÚC®l
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, 
TickTy³_t
 
xTicksToWa™
 );

1101 
Ba£Ty³_t
 
xTim”C»©eTim”Task
Ğè
PRIVILEGED_FUNCTION
;

1102 
Ba£Ty³_t
 
xTim”G’”icCommªd
Ğ
Tim”HªdË_t
 
xTim”
, cÚ¡ Ba£Ty³_ˆ
xCommªdID
, cÚ¡ 
TickTy³_t
 
xO±iÚ®V®ue
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 ) 
PRIVILEGED_FUNCTION
;

1104 #ifdeà
__ılu¥lus


	@list.c

67 
	~<¡dlib.h
>

68 
	~"F»eRTOS.h
"

69 
	~"li¡.h
"

75 
	$vLi¡In™Ÿli£
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
 )

80 
pxLi¡
->
pxIndex
 = ( 
Li¡I‹m_t
 * ) &ĞpxLi¡->
xLi¡End
 );

84 
pxLi¡
->
xLi¡End
.
xI‹mV®ue
 = 
pÜtMAX_DELAY
;

88 
pxLi¡
->
xLi¡End
.
pxNext
 = ( 
Li¡I‹m_t
 * ) &(…xList->xListEnd );

89 
pxLi¡
->
xLi¡End
.
pxP»vious
 = ( 
Li¡I‹m_t
 * ) &(…xList->xListEnd );

91 
pxLi¡
->
uxNumb”OfI‹ms
 = ( 
UBa£Ty³_t
 ) 0U;

92 
	}
}

95 
	$vLi¡In™Ÿli£I‹m
Ğ
Li¡I‹m_t
 * cÚ¡ 
pxI‹m
 )

98 
pxI‹m
->
pvCÚš”
 = 
NULL
;

99 
	}
}

102 
	$vLi¡In£¹End
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
, 
Li¡I‹m_t
 * cÚ¡ 
pxNewLi¡I‹m
 )

104 
Li¡I‹m_t
 * cÚ¡ 
pxIndex
 = 
pxLi¡
->pxIndex;

109 
pxNewLi¡I‹m
->
pxNext
 = 
pxIndex
;

110 
pxNewLi¡I‹m
->
pxP»vious
 = 
pxIndex
->pxPrevious;

111 
pxIndex
->
pxP»vious
->
pxNext
 = 
pxNewLi¡I‹m
;

112 
pxIndex
->
pxP»vious
 = 
pxNewLi¡I‹m
;

115 
pxNewLi¡I‹m
->
pvCÚš”
 = ( * ) 
pxLi¡
;

117 Ğ
pxLi¡
->
uxNumb”OfI‹ms
 )++;

118 
	}
}

121 
	$vLi¡In£¹
Ğ
Li¡_t
 * cÚ¡ 
pxLi¡
, 
Li¡I‹m_t
 * cÚ¡ 
pxNewLi¡I‹m
 )

123 
Li¡I‹m_t
 *
pxI‹¿tÜ
;

124 cÚ¡ 
TickTy³_t
 
xV®ueOfIn£¹iÚ
 = 
pxNewLi¡I‹m
->
xI‹mV®ue
;

135 ifĞ
xV®ueOfIn£¹iÚ
 =ğ
pÜtMAX_DELAY
 )

137 
pxI‹¿tÜ
 = 
pxLi¡
->
xLi¡End
.
pxP»vious
;

159  
pxI‹¿tÜ
 = ( 
Li¡I‹m_t
 * ) &Ğ
pxLi¡
->
xLi¡End
 );…xI‹¿tÜ->
pxNext
->
xI‹mV®ue
 <ğ
xV®ueOfIn£¹iÚ
;…xIterator =…xIterator->pxNext )

166 
pxNewLi¡I‹m
->
pxNext
 = 
pxI‹¿tÜ
->pxNext;

167 
pxNewLi¡I‹m
->
pxNext
->
pxP»vious
 =…xNewListItem;

168 
pxNewLi¡I‹m
->
pxP»vious
 = 
pxI‹¿tÜ
;

169 
pxI‹¿tÜ
->
pxNext
 = 
pxNewLi¡I‹m
;

173 
pxNewLi¡I‹m
->
pvCÚš”
 = ( * ) 
pxLi¡
;

175 Ğ
pxLi¡
->
uxNumb”OfI‹ms
 )++;

176 
	}
}

179 
UBa£Ty³_t
 
	$uxLi¡Remove
Ğ
Li¡I‹m_t
 * cÚ¡ 
pxI‹mToRemove
 )

183 
Li¡_t
 * cÚ¡ 
pxLi¡
 = ( Li¡_ˆ* ) 
pxI‹mToRemove
->
pvCÚš”
;

185 
pxI‹mToRemove
->
pxNext
->
pxP»vious
 =…xItemToRemove->pxPrevious;

186 
pxI‹mToRemove
->
pxP»vious
->
pxNext
 =…xItemToRemove->pxNext;

189 ifĞ
pxLi¡
->
pxIndex
 =ğ
pxI‹mToRemove
 )

191 
pxLi¡
->
pxIndex
 = 
pxI‹mToRemove
->
pxP»vious
;

195 
	`mtCOVERAGE_TEST_MARKER
();

198 
pxI‹mToRemove
->
pvCÚš”
 = 
NULL
;

199 Ğ
pxLi¡
->
uxNumb”OfI‹ms
 )--;

201  
pxLi¡
->
uxNumb”OfI‹ms
;

202 
	}
}

	@portable/BCC/16BitDOS/Flsh186/port.c

84 
	~<dos.h
>

85 
	~<¡dlib.h
>

86 
	~<£tjmp.h
>

88 
	~"F»eRTOS.h
"

89 
	~"sk.h
"

90 
	~"pÜsm.h
"

94 
	#pÜtTIMER_EOI_TYPE
 ( 8 )

	)

95 
	#pÜtRESET_PIC
(è
	`pÜtOUTPUT_WORD
ĞĞ
ušt16_t
 ) 0xff22, 
pÜtTIMER_EOI_TYPE
 )

	)

96 
	#pÜtTIMER_INT_NUMBER
 0x12

	)

98 
	#pÜtTIMER_1_CONTROL_REGISTER
 ( ( 
ušt16_t
 ) 0xff5)

	)

99 
	#pÜtTIMER_0_CONTROL_REGISTER
 ( ( 
ušt16_t
 ) 0xff56 )

	)

100 
	#pÜtTIMER_INTERRUPT_ENABLE
 ( ( 
ušt16_t
 ) 0x2000 )

	)

103 
´vS‘TickF»qu’cy
Ğ
ušt32_t
 
ulTickR©eHz
 );

106 
´vEx™FunùiÚ
( );

110 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

113 
__š‹¼u±
 
__çr
 
´vP»em±iveTick
( );

117 
__š‹¼u±
 
__çr
 
´vNÚP»em±iveTick
( );

121 
__š‹¼u±
 
__çr
 
´vY›ldProûssÜ
( );

126 
Ba£Ty³_t
 
	gxScheduËrRuÂšg
 = 
pdFALSE
;

131 Ğ
__š‹¼u±
 
__çr
 *
	gpxOldSw™chISR
 )();

134 
jmp_buf
 
	gxJumpBuf
;

139 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

145 
pxOldSw™chISR
 = 
	`_dos_g‘veù
Ğ
pÜtSWITCH_INT_NUMBER
 );

149 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
´vY›ldProûssÜ
 );

151 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

154 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
´vP»em±iveTick
 );

159 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
´vNÚP»em±iveTick
 );

163 
	`´vS‘TickF»qu’cy
Ğ
cÚfigTICK_RATE_HZ
 );

166 ifĞ
	`£tjmp
Ğ
xJumpBuf
 ) != 0 )

168 
	`´vEx™FunùiÚ
();

169 
xScheduËrRuÂšg
 = 
pdFALSE
;

173 
xScheduËrRuÂšg
 = 
pdTRUE
;

176 
	`pÜtFIRST_CONTEXT
();

179  
xScheduËrRuÂšg
;

180 
	}
}

185 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

186 
__š‹¼u±
 
__çr
 
	$´vP»em±iveTick
( )

189 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

192 
	`pÜtSWITCH_CONTEXT
();

196 
	`pÜtRESET_PIC
();

197 
	}
}

199 
__š‹¼u±
 
__çr
 
	$´vNÚP»em±iveTick
( )

203 
	`xTaskInüem’tTick
();

204 
	`pÜtRESET_PIC
();

205 
	}
}

209 
__š‹¼u±
 
__çr
 
	$´vY›ldProûssÜ
( )

212 
	`pÜtSWITCH_CONTEXT
();

213 
	}
}

216 
	$vPÜtEndScheduËr
( )

221 
	`lÚgjmp
Ğ
xJumpBuf
, 1 );

222 
	}
}

225 
	$´vEx™FunùiÚ
( )

227 cÚ¡ 
ušt16_t
 
usTim”Di§bË
 = 0x0000;

228 
ušt16_t
 
usTim”0CÚŒŞ
;

232 
	`pÜtDISABLE_INTERRUPTS
();

233 ifĞ
xScheduËrRuÂšg
 =ğ
pdTRUE
 )

237 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
pxOldSw™chISR
 );

243 
	`pÜtOUTPUT_WORD
Ğ
pÜtTIMER_1_CONTROL_REGISTER
, 
usTim”Di§bË
 );

246 
usTim”0CÚŒŞ
 = 
	`pÜtINPUT_WORD
Ğ
pÜtTIMER_0_CONTROL_REGISTER
 );

247 
usTim”0CÚŒŞ
 |ğ
pÜtTIMER_INTERRUPT_ENABLE
;

248 
	`pÜtOUTPUT_WORD
Ğ
pÜtTIMER_0_CONTROL_REGISTER
, 
usTim”0CÚŒŞ
 );

251 
	`pÜtENABLE_INTERRUPTS
();

252 
	}
}

255 
	$´vS‘TickF»qu’cy
Ğ
ušt32_t
 
ulTickR©eHz
 )

257 cÚ¡ 
ušt16_t
 
usMaxCouÁRegi¡”
 = 0xff5a;

258 cÚ¡ 
ušt16_t
 
usTim”PriÜ™yRegi¡”
 = 0xff32;

259 cÚ¡ 
ušt16_t
 
usTim”EÇbË
 = 0xC000;

260 cÚ¡ 
ušt16_t
 
usR‘rigg”
 = 0x0001;

261 cÚ¡ 
ušt16_t
 
usTim”HighPriÜ™y
 = 0x0000;

262 
ušt16_t
 
usTim”0CÚŒŞ
;

266 cÚ¡ 
ušt32_t
 
ulClockF»qu’cy
 = ( uint32_t ) 0x7f31a0UL;

268 
ušt32_t
 
ulTim”CouÁ
 = 
ulClockF»qu’cy
 / 
ulTickR©eHz
;

270 
	`pÜtOUTPUT_WORD
Ğ
pÜtTIMER_1_CONTROL_REGISTER
, 
usTim”EÇbË
 | 
pÜtTIMER_INTERRUPT_ENABLE
 | 
usR‘rigg”
 );

271 
	`pÜtOUTPUT_WORD
Ğ
usMaxCouÁRegi¡”
, ( 
ušt16_t
 ) 
ulTim”CouÁ
 );

272 
	`pÜtOUTPUT_WORD
Ğ
usTim”PriÜ™yRegi¡”
, 
usTim”HighPriÜ™y
 );

275 
usTim”0CÚŒŞ
 = 
	`pÜtINPUT_WORD
Ğ
pÜtTIMER_0_CONTROL_REGISTER
 );

276 
usTim”0CÚŒŞ
 &ğ~
pÜtTIMER_INTERRUPT_ENABLE
;

277 
	`pÜtOUTPUT_WORD
Ğ
pÜtTIMER_0_CONTROL_REGISTER
, 
usTim”0CÚŒŞ
 );

278 
	}
}

	@portable/BCC/16BitDOS/Flsh186/prtmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#pÜtCHAR
 

	)

81 
	#pÜtFLOAT
 

	)

82 
	#pÜtDOUBLE
 

	)

83 
	#pÜtLONG
 

	)

84 
	#pÜtSHORT
 

	)

85 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

86 
	#pÜtBASE_TYPE
 
pÜtSHORT


	)

88 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

89 
	tBa£Ty³_t
;

90 
	tUBa£Ty³_t
;

92 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

93 
ušt16_t
 
	tTickTy³_t
;

94 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

96 
ušt32_t
 
	tTickTy³_t
;

97 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

102 
	#pÜtENTER_CRITICAL
(è
__asm
{ 
pushf
 } \

	)

103 
	g__asm
{ 
	gşi
 } \

105 
	#pÜtEXIT_CRITICAL
(è
__asm
{ 
pİf
 }

	)

107 
	#pÜtDISABLE_INTERRUPTS
(è
__asm
{ 
şi
 }

	)

109 
	#pÜtENABLE_INTERRUPTS
(è
__asm
{ 
¡i
 }

	)

113 
	#pÜtNOP
(è
__asm
{ 
nİ
 }

	)

114 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

115 
	#pÜtSWITCH_INT_NUMBER
 0x80

	)

116 
	#pÜtYIELD
(è
__asm
{ 
pÜtSWITCH_INT_NUMBER
 }

	)

117 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

118 
	#pÜtBYTE_ALIGNMENT
 2

	)

119 
	#pÜtINITIAL_SW
 ( ( 
pÜtSTACK_TYPE
 ) 0x0202 )

	)

123 
	#pÜtINPUT_BYTE
Ğ
xAddr
 ) 
	`šp
ĞxAdd¸)

	)

124 
	#pÜtOUTPUT_BYTE
Ğ
xAddr
, 
ucV®ue
 ) 
	`ou
ĞxAddr, ucV®u)

	)

125 
	#pÜtINPUT_WORD
Ğ
xAddr
 ) 
	`špw
ĞxAdd¸)

	)

126 
	#pÜtOUTPUT_WORD
Ğ
xAddr
, 
usV®ue
 ) 
	`ouw
ĞxAddr, usV®u)

	)

131 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vTaskFunùiÚ
, 
vP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*
pvP¬am‘”s
 )

	)

132 
	#pÜtTASK_FUNCTION
Ğ
vTaskFunùiÚ
, 
vP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*
pvP¬am‘”s
 )

	)

	@portable/BCC/16BitDOS/PC/port.c

78 
	~<¡dlib.h
>

79 
	~<dos.h
>

80 
	~<£tjmp.h
>

82 
	~"F»eRTOS.h
"

83 
	~"sk.h
"

84 
	~"pÜsm.h
"

93 
	#pÜtTIMER_INT_NUMBER
 0x08

	)

96 
´vS‘TickF»qu’cy
Ğ
ušt32_t
 
ulTickR©eHz
 );

99 
´vEx™FunùiÚ
( );

104 
´vPÜtRe£tPIC
( );

108 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

111 
__š‹¼u±
 
__çr
 
´vP»em±iveTick
( );

115 
__š‹¼u±
 
__çr
 
´vNÚP»em±iveTick
( );

119 
__š‹¼u±
 
__çr
 
´vY›ldProûssÜ
( );

123 
´vS‘TickF»qu’cyDeçuÉ
( );

128 
št16_t
 
	gsDOSTickCouÁ”
;

131 
Ba£Ty³_t
 
	gxScheduËrRuÂšg
 = 
pdFALSE
;

134 Ğ
__š‹¼u±
 
__çr
 *
	gpxOldSw™chISR
 )();

137 Ğ
__š‹¼u±
 
__çr
 *
	gpxOldSw™chISRPlus1
 )();

140 
jmp_buf
 
	gxJumpBuf
;

145 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

147 
pxISR
 
pxOrigš®TickISR
;

153 
pxOldSw™chISR
 = 
	`_dos_g‘veù
Ğ
pÜtSWITCH_INT_NUMBER
 );

154 
pxOrigš®TickISR
 = 
	`_dos_g‘veù
Ğ
pÜtTIMER_INT_NUMBER
 );

155 
pxOldSw™chISRPlus1
 = 
	`_dos_g‘veù
Ğ
pÜtSWITCH_INT_NUMBER
 + 1 );

157 
	`´vS‘TickF»qu’cy
Ğ
cÚfigTICK_RATE_HZ
 );

161 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
´vY›ldProûssÜ
 );

165 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
 + 1, 
pxOrigš®TickISR
 );

169 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

172 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
´vP»em±iveTick
 );

177 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
´vNÚP»em±iveTick
 );

184 
sDOSTickCouÁ”
 = 
pÜtTICKS_PER_DOS_TICK
;

187 ifĞ
	`£tjmp
Ğ
xJumpBuf
 ) != 0 )

189 
	`´vEx™FunùiÚ
();

190 
xScheduËrRuÂšg
 = 
pdFALSE
;

194 
xScheduËrRuÂšg
 = 
pdTRUE
;

197 
	`pÜtFIRST_CONTEXT
();

200  
xScheduËrRuÂšg
;

201 
	}
}

206 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

207 
__š‹¼u±
 
__çr
 
	$´vP»em±iveTick
( )

210 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

213 
	`pÜtSWITCH_CONTEXT
();

217 
	`´vPÜtRe£tPIC
();

218 
	}
}

220 
__š‹¼u±
 
__çr
 
	$´vNÚP»em±iveTick
( )

224 
	`xTaskInüem’tTick
();

225 
	`´vPÜtRe£tPIC
();

226 
	}
}

230 
__š‹¼u±
 
__çr
 
	$´vY›ldProûssÜ
( )

233 
	`pÜtSWITCH_CONTEXT
();

234 
	}
}

237 
	$´vPÜtRe£tPIC
( )

243 --
sDOSTickCouÁ”
;

244 ifĞ
sDOSTickCouÁ”
 <= 0 )

246 
sDOSTickCouÁ”
 = ( 
št16_t
 ) 
pÜtTICKS_PER_DOS_TICK
;

247 
__asm
{ 
pÜtSWITCH_INT_NUMBER
 + 1 };

253 
__asm


255 
mov
 
®
, 20
H


256 
out
 20
H
, 
®


259 
	}
}

262 
	$vPÜtEndScheduËr
( )

267 
	`lÚgjmp
Ğ
xJumpBuf
, 1 );

268 
	}
}

271 
	$´vEx™FunùiÚ
( )

273 Ğ
__š‹¼u±
 
__çr
 *
pxOrigš®TickISR
 )();

277 
	`pÜtDISABLE_INTERRUPTS
();

278 ifĞ
xScheduËrRuÂšg
 =ğ
pdTRUE
 )

281 
pxOrigš®TickISR
 = 
	`_dos_g‘veù
Ğ
pÜtSWITCH_INT_NUMBER
 + 1 );

282 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
pxOrigš®TickISR
 );

283 
	`´vS‘TickF»qu’cyDeçuÉ
();

287 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
pxOldSw™chISR
 );

288 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
 + 1, 
pxOldSw™chISRPlus1
 );

292 
	`pÜtENABLE_INTERRUPTS
();

293 
	}
}

296 
	$´vS‘TickF»qu’cy
Ğ
ušt32_t
 
ulTickR©eHz
 )

298 cÚ¡ 
ušt16_t
 
usPIT_MODE
 = ( uint16_t ) 0x43;

299 cÚ¡ 
ušt16_t
 
usPIT0
 = ( uint16_t ) 0x40;

300 cÚ¡ 
ušt32_t
 
ulPIT_CONST
 = ( uint32_t ) 1193180UL;

301 cÚ¡ 
ušt16_t
 
us8254_CTR0_MODE3
 = ( uint16_t ) 0x36;

302 
ušt32_t
 
ulOuut
;

305 
	`pÜtOUTPUT_BYTE
Ğ
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

306 
ulOuut
 = 
ulPIT_CONST
 / 
ulTickR©eHz
;

307 
	`pÜtOUTPUT_BYTE
Ğ
usPIT0
, ( 
ušt16_t
 )Ğ
ulOuut
 & ( 
ušt32_t
 ) 0xff ) );

308 
ulOuut
 >>= 8;

309 
	`pÜtOUTPUT_BYTE
Ğ
usPIT0
, ( 
ušt16_t
 ) ( 
ulOuut
 & ( 
ušt32_t
 ) 0xff ) );

310 
	}
}

313 
	$´vS‘TickF»qu’cyDeçuÉ
( )

315 cÚ¡ 
ušt16_t
 
usPIT_MODE
 = ( uint16_t ) 0x43;

316 cÚ¡ 
ušt16_t
 
usPIT0
 = ( uint16_t ) 0x40;

317 cÚ¡ 
ušt16_t
 
us8254_CTR0_MODE3
 = ( uint16_t ) 0x36;

319 
	`pÜtOUTPUT_BYTE
Ğ
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

320 
	`pÜtOUTPUT_BYTE
Ğ
usPIT0
,0 );

321 
	`pÜtOUTPUT_BYTE
Ğ
usPIT0
,0 );

322 
	}
}

	@portable/BCC/16BitDOS/PC/prtmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#pÜtCHAR
 

	)

81 
	#pÜtFLOAT
 

	)

82 
	#pÜtDOUBLE
 

	)

83 
	#pÜtLONG
 

	)

84 
	#pÜtSHORT
 

	)

85 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

86 
	#pÜtBASE_TYPE
 
pÜtSHORT


	)

88 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

89 
	tBa£Ty³_t
;

90 
	tUBa£Ty³_t
;

92 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

93 
ušt16_t
 
	tTickTy³_t
;

94 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

96 
ušt32_t
 
	tTickTy³_t
;

97 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

102 
	#pÜtENTER_CRITICAL
(è
__asm
{ 
pushf
 } \

	)

103 
	g__asm
{ 
	gşi
 } \

105 
	#pÜtEXIT_CRITICAL
(è
__asm
{ 
pİf
 }

	)

107 
	#pÜtDISABLE_INTERRUPTS
(è
__asm
{ 
şi
 }

	)

109 
	#pÜtENABLE_INTERRUPTS
(è
__asm
{ 
¡i
 }

	)

113 
	#pÜtNOP
(è
__asm
{ 
nİ
 }

	)

114 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

115 
	#pÜtSWITCH_INT_NUMBER
 0x80

	)

116 
	#pÜtYIELD
(è
__asm
{ 
pÜtSWITCH_INT_NUMBER
 }

	)

117 
	#pÜtDOS_TICK_RATE
 ( 18.20648 )

	)

118 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

119 
	#pÜtTICKS_PER_DOS_TICK
 ( ( 
ušt16_t
 ) ( ( ( 
pÜtDOUBLE
 ) 
cÚfigTICK_RATE_HZ
 / 
pÜtDOS_TICK_RATE
 ) + 0.5 ) )

	)

120 
	#pÜtINITIAL_SW
 ( ( 
pÜtSTACK_TYPE
 ) 0x0202 )

	)

121 
	#pÜtBYTE_ALIGNMENT
 ( 2 )

	)

125 
	#pÜtINPUT_BYTE
Ğ
xAddr
 ) 
	`šp
ĞxAdd¸)

	)

126 
	#pÜtOUTPUT_BYTE
Ğ
xAddr
, 
ucV®ue
 ) 
	`ou
ĞxAddr, ucV®u)

	)

131 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vTaskFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*pvP¬am‘” )

	)

132 
	#pÜtTASK_FUNCTION
Ğ
vTaskFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*pvP¬am‘” )

	)

	@portable/BCC/16BitDOS/common/portasm.h

66 #iâdeà
PORT_ASM_H


67 
	#PORT_ASM_H


	)

69 
	tTCB_t
;

70 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

71 
vTaskSw™chCÚ‹xt
( );

78 
pÜtSWITCH_CONTEXT
( );

85 
pÜtFIRST_CONTEXT
( );

93 
	#pÜtSWITCH_CONTEXT
(è\

	)

94 
	gasm
 { 
mov
 
	gax
, 
£g
 
	gpxCu¼’tTCB
 } \

95 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

96 
	gasm
 { 
Ës
 
	gbx
, 
	gpxCu¼’tTCB
 } \

97 
	gasm
 { 
mov
 
	ges
:0x2[ 
bx
 ], 
	gss
 } \

98 
	gasm
 { 
mov
 
	ges
:[ 
bx
 ], 
	g¥
 } \

99 
	gasm
 { 
ÿÎ
 
çr
 
±r
 
	gvTaskSw™chCÚ‹xt
 } \

100 
	gasm
 { 
mov
 
	gax
, 
£g
 
	gpxCu¼’tTCB
 } \

101 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

102 
	gasm
 { 
Ës
 
	gbx
, 
dwÜd
 
±r
 
	gpxCu¼’tTCB
 } \

103 
	gasm
 { 
mov
 
	gss
, 
	ges
:[ 
bx
 + 2 ] } \

104 
asm
 { 
mov
 
¥
, 
	ges
:[ 
bx
 ] }

106 
	#pÜtFIRST_CONTEXT
(è\

	)

107 
__asm
 { 
mov
 
ax
, 
£g
 
	gpxCu¼’tTCB
 } \

108 
	g__asm
 { 
mov
 
	gds
, 
	gax
 } \

109 
	g__asm
 { 
Ës
 
	gbx
, 
dwÜd
 
±r
 
	gpxCu¼’tTCB
 } \

110 
	g__asm
 { 
mov
 
	gss
, 
	ges
:[ 
bx
 + 2 ] } \

111 
__asm
 { 
mov
 
¥
, 
	ges
:[ 
bx
 ] } \

112 
__asm
 { 
pİ
 
bp
 } \

113 
__asm
 { 
pİ
 
di
 } \

114 
__asm
 { 
pİ
 
si
 } \

115 
__asm
 { 
pİ
 
ds
 } \

116 
__asm
 { 
pİ
 
es
 } \

117 
__asm
 { 
pİ
 
dx
 } \

118 
__asm
 { 
pİ
 
cx
 } \

119 
__asm
 { 
pİ
 
bx
 } \

120 
__asm
 { 
pİ
 
ax
 } \

121 
__asm
 { 
œ‘
 }

	@portable/BCC/16BitDOS/common/portcomn.c

79 
	~<dos.h
>

80 
	~<¡dlib.h
>

81 
	~"F»eRTOS.h
"

86 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

88 
SckTy³_t
 
DS_Reg
 = 0;

93 *
pxTİOfSck
 = 0x1111;

94 
pxTİOfSck
--;

95 *
pxTİOfSck
 = 0x2222;

96 
pxTİOfSck
--;

97 *
pxTİOfSck
 = 0x3333;

98 
pxTİOfSck
--;

99 *
pxTİOfSck
 = 0x4444;

100 
pxTİOfSck
--;

101 *
pxTİOfSck
 = 0x5555;

102 
pxTİOfSck
--;

111 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pvP¬am‘”s
 );

112 
pxTİOfSck
--;

113 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pvP¬am‘”s
 );

114 
pxTİOfSck
--;

115 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pxCode
 );

116 
pxTİOfSck
--;

117 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pxCode
 );

118 
pxTİOfSck
--;

121 *
pxTİOfSck
 = 
pÜtINITIAL_SW
;

122 
pxTİOfSck
--;

123 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pxCode
 );

124 
pxTİOfSck
--;

125 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pxCode
 );

126 
pxTİOfSck
--;

131 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xAAAA;

132 
pxTİOfSck
--;

133 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBBBB;

134 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xCCCC;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDDDD;

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xEEEE;

140 
pxTİOfSck
--;

143 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

145 *
pxTİOfSck
 = 
DS_Reg
;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0123;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDDDD;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBBBB;

155  
pxTİOfSck
;

156 
	}
}

	@portable/CCS/ARM_Cortex-R4/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

73 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999;

78 
	#pÜtRTI_GCTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC00 ) )

	)

79 
	#pÜtRTI_TBCTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC04 ) )

	)

80 
	#pÜtRTI_COMPCTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC0C ) )

	)

81 
	#pÜtRTI_CNT0_FRC0_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC10 ) )

	)

82 
	#pÜtRTI_CNT0_UC0_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC14 ) )

	)

83 
	#pÜtRTI_CNT0_CPUC0_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC18 ) )

	)

84 
	#pÜtRTI_CNT0_COMP0_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC50 ) )

	)

85 
	#pÜtRTI_CNT0_UDCP0_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC54 ) )

	)

86 
	#pÜtRTI_SETINTENA_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC80 ) )

	)

87 
	#pÜtRTI_CLEARINTENA_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC84 ) )

	)

88 
	#pÜtRTI_INTFLAG_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFC88 ) )

	)

92 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1F )

	)

93 
	#pÜtINITIAL_FPSCR
 ( ( 
SckTy³_t
 ) 0x00 )

	)

94 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 0x04 )

	)

95 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

99 
	#pÜtSPACE_BETWEEN_TOS_AND_PARAMETERS
 ( 12 )

	)

104 
vPÜtS¹Fœ¡Task
( );

110 
ušt32_t
 
	gulTaskHasFPUCÚ‹xt
 = 0;

118 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

120 
SckTy³_t
 *
pxOrigš®TOS
;

122 
pxOrigš®TOS
 = 
pxTİOfSck
;

124 #ià
__TI_VFP_SUPPORT__


127 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

138 
pxTİOfSck
--;

140 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

143 
pxTİOfSck
--;

145 #ifdeà
pÜtPRELOAD_TASK_REGISTERS


147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

168 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

170 
pxTİOfSck
--;

174 
pxTİOfSck
 -ğ
pÜtSPACE_BETWEEN_TOS_AND_PARAMETERS
;

179 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

180 
pxTİOfSck
--;

183 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( ( 
	`_g‘_CPSR
(è& ~0xFF ) | 
pÜtINITIAL_SPSR
 );

185 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00 )

188 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

191 #ifdeà
__TI_VFP_SUPPORT__


193 
pxTİOfSck
--;

198 *
pxTİOfSck
 = 
pdFALSE
;

202  
pxTİOfSck
;

203 
	}
}

206 
	$´vS‘upTim”IÁ”ru±
()

209 
pÜtRTI_GCTRL_REG
 &= 0xFFFFFFFEUL;

212 
pÜtRTI_TBCTRL_REG
 = 0x00000000U;

215 
pÜtRTI_COMPCTRL_REG
 = 0x00000000U;

218 
pÜtRTI_CNT0_UC0_REG
 = 0x00000000U;

219 
pÜtRTI_CNT0_FRC0_REG
 = 0x00000000U;

222 
pÜtRTI_CNT0_CPUC0_REG
 = 0x00000001U;

223 
pÜtRTI_CNT0_COMP0_REG
 = ( 
cÚfigCPU_CLOCK_HZ
 / 2 ) / 
cÚfigTICK_RATE_HZ
;

224 
pÜtRTI_CNT0_UDCP0_REG
 = ( 
cÚfigCPU_CLOCK_HZ
 / 2 ) / 
cÚfigTICK_RATE_HZ
;

227 
pÜtRTI_INTFLAG_REG
 = 0x0007000FU;

228 
pÜtRTI_CLEARINTENA_REG
 = 0x00070F0FU;

231 
pÜtRTI_SETINTENA_REG
 = 0x00000001U;

232 
pÜtRTI_GCTRL_REG
 |= 0x00000001U;

233 
	}
}

239 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
()

242 
	`´vS‘upTim”IÁ”ru±
();

245 
ulCr™iÿlNe¡šg
 = 0;

249 
	`vPÜtS¹Fœ¡Task
();

252  
pdFAIL
;

253 
	}
}

259 
	$vPÜtEndScheduËr
()

263 
	`cÚfigASSERT
Ğ
ulCr™iÿlNe¡šg
 == 1000UL );

264 
	}
}

267 #ià
cÚfigUSE_PREEMPTION
 == 0

271 
__š‹¼u±
 
	$vPÜtNÚP»em±iveTick
( )

274 
pÜtRTI_INTFLAG_REG
 = 0x00000001;

278 
	`xTaskInüem’tTick
();

279 
	}
}

290 
vPÜtP»em±iveTick
( );

299 
	$vPÜtEÁ”Cr™iÿl
( )

302 
	`pÜtDISABLE_INTERRUPTS
();

307 
ulCr™iÿlNe¡šg
++;

308 
	}
}

315 
	$vPÜtEx™Cr™iÿl
( )

317 ifĞ
ulCr™iÿlNe¡šg
 > 0 )

320 
ulCr™iÿlNe¡šg
--;

324 ifĞ
ulCr™iÿlNe¡šg
 == 0 )

327 
	`pÜtENABLE_INTERRUPTS
();

330 
	}
}

333 #ià
__TI_VFP_SUPPORT__


335 
	$vPÜtTaskU£sFPU
( )

337 
	`vPÜtIn™Ÿli£FPSCR
( );

341 
ulTaskHasFPUCÚ‹xt
 = 
pdTRUE
;

344 
	`vPÜtIn™Ÿli£FPSCR
();

345 
	}
}

	@portable/CCS/ARM_Cortex-R4/portmacro.h

66 #iâdeà
__PORTMACRO_H__


67 
	#__PORTMACRO_H__


	)

80 
	#pÜtCHAR
 

	)

81 
	#pÜtFLOAT
 

	)

82 
	#pÜtDOUBLE
 

	)

83 
	#pÜtLONG
 

	)

84 
	#pÜtSHORT
 

	)

85 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

86 
	#pÜtBASE_TYPE
 

	)

88 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

89 
	tBa£Ty³_t
;

90 
	tUBa£Ty³_t
;

92 #ià(
cÚfigUSE_16_BIT_TICKS
 == 1)

93 
ušt16_t
 
	tTickTy³_t
;

94 
	#pÜtMAX_DELAY
 (
TickTy³_t
è0xFFFF

	)

96 
ušt32_t
 
	tTickTy³_t
;

97 
	#pÜtMAX_DELAY
 (
TickTy³_t
è0xFFFFFFFFF

	)

102 
	#pÜtSTACK_GROWTH
 (-1)

	)

103 
	#pÜtTICK_PERIOD_MS
 ((
TickTy³_t
è1000 / 
cÚfigTICK_RATE_HZ
)

	)

104 
	#pÜtBYTE_ALIGNMENT
 8

	)

107 
vPÜtEÁ”Cr™iÿl
();

108 
vPÜtEx™Cr™iÿl
();

109 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

110 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

111 
	#pÜtDISABLE_INTERRUPTS
(è
	`asm
Ğ" CPSID I" )

	)

112 
	#pÜtENABLE_INTERRUPTS
(è
	`asm
Ğ" CPSIE I" )

	)

115 #´agm¨
SWI_ALIAS
Ğ
vPÜtY›ld
, 0 )

116 
vPÜtY›ld
( );

117 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

118 
	#pÜtSYS_SSIR1_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xFFFFFFB0 ) )

	)

119 
	#pÜtSYS_SSIR1_SSKEY
 ( 0x7500UL )

	)

120 
	#pÜtYIELD_WITHIN_API
(è{ 
pÜtSYS_SSIR1_REG
 = 
pÜtSYS_SSIR1_SSKEY
; 
	`asm
Ğ" DSB " );‡smĞ" ISB " ); }

	)

121 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx !ğ
pdFALSE
 ){ 
pÜtSYS_SSIR1_REG
 = 
pÜtSYS_SSIR1_SSKEY
; ( èpÜtSYS_SSIR1_REG; }

	)

124 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

127 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

128 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

132 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

133 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

137 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`__şz
ĞĞuxR—dyPriÜ™› èè)

	)

143 
	#pÜtTASK_FUNCTION
(
vFunùiÚ
, 
pvP¬am‘”s
è
	`vFunùiÚ
(*pvP¬am‘”s)

	)

144 
	#pÜtTASK_FUNCTION_PROTO
(
vFunùiÚ
, 
pvP¬am‘”s
è
	`vFunùiÚ
(*pvP¬am‘”s)

	)

	@portable/CCS/MSP430X/data_model.h

55 .
$DEFINED
Ğ
__LARGE_DATA_MODEL__
 )

56 .
	gdefše
 "pushm.a", 
	gpushm_x


57 .
	gdefše
 "pİm.a", 
	gpİm_x


58 .
	gdefše
 "push.a", 
	gpush_x


59 .
	gdefše
 "pİ.a", 
	gpİ_x


60 .
	gdefše
 "mov.a", 
	gmov_x


62 .
	gdefše
 "pushm.w", 
	gpushm_x


63 .
	gdefše
 "pİm.w", 
	gpİm_x


64 .
	gdefše
 "push.w", 
	gpush_x


65 .
	gdefše
 "pİ.w", 
	gpİ_x


66 .
	gdefše
 "mov.w", 
	gmov_x


67 .
	g’dif


69 .
$DEFINED
Ğ
__LARGE_CODE_MODEL__
 )

70 .
	gdefše
 "ÿÎa", 
	gÿÎ_x


71 .
	gdefše
 "»", 
	g»t_x


73 .
	gdefše
 "ÿÎ", 
	gÿÎ_x


74 .
	gdefše
 "»t", 
	g»t_x


75 .
	g’dif


	@portable/CCS/MSP430X/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

76 
	#pÜtACLK_FREQUENCY_HZ
 ( ( 
TickTy³_t
 ) 32768 )

	)

77 
	#pÜtINITIAL_CRITICAL_NESTING
 ( ( 
ušt16_t
 ) 10 )

	)

78 
	#pÜtFLAGS_INT_ENABLED
 ( ( 
SckTy³_t
 ) 0x08 )

	)

82 
	tTCB_t
;

83 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

93 vŞ©
ušt16_t
 
	gusCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

101 
vPÜtS‘upTim”IÁ”ru±
( );

110 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

112 
ušt16_t
 *
pusTİOfSck
;

113 
ušt32_t
 *
pulTİOfSck
, 
ulTemp
;

129 ifĞĞ
pxCode
 ) =ğĞ
ušt16_t
 ) )

131 
pusTİOfSck
 = ( 
ušt16_t
 * ) 
pxTİOfSck
;

132 
ulTemp
 = ( 
ušt32_t
 ) 
pxCode
;

133 *
pusTİOfSck
 = ( 
ušt16_t
 ) 
ulTemp
;

138 
pusTİOfSck
 = ( 
ušt16_t
 * ) 
pxTİOfSck
;

139 
pusTİOfSck
--;

140 
pulTİOfSck
 = ( 
ušt32_t
 * ) 
pusTİOfSck
;

141 *
pulTİOfSck
 = ( 
ušt32_t
 ) 
pxCode
;

144 
pusTİOfSck
--;

145 *
pusTİOfSck
 = 
pÜtFLAGS_INT_ENABLED
;

146 
pusTİOfSck
 -ğĞĞ
SckTy³_t
 ) / 2 );

149 
pxTİOfSck
 = ( 
SckTy³_t
 * ) 
pusTİOfSck
;

152 #ifdeà
PRELOAD_REGISTER_VALUES


153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xffff;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xeeee;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xdddd;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xbbbb;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaa;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x9999;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x8888;

168 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x5555;

170 
pxTİOfSck
--;

171 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x6666;

172 
pxTİOfSck
--;

173 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x5555;

174 
pxTİOfSck
--;

175 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x4444;

176 
pxTİOfSck
--;

178 
pxTİOfSck
 -= 3;

179 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

180 
pxTİOfSck
 -= 9;

186 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

190  
pxTİOfSck
;

191 
	}
}

194 
	$vPÜtEndScheduËr
( )

198 
	}
}

204 
	$vPÜtS‘upTim”IÁ”ru±
( )

206 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
();

207 
	}
}

210 #´agm¨
veùÜ
=
cÚfigTICK_VECTOR


211 
š‹¼u±
 
	$vTickISREÁry
( )

213 
	`vPÜtTickISR
( );

215 
	`__bic_SR_»gi¡”_Ú_ex™
Ğ
SCG1
 + 
SCG0
 + 
OSCOFF
 + 
CPUOFF
 );

216 #ià
cÚfigUSE_PREEMPTION
 == 1

217 
	`vPÜtP»em±iveTickISR
( );

218 
	`vPÜtP»em±iveTickISR
();

220 
	`vPÜtCoİ”©iveTickISR
( );

221 
	`vPÜtCoİ”©iveTickISR
();

223 
	}
}

	@portable/CCS/MSP430X/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	~"m¥430.h
"

83 
	#pÜtCHAR
 

	)

84 
	#pÜtFLOAT
 

	)

85 
	#pÜtDOUBLE
 

	)

86 
	#pÜtLONG
 

	)

87 
	#pÜtSHORT
 

	)

88 
	#pÜtBASE_TYPE
 
pÜtSHORT


	)

91 #ifdeà
__LARGE_DATA_MODEL__


92 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

94 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

97 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

98 
	tBa£Ty³_t
;

99 
	tUBa£Ty³_t
;

101 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

102 
ušt16_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

105 
ušt32_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

112 
	#pÜtDISABLE_INTERRUPTS
(è
	`_di§bË_š‹¼u±
(); 
	`_nİ
()

	)

113 
	#pÜtENABLE_INTERRUPTS
(è
	`_’abË_š‹¼u±
(); 
	`_nİ
()

	)

117 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
ušt16_t
 ) 0 )

	)

119 
	#pÜtENTER_CRITICAL
(è\

	)

121 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

123 
pÜtDISABLE_INTERRUPTS
(); \

128 
	gusCr™iÿlNe¡šg
++; \

131 
	#pÜtEXIT_CRITICAL
(è\

	)

133 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

135 ifĞ
	gusCr™iÿlNe¡šg
 > 
	gpÜtNO_CRITICAL_SECTION_NESTING
 ) \

138 
	gusCr™iÿlNe¡šg
--; \

142 ifĞ
	gusCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

144 
pÜtENABLE_INTERRUPTS
(); \

155 
vPÜtY›ld
( );

156 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

160 
	#pÜtBYTE_ALIGNMENT
 2

	)

161 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

162 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

163 
	#pÜtNOP
(è
	`__no_İ”©iÚ
()

	)

167 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

168 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

170 
vTaskSw™chCÚ‹xt
( );

171 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx ) 
	`vPÜtY›ld
()

	)

173 
vAµliÿtiÚS‘upTim”IÁ”ru±
( );

177 
	#pÜtLU_PRINTF_SPECIFIER_REQUIRED


	)

	@portable/CodeWarrior/ColdFire_V1/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

71 
	#pÜtINITIAL_FORMAT_VECTOR
 ( ( 
SckTy³_t
 ) 0x4000 )

	)

74 
	#pÜtINITIAL_STATUS_REGISTER
 ( ( 
SckTy³_t
 ) 0x2000)

	)

77 
	#pÜtPRESCALE_VALUE
 ( ( 
ušt8_t
 ) 10 )

	)

80 
	#pÜtRTC_CLOCK_HZ
 ( ( 
ušt32_t
 ) 1000 )

	)

82 
asm
 
š‹¼u±
 
VeùÜNumb”_VL1swi
 
vPÜtY›ldISR
( );

83 
´vS‘upTim”IÁ”ru±
( );

87 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 0x9999UL;

91 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 * 
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

94 
ušt32_t
 
ulOrigš®A5
;

96 
__asm
{ 
MOVE
.
L
 
A5
, 
ulOrigš®A5
 };

99 *
pxTİOfSck
 = (
SckTy³_t
) 0xDEADBEEF;

100 
pxTİOfSck
--;

103 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

104 
pxTİOfSck
--;

106 *
pxTİOfSck
 = ( 
pÜtINITIAL_FORMAT_VECTOR
 << 16UL ) | ( 
pÜtINITIAL_STATUS_REGISTER
 );

107 
pxTİOfSck
--;

109 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0;

110 
pxTİOfSck
 -= 14;

113 *Ğ
pxTİOfSck
 + 8 ) = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

116 *Ğ
pxTİOfSck
 + 13 ) = 
ulOrigš®A5
;

118  
pxTİOfSck
;

119 
	}
}

122 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

124 
	`vPÜtS¹Fœ¡Task
( );

126 
ulCr™iÿlNe¡šg
 = 0UL;

129 
	`´vS‘upTim”IÁ”ru±
();

132 
	`vPÜtS¹Fœ¡Task
();

134  
pdFALSE
;

135 
	}
}

138 
	$´vS‘upTim”IÁ”ru±
( )

141 
RTCSC
 |= 8;

144 
RTCMOD
 = 
pÜtRTC_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
;

148 
RTCSC_RTIE
 = 1;

149 
	}
}

152 
	$vPÜtEndScheduËr
( )

155 
	}
}

158 
	$vPÜtEÁ”Cr™iÿl
( )

160 ifĞ
ulCr™iÿlNe¡šg
 == 0UL )

166 
	`pÜtDISABLE_INTERRUPTS
();

167 ifĞ
INTC_FRC
 == 0UL )

172 
	`pÜtENABLE_INTERRUPTS
();

176 
ulCr™iÿlNe¡šg
++;

177 
	}
}

180 
	$vPÜtEx™Cr™iÿl
( )

182 
ulCr™iÿlNe¡šg
--;

183 ifĞ
ulCr™iÿlNe¡šg
 == 0 )

185 
	`pÜtENABLE_INTERRUPTS
();

187 
	}
}

190 
	$vPÜtY›ldHªdËr
( )

192 
ušt32_t
 
ulSavedIÁ”ru±Mask
;

194 
ulSavedIÁ”ru±Mask
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

197 
INTC_CFRC
 = 0x3E;

198 
	`vTaskSw™chCÚ‹xt
();

200 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulSavedIÁ”ru±Mask
 );

201 
	}
}

204 
š‹¼u±
 
VeùÜNumb”_V¹c
 
	$vPÜtTickISR
( )

206 
ušt32_t
 
ulSavedIÁ”ru±Mask
;

209 
RTCSC
 |ğ
RTCSC_RTIF_MASK
;

212 
ulSavedIÁ”ru±Mask
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

214 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

216 
	`skYIELD
();

219 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulSavedIÁ”ru±Mask
 );

220 
	}
}

	@portable/CodeWarrior/ColdFire_V1/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtBYTE_ALIGNMENT
 4

	)

108 
	#pÜtSTACK_GROWTH
 -1

	)

109 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

112 
ušt32_t
 
ulPÜtS‘IPL
( uint32_t );

113 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IPL
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

114 
	#pÜtENABLE_INTERRUPTS
(è
	`ulPÜtS‘IPL
Ğ0 )

	)

117 
vPÜtEÁ”Cr™iÿl
( );

118 
vPÜtEx™Cr™iÿl
( );

119 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

120 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

122 
UBa£Ty³_t
 
uxPÜtS‘IÁ”ru±MaskFromISR
( );

123 
vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
UBa£Ty³_t
 );

124 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IPL
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

125 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedStusRegi¡”
 ) 
	`ulPÜtS‘IPL
ĞuxSavedStusRegi¡” )

	)

130 
	#pÜtNOP
(è
asm
 vŞ©Ğ"nİ" )

	)

133 
	#pÜtYIELD
(è
INTC_SFRC
 = 0x3E; 
	`pÜtNOP
();…ÜtNOP();…ÜtNOP();…ÜtNOP();…ÜtNOP()

	)

138 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” è
	`__©Œibu‹__
((
nÜ‘uº
))

	)

139 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

142 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed !ğ
pdFALSE
 ) \

	)

144 
pÜtYIELD
(); \

148 #ifdeà
__ılu¥lus


	@portable/CodeWarrior/ColdFire_V2/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

71 
	#pÜtINITIAL_FORMAT_VECTOR
 ( ( 
SckTy³_t
 ) 0x4000 )

	)

74 
	#pÜtINITIAL_STATUS_REGISTER
 ( ( 
SckTy³_t
 ) 0x2000)

	)

78 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 0x9999UL;

81 
	#pÜtSAVE_CONTEXT
(è\

	)

82 
	gËa
.
l
 (-60, %
¥
), %
	g¥
; \

83 
	gmovem
.
	gl
 %
	gd0
-%
	gå
, (%
	g¥
); \

84 
	gmove
.
l
 
	gpxCu¼’tTCB
, %
	ga0
; \

85 
	gmove
.
	gl
 %
	g¥
, (%
	ga0
);

87 
	#pÜtRESTORE_CONTEXT
(è\

	)

88 
	gmove
.
l
 
	gpxCu¼’tTCB
, %
	ga0
; \

89 
	gmove
.
l
 (%
a0
), %
	g¥
; \

90 
	gmovem
.
l
 (%
¥
), %
	gd0
-%
	gå
; \

91 
	gËa
.
	gl
 %
	g¥
@(60), %sp; \

92 
¹e


98 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 * 
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

100 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

101 
pxTİOfSck
--;

103 *
pxTİOfSck
 = (
SckTy³_t
) 0xDEADBEEF;

104 
pxTİOfSck
--;

107 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

108 
pxTİOfSck
--;

110 *
pxTİOfSck
 = ( 
pÜtINITIAL_FORMAT_VECTOR
 << 16UL ) | ( 
pÜtINITIAL_STATUS_REGISTER
 );

111 
pxTİOfSck
--;

113 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0;

114 
pxTİOfSck
 -= 14;

116  
pxTİOfSck
;

117 
	}
}

120 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

122 
	`vPÜtS¹Fœ¡Task
( );

124 
ulCr™iÿlNe¡šg
 = 0UL;

127 
	`vAµliÿtiÚS‘upIÁ”ru±s
();

130 
	`vPÜtS¹Fœ¡Task
();

132  
pdFALSE
;

133 
	}
}

136 
	$vPÜtEndScheduËr
( )

139 
	}
}

142 
	$vPÜtEÁ”Cr™iÿl
( )

144 ifĞ
ulCr™iÿlNe¡šg
 == 0UL )

150 
	`pÜtDISABLE_INTERRUPTS
();

151 ifĞ
MCF_INTC0_INTFRCH
 == 0UL )

156 
	`pÜtENABLE_INTERRUPTS
();

160 
ulCr™iÿlNe¡šg
++;

161 
	}
}

164 
	$vPÜtEx™Cr™iÿl
( )

166 
ulCr™iÿlNe¡šg
--;

167 ifĞ
ulCr™iÿlNe¡šg
 == 0 )

169 
	`pÜtENABLE_INTERRUPTS
();

171 
	}
}

174 
	$vPÜtY›ldHªdËr
( )

176 
ušt32_t
 
ulSavedIÁ”ru±Mask
;

178 
ulSavedIÁ”ru±Mask
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

180 
MCF_INTC0_INTFRCL
 = 0;

181 
	`vTaskSw™chCÚ‹xt
();

182 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulSavedIÁ”ru±Mask
 );

183 
	}
}

	@portable/CodeWarrior/ColdFire_V2/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

96 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

97 
ušt16_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

100 
ušt32_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

106 
	#pÜtBYTE_ALIGNMENT
 4

	)

107 
	#pÜtSTACK_GROWTH
 -1

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

110 
ušt32_t
 
ulPÜtS‘IPL
( uint32_t );

111 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IPL
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

112 
	#pÜtENABLE_INTERRUPTS
(è
	`ulPÜtS‘IPL
Ğ0 )

	)

115 
vPÜtEÁ”Cr™iÿl
( );

116 
vPÜtEx™Cr™iÿl
( );

117 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

118 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

120 
UBa£Ty³_t
 
uxPÜtS‘IÁ”ru±MaskFromISR
( );

121 
vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
UBa£Ty³_t
 );

122 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IPL
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

123 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedStusRegi¡”
 ) 
	`ulPÜtS‘IPL
ĞuxSavedStusRegi¡” )

	)

129 
	#pÜtNOP
(è
asm
 vŞ©Ğ"nİ" )

	)

132 
	#pÜtYIELD
(è
MCF_INTC0_INTFRCL
 = ( 1UL << 
cÚfigYIELD_INTERRUPT_VECTOR
 ); 
	`pÜtNOP
();…ÜtNOP(è

	)

137 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” è
	`__©Œibu‹__
((
nÜ‘uº
))

	)

138 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

141 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed !ğ
pdFALSE
 ) \

	)

143 
pÜtYIELD
(); \

147 #ifdeà
__ılu¥lus


	@portable/CodeWarrior/HCS12/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

80 
´vS‘upTim”IÁ”ru±
( );

84 #´agm¨
CODE_SEG
 
__NEAR_SEG
 
NON_BANKED


87 
š‹¼u±
 
vPÜtY›ld
( );

90 
š‹¼u±
 
vPÜtTickIÁ”ru±
( );

96 
Ba£Ty³_t
 
xBªkedS¹ScheduËr
( );

98 #´agm¨
CODE_SEG
 
DEFAULT


106 vŞ©
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xff;

113 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) *Ğ((SckTy³_ˆ*è(&
pxCode
) ) + 1 );

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) *Ğ((SckTy³_ˆ*è(&
pxCode
) ) + 0 );

138 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xff;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xee;

146 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xdd;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xcc;

152 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) *Ğ((SckTy³_ˆ*è(&
pvP¬am‘”s
) ) + 0 );

156 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) *Ğ((SckTy³_ˆ*è(&
pvP¬am‘”s
) ) + 1 );

160 
pxTİOfSck
--;

164 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

165 
pxTİOfSck
--;

167 #ifdeà
BANKED_MODEL


169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( ( è
pxCode
 );

170 
pxTİOfSck
--;

175 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

177  
pxTİOfSck
;

178 
	}
}

181 
	$vPÜtEndScheduËr
( )

184 
	}
}

187 
	$´vS‘upTim”IÁ”ru±
( )

189 
	`TickTim”_S‘F»qHz
Ğ
cÚfigTICK_RATE_HZ
 );

190 
	`TickTim”_EÇbË
();

191 
	}
}

194 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

202  
	`xBªkedS¹ScheduËr
();

203 
	}
}

206 #´agm¨
CODE_SEG
 
__NEAR_SEG
 
NON_BANKED


208 
Ba£Ty³_t
 
	$xBªkedS¹ScheduËr
( )

212 
	`´vS‘upTim”IÁ”ru±
();

215 
	`pÜtRESTORE_CONTEXT
();

218 
	`__asm
( "rti" );

221  
pdFALSE
;

222 
	}
}

233 
š‹¼u±
 
	$vPÜtY›ld
( )

235 
	`pÜtSAVE_CONTEXT
();

236 
	`vTaskSw™chCÚ‹xt
();

237 
	`pÜtRESTORE_CONTEXT
();

238 
	}
}

246 
š‹¼u±
 
	$vPÜtTickIÁ”ru±
( )

248 #ià
cÚfigUSE_PREEMPTION
 == 1

251 
	`pÜtSAVE_CONTEXT
();

254 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

256 
	`vTaskSw™chCÚ‹xt
();

259 
TFLG1
 = 1;

263 
	`pÜtRESTORE_CONTEXT
();

267 
	`xTaskInüem’tTick
();

268 
TFLG1
 = 1;

271 
	}
}

273 #´agm¨
CODE_SEG
 
DEFAULT


	@portable/CodeWarrior/HCS12/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

81 
	#pÜtCHAR
 

	)

82 
	#pÜtFLOAT
 

	)

83 
	#pÜtDOUBLE
 

	)

84 
	#pÜtLONG
 

	)

85 
	#pÜtSHORT
 

	)

86 
	#pÜtSTACK_TYPE
 
ušt8_t


	)

87 
	#pÜtBASE_TYPE
 

	)

89 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

90 sigÃd 
	tBa£Ty³_t
;

91 
	tUBa£Ty³_t
;

93 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

94 
ušt16_t
 
	tTickTy³_t
;

95 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

97 
ušt32_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

103 
	#pÜtBYTE_ALIGNMENT
 1

	)

104 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

105 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

106 
	#pÜtYIELD
(è
	`__asm
Ğ"swi" );

	)

107 
	#pÜtNOP
(è
	`__asm
Ğ"nİ" );

	)

111 
	#pÜtENABLE_INTERRUPTS
(è
	`__asm
Ğ"şi" )

	)

112 
	#pÜtDISABLE_INTERRUPTS
(è
	`__asm
Ğ"£i" )

	)

120 
	#pÜtENTER_CRITICAL
(è\

	)

122 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

124 
pÜtDISABLE_INTERRUPTS
(); \

125 
	guxCr™iÿlNe¡šg
++; \

133 
	#pÜtEXIT_CRITICAL
(è\

	)

135 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

137 
	guxCr™iÿlNe¡šg
--; \

138 ifĞ
	guxCr™iÿlNe¡šg
 == 0 ) \

140 
pÜtENABLE_INTERRUPTS
(); \

157 #ifdeà
BANKED_MODEL


163 
	#pÜtRESTORE_CONTEXT
(è\

	)

165 vŞ©* 
pxCu¼’tTCB
; \

166 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

168 
__asm
( "ldx…xCurrentTCB" ); \

169 
__asm
( "lds 0, x" ); \

170 
__asm
( "pula" ); \

171 
__asm
( "staa uxCriticalNesting" ); \

172 
__asm
( "pula" ); \

173 
__asm
( "staa 0x30" ); \

181 
	#pÜtSAVE_CONTEXT
(è\

	)

183 vŞ©* 
pxCu¼’tTCB
; \

184 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

186 
__asm
( "ldaa 0x30" ); \

187 
__asm
( "psha" ); \

188 
__asm
( "ldaa uxCriticalNesting" ); \

189 
__asm
( "psha" ); \

190 
__asm
( "ldx…xCurrentTCB" ); \

191 
__asm
( "sts 0, x" ); \

200 
	#pÜtRESTORE_CONTEXT
(è\

	)

202 vŞ©* 
pxCu¼’tTCB
; \

203 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

205 
__asm
( "ldx…xCurrentTCB" ); \

206 
__asm
( "lds 0, x" ); \

207 
__asm
( "pula" ); \

208 
__asm
( "staa uxCriticalNesting" ); \

211 
	#pÜtSAVE_CONTEXT
(è\

	)

213 vŞ©* 
pxCu¼’tTCB
; \

214 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

216 
__asm
( "ldaa uxCriticalNesting" ); \

217 
__asm
( "psha" ); \

218 
__asm
( "ldx…xCurrentTCB" ); \

219 
__asm
( "sts 0, x" ); \

229 
	#pÜtTASK_SWITCH_FROM_ISR
(è\

	)

230 
pÜtSAVE_CONTEXT
(); \

231 
vTaskSw™chCÚ‹xt
(); \

232 
pÜtRESTORE_CONTEXT
();

236 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

237 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

	@portable/GCC/ARM7_AT91FR40008/port.c

77 
	~<¡dlib.h
>

80 
	~"F»eRTOS.h
"

81 
	~"sk.h
"

84 
	~"AT91R40008.h
"

85 
	~"pio.h
"

86 
	~"aic.h
"

87 
	~"tc.h
"

90 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

91 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

92 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

93 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
SckTy³_t
 ) 0 )

	)

94 
	#pÜtTICK_PRIORITY_6
 ( 6 )

	)

98 
´vS‘upTim”IÁ”ru±
( );

104 
vPÜtISRS¹Fœ¡Task
( );

114 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

116 
SckTy³_t
 *
pxOrigš®TOS
;

118 
pxOrigš®TOS
 = 
pxTİOfSck
;

122 
pxTİOfSck
--;

130 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

131 
pxTİOfSck
--;

133 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

134 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

142 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

160 
pxTİOfSck
--;

164 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

165 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

171 #ifdeà
THUMB_INTERWORK


174 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

178 
pxTİOfSck
--;

184 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_SECTION_NESTING
;

186  
pxTİOfSck
;

187 
	}
}

190 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

194 
	`´vS‘upTim”IÁ”ru±
();

197 
	`vPÜtISRS¹Fœ¡Task
();

201 
	}
}

204 
	$vPÜtEndScheduËr
( )

208 
	}
}

214 
	$´vS‘upTim”IÁ”ru±
( )

216 vŞ©
ušt32_t
 
ulDummy
;

219 
AT91C_BASE_PS
->
PS_PCER
 = 
pÜtTIMER_CLK_ENABLE_BIT
;

222 
pÜtTIMER_REG_BASE_PTR
->
TC_CCR
 = 
TC_CLKDIS
;

225 
pÜtTIMER_REG_BASE_PTR
->
TC_IDR
 = 0xFFFFFFFF;

228 
ulDummy
 = 
pÜtTIMER_REG_BASE_PTR
->
TC_SR
;

233 #ià
cÚfigUSE_PREEMPTION
 == 1

235 Ğ
vP»em±iveTick
 )( );

236 
AT91C_BASE_AIC
->
AIC_SVR
[
pÜtTIMER_AIC_CHANNEL
] = ( 
ušt32_t
 ) 
vP»em±iveTick
;

240 Ğ
vNÚP»em±iveTick
 )( );

241 
AT91C_BASE_AIC
->
AIC_SVR
[
pÜtTIMER_AIC_CHANNEL
] = ( 
ušt32_t
 ) 
vNÚP»em±iveTick
;

246 
AT91C_BASE_AIC
->
AIC_SMR
[ 
pÜtTIMER_AIC_CHANNEL
 ] = 
AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 | 
pÜtTICK_PRIORITY_6
;

251 
pÜtTIMER_REG_BASE_PTR
->
TC_IER
 = 
TC_CPCS
;

254 
AT91C_BASE_AIC
->
AIC_IECR
 = (1 << 
pÜtTIMER_AIC_CHANNEL
);

257 ifĞ(
cÚfigCPU_CLOCK_HZ
 / (
cÚfigTICK_RATE_HZ
 * 2) ) <= 0xFFFF )

261 
pÜtTIMER_REG_BASE_PTR
->
TC_CMR
 = 
TC_WAVE
 | 
TC_CLKS_MCK2
 | 
TC_BURST_NONE
 | 
TC_CPCTRG
;

262 
pÜtTIMER_REG_BASE_PTR
->
TC_RC
 = 
cÚfigCPU_CLOCK_HZ
 / (
cÚfigTICK_RATE_HZ
 * 2);

268 
pÜtTIMER_REG_BASE_PTR
->
TC_CMR
 = 
TC_WAVE
 | 
TC_CLKS_MCK8
 | 
TC_BURST_NONE
 | 
TC_CPCTRG
;

269 
pÜtTIMER_REG_BASE_PTR
->
TC_RC
 = 
cÚfigCPU_CLOCK_HZ
 / (
cÚfigTICK_RATE_HZ
 * 8);

273 
pÜtTIMER_REG_BASE_PTR
->
TC_CCR
 = 
TC_SWTRG
 | 
TC_CLKEN
;

274 
	}
}

	@portable/GCC/ARM7_AT91FR40008/portISR.c

82 
	~"F»eRTOS.h
"

83 
	~"sk.h
"

86 
	#pÜtCLEAR_AIC_INTERRUPT
 ( ( 
ušt32_t
 ) 0 )

	)

89 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

90 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

95 
	$vPÜtY›ldProûssÜ
Ğè
	`__©Œibu‹__
((
	`š‹¼u±
("SWI"), 
Çked
));

101 
	`vPÜtISRS¹Fœ¡Task
( );

104 
	$vPÜtISRS¹Fœ¡Task
( )

108 
	`pÜtRESTORE_CONTEXT
();

109 
	}
}

120 
	$vPÜtY›ldProûssÜ
( )

125 
asm
 volatile ( "ADD LR, LR, #4" );

128 
	`pÜtSAVE_CONTEXT
();

131 
	`vTaskSw™chCÚ‹xt
();

134 
	`pÜtRESTORE_CONTEXT
();

135 
	}
}

143 #ià
cÚfigUSE_PREEMPTION
 == 0

147 
	$vNÚP»em±iveTick
Ğè
	`__©Œibu‹__
 ((
	`š‹¼u±
 ("IRQ")));

148 
	$vNÚP»em±iveTick
( )

150 vŞ©
ušt32_t
 
ulDummy
;

153 
ulDummy
 = 
pÜtTIMER_REG_BASE_PTR
->
TC_SR
;

155 
	`xTaskInüem’tTick
();

158 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
pÜtCLEAR_AIC_INTERRUPT
;

159 
	}
}

165 
	$vP»em±iveTick
Ğè
	`__©Œibu‹__
((
Çked
));

166 
	$vP»em±iveTick
( )

169 
	`pÜtSAVE_CONTEXT
();

173 vŞ©
ušt32_t
 
ulDummy
;

176 
ulDummy
 = 
pÜtTIMER_REG_BASE_PTR
->
TC_SR
;

180 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

182 
	`vTaskSw™chCÚ‹xt
();

186 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
pÜtCLEAR_AIC_INTERRUPT
;

189 
	`pÜtRESTORE_CONTEXT
();

190 
	}
}

201 #ifdeà
THUMB_INTERWORK


203 
	$vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

204 
	$vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

206 
	$vPÜtDi§bËIÁ”ru±sFromThumb
( )

208 
asm
 volatile (

215 
	}
}

217 
	$vPÜtEÇbËIÁ”ru±sFromThumb
( )

219 
asm
 volatile (

226 
	}
}

234 
	$vPÜtEÁ”Cr™iÿl
( )

237 
asm
 volatile (

247 
ulCr™iÿlNe¡šg
++;

248 
	}
}

250 
	$vPÜtEx™Cr™iÿl
( )

252 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

255 
ulCr™iÿlNe¡šg
--;

259 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

262 
asm
 volatile (

270 
	}
}

	@portable/GCC/ARM7_AT91FR40008/portmacro.h

89 #iâdeà
PORTMACRO_H


90 
	#PORTMACRO_H


	)

92 #ifdeà
__ılu¥lus


107 
	#pÜtCHAR
 

	)

108 
	#pÜtFLOAT
 

	)

109 
	#pÜtDOUBLE
 

	)

110 
	#pÜtLONG
 

	)

111 
	#pÜtSHORT
 

	)

112 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

113 
	#pÜtBASE_TYPE
 

	)

115 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

116 
	tBa£Ty³_t
;

117 
	tUBa£Ty³_t
;

119 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

120 
ušt16_t
 
	tTickTy³_t
;

121 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

123 
ušt32_t
 
	tTickTy³_t
;

124 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

129 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

130 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

131 
	#pÜtBYTE_ALIGNMENT
 8

	)

132 
	#pÜtYIELD
(è
asm
 vŞ©Ğ"SWI 0" )

	)

133 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

140 
	#pÜtTIMER_REG_BASE_PTR
 
AT91C_BASE_TC0


	)

141 
	#pÜtTIMER_CLK_ENABLE_BIT
 
AT91C_PS_TC0


	)

142 
	#pÜtTIMER_AIC_CHANNEL
 ( ( 
ušt32_t
 ) 4 )

	)

154 
	#pÜtRESTORE_CONTEXT
(è\

	)

156 vŞ©* vŞ©
pxCu¼’tTCB
; \

157 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

160 
asm
 volatile ( \

186 Ğè
	gulCr™iÿlNe¡šg
; \

187 Ğè
	gpxCu¼’tTCB
; \

191 
	#pÜtSAVE_CONTEXT
(è\

	)

193 vŞ©* vŞ©
pxCu¼’tTCB
; \

194 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

197 
asm
 volatile ( \

233 Ğè
	gulCr™iÿlNe¡šg
; \

234 Ğè
	gpxCu¼’tTCB
; \

237 
	#pÜtYIELD_FROM_ISR
(è
	`vTaskSw™chCÚ‹xt
()

	)

248 #ifdeà
THUMB_INTERWORK


250 
vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

251 
vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

253 
	#pÜtDISABLE_INTERRUPTS
(è
	`vPÜtDi§bËIÁ”ru±sFromThumb
()

	)

254 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtEÇbËIÁ”ru±sFromThumb
()

	)

258 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

259 
asm
 volatile ( \

266 
	#pÜtENABLE_INTERRUPTS
(è\

	)

267 
asm
 volatile ( \

276 
vPÜtEÁ”Cr™iÿl
( );

277 
vPÜtEx™Cr™iÿl
( );

279 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

280 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

285 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

286 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

288 #ifdeà
__ılu¥lus


	@portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h

46 #iâdeà
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vŞ©
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((è
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((è
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((è
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((è
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((è
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((è
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((è
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((è
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((è
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((è
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((è
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((è
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((è
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((è
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((è
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((è
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((è
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((è
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((è
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((è
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((è
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((è
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((è
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((è
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((è
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((è
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((è
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((è
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((è
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((è
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((è
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((è
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((è
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((è
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((è
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((è
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((è
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((è
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((è
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((è
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((è
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((è
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((è
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((è
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((è
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((è
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((è
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((è
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((è
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((è
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((è
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((è
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((è
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((è
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((è
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((è
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((è
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((è
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((è
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((è
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((è
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((è
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((è
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((è
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((è
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((è
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((è
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((è
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((è
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((è
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((è
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((è
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((è
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((è
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((è
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((è
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((è
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((è
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((è
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((è
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((è
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((è
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((è
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((è
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((è
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((è
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((è
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((è
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((è
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((è
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((è
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((è
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((è
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((è
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((è
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((è
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((è
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((è
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((è
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((è
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((è
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

2715 
	#AT91F_AIC_CÚfigu»It
Ğ
œq_id
, 
´iÜ™y
, 
¤c_ty³
, 
ÃwHªdËr
 ) \

	)

2717 
	gmask
 ; \

2719 
	gmask
 = 0x1 << 
œq_id
; \

2721 
	gAT91C_BASE_AIC
->
	gAIC_IDCR
 = 
mask
 ; \

2723 
	gAT91C_BASE_AIC
->
	gAIC_SVR
[
œq_id
] = (è
ÃwHªdËr
 ; \

2725 
	gAT91C_BASE_AIC
->
	gAIC_SMR
[
œq_id
] = 
¤c_ty³
 | 
´iÜ™y
 ; \

2727 
	gAT91C_BASE_AIC
->
	gAIC_ICCR
 = 
mask
 ; \

	@portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h

46 #iâdeà
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vŞ©
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((è
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((è
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((è
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((è
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((è
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((è
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((è
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((è
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((è
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((è
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((è
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((è
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((è
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((è
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((è
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((è
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((è
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((è
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((è
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((è
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((è
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((è
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((è
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((è
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((è
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((è
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((è
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((è
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((è
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((è
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((è
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((è
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((è
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((è
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((è
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((è
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((è
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((è
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((è
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((è
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((è
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((è
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((è
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((è
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((è
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((è
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((è
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((è
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((è
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((è
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((è
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((è
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((è
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((è
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((è
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((è
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((è
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((è
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((è
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((è
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((è
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((è
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((è
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((è
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((è
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((è
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((è
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((è
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((è
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((è
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((è
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((è
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((è
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((è
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((è
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((è
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((è
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((è
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((è
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((è
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((è
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((è
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((è
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((è
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((è
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((è
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((è
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((è
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((è
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((è
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((è
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((è
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((è
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((è
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((è
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((è
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((è
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((è
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((è
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((è
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((è
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

2728 
AT91C_AIC_PRIOR
 
EQU
 (0x7 << 0è;- (
	gAIC
è
PriÜ™y
 
Lev–


2729 
AT91C_AIC_PRIOR_LOWEST
 
EQU
 (0x0è;- (
	gAIC
è
Lowe¡
 
´iÜ™y
 
Ëv–


2730 
AT91C_AIC_PRIOR_HIGHEST
 
EQU
 (0x7è;- (
	gAIC
è
Highe¡
 
´iÜ™y
 
Ëv–


2731 
AT91C_AIC_SRCTYPE
 
EQU
 (0x3 << 5è;- (
	gAIC
è
IÁ”ru±
 
Sourû
 
Ty³


2732 
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 
EQU
 (0x0 << 5è;- (
	gAIC
è
IÁ”Çl
 
Sourûs
 
Code
 
Lab–
 
	gHigh
-
Ëv–
 
S’s™ive


2733 
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 
EQU
 (0x0 << 5è;- (
	gAIC
è
Ex‹º®
 
Sourûs
 
Code
 
Lab–
 
	gLow
-
Ëv–
 
S’s™ive


2734 
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 
EQU
 (0x1 << 5è;- (
	gAIC
è
IÁ”Çl
 
Sourûs
 
Code
 
Lab–
 
Pos™ive
 
Edge
 
Œigg”ed


2735 
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 
EQU
 (0x1 << 5è;- (
	gAIC
è
Ex‹º®
 
Sourûs
 
Code
 
Lab–
 
Neg©ive
 
Edge
 
Œigg”ed


2736 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
 
EQU
 (0x2 << 5è;- (
	gAIC
è
IÁ”Çl
 
Or
 
Ex‹º®
 
Sourûs
 
Code
 
Lab–
 
	gHigh
-
Ëv–
 
S’s™ive


2737 
AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 
EQU
 (0x3 << 5è;- (
	gAIC
è
IÁ”Çl
 
Or
 
Ex‹º®
 
Sourûs
 
Code
 
Lab–
 
Pos™ive
 
Edge
 
Œigg”ed


2739 
AT91C_AIC_NFIQ
 
EQU
 (0x1 << 0è;- (
	gAIC
è
NFIQ
 
Stus


2740 
AT91C_AIC_NIRQ
 
EQU
 (0x1 << 1è;- (
	gAIC
è
NIRQ
 
Stus


2742 
AT91C_AIC_DCR_PROT
 
EQU
 (0x1 << 0è;- (
	gAIC
è
PrÙeùiÚ
 
Mode


2743 
AT91C_AIC_DCR_GMSK
 
EQU
 (0x1 << 1è;- (
	gAIC
è
G’”®
 
	gMask


2749 
AT91C_PDC_RXTEN
 
EQU
 (0x1 << 0è;- (
	gPDC
è
Reûiv”
 
T¿nsãr
 
EÇbË


2750 
AT91C_PDC_RXTDIS
 
EQU
 (0x1 << 1è;- (
	gPDC
è
Reûiv”
 
T¿nsãr
 
Di§bË


2751 
AT91C_PDC_TXTEN
 
EQU
 (0x1 << 8è;- (
	gPDC
è
T¿nsm™‹r
 
T¿nsãr
 
EÇbË


2752 
AT91C_PDC_TXTDIS
 
EQU
 (0x1 << 9è;- (
	gPDC
è
T¿nsm™‹r
 
T¿nsãr
 
Di§bË


2759 
AT91C_US_RSTRX
 
EQU
 (0x1 << 2è;- (
	gDBGU
è
Re£t
 
Reûiv”


2760 
AT91C_US_RSTTX
 
EQU
 (0x1 << 3è;- (
	gDBGU
è
Re£t
 
T¿nsm™‹r


2761 
AT91C_US_RXEN
 
EQU
 (0x1 << 4è;- (
	gDBGU
è
Reûiv”
 
EÇbË


2762 
AT91C_US_RXDIS
 
EQU
 (0x1 << 5è;- (
	gDBGU
è
Reûiv”
 
Di§bË


2763 
AT91C_US_TXEN
 
EQU
 (0x1 << 6è;- (
	gDBGU
è
T¿nsm™‹r
 
EÇbË


2764 
AT91C_US_TXDIS
 
EQU
 (0x1 << 7è;- (
	gDBGU
è
T¿nsm™‹r
 
Di§bË


2765 
AT91C_US_RSTSTA
 
EQU
 (0x1 << 8è;- (
	gDBGU
è
Re£t
 
Stus
 
B™s


2767 
AT91C_US_PAR
 
EQU
 (0x7 << 9è;- (
	gDBGU
è
P¬™y
 
ty³


2768 
AT91C_US_PAR_EVEN
 
EQU
 (0x0 << 9è;- (
	gDBGU
è
Ev’
 
P¬™y


2769 
AT91C_US_PAR_ODD
 
EQU
 (0x1 << 9è;- (
	gDBGU
è
Odd
 
P¬™y


2770 
AT91C_US_PAR_SPACE
 
EQU
 (0x2 << 9è;- (
	gDBGU
è
P¬™y
 
fÜûd
 
	gto
 0 (
	gS·û
)

2771 
AT91C_US_PAR_MARK
 
EQU
 (0x3 << 9è;- (
	gDBGU
è
P¬™y
 
fÜûd
 
	gto
 1 (
	gM¬k
)

2772 
AT91C_US_PAR_NONE
 
EQU
 (0x4 << 9è;- (
	gDBGU
è
No
 
P¬™y


2773 
AT91C_US_PAR_MULTI_DROP
 
EQU
 (0x6 << 9è;- (
	gDBGU
è
	gMuÉi
-
drİ
 
mode


2774 
AT91C_US_CHMODE
 
EQU
 (0x3 << 14è;- (
	gDBGU
è
ChªÃl
 
Mode


2775 
AT91C_US_CHMODE_NORMAL
 
EQU
 (0x0 << 14è;- (
	gDBGU
è
NÜm®
 
	gMode
: 
The
 
USART
 
chªÃl
 
İ”©es
 
as
 
ª
 
RX
/
TX
 USART.

2776 
AT91C_US_CHMODE_AUTO
 
EQU
 (0x1 << 14è;- (
	gDBGU
è
Autom©ic
 
	gEcho
: 
Reûiv”
 
D©a
 
IÅut
 
is
 
cÚÃùed
 
to
 
the
 
TXD
 
pš
.

2777 
AT91C_US_CHMODE_LOCAL
 
EQU
 (0x2 << 14è;- (
	gDBGU
è
Loÿl
 
	gLoİback
: 
T¿nsm™‹r
 
Ouut
 
SigÇl
 
is
 
cÚÃùed
 
to
 
Reûiv”
 
IÅut
 Signal.

2778 
AT91C_US_CHMODE_REMOTE
 
EQU
 (0x3 << 14è;- (
	gDBGU
è
RemÙe
 
	gLoİback
: 
RXD
 
pš
 
is
 
š‹º®ly
 
cÚÃùed
 
to
 
TXD
…in.

2780 
AT91C_US_RXRDY
 
EQU
 (0x1 << 0è;- (
	gDBGU
è
RXRDY
 
IÁ”ru±


2781 
AT91C_US_TXRDY
 
EQU
 (0x1 << 1è;- (
	gDBGU
è
TXRDY
 
IÁ”ru±


2782 
AT91C_US_ENDRX
 
EQU
 (0x1 << 3è;- (
	gDBGU
è
End
 
of
 
Reûive
 
T¿nsãr
 
IÁ”ru±


2783 
AT91C_US_ENDTX
 
EQU
 (0x1 << 4è;- (
	gDBGU
è
End
 
of
 
T¿nsm™
 
IÁ”ru±


2784 
AT91C_US_OVRE
 
EQU
 (0x1 << 5è;- (
	gDBGU
è
Ov”run
 
IÁ”ru±


2785 
AT91C_US_FRAME
 
EQU
 (0x1 << 6è;- (
	gDBGU
è
F¿mšg
 
E¼Ü
 
IÁ”ru±


2786 
AT91C_US_PARE
 
EQU
 (0x1 << 7è;- (
	gDBGU
è
P¬™y
 
E¼Ü
 
IÁ”ru±


2787 
AT91C_US_TXEMPTY
 
EQU
 (0x1 << 9è;- (
	gDBGU
è
TXEMPTY
 
IÁ”ru±


2788 
AT91C_US_TXBUFE
 
EQU
 (0x1 << 11è;- (
	gDBGU
è
TXBUFE
 
IÁ”ru±


2789 
AT91C_US_RXBUFF
 
EQU
 (0x1 << 12è;- (
	gDBGU
è
RXBUFF
 
IÁ”ru±


2790 
AT91C_US_COMM_TX
 
EQU
 (0x1 << 30è;- (
	gDBGU
è
COMM_TX
 
IÁ”ru±


2791 
AT91C_US_COMM_RX
 
EQU
 (0x1 << 31è;- (
	gDBGU
è
COMM_RX
 
IÁ”ru±


2796 
AT91C_US_FORCE_NTRST
 
EQU
 (0x1 << 0è;- (
	gDBGU
è
FÜû
 
NTRST
 
š
 
JTAG


2806 
AT91C_CKGR_MOSCEN
 
EQU
 (0x1 << 0è;- (
	gCKGR
è
Maš
 
OscÏtÜ
 
EÇbË


2807 
AT91C_CKGR_OSCBYPASS
 
EQU
 (0x1 << 1è;- (
	gCKGR
è
Maš
 
OscÏtÜ
 
By·ss


2808 
AT91C_CKGR_OSCOUNT
 
EQU
 (0xFF << 8è;- (
	gCKGR
è
Maš
 
OscÏtÜ
 
	gS¹
-
up
 
Time


2810 
AT91C_CKGR_MAINF
 
EQU
 (0xFFFF << 0è;- (
	gCKGR
è
Maš
 
Clock
 
F»qu’cy


2811 
AT91C_CKGR_MAINRDY
 
EQU
 (0x1 << 16è;- (
	gCKGR
è
Maš
 
Clock
 
R—dy


2813 
AT91C_CKGR_DIV
 
EQU
 (0xFF << 0è;- (
	gCKGR
è
Divid”
 
S–eùed


2814 
AT91C_CKGR_DIV_0
 
EQU
 (0x0è;- (
	gCKGR
è
Divid”
 
ouut
 
	gis
 0

2815 
AT91C_CKGR_DIV_BYPASS
 
EQU
 (0x1è;- (
	gCKGR
è
Divid”
 
is
 
by·s£d


2816 
AT91C_CKGR_PLLCOUNT
 
EQU
 (0x3F << 8è;- (
	gCKGR
è
PLL
 
CouÁ”


2817 
AT91C_CKGR_OUT
 
EQU
 (0x3 << 14è;- (
	gCKGR
è
PLL
 
Ouut
 
F»qu’cy
 
Rªge


2818 
AT91C_CKGR_OUT_0
 
EQU
 (0x0 << 14è;- (
	gCKGR
è
PËa£
 
»ãr
 
to
 
the
 
PLL
 
d©ash“t


2819 
AT91C_CKGR_OUT_1
 
EQU
 (0x1 << 14è;- (
	gCKGR
è
PËa£
 
»ãr
 
to
 
the
 
PLL
 
d©ash“t


2820 
AT91C_CKGR_OUT_2
 
EQU
 (0x2 << 14è;- (
	gCKGR
è
PËa£
 
»ãr
 
to
 
the
 
PLL
 
d©ash“t


2821 
AT91C_CKGR_OUT_3
 
EQU
 (0x3 << 14è;- (
	gCKGR
è
PËa£
 
»ãr
 
to
 
the
 
PLL
 
d©ash“t


2822 
AT91C_CKGR_MUL
 
EQU
 (0x7FF << 16è;- (
	gCKGR
è
PLL
 
MuÉl›r


2823 
AT91C_CKGR_USBDIV
 
EQU
 (0x3 << 28è;- (
	gCKGR
è
Divid”
 
USB
 
Clocks


2824 
AT91C_CKGR_USBDIV_0
 
EQU
 (0x0 << 28è;- (
	gCKGR
è
Divid”
 
ouut
 
is
 
PLL
 
şock
 output

2825 
AT91C_CKGR_USBDIV_1
 
EQU
 (0x1 << 28è;- (
	gCKGR
è
Divid”
 
ouut
 
is
 
PLL
 
şock
 ouuˆ
divided
 
	gby
 2

2826 
AT91C_CKGR_USBDIV_2
 
EQU
 (0x2 << 28è;- (
	gCKGR
è
Divid”
 
ouut
 
is
 
PLL
 
şock
 ouuˆ
divided
 
	gby
 4

2832 
AT91C_PMC_PCK
 
EQU
 (0x1 << 0è;- (
	gPMC
è
ProûssÜ
 
Clock


2833 
AT91C_PMC_UDP
 
EQU
 (0x1 << 7è;- (
	gPMC
è
USB
 
Deviû
 
PÜt
 
Clock


2834 
AT91C_PMC_PCK0
 
EQU
 (0x1 << 8è;- (
	gPMC
è
Prog¿mmabË
 
Clock
 
Ouut


2835 
AT91C_PMC_PCK1
 
EQU
 (0x1 << 9è;- (
	gPMC
è
Prog¿mmabË
 
Clock
 
Ouut


2836 
AT91C_PMC_PCK2
 
EQU
 (0x1 << 10è;- (
	gPMC
è
Prog¿mmabË
 
Clock
 
Ouut


2837 
AT91C_PMC_PCK3
 
EQU
 (0x1 << 11è;- (
	gPMC
è
Prog¿mmabË
 
Clock
 
Ouut


2844 
AT91C_PMC_CSS
 
EQU
 (0x3 << 0è;- (
	gPMC
è
Prog¿mmabË
 
Clock
 
S–eùiÚ


2845 
AT91C_PMC_CSS_SLOW_CLK
 
EQU
 (0x0è;- (
	gPMC
è
Slow
 
Clock
 
is
 
£Ëùed


2846 
AT91C_PMC_CSS_MAIN_CLK
 
EQU
 (0x1è;- (
	gPMC
è
Maš
 
Clock
 
is
 
£Ëùed


2847 
AT91C_PMC_CSS_PLL_CLK
 
EQU
 (0x3è;- (
	gPMC
è
Clock
 
äom
 
PLL
 
is
 
£Ëùed


2848 
AT91C_PMC_PRES
 
EQU
 (0x7 << 2è;- (
	gPMC
è
Prog¿mmabË
 
Clock
 
P»sÿËr


2849 
AT91C_PMC_PRES_CLK
 
EQU
 (0x0 << 2è;- (
	gPMC
è
S–eùed
 
şock


2850 
AT91C_PMC_PRES_CLK_2
 
EQU
 (0x1 << 2è;- (
	gPMC
è
S–eùed
 
şock
 
divided
 
	gby
 2

2851 
AT91C_PMC_PRES_CLK_4
 
EQU
 (0x2 << 2è;- (
	gPMC
è
S–eùed
 
şock
 
divided
 
	gby
 4

2852 
AT91C_PMC_PRES_CLK_8
 
EQU
 (0x3 << 2è;- (
	gPMC
è
S–eùed
 
şock
 
divided
 
	gby
 8

2853 
AT91C_PMC_PRES_CLK_16
 
EQU
 (0x4 << 2è;- (
	gPMC
è
S–eùed
 
şock
 
divided
 
	gby
 16

2854 
AT91C_PMC_PRES_CLK_32
 
EQU
 (0x5 << 2è;- (
	gPMC
è
S–eùed
 
şock
 
divided
 
	gby
 32

2855 
AT91C_PMC_PRES_CLK_64
 
EQU
 (0x6 << 2è;- (
	gPMC
è
S–eùed
 
şock
 
divided
 
	gby
 64

2858 
AT91C_PMC_MOSCS
 
EQU
 (0x1 << 0è;- (
	gPMC
è
MOSC
 
	gStus
/
	gEÇbË
/
	gDi§bË
/
Mask


2859 
AT91C_PMC_LOCK
 
EQU
 (0x1 << 2è;- (
	gPMC
è
PLL
 
	gStus
/
	gEÇbË
/
	gDi§bË
/
Mask


2860 
AT91C_PMC_MCKRDY
 
EQU
 (0x1 << 3è;- (
	gPMC
è
MCK_RDY
 
	gStus
/
	gEÇbË
/
	gDi§bË
/
Mask


2861 
AT91C_PMC_PCK0RDY
 
EQU
 (0x1 << 8è;- (
	gPMC
è
PCK0_RDY
 
	gStus
/
	gEÇbË
/
	gDi§bË
/
Mask


2862 
AT91C_PMC_PCK1RDY
 
EQU
 (0x1 << 9è;- (
	gPMC
è
PCK1_RDY
 
	gStus
/
	gEÇbË
/
	gDi§bË
/
Mask


2863 
AT91C_PMC_PCK2RDY
 
EQU
 (0x1 << 10è;- (
	gPMC
è
PCK2_RDY
 
	gStus
/
	gEÇbË
/
	gDi§bË
/
Mask


2864 
AT91C_PMC_PCK3RDY
 
EQU
 (0x1 << 11è;- (
	gPMC
è
PCK3_RDY
 
	gStus
/
	gEÇbË
/
	gDi§bË
/
Mask


2873 
AT91C_RSTC_PROCRST
 
EQU
 (0x1 << 0è;- (
	gRSTC
è
ProûssÜ
 
Re£t


2874 
AT91C_RSTC_PERRST
 
EQU
 (0x1 << 2è;- (
	gRSTC
è
P”h”®
 
Re£t


2875 
AT91C_RSTC_EXTRST
 
EQU
 (0x1 << 3è;- (
	gRSTC
è
Ex‹º®
 
Re£t


2876 
AT91C_RSTC_KEY
 
EQU
 (0xFF << 24è;- (
	gRSTC
è
PasswÜd


2878 
AT91C_RSTC_URSTS
 
EQU
 (0x1 << 0è;- (
	gRSTC
è
U£r
 
Re£t
 
Stus


2879 
AT91C_RSTC_BODSTS
 
EQU
 (0x1 << 1è;- (
	gRSTC
è
Brownout
 
D‘eùiÚ
 
Stus


2880 
AT91C_RSTC_RSTTYP
 
EQU
 (0x7 << 8è;- (
	gRSTC
è
Re£t
 
Ty³


2881 
AT91C_RSTC_RSTTYP_POWERUP
 
EQU
 (0x0 << 8è;- (
	gRSTC
è
	gPow”
-
up
 
	gRe£t
. 
VDDCORE
 
	grisšg
.

2882 
AT91C_RSTC_RSTTYP_WAKEUP
 
EQU
 (0x1 << 8è;- (
	gRSTC
è
WakeUp
 
	gRe£t
. 
VDDCORE
 
	grisšg
.

2883 
AT91C_RSTC_RSTTYP_WATCHDOG
 
EQU
 (0x2 << 8è;- (
	gRSTC
è
W©chdog
 
	gRe£t
. W©chdog 
ov”æow
 
	goccu»d
.

2884 
AT91C_RSTC_RSTTYP_SOFTWARE
 
EQU
 (0x3 << 8è;- (
	gRSTC
è
Soáw¬e
 
	gRe£t
. 
ProûssÜ
 
»£t
 
»quœed
 
by
 
the
 
	gsoáw¬e
.

2885 
AT91C_RSTC_RSTTYP_USER
 
EQU
 (0x4 << 8è;- (
	gRSTC
è
U£r
 
	gRe£t
. 
NRST
 
pš
 
d‘eùed
 
	glow
.

2886 
AT91C_RSTC_RSTTYP_BROWNOUT
 
EQU
 (0x5 << 8è;- (
	gRSTC
è
Brownout
 
Re£t
 
	goccu»d
.

2887 
AT91C_RSTC_NRSTL
 
EQU
 (0x1 << 16è;- (
	gRSTC
è
NRST
 
pš
 
Ëv–


2888 
AT91C_RSTC_SRCMP
 
EQU
 (0x1 << 17è;- (
	gRSTC
è
Soáw¬e
 
Re£t
 
Commªd
 
š
 
	gProg»ss
.

2890 
AT91C_RSTC_URSTEN
 
EQU
 (0x1 << 0è;- (
	gRSTC
è
U£r
 
Re£t
 
EÇbË


2891 
AT91C_RSTC_URSTIEN
 
EQU
 (0x1 << 4è;- (
	gRSTC
è
U£r
 
Re£t
 
IÁ”ru±
 
EÇbË


2892 
AT91C_RSTC_ERSTL
 
EQU
 (0xF << 8è;- (
	gRSTC
è
U£r
 
Re£t
 
EÇbË


2893 
AT91C_RSTC_BODIEN
 
EQU
 (0x1 << 16è;- (
	gRSTC
è
Brownout
 
D‘eùiÚ
 
IÁ”ru±
 
EÇbË


2899 
AT91C_RTTC_RTPRES
 
EQU
 (0xFFFF << 0è;- (
	gRTTC
è
	gR—l
-
time
 
Tim”
 
P»sÿËr
 
V®ue


2900 
AT91C_RTTC_ALMIEN
 
EQU
 (0x1 << 16è;- (
	gRTTC
è
AÏrm
 
IÁ”ru±
 
EÇbË


2901 
AT91C_RTTC_RTTINCIEN
 
EQU
 (0x1 << 17è;- (
	gRTTC
è
R—l
 
Time
 
Tim”
 
Inüem’t
 
IÁ”ru±
 
EÇbË


2902 
AT91C_RTTC_RTTRST
 
EQU
 (0x1 << 18è;- (
	gRTTC
è
R—l
 
Time
 
Tim”
 
Re¡¬t


2904 
AT91C_RTTC_ALMV
 
EQU
 (0x0 << 0è;- (
	gRTTC
è
AÏrm
 
V®ue


2906 
AT91C_RTTC_CRTV
 
EQU
 (0x0 << 0è;- (
	gRTTC
è
Cu¼’t
 
	gR—l
-
time
 
V®ue


2908 
AT91C_RTTC_ALMS
 
EQU
 (0x1 << 0è;- (
	gRTTC
è
	gR—l
-
time
 
AÏrm
 
Stus


2909 
AT91C_RTTC_RTTINC
 
EQU
 (0x1 << 1è;- (
	gRTTC
è
	gR—l
-
time
 
Tim”
 
Inüem’t


2915 
AT91C_PITC_PIV
 
EQU
 (0xFFFFF << 0è;- (
	gPITC
è
P”iodic
 
IÁ”v®
 
V®ue


2916 
AT91C_PITC_PITEN
 
EQU
 (0x1 << 24è;- (
	gPITC
è
P”iodic
 
IÁ”v®
 
Tim”
 
EÇbËd


2917 
AT91C_PITC_PITIEN
 
EQU
 (0x1 << 25è;- (
	gPITC
è
P”iodic
 
IÁ”v®
 
Tim”
 
IÁ”ru±
 
EÇbË


2919 
AT91C_PITC_PITS
 
EQU
 (0x1 << 0è;- (
	gPITC
è
P”iodic
 
IÁ”v®
 
Tim”
 
Stus


2921 
AT91C_PITC_CPIV
 
EQU
 (0xFFFFF << 0è;- (
	gPITC
è
Cu¼’t
 
P”iodic
 
IÁ”v®
 
V®ue


2922 
AT91C_PITC_PICNT
 
EQU
 (0xFFF << 20è;- (
	gPITC
è
P”iodic
 
IÁ”v®
 
CouÁ”


2929 
AT91C_WDTC_WDRSTT
 
EQU
 (0x1 << 0è;- (
	gWDTC
è
W©chdog
 
Re¡¬t


2930 
AT91C_WDTC_KEY
 
EQU
 (0xFF << 24è;- (
	gWDTC
è
W©chdog
 
KEY
 
PasswÜd


2932 
AT91C_WDTC_WDV
 
EQU
 (0xFFF << 0è;- (
	gWDTC
è
W©chdog
 
Tim”
 
Re¡¬t


2933 
AT91C_WDTC_WDFIEN
 
EQU
 (0x1 << 12è;- (
	gWDTC
è
W©chdog
 
FauÉ
 
IÁ”ru±
 
EÇbË


2934 
AT91C_WDTC_WDRSTEN
 
EQU
 (0x1 << 13è;- (
	gWDTC
è
W©chdog
 
Re£t
 
EÇbË


2935 
AT91C_WDTC_WDRPROC
 
EQU
 (0x1 << 14è;- (
	gWDTC
è
W©chdog
 
Tim”
 
Re¡¬t


2936 
AT91C_WDTC_WDDIS
 
EQU
 (0x1 << 15è;- (
	gWDTC
è
W©chdog
 
Di§bË


2937 
AT91C_WDTC_WDD
 
EQU
 (0xFFF << 16è;- (
	gWDTC
è
W©chdog
 
D–
 
V®ue


2938 
AT91C_WDTC_WDDBGHLT
 
EQU
 (0x1 << 28è;- (
	gWDTC
è
W©chdog
 
Debug
 
H®t


2939 
AT91C_WDTC_WDIDLEHLT
 
EQU
 (0x1 << 29è;- (
	gWDTC
è
W©chdog
 
IdË
 
H®t


2941 
AT91C_WDTC_WDUNF
 
EQU
 (0x1 << 0è;- (
	gWDTC
è
W©chdog
 
Und”æow


2942 
AT91C_WDTC_WDERR
 
EQU
 (0x1 << 1è;- (
	gWDTC
è
W©chdog
 
E¼Ü


2948 
AT91C_VREG_PSTDBY
 
EQU
 (0x1 << 0è;- (
	gVREG
è
VŞge
 
ReguÏtÜ
 
Pow”
 
Sndby
 
Mode


2954 
AT91C_MC_RCB
 
EQU
 (0x1 << 0è;- (
	gMC
è
Rem­
 
Commªd
 
B™


2956 
AT91C_MC_UNDADD
 
EQU
 (0x1 << 0è;- (
	gMC
è
Undefšed
 
Addess
 
AbÜt
 
Stus


2957 
AT91C_MC_MISADD
 
EQU
 (0x1 << 1è;- (
	gMC
è
Mi§ligÃd
 
Addess
 
AbÜt
 
Stus


2958 
AT91C_MC_ABTSZ
 
EQU
 (0x3 << 8è;- (
	gMC
è
AbÜt
 
Size
 
Stus


2959 
AT91C_MC_ABTSZ_BYTE
 
EQU
 (0x0 << 8è;- (
	gMC
è
By‹


2960 
AT91C_MC_ABTSZ_HWORD
 
EQU
 (0x1 << 8è;- (
	gMC
è
	gH®f
-
wÜd


2961 
AT91C_MC_ABTSZ_WORD
 
EQU
 (0x2 << 8è;- (
	gMC
è
WÜd


2962 
AT91C_MC_ABTTYP
 
EQU
 (0x3 << 10è;- (
	gMC
è
AbÜt
 
Ty³
 
Stus


2963 
AT91C_MC_ABTTYP_DATAR
 
EQU
 (0x0 << 10è;- (
	gMC
è
D©a
 
R—d


2964 
AT91C_MC_ABTTYP_DATAW
 
EQU
 (0x1 << 10è;- (
	gMC
è
D©a
 
Wr™e


2965 
AT91C_MC_ABTTYP_FETCH
 
EQU
 (0x2 << 10è;- (
	gMC
è
Code
 
F‘ch


2966 
AT91C_MC_MST0
 
EQU
 (0x1 << 16è;- (
	gMC
è
	gMa¡”
 0 
AbÜt
 
Sourû


2967 
AT91C_MC_MST1
 
EQU
 (0x1 << 17è;- (
	gMC
è
	gMa¡”
 1 
AbÜt
 
Sourû


2968 
AT91C_MC_SVMST0
 
EQU
 (0x1 << 24è;- (
	gMC
è
Saved
 
	gMa¡”
 0 
AbÜt
 
Sourû


2969 
AT91C_MC_SVMST1
 
EQU
 (0x1 << 25è;- (
	gMC
è
Saved
 
	gMa¡”
 1 
AbÜt
 
Sourû


2971 
AT91C_MC_FRDY
 
EQU
 (0x1 << 0è;- (
	gMC
è
FÏsh
 
R—dy


2972 
AT91C_MC_LOCKE
 
EQU
 (0x1 << 2è;- (
	gMC
è
Lock
 
E¼Ü


2973 
AT91C_MC_PROGE
 
EQU
 (0x1 << 3è;- (
	gMC
è
Prog¿mmšg
 
E¼Ü


2974 
AT91C_MC_NEBP
 
EQU
 (0x1 << 7è;- (
	gMC
è
No
 
E¿£
 
BefÜe
 
Prog¿mmšg


2975 
AT91C_MC_FWS
 
EQU
 (0x3 << 8è;- (
	gMC
è
FÏsh
 
Wa™
 
S‹


2976 
AT91C_MC_FWS_0FWS
 
EQU
 (0x0 << 8è;- (
	gMC
è1 
cyşe
 
	gR—d
, 2 
Wr™e
 
İ”©iÚs


2977 
AT91C_MC_FWS_1FWS
 
EQU
 (0x1 << 8è;- (
	gMC
è2 
cyşes
 
	gR—d
, 3 
Wr™e
 
İ”©iÚs


2978 
AT91C_MC_FWS_2FWS
 
EQU
 (0x2 << 8è;- (
	gMC
è3 
cyşes
 
	gR—d
, 4 
Wr™e
 
İ”©iÚs


2979 
AT91C_MC_FWS_3FWS
 
EQU
 (0x3 << 8è;- (
	gMC
è4 
cyşes
 
	gR—d
, 4 
Wr™e
 
İ”©iÚs


2980 
AT91C_MC_FMCN
 
EQU
 (0xFF << 16è;- (
	gMC
è
FÏsh
 
Miüo£cÚd
 
Cyşe
 
Numb”


2982 
AT91C_MC_FCMD
 
EQU
 (0xF << 0è;- (
	gMC
è
FÏsh
 
Commªd


2983 
AT91C_MC_FCMD_START_PROG
 
EQU
 (0x1è;- (
	gMC
è
S¹s
 
the
 
´og¿mmšg
 
of
 
th
 
•age
 
¥ecif›d
 
by
 
	gPAGEN
.

2984 
AT91C_MC_FCMD_LOCK
 
EQU
 (0x2è;- (
	gMC
è
S¹s
 
a
 
lock
 
£qu’û
 
of
 
the
 
£ùÜ
 
defšed
 
by
h
	gb™s
 4 
	gto
 7 oàth
f›ld
 
	gPAGEN
.

2985 
AT91C_MC_FCMD_PROG_AND_LOCK
 
EQU
 (0x3è;- (
	gMC
è
The
 
lock
 
£qu’û
 
autom©iÿÎy
 
h­³ns
 
aá”
 
the
 
´og¿mmšg
 sequ’û 
is
 
	gcom¶‘ed
.

2986 
AT91C_MC_FCMD_UNLOCK
 
EQU
 (0x4è;- (
	gMC
è
S¹s
 
ª
 
uÆock
 
£qu’û
 
of
 
the
 
£ùÜ
 
defšed
 
by
h
	gb™s
 4 
	gto
 7 oàth
f›ld
 
	gPAGEN
.

2987 
AT91C_MC_FCMD_ERASE_ALL
 
EQU
 (0x8è;- (
	gMC
è
S¹s
 
the
 
”a£
 
of
h
’tœe
 
	gæash
.
If
 
©
 
Ëa¡
 
a
 
·ge
 
is
 
	glocked
,h
commªd
 i 
	gÿnûÎed
.

2988 
AT91C_MC_FCMD_SET_GP_NVM
 
EQU
 (0xBè;- (
	gMC
è
S‘
 
G’”®
 
Pu½o£
 
NVM
 
	gb™s
.

2989 
AT91C_MC_FCMD_CLR_GP_NVM
 
EQU
 (0xDè;- (
	gMC
è
CË¬
 
G’”®
 
Pu½o£
 
NVM
 
	gb™s
.

2990 
AT91C_MC_FCMD_SET_SECURITY
 
EQU
 (0xFè;- (
	gMC
è
S‘
 
Secur™y
 
	gB™
.

2991 
AT91C_MC_PAGEN
 
EQU
 (0x3FF << 8è;- (
	gMC
è
Page
 
Numb”


2992 
AT91C_MC_KEY
 
EQU
 (0xFF << 24è;- (
	gMC
è
Wr™šg
 
PrÙeù
 
Key


2994 
AT91C_MC_SECURITY
 
EQU
 (0x1 << 4è;- (
	gMC
è
Secur™y
 
B™
 
Stus


2995 
AT91C_MC_GPNVM0
 
EQU
 (0x1 << 8è;- (
	gMC
è
	gSeùÜ
 0 
Lock
 
Stus


2996 
AT91C_MC_GPNVM1
 
EQU
 (0x1 << 9è;- (
	gMC
è
	gSeùÜ
 1 
Lock
 
Stus


2997 
AT91C_MC_GPNVM2
 
EQU
 (0x1 << 10è;- (
	gMC
è
	gSeùÜ
 2 
Lock
 
Stus


2998 
AT91C_MC_GPNVM3
 
EQU
 (0x1 << 11è;- (
	gMC
è
	gSeùÜ
 3 
Lock
 
Stus


2999 
AT91C_MC_GPNVM4
 
EQU
 (0x1 << 12è;- (
	gMC
è
	gSeùÜ
 4 
Lock
 
Stus


3000 
AT91C_MC_GPNVM5
 
EQU
 (0x1 << 13è;- (
	gMC
è
	gSeùÜ
 5 
Lock
 
Stus


3001 
AT91C_MC_GPNVM6
 
EQU
 (0x1 << 14è;- (
	gMC
è
	gSeùÜ
 6 
Lock
 
Stus


3002 
AT91C_MC_GPNVM7
 
EQU
 (0x1 << 15è;- (
	gMC
è
	gSeùÜ
 7 
Lock
 
Stus


3003 
AT91C_MC_LOCKS0
 
EQU
 (0x1 << 16è;- (
	gMC
è
	gSeùÜ
 0 
Lock
 
Stus


3004 
AT91C_MC_LOCKS1
 
EQU
 (0x1 << 17è;- (
	gMC
è
	gSeùÜ
 1 
Lock
 
Stus


3005 
AT91C_MC_LOCKS2
 
EQU
 (0x1 << 18è;- (
	gMC
è
	gSeùÜ
 2 
Lock
 
Stus


3006 
AT91C_MC_LOCKS3
 
EQU
 (0x1 << 19è;- (
	gMC
è
	gSeùÜ
 3 
Lock
 
Stus


3007 
AT91C_MC_LOCKS4
 
EQU
 (0x1 << 20è;- (
	gMC
è
	gSeùÜ
 4 
Lock
 
Stus


3008 
AT91C_MC_LOCKS5
 
EQU
 (0x1 << 21è;- (
	gMC
è
	gSeùÜ
 5 
Lock
 
Stus


3009 
AT91C_MC_LOCKS6
 
EQU
 (0x1 << 22è;- (
	gMC
è
	gSeùÜ
 6 
Lock
 
Stus


3010 
AT91C_MC_LOCKS7
 
EQU
 (0x1 << 23è;- (
	gMC
è
	gSeùÜ
 7 
Lock
 
Stus


3011 
AT91C_MC_LOCKS8
 
EQU
 (0x1 << 24è;- (
	gMC
è
	gSeùÜ
 8 
Lock
 
Stus


3012 
AT91C_MC_LOCKS9
 
EQU
 (0x1 << 25è;- (
	gMC
è
	gSeùÜ
 9 
Lock
 
Stus


3013 
AT91C_MC_LOCKS10
 
EQU
 (0x1 << 26è;- (
	gMC
è
	gSeùÜ
 10 
Lock
 
Stus


3014 
AT91C_MC_LOCKS11
 
EQU
 (0x1 << 27è;- (
	gMC
è
	gSeùÜ
 11 
Lock
 
Stus


3015 
AT91C_MC_LOCKS12
 
EQU
 (0x1 << 28è;- (
	gMC
è
	gSeùÜ
 12 
Lock
 
Stus


3016 
AT91C_MC_LOCKS13
 
EQU
 (0x1 << 29è;- (
	gMC
è
	gSeùÜ
 13 
Lock
 
Stus


3017 
AT91C_MC_LOCKS14
 
EQU
 (0x1 << 30è;- (
	gMC
è
	gSeùÜ
 14 
Lock
 
Stus


3018 
AT91C_MC_LOCKS15
 
EQU
 (0x1 << 31è;- (
	gMC
è
	gSeùÜ
 15 
Lock
 
Stus


3024 
AT91C_SPI_SPIEN
 
EQU
 (0x1 << 0è;- (
	gSPI
è
SPI
 
EÇbË


3025 
AT91C_SPI_SPIDIS
 
EQU
 (0x1 << 1è;- (
	gSPI
è
SPI
 
Di§bË


3026 
AT91C_SPI_SWRST
 
EQU
 (0x1 << 7è;- (
	gSPI
è
SPI
 
Soáw¬e
 
»£t


3027 
AT91C_SPI_LASTXFER
 
EQU
 (0x1 << 24è;- (
	gSPI
è
SPI
 
La¡
 
T¿nsãr


3029 
AT91C_SPI_MSTR
 
EQU
 (0x1 << 0è;- (
	gSPI
è
	gMa¡”
/
SÏve
 
Mode


3030 
AT91C_SPI_PS
 
EQU
 (0x1 << 1è;- (
	gSPI
è
P”h”®
 
S–eù


3031 
AT91C_SPI_PS_FIXED
 
EQU
 (0x0 << 1è;- (
	gSPI
è
Fixed
 
P”h”®
 
S–eù


3032 
AT91C_SPI_PS_VARIABLE
 
EQU
 (0x1 << 1è;- (
	gSPI
è
V¬ŸbË
 
P”h”®
 
S–eù


3033 
AT91C_SPI_PCSDEC
 
EQU
 (0x1 << 2è;- (
	gSPI
è
Ch
 
S–eù
 
Decode


3034 
AT91C_SPI_FDIV
 
EQU
 (0x1 << 3è;- (
	gSPI
è
Clock
 
S–eùiÚ


3035 
AT91C_SPI_MODFDIS
 
EQU
 (0x1 << 4è;- (
	gSPI
è
Mode
 
FauÉ
 
D‘eùiÚ


3036 
AT91C_SPI_LLB
 
EQU
 (0x1 << 7è;- (
	gSPI
è
Clock
 
S–eùiÚ


3037 
AT91C_SPI_PCS
 
EQU
 (0xF << 16è;- (
	gSPI
è
P”h”®
 
Ch
 
S–eù


3038 
AT91C_SPI_DLYBCS
 
EQU
 (0xFF << 24è;- (
	gSPI
è
D–ay
 
B‘w“n
 
Ch
 
S–eùs


3040 
AT91C_SPI_RD
 
EQU
 (0xFFFF << 0è;- (
	gSPI
è
Reûive
 
D©a


3041 
AT91C_SPI_RPCS
 
EQU
 (0xF << 16è;- (
	gSPI
è
P”h”®
 
Ch
 
S–eù
 
Stus


3043 
AT91C_SPI_TD
 
EQU
 (0xFFFF << 0è;- (
	gSPI
è
T¿nsm™
 
D©a


3044 
AT91C_SPI_TPCS
 
EQU
 (0xF << 16è;- (
	gSPI
è
P”h”®
 
Ch
 
S–eù
 
Stus


3046 
AT91C_SPI_RDRF
 
EQU
 (0x1 << 0è;- (
	gSPI
è
Reûive
 
D©a
 
Regi¡”
 
FuÎ


3047 
AT91C_SPI_TDRE
 
EQU
 (0x1 << 1è;- (
	gSPI
è
T¿nsm™
 
D©a
 
Regi¡”
 
Em±y


3048 
AT91C_SPI_MODF
 
EQU
 (0x1 << 2è;- (
	gSPI
è
Mode
 
FauÉ
 
E¼Ü


3049 
AT91C_SPI_OVRES
 
EQU
 (0x1 << 3è;- (
	gSPI
è
Ov”run
 
E¼Ü
 
Stus


3050 
AT91C_SPI_ENDRX
 
EQU
 (0x1 << 4è;- (
	gSPI
è
End
 
of
 
Reûiv”
 
T¿nsãr


3051 
AT91C_SPI_ENDTX
 
EQU
 (0x1 << 5è;- (
	gSPI
è
End
 
of
 
Reûiv”
 
T¿nsãr


3052 
AT91C_SPI_RXBUFF
 
EQU
 (0x1 << 6è;- (
	gSPI
è
RXBUFF
 
IÁ”ru±


3053 
AT91C_SPI_TXBUFE
 
EQU
 (0x1 << 7è;- (
	gSPI
è
TXBUFE
 
IÁ”ru±


3054 
AT91C_SPI_NSSR
 
EQU
 (0x1 << 8è;- (
	gSPI
è
NSSR
 
IÁ”ru±


3055 
AT91C_SPI_TXEMPTY
 
EQU
 (0x1 << 9è;- (
	gSPI
è
TXEMPTY
 
IÁ”ru±


3056 
AT91C_SPI_SPIENS
 
EQU
 (0x1 << 16è;- (
	gSPI
è
EÇbË
 
Stus


3061 
AT91C_SPI_CPOL
 
EQU
 (0x1 << 0è;- (
	gSPI
è
Clock
 
PŞ¬™y


3062 
AT91C_SPI_NCPHA
 
EQU
 (0x1 << 1è;- (
	gSPI
è
Clock
 
Pha£


3063 
AT91C_SPI_CSAAT
 
EQU
 (0x1 << 3è;- (
	gSPI
è
Ch
 
S–eù
 
Aùive
 
Aá”
 
T¿nsãr


3064 
AT91C_SPI_BITS
 
EQU
 (0xF << 4è;- (
	gSPI
è
B™s
 
P”
 
T¿nsãr


3065 
AT91C_SPI_BITS_8
 
EQU
 (0x0 << 4è;- (
	gSPI
è8 
B™s
 
P”
 
Œªsãr


3066 
AT91C_SPI_BITS_9
 
EQU
 (0x1 << 4è;- (
	gSPI
è9 
B™s
 
P”
 
Œªsãr


3067 
AT91C_SPI_BITS_10
 
EQU
 (0x2 << 4è;- (
	gSPI
è10 
B™s
 
P”
 
Œªsãr


3068 
AT91C_SPI_BITS_11
 
EQU
 (0x3 << 4è;- (
	gSPI
è11 
B™s
 
P”
 
Œªsãr


3069 
AT91C_SPI_BITS_12
 
EQU
 (0x4 << 4è;- (
	gSPI
è12 
B™s
 
P”
 
Œªsãr


3070 
AT91C_SPI_BITS_13
 
EQU
 (0x5 << 4è;- (
	gSPI
è13 
B™s
 
P”
 
Œªsãr


3071 
AT91C_SPI_BITS_14
 
EQU
 (0x6 << 4è;- (
	gSPI
è14 
B™s
 
P”
 
Œªsãr


3072 
AT91C_SPI_BITS_15
 
EQU
 (0x7 << 4è;- (
	gSPI
è15 
B™s
 
P”
 
Œªsãr


3073 
AT91C_SPI_BITS_16
 
EQU
 (0x8 << 4è;- (
	gSPI
è16 
B™s
 
P”
 
Œªsãr


3074 
AT91C_SPI_SCBR
 
EQU
 (0xFF << 8è;- (
	gSPI
è
S”Ÿl
 
Clock
 
Baud
 
R©e


3075 
AT91C_SPI_DLYBS
 
EQU
 (0xFF << 16è;- (
	gSPI
è
D–ay
 
BefÜe
 
SPCK


3076 
AT91C_SPI_DLYBCT
 
EQU
 (0xFF << 24è;- (
	gSPI
è
D–ay
 
B‘w“n
 
CÚ£cutive
 
T¿nsãrs


3082 
AT91C_US_STTBRK
 
EQU
 (0x1 << 9è;- (
	gUSART
è
S¹
 
B»ak


3083 
AT91C_US_STPBRK
 
EQU
 (0x1 << 10è;- (
	gUSART
è
Stİ
 
B»ak


3084 
AT91C_US_STTTO
 
EQU
 (0x1 << 11è;- (
	gUSART
è
S¹
 
	gTime
-
out


3085 
AT91C_US_SENDA
 
EQU
 (0x1 << 12è;- (
	gUSART
è
S’d
 
Add»ss


3086 
AT91C_US_RSTIT
 
EQU
 (0x1 << 13è;- (
	gUSART
è
Re£t
 
I‹¿tiÚs


3087 
AT91C_US_RSTNACK
 
EQU
 (0x1 << 14è;- (
	gUSART
è
Re£t
 
NÚ
 
AcknowËdge


3088 
AT91C_US_RETTO
 
EQU
 (0x1 << 15è;- (
	gUSART
è
R—rm
 
	gTime
-
out


3089 
AT91C_US_DTREN
 
EQU
 (0x1 << 16è;- (
	gUSART
è
D©a
 
T”mš®
 
»ady
 
EÇbË


3090 
AT91C_US_DTRDIS
 
EQU
 (0x1 << 17è;- (
	gUSART
è
D©a
 
T”mš®
 
»ady
 
Di§bË


3091 
AT91C_US_RTSEN
 
EQU
 (0x1 << 18è;- (
	gUSART
è
Reque¡
 
to
 
S’d
 
’abË


3092 
AT91C_US_RTSDIS
 
EQU
 (0x1 << 19è;- (
	gUSART
è
Reque¡
 
to
 
S’d
 
Di§bË


3094 
AT91C_US_USMODE
 
EQU
 (0xF << 0è;- (
	gUSART
è
U§¹
 
mode


3095 
AT91C_US_USMODE_NORMAL
 
EQU
 (0x0è;- (
	gUSART
è
NÜm®


3096 
AT91C_US_USMODE_RS485
 
EQU
 (0x1è;- (
	gUSART
è
RS485


3097 
AT91C_US_USMODE_HWHSH
 
EQU
 (0x2è;- (
	gUSART
è
H¬dw¬e
 
Hªdshakšg


3098 
AT91C_US_USMODE_MODEM
 
EQU
 (0x3è;- (
	gUSART
è
Modem


3099 
AT91C_US_USMODE_ISO7816_0
 
EQU
 (0x4è;- (
	gUSART
è
ISO7816
 
	g´ÙocŞ
: 
T
 = 0

3100 
AT91C_US_USMODE_ISO7816_1
 
EQU
 (0x6è;- (
	gUSART
è
ISO7816
 
	g´ÙocŞ
: 
T
 = 1

3101 
AT91C_US_USMODE_IRDA
 
EQU
 (0x8è;- (
	gUSART
è
IrDA


3102 
AT91C_US_USMODE_SWHSH
 
EQU
 (0xCè;- (
	gUSART
è
Soáw¬e
 
Hªdshakšg


3103 
AT91C_US_CLKS
 
EQU
 (0x3 << 4è;- (
	gUSART
è
Clock
 
S–eùiÚ
 (
Baud
 
R©e
 
g’”©Ü
 
IÅut
 Clock

3104 
AT91C_US_CLKS_CLOCK
 
EQU
 (0x0 << 4è;- (
USART
è
Clock


3105 
AT91C_US_CLKS_FDIV1
 
EQU
 (0x1 << 4è;- (
USART
è
fdiv1


3106 
AT91C_US_CLKS_SLOW
 
EQU
 (0x2 << 4è;- (
USART
è
	$¦ow_şock
 (
ARM
)

3107 
AT91C_US_CLKS_EXT
 
	`EQU
 (0x3 << 4è;- (
USART
è
	$Ex‹º®
 (
SCK
)

3108 
AT91C_US_CHRL
 
	`EQU
 (0x3 << 6è;- (
USART
è
Clock
 
	`S–eùiÚ
 (
Baud
 
R©e
 
g’”©Ü
 
IÅut
 Clock

3109 
AT91C_US_CHRL_5_BITS
 
	`EQU
 (0x0 << 6è;- (
USART
è
Ch¬aù”
 
L’gth
: 5 
b™s


3110 
AT91C_US_CHRL_6_BITS
 
	`EQU
 (0x1 << 6è;- (
USART
è
Ch¬aù”
 
L’gth
: 6 
b™s


3111 
AT91C_US_CHRL_7_BITS
 
	`EQU
 (0x2 << 6è;- (
USART
è
Ch¬aù”
 
L’gth
: 7 
b™s


3112 
AT91C_US_CHRL_8_BITS
 
	`EQU
 (0x3 << 6è;- (
USART
è
Ch¬aù”
 
L’gth
: 8 
b™s


3113 
AT91C_US_SYNC
 
	`EQU
 (0x1 << 8è;- (
USART
è
SynchrÚous
 
Mode
 
S–eù


3114 
AT91C_US_NBSTOP
 
	`EQU
 (0x3 << 12è;- (
USART
è
Numb”
 
of
 
Stİ
 
b™s


3115 
AT91C_US_NBSTOP_1_BIT
 
	`EQU
 (0x0 << 12è;- (
USART
è1 
¡İ
 
b™


3116 
AT91C_US_NBSTOP_15_BIT
 
	`EQU
 (0x1 << 12è;- (
USART
è
	`AsynchrÚous
 (
SYNC
=0è2 
¡İ
 
b™s
 
	`SynchrÚous
 (SYNC=1) 2 stop bits

3117 
AT91C_US_NBSTOP_2_BIT
 
	`EQU
 (0x2 << 12è;- (
USART
è2 
¡İ
 
b™s


3118 
AT91C_US_MSBF
 
	`EQU
 (0x1 << 16è;- (
USART
è
B™
 
Ord”


3119 
AT91C_US_MODE9
 
	`EQU
 (0x1 << 17è;- (
USART
è9-
b™
 
Ch¬aù”
 
Ëngth


3120 
AT91C_US_CKLO
 
	`EQU
 (0x1 << 18è;- (
USART
è
Clock
 
Ouut
 
S–eù


3121 
AT91C_US_OVER
 
	`EQU
 (0x1 << 19è;- (
USART
è
Ov”
 
Sam¶šg
 
Mode


3122 
AT91C_US_INACK
 
	`EQU
 (0x1 << 20è;- (
USART
è
Inhib™
 
NÚ
 
AcknowËdge


3123 
AT91C_US_DSNACK
 
	`EQU
 (0x1 << 21è;- (
USART
è
Di§bË
 
Sucûssive
 
NACK


3124 
AT91C_US_MAX_ITER
 
	`EQU
 (0x1 << 24è;- (
USART
è
Numb”
 
of
 
R•‘™iÚs


3125 
AT91C_US_FILTER
 
	`EQU
 (0x1 << 28è;- (
USART
è
Reûive
 
Lše
 
F‹r


3127 
AT91C_US_RXBRK
 
	`EQU
 (0x1 << 2è;- (
USART
è
B»ak
 
Reûived
/
End
 
of
 Break

3128 
AT91C_US_TIMEOUT
 
	`EQU
 (0x1 << 8è;- (
USART
è
Reûiv”
 
Time
-
out


3129 
AT91C_US_ITERATION
 
	`EQU
 (0x1 << 10è;- (
USART
è
Max
 
numb”
 
of
 
R•‘™iÚs
 
R—ched


3130 
AT91C_US_NACK
 
	`EQU
 (0x1 << 13è;- (
USART
è
NÚ
 
AcknowËdge


3131 
AT91C_US_RIIC
 
	`EQU
 (0x1 << 16è;- (
USART
è
Ršg
 
INdiÿtÜ
 
IÅut
 
Chªge
 
FÏg


3132 
AT91C_US_DSRIC
 
	`EQU
 (0x1 << 17è;- (
USART
è
D©a
 
S‘
 
R—dy
 
IÅut
 
Chªge
 
FÏg


3133 
AT91C_US_DCDIC
 
	`EQU
 (0x1 << 18è;- (
USART
è
D©a
 
C¬r›r
 
FÏg


3134 
AT91C_US_CTSIC
 
	`EQU
 (0x1 << 19è;- (
USART
è
CË¬
 
To
 
S’d
 
IÅut
 
Chªge
 
FÏg


3138 
AT91C_US_RI
 
	`EQU
 (0x1 << 20è;- (
USART
è
Image
 
of
 
RI
 
IÅut


3139 
AT91C_US_DSR
 
	`EQU
 (0x1 << 21è;- (
USART
è
Image
 
of
 
DSR
 
IÅut


3140 
AT91C_US_DCD
 
	`EQU
 (0x1 << 22è;- (
USART
è
Image
 
of
 
DCD
 
IÅut


3141 
AT91C_US_CTS
 
	`EQU
 (0x1 << 23è;- (
USART
è
Image
 
of
 
CTS
 
IÅut


3147 
AT91C_SSC_RXEN
 
	`EQU
 (0x1 << 0è;- (
SSC
è
Reûive
 
EÇbË


3148 
AT91C_SSC_RXDIS
 
	`EQU
 (0x1 << 1è;- (
SSC
è
Reûive
 
Di§bË


3149 
AT91C_SSC_TXEN
 
	`EQU
 (0x1 << 8è;- (
SSC
è
T¿nsm™
 
EÇbË


3150 
AT91C_SSC_TXDIS
 
	`EQU
 (0x1 << 9è;- (
SSC
è
T¿nsm™
 
Di§bË


3151 
AT91C_SSC_SWRST
 
	`EQU
 (0x1 << 15è;- (
SSC
è
Soáw¬e
 
Re£t


3153 
AT91C_SSC_CKS
 
	`EQU
 (0x3 << 0è;- (
SSC
è
Reûive
/
T¿nsm™
 
Clock
 
S–eùiÚ


3154 
AT91C_SSC_CKS_DIV
 
	`EQU
 (0x0è;- (
SSC
è
Divided
 
Clock


3155 
AT91C_SSC_CKS_TK
 
	`EQU
 (0x1è;- (
SSC
è
TK
 
Clock
 
sigÇl


3156 
AT91C_SSC_CKS_RK
 
	`EQU
 (0x2è;- (
SSC
è
RK
 
pš


3157 
AT91C_SSC_CKO
 
	`EQU
 (0x7 << 2è;- (
SSC
è
Reûive
/
T¿nsm™
 
Clock
 
Ouut
 
Mode
 
S–eùiÚ


3158 
AT91C_SSC_CKO_NONE
 
	`EQU
 (0x0 << 2è;- (
SSC
è
Reûive
/
T¿nsm™
 
Clock
 
Ouut
 
Mode
: 
NÚe
 
RK
 
pš
: 
IÅut
-
Úly


3159 
AT91C_SSC_CKO_CONTINOUS
 
	`EQU
 (0x1 << 2è;- (
SSC
è
CÚtšuous
 
Reûive
/
T¿nsm™
 
Clock
 
RK
 
pš
: 
Ouut


3160 
AT91C_SSC_CKO_DATA_TX
 
	`EQU
 (0x2 << 2è;- (
SSC
è
Reûive
/
T¿nsm™
 
Clock
 
Úly
 
duršg
 
d©a
 
Œªsãrs
 
RK
 
pš
: 
Ouut


3161 
AT91C_SSC_CKI
 
	`EQU
 (0x1 << 5è;- (
SSC
è
Reûive
/
T¿nsm™
 
Clock
 
Inv”siÚ


3162 
AT91C_SSC_START
 
	`EQU
 (0xF << 8è;- (
SSC
è
Reûive
/
T¿nsm™
 
S¹
 
S–eùiÚ


3163 
AT91C_SSC_START_CONTINOUS
 
	`EQU
 (0x0 << 8è;- (
SSC
è
CÚtšuous
, 
as
 
soÚ
‡ 
the
 
»ûiv”
 
is
 
’abËd
, 
ªd
 
immedŸ‹ly
 
aá”
h
’d
 
of
 
Œªsãr
 oàth
´evious
 
d©a
.

3164 
AT91C_SSC_START_TX
 
	`EQU
 (0x1 << 8è;- (
SSC
è
T¿nsm™
/
Reûive
 
¡¬t


3165 
AT91C_SSC_START_LOW_RF
 
	`EQU
 (0x2 << 8è;- (
SSC
è
D‘eùiÚ
 
of
 
a
 
low
 
Ëv–
 
Ú
 
RF
 
šput


3166 
AT91C_SSC_START_HIGH_RF
 
	`EQU
 (0x3 << 8è;- (
SSC
è
D‘eùiÚ
 
of
 
a
 
high
 
Ëv–
 
Ú
 
RF
 
šput


3167 
AT91C_SSC_START_FALL_RF
 
	`EQU
 (0x4 << 8è;- (
SSC
è
D‘eùiÚ
 
of
 
a
 
çÎšg
 
edge
 
Ú
 
RF
 
šput


3168 
AT91C_SSC_START_RISE_RF
 
	`EQU
 (0x5 << 8è;- (
SSC
è
D‘eùiÚ
 
of
 
a
 
risšg
 
edge
 
Ú
 
RF
 
šput


3169 
AT91C_SSC_START_LEVEL_RF
 
	`EQU
 (0x6 << 8è;- (
SSC
è
D‘eùiÚ
 
of
 
ªy
 
Ëv–
 
chªge
 
Ú
 
RF
 
šput


3170 
AT91C_SSC_START_EDGE_RF
 
	`EQU
 (0x7 << 8è;- (
SSC
è
D‘eùiÚ
 
of
 
ªy
 
edge
 
Ú
 
RF
 
šput


3171 
AT91C_SSC_START_0
 
	`EQU
 (0x8 << 8è;- (
SSC
è
Com·»
 0

3172 
AT91C_SSC_STTDLY
 
	`EQU
 (0xFF << 16è;- (
SSC
è
Reûive
/
T¿nsm™
 
S¹
 
D–ay


3173 
AT91C_SSC_PERIOD
 
	`EQU
 (0xFF << 24è;- (
SSC
è
Reûive
/
T¿nsm™
 
P”iod
 
Divid”
 
S–eùiÚ


3175 
AT91C_SSC_DATLEN
 
	`EQU
 (0x1F << 0è;- (
SSC
è
D©a
 
L’gth


3176 
AT91C_SSC_LOOP
 
	`EQU
 (0x1 << 5è;- (
SSC
è
Loİ
 
Mode


3177 
AT91C_SSC_MSBF
 
	`EQU
 (0x1 << 7è;- (
SSC
è
Mo¡
 
SignifiÿÁ
 
B™
 
Fœ¡


3178 
AT91C_SSC_DATNB
 
	`EQU
 (0xF << 8è;- (
SSC
è
D©a
 
Numb”
 
³r
 
F¿me


3179 
AT91C_SSC_FSLEN
 
	`EQU
 (0xF << 16è;- (
SSC
è
Reûive
/
T¿nsm™
 
F¿me
 
Sync
 
Ëngth


3180 
AT91C_SSC_FSOS
 
	`EQU
 (0x7 << 20è;- (
SSC
è
Reûive
/
T¿nsm™
 
F¿me
 
Sync
 
Ouut
 
S–eùiÚ


3181 
AT91C_SSC_FSOS_NONE
 
	`EQU
 (0x0 << 20è;- (
SSC
è
S–eùed
 
Reûive
/
T¿nsm™
 
F¿me
 
Sync
 
SigÇl
: 
NÚe
 
RK
 
pš
 
IÅut
-
Úly


3182 
AT91C_SSC_FSOS_NEGATIVE
 
	`EQU
 (0x1 << 20è;- (
SSC
è
S–eùed
 
Reûive
/
T¿nsm™
 
F¿me
 
Sync
 
SigÇl
: 
Neg©ive
 
Pul£


3183 
AT91C_SSC_FSOS_POSITIVE
 
	`EQU
 (0x2 << 20è;- (
SSC
è
S–eùed
 
Reûive
/
T¿nsm™
 
F¿me
 
Sync
 
SigÇl
: 
Pos™ive
 
Pul£


3184 
AT91C_SSC_FSOS_LOW
 
	`EQU
 (0x3 << 20è;- (
SSC
è
S–eùed
 
Reûive
/
T¿nsm™
 
F¿me
 
Sync
 
SigÇl
: 
Driv”
 
Low
 
duršg
 
d©a
 
Œªsãr


3185 
AT91C_SSC_FSOS_HIGH
 
	`EQU
 (0x4 << 20è;- (
SSC
è
S–eùed
 
Reûive
/
T¿nsm™
 
F¿me
 
Sync
 
SigÇl
: 
Driv”
 
High
 
duršg
 
d©a
 
Œªsãr


3186 
AT91C_SSC_FSOS_TOGGLE
 
	`EQU
 (0x5 << 20è;- (
SSC
è
S–eùed
 
Reûive
/
T¿nsm™
 
F¿me
 
Sync
 
SigÇl
: 
Togglšg
 
©
 
—ch
 
¡¬t
 
of
 
d©a
 
Œªsãr


3187 
AT91C_SSC_FSEDGE
 
	`EQU
 (0x1 << 24è;- (
SSC
è
F¿me
 
Sync
 
Edge
 
D‘eùiÚ


3190 
AT91C_SSC_DATDEF
 
	`EQU
 (0x1 << 5è;- (
SSC
è
D©a
 
DeçuÉ
 
V®ue


3191 
AT91C_SSC_FSDEN
 
	`EQU
 (0x1 << 23è;- (
SSC
è
F¿me
 
Sync
 
D©a
 
EÇbË


3193 
AT91C_SSC_TXRDY
 
	`EQU
 (0x1 << 0è;- (
SSC
è
T¿nsm™
 
R—dy


3194 
AT91C_SSC_TXEMPTY
 
	`EQU
 (0x1 << 1è;- (
SSC
è
T¿nsm™
 
Em±y


3195 
AT91C_SSC_ENDTX
 
	`EQU
 (0x1 << 2è;- (
SSC
è
End
 
Of
 
T¿nsmissiÚ


3196 
AT91C_SSC_TXBUFE
 
	`EQU
 (0x1 << 3è;- (
SSC
è
T¿nsm™
 
Bufãr
 
Em±y


3197 
AT91C_SSC_RXRDY
 
	`EQU
 (0x1 << 4è;- (
SSC
è
Reûive
 
R—dy


3198 
AT91C_SSC_OVRUN
 
	`EQU
 (0x1 << 5è;- (
SSC
è
Reûive
 
Ov”run


3199 
AT91C_SSC_ENDRX
 
	`EQU
 (0x1 << 6è;- (
SSC
è
End
 
of
 
Reû±iÚ


3200 
AT91C_SSC_RXBUFF
 
	`EQU
 (0x1 << 7è;- (
SSC
è
Reûive
 
Bufãr
 
FuÎ


3201 
AT91C_SSC_TXSYN
 
	`EQU
 (0x1 << 10è;- (
SSC
è
T¿nsm™
 
Sync


3202 
AT91C_SSC_RXSYN
 
	`EQU
 (0x1 << 11è;- (
SSC
è
Reûive
 
Sync


3203 
AT91C_SSC_TXENA
 
	`EQU
 (0x1 << 16è;- (
SSC
è
T¿nsm™
 
EÇbË


3204 
AT91C_SSC_RXENA
 
	`EQU
 (0x1 << 17è;- (
SSC
è
Reûive
 
EÇbË


3213 
AT91C_TWI_START
 
	`EQU
 (0x1 << 0è;- (
TWI
è
S’d
 
a
 
START
 
CÚd™iÚ


3214 
AT91C_TWI_STOP
 
	`EQU
 (0x1 << 1è;- (
TWI
è
S’d
 
a
 
STOP
 
CÚd™iÚ


3215 
AT91C_TWI_MSEN
 
	`EQU
 (0x1 << 2è;- (
TWI
èTWI 
Ma¡”
 
T¿nsãr
 
EÇbËd


3216 
AT91C_TWI_MSDIS
 
	`EQU
 (0x1 << 3è;- (
TWI
èTWI 
Ma¡”
 
T¿nsãr
 
Di§bËd


3217 
AT91C_TWI_SWRST
 
	`EQU
 (0x1 << 7è;- (
TWI
è
Soáw¬e
 
Re£t


3219 
AT91C_TWI_IADRSZ
 
	`EQU
 (0x3 << 8è;- (
TWI
è
IÁ”Çl
 
Deviû
 
Add»ss
 
Size


3220 
AT91C_TWI_IADRSZ_NO
 
	`EQU
 (0x0 << 8è;- (
TWI
è
No
 
š‹º®
 
deviû
 
add»ss


3221 
AT91C_TWI_IADRSZ_1_BYTE
 
	`EQU
 (0x1 << 8è;- (
TWI
è
OÃ
-
by‹
 
š‹º®
 
deviû
 
add»ss


3222 
AT91C_TWI_IADRSZ_2_BYTE
 
	`EQU
 (0x2 << 8è;- (
TWI
è
Two
-
by‹
 
š‹º®
 
deviû
 
add»ss


3223 
AT91C_TWI_IADRSZ_3_BYTE
 
	`EQU
 (0x3 << 8è;- (
TWI
è
Th»e
-
by‹
 
š‹º®
 
deviû
 
add»ss


3224 
AT91C_TWI_MREAD
 
	`EQU
 (0x1 << 12è;- (
TWI
è
Ma¡”
 
R—d
 
DœeùiÚ


3225 
AT91C_TWI_DADR
 
	`EQU
 (0x7F << 16è;- (
TWI
è
Deviû
 
Add»ss


3227 
AT91C_TWI_CLDIV
 
	`EQU
 (0xFF << 0è;- (
TWI
è
Clock
 
Low
 
Divid”


3228 
AT91C_TWI_CHDIV
 
	`EQU
 (0xFF << 8è;- (
TWI
è
Clock
 
High
 
Divid”


3229 
AT91C_TWI_CKDIV
 
	`EQU
 (0x7 << 16è;- (
TWI
è
Clock
 
Divid”


3231 
AT91C_TWI_TXCOMP
 
	`EQU
 (0x1 << 0è;- (
TWI
è
T¿nsmissiÚ
 
Com¶‘ed


3232 
AT91C_TWI_RXRDY
 
	`EQU
 (0x1 << 1è;- (
TWI
è
Reûive
 
hŞdšg
 
R—DY


3233 
AT91C_TWI_TXRDY
 
	`EQU
 (0x1 << 2è;- (
TWI
è
T¿nsm™
 
hŞdšg
 
R—DY


3234 
AT91C_TWI_OVRE
 
	`EQU
 (0x1 << 6è;- (
TWI
è
Ov”run
 
E¼Ü


3235 
AT91C_TWI_UNRE
 
	`EQU
 (0x1 << 7è;- (
TWI
è
Und”run
 
E¼Ü


3236 
AT91C_TWI_NACK
 
	`EQU
 (0x1 << 8è;- (
TWI
è
NÙ
 
AcknowËdged


3245 
AT91C_PWMC_CPRE
 
	`EQU
 (0xF << 0è;- (
PWMC_CH
è
ChªÃl
 
P»
-
sÿËr
 : 
PWMC_CLKx


3246 
AT91C_PWMC_CPRE_MCK
 
	`EQU
 (0x0è;- (
PWMC_CH
)

3247 
AT91C_PWMC_CPRE_MCKA
 
	`EQU
 (0xBè;- (
PWMC_CH
)

3248 
AT91C_PWMC_CPRE_MCKB
 
	`EQU
 (0xCè;- (
PWMC_CH
)

3249 
AT91C_PWMC_CALG
 
	`EQU
 (0x1 << 8è;- (
PWMC_CH
è
ChªÃl
 
Alignm’t


3250 
AT91C_PWMC_CPOL
 
	`EQU
 (0x1 << 9è;- (
PWMC_CH
è
ChªÃl
 
PŞ¬™y


3251 
AT91C_PWMC_CPD
 
	`EQU
 (0x1 << 10è;- (
PWMC_CH
è
ChªÃl
 
Upd©e
 
P”iod


3253 
AT91C_PWMC_CDTY
 
	`EQU
 (0x0 << 0è;- (
PWMC_CH
è
ChªÃl
 
Duty
 
Cyşe


3255 
AT91C_PWMC_CPRD
 
	`EQU
 (0x0 << 0è;- (
PWMC_CH
è
ChªÃl
 
P”iod


3257 
AT91C_PWMC_CCNT
 
	`EQU
 (0x0 << 0è;- (
PWMC_CH
è
ChªÃl
 
CouÁ”


3259 
AT91C_PWMC_CUPD
 
	`EQU
 (0x0 << 0è;- (
PWMC_CH
è
ChªÃl
 
Upd©e


3265 
AT91C_PWMC_DIVA
 
	`EQU
 (0xFF << 0è;- (
PWMC
è
CLKA
 
divide
 
çùÜ
.

3266 
AT91C_PWMC_PREA
 
	`EQU
 (0xF << 8è;- (
PWMC
è
Divid”
 
IÅut
 
Clock
 
P»sÿËr
 
A


3267 
AT91C_PWMC_PREA_MCK
 
	`EQU
 (0x0 << 8è;- (
PWMC
)

3268 
AT91C_PWMC_DIVB
 
	`EQU
 (0xFF << 16è;- (
PWMC
è
CLKB
 
divide
 
çùÜ
.

3269 
AT91C_PWMC_PREB
 
	`EQU
 (0xF << 24è;- (
PWMC
è
Divid”
 
IÅut
 
Clock
 
P»sÿËr
 
B


3270 
AT91C_PWMC_PREB_MCK
 
	`EQU
 (0x0 << 24è;- (
PWMC
)

3272 
AT91C_PWMC_CHID0
 
	`EQU
 (0x1 << 0è;- (
PWMC
è
ChªÃl
 
ID
 0

3273 
AT91C_PWMC_CHID1
 
	`EQU
 (0x1 << 1è;- (
PWMC
è
ChªÃl
 
ID
 1

3274 
AT91C_PWMC_CHID2
 
	`EQU
 (0x1 << 2è;- (
PWMC
è
ChªÃl
 
ID
 2

3275 
AT91C_PWMC_CHID3
 
	`EQU
 (0x1 << 3è;- (
PWMC
è
ChªÃl
 
ID
 3

3287 
AT91C_UDP_FRM_NUM
 
	`EQU
 (0x7FF << 0è;- (
UDP
è
F¿me
 
Numb”
 
as
 
Defšed
 
š
 
the
 
Pack‘
 
F›ld
 
FÜm©s


3288 
AT91C_UDP_FRM_ERR
 
	`EQU
 (0x1 << 16è;- (
UDP
è
F¿me
 
E¼Ü


3289 
AT91C_UDP_FRM_OK
 
	`EQU
 (0x1 << 17è;- (
UDP
è
F¿me
 
OK


3291 
AT91C_UDP_FADDEN
 
	`EQU
 (0x1 << 0è;- (
UDP
è
FunùiÚ
 
Add»ss
 
EÇbË


3292 
AT91C_UDP_CONFG
 
	`EQU
 (0x1 << 1è;- (
UDP
è
CÚfigu»d


3293 
AT91C_UDP_ESR
 
	`EQU
 (0x1 << 2è;- (
UDP
è
EÇbË
 
S’d
 
Resume


3294 
AT91C_UDP_RSMINPR
 
	`EQU
 (0x1 << 3è;- (
UDP
è
A
 
Resume
 
Has
 
B“n
 
S’t
 
to
 
the
 
Ho¡


3295 
AT91C_UDP_RMWUPE
 
	`EQU
 (0x1 << 4è;- (
UDP
è
RemÙe
 
Wake
 
Up
 
EÇbË


3297 
AT91C_UDP_FADD
 
	`EQU
 (0xFF << 0è;- (
UDP
è
FunùiÚ
 
Add»ss
 
V®ue


3298 
AT91C_UDP_FEN
 
	`EQU
 (0x1 << 8è;- (
UDP
è
FunùiÚ
 
EÇbË


3300 
AT91C_UDP_EPINT0
 
	`EQU
 (0x1 << 0è;- (
UDP
è
Endpošt
 0 
IÁ”ru±


3301 
AT91C_UDP_EPINT1
 
	`EQU
 (0x1 << 1è;- (
UDP
è
Endpošt
 0 
IÁ”ru±


3302 
AT91C_UDP_EPINT2
 
	`EQU
 (0x1 << 2è;- (
UDP
è
Endpošt
 2 
IÁ”ru±


3303 
AT91C_UDP_EPINT3
 
	`EQU
 (0x1 << 3è;- (
UDP
è
Endpošt
 3 
IÁ”ru±


3304 
AT91C_UDP_EPINT4
 
	`EQU
 (0x1 << 4è;- (
UDP
è
Endpošt
 4 
IÁ”ru±


3305 
AT91C_UDP_EPINT5
 
	`EQU
 (0x1 << 5è;- (
UDP
è
Endpošt
 5 
IÁ”ru±


3306 
AT91C_UDP_RXSUSP
 
	`EQU
 (0x1 << 8è;- (
UDP
è
USB
 
Su¥’d
 
IÁ”ru±


3307 
AT91C_UDP_RXRSM
 
	`EQU
 (0x1 << 9è;- (
UDP
è
USB
 
Resume
 
IÁ”ru±


3308 
AT91C_UDP_EXTRSM
 
	`EQU
 (0x1 << 10è;- (
UDP
è
USB
 
Ex‹º®
 
Resume
 
IÁ”ru±


3309 
AT91C_UDP_SOFINT
 
	`EQU
 (0x1 << 11è;- (
UDP
è
USB
 
S¹
 
Of
 
äame
 
IÁ”ru±


3310 
AT91C_UDP_WAKEUP
 
	`EQU
 (0x1 << 13è;- (
UDP
è
USB
 
Resume
 
IÁ”ru±


3314 
AT91C_UDP_ENDBUSRES
 
	`EQU
 (0x1 << 12è;- (
UDP
è
USB
 
End
 
Of
 
Bus
 
Re£t
 
IÁ”ru±


3317 
AT91C_UDP_EP0
 
	`EQU
 (0x1 << 0è;- (
UDP
è
Re£t
 
Endpošt
 0

3318 
AT91C_UDP_EP1
 
	`EQU
 (0x1 << 1è;- (
UDP
è
Re£t
 
Endpošt
 1

3319 
AT91C_UDP_EP2
 
	`EQU
 (0x1 << 2è;- (
UDP
è
Re£t
 
Endpošt
 2

3320 
AT91C_UDP_EP3
 
	`EQU
 (0x1 << 3è;- (
UDP
è
Re£t
 
Endpošt
 3

3321 
AT91C_UDP_EP4
 
	`EQU
 (0x1 << 4è;- (
UDP
è
Re£t
 
Endpošt
 4

3322 
AT91C_UDP_EP5
 
	`EQU
 (0x1 << 5è;- (
UDP
è
Re£t
 
Endpošt
 5

3324 
AT91C_UDP_TXCOMP
 
	`EQU
 (0x1 << 0è;- (
UDP
è
G’”©es
 
ª
 
IN
 
·ck‘
 
w™h
 
d©a
 
´eviou¦y
 
wr™‹n
 
š
 
the
 
DPR


3325 
AT91C_UDP_RX_DATA_BK0
 
	`EQU
 (0x1 << 1è;- (
UDP
è
Reûive
 
D©a
 
Bªk
 0

3326 
AT91C_UDP_RXSETUP
 
	`EQU
 (0x1 << 2è;- (
UDP
è
S’ds
 
STALL
 
to
 
the
 
	$Ho¡
 (
CÚŒŞ
 
’dpošts
)

3327 
AT91C_UDP_ISOERROR
 
	`EQU
 (0x1 << 3è;- (
UDP
è
IsochrÚous
 
	$”rÜ
 (
IsochrÚous
 
’dpošts
)

3328 
AT91C_UDP_TXPKTRDY
 
	`EQU
 (0x1 << 4è;- (
UDP
è
T¿nsm™
 
Pack‘
 
R—dy


3329 
AT91C_UDP_FORCESTALL
 
	`EQU
 (0x1 << 5è;- (
UDP
è
FÜû
 
	`SÎ
 (
u£d
 
by
 
CÚŒŞ
, 
Bulk
 
ªd
 
IsochrÚous
 
’dpošts
).

3330 
AT91C_UDP_RX_DATA_BK1
 
	`EQU
 (0x1 << 6è;- (
UDP
è
Reûive
 
D©a
 
Bªk
 1 (
Úly
 
u£d
 
by
 
’dpošts
 
w™h
 
pšg
-
pÚg
 
©Œibu‹s
).

3331 
AT91C_UDP_DIR
 
	`EQU
 (0x1 << 7è;- (
UDP
è
T¿nsãr
 
DœeùiÚ


3332 
AT91C_UDP_EPTYPE
 
	`EQU
 (0x7 << 8è;- (
UDP
è
Endpošt
 
ty³


3333 
AT91C_UDP_EPTYPE_CTRL
 
	`EQU
 (0x0 << 8è;- (
UDP
è
CÚŒŞ


3334 
AT91C_UDP_EPTYPE_ISO_OUT
 
	`EQU
 (0x1 << 8è;- (
UDP
è
IsochrÚous
 
OUT


3335 
AT91C_UDP_EPTYPE_BULK_OUT
 
	`EQU
 (0x2 << 8è;- (
UDP
è
Bulk
 
OUT


3336 
AT91C_UDP_EPTYPE_INT_OUT
 
	`EQU
 (0x3 << 8è;- (
UDP
è
IÁ”ru±
 
OUT


3337 
AT91C_UDP_EPTYPE_ISO_IN
 
	`EQU
 (0x5 << 8è;- (
UDP
è
IsochrÚous
 
IN


3338 
AT91C_UDP_EPTYPE_BULK_IN
 
	`EQU
 (0x6 << 8è;- (
UDP
è
Bulk
 
IN


3339 
AT91C_UDP_EPTYPE_INT_IN
 
	`EQU
 (0x7 << 8è;- (
UDP
è
IÁ”ru±
 
IN


3340 
AT91C_UDP_DTGLE
 
	`EQU
 (0x1 << 11è;- (
UDP
è
D©a
 
ToggË


3341 
AT91C_UDP_EPEDS
 
	`EQU
 (0x1 << 15è;- (
UDP
è
Endpošt
 
EÇbË
 
Di§bË


3342 
AT91C_UDP_RXBYTECNT
 
	`EQU
 (0x7FF << 16è;- (
UDP
è
Numb”
 
Of
 
By‹s
 
AvaabË
 
š
 
the
 
FIFO


3344 
AT91C_UDP_TXVDIS
 
	`EQU
 (0x1 << 8è;- (
UDP
)

3345 
AT91C_UDP_PUON
 
	`EQU
 (0x1 << 9è;- (
UDP
è
PuÎ
-
up
 
ON


3351 
AT91C_TC_CLKEN
 
	`EQU
 (0x1 << 0è;- (
TC
è
CouÁ”
 
Clock
 
EÇbË
 
Commªd


3352 
AT91C_TC_CLKDIS
 
	`EQU
 (0x1 << 1è;- (
TC
è
CouÁ”
 
Clock
 
Di§bË
 
Commªd


3353 
AT91C_TC_SWTRG
 
	`EQU
 (0x1 << 2è;- (
TC
è
Soáw¬e
 
Trigg”
 
Commªd


3355 
AT91C_TC_CLKS
 
	`EQU
 (0x7 << 0è;- (
TC
è
Clock
 
S–eùiÚ


3356 
AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 
	`EQU
 (0x0è;- (
TC
è
Clock
 
£Ëùed
: 
TIMER_DIV1_CLOCK


3357 
AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 
	`EQU
 (0x1è;- (
TC
è
Clock
 
£Ëùed
: 
TIMER_DIV2_CLOCK


3358 
AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 
	`EQU
 (0x2è;- (
TC
è
Clock
 
£Ëùed
: 
TIMER_DIV3_CLOCK


3359 
AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 
	`EQU
 (0x3è;- (
TC
è
Clock
 
£Ëùed
: 
TIMER_DIV4_CLOCK


3360 
AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 
	`EQU
 (0x4è;- (
TC
è
Clock
 
£Ëùed
: 
TIMER_DIV5_CLOCK


3361 
AT91C_TC_CLKS_XC0
 
	`EQU
 (0x5è;- (
TC
è
Clock
 
£Ëùed
: 
XC0


3362 
AT91C_TC_CLKS_XC1
 
	`EQU
 (0x6è;- (
TC
è
Clock
 
£Ëùed
: 
XC1


3363 
AT91C_TC_CLKS_XC2
 
	`EQU
 (0x7è;- (
TC
è
Clock
 
£Ëùed
: 
XC2


3364 
AT91C_TC_CLKI
 
	`EQU
 (0x1 << 3è;- (
TC
è
Clock
 
Inv”t


3365 
AT91C_TC_BURST
 
	`EQU
 (0x3 << 4è;- (
TC
è
Bur¡
 
SigÇl
 
S–eùiÚ


3366 
AT91C_TC_BURST_NONE
 
	`EQU
 (0x0 << 4è;- (
TC
è
The
 
şock
 
is
 
nÙ
 
g©ed
 
by
 
ª
 
ex‹º®
 
sigÇl


3367 
AT91C_TC_BURST_XC0
 
	`EQU
 (0x1 << 4è;- (
TC
è
XC0
 
is
 
ANDed
 
w™h
 
the
 
£Ëùed
 
şock


3368 
AT91C_TC_BURST_XC1
 
	`EQU
 (0x2 << 4è;- (
TC
è
XC1
 
is
 
ANDed
 
w™h
 
the
 
£Ëùed
 
şock


3369 
AT91C_TC_BURST_XC2
 
	`EQU
 (0x3 << 4è;- (
TC
è
XC2
 
is
 
ANDed
 
w™h
 
the
 
£Ëùed
 
şock


3370 
AT91C_TC_CPCSTOP
 
	`EQU
 (0x1 << 6è;- (
TC
è
CouÁ”
 
Clock
 
Stİ³d
 
w™h
 
RC
 
Com·»


3371 
AT91C_TC_LDBSTOP
 
	`EQU
 (0x1 << 6è;- (
TC
è
CouÁ”
 
Clock
 
Stİ³d
 
w™h
 
RB
 
Lßdšg


3372 
AT91C_TC_CPCDIS
 
	`EQU
 (0x1 << 7è;- (
TC
è
CouÁ”
 
Clock
 
Di§bË
 
w™h
 
RC
 
Com·»


3373 
AT91C_TC_LDBDIS
 
	`EQU
 (0x1 << 7è;- (
TC
è
CouÁ”
 
Clock
 
Di§bËd
 
w™h
 
RB
 
Lßdšg


3374 
AT91C_TC_ETRGEDG
 
	`EQU
 (0x3 << 8è;- (
TC
è
Ex‹º®
 
Trigg”
 
Edge
 
S–eùiÚ


3375 
AT91C_TC_ETRGEDG_NONE
 
	`EQU
 (0x0 << 8è;- (
TC
è
Edge
: 
NÚe


3376 
AT91C_TC_ETRGEDG_RISING
 
	`EQU
 (0x1 << 8è;- (
TC
è
Edge
: 
risšg
 
edge


3377 
AT91C_TC_ETRGEDG_FALLING
 
	`EQU
 (0x2 << 8è;- (
TC
è
Edge
: 
çÎšg
 
edge


3378 
AT91C_TC_ETRGEDG_BOTH
 
	`EQU
 (0x3 << 8è;- (
TC
è
Edge
: 
—ch
 
edge


3379 
AT91C_TC_EEVTEDG
 
	`EQU
 (0x3 << 8è;- (
TC
è
Ex‹º®
 
Ev’t
 
Edge
 
S–eùiÚ


3380 
AT91C_TC_EEVTEDG_NONE
 
	`EQU
 (0x0 << 8è;- (
TC
è
Edge
: 
NÚe


3381 
AT91C_TC_EEVTEDG_RISING
 
	`EQU
 (0x1 << 8è;- (
TC
è
Edge
: 
risšg
 
edge


3382 
AT91C_TC_EEVTEDG_FALLING
 
	`EQU
 (0x2 << 8è;- (
TC
è
Edge
: 
çÎšg
 
edge


3383 
AT91C_TC_EEVTEDG_BOTH
 
	`EQU
 (0x3 << 8è;- (
TC
è
Edge
: 
—ch
 
edge


3384 
AT91C_TC_EEVT
 
	`EQU
 (0x3 << 10è;- (
TC
è
Ex‹º®
 
Ev’t
 
S–eùiÚ


3385 
AT91C_TC_EEVT_TIOB
 
	`EQU
 (0x0 << 10è;- (
TC
è
SigÇl
 
£Ëùed
 
as
 
ex‹º®
 
ev’t
: 
TIOB
 TIOB 
dœeùiÚ
: 
šput


3386 
AT91C_TC_EEVT_XC0
 
	`EQU
 (0x1 << 10è;- (
TC
è
SigÇl
 
£Ëùed
 
as
 
ex‹º®
 
ev’t
: 
XC0
 
TIOB
 
dœeùiÚ
: 
ouut


3387 
AT91C_TC_EEVT_XC1
 
	`EQU
 (0x2 << 10è;- (
TC
è
SigÇl
 
£Ëùed
 
as
 
ex‹º®
 
ev’t
: 
XC1
 
TIOB
 
dœeùiÚ
: 
ouut


3388 
AT91C_TC_EEVT_XC2
 
	`EQU
 (0x3 << 10è;- (
TC
è
SigÇl
 
£Ëùed
 
as
 
ex‹º®
 
ev’t
: 
XC2
 
TIOB
 
dœeùiÚ
: 
ouut


3389 
AT91C_TC_ABETRG
 
	`EQU
 (0x1 << 10è;- (
TC
è
TIOA
 
Ü
 
TIOB
 
Ex‹º®
 
Trigg”
 
S–eùiÚ


3390 
AT91C_TC_ENETRG
 
	`EQU
 (0x1 << 12è;- (
TC
è
Ex‹º®
 
Ev’t
 
Trigg”
 
’abË


3391 
AT91C_TC_WAVESEL
 
	`EQU
 (0x3 << 13è;- (
TC
è
WavefÜm
 
S–eùiÚ


3392 
AT91C_TC_WAVESEL_UP
 
	`EQU
 (0x0 << 13è;- (
TC
è
UP
 
mode
 
w™hout
 
©om©ic
 
Œigg”
 
Ú
 
RC
 
Com·»


3393 
AT91C_TC_WAVESEL_UPDOWN
 
	`EQU
 (0x1 << 13è;- (
TC
è
UPDOWN
 
mode
 
w™hout
 
autom©ic
 
Œigg”
 
Ú
 
RC
 
Com·»


3394 
AT91C_TC_WAVESEL_UP_AUTO
 
	`EQU
 (0x2 << 13è;- (
TC
è
UP
 
mode
 
w™h
 
autom©ic
 
Œigg”
 
Ú
 
RC
 
Com·»


3395 
AT91C_TC_WAVESEL_UPDOWN_AUTO
 
	`EQU
 (0x3 << 13è;- (
TC
è
UPDOWN
 
mode
 
w™h
 
autom©ic
 
Œigg”
 
Ú
 
RC
 
Com·»


3396 
AT91C_TC_CPCTRG
 
	`EQU
 (0x1 << 14è;- (
TC
è
RC
 
Com·»
 
Trigg”
 
EÇbË


3397 
AT91C_TC_WAVE
 
	`EQU
 (0x1 << 15è;- (
TC
)

3398 
AT91C_TC_ACPA
 
	`EQU
 (0x3 << 16è;- (
TC
è
RA
 
Com·»
 
Efãù
 
Ú
 
TIOA


3399 
AT91C_TC_ACPA_NONE
 
	`EQU
 (0x0 << 16è;- (
TC
è
Efãù
: 
nÚe


3400 
AT91C_TC_ACPA_SET
 
	`EQU
 (0x1 << 16è;- (
TC
è
Efãù
: 
£t


3401 
AT91C_TC_ACPA_CLEAR
 
	`EQU
 (0x2 << 16è;- (
TC
è
Efãù
: 
ş—r


3402 
AT91C_TC_ACPA_TOGGLE
 
	`EQU
 (0x3 << 16è;- (
TC
è
Efãù
: 
toggË


3403 
AT91C_TC_LDRA
 
	`EQU
 (0x3 << 16è;- (
TC
è
RA
 
Lßdšg
 
S–eùiÚ


3404 
AT91C_TC_LDRA_NONE
 
	`EQU
 (0x0 << 16è;- (
TC
è
Edge
: 
NÚe


3405 
AT91C_TC_LDRA_RISING
 
	`EQU
 (0x1 << 16è;- (
TC
è
Edge
: 
risšg
 
edge
 
of
 
TIOA


3406 
AT91C_TC_LDRA_FALLING
 
	`EQU
 (0x2 << 16è;- (
TC
è
Edge
: 
çÎšg
 
edge
 
of
 
TIOA


3407 
AT91C_TC_LDRA_BOTH
 
	`EQU
 (0x3 << 16è;- (
TC
è
Edge
: 
—ch
 
edge
 
of
 
TIOA


3408 
AT91C_TC_ACPC
 
	`EQU
 (0x3 << 18è;- (
TC
è
RC
 
Com·»
 
Efãù
 
Ú
 
TIOA


3409 
AT91C_TC_ACPC_NONE
 
	`EQU
 (0x0 << 18è;- (
TC
è
Efãù
: 
nÚe


3410 
AT91C_TC_ACPC_SET
 
	`EQU
 (0x1 << 18è;- (
TC
è
Efãù
: 
£t


3411 
AT91C_TC_ACPC_CLEAR
 
	`EQU
 (0x2 << 18è;- (
TC
è
Efãù
: 
ş—r


3412 
AT91C_TC_ACPC_TOGGLE
 
	`EQU
 (0x3 << 18è;- (
TC
è
Efãù
: 
toggË


3413 
AT91C_TC_LDRB
 
	`EQU
 (0x3 << 18è;- (
TC
è
RB
 
Lßdšg
 
S–eùiÚ


3414 
AT91C_TC_LDRB_NONE
 
	`EQU
 (0x0 << 18è;- (
TC
è
Edge
: 
NÚe


3415 
AT91C_TC_LDRB_RISING
 
	`EQU
 (0x1 << 18è;- (
TC
è
Edge
: 
risšg
 
edge
 
of
 
TIOA


3416 
AT91C_TC_LDRB_FALLING
 
	`EQU
 (0x2 << 18è;- (
TC
è
Edge
: 
çÎšg
 
edge
 
of
 
TIOA


3417 
AT91C_TC_LDRB_BOTH
 
	`EQU
 (0x3 << 18è;- (
TC
è
Edge
: 
—ch
 
edge
 
of
 
TIOA


3418 
AT91C_TC_AEEVT
 
	`EQU
 (0x3 << 20è;- (
TC
è
Ex‹º®
 
Ev’t
 
Efãù
 
Ú
 
TIOA


3419 
AT91C_TC_AEEVT_NONE
 
	`EQU
 (0x0 << 20è;- (
TC
è
Efãù
: 
nÚe


3420 
AT91C_TC_AEEVT_SET
 
	`EQU
 (0x1 << 20è;- (
TC
è
Efãù
: 
£t


3421 
AT91C_TC_AEEVT_CLEAR
 
	`EQU
 (0x2 << 20è;- (
TC
è
Efãù
: 
ş—r


3422 
AT91C_TC_AEEVT_TOGGLE
 
	`EQU
 (0x3 << 20è;- (
TC
è
Efãù
: 
toggË


3423 
AT91C_TC_ASWTRG
 
	`EQU
 (0x3 << 22è;- (
TC
è
Soáw¬e
 
Trigg”
 
Efãù
 
Ú
 
TIOA


3424 
AT91C_TC_ASWTRG_NONE
 
	`EQU
 (0x0 << 22è;- (
TC
è
Efãù
: 
nÚe


3425 
AT91C_TC_ASWTRG_SET
 
	`EQU
 (0x1 << 22è;- (
TC
è
Efãù
: 
£t


3426 
AT91C_TC_ASWTRG_CLEAR
 
	`EQU
 (0x2 << 22è;- (
TC
è
Efãù
: 
ş—r


3427 
AT91C_TC_ASWTRG_TOGGLE
 
	`EQU
 (0x3 << 22è;- (
TC
è
Efãù
: 
toggË


3428 
AT91C_TC_BCPB
 
	`EQU
 (0x3 << 24è;- (
TC
è
RB
 
Com·»
 
Efãù
 
Ú
 
TIOB


3429 
AT91C_TC_BCPB_NONE
 
	`EQU
 (0x0 << 24è;- (
TC
è
Efãù
: 
nÚe


3430 
AT91C_TC_BCPB_SET
 
	`EQU
 (0x1 << 24è;- (
TC
è
Efãù
: 
£t


3431 
AT91C_TC_BCPB_CLEAR
 
	`EQU
 (0x2 << 24è;- (
TC
è
Efãù
: 
ş—r


3432 
AT91C_TC_BCPB_TOGGLE
 
	`EQU
 (0x3 << 24è;- (
TC
è
Efãù
: 
toggË


3433 
AT91C_TC_BCPC
 
	`EQU
 (0x3 << 26è;- (
TC
è
RC
 
Com·»
 
Efãù
 
Ú
 
TIOB


3434 
AT91C_TC_BCPC_NONE
 
	`EQU
 (0x0 << 26è;- (
TC
è
Efãù
: 
nÚe


3435 
AT91C_TC_BCPC_SET
 
	`EQU
 (0x1 << 26è;- (
TC
è
Efãù
: 
£t


3436 
AT91C_TC_BCPC_CLEAR
 
	`EQU
 (0x2 << 26è;- (
TC
è
Efãù
: 
ş—r


3437 
AT91C_TC_BCPC_TOGGLE
 
	`EQU
 (0x3 << 26è;- (
TC
è
Efãù
: 
toggË


3438 
AT91C_TC_BEEVT
 
	`EQU
 (0x3 << 28è;- (
TC
è
Ex‹º®
 
Ev’t
 
Efãù
 
Ú
 
TIOB


3439 
AT91C_TC_BEEVT_NONE
 
	`EQU
 (0x0 << 28è;- (
TC
è
Efãù
: 
nÚe


3440 
AT91C_TC_BEEVT_SET
 
	`EQU
 (0x1 << 28è;- (
TC
è
Efãù
: 
£t


3441 
AT91C_TC_BEEVT_CLEAR
 
	`EQU
 (0x2 << 28è;- (
TC
è
Efãù
: 
ş—r


3442 
AT91C_TC_BEEVT_TOGGLE
 
	`EQU
 (0x3 << 28è;- (
TC
è
Efãù
: 
toggË


3443 
AT91C_TC_BSWTRG
 
	`EQU
 (0x3 << 30è;- (
TC
è
Soáw¬e
 
Trigg”
 
Efãù
 
Ú
 
TIOB


3444 
AT91C_TC_BSWTRG_NONE
 
	`EQU
 (0x0 << 30è;- (
TC
è
Efãù
: 
nÚe


3445 
AT91C_TC_BSWTRG_SET
 
	`EQU
 (0x1 << 30è;- (
TC
è
Efãù
: 
£t


3446 
AT91C_TC_BSWTRG_CLEAR
 
	`EQU
 (0x2 << 30è;- (
TC
è
Efãù
: 
ş—r


3447 
AT91C_TC_BSWTRG_TOGGLE
 
	`EQU
 (0x3 << 30è;- (
TC
è
Efãù
: 
toggË


3449 
AT91C_TC_COVFS
 
	`EQU
 (0x1 << 0è;- (
TC
è
CouÁ”
 
Ov”æow


3450 
AT91C_TC_LOVRS
 
	`EQU
 (0x1 << 1è;- (
TC
è
Lßd
 
Ov”run


3451 
AT91C_TC_CPAS
 
	`EQU
 (0x1 << 2è;- (
TC
è
RA
 
Com·»


3452 
AT91C_TC_CPBS
 
	`EQU
 (0x1 << 3è;- (
TC
è
RB
 
Com·»


3453 
AT91C_TC_CPCS
 
	`EQU
 (0x1 << 4è;- (
TC
è
RC
 
Com·»


3454 
AT91C_TC_LDRAS
 
	`EQU
 (0x1 << 5è;- (
TC
è
RA
 
Lßdšg


3455 
AT91C_TC_LDRBS
 
	`EQU
 (0x1 << 6è;- (
TC
è
RB
 
Lßdšg


3456 
AT91C_TC_ETRGS
 
	`EQU
 (0x1 << 7è;- (
TC
è
Ex‹º®
 
Trigg”


3457 
AT91C_TC_CLKSTA
 
	`EQU
 (0x1 << 16è;- (
TC
è
Clock
 
EÇblšg


3458 
AT91C_TC_MTIOA
 
	`EQU
 (0x1 << 17è;- (
TC
è
TIOA
 
MœrÜ


3459 
AT91C_TC_MTIOB
 
	`EQU
 (0x1 << 18è;- (
TC
è
TIOA
 
MœrÜ


3468 
AT91C_TCB_SYNC
 
	`EQU
 (0x1 << 0è;- (
TCB
è
Synchro
 
Commªd


3470 
AT91C_TCB_TC0XC0S
 
	`EQU
 (0x3 << 0è;- (
TCB
è
Ex‹º®
 
Clock
 
SigÇl
 0 
S–eùiÚ


3471 
AT91C_TCB_TC0XC0S_TCLK0
 
	`EQU
 (0x0è;- (
TCB
è
TCLK0
 
cÚÃùed
 
to
 
XC0


3472 
AT91C_TCB_TC0XC0S_NONE
 
	`EQU
 (0x1è;- (
TCB
è
NÚe
 
sigÇl
 
cÚÃùed
 
to
 
XC0


3473 
AT91C_TCB_TC0XC0S_TIOA1
 
	`EQU
 (0x2è;- (
TCB
è
TIOA1
 
cÚÃùed
 
to
 
XC0


3474 
AT91C_TCB_TC0XC0S_TIOA2
 
	`EQU
 (0x3è;- (
TCB
è
TIOA2
 
cÚÃùed
 
to
 
XC0


3475 
AT91C_TCB_TC1XC1S
 
	`EQU
 (0x3 << 2è;- (
TCB
è
Ex‹º®
 
Clock
 
SigÇl
 1 
S–eùiÚ


3476 
AT91C_TCB_TC1XC1S_TCLK1
 
	`EQU
 (0x0 << 2è;- (
TCB
è
TCLK1
 
cÚÃùed
 
to
 
XC1


3477 
AT91C_TCB_TC1XC1S_NONE
 
	`EQU
 (0x1 << 2è;- (
TCB
è
NÚe
 
sigÇl
 
cÚÃùed
 
to
 
XC1


3478 
AT91C_TCB_TC1XC1S_TIOA0
 
	`EQU
 (0x2 << 2è;- (
TCB
è
TIOA0
 
cÚÃùed
 
to
 
XC1


3479 
AT91C_TCB_TC1XC1S_TIOA2
 
	`EQU
 (0x3 << 2è;- (
TCB
è
TIOA2
 
cÚÃùed
 
to
 
XC1


3480 
AT91C_TCB_TC2XC2S
 
	`EQU
 (0x3 << 4è;- (
TCB
è
Ex‹º®
 
Clock
 
SigÇl
 2 
S–eùiÚ


3481 
AT91C_TCB_TC2XC2S_TCLK2
 
	`EQU
 (0x0 << 4è;- (
TCB
è
TCLK2
 
cÚÃùed
 
to
 
XC2


3482 
AT91C_TCB_TC2XC2S_NONE
 
	`EQU
 (0x1 << 4è;- (
TCB
è
NÚe
 
sigÇl
 
cÚÃùed
 
to
 
XC2


3483 
AT91C_TCB_TC2XC2S_TIOA0
 
	`EQU
 (0x2 << 4è;- (
TCB
è
TIOA0
 
cÚÃùed
 
to
 
XC2


3484 
AT91C_TCB_TC2XC2S_TIOA1
 
	`EQU
 (0x3 << 4è;- (
TCB
è
TIOA2
 
cÚÃùed
 
to
 
XC2


3490 
AT91C_CAN_MTIMEMARK
 
	`EQU
 (0xFFFF << 0è;- (
CAN_MB
è
Mabox
 
Timem¬k


3491 
AT91C_CAN_PRIOR
 
	`EQU
 (0xF << 16è;- (
CAN_MB
è
Mabox
 
PriÜ™y


3492 
AT91C_CAN_MOT
 
	`EQU
 (0x7 << 24è;- (
CAN_MB
è
Mabox
 
Objeù
 
Ty³


3493 
AT91C_CAN_MOT_DIS
 
	`EQU
 (0x0 << 24è;- (
CAN_MB
)

3494 
AT91C_CAN_MOT_RX
 
	`EQU
 (0x1 << 24è;- (
CAN_MB
)

3495 
AT91C_CAN_MOT_RXOVERWRITE
 
	`EQU
 (0x2 << 24è;- (
CAN_MB
)

3496 
AT91C_CAN_MOT_TX
 
	`EQU
 (0x3 << 24è;- (
CAN_MB
)

3497 
AT91C_CAN_MOT_CONSUMER
 
	`EQU
 (0x4 << 24è;- (
CAN_MB
)

3498 
AT91C_CAN_MOT_PRODUCER
 
	`EQU
 (0x5 << 24è;- (
CAN_MB
)

3500 
AT91C_CAN_MIDvB
 
	`EQU
 (0x3FFFF << 0è;- (
CAN_MB
è
Com¶em’ry
 
b™s
 
id’tif›r
 
š
 
ex‹nded
 
mode


3501 
AT91C_CAN_MIDvA
 
	`EQU
 (0x7FF << 18è;- (
CAN_MB
è
Id’tif›r
 
¡ªd¬d
 
äame
 
mode


3502 
AT91C_CAN_MIDE
 
	`EQU
 (0x1 << 29è;- (
CAN_MB
è
Id’tif›r
 
V”siÚ


3506 
AT91C_CAN_MTIMESTAMP
 
	`EQU
 (0xFFFF << 0è;- (
CAN_MB
è
Tim”
 
V®ue


3507 
AT91C_CAN_MDLC
 
	`EQU
 (0xF << 16è;- (
CAN_MB
è
Mabox
 
D©a
 
L’gth
 
Code


3508 
AT91C_CAN_MRTR
 
	`EQU
 (0x1 << 20è;- (
CAN_MB
è
Mabox
 
RemÙe
 
T¿nsmissiÚ
 
Reque¡


3509 
AT91C_CAN_MABT
 
	`EQU
 (0x1 << 22è;- (
CAN_MB
è
Mabox
 
Mes§ge
 
AbÜt


3510 
AT91C_CAN_MRDY
 
	`EQU
 (0x1 << 23è;- (
CAN_MB
è
Mabox
 
R—dy


3511 
AT91C_CAN_MMI
 
	`EQU
 (0x1 << 24è;- (
CAN_MB
è
Mabox
 
Mes§ge
 
IgnÜed


3515 
AT91C_CAN_MACR
 
	`EQU
 (0x1 << 22è;- (
CAN_MB
è
AbÜt
 
Reque¡
 
Mabox


3516 
AT91C_CAN_MTCR
 
	`EQU
 (0x1 << 23è;- (
CAN_MB
è
Mabox
 
T¿nsãr
 
Commªd


3522 
AT91C_CAN_CANEN
 
	`EQU
 (0x1 << 0è;- (
CAN
èCAN 
CÚŒŞËr
 
EÇbË


3523 
AT91C_CAN_LPM
 
	`EQU
 (0x1 << 1è;- (
CAN
è
Di§bË
/
EÇbË
 
Low
 
Pow”
 
Mode


3524 
AT91C_CAN_ABM
 
	`EQU
 (0x1 << 2è;- (
CAN
è
Di§bË
/
EÇbË
 
Autobaud
/
Li¡’
 
Mode


3525 
AT91C_CAN_OVL
 
	`EQU
 (0x1 << 3è;- (
CAN
è
Di§bË
/
EÇbË
 
Ov”lßd
 
F¿me


3526 
AT91C_CAN_TEOF
 
	`EQU
 (0x1 << 4è;- (
CAN
è
Time
 
Smp
 
mes§ges
 
©
 
—ch
 
’d
 
of
 
F¿me


3527 
AT91C_CAN_TTM
 
	`EQU
 (0x1 << 5è;- (
CAN
è
Di§bË
/
EÇbË
 
Time
 
Trigg”
 
Mode


3528 
AT91C_CAN_TIMFRZ
 
	`EQU
 (0x1 << 6è;- (
CAN
è
EÇbË
 
Tim”
 
F»eze


3529 
AT91C_CAN_DRPT
 
	`EQU
 (0x1 << 7è;- (
CAN
è
Di§bË
 
R•—t


3531 
AT91C_CAN_MB0
 
	`EQU
 (0x1 << 0è;- (
CAN
è
Mabox
 0 
FÏg


3532 
AT91C_CAN_MB1
 
	`EQU
 (0x1 << 1è;- (
CAN
è
Mabox
 1 
FÏg


3533 
AT91C_CAN_MB2
 
	`EQU
 (0x1 << 2è;- (
CAN
è
Mabox
 2 
FÏg


3534 
AT91C_CAN_MB3
 
	`EQU
 (0x1 << 3è;- (
CAN
è
Mabox
 3 
FÏg


3535 
AT91C_CAN_MB4
 
	`EQU
 (0x1 << 4è;- (
CAN
è
Mabox
 4 
FÏg


3536 
AT91C_CAN_MB5
 
	`EQU
 (0x1 << 5è;- (
CAN
è
Mabox
 5 
FÏg


3537 
AT91C_CAN_MB6
 
	`EQU
 (0x1 << 6è;- (
CAN
è
Mabox
 6 
FÏg


3538 
AT91C_CAN_MB7
 
	`EQU
 (0x1 << 7è;- (
CAN
è
Mabox
 7 
FÏg


3539 
AT91C_CAN_MB8
 
	`EQU
 (0x1 << 8è;- (
CAN
è
Mabox
 8 
FÏg


3540 
AT91C_CAN_MB9
 
	`EQU
 (0x1 << 9è;- (
CAN
è
Mabox
 9 
FÏg


3541 
AT91C_CAN_MB10
 
	`EQU
 (0x1 << 10è;- (
CAN
è
Mabox
 10 
FÏg


3542 
AT91C_CAN_MB11
 
	`EQU
 (0x1 << 11è;- (
CAN
è
Mabox
 11 
FÏg


3543 
AT91C_CAN_MB12
 
	`EQU
 (0x1 << 12è;- (
CAN
è
Mabox
 12 
FÏg


3544 
AT91C_CAN_MB13
 
	`EQU
 (0x1 << 13è;- (
CAN
è
Mabox
 13 
FÏg


3545 
AT91C_CAN_MB14
 
	`EQU
 (0x1 << 14è;- (
CAN
è
Mabox
 14 
FÏg


3546 
AT91C_CAN_MB15
 
	`EQU
 (0x1 << 15è;- (
CAN
è
Mabox
 15 
FÏg


3547 
AT91C_CAN_ERRA
 
	`EQU
 (0x1 << 16è;- (
CAN
è
E¼Ü
 
Aùive
 
Mode
 
FÏg


3548 
AT91C_CAN_WARN
 
	`EQU
 (0x1 << 17è;- (
CAN
è
W¬nšg
 
Lim™
 
FÏg


3549 
AT91C_CAN_ERRP
 
	`EQU
 (0x1 << 18è;- (
CAN
è
E¼Ü
 
Passive
 
Mode
 
FÏg


3550 
AT91C_CAN_BOFF
 
	`EQU
 (0x1 << 19è;- (
CAN
è
Bus
 
Off
 
Mode
 
FÏg


3551 
AT91C_CAN_SLEEP
 
	`EQU
 (0x1 << 20è;- (
CAN
è
SË•
 
FÏg


3552 
AT91C_CAN_WAKEUP
 
	`EQU
 (0x1 << 21è;- (
CAN
è
Wakeup
 
FÏg


3553 
AT91C_CAN_TOVF
 
	`EQU
 (0x1 << 22è;- (
CAN
è
Tim”
 
Ov”æow
 
FÏg


3554 
AT91C_CAN_TSTP
 
	`EQU
 (0x1 << 23è;- (
CAN
è
Time¡amp
 
FÏg


3555 
AT91C_CAN_CERR
 
	`EQU
 (0x1 << 24è;- (
CAN
è
CRC
 
E¼Ü


3556 
AT91C_CAN_SERR
 
	`EQU
 (0x1 << 25è;- (
CAN
è
Stuffšg
 
E¼Ü


3557 
AT91C_CAN_AERR
 
	`EQU
 (0x1 << 26è;- (
CAN
è
AcknowËdgm’t
 
E¼Ü


3558 
AT91C_CAN_FERR
 
	`EQU
 (0x1 << 27è;- (
CAN
è
FÜm
 
E¼Ü


3559 
AT91C_CAN_BERR
 
	`EQU
 (0x1 << 28è;- (
CAN
è
B™
 
E¼Ü


3563 
AT91C_CAN_RBSY
 
	`EQU
 (0x1 << 29è;- (
CAN
è
Reûiv”
 
Busy


3564 
AT91C_CAN_TBSY
 
	`EQU
 (0x1 << 30è;- (
CAN
è
T¿nsm™‹r
 
Busy


3565 
AT91C_CAN_OVLY
 
	`EQU
 (0x1 << 31è;- (
CAN
è
Ov”lßd
 
Busy


3567 
AT91C_CAN_PHASE2
 
	`EQU
 (0x7 << 0è;- (
CAN
è
Pha£
 2 
£gm’t


3568 
AT91C_CAN_PHASE1
 
	`EQU
 (0x7 << 4è;- (
CAN
è
Pha£
 1 
£gm’t


3569 
AT91C_CAN_PROPAG
 
	`EQU
 (0x7 << 8è;- (
CAN
è
Prog¿mm©iÚ
 
time
 
£gm’t


3570 
AT91C_CAN_SYNC
 
	`EQU
 (0x3 << 12è;- (
CAN
è
Re
-
synchrÚiz©iÚ
 
jump
 
width
 
£gm’t


3571 
AT91C_CAN_BRP
 
	`EQU
 (0x7F << 16è;- (
CAN
è
Baud¿‹
 
P»sÿËr


3572 
AT91C_CAN_SMP
 
	`EQU
 (0x1 << 24è;- (
CAN
è
Sam¶šg
 
mode


3574 
AT91C_CAN_TIMER
 
	`EQU
 (0xFFFF << 0è;- (
CAN
è
Tim”
 
f›ld


3577 
AT91C_CAN_REC
 
	`EQU
 (0xFF << 0è;- (
CAN
è
Reûive
 
E¼Ü
 
CouÁ”


3578 
AT91C_CAN_TEC
 
	`EQU
 (0xFF << 16è;- (
CAN
è
T¿nsm™
 
E¼Ü
 
CouÁ”


3580 
AT91C_CAN_TIMRST
 
	`EQU
 (0x1 << 31è;- (
CAN
è
Tim”
 
Re£t
 
F›ld


3587 
AT91C_EMAC_LB
 
	`EQU
 (0x1 << 0è;- (
EMAC
è
Loİback
. 
O±iÚ®
. 
Wh’
 
£t
, 
loİback
 
sigÇl
 
is
 
©
 
high
 
Ëv–
.

3588 
AT91C_EMAC_LLB
 
	`EQU
 (0x1 << 1è;- (
EMAC
è
Loİback
 
loÿl
.

3589 
AT91C_EMAC_RE
 
	`EQU
 (0x1 << 2è;- (
EMAC
è
Reûive
 
’abË
.

3590 
AT91C_EMAC_TE
 
	`EQU
 (0x1 << 3è;- (
EMAC
è
T¿nsm™
 
’abË
.

3591 
AT91C_EMAC_MPE
 
	`EQU
 (0x1 << 4è;- (
EMAC
è
Mªagem’t
 
pÜt
 
’abË
.

3592 
AT91C_EMAC_CLRSTAT
 
	`EQU
 (0x1 << 5è;- (
EMAC
è
CË¬
 
¡©i¡ics
 
»gi¡”s
.

3593 
AT91C_EMAC_INCSTAT
 
	`EQU
 (0x1 << 6è;- (
EMAC
è
Inüem’t
 
¡©i¡ics
 
»gi¡”s
.

3594 
AT91C_EMAC_WESTAT
 
	`EQU
 (0x1 << 7è;- (
EMAC
è
Wr™e
 
’abË
 
¡©i¡ics
 
»gi¡”s
.

3595 
AT91C_EMAC_BP
 
	`EQU
 (0x1 << 8è;- (
EMAC
è
Back
 
´essu»
.

3596 
AT91C_EMAC_TSTART
 
	`EQU
 (0x1 << 9è;- (
EMAC
è
S¹
 
T¿nsmissiÚ
.

3597 
AT91C_EMAC_THALT
 
	`EQU
 (0x1 << 10è;- (
EMAC
è
T¿nsmissiÚ
 
H®t
.

3598 
AT91C_EMAC_TPFR
 
	`EQU
 (0x1 << 11è;- (
EMAC
è
T¿nsm™
 
·u£
 
äame


3599 
AT91C_EMAC_TZQ
 
	`EQU
 (0x1 << 12è;- (
EMAC
è
T¿nsm™
 
z”o
 
quªtum
 
·u£
 
äame


3601 
AT91C_EMAC_SPD
 
	`EQU
 (0x1 << 0è;- (
EMAC
è
S³ed
.

3602 
AT91C_EMAC_FD
 
	`EQU
 (0x1 << 1è;- (
EMAC
è
FuÎ
 
du¶ex
.

3603 
AT91C_EMAC_JFRAME
 
	`EQU
 (0x1 << 3è;- (
EMAC
è
Jumbo
 
F¿mes
.

3604 
AT91C_EMAC_CAF
 
	`EQU
 (0x1 << 4è;- (
EMAC
è
Cİy
 
®l
 
äames
.

3605 
AT91C_EMAC_NBC
 
	`EQU
 (0x1 << 5è;- (
EMAC
è
No
 
brßdÿ¡
.

3606 
AT91C_EMAC_MTI
 
	`EQU
 (0x1 << 6è;- (
EMAC
è
MuÉiÿ¡
 
hash
 
ev’t
 
’abË


3607 
AT91C_EMAC_UNI
 
	`EQU
 (0x1 << 7è;- (
EMAC
è
Uniÿ¡
 
hash
 
’abË
.

3608 
AT91C_EMAC_BIG
 
	`EQU
 (0x1 << 8è;- (
EMAC
è
Reûive
 1522 
by‹s
.

3609 
AT91C_EMAC_EAE
 
	`EQU
 (0x1 << 9è;- (
EMAC
è
Ex‹º®
 
add»ss
 
m©ch
 
’abË
.

3610 
AT91C_EMAC_CLK
 
	`EQU
 (0x3 << 10è;- (
EMAC
)

3611 
AT91C_EMAC_CLK_HCLK_8
 
	`EQU
 (0x0 << 10è;- (
EMAC
è
HCLK
 
divided
 
by
 8

3612 
AT91C_EMAC_CLK_HCLK_16
 
	`EQU
 (0x1 << 10è;- (
EMAC
è
HCLK
 
divided
 
by
 16

3613 
AT91C_EMAC_CLK_HCLK_32
 
	`EQU
 (0x2 << 10è;- (
EMAC
è
HCLK
 
divided
 
by
 32

3614 
AT91C_EMAC_CLK_HCLK_64
 
	`EQU
 (0x3 << 10è;- (
EMAC
è
HCLK
 
divided
 
by
 64

3615 
AT91C_EMAC_RTY
 
	`EQU
 (0x1 << 12è;- (
EMAC
)

3616 
AT91C_EMAC_PAE
 
	`EQU
 (0x1 << 13è;- (
EMAC
)

3617 
AT91C_EMAC_RBOF
 
	`EQU
 (0x3 << 14è;- (
EMAC
)

3618 
AT91C_EMAC_RBOF_OFFSET_0
 
	`EQU
 (0x0 << 14è;- (
EMAC
è
no
 
off£t
 
äom
 
¡¬t
 
of
 
»ûive
 
bufãr


3619 
AT91C_EMAC_RBOF_OFFSET_1
 
	`EQU
 (0x1 << 14è;- (
EMAC
è
Úe
 
by‹
 
off£t
 
äom
 
¡¬t
 
of
 
»ûive
 
bufãr


3620 
AT91C_EMAC_RBOF_OFFSET_2
 
	`EQU
 (0x2 << 14è;- (
EMAC
è
two
 
by‹s
 
off£t
 
äom
 
¡¬t
 
of
 
»ûive
 
bufãr


3621 
AT91C_EMAC_RBOF_OFFSET_3
 
	`EQU
 (0x3 << 14è;- (
EMAC
è
th»e
 
by‹s
 
off£t
 
äom
 
¡¬t
 
of
 
»ûive
 
bufãr


3622 
AT91C_EMAC_RLCE
 
	`EQU
 (0x1 << 16è;- (
EMAC
è
Reûive
 
L’gth
 
f›ld
 
Checkšg
 
EÇbË


3623 
AT91C_EMAC_DRFCS
 
	`EQU
 (0x1 << 17è;- (
EMAC
è
Disÿrd
 
Reûive
 
FCS


3624 
AT91C_EMAC_EFRHD
 
	`EQU
 (0x1 << 18è;- (
EMAC
)

3625 
AT91C_EMAC_IRXFCS
 
	`EQU
 (0x1 << 19è;- (
EMAC
è
IgnÜe
 
RX
 
FCS


3627 
AT91C_EMAC_LINKR
 
	`EQU
 (0x1 << 0è;- (
EMAC
)

3628 
AT91C_EMAC_MDIO
 
	`EQU
 (0x1 << 1è;- (
EMAC
)

3629 
AT91C_EMAC_IDLE
 
	`EQU
 (0x1 << 2è;- (
EMAC
)

3631 
AT91C_EMAC_UBR
 
	`EQU
 (0x1 << 0è;- (
EMAC
)

3632 
AT91C_EMAC_COL
 
	`EQU
 (0x1 << 1è;- (
EMAC
)

3633 
AT91C_EMAC_RLES
 
	`EQU
 (0x1 << 2è;- (
EMAC
)

3634 
AT91C_EMAC_TGO
 
	`EQU
 (0x1 << 3è;- (
EMAC
è
T¿nsm™
 
Go


3635 
AT91C_EMAC_BEX
 
	`EQU
 (0x1 << 4è;- (
EMAC
è
Bufãrs
 
exhau¡ed
 
mid
 
äame


3636 
AT91C_EMAC_COMP
 
	`EQU
 (0x1 << 5è;- (
EMAC
)

3637 
AT91C_EMAC_UND
 
	`EQU
 (0x1 << 6è;- (
EMAC
)

3639 
AT91C_EMAC_BNA
 
	`EQU
 (0x1 << 0è;- (
EMAC
)

3640 
AT91C_EMAC_REC
 
	`EQU
 (0x1 << 1è;- (
EMAC
)

3641 
AT91C_EMAC_OVR
 
	`EQU
 (0x1 << 2è;- (
EMAC
)

3643 
AT91C_EMAC_MFD
 
	`EQU
 (0x1 << 0è;- (
EMAC
)

3644 
AT91C_EMAC_RCOMP
 
	`EQU
 (0x1 << 1è;- (
EMAC
)

3645 
AT91C_EMAC_RXUBR
 
	`EQU
 (0x1 << 2è;- (
EMAC
)

3646 
AT91C_EMAC_TXUBR
 
	`EQU
 (0x1 << 3è;- (
EMAC
)

3647 
AT91C_EMAC_TUNDR
 
	`EQU
 (0x1 << 4è;- (
EMAC
)

3648 
AT91C_EMAC_RLEX
 
	`EQU
 (0x1 << 5è;- (
EMAC
)

3649 
AT91C_EMAC_TXERR
 
	`EQU
 (0x1 << 6è;- (
EMAC
)

3650 
AT91C_EMAC_TCOMP
 
	`EQU
 (0x1 << 7è;- (
EMAC
)

3651 
AT91C_EMAC_LINK
 
	`EQU
 (0x1 << 9è;- (
EMAC
)

3652 
AT91C_EMAC_ROVR
 
	`EQU
 (0x1 << 10è;- (
EMAC
)

3653 
AT91C_EMAC_HRESP
 
	`EQU
 (0x1 << 11è;- (
EMAC
)

3654 
AT91C_EMAC_PFRE
 
	`EQU
 (0x1 << 12è;- (
EMAC
)

3655 
AT91C_EMAC_PTZ
 
	`EQU
 (0x1 << 13è;- (
EMAC
)

3660 
AT91C_EMAC_DATA
 
	`EQU
 (0xFFFF << 0è;- (
EMAC
)

3661 
AT91C_EMAC_CODE
 
	`EQU
 (0x3 << 16è;- (
EMAC
)

3662 
AT91C_EMAC_REGA
 
	`EQU
 (0x1F << 18è;- (
EMAC
)

3663 
AT91C_EMAC_PHYA
 
	`EQU
 (0x1F << 23è;- (
EMAC
)

3664 
AT91C_EMAC_RW
 
	`EQU
 (0x3 << 28è;- (
EMAC
)

3665 
AT91C_EMAC_SOF
 
	`EQU
 (0x3 << 30è;- (
EMAC
)

3667 
AT91C_EMAC_RMII
 
	`EQU
 (0x1 << 0è;- (
EMAC
è
Reduû
 
MII


3669 
AT91C_EMAC_IP
 
	`EQU
 (0xFFFF << 0è;- (
EMAC
è
ARP
 
»que¡
 
IP
 
add»ss


3670 
AT91C_EMAC_MAG
 
	`EQU
 (0x1 << 16è;- (
EMAC
è
Magic
 
·ck‘
 
ev’t
 
’abË


3671 
AT91C_EMAC_ARP
 
	`EQU
 (0x1 << 17è;- (
EMAC
è
ARP
 
»que¡
 
ev’t
 
’abË


3672 
AT91C_EMAC_SA1
 
	`EQU
 (0x1 << 18è;- (
EMAC
è
S³cific
 
add»ss
 1 
ev’t
 
’abË


3674 
AT91C_EMAC_REVREF
 
	`EQU
 (0xFFFF << 0è;- (
EMAC
)

3675 
AT91C_EMAC_PARTREF
 
	`EQU
 (0xFFFF << 16è;- (
EMAC
)

3681 
AT91C_ADC_SWRST
 
	`EQU
 (0x1 << 0è;- (
ADC
è
Soáw¬e
 
Re£t


3682 
AT91C_ADC_START
 
	`EQU
 (0x1 << 1è;- (
ADC
è
S¹
 
CÚv”siÚ


3684 
AT91C_ADC_TRGEN
 
	`EQU
 (0x1 << 0è;- (
ADC
è
Trigg”
 
EÇbË


3685 
AT91C_ADC_TRGEN_DIS
 
	`EQU
 (0x0è;- (
ADC
è
H¿dw¬e
 
Œigg”s
 
¬e
 
di§bËd
. 
S¹šg
 
a
 
cÚv”siÚ
 
is
 
Úly
 
possibË
 
by
 
soáw¬e


3686 
AT91C_ADC_TRGEN_EN
 
	`EQU
 (0x1è;- (
ADC
è
H¬dw¬e
 
Œigg”
 
£Ëùed
 
by
 
TRGSEL
 
f›ld
 
is
 
’abËd
.

3687 
AT91C_ADC_TRGSEL
 
	`EQU
 (0x7 << 1è;- (
ADC
è
Trigg”
 
S–eùiÚ


3688 
AT91C_ADC_TRGSEL_TIOA0
 
	`EQU
 (0x0 << 1è;- (
ADC
è
S–eùed
 
TRGSEL
 = 
TIAO0


3689 
AT91C_ADC_TRGSEL_TIOA1
 
	`EQU
 (0x1 << 1è;- (
ADC
è
S–eùed
 
TRGSEL
 = 
TIAO1


3690 
AT91C_ADC_TRGSEL_TIOA2
 
	`EQU
 (0x2 << 1è;- (
ADC
è
S–eùed
 
TRGSEL
 = 
TIAO2


3691 
AT91C_ADC_TRGSEL_TIOA3
 
	`EQU
 (0x3 << 1è;- (
ADC
è
S–eùed
 
TRGSEL
 = 
TIAO3


3692 
AT91C_ADC_TRGSEL_TIOA4
 
	`EQU
 (0x4 << 1è;- (
ADC
è
S–eùed
 
TRGSEL
 = 
TIAO4


3693 
AT91C_ADC_TRGSEL_TIOA5
 
	`EQU
 (0x5 << 1è;- (
ADC
è
S–eùed
 
TRGSEL
 = 
TIAO5


3694 
AT91C_ADC_TRGSEL_EXT
 
	`EQU
 (0x6 << 1è;- (
ADC
è
S–eùed
 
TRGSEL
 = 
Ex‹º®
 
Trigg”


3695 
AT91C_ADC_LOWRES
 
	`EQU
 (0x1 << 4è;- (
ADC
è
ResŞutiÚ
.

3696 
AT91C_ADC_LOWRES_10_BIT
 
	`EQU
 (0x0 << 4è;- (
ADC
è10-
b™
 
»sŞutiÚ


3697 
AT91C_ADC_LOWRES_8_BIT
 
	`EQU
 (0x1 << 4è;- (
ADC
è8-
b™
 
»sŞutiÚ


3698 
AT91C_ADC_SLEEP
 
	`EQU
 (0x1 << 5è;- (
ADC
è
SË•
 
Mode


3699 
AT91C_ADC_SLEEP_NORMAL_MODE
 
	`EQU
 (0x0 << 5è;- (
ADC
è
NÜm®
 
Mode


3700 
AT91C_ADC_SLEEP_MODE
 
	`EQU
 (0x1 << 5è;- (
ADC
è
SË•
 
Mode


3701 
AT91C_ADC_PRESCAL
 
	`EQU
 (0x3F << 8è;- (
ADC
è
P»sÿËr
 
¿‹
 
£ËùiÚ


3702 
AT91C_ADC_STARTUP
 
	`EQU
 (0x1F << 16è;- (
ADC
è
S¹up
 
Time


3703 
AT91C_ADC_SHTIM
 
	`EQU
 (0xF << 24è;- (
ADC
è
Sam¶e
 & 
HŞd
 
Time


3705 
AT91C_ADC_CH0
 
	`EQU
 (0x1 << 0è;- (
ADC
è
ChªÃl
 0

3706 
AT91C_ADC_CH1
 
	`EQU
 (0x1 << 1è;- (
ADC
è
ChªÃl
 1

3707 
AT91C_ADC_CH2
 
	`EQU
 (0x1 << 2è;- (
ADC
è
ChªÃl
 2

3708 
AT91C_ADC_CH3
 
	`EQU
 (0x1 << 3è;- (
ADC
è
ChªÃl
 3

3709 
AT91C_ADC_CH4
 
	`EQU
 (0x1 << 4è;- (
ADC
è
ChªÃl
 4

3710 
AT91C_ADC_CH5
 
	`EQU
 (0x1 << 5è;- (
ADC
è
ChªÃl
 5

3711 
AT91C_ADC_CH6
 
	`EQU
 (0x1 << 6è;- (
ADC
è
ChªÃl
 6

3712 
AT91C_ADC_CH7
 
	`EQU
 (0x1 << 7è;- (
ADC
è
ChªÃl
 7

3716 
AT91C_ADC_EOC0
 
	`EQU
 (0x1 << 0è;- (
ADC
è
End
 
of
 
CÚv”siÚ


3717 
AT91C_ADC_EOC1
 
	`EQU
 (0x1 << 1è;- (
ADC
è
End
 
of
 
CÚv”siÚ


3718 
AT91C_ADC_EOC2
 
	`EQU
 (0x1 << 2è;- (
ADC
è
End
 
of
 
CÚv”siÚ


3719 
AT91C_ADC_EOC3
 
	`EQU
 (0x1 << 3è;- (
ADC
è
End
 
of
 
CÚv”siÚ


3720 
AT91C_ADC_EOC4
 
	`EQU
 (0x1 << 4è;- (
ADC
è
End
 
of
 
CÚv”siÚ


3721 
AT91C_ADC_EOC5
 
	`EQU
 (0x1 << 5è;- (
ADC
è
End
 
of
 
CÚv”siÚ


3722 
AT91C_ADC_EOC6
 
	`EQU
 (0x1 << 6è;- (
ADC
è
End
 
of
 
CÚv”siÚ


3723 
AT91C_ADC_EOC7
 
	`EQU
 (0x1 << 7è;- (
ADC
è
End
 
of
 
CÚv”siÚ


3724 
AT91C_ADC_OVRE0
 
	`EQU
 (0x1 << 8è;- (
ADC
è
Ov”run
 
E¼Ü


3725 
AT91C_ADC_OVRE1
 
	`EQU
 (0x1 << 9è;- (
ADC
è
Ov”run
 
E¼Ü


3726 
AT91C_ADC_OVRE2
 
	`EQU
 (0x1 << 10è;- (
ADC
è
Ov”run
 
E¼Ü


3727 
AT91C_ADC_OVRE3
 
	`EQU
 (0x1 << 11è;- (
ADC
è
Ov”run
 
E¼Ü


3728 
AT91C_ADC_OVRE4
 
	`EQU
 (0x1 << 12è;- (
ADC
è
Ov”run
 
E¼Ü


3729 
AT91C_ADC_OVRE5
 
	`EQU
 (0x1 << 13è;- (
ADC
è
Ov”run
 
E¼Ü


3730 
AT91C_ADC_OVRE6
 
	`EQU
 (0x1 << 14è;- (
ADC
è
Ov”run
 
E¼Ü


3731 
AT91C_ADC_OVRE7
 
	`EQU
 (0x1 << 15è;- (
ADC
è
Ov”run
 
E¼Ü


3732 
AT91C_ADC_DRDY
 
	`EQU
 (0x1 << 16è;- (
ADC
è
D©a
 
R—dy


3733 
AT91C_ADC_GOVRE
 
	`EQU
 (0x1 << 17è;- (
ADC
è
G’”®
 
Ov”run


3734 
AT91C_ADC_ENDRX
 
	`EQU
 (0x1 << 18è;- (
ADC
è
End
 
of
 
Reûiv”
 
T¿nsãr


3735 
AT91C_ADC_RXBUFF
 
	`EQU
 (0x1 << 19è;- (
ADC
è
RXBUFF
 
IÁ”ru±


3737 
AT91C_ADC_LDATA
 
	`EQU
 (0x3FF << 0è;- (
ADC
è
La¡
 
D©a
 
CÚv”‹d


3742 
AT91C_ADC_DATA
 
	`EQU
 (0x3FF << 0è;- (
ADC
è
CÚv”‹d
 
D©a


3755 
AT91C_AES_START
 
	`EQU
 (0x1 << 0è;- (
AES
è
S¹s
 
Proûssšg


3756 
AT91C_AES_SWRST
 
	`EQU
 (0x1 << 8è;- (
AES
è
Soáw¬e
 
Re£t


3757 
AT91C_AES_LOADSEED
 
	`EQU
 (0x1 << 16è;- (
AES
è
Rªdom
 
Numb”
 
G’”©Ü
 
S“d
 
Lßdšg


3759 
AT91C_AES_CIPHER
 
	`EQU
 (0x1 << 0è;- (
AES
è
Proûssšg
 
Mode


3760 
AT91C_AES_PROCDLY
 
	`EQU
 (0xF << 4è;- (
AES
è
Proûssšg
 
D–ay


3761 
AT91C_AES_SMOD
 
	`EQU
 (0x3 << 8è;- (
AES
è
S¹
 
Mode


3762 
AT91C_AES_SMOD_MANUAL
 
	`EQU
 (0x0 << 8è;- (
AES
è
Mªu®
 
Mode
: 
The
 
START
 
b™
 
š
 
AES_CR
 
mu¡
 
be
 
£t
 
to
 
begš
 
’üy±iÚ
 
Ü
 
deüy±iÚ
.

3763 
AT91C_AES_SMOD_AUTO
 
	`EQU
 (0x1 << 8è;- (
AES
è
Auto
 
Mode
: 
no
 
aùiÚ
 
š
 
AES_CR
 
is
 
	`Ãûs§ry
 (
cf
 
d©ash“t
).

3764 
AT91C_AES_SMOD_PDC
 
	`EQU
 (0x2 << 8è;- (
AES
è
PDC
 
	`Mode
 (
cf
 
d©ash“t
).

3765 
AT91C_AES_OPMOD
 
	`EQU
 (0x7 << 12è;- (
AES
è
O³¿tiÚ
 
Mode


3766 
AT91C_AES_OPMOD_ECB
 
	`EQU
 (0x0 << 12è;- (
AES
è
ECB
 
EËùrÚic
 
CodeBook
 
mode
.

3767 
AT91C_AES_OPMOD_CBC
 
	`EQU
 (0x1 << 12è;- (
AES
è
CBC
 
Ch”
 
Block
 
Chaššg
 
mode
.

3768 
AT91C_AES_OPMOD_OFB
 
	`EQU
 (0x2 << 12è;- (
AES
è
OFB
 
Ouut
 
F“dback
 
mode
.

3769 
AT91C_AES_OPMOD_CFB
 
	`EQU
 (0x3 << 12è;- (
AES
è
CFB
 
Ch”
 
F“dback
 
mode
.

3770 
AT91C_AES_OPMOD_CTR
 
	`EQU
 (0x4 << 12è;- (
AES
è
CTR
 
CouÁ”
 
mode
.

3771 
AT91C_AES_LOD
 
	`EQU
 (0x1 << 15è;- (
AES
è
La¡
 
Ouut
 
D©a
 
Mode


3772 
AT91C_AES_CFBS
 
	`EQU
 (0x7 << 16è;- (
AES
è
Ch”
 
F“dback
 
D©a
 
Size


3773 
AT91C_AES_CFBS_128_BIT
 
	`EQU
 (0x0 << 16è;- (
AES
è128-
b™
.

3774 
AT91C_AES_CFBS_64_BIT
 
	`EQU
 (0x1 << 16è;- (
AES
è64-
b™
.

3775 
AT91C_AES_CFBS_32_BIT
 
	`EQU
 (0x2 << 16è;- (
AES
è32-
b™
.

3776 
AT91C_AES_CFBS_16_BIT
 
	`EQU
 (0x3 << 16è;- (
AES
è16-
b™
.

3777 
AT91C_AES_CFBS_8_BIT
 
	`EQU
 (0x4 << 16è;- (
AES
è8-
b™
.

3778 
AT91C_AES_CKEY
 
	`EQU
 (0xF << 20è;- (
AES
è
CouÁ”m—su»
 
Key


3779 
AT91C_AES_CTYPE
 
	`EQU
 (0x1F << 24è;- (
AES
è
CouÁ”m—su»
 
Ty³


3780 
AT91C_AES_CTYPE_TYPE1_EN
 
	`EQU
 (0x1 << 24è;- (
AES
è
CouÁ”m—su»
 
ty³
 1 
is
 
’abËd
.

3781 
AT91C_AES_CTYPE_TYPE2_EN
 
	`EQU
 (0x2 << 24è;- (
AES
è
CouÁ”m—su»
 
ty³
 2 
is
 
’abËd
.

3782 
AT91C_AES_CTYPE_TYPE3_EN
 
	`EQU
 (0x4 << 24è;- (
AES
è
CouÁ”m—su»
 
ty³
 3 
is
 
’abËd
.

3783 
AT91C_AES_CTYPE_TYPE4_EN
 
	`EQU
 (0x8 << 24è;- (
AES
è
CouÁ”m—su»
 
ty³
 4 
is
 
’abËd
.

3784 
AT91C_AES_CTYPE_TYPE5_EN
 
	`EQU
 (0x10 << 24è;- (
AES
è
CouÁ”m—su»
 
ty³
 5 
is
 
’abËd
.

3786 
AT91C_AES_DATRDY
 
	`EQU
 (0x1 << 0è;- (
AES
è
DATRDY


3787 
AT91C_AES_ENDRX
 
	`EQU
 (0x1 << 1è;- (
AES
è
PDC
 
R—d
 
Bufãr
 
End


3788 
AT91C_AES_ENDTX
 
	`EQU
 (0x1 << 2è;- (
AES
è
PDC
 
Wr™e
 
Bufãr
 
End


3789 
AT91C_AES_RXBUFF
 
	`EQU
 (0x1 << 3è;- (
AES
è
PDC
 
R—d
 
Bufãr
 
FuÎ


3790 
AT91C_AES_TXBUFE
 
	`EQU
 (0x1 << 4è;- (
AES
è
PDC
 
Wr™e
 
Bufãr
 
Em±y


3791 
AT91C_AES_URAD
 
	`EQU
 (0x1 << 8è;- (
AES
è
Un¥ecif›d
 
Regi¡”
 
Acûss
 
D‘eùiÚ


3795 
AT91C_AES_URAT
 
	`EQU
 (0x7 << 12è;- (
AES
è
Un¥ecif›d
 
Regi¡”
 
Acûss
 
Ty³
 
Stus


3796 
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 
	`EQU
 (0x0 << 12è;- (
AES
è
IÅut
 
d©a
 
wr™‹n
 
duršg
 
the
 d©¨
´oûssšg
 
š
 
PDC
 
mode
.

3797 
AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 
	`EQU
 (0x1 << 12è;- (
AES
è
Ouut
 
d©a
 
»ad
 
duršg
 
the
 d©¨
´oûssšg
.

3798 
AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 
	`EQU
 (0x2 << 12è;- (
AES
è
Mode
 
wr™‹n
 
duršg
 
the
 
d©a
 
´oûssšg
.

3799 
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 
	`EQU
 (0x3 << 12è;- (
AES
è
Ouut
 
d©a
 
»ad
 
duršg
 
the
 
sub
-
keys
 
g’”©iÚ
.

3800 
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 
	`EQU
 (0x4 << 12è;- (
AES
è
Mode
 
wr™‹n
 
duršg
 
the
 
sub
-
keys
 
g’”©iÚ
.

3801 
AT91C_AES_URAT_WO_REG_READ
 
	`EQU
 (0x5 << 12è;- (
AES
è
Wr™e
-
Úly
 
»ad
 
acûss
.

3807 
AT91C_TDES_START
 
	`EQU
 (0x1 << 0è;- (
TDES
è
S¹s
 
Proûssšg


3808 
AT91C_TDES_SWRST
 
	`EQU
 (0x1 << 8è;- (
TDES
è
Soáw¬e
 
Re£t


3810 
AT91C_TDES_CIPHER
 
	`EQU
 (0x1 << 0è;- (
TDES
è
Proûssšg
 
Mode


3811 
AT91C_TDES_TDESMOD
 
	`EQU
 (0x1 << 1è;- (
TDES
è
SšgË
 
Ü
 
TrË
 
DES
 
Mode


3812 
AT91C_TDES_KEYMOD
 
	`EQU
 (0x1 << 4è;- (
TDES
è
Key
 
Mode


3813 
AT91C_TDES_SMOD
 
	`EQU
 (0x3 << 8è;- (
TDES
è
S¹
 
Mode


3814 
AT91C_TDES_SMOD_MANUAL
 
	`EQU
 (0x0 << 8è;- (
TDES
è
Mªu®
 
Mode
: 
The
 
START
 
b™
 
š
 
TDES_CR
 
mu¡
 
be
 
£t
 
to
 
begš
 
’üy±iÚ
 
Ü
 
deüy±iÚ
.

3815 
AT91C_TDES_SMOD_AUTO
 
	`EQU
 (0x1 << 8è;- (
TDES
è
Auto
 
Mode
: 
no
 
aùiÚ
 
š
 
TDES_CR
 
is
 
	`Ãûs§ry
 (
cf
 
d©ash“t
).

3816 
AT91C_TDES_SMOD_PDC
 
	`EQU
 (0x2 << 8è;- (
TDES
è
PDC
 
	`Mode
 (
cf
 
d©ash“t
).

3817 
AT91C_TDES_OPMOD
 
	`EQU
 (0x3 << 12è;- (
TDES
è
O³¿tiÚ
 
Mode


3818 
AT91C_TDES_OPMOD_ECB
 
	`EQU
 (0x0 << 12è;- (
TDES
è
ECB
 
EËùrÚic
 
CodeBook
 
mode
.

3819 
AT91C_TDES_OPMOD_CBC
 
	`EQU
 (0x1 << 12è;- (
TDES
è
CBC
 
Ch”
 
Block
 
Chaššg
 
mode
.

3820 
AT91C_TDES_OPMOD_OFB
 
	`EQU
 (0x2 << 12è;- (
TDES
è
OFB
 
Ouut
 
F“dback
 
mode
.

3821 
AT91C_TDES_OPMOD_CFB
 
	`EQU
 (0x3 << 12è;- (
TDES
è
CFB
 
Ch”
 
F“dback
 
mode
.

3822 
AT91C_TDES_LOD
 
	`EQU
 (0x1 << 15è;- (
TDES
è
La¡
 
Ouut
 
D©a
 
Mode


3823 
AT91C_TDES_CFBS
 
	`EQU
 (0x3 << 16è;- (
TDES
è
Ch”
 
F“dback
 
D©a
 
Size


3824 
AT91C_TDES_CFBS_64_BIT
 
	`EQU
 (0x0 << 16è;- (
TDES
è64-
b™
.

3825 
AT91C_TDES_CFBS_32_BIT
 
	`EQU
 (0x1 << 16è;- (
TDES
è32-
b™
.

3826 
AT91C_TDES_CFBS_16_BIT
 
	`EQU
 (0x2 << 16è;- (
TDES
è16-
b™
.

3827 
AT91C_TDES_CFBS_8_BIT
 
	`EQU
 (0x3 << 16è;- (
TDES
è8-
b™
.

3829 
AT91C_TDES_DATRDY
 
	`EQU
 (0x1 << 0è;- (
TDES
è
DATRDY


3830 
AT91C_TDES_ENDRX
 
	`EQU
 (0x1 << 1è;- (
TDES
è
PDC
 
R—d
 
Bufãr
 
End


3831 
AT91C_TDES_ENDTX
 
	`EQU
 (0x1 << 2è;- (
TDES
è
PDC
 
Wr™e
 
Bufãr
 
End


3832 
AT91C_TDES_RXBUFF
 
	`EQU
 (0x1 << 3è;- (
TDES
è
PDC
 
R—d
 
Bufãr
 
FuÎ


3833 
AT91C_TDES_TXBUFE
 
	`EQU
 (0x1 << 4è;- (
TDES
è
PDC
 
Wr™e
 
Bufãr
 
Em±y


3834 
AT91C_TDES_URAD
 
	`EQU
 (0x1 << 8è;- (
TDES
è
Un¥ecif›d
 
Regi¡”
 
Acûss
 
D‘eùiÚ


3838 
AT91C_TDES_URAT
 
	`EQU
 (0x3 << 12è;- (
TDES
è
Un¥ecif›d
 
Regi¡”
 
Acûss
 
Ty³
 
Stus


3839 
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 
	`EQU
 (0x0 << 12è;- (
TDES
è
IÅut
 
d©a
 
wr™‹n
 
duršg
 
the
 d©¨
´oûssšg
 
š
 
PDC
 
mode
.

3840 
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 
	`EQU
 (0x1 << 12è;- (
TDES
è
Ouut
 
d©a
 
»ad
 
duršg
 
the
 d©¨
´oûssšg
.

3841 
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 
	`EQU
 (0x2 << 12è;- (
TDES
è
Mode
 
wr™‹n
 
duršg
 
the
 
d©a
 
´oûssšg
.

3842 
AT91C_TDES_URAT_WO_REG_READ
 
	`EQU
 (0x3 << 12è;- (
TDES
è
Wr™e
-
Úly
 
»ad
 
acûss
.

3849 
AT91C_AIC_IVR
 
	`EQU
 (0xFFFFF100è;- (
AIC
è
IRQ
 
VeùÜ
 
Regi¡”


3850 
AT91C_AIC_SMR
 
	`EQU
 (0xFFFFF000è;- (
AIC
è
Sourû
 
Mode
 
Regi¡”


3851 
AT91C_AIC_FVR
 
	`EQU
 (0xFFFFF104è;- (
AIC
è
FIQ
 
VeùÜ
 
Regi¡”


3852 
AT91C_AIC_DCR
 
	`EQU
 (0xFFFFF138è;- (
AIC
è
Debug
 
CÚŒŞ
 
	$Regi¡”
 (
PrÙeù
)

3853 
AT91C_AIC_EOICR
 
	`EQU
 (0xFFFFF130è;- (
AIC
è
End
 
of
 
IÁ”ru±
 
Commªd
 
Regi¡”


3854 
AT91C_AIC_SVR
 
	`EQU
 (0xFFFFF080è;- (
AIC
è
Sourû
 
VeùÜ
 
Regi¡”


3855 
AT91C_AIC_FFSR
 
	`EQU
 (0xFFFFF148è;- (
AIC
è
Fa¡
 
FÜcšg
 
Stus
 
Regi¡”


3856 
AT91C_AIC_ICCR
 
	`EQU
 (0xFFFFF128è;- (
AIC
è
IÁ”ru±
 
CË¬
 
Commªd
 
Regi¡”


3857 
AT91C_AIC_ISR
 
	`EQU
 (0xFFFFF108è;- (
AIC
è
IÁ”ru±
 
Stus
 
Regi¡”


3858 
AT91C_AIC_IMR
 
	`EQU
 (0xFFFFF110è;- (
AIC
è
IÁ”ru±
 
Mask
 
Regi¡”


3859 
AT91C_AIC_IPR
 
	`EQU
 (0xFFFFF10Cè;- (
AIC
è
IÁ”ru±
 
P’dšg
 
Regi¡”


3860 
AT91C_AIC_FFER
 
	`EQU
 (0xFFFFF140è;- (
AIC
è
Fa¡
 
FÜcšg
 
EÇbË
 
Regi¡”


3861 
AT91C_AIC_IECR
 
	`EQU
 (0xFFFFF120è;- (
AIC
è
IÁ”ru±
 
EÇbË
 
Commªd
 
Regi¡”


3862 
AT91C_AIC_ISCR
 
	`EQU
 (0xFFFFF12Cè;- (
AIC
è
IÁ”ru±
 
S‘
 
Commªd
 
Regi¡”


3863 
AT91C_AIC_FFDR
 
	`EQU
 (0xFFFFF144è;- (
AIC
è
Fa¡
 
FÜcšg
 
Di§bË
 
Regi¡”


3864 
AT91C_AIC_CISR
 
	`EQU
 (0xFFFFF114è;- (
AIC
è
CÜe
 
IÁ”ru±
 
Stus
 
Regi¡”


3865 
AT91C_AIC_IDCR
 
	`EQU
 (0xFFFFF124è;- (
AIC
è
IÁ”ru±
 
Di§bË
 
Commªd
 
Regi¡”


3866 
AT91C_AIC_SPU
 
	`EQU
 (0xFFFFF134è;- (
AIC
è
Spurious
 
VeùÜ
 
Regi¡”


3868 
AT91C_DBGU_TCR
 
	`EQU
 (0xFFFFF30Cè;- (
PDC_DBGU
è
T¿nsm™
 
CouÁ”
 
Regi¡”


3869 
AT91C_DBGU_RNPR
 
	`EQU
 (0xFFFFF310è;- (
PDC_DBGU
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


3870 
AT91C_DBGU_TNPR
 
	`EQU
 (0xFFFFF318è;- (
PDC_DBGU
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


3871 
AT91C_DBGU_TPR
 
	`EQU
 (0xFFFFF308è;- (
PDC_DBGU
è
T¿nsm™
 
Poš‹r
 
Regi¡”


3872 
AT91C_DBGU_RPR
 
	`EQU
 (0xFFFFF300è;- (
PDC_DBGU
è
Reûive
 
Poš‹r
 
Regi¡”


3873 
AT91C_DBGU_RCR
 
	`EQU
 (0xFFFFF304è;- (
PDC_DBGU
è
Reûive
 
CouÁ”
 
Regi¡”


3874 
AT91C_DBGU_RNCR
 
	`EQU
 (0xFFFFF314è;- (
PDC_DBGU
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


3875 
AT91C_DBGU_PTCR
 
	`EQU
 (0xFFFFF320è;- (
PDC_DBGU
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


3876 
AT91C_DBGU_PTSR
 
	`EQU
 (0xFFFFF324è;- (
PDC_DBGU
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


3877 
AT91C_DBGU_TNCR
 
	`EQU
 (0xFFFFF31Cè;- (
PDC_DBGU
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


3879 
AT91C_DBGU_EXID
 
	`EQU
 (0xFFFFF244è;- (
DBGU
è
Ch
 
ID
 
Ex‹nsiÚ
 
Regi¡”


3880 
AT91C_DBGU_BRGR
 
	`EQU
 (0xFFFFF220è;- (
DBGU
è
Baud
 
R©e
 
G’”©Ü
 
Regi¡”


3881 
AT91C_DBGU_IDR
 
	`EQU
 (0xFFFFF20Cè;- (
DBGU
è
IÁ”ru±
 
Di§bË
 
Regi¡”


3882 
AT91C_DBGU_CSR
 
	`EQU
 (0xFFFFF214è;- (
DBGU
è
ChªÃl
 
Stus
 
Regi¡”


3883 
AT91C_DBGU_CIDR
 
	`EQU
 (0xFFFFF240è;- (
DBGU
è
Ch
 
ID
 
Regi¡”


3884 
AT91C_DBGU_MR
 
	`EQU
 (0xFFFFF204è;- (
DBGU
è
Mode
 
Regi¡”


3885 
AT91C_DBGU_IMR
 
	`EQU
 (0xFFFFF210è;- (
DBGU
è
IÁ”ru±
 
Mask
 
Regi¡”


3886 
AT91C_DBGU_CR
 
	`EQU
 (0xFFFFF200è;- (
DBGU
è
CÚŒŞ
 
Regi¡”


3887 
AT91C_DBGU_FNTR
 
	`EQU
 (0xFFFFF248è;- (
DBGU
è
FÜû
 
NTRST
 
Regi¡”


3888 
AT91C_DBGU_THR
 
	`EQU
 (0xFFFFF21Cè;- (
DBGU
è
T¿nsm™‹r
 
HŞdšg
 
Regi¡”


3889 
AT91C_DBGU_RHR
 
	`EQU
 (0xFFFFF218è;- (
DBGU
è
Reûiv”
 
HŞdšg
 
Regi¡”


3890 
AT91C_DBGU_IER
 
	`EQU
 (0xFFFFF208è;- (
DBGU
è
IÁ”ru±
 
EÇbË
 
Regi¡”


3892 
AT91C_PIOA_ODR
 
	`EQU
 (0xFFFFF414è;- (
PIOA
è
Ouut
 
Di§bË
 
Regi¡”r


3893 
AT91C_PIOA_SODR
 
	`EQU
 (0xFFFFF430è;- (
PIOA
è
S‘
 
Ouut
 
D©a
 
Regi¡”


3894 
AT91C_PIOA_ISR
 
	`EQU
 (0xFFFFF44Cè;- (
PIOA
è
IÁ”ru±
 
Stus
 
Regi¡”


3895 
AT91C_PIOA_ABSR
 
	`EQU
 (0xFFFFF478è;- (
PIOA
è
AB
 
S–eù
 
Stus
 
Regi¡”


3896 
AT91C_PIOA_IER
 
	`EQU
 (0xFFFFF440è;- (
PIOA
è
IÁ”ru±
 
EÇbË
 
Regi¡”


3897 
AT91C_PIOA_PPUDR
 
	`EQU
 (0xFFFFF460è;- (
PIOA
è
PuÎ
-
up
 
Di§bË
 
Regi¡”


3898 
AT91C_PIOA_IMR
 
	`EQU
 (0xFFFFF448è;- (
PIOA
è
IÁ”ru±
 
Mask
 
Regi¡”


3899 
AT91C_PIOA_PER
 
	`EQU
 (0xFFFFF400è;- (
PIOA
è
PIO
 
EÇbË
 
Regi¡”


3900 
AT91C_PIOA_IFDR
 
	`EQU
 (0xFFFFF424è;- (
PIOA
è
IÅut
 
F‹r
 
Di§bË
 
Regi¡”


3901 
AT91C_PIOA_OWDR
 
	`EQU
 (0xFFFFF4A4è;- (
PIOA
è
Ouut
 
Wr™e
 
Di§bË
 
Regi¡”


3902 
AT91C_PIOA_MDSR
 
	`EQU
 (0xFFFFF458è;- (
PIOA
è
MuÉi
-
driv”
 
Stus
 
Regi¡”


3903 
AT91C_PIOA_IDR
 
	`EQU
 (0xFFFFF444è;- (
PIOA
è
IÁ”ru±
 
Di§bË
 
Regi¡”


3904 
AT91C_PIOA_ODSR
 
	`EQU
 (0xFFFFF438è;- (
PIOA
è
Ouut
 
D©a
 
Stus
 
Regi¡”


3905 
AT91C_PIOA_PPUSR
 
	`EQU
 (0xFFFFF468è;- (
PIOA
è
PuÎ
-
up
 
Stus
 
Regi¡”


3906 
AT91C_PIOA_OWSR
 
	`EQU
 (0xFFFFF4A8è;- (
PIOA
è
Ouut
 
Wr™e
 
Stus
 
Regi¡”


3907 
AT91C_PIOA_BSR
 
	`EQU
 (0xFFFFF474è;- (
PIOA
è
S–eù
 
B
 
Regi¡”


3908 
AT91C_PIOA_OWER
 
	`EQU
 (0xFFFFF4A0è;- (
PIOA
è
Ouut
 
Wr™e
 
EÇbË
 
Regi¡”


3909 
AT91C_PIOA_IFER
 
	`EQU
 (0xFFFFF420è;- (
PIOA
è
IÅut
 
F‹r
 
EÇbË
 
Regi¡”


3910 
AT91C_PIOA_PDSR
 
	`EQU
 (0xFFFFF43Cè;- (
PIOA
è
Pš
 
D©a
 
Stus
 
Regi¡”


3911 
AT91C_PIOA_PPUER
 
	`EQU
 (0xFFFFF464è;- (
PIOA
è
PuÎ
-
up
 
EÇbË
 
Regi¡”


3912 
AT91C_PIOA_OSR
 
	`EQU
 (0xFFFFF418è;- (
PIOA
è
Ouut
 
Stus
 
Regi¡”


3913 
AT91C_PIOA_ASR
 
	`EQU
 (0xFFFFF470è;- (
PIOA
è
S–eù
 
A
 
Regi¡”


3914 
AT91C_PIOA_MDDR
 
	`EQU
 (0xFFFFF454è;- (
PIOA
è
MuÉi
-
driv”
 
Di§bË
 
Regi¡”


3915 
AT91C_PIOA_CODR
 
	`EQU
 (0xFFFFF434è;- (
PIOA
è
CË¬
 
Ouut
 
D©a
 
Regi¡”


3916 
AT91C_PIOA_MDER
 
	`EQU
 (0xFFFFF450è;- (
PIOA
è
MuÉi
-
driv”
 
EÇbË
 
Regi¡”


3917 
AT91C_PIOA_PDR
 
	`EQU
 (0xFFFFF404è;- (
PIOA
è
PIO
 
Di§bË
 
Regi¡”


3918 
AT91C_PIOA_IFSR
 
	`EQU
 (0xFFFFF428è;- (
PIOA
è
IÅut
 
F‹r
 
Stus
 
Regi¡”


3919 
AT91C_PIOA_OER
 
	`EQU
 (0xFFFFF410è;- (
PIOA
è
Ouut
 
EÇbË
 
Regi¡”


3920 
AT91C_PIOA_PSR
 
	`EQU
 (0xFFFFF408è;- (
PIOA
è
PIO
 
Stus
 
Regi¡”


3922 
AT91C_PIOB_OWDR
 
	`EQU
 (0xFFFFF6A4è;- (
PIOB
è
Ouut
 
Wr™e
 
Di§bË
 
Regi¡”


3923 
AT91C_PIOB_MDER
 
	`EQU
 (0xFFFFF650è;- (
PIOB
è
MuÉi
-
driv”
 
EÇbË
 
Regi¡”


3924 
AT91C_PIOB_PPUSR
 
	`EQU
 (0xFFFFF668è;- (
PIOB
è
PuÎ
-
up
 
Stus
 
Regi¡”


3925 
AT91C_PIOB_IMR
 
	`EQU
 (0xFFFFF648è;- (
PIOB
è
IÁ”ru±
 
Mask
 
Regi¡”


3926 
AT91C_PIOB_ASR
 
	`EQU
 (0xFFFFF670è;- (
PIOB
è
S–eù
 
A
 
Regi¡”


3927 
AT91C_PIOB_PPUDR
 
	`EQU
 (0xFFFFF660è;- (
PIOB
è
PuÎ
-
up
 
Di§bË
 
Regi¡”


3928 
AT91C_PIOB_PSR
 
	`EQU
 (0xFFFFF608è;- (
PIOB
è
PIO
 
Stus
 
Regi¡”


3929 
AT91C_PIOB_IER
 
	`EQU
 (0xFFFFF640è;- (
PIOB
è
IÁ”ru±
 
EÇbË
 
Regi¡”


3930 
AT91C_PIOB_CODR
 
	`EQU
 (0xFFFFF634è;- (
PIOB
è
CË¬
 
Ouut
 
D©a
 
Regi¡”


3931 
AT91C_PIOB_OWER
 
	`EQU
 (0xFFFFF6A0è;- (
PIOB
è
Ouut
 
Wr™e
 
EÇbË
 
Regi¡”


3932 
AT91C_PIOB_ABSR
 
	`EQU
 (0xFFFFF678è;- (
PIOB
è
AB
 
S–eù
 
Stus
 
Regi¡”


3933 
AT91C_PIOB_IFDR
 
	`EQU
 (0xFFFFF624è;- (
PIOB
è
IÅut
 
F‹r
 
Di§bË
 
Regi¡”


3934 
AT91C_PIOB_PDSR
 
	`EQU
 (0xFFFFF63Cè;- (
PIOB
è
Pš
 
D©a
 
Stus
 
Regi¡”


3935 
AT91C_PIOB_IDR
 
	`EQU
 (0xFFFFF644è;- (
PIOB
è
IÁ”ru±
 
Di§bË
 
Regi¡”


3936 
AT91C_PIOB_OWSR
 
	`EQU
 (0xFFFFF6A8è;- (
PIOB
è
Ouut
 
Wr™e
 
Stus
 
Regi¡”


3937 
AT91C_PIOB_PDR
 
	`EQU
 (0xFFFFF604è;- (
PIOB
è
PIO
 
Di§bË
 
Regi¡”


3938 
AT91C_PIOB_ODR
 
	`EQU
 (0xFFFFF614è;- (
PIOB
è
Ouut
 
Di§bË
 
Regi¡”r


3939 
AT91C_PIOB_IFSR
 
	`EQU
 (0xFFFFF628è;- (
PIOB
è
IÅut
 
F‹r
 
Stus
 
Regi¡”


3940 
AT91C_PIOB_PPUER
 
	`EQU
 (0xFFFFF664è;- (
PIOB
è
PuÎ
-
up
 
EÇbË
 
Regi¡”


3941 
AT91C_PIOB_SODR
 
	`EQU
 (0xFFFFF630è;- (
PIOB
è
S‘
 
Ouut
 
D©a
 
Regi¡”


3942 
AT91C_PIOB_ISR
 
	`EQU
 (0xFFFFF64Cè;- (
PIOB
è
IÁ”ru±
 
Stus
 
Regi¡”


3943 
AT91C_PIOB_ODSR
 
	`EQU
 (0xFFFFF638è;- (
PIOB
è
Ouut
 
D©a
 
Stus
 
Regi¡”


3944 
AT91C_PIOB_OSR
 
	`EQU
 (0xFFFFF618è;- (
PIOB
è
Ouut
 
Stus
 
Regi¡”


3945 
AT91C_PIOB_MDSR
 
	`EQU
 (0xFFFFF658è;- (
PIOB
è
MuÉi
-
driv”
 
Stus
 
Regi¡”


3946 
AT91C_PIOB_IFER
 
	`EQU
 (0xFFFFF620è;- (
PIOB
è
IÅut
 
F‹r
 
EÇbË
 
Regi¡”


3947 
AT91C_PIOB_BSR
 
	`EQU
 (0xFFFFF674è;- (
PIOB
è
S–eù
 
B
 
Regi¡”


3948 
AT91C_PIOB_MDDR
 
	`EQU
 (0xFFFFF654è;- (
PIOB
è
MuÉi
-
driv”
 
Di§bË
 
Regi¡”


3949 
AT91C_PIOB_OER
 
	`EQU
 (0xFFFFF610è;- (
PIOB
è
Ouut
 
EÇbË
 
Regi¡”


3950 
AT91C_PIOB_PER
 
	`EQU
 (0xFFFFF600è;- (
PIOB
è
PIO
 
EÇbË
 
Regi¡”


3952 
AT91C_CKGR_MOR
 
	`EQU
 (0xFFFFFC20è;- (
CKGR
è
Maš
 
OscÏtÜ
 
Regi¡”


3953 
AT91C_CKGR_PLLR
 
	`EQU
 (0xFFFFFC2Cè;- (
CKGR
è
PLL
 
Regi¡”


3954 
AT91C_CKGR_MCFR
 
	`EQU
 (0xFFFFFC24è;- (
CKGR
è
Maš
 
Clock
 
F»qu’cy
 
Regi¡”


3956 
AT91C_PMC_IDR
 
	`EQU
 (0xFFFFFC64è;- (
PMC
è
IÁ”ru±
 
Di§bË
 
Regi¡”


3957 
AT91C_PMC_MOR
 
	`EQU
 (0xFFFFFC20è;- (
PMC
è
Maš
 
OscÏtÜ
 
Regi¡”


3958 
AT91C_PMC_PLLR
 
	`EQU
 (0xFFFFFC2Cè;- (
PMC
è
PLL
 
Regi¡”


3959 
AT91C_PMC_PCER
 
	`EQU
 (0xFFFFFC10è;- (
PMC
è
P”h”®
 
Clock
 
EÇbË
 
Regi¡”


3960 
AT91C_PMC_PCKR
 
	`EQU
 (0xFFFFFC40è;- (
PMC
è
Prog¿mmabË
 
Clock
 
Regi¡”


3961 
AT91C_PMC_MCKR
 
	`EQU
 (0xFFFFFC30è;- (
PMC
è
Ma¡”
 
Clock
 
Regi¡”


3962 
AT91C_PMC_SCDR
 
	`EQU
 (0xFFFFFC04è;- (
PMC
è
Sy¡em
 
Clock
 
Di§bË
 
Regi¡”


3963 
AT91C_PMC_PCDR
 
	`EQU
 (0xFFFFFC14è;- (
PMC
è
P”h”®
 
Clock
 
Di§bË
 
Regi¡”


3964 
AT91C_PMC_SCSR
 
	`EQU
 (0xFFFFFC08è;- (
PMC
è
Sy¡em
 
Clock
 
Stus
 
Regi¡”


3965 
AT91C_PMC_PCSR
 
	`EQU
 (0xFFFFFC18è;- (
PMC
è
P”h”®
 
Clock
 
Stus
 
Regi¡”


3966 
AT91C_PMC_MCFR
 
	`EQU
 (0xFFFFFC24è;- (
PMC
è
Maš
 
Clock
 
F»qu’cy
 
Regi¡”


3967 
AT91C_PMC_SCER
 
	`EQU
 (0xFFFFFC00è;- (
PMC
è
Sy¡em
 
Clock
 
EÇbË
 
Regi¡”


3968 
AT91C_PMC_IMR
 
	`EQU
 (0xFFFFFC6Cè;- (
PMC
è
IÁ”ru±
 
Mask
 
Regi¡”


3969 
AT91C_PMC_IER
 
	`EQU
 (0xFFFFFC60è;- (
PMC
è
IÁ”ru±
 
EÇbË
 
Regi¡”


3970 
AT91C_PMC_SR
 
	`EQU
 (0xFFFFFC68è;- (
PMC
è
Stus
 
Regi¡”


3972 
AT91C_RSTC_RCR
 
	`EQU
 (0xFFFFFD00è;- (
RSTC
è
Re£t
 
CÚŒŞ
 
Regi¡”


3973 
AT91C_RSTC_RMR
 
	`EQU
 (0xFFFFFD08è;- (
RSTC
è
Re£t
 
Mode
 
Regi¡”


3974 
AT91C_RSTC_RSR
 
	`EQU
 (0xFFFFFD04è;- (
RSTC
è
Re£t
 
Stus
 
Regi¡”


3976 
AT91C_RTTC_RTSR
 
	`EQU
 (0xFFFFFD2Cè;- (
RTTC
è
R—l
-
time
 
Stus
 
Regi¡”


3977 
AT91C_RTTC_RTMR
 
	`EQU
 (0xFFFFFD20è;- (
RTTC
è
R—l
-
time
 
Mode
 
Regi¡”


3978 
AT91C_RTTC_RTVR
 
	`EQU
 (0xFFFFFD28è;- (
RTTC
è
R—l
-
time
 
V®ue
 
Regi¡”


3979 
AT91C_RTTC_RTAR
 
	`EQU
 (0xFFFFFD24è;- (
RTTC
è
R—l
-
time
 
AÏrm
 
Regi¡”


3981 
AT91C_PITC_PIVR
 
	`EQU
 (0xFFFFFD38è;- (
PITC
è
P”iod
 
IÁ”v®
 
V®ue
 
Regi¡”


3982 
AT91C_PITC_PISR
 
	`EQU
 (0xFFFFFD34è;- (
PITC
è
P”iod
 
IÁ”v®
 
Stus
 
Regi¡”


3983 
AT91C_PITC_PIIR
 
	`EQU
 (0xFFFFFD3Cè;- (
PITC
è
P”iod
 
IÁ”v®
 
Image
 
Regi¡”


3984 
AT91C_PITC_PIMR
 
	`EQU
 (0xFFFFFD30è;- (
PITC
è
P”iod
 
IÁ”v®
 
Mode
 
Regi¡”


3986 
AT91C_WDTC_WDCR
 
	`EQU
 (0xFFFFFD40è;- (
WDTC
è
W©chdog
 
CÚŒŞ
 
Regi¡”


3987 
AT91C_WDTC_WDSR
 
	`EQU
 (0xFFFFFD48è;- (
WDTC
è
W©chdog
 
Stus
 
Regi¡”


3988 
AT91C_WDTC_WDMR
 
	`EQU
 (0xFFFFFD44è;- (
WDTC
è
W©chdog
 
Mode
 
Regi¡”


3990 
AT91C_VREG_MR
 
	`EQU
 (0xFFFFFD60è;- (
VREG
è
VŞge
 
ReguÏtÜ
 
Mode
 
Regi¡”


3992 
AT91C_MC_ASR
 
	`EQU
 (0xFFFFFF04è;- (
MC
èMC 
AbÜt
 
Stus
 
Regi¡”


3993 
AT91C_MC_RCR
 
	`EQU
 (0xFFFFFF00è;- (
MC
èMC 
Rem­
 
CÚŒŞ
 
Regi¡”


3994 
AT91C_MC_FCR
 
	`EQU
 (0xFFFFFF64è;- (
MC
èMC 
FÏsh
 
Commªd
 
Regi¡”


3995 
AT91C_MC_AASR
 
	`EQU
 (0xFFFFFF08è;- (
MC
èMC 
AbÜt
 
Add»ss
 
Stus
 
Regi¡”


3996 
AT91C_MC_FSR
 
	`EQU
 (0xFFFFFF68è;- (
MC
èMC 
FÏsh
 
Stus
 
Regi¡”


3997 
AT91C_MC_FMR
 
	`EQU
 (0xFFFFFF60è;- (
MC
èMC 
FÏsh
 
Mode
 
Regi¡”


3999 
AT91C_SPI1_PTCR
 
	`EQU
 (0xFFFE4120è;- (
PDC_SPI1
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


4000 
AT91C_SPI1_RPR
 
	`EQU
 (0xFFFE4100è;- (
PDC_SPI1
è
Reûive
 
Poš‹r
 
Regi¡”


4001 
AT91C_SPI1_TNCR
 
	`EQU
 (0xFFFE411Cè;- (
PDC_SPI1
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


4002 
AT91C_SPI1_TPR
 
	`EQU
 (0xFFFE4108è;- (
PDC_SPI1
è
T¿nsm™
 
Poš‹r
 
Regi¡”


4003 
AT91C_SPI1_TNPR
 
	`EQU
 (0xFFFE4118è;- (
PDC_SPI1
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


4004 
AT91C_SPI1_TCR
 
	`EQU
 (0xFFFE410Cè;- (
PDC_SPI1
è
T¿nsm™
 
CouÁ”
 
Regi¡”


4005 
AT91C_SPI1_RCR
 
	`EQU
 (0xFFFE4104è;- (
PDC_SPI1
è
Reûive
 
CouÁ”
 
Regi¡”


4006 
AT91C_SPI1_RNPR
 
	`EQU
 (0xFFFE4110è;- (
PDC_SPI1
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


4007 
AT91C_SPI1_RNCR
 
	`EQU
 (0xFFFE4114è;- (
PDC_SPI1
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


4008 
AT91C_SPI1_PTSR
 
	`EQU
 (0xFFFE4124è;- (
PDC_SPI1
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


4010 
AT91C_SPI1_IMR
 
	`EQU
 (0xFFFE401Cè;- (
SPI1
è
IÁ”ru±
 
Mask
 
Regi¡”


4011 
AT91C_SPI1_IER
 
	`EQU
 (0xFFFE4014è;- (
SPI1
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4012 
AT91C_SPI1_MR
 
	`EQU
 (0xFFFE4004è;- (
SPI1
è
Mode
 
Regi¡”


4013 
AT91C_SPI1_RDR
 
	`EQU
 (0xFFFE4008è;- (
SPI1
è
Reûive
 
D©a
 
Regi¡”


4014 
AT91C_SPI1_IDR
 
	`EQU
 (0xFFFE4018è;- (
SPI1
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4015 
AT91C_SPI1_SR
 
	`EQU
 (0xFFFE4010è;- (
SPI1
è
Stus
 
Regi¡”


4016 
AT91C_SPI1_TDR
 
	`EQU
 (0xFFFE400Cè;- (
SPI1
è
T¿nsm™
 
D©a
 
Regi¡”


4017 
AT91C_SPI1_CR
 
	`EQU
 (0xFFFE4000è;- (
SPI1
è
CÚŒŞ
 
Regi¡”


4018 
AT91C_SPI1_CSR
 
	`EQU
 (0xFFFE4030è;- (
SPI1
è
Ch
 
S–eù
 
Regi¡”


4020 
AT91C_SPI0_PTCR
 
	`EQU
 (0xFFFE0120è;- (
PDC_SPI0
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


4021 
AT91C_SPI0_TPR
 
	`EQU
 (0xFFFE0108è;- (
PDC_SPI0
è
T¿nsm™
 
Poš‹r
 
Regi¡”


4022 
AT91C_SPI0_TCR
 
	`EQU
 (0xFFFE010Cè;- (
PDC_SPI0
è
T¿nsm™
 
CouÁ”
 
Regi¡”


4023 
AT91C_SPI0_RCR
 
	`EQU
 (0xFFFE0104è;- (
PDC_SPI0
è
Reûive
 
CouÁ”
 
Regi¡”


4024 
AT91C_SPI0_PTSR
 
	`EQU
 (0xFFFE0124è;- (
PDC_SPI0
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


4025 
AT91C_SPI0_RNPR
 
	`EQU
 (0xFFFE0110è;- (
PDC_SPI0
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


4026 
AT91C_SPI0_RPR
 
	`EQU
 (0xFFFE0100è;- (
PDC_SPI0
è
Reûive
 
Poš‹r
 
Regi¡”


4027 
AT91C_SPI0_TNCR
 
	`EQU
 (0xFFFE011Cè;- (
PDC_SPI0
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


4028 
AT91C_SPI0_RNCR
 
	`EQU
 (0xFFFE0114è;- (
PDC_SPI0
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


4029 
AT91C_SPI0_TNPR
 
	`EQU
 (0xFFFE0118è;- (
PDC_SPI0
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


4031 
AT91C_SPI0_IER
 
	`EQU
 (0xFFFE0014è;- (
SPI0
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4032 
AT91C_SPI0_SR
 
	`EQU
 (0xFFFE0010è;- (
SPI0
è
Stus
 
Regi¡”


4033 
AT91C_SPI0_IDR
 
	`EQU
 (0xFFFE0018è;- (
SPI0
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4034 
AT91C_SPI0_CR
 
	`EQU
 (0xFFFE0000è;- (
SPI0
è
CÚŒŞ
 
Regi¡”


4035 
AT91C_SPI0_MR
 
	`EQU
 (0xFFFE0004è;- (
SPI0
è
Mode
 
Regi¡”


4036 
AT91C_SPI0_IMR
 
	`EQU
 (0xFFFE001Cè;- (
SPI0
è
IÁ”ru±
 
Mask
 
Regi¡”


4037 
AT91C_SPI0_TDR
 
	`EQU
 (0xFFFE000Cè;- (
SPI0
è
T¿nsm™
 
D©a
 
Regi¡”


4038 
AT91C_SPI0_RDR
 
	`EQU
 (0xFFFE0008è;- (
SPI0
è
Reûive
 
D©a
 
Regi¡”


4039 
AT91C_SPI0_CSR
 
	`EQU
 (0xFFFE0030è;- (
SPI0
è
Ch
 
S–eù
 
Regi¡”


4041 
AT91C_US1_RNCR
 
	`EQU
 (0xFFFC4114è;- (
PDC_US1
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


4042 
AT91C_US1_PTCR
 
	`EQU
 (0xFFFC4120è;- (
PDC_US1
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


4043 
AT91C_US1_TCR
 
	`EQU
 (0xFFFC410Cè;- (
PDC_US1
è
T¿nsm™
 
CouÁ”
 
Regi¡”


4044 
AT91C_US1_PTSR
 
	`EQU
 (0xFFFC4124è;- (
PDC_US1
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


4045 
AT91C_US1_TNPR
 
	`EQU
 (0xFFFC4118è;- (
PDC_US1
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


4046 
AT91C_US1_RCR
 
	`EQU
 (0xFFFC4104è;- (
PDC_US1
è
Reûive
 
CouÁ”
 
Regi¡”


4047 
AT91C_US1_RNPR
 
	`EQU
 (0xFFFC4110è;- (
PDC_US1
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


4048 
AT91C_US1_RPR
 
	`EQU
 (0xFFFC4100è;- (
PDC_US1
è
Reûive
 
Poš‹r
 
Regi¡”


4049 
AT91C_US1_TNCR
 
	`EQU
 (0xFFFC411Cè;- (
PDC_US1
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


4050 
AT91C_US1_TPR
 
	`EQU
 (0xFFFC4108è;- (
PDC_US1
è
T¿nsm™
 
Poš‹r
 
Regi¡”


4052 
AT91C_US1_IF
 
	`EQU
 (0xFFFC404Cè;- (
US1
è
IRDA_FILTER
 
Regi¡”


4053 
AT91C_US1_NER
 
	`EQU
 (0xFFFC4044è;- (
US1
è
Nb
 
E¼Üs
 
Regi¡”


4054 
AT91C_US1_RTOR
 
	`EQU
 (0xFFFC4024è;- (
US1
è
Reûiv”
 
Time
-
out
 
Regi¡”


4055 
AT91C_US1_CSR
 
	`EQU
 (0xFFFC4014è;- (
US1
è
ChªÃl
 
Stus
 
Regi¡”


4056 
AT91C_US1_IDR
 
	`EQU
 (0xFFFC400Cè;- (
US1
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4057 
AT91C_US1_IER
 
	`EQU
 (0xFFFC4008è;- (
US1
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4058 
AT91C_US1_THR
 
	`EQU
 (0xFFFC401Cè;- (
US1
è
T¿nsm™‹r
 
HŞdšg
 
Regi¡”


4059 
AT91C_US1_TTGR
 
	`EQU
 (0xFFFC4028è;- (
US1
è
T¿nsm™‹r
 
Time
-
gu¬d
 
Regi¡”


4060 
AT91C_US1_RHR
 
	`EQU
 (0xFFFC4018è;- (
US1
è
Reûiv”
 
HŞdšg
 
Regi¡”


4061 
AT91C_US1_BRGR
 
	`EQU
 (0xFFFC4020è;- (
US1
è
Baud
 
R©e
 
G’”©Ü
 
Regi¡”


4062 
AT91C_US1_IMR
 
	`EQU
 (0xFFFC4010è;- (
US1
è
IÁ”ru±
 
Mask
 
Regi¡”


4063 
AT91C_US1_FIDI
 
	`EQU
 (0xFFFC4040è;- (
US1
è
FI_DI_R©io
 
Regi¡”


4064 
AT91C_US1_CR
 
	`EQU
 (0xFFFC4000è;- (
US1
è
CÚŒŞ
 
Regi¡”


4065 
AT91C_US1_MR
 
	`EQU
 (0xFFFC4004è;- (
US1
è
Mode
 
Regi¡”


4067 
AT91C_US0_TNPR
 
	`EQU
 (0xFFFC0118è;- (
PDC_US0
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


4068 
AT91C_US0_RNPR
 
	`EQU
 (0xFFFC0110è;- (
PDC_US0
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


4069 
AT91C_US0_TCR
 
	`EQU
 (0xFFFC010Cè;- (
PDC_US0
è
T¿nsm™
 
CouÁ”
 
Regi¡”


4070 
AT91C_US0_PTCR
 
	`EQU
 (0xFFFC0120è;- (
PDC_US0
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


4071 
AT91C_US0_PTSR
 
	`EQU
 (0xFFFC0124è;- (
PDC_US0
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


4072 
AT91C_US0_TNCR
 
	`EQU
 (0xFFFC011Cè;- (
PDC_US0
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


4073 
AT91C_US0_TPR
 
	`EQU
 (0xFFFC0108è;- (
PDC_US0
è
T¿nsm™
 
Poš‹r
 
Regi¡”


4074 
AT91C_US0_RCR
 
	`EQU
 (0xFFFC0104è;- (
PDC_US0
è
Reûive
 
CouÁ”
 
Regi¡”


4075 
AT91C_US0_RPR
 
	`EQU
 (0xFFFC0100è;- (
PDC_US0
è
Reûive
 
Poš‹r
 
Regi¡”


4076 
AT91C_US0_RNCR
 
	`EQU
 (0xFFFC0114è;- (
PDC_US0
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


4078 
AT91C_US0_BRGR
 
	`EQU
 (0xFFFC0020è;- (
US0
è
Baud
 
R©e
 
G’”©Ü
 
Regi¡”


4079 
AT91C_US0_NER
 
	`EQU
 (0xFFFC0044è;- (
US0
è
Nb
 
E¼Üs
 
Regi¡”


4080 
AT91C_US0_CR
 
	`EQU
 (0xFFFC0000è;- (
US0
è
CÚŒŞ
 
Regi¡”


4081 
AT91C_US0_IMR
 
	`EQU
 (0xFFFC0010è;- (
US0
è
IÁ”ru±
 
Mask
 
Regi¡”


4082 
AT91C_US0_FIDI
 
	`EQU
 (0xFFFC0040è;- (
US0
è
FI_DI_R©io
 
Regi¡”


4083 
AT91C_US0_TTGR
 
	`EQU
 (0xFFFC0028è;- (
US0
è
T¿nsm™‹r
 
Time
-
gu¬d
 
Regi¡”


4084 
AT91C_US0_MR
 
	`EQU
 (0xFFFC0004è;- (
US0
è
Mode
 
Regi¡”


4085 
AT91C_US0_RTOR
 
	`EQU
 (0xFFFC0024è;- (
US0
è
Reûiv”
 
Time
-
out
 
Regi¡”


4086 
AT91C_US0_CSR
 
	`EQU
 (0xFFFC0014è;- (
US0
è
ChªÃl
 
Stus
 
Regi¡”


4087 
AT91C_US0_RHR
 
	`EQU
 (0xFFFC0018è;- (
US0
è
Reûiv”
 
HŞdšg
 
Regi¡”


4088 
AT91C_US0_IDR
 
	`EQU
 (0xFFFC000Cè;- (
US0
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4089 
AT91C_US0_THR
 
	`EQU
 (0xFFFC001Cè;- (
US0
è
T¿nsm™‹r
 
HŞdšg
 
Regi¡”


4090 
AT91C_US0_IF
 
	`EQU
 (0xFFFC004Cè;- (
US0
è
IRDA_FILTER
 
Regi¡”


4091 
AT91C_US0_IER
 
	`EQU
 (0xFFFC0008è;- (
US0
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4093 
AT91C_SSC_TNCR
 
	`EQU
 (0xFFFD411Cè;- (
PDC_SSC
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


4094 
AT91C_SSC_RPR
 
	`EQU
 (0xFFFD4100è;- (
PDC_SSC
è
Reûive
 
Poš‹r
 
Regi¡”


4095 
AT91C_SSC_RNCR
 
	`EQU
 (0xFFFD4114è;- (
PDC_SSC
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


4096 
AT91C_SSC_TPR
 
	`EQU
 (0xFFFD4108è;- (
PDC_SSC
è
T¿nsm™
 
Poš‹r
 
Regi¡”


4097 
AT91C_SSC_PTCR
 
	`EQU
 (0xFFFD4120è;- (
PDC_SSC
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


4098 
AT91C_SSC_TCR
 
	`EQU
 (0xFFFD410Cè;- (
PDC_SSC
è
T¿nsm™
 
CouÁ”
 
Regi¡”


4099 
AT91C_SSC_RCR
 
	`EQU
 (0xFFFD4104è;- (
PDC_SSC
è
Reûive
 
CouÁ”
 
Regi¡”


4100 
AT91C_SSC_RNPR
 
	`EQU
 (0xFFFD4110è;- (
PDC_SSC
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


4101 
AT91C_SSC_TNPR
 
	`EQU
 (0xFFFD4118è;- (
PDC_SSC
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


4102 
AT91C_SSC_PTSR
 
	`EQU
 (0xFFFD4124è;- (
PDC_SSC
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


4104 
AT91C_SSC_RHR
 
	`EQU
 (0xFFFD4020è;- (
SSC
è
Reûive
 
HŞdšg
 
Regi¡”


4105 
AT91C_SSC_RSHR
 
	`EQU
 (0xFFFD4030è;- (
SSC
è
Reûive
 
Sync
 
HŞdšg
 
Regi¡”


4106 
AT91C_SSC_TFMR
 
	`EQU
 (0xFFFD401Cè;- (
SSC
è
T¿nsm™
 
F¿me
 
Mode
 
Regi¡”


4107 
AT91C_SSC_IDR
 
	`EQU
 (0xFFFD4048è;- (
SSC
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4108 
AT91C_SSC_THR
 
	`EQU
 (0xFFFD4024è;- (
SSC
è
T¿nsm™
 
HŞdšg
 
Regi¡”


4109 
AT91C_SSC_RCMR
 
	`EQU
 (0xFFFD4010è;- (
SSC
è
Reûive
 
Clock
 
ModeRegi¡”


4110 
AT91C_SSC_IER
 
	`EQU
 (0xFFFD4044è;- (
SSC
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4111 
AT91C_SSC_TSHR
 
	`EQU
 (0xFFFD4034è;- (
SSC
è
T¿nsm™
 
Sync
 
HŞdšg
 
Regi¡”


4112 
AT91C_SSC_SR
 
	`EQU
 (0xFFFD4040è;- (
SSC
è
Stus
 
Regi¡”


4113 
AT91C_SSC_CMR
 
	`EQU
 (0xFFFD4004è;- (
SSC
è
Clock
 
Mode
 
Regi¡”


4114 
AT91C_SSC_TCMR
 
	`EQU
 (0xFFFD4018è;- (
SSC
è
T¿nsm™
 
Clock
 
Mode
 
Regi¡”


4115 
AT91C_SSC_CR
 
	`EQU
 (0xFFFD4000è;- (
SSC
è
CÚŒŞ
 
Regi¡”


4116 
AT91C_SSC_IMR
 
	`EQU
 (0xFFFD404Cè;- (
SSC
è
IÁ”ru±
 
Mask
 
Regi¡”


4117 
AT91C_SSC_RFMR
 
	`EQU
 (0xFFFD4014è;- (
SSC
è
Reûive
 
F¿me
 
Mode
 
Regi¡”


4119 
AT91C_TWI_IER
 
	`EQU
 (0xFFFB8024è;- (
TWI
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4120 
AT91C_TWI_CR
 
	`EQU
 (0xFFFB8000è;- (
TWI
è
CÚŒŞ
 
Regi¡”


4121 
AT91C_TWI_SR
 
	`EQU
 (0xFFFB8020è;- (
TWI
è
Stus
 
Regi¡”


4122 
AT91C_TWI_IMR
 
	`EQU
 (0xFFFB802Cè;- (
TWI
è
IÁ”ru±
 
Mask
 
Regi¡”


4123 
AT91C_TWI_THR
 
	`EQU
 (0xFFFB8034è;- (
TWI
è
T¿nsm™
 
HŞdšg
 
Regi¡”


4124 
AT91C_TWI_IDR
 
	`EQU
 (0xFFFB8028è;- (
TWI
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4125 
AT91C_TWI_IADR
 
	`EQU
 (0xFFFB800Cè;- (
TWI
è
IÁ”Çl
 
Add»ss
 
Regi¡”


4126 
AT91C_TWI_MMR
 
	`EQU
 (0xFFFB8004è;- (
TWI
è
Ma¡”
 
Mode
 
Regi¡”


4127 
AT91C_TWI_CWGR
 
	`EQU
 (0xFFFB8010è;- (
TWI
è
Clock
 
WavefÜm
 
G’”©Ü
 
Regi¡”


4128 
AT91C_TWI_RHR
 
	`EQU
 (0xFFFB8030è;- (
TWI
è
Reûive
 
HŞdšg
 
Regi¡”


4130 
AT91C_PWMC_CH3_CUPDR
 
	`EQU
 (0xFFFCC270è;- (
PWMC_CH3
è
ChªÃl
 
Upd©e
 
Regi¡”


4131 
AT91C_PWMC_CH3_Re£rved
 
	`EQU
 (0xFFFCC274è;- (
PWMC_CH3
è
Re£rved


4132 
AT91C_PWMC_CH3_CPRDR
 
	`EQU
 (0xFFFCC268è;- (
PWMC_CH3
è
ChªÃl
 
P”iod
 
Regi¡”


4133 
AT91C_PWMC_CH3_CDTYR
 
	`EQU
 (0xFFFCC264è;- (
PWMC_CH3
è
ChªÃl
 
Duty
 
Cyşe
 
Regi¡”


4134 
AT91C_PWMC_CH3_CCNTR
 
	`EQU
 (0xFFFCC26Cè;- (
PWMC_CH3
è
ChªÃl
 
CouÁ”
 
Regi¡”


4135 
AT91C_PWMC_CH3_CMR
 
	`EQU
 (0xFFFCC260è;- (
PWMC_CH3
è
ChªÃl
 
Mode
 
Regi¡”


4137 
AT91C_PWMC_CH2_Re£rved
 
	`EQU
 (0xFFFCC254è;- (
PWMC_CH2
è
Re£rved


4138 
AT91C_PWMC_CH2_CMR
 
	`EQU
 (0xFFFCC240è;- (
PWMC_CH2
è
ChªÃl
 
Mode
 
Regi¡”


4139 
AT91C_PWMC_CH2_CCNTR
 
	`EQU
 (0xFFFCC24Cè;- (
PWMC_CH2
è
ChªÃl
 
CouÁ”
 
Regi¡”


4140 
AT91C_PWMC_CH2_CPRDR
 
	`EQU
 (0xFFFCC248è;- (
PWMC_CH2
è
ChªÃl
 
P”iod
 
Regi¡”


4141 
AT91C_PWMC_CH2_CUPDR
 
	`EQU
 (0xFFFCC250è;- (
PWMC_CH2
è
ChªÃl
 
Upd©e
 
Regi¡”


4142 
AT91C_PWMC_CH2_CDTYR
 
	`EQU
 (0xFFFCC244è;- (
PWMC_CH2
è
ChªÃl
 
Duty
 
Cyşe
 
Regi¡”


4144 
AT91C_PWMC_CH1_Re£rved
 
	`EQU
 (0xFFFCC234è;- (
PWMC_CH1
è
Re£rved


4145 
AT91C_PWMC_CH1_CUPDR
 
	`EQU
 (0xFFFCC230è;- (
PWMC_CH1
è
ChªÃl
 
Upd©e
 
Regi¡”


4146 
AT91C_PWMC_CH1_CPRDR
 
	`EQU
 (0xFFFCC228è;- (
PWMC_CH1
è
ChªÃl
 
P”iod
 
Regi¡”


4147 
AT91C_PWMC_CH1_CCNTR
 
	`EQU
 (0xFFFCC22Cè;- (
PWMC_CH1
è
ChªÃl
 
CouÁ”
 
Regi¡”


4148 
AT91C_PWMC_CH1_CDTYR
 
	`EQU
 (0xFFFCC224è;- (
PWMC_CH1
è
ChªÃl
 
Duty
 
Cyşe
 
Regi¡”


4149 
AT91C_PWMC_CH1_CMR
 
	`EQU
 (0xFFFCC220è;- (
PWMC_CH1
è
ChªÃl
 
Mode
 
Regi¡”


4151 
AT91C_PWMC_CH0_Re£rved
 
	`EQU
 (0xFFFCC214è;- (
PWMC_CH0
è
Re£rved


4152 
AT91C_PWMC_CH0_CPRDR
 
	`EQU
 (0xFFFCC208è;- (
PWMC_CH0
è
ChªÃl
 
P”iod
 
Regi¡”


4153 
AT91C_PWMC_CH0_CDTYR
 
	`EQU
 (0xFFFCC204è;- (
PWMC_CH0
è
ChªÃl
 
Duty
 
Cyşe
 
Regi¡”


4154 
AT91C_PWMC_CH0_CMR
 
	`EQU
 (0xFFFCC200è;- (
PWMC_CH0
è
ChªÃl
 
Mode
 
Regi¡”


4155 
AT91C_PWMC_CH0_CUPDR
 
	`EQU
 (0xFFFCC210è;- (
PWMC_CH0
è
ChªÃl
 
Upd©e
 
Regi¡”


4156 
AT91C_PWMC_CH0_CCNTR
 
	`EQU
 (0xFFFCC20Cè;- (
PWMC_CH0
è
ChªÃl
 
CouÁ”
 
Regi¡”


4158 
AT91C_PWMC_IDR
 
	`EQU
 (0xFFFCC014è;- (
PWMC
èPWMC 
IÁ”ru±
 
Di§bË
 
Regi¡”


4159 
AT91C_PWMC_DIS
 
	`EQU
 (0xFFFCC008è;- (
PWMC
èPWMC 
Di§bË
 
Regi¡”


4160 
AT91C_PWMC_IER
 
	`EQU
 (0xFFFCC010è;- (
PWMC
èPWMC 
IÁ”ru±
 
EÇbË
 
Regi¡”


4161 
AT91C_PWMC_VR
 
	`EQU
 (0xFFFCC0FCè;- (
PWMC
èPWMC 
V”siÚ
 
Regi¡”


4162 
AT91C_PWMC_ISR
 
	`EQU
 (0xFFFCC01Cè;- (
PWMC
èPWMC 
IÁ”ru±
 
Stus
 
Regi¡”


4163 
AT91C_PWMC_SR
 
	`EQU
 (0xFFFCC00Cè;- (
PWMC
èPWMC 
Stus
 
Regi¡”


4164 
AT91C_PWMC_IMR
 
	`EQU
 (0xFFFCC018è;- (
PWMC
èPWMC 
IÁ”ru±
 
Mask
 
Regi¡”


4165 
AT91C_PWMC_MR
 
	`EQU
 (0xFFFCC000è;- (
PWMC
èPWMC 
Mode
 
Regi¡”


4166 
AT91C_PWMC_ENA
 
	`EQU
 (0xFFFCC004è;- (
PWMC
èPWMC 
EÇbË
 
Regi¡”


4168 
AT91C_UDP_IMR
 
	`EQU
 (0xFFFB0018è;- (
UDP
è
IÁ”ru±
 
Mask
 
Regi¡”


4169 
AT91C_UDP_FADDR
 
	`EQU
 (0xFFFB0008è;- (
UDP
è
FunùiÚ
 
Add»ss
 
Regi¡”


4170 
AT91C_UDP_NUM
 
	`EQU
 (0xFFFB0000è;- (
UDP
è
F¿me
 
Numb”
 
Regi¡”


4171 
AT91C_UDP_FDR
 
	`EQU
 (0xFFFB0050è;- (
UDP
è
Endpošt
 
FIFO
 
D©a
 
Regi¡”


4172 
AT91C_UDP_ISR
 
	`EQU
 (0xFFFB001Cè;- (
UDP
è
IÁ”ru±
 
Stus
 
Regi¡”


4173 
AT91C_UDP_CSR
 
	`EQU
 (0xFFFB0030è;- (
UDP
è
Endpošt
 
CÚŒŞ
 
ªd
 
Stus
 
Regi¡”


4174 
AT91C_UDP_IDR
 
	`EQU
 (0xFFFB0014è;- (
UDP
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4175 
AT91C_UDP_ICR
 
	`EQU
 (0xFFFB0020è;- (
UDP
è
IÁ”ru±
 
CË¬
 
Regi¡”


4176 
AT91C_UDP_RSTEP
 
	`EQU
 (0xFFFB0028è;- (
UDP
è
Re£t
 
Endpošt
 
Regi¡”


4177 
AT91C_UDP_TXVC
 
	`EQU
 (0xFFFB0074è;- (
UDP
è
T¿nsûiv”
 
CÚŒŞ
 
Regi¡”


4178 
AT91C_UDP_GLBSTATE
 
	`EQU
 (0xFFFB0004è;- (
UDP
è
Glob®
 
S‹
 
Regi¡”


4179 
AT91C_UDP_IER
 
	`EQU
 (0xFFFB0010è;- (
UDP
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4181 
AT91C_TC0_SR
 
	`EQU
 (0xFFFA0020è;- (
TC0
è
Stus
 
Regi¡”


4182 
AT91C_TC0_RC
 
	`EQU
 (0xFFFA001Cè;- (
TC0
è
Regi¡”
 
C


4183 
AT91C_TC0_RB
 
	`EQU
 (0xFFFA0018è;- (
TC0
è
Regi¡”
 
B


4184 
AT91C_TC0_CCR
 
	`EQU
 (0xFFFA0000è;- (
TC0
è
ChªÃl
 
CÚŒŞ
 
Regi¡”


4185 
AT91C_TC0_CMR
 
	`EQU
 (0xFFFA0004è;- (
TC0
è
ChªÃl
 
Mode
 
	`Regi¡”
 (
C­tu»
 Mod/ 
WavefÜm
 Mode)

4186 
AT91C_TC0_IER
 
	`EQU
 (0xFFFA0024è;- (
TC0
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4187 
AT91C_TC0_RA
 
	`EQU
 (0xFFFA0014è;- (
TC0
è
Regi¡”
 
A


4188 
AT91C_TC0_IDR
 
	`EQU
 (0xFFFA0028è;- (
TC0
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4189 
AT91C_TC0_CV
 
	`EQU
 (0xFFFA0010è;- (
TC0
è
CouÁ”
 
V®ue


4190 
AT91C_TC0_IMR
 
	`EQU
 (0xFFFA002Cè;- (
TC0
è
IÁ”ru±
 
Mask
 
Regi¡”


4192 
AT91C_TC1_RB
 
	`EQU
 (0xFFFA0058è;- (
TC1
è
Regi¡”
 
B


4193 
AT91C_TC1_CCR
 
	`EQU
 (0xFFFA0040è;- (
TC1
è
ChªÃl
 
CÚŒŞ
 
Regi¡”


4194 
AT91C_TC1_IER
 
	`EQU
 (0xFFFA0064è;- (
TC1
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4195 
AT91C_TC1_IDR
 
	`EQU
 (0xFFFA0068è;- (
TC1
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4196 
AT91C_TC1_SR
 
	`EQU
 (0xFFFA0060è;- (
TC1
è
Stus
 
Regi¡”


4197 
AT91C_TC1_CMR
 
	`EQU
 (0xFFFA0044è;- (
TC1
è
ChªÃl
 
Mode
 
	`Regi¡”
 (
C­tu»
 Mod/ 
WavefÜm
 Mode)

4198 
AT91C_TC1_RA
 
	`EQU
 (0xFFFA0054è;- (
TC1
è
Regi¡”
 
A


4199 
AT91C_TC1_RC
 
	`EQU
 (0xFFFA005Cè;- (
TC1
è
Regi¡”
 
C


4200 
AT91C_TC1_IMR
 
	`EQU
 (0xFFFA006Cè;- (
TC1
è
IÁ”ru±
 
Mask
 
Regi¡”


4201 
AT91C_TC1_CV
 
	`EQU
 (0xFFFA0050è;- (
TC1
è
CouÁ”
 
V®ue


4203 
AT91C_TC2_CMR
 
	`EQU
 (0xFFFA0084è;- (
TC2
è
ChªÃl
 
Mode
 
	`Regi¡”
 (
C­tu»
 Mod/ 
WavefÜm
 Mode)

4204 
AT91C_TC2_CCR
 
	`EQU
 (0xFFFA0080è;- (
TC2
è
ChªÃl
 
CÚŒŞ
 
Regi¡”


4205 
AT91C_TC2_CV
 
	`EQU
 (0xFFFA0090è;- (
TC2
è
CouÁ”
 
V®ue


4206 
AT91C_TC2_RA
 
	`EQU
 (0xFFFA0094è;- (
TC2
è
Regi¡”
 
A


4207 
AT91C_TC2_RB
 
	`EQU
 (0xFFFA0098è;- (
TC2
è
Regi¡”
 
B


4208 
AT91C_TC2_IDR
 
	`EQU
 (0xFFFA00A8è;- (
TC2
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4209 
AT91C_TC2_IMR
 
	`EQU
 (0xFFFA00ACè;- (
TC2
è
IÁ”ru±
 
Mask
 
Regi¡”


4210 
AT91C_TC2_RC
 
	`EQU
 (0xFFFA009Cè;- (
TC2
è
Regi¡”
 
C


4211 
AT91C_TC2_IER
 
	`EQU
 (0xFFFA00A4è;- (
TC2
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4212 
AT91C_TC2_SR
 
	`EQU
 (0xFFFA00A0è;- (
TC2
è
Stus
 
Regi¡”


4214 
AT91C_TCB_BMR
 
	`EQU
 (0xFFFA00C4è;- (
TCB
è
TC
 
Block
 
Mode
 
Regi¡”


4215 
AT91C_TCB_BCR
 
	`EQU
 (0xFFFA00C0è;- (
TCB
è
TC
 
Block
 
CÚŒŞ
 
Regi¡”


4217 
AT91C_CAN_MB0_MDL
 
	`EQU
 (0xFFFD0214è;- (
CAN_MB0
è
MaBox
 
D©a
 
Low
 
Regi¡”


4218 
AT91C_CAN_MB0_MAM
 
	`EQU
 (0xFFFD0204è;- (
CAN_MB0
è
MaBox
 
Acû±ªû
 
Mask
 
Regi¡”


4219 
AT91C_CAN_MB0_MCR
 
	`EQU
 (0xFFFD021Cè;- (
CAN_MB0
è
MaBox
 
CÚŒŞ
 
Regi¡”


4220 
AT91C_CAN_MB0_MID
 
	`EQU
 (0xFFFD0208è;- (
CAN_MB0
è
MaBox
 
ID
 
Regi¡”


4221 
AT91C_CAN_MB0_MSR
 
	`EQU
 (0xFFFD0210è;- (
CAN_MB0
è
MaBox
 
Stus
 
Regi¡”


4222 
AT91C_CAN_MB0_MFID
 
	`EQU
 (0xFFFD020Cè;- (
CAN_MB0
è
MaBox
 
Famy
 
ID
 
Regi¡”


4223 
AT91C_CAN_MB0_MDH
 
	`EQU
 (0xFFFD0218è;- (
CAN_MB0
è
MaBox
 
D©a
 
High
 
Regi¡”


4224 
AT91C_CAN_MB0_MMR
 
	`EQU
 (0xFFFD0200è;- (
CAN_MB0
è
MaBox
 
Mode
 
Regi¡”


4226 
AT91C_CAN_MB1_MDL
 
	`EQU
 (0xFFFD0234è;- (
CAN_MB1
è
MaBox
 
D©a
 
Low
 
Regi¡”


4227 
AT91C_CAN_MB1_MID
 
	`EQU
 (0xFFFD0228è;- (
CAN_MB1
è
MaBox
 
ID
 
Regi¡”


4228 
AT91C_CAN_MB1_MMR
 
	`EQU
 (0xFFFD0220è;- (
CAN_MB1
è
MaBox
 
Mode
 
Regi¡”


4229 
AT91C_CAN_MB1_MSR
 
	`EQU
 (0xFFFD0230è;- (
CAN_MB1
è
MaBox
 
Stus
 
Regi¡”


4230 
AT91C_CAN_MB1_MAM
 
	`EQU
 (0xFFFD0224è;- (
CAN_MB1
è
MaBox
 
Acû±ªû
 
Mask
 
Regi¡”


4231 
AT91C_CAN_MB1_MDH
 
	`EQU
 (0xFFFD0238è;- (
CAN_MB1
è
MaBox
 
D©a
 
High
 
Regi¡”


4232 
AT91C_CAN_MB1_MCR
 
	`EQU
 (0xFFFD023Cè;- (
CAN_MB1
è
MaBox
 
CÚŒŞ
 
Regi¡”


4233 
AT91C_CAN_MB1_MFID
 
	`EQU
 (0xFFFD022Cè;- (
CAN_MB1
è
MaBox
 
Famy
 
ID
 
Regi¡”


4235 
AT91C_CAN_MB2_MCR
 
	`EQU
 (0xFFFD025Cè;- (
CAN_MB2
è
MaBox
 
CÚŒŞ
 
Regi¡”


4236 
AT91C_CAN_MB2_MDH
 
	`EQU
 (0xFFFD0258è;- (
CAN_MB2
è
MaBox
 
D©a
 
High
 
Regi¡”


4237 
AT91C_CAN_MB2_MID
 
	`EQU
 (0xFFFD0248è;- (
CAN_MB2
è
MaBox
 
ID
 
Regi¡”


4238 
AT91C_CAN_MB2_MDL
 
	`EQU
 (0xFFFD0254è;- (
CAN_MB2
è
MaBox
 
D©a
 
Low
 
Regi¡”


4239 
AT91C_CAN_MB2_MMR
 
	`EQU
 (0xFFFD0240è;- (
CAN_MB2
è
MaBox
 
Mode
 
Regi¡”


4240 
AT91C_CAN_MB2_MAM
 
	`EQU
 (0xFFFD0244è;- (
CAN_MB2
è
MaBox
 
Acû±ªû
 
Mask
 
Regi¡”


4241 
AT91C_CAN_MB2_MFID
 
	`EQU
 (0xFFFD024Cè;- (
CAN_MB2
è
MaBox
 
Famy
 
ID
 
Regi¡”


4242 
AT91C_CAN_MB2_MSR
 
	`EQU
 (0xFFFD0250è;- (
CAN_MB2
è
MaBox
 
Stus
 
Regi¡”


4244 
AT91C_CAN_MB3_MFID
 
	`EQU
 (0xFFFD026Cè;- (
CAN_MB3
è
MaBox
 
Famy
 
ID
 
Regi¡”


4245 
AT91C_CAN_MB3_MAM
 
	`EQU
 (0xFFFD0264è;- (
CAN_MB3
è
MaBox
 
Acû±ªû
 
Mask
 
Regi¡”


4246 
AT91C_CAN_MB3_MID
 
	`EQU
 (0xFFFD0268è;- (
CAN_MB3
è
MaBox
 
ID
 
Regi¡”


4247 
AT91C_CAN_MB3_MCR
 
	`EQU
 (0xFFFD027Cè;- (
CAN_MB3
è
MaBox
 
CÚŒŞ
 
Regi¡”


4248 
AT91C_CAN_MB3_MMR
 
	`EQU
 (0xFFFD0260è;- (
CAN_MB3
è
MaBox
 
Mode
 
Regi¡”


4249 
AT91C_CAN_MB3_MSR
 
	`EQU
 (0xFFFD0270è;- (
CAN_MB3
è
MaBox
 
Stus
 
Regi¡”


4250 
AT91C_CAN_MB3_MDL
 
	`EQU
 (0xFFFD0274è;- (
CAN_MB3
è
MaBox
 
D©a
 
Low
 
Regi¡”


4251 
AT91C_CAN_MB3_MDH
 
	`EQU
 (0xFFFD0278è;- (
CAN_MB3
è
MaBox
 
D©a
 
High
 
Regi¡”


4253 
AT91C_CAN_MB4_MID
 
	`EQU
 (0xFFFD0288è;- (
CAN_MB4
è
MaBox
 
ID
 
Regi¡”


4254 
AT91C_CAN_MB4_MMR
 
	`EQU
 (0xFFFD0280è;- (
CAN_MB4
è
MaBox
 
Mode
 
Regi¡”


4255 
AT91C_CAN_MB4_MDH
 
	`EQU
 (0xFFFD0298è;- (
CAN_MB4
è
MaBox
 
D©a
 
High
 
Regi¡”


4256 
AT91C_CAN_MB4_MFID
 
	`EQU
 (0xFFFD028Cè;- (
CAN_MB4
è
MaBox
 
Famy
 
ID
 
Regi¡”


4257 
AT91C_CAN_MB4_MSR
 
	`EQU
 (0xFFFD0290è;- (
CAN_MB4
è
MaBox
 
Stus
 
Regi¡”


4258 
AT91C_CAN_MB4_MCR
 
	`EQU
 (0xFFFD029Cè;- (
CAN_MB4
è
MaBox
 
CÚŒŞ
 
Regi¡”


4259 
AT91C_CAN_MB4_MDL
 
	`EQU
 (0xFFFD0294è;- (
CAN_MB4
è
MaBox
 
D©a
 
Low
 
Regi¡”


4260 
AT91C_CAN_MB4_MAM
 
	`EQU
 (0xFFFD0284è;- (
CAN_MB4
è
MaBox
 
Acû±ªû
 
Mask
 
Regi¡”


4262 
AT91C_CAN_MB5_MSR
 
	`EQU
 (0xFFFD02B0è;- (
CAN_MB5
è
MaBox
 
Stus
 
Regi¡”


4263 
AT91C_CAN_MB5_MCR
 
	`EQU
 (0xFFFD02BCè;- (
CAN_MB5
è
MaBox
 
CÚŒŞ
 
Regi¡”


4264 
AT91C_CAN_MB5_MFID
 
	`EQU
 (0xFFFD02ACè;- (
CAN_MB5
è
MaBox
 
Famy
 
ID
 
Regi¡”


4265 
AT91C_CAN_MB5_MDH
 
	`EQU
 (0xFFFD02B8è;- (
CAN_MB5
è
MaBox
 
D©a
 
High
 
Regi¡”


4266 
AT91C_CAN_MB5_MID
 
	`EQU
 (0xFFFD02A8è;- (
CAN_MB5
è
MaBox
 
ID
 
Regi¡”


4267 
AT91C_CAN_MB5_MMR
 
	`EQU
 (0xFFFD02A0è;- (
CAN_MB5
è
MaBox
 
Mode
 
Regi¡”


4268 
AT91C_CAN_MB5_MDL
 
	`EQU
 (0xFFFD02B4è;- (
CAN_MB5
è
MaBox
 
D©a
 
Low
 
Regi¡”


4269 
AT91C_CAN_MB5_MAM
 
	`EQU
 (0xFFFD02A4è;- (
CAN_MB5
è
MaBox
 
Acû±ªû
 
Mask
 
Regi¡”


4271 
AT91C_CAN_MB6_MFID
 
	`EQU
 (0xFFFD02CCè;- (
CAN_MB6
è
MaBox
 
Famy
 
ID
 
Regi¡”


4272 
AT91C_CAN_MB6_MID
 
	`EQU
 (0xFFFD02C8è;- (
CAN_MB6
è
MaBox
 
ID
 
Regi¡”


4273 
AT91C_CAN_MB6_MAM
 
	`EQU
 (0xFFFD02C4è;- (
CAN_MB6
è
MaBox
 
Acû±ªû
 
Mask
 
Regi¡”


4274 
AT91C_CAN_MB6_MSR
 
	`EQU
 (0xFFFD02D0è;- (
CAN_MB6
è
MaBox
 
Stus
 
Regi¡”


4275 
AT91C_CAN_MB6_MDL
 
	`EQU
 (0xFFFD02D4è;- (
CAN_MB6
è
MaBox
 
D©a
 
Low
 
Regi¡”


4276 
AT91C_CAN_MB6_MCR
 
	`EQU
 (0xFFFD02DCè;- (
CAN_MB6
è
MaBox
 
CÚŒŞ
 
Regi¡”


4277 
AT91C_CAN_MB6_MDH
 
	`EQU
 (0xFFFD02D8è;- (
CAN_MB6
è
MaBox
 
D©a
 
High
 
Regi¡”


4278 
AT91C_CAN_MB6_MMR
 
	`EQU
 (0xFFFD02C0è;- (
CAN_MB6
è
MaBox
 
Mode
 
Regi¡”


4280 
AT91C_CAN_MB7_MCR
 
	`EQU
 (0xFFFD02FCè;- (
CAN_MB7
è
MaBox
 
CÚŒŞ
 
Regi¡”


4281 
AT91C_CAN_MB7_MDH
 
	`EQU
 (0xFFFD02F8è;- (
CAN_MB7
è
MaBox
 
D©a
 
High
 
Regi¡”


4282 
AT91C_CAN_MB7_MFID
 
	`EQU
 (0xFFFD02ECè;- (
CAN_MB7
è
MaBox
 
Famy
 
ID
 
Regi¡”


4283 
AT91C_CAN_MB7_MDL
 
	`EQU
 (0xFFFD02F4è;- (
CAN_MB7
è
MaBox
 
D©a
 
Low
 
Regi¡”


4284 
AT91C_CAN_MB7_MID
 
	`EQU
 (0xFFFD02E8è;- (
CAN_MB7
è
MaBox
 
ID
 
Regi¡”


4285 
AT91C_CAN_MB7_MMR
 
	`EQU
 (0xFFFD02E0è;- (
CAN_MB7
è
MaBox
 
Mode
 
Regi¡”


4286 
AT91C_CAN_MB7_MAM
 
	`EQU
 (0xFFFD02E4è;- (
CAN_MB7
è
MaBox
 
Acû±ªû
 
Mask
 
Regi¡”


4287 
AT91C_CAN_MB7_MSR
 
	`EQU
 (0xFFFD02F0è;- (
CAN_MB7
è
MaBox
 
Stus
 
Regi¡”


4289 
AT91C_CAN_TCR
 
	`EQU
 (0xFFFD0024è;- (
CAN
è
T¿nsãr
 
Commªd
 
Regi¡”


4290 
AT91C_CAN_IMR
 
	`EQU
 (0xFFFD000Cè;- (
CAN
è
IÁ”ru±
 
Mask
 
Regi¡”


4291 
AT91C_CAN_IER
 
	`EQU
 (0xFFFD0004è;- (
CAN
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4292 
AT91C_CAN_ECR
 
	`EQU
 (0xFFFD0020è;- (
CAN
è
E¼Ü
 
CouÁ”
 
Regi¡”


4293 
AT91C_CAN_TIMESTP
 
	`EQU
 (0xFFFD001Cè;- (
CAN
è
Time
 
Smp
 
Regi¡”


4294 
AT91C_CAN_MR
 
	`EQU
 (0xFFFD0000è;- (
CAN
è
Mode
 
Regi¡”


4295 
AT91C_CAN_IDR
 
	`EQU
 (0xFFFD0008è;- (
CAN
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4296 
AT91C_CAN_ACR
 
	`EQU
 (0xFFFD0028è;- (
CAN
è
AbÜt
 
Commªd
 
Regi¡”


4297 
AT91C_CAN_TIM
 
	`EQU
 (0xFFFD0018è;- (
CAN
è
Tim”
 
Regi¡”


4298 
AT91C_CAN_SR
 
	`EQU
 (0xFFFD0010è;- (
CAN
è
Stus
 
Regi¡”


4299 
AT91C_CAN_BR
 
	`EQU
 (0xFFFD0014è;- (
CAN
è
Baud¿‹
 
Regi¡”


4300 
AT91C_CAN_VR
 
	`EQU
 (0xFFFD00FCè;- (
CAN
è
V”siÚ
 
Regi¡”


4302 
AT91C_EMAC_ISR
 
	`EQU
 (0xFFFDC024è;- (
EMAC
è
IÁ”ru±
 
Stus
 
Regi¡”


4303 
AT91C_EMAC_SA4H
 
	`EQU
 (0xFFFDC0B4è;- (
EMAC
è
S³cific
 
Add»ss
 4 
Tİ
, 
La¡
 2 
by‹s


4304 
AT91C_EMAC_SA1L
 
	`EQU
 (0xFFFDC098è;- (
EMAC
è
S³cific
 
Add»ss
 1 
BÙtom
, 
Fœ¡
 4 
by‹s


4305 
AT91C_EMAC_ELE
 
	`EQU
 (0xFFFDC078è;- (
EMAC
è
Exûssive
 
L’gth
 
E¼Üs
 
Regi¡”


4306 
AT91C_EMAC_LCOL
 
	`EQU
 (0xFFFDC05Cè;- (
EMAC
è
L©e
 
CŞlisiÚ
 
Regi¡”


4307 
AT91C_EMAC_RLE
 
	`EQU
 (0xFFFDC088è;- (
EMAC
è
Reûive
 
L’gth
 
F›ld
 
Mism©ch
 
Regi¡”


4308 
AT91C_EMAC_WOL
 
	`EQU
 (0xFFFDC0C4è;- (
EMAC
è
Wake
 
On
 
LAN
 
Regi¡”


4309 
AT91C_EMAC_DTF
 
	`EQU
 (0xFFFDC058è;- (
EMAC
è
Deã¼ed
 
T¿nsmissiÚ
 
F¿me
 
Regi¡”


4310 
AT91C_EMAC_TUND
 
	`EQU
 (0xFFFDC064è;- (
EMAC
è
T¿nsm™
 
Und”run
 
E¼Ü
 
Regi¡”


4311 
AT91C_EMAC_NCR
 
	`EQU
 (0xFFFDC000è;- (
EMAC
è
N‘wÜk
 
CÚŒŞ
 
Regi¡”


4312 
AT91C_EMAC_SA4L
 
	`EQU
 (0xFFFDC0B0è;- (
EMAC
è
S³cific
 
Add»ss
 4 
BÙtom
, 
Fœ¡
 4 
by‹s


4313 
AT91C_EMAC_RSR
 
	`EQU
 (0xFFFDC020è;- (
EMAC
è
Reûive
 
Stus
 
Regi¡”


4314 
AT91C_EMAC_SA3L
 
	`EQU
 (0xFFFDC0A8è;- (
EMAC
è
S³cific
 
Add»ss
 3 
BÙtom
, 
Fœ¡
 4 
by‹s


4315 
AT91C_EMAC_TSR
 
	`EQU
 (0xFFFDC014è;- (
EMAC
è
T¿nsm™
 
Stus
 
Regi¡”


4316 
AT91C_EMAC_IDR
 
	`EQU
 (0xFFFDC02Cè;- (
EMAC
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4317 
AT91C_EMAC_RSE
 
	`EQU
 (0xFFFDC074è;- (
EMAC
è
Reûive
 
SymbŞ
 
E¼Üs
 
Regi¡”


4318 
AT91C_EMAC_ECOL
 
	`EQU
 (0xFFFDC060è;- (
EMAC
è
Exûssive
 
CŞlisiÚ
 
Regi¡”


4319 
AT91C_EMAC_TID
 
	`EQU
 (0xFFFDC0B8è;- (
EMAC
è
Ty³
 
ID
 
Checkšg
 
Regi¡”


4320 
AT91C_EMAC_HRB
 
	`EQU
 (0xFFFDC090è;- (
EMAC
è
Hash
 
Add»ss
 
BÙtom
[31:0]

4321 
AT91C_EMAC_TBQP
 
	`EQU
 (0xFFFDC01Cè;- (
EMAC
è
T¿nsm™
 
Bufãr
 
Queue
 
Poš‹r


4322 
AT91C_EMAC_USRIO
 
	`EQU
 (0xFFFDC0C0è;- (
EMAC
è
USER
 
IÅut
/
Ouut
 
Regi¡”


4323 
AT91C_EMAC_PTR
 
	`EQU
 (0xFFFDC038è;- (
EMAC
è
Pau£
 
Time
 
Regi¡”


4324 
AT91C_EMAC_SA2H
 
	`EQU
 (0xFFFDC0A4è;- (
EMAC
è
S³cific
 
Add»ss
 2 
Tİ
, 
La¡
 2 
by‹s


4325 
AT91C_EMAC_ROV
 
	`EQU
 (0xFFFDC070è;- (
EMAC
è
Reûive
 
Ov”run
 
E¼Üs
 
Regi¡”


4326 
AT91C_EMAC_ALE
 
	`EQU
 (0xFFFDC054è;- (
EMAC
è
Alignm’t
 
E¼Ü
 
Regi¡”


4327 
AT91C_EMAC_RJA
 
	`EQU
 (0xFFFDC07Cè;- (
EMAC
è
Reûive
 
Jabb”s
 
Regi¡”


4328 
AT91C_EMAC_RBQP
 
	`EQU
 (0xFFFDC018è;- (
EMAC
è
Reûive
 
Bufãr
 
Queue
 
Poš‹r


4329 
AT91C_EMAC_TPF
 
	`EQU
 (0xFFFDC08Cè;- (
EMAC
è
T¿nsm™‹d
 
Pau£
 
F¿mes
 
Regi¡”


4330 
AT91C_EMAC_NCFGR
 
	`EQU
 (0xFFFDC004è;- (
EMAC
è
N‘wÜk
 
CÚfigu¿tiÚ
 
Regi¡”


4331 
AT91C_EMAC_HRT
 
	`EQU
 (0xFFFDC094è;- (
EMAC
è
Hash
 
Add»ss
 
Tİ
[63:32]

4332 
AT91C_EMAC_USF
 
	`EQU
 (0xFFFDC080è;- (
EMAC
è
Und”size
 
F¿mes
 
Regi¡”


4333 
AT91C_EMAC_FCSE
 
	`EQU
 (0xFFFDC050è;- (
EMAC
è
F¿me
 
Check
 
Sequ’û
 
E¼Ü
 
Regi¡”


4334 
AT91C_EMAC_TPQ
 
	`EQU
 (0xFFFDC0BCè;- (
EMAC
è
T¿nsm™
 
Pau£
 
Quªtum
 
Regi¡”


4335 
AT91C_EMAC_MAN
 
	`EQU
 (0xFFFDC034è;- (
EMAC
è
PHY
 
Maš‹Çnû
 
Regi¡”


4336 
AT91C_EMAC_FTO
 
	`EQU
 (0xFFFDC040è;- (
EMAC
è
F¿mes
 
T¿nsm™‹d
 
OK
 
Regi¡”


4337 
AT91C_EMAC_REV
 
	`EQU
 (0xFFFDC0FCè;- (
EMAC
è
RevisiÚ
 
Regi¡”


4338 
AT91C_EMAC_IMR
 
	`EQU
 (0xFFFDC030è;- (
EMAC
è
IÁ”ru±
 
Mask
 
Regi¡”


4339 
AT91C_EMAC_SCF
 
	`EQU
 (0xFFFDC044è;- (
EMAC
è
SšgË
 
CŞlisiÚ
 
F¿me
 
Regi¡”


4340 
AT91C_EMAC_PFR
 
	`EQU
 (0xFFFDC03Cè;- (
EMAC
è
Pau£
 
F¿mes
 
»ûived
 
Regi¡”


4341 
AT91C_EMAC_MCF
 
	`EQU
 (0xFFFDC048è;- (
EMAC
è
MuÉË
 
CŞlisiÚ
 
F¿me
 
Regi¡”


4342 
AT91C_EMAC_NSR
 
	`EQU
 (0xFFFDC008è;- (
EMAC
è
N‘wÜk
 
Stus
 
Regi¡”


4343 
AT91C_EMAC_SA2L
 
	`EQU
 (0xFFFDC0A0è;- (
EMAC
è
S³cific
 
Add»ss
 2 
BÙtom
, 
Fœ¡
 4 
by‹s


4344 
AT91C_EMAC_FRO
 
	`EQU
 (0xFFFDC04Cè;- (
EMAC
è
F¿mes
 
Reûived
 
OK
 
Regi¡”


4345 
AT91C_EMAC_IER
 
	`EQU
 (0xFFFDC028è;- (
EMAC
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4346 
AT91C_EMAC_SA1H
 
	`EQU
 (0xFFFDC09Cè;- (
EMAC
è
S³cific
 
Add»ss
 1 
Tİ
, 
La¡
 2 
by‹s


4347 
AT91C_EMAC_CSE
 
	`EQU
 (0xFFFDC068è;- (
EMAC
è
C¬r›r
 
S’£
 
E¼Ü
 
Regi¡”


4348 
AT91C_EMAC_SA3H
 
	`EQU
 (0xFFFDC0ACè;- (
EMAC
è
S³cific
 
Add»ss
 3 
Tİ
, 
La¡
 2 
by‹s


4349 
AT91C_EMAC_RRE
 
	`EQU
 (0xFFFDC06Cè;- (
EMAC
è
Reûive
 
Ressourû
 
E¼Ü
 
Regi¡”


4350 
AT91C_EMAC_STE
 
	`EQU
 (0xFFFDC084è;- (
EMAC
è
SQE
 
Te¡
 
E¼Ü
 
Regi¡”


4352 
AT91C_ADC_PTSR
 
	`EQU
 (0xFFFD8124è;- (
PDC_ADC
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


4353 
AT91C_ADC_PTCR
 
	`EQU
 (0xFFFD8120è;- (
PDC_ADC
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


4354 
AT91C_ADC_TNPR
 
	`EQU
 (0xFFFD8118è;- (
PDC_ADC
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


4355 
AT91C_ADC_TNCR
 
	`EQU
 (0xFFFD811Cè;- (
PDC_ADC
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


4356 
AT91C_ADC_RNPR
 
	`EQU
 (0xFFFD8110è;- (
PDC_ADC
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


4357 
AT91C_ADC_RNCR
 
	`EQU
 (0xFFFD8114è;- (
PDC_ADC
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


4358 
AT91C_ADC_RPR
 
	`EQU
 (0xFFFD8100è;- (
PDC_ADC
è
Reûive
 
Poš‹r
 
Regi¡”


4359 
AT91C_ADC_TCR
 
	`EQU
 (0xFFFD810Cè;- (
PDC_ADC
è
T¿nsm™
 
CouÁ”
 
Regi¡”


4360 
AT91C_ADC_TPR
 
	`EQU
 (0xFFFD8108è;- (
PDC_ADC
è
T¿nsm™
 
Poš‹r
 
Regi¡”


4361 
AT91C_ADC_RCR
 
	`EQU
 (0xFFFD8104è;- (
PDC_ADC
è
Reûive
 
CouÁ”
 
Regi¡”


4363 
AT91C_ADC_CDR2
 
	`EQU
 (0xFFFD8038è;- (
ADC
èADC 
ChªÃl
 
D©a
 
Regi¡”
 2

4364 
AT91C_ADC_CDR3
 
	`EQU
 (0xFFFD803Cè;- (
ADC
èADC 
ChªÃl
 
D©a
 
Regi¡”
 3

4365 
AT91C_ADC_CDR0
 
	`EQU
 (0xFFFD8030è;- (
ADC
èADC 
ChªÃl
 
D©a
 
Regi¡”
 0

4366 
AT91C_ADC_CDR5
 
	`EQU
 (0xFFFD8044è;- (
ADC
èADC 
ChªÃl
 
D©a
 
Regi¡”
 5

4367 
AT91C_ADC_CHDR
 
	`EQU
 (0xFFFD8014è;- (
ADC
èADC 
ChªÃl
 
Di§bË
 
Regi¡”


4368 
AT91C_ADC_SR
 
	`EQU
 (0xFFFD801Cè;- (
ADC
èADC 
Stus
 
Regi¡”


4369 
AT91C_ADC_CDR4
 
	`EQU
 (0xFFFD8040è;- (
ADC
èADC 
ChªÃl
 
D©a
 
Regi¡”
 4

4370 
AT91C_ADC_CDR1
 
	`EQU
 (0xFFFD8034è;- (
ADC
èADC 
ChªÃl
 
D©a
 
Regi¡”
 1

4371 
AT91C_ADC_LCDR
 
	`EQU
 (0xFFFD8020è;- (
ADC
èADC 
La¡
 
CÚv”‹d
 
D©a
 
Regi¡”


4372 
AT91C_ADC_IDR
 
	`EQU
 (0xFFFD8028è;- (
ADC
èADC 
IÁ”ru±
 
Di§bË
 
Regi¡”


4373 
AT91C_ADC_CR
 
	`EQU
 (0xFFFD8000è;- (
ADC
èADC 
CÚŒŞ
 
Regi¡”


4374 
AT91C_ADC_CDR7
 
	`EQU
 (0xFFFD804Cè;- (
ADC
èADC 
ChªÃl
 
D©a
 
Regi¡”
 7

4375 
AT91C_ADC_CDR6
 
	`EQU
 (0xFFFD8048è;- (
ADC
èADC 
ChªÃl
 
D©a
 
Regi¡”
 6

4376 
AT91C_ADC_IER
 
	`EQU
 (0xFFFD8024è;- (
ADC
èADC 
IÁ”ru±
 
EÇbË
 
Regi¡”


4377 
AT91C_ADC_CHER
 
	`EQU
 (0xFFFD8010è;- (
ADC
èADC 
ChªÃl
 
EÇbË
 
Regi¡”


4378 
AT91C_ADC_CHSR
 
	`EQU
 (0xFFFD8018è;- (
ADC
èADC 
ChªÃl
 
Stus
 
Regi¡”


4379 
AT91C_ADC_MR
 
	`EQU
 (0xFFFD8004è;- (
ADC
èADC 
Mode
 
Regi¡”


4380 
AT91C_ADC_IMR
 
	`EQU
 (0xFFFD802Cè;- (
ADC
èADC 
IÁ”ru±
 
Mask
 
Regi¡”


4382 
AT91C_AES_TPR
 
	`EQU
 (0xFFFA4108è;- (
PDC_AES
è
T¿nsm™
 
Poš‹r
 
Regi¡”


4383 
AT91C_AES_PTCR
 
	`EQU
 (0xFFFA4120è;- (
PDC_AES
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


4384 
AT91C_AES_RNPR
 
	`EQU
 (0xFFFA4110è;- (
PDC_AES
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


4385 
AT91C_AES_TNCR
 
	`EQU
 (0xFFFA411Cè;- (
PDC_AES
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


4386 
AT91C_AES_TCR
 
	`EQU
 (0xFFFA410Cè;- (
PDC_AES
è
T¿nsm™
 
CouÁ”
 
Regi¡”


4387 
AT91C_AES_RCR
 
	`EQU
 (0xFFFA4104è;- (
PDC_AES
è
Reûive
 
CouÁ”
 
Regi¡”


4388 
AT91C_AES_RNCR
 
	`EQU
 (0xFFFA4114è;- (
PDC_AES
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


4389 
AT91C_AES_TNPR
 
	`EQU
 (0xFFFA4118è;- (
PDC_AES
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


4390 
AT91C_AES_RPR
 
	`EQU
 (0xFFFA4100è;- (
PDC_AES
è
Reûive
 
Poš‹r
 
Regi¡”


4391 
AT91C_AES_PTSR
 
	`EQU
 (0xFFFA4124è;- (
PDC_AES
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


4393 
AT91C_AES_IVxR
 
	`EQU
 (0xFFFA4060è;- (
AES
è
In™Ÿliz©iÚ
 
VeùÜ
 
x
 
Regi¡”


4394 
AT91C_AES_MR
 
	`EQU
 (0xFFFA4004è;- (
AES
è
Mode
 
Regi¡”


4395 
AT91C_AES_VR
 
	`EQU
 (0xFFFA40FCè;- (
AES
èAES 
V”siÚ
 
Regi¡”


4396 
AT91C_AES_ODATAxR
 
	`EQU
 (0xFFFA4050è;- (
AES
è
Ouut
 
D©a
 
x
 
Regi¡”


4397 
AT91C_AES_IDATAxR
 
	`EQU
 (0xFFFA4040è;- (
AES
è
IÅut
 
D©a
 
x
 
Regi¡”


4398 
AT91C_AES_CR
 
	`EQU
 (0xFFFA4000è;- (
AES
è
CÚŒŞ
 
Regi¡”


4399 
AT91C_AES_IDR
 
	`EQU
 (0xFFFA4014è;- (
AES
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4400 
AT91C_AES_IMR
 
	`EQU
 (0xFFFA4018è;- (
AES
è
IÁ”ru±
 
Mask
 
Regi¡”


4401 
AT91C_AES_IER
 
	`EQU
 (0xFFFA4010è;- (
AES
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4402 
AT91C_AES_KEYWxR
 
	`EQU
 (0xFFFA4020è;- (
AES
è
Key
 
WÜd
 
x
 
Regi¡”


4403 
AT91C_AES_ISR
 
	`EQU
 (0xFFFA401Cè;- (
AES
è
IÁ”ru±
 
Stus
 
Regi¡”


4405 
AT91C_TDES_RNCR
 
	`EQU
 (0xFFFA8114è;- (
PDC_TDES
è
Reûive
 
Next
 
CouÁ”
 
Regi¡”


4406 
AT91C_TDES_TCR
 
	`EQU
 (0xFFFA810Cè;- (
PDC_TDES
è
T¿nsm™
 
CouÁ”
 
Regi¡”


4407 
AT91C_TDES_RCR
 
	`EQU
 (0xFFFA8104è;- (
PDC_TDES
è
Reûive
 
CouÁ”
 
Regi¡”


4408 
AT91C_TDES_TNPR
 
	`EQU
 (0xFFFA8118è;- (
PDC_TDES
è
T¿nsm™
 
Next
 
Poš‹r
 
Regi¡”


4409 
AT91C_TDES_RNPR
 
	`EQU
 (0xFFFA8110è;- (
PDC_TDES
è
Reûive
 
Next
 
Poš‹r
 
Regi¡”


4410 
AT91C_TDES_RPR
 
	`EQU
 (0xFFFA8100è;- (
PDC_TDES
è
Reûive
 
Poš‹r
 
Regi¡”


4411 
AT91C_TDES_TNCR
 
	`EQU
 (0xFFFA811Cè;- (
PDC_TDES
è
T¿nsm™
 
Next
 
CouÁ”
 
Regi¡”


4412 
AT91C_TDES_TPR
 
	`EQU
 (0xFFFA8108è;- (
PDC_TDES
è
T¿nsm™
 
Poš‹r
 
Regi¡”


4413 
AT91C_TDES_PTSR
 
	`EQU
 (0xFFFA8124è;- (
PDC_TDES
è
PDC
 
T¿nsãr
 
Stus
 
Regi¡”


4414 
AT91C_TDES_PTCR
 
	`EQU
 (0xFFFA8120è;- (
PDC_TDES
è
PDC
 
T¿nsãr
 
CÚŒŞ
 
Regi¡”


4416 
AT91C_TDES_KEY2WxR
 
	`EQU
 (0xFFFA8028è;- (
TDES
è
Key
 2 
WÜd
 
x
 
Regi¡”


4417 
AT91C_TDES_KEY3WxR
 
	`EQU
 (0xFFFA8030è;- (
TDES
è
Key
 3 
WÜd
 
x
 
Regi¡”


4418 
AT91C_TDES_IDR
 
	`EQU
 (0xFFFA8014è;- (
TDES
è
IÁ”ru±
 
Di§bË
 
Regi¡”


4419 
AT91C_TDES_VR
 
	`EQU
 (0xFFFA80FCè;- (
TDES
èTDES 
V”siÚ
 
Regi¡”


4420 
AT91C_TDES_IVxR
 
	`EQU
 (0xFFFA8060è;- (
TDES
è
In™Ÿliz©iÚ
 
VeùÜ
 
x
 
Regi¡”


4421 
AT91C_TDES_ODATAxR
 
	`EQU
 (0xFFFA8050è;- (
TDES
è
Ouut
 
D©a
 
x
 
Regi¡”


4422 
AT91C_TDES_IMR
 
	`EQU
 (0xFFFA8018è;- (
TDES
è
IÁ”ru±
 
Mask
 
Regi¡”


4423 
AT91C_TDES_MR
 
	`EQU
 (0xFFFA8004è;- (
TDES
è
Mode
 
Regi¡”


4424 
AT91C_TDES_CR
 
	`EQU
 (0xFFFA8000è;- (
TDES
è
CÚŒŞ
 
Regi¡”


4425 
AT91C_TDES_IER
 
	`EQU
 (0xFFFA8010è;- (
TDES
è
IÁ”ru±
 
EÇbË
 
Regi¡”


4426 
AT91C_TDES_ISR
 
	`EQU
 (0xFFFA801Cè;- (
TDES
è
IÁ”ru±
 
Stus
 
Regi¡”


4427 
AT91C_TDES_IDATAxR
 
	`EQU
 (0xFFFA8040è;- (
TDES
è
IÅut
 
D©a
 
x
 
Regi¡”


4428 
AT91C_TDES_KEY1WxR
 
	`EQU
 (0xFFFA8020è;- (
TDES
è
Key
 1 
WÜd
 
x
 
Regi¡”


4433 
AT91C_PIO_PA0
 
	`EQU
 (1 << 0è;- 
Pš
 
CÚŒŞËd
 
by
 
PA0


4434 
AT91C_PA0_RXD0
 
	`EQU
 (
AT91C_PIO_PA0
è;- 
USART
 0 
Reûive
 
D©a


4435 
AT91C_PIO_PA1
 
	`EQU
 (1 << 1è;- 
Pš
 
CÚŒŞËd
 
by
 
PA1


4436 
AT91C_PA1_TXD0
 
	`EQU
 (
AT91C_PIO_PA1
è;- 
USART
 0 
T¿nsm™
 
D©a


4437 
AT91C_PIO_PA10
 
	`EQU
 (1 << 10è;- 
Pš
 
CÚŒŞËd
 
by
 
PA10


4438 
AT91C_PA10_TWD
 
	`EQU
 (
AT91C_PIO_PA10
è;- 
TWI
 
Two
-
wœe
 
S”Ÿl
 
D©a


4439 
AT91C_PIO_PA11
 
	`EQU
 (1 << 11è;- 
Pš
 
CÚŒŞËd
 
by
 
PA11


4440 
AT91C_PA11_TWCK
 
	`EQU
 (
AT91C_PIO_PA11
è;- 
TWI
 
Two
-
wœe
 
S”Ÿl
 
Clock


4441 
AT91C_PIO_PA12
 
	`EQU
 (1 << 12è;- 
Pš
 
CÚŒŞËd
 
by
 
PA12


4442 
AT91C_PA12_NPCS00
 
	`EQU
 (
AT91C_PIO_PA12
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 0

4443 
AT91C_PIO_PA13
 
	`EQU
 (1 << 13è;- 
Pš
 
CÚŒŞËd
 
by
 
PA13


4444 
AT91C_PA13_NPCS01
 
	`EQU
 (
AT91C_PIO_PA13
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 1

4445 
AT91C_PA13_PCK1
 
	`EQU
 (
AT91C_PIO_PA13
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 1

4446 
AT91C_PIO_PA14
 
	`EQU
 (1 << 14è;- 
Pš
 
CÚŒŞËd
 
by
 
PA14


4447 
AT91C_PA14_NPCS02
 
	`EQU
 (
AT91C_PIO_PA14
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 2

4448 
AT91C_PA14_IRQ1
 
	`EQU
 (
AT91C_PIO_PA14
è;- 
Ex‹º®
 
IÁ”ru±
 1

4449 
AT91C_PIO_PA15
 
	`EQU
 (1 << 15è;- 
Pš
 
CÚŒŞËd
 
by
 
PA15


4450 
AT91C_PA15_NPCS03
 
	`EQU
 (
AT91C_PIO_PA15
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 3

4451 
AT91C_PA15_TCLK2
 
	`EQU
 (
AT91C_PIO_PA15
è;- 
Tim”
 
CouÁ”
 2 
ex‹º®
 
şock
 
šput


4452 
AT91C_PIO_PA16
 
	`EQU
 (1 << 16è;- 
Pš
 
CÚŒŞËd
 
by
 
PA16


4453 
AT91C_PA16_MISO0
 
	`EQU
 (
AT91C_PIO_PA16
è;- 
SPI
 0 
Ma¡”
 
In
 
SÏve


4454 
AT91C_PIO_PA17
 
	`EQU
 (1 << 17è;- 
Pš
 
CÚŒŞËd
 
by
 
PA17


4455 
AT91C_PA17_MOSI0
 
	`EQU
 (
AT91C_PIO_PA17
è;- 
SPI
 0 
Ma¡”
 
Out
 
SÏve


4456 
AT91C_PIO_PA18
 
	`EQU
 (1 << 18è;- 
Pš
 
CÚŒŞËd
 
by
 
PA18


4457 
AT91C_PA18_SPCK0
 
	`EQU
 (
AT91C_PIO_PA18
è;- 
SPI
 0 
S”Ÿl
 
Clock


4458 
AT91C_PIO_PA19
 
	`EQU
 (1 << 19è;- 
Pš
 
CÚŒŞËd
 
by
 
PA19


4459 
AT91C_PA19_CANRX
 
	`EQU
 (
AT91C_PIO_PA19
è;- 
CAN
 
Reûive


4460 
AT91C_PIO_PA2
 
	`EQU
 (1 << 2è;- 
Pš
 
CÚŒŞËd
 
by
 
PA2


4461 
AT91C_PA2_SCK0
 
	`EQU
 (
AT91C_PIO_PA2
è;- 
USART
 0 
S”Ÿl
 
Clock


4462 
AT91C_PA2_NPCS11
 
	`EQU
 (
AT91C_PIO_PA2
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 1

4463 
AT91C_PIO_PA20
 
	`EQU
 (1 << 20è;- 
Pš
 
CÚŒŞËd
 
by
 
PA20


4464 
AT91C_PA20_CANTX
 
	`EQU
 (
AT91C_PIO_PA20
è;- 
CAN
 
T¿nsm™


4465 
AT91C_PIO_PA21
 
	`EQU
 (1 << 21è;- 
Pš
 
CÚŒŞËd
 
by
 
PA21


4466 
AT91C_PA21_TF
 
	`EQU
 (
AT91C_PIO_PA21
è;- 
SSC
 
T¿nsm™
 
F¿me
 
Sync


4467 
AT91C_PA21_NPCS10
 
	`EQU
 (
AT91C_PIO_PA21
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 0

4468 
AT91C_PIO_PA22
 
	`EQU
 (1 << 22è;- 
Pš
 
CÚŒŞËd
 
by
 
PA22


4469 
AT91C_PA22_TK
 
	`EQU
 (
AT91C_PIO_PA22
è;- 
SSC
 
T¿nsm™
 
Clock


4470 
AT91C_PA22_SPCK1
 
	`EQU
 (
AT91C_PIO_PA22
è;- 
SPI
 1 
S”Ÿl
 
Clock


4471 
AT91C_PIO_PA23
 
	`EQU
 (1 << 23è;- 
Pš
 
CÚŒŞËd
 
by
 
PA23


4472 
AT91C_PA23_TD
 
	`EQU
 (
AT91C_PIO_PA23
è;- 
SSC
 
T¿nsm™
 
d©a


4473 
AT91C_PA23_MOSI1
 
	`EQU
 (
AT91C_PIO_PA23
è;- 
SPI
 1 
Ma¡”
 
Out
 
SÏve


4474 
AT91C_PIO_PA24
 
	`EQU
 (1 << 24è;- 
Pš
 
CÚŒŞËd
 
by
 
PA24


4475 
AT91C_PA24_RD
 
	`EQU
 (
AT91C_PIO_PA24
è;- 
SSC
 
Reûive
 
D©a


4476 
AT91C_PA24_MISO1
 
	`EQU
 (
AT91C_PIO_PA24
è;- 
SPI
 1 
Ma¡”
 
In
 
SÏve


4477 
AT91C_PIO_PA25
 
	`EQU
 (1 << 25è;- 
Pš
 
CÚŒŞËd
 
by
 
PA25


4478 
AT91C_PA25_RK
 
	`EQU
 (
AT91C_PIO_PA25
è;- 
SSC
 
Reûive
 
Clock


4479 
AT91C_PA25_NPCS11
 
	`EQU
 (
AT91C_PIO_PA25
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 1

4480 
AT91C_PIO_PA26
 
	`EQU
 (1 << 26è;- 
Pš
 
CÚŒŞËd
 
by
 
PA26


4481 
AT91C_PA26_RF
 
	`EQU
 (
AT91C_PIO_PA26
è;- 
SSC
 
Reûive
 
F¿me
 
Sync


4482 
AT91C_PA26_NPCS12
 
	`EQU
 (
AT91C_PIO_PA26
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 2

4483 
AT91C_PIO_PA27
 
	`EQU
 (1 << 27è;- 
Pš
 
CÚŒŞËd
 
by
 
PA27


4484 
AT91C_PA27_DRXD
 
	`EQU
 (
AT91C_PIO_PA27
è;- 
DBGU
 
Debug
 
Reûive
 
D©a


4485 
AT91C_PA27_PCK3
 
	`EQU
 (
AT91C_PIO_PA27
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 3

4486 
AT91C_PIO_PA28
 
	`EQU
 (1 << 28è;- 
Pš
 
CÚŒŞËd
 
by
 
PA28


4487 
AT91C_PA28_DTXD
 
	`EQU
 (
AT91C_PIO_PA28
è;- 
DBGU
 
Debug
 
T¿nsm™
 
D©a


4488 
AT91C_PIO_PA29
 
	`EQU
 (1 << 29è;- 
Pš
 
CÚŒŞËd
 
by
 
PA29


4489 
AT91C_PA29_FIQ
 
	`EQU
 (
AT91C_PIO_PA29
è;- 
AIC
 
Fa¡
 
IÁ”ru±
 
IÅut


4490 
AT91C_PA29_NPCS13
 
	`EQU
 (
AT91C_PIO_PA29
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 3

4491 
AT91C_PIO_PA3
 
	`EQU
 (1 << 3è;- 
Pš
 
CÚŒŞËd
 
by
 
PA3


4492 
AT91C_PA3_RTS0
 
	`EQU
 (
AT91C_PIO_PA3
è;- 
USART
 0 
R—dy
 
To
 
S’d


4493 
AT91C_PA3_NPCS12
 
	`EQU
 (
AT91C_PIO_PA3
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 2

4494 
AT91C_PIO_PA30
 
	`EQU
 (1 << 30è;- 
Pš
 
CÚŒŞËd
 
by
 
PA30


4495 
AT91C_PA30_IRQ0
 
	`EQU
 (
AT91C_PIO_PA30
è;- 
Ex‹º®
 
IÁ”ru±
 0

4496 
AT91C_PA30_PCK2
 
	`EQU
 (
AT91C_PIO_PA30
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 2

4497 
AT91C_PIO_PA4
 
	`EQU
 (1 << 4è;- 
Pš
 
CÚŒŞËd
 
by
 
PA4


4498 
AT91C_PA4_CTS0
 
	`EQU
 (
AT91C_PIO_PA4
è;- 
USART
 0 
CË¬
 
To
 
S’d


4499 
AT91C_PA4_NPCS13
 
	`EQU
 (
AT91C_PIO_PA4
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 3

4500 
AT91C_PIO_PA5
 
	`EQU
 (1 << 5è;- 
Pš
 
CÚŒŞËd
 
by
 
PA5


4501 
AT91C_PA5_RXD1
 
	`EQU
 (
AT91C_PIO_PA5
è;- 
USART
 1 
Reûive
 
D©a


4502 
AT91C_PIO_PA6
 
	`EQU
 (1 << 6è;- 
Pš
 
CÚŒŞËd
 
by
 
PA6


4503 
AT91C_PA6_TXD1
 
	`EQU
 (
AT91C_PIO_PA6
è;- 
USART
 1 
T¿nsm™
 
D©a


4504 
AT91C_PIO_PA7
 
	`EQU
 (1 << 7è;- 
Pš
 
CÚŒŞËd
 
by
 
PA7


4505 
AT91C_PA7_SCK1
 
	`EQU
 (
AT91C_PIO_PA7
è;- 
USART
 1 
S”Ÿl
 
Clock


4506 
AT91C_PA7_NPCS01
 
	`EQU
 (
AT91C_PIO_PA7
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 1

4507 
AT91C_PIO_PA8
 
	`EQU
 (1 << 8è;- 
Pš
 
CÚŒŞËd
 
by
 
PA8


4508 
AT91C_PA8_RTS1
 
	`EQU
 (
AT91C_PIO_PA8
è;- 
USART
 1 
R—dy
 
To
 
S’d


4509 
AT91C_PA8_NPCS02
 
	`EQU
 (
AT91C_PIO_PA8
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 2

4510 
AT91C_PIO_PA9
 
	`EQU
 (1 << 9è;- 
Pš
 
CÚŒŞËd
 
by
 
PA9


4511 
AT91C_PA9_CTS1
 
	`EQU
 (
AT91C_PIO_PA9
è;- 
USART
 1 
CË¬
 
To
 
S’d


4512 
AT91C_PA9_NPCS03
 
	`EQU
 (
AT91C_PIO_PA9
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 3

4513 
AT91C_PIO_PB0
 
	`EQU
 (1 << 0è;- 
Pš
 
CÚŒŞËd
 
by
 
PB0


4514 
AT91C_PB0_ETXCK_EREFCK
 
	`EQU
 (
AT91C_PIO_PB0
è;- 
Eth”Ãt
 
MAC
 
T¿nsm™
 
Clock
/
Reã»nû
 Clock

4515 
AT91C_PB0_PCK0
 
	`EQU
 (
AT91C_PIO_PB0
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 0

4516 
AT91C_PIO_PB1
 
	`EQU
 (1 << 1è;- 
Pš
 
CÚŒŞËd
 
by
 
PB1


4517 
AT91C_PB1_ETXEN
 
	`EQU
 (
AT91C_PIO_PB1
è;- 
Eth”Ãt
 
MAC
 
T¿nsm™
 
EÇbË


4518 
AT91C_PIO_PB10
 
	`EQU
 (1 << 10è;- 
Pš
 
CÚŒŞËd
 
by
 
PB10


4519 
AT91C_PB10_ETX2
 
	`EQU
 (
AT91C_PIO_PB10
è;- 
Eth”Ãt
 
MAC
 
T¿nsm™
 
D©a
 2

4520 
AT91C_PB10_NPCS11
 
	`EQU
 (
AT91C_PIO_PB10
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 1

4521 
AT91C_PIO_PB11
 
	`EQU
 (1 << 11è;- 
Pš
 
CÚŒŞËd
 
by
 
PB11


4522 
AT91C_PB11_ETX3
 
	`EQU
 (
AT91C_PIO_PB11
è;- 
Eth”Ãt
 
MAC
 
T¿nsm™
 
D©a
 3

4523 
AT91C_PB11_NPCS12
 
	`EQU
 (
AT91C_PIO_PB11
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 2

4524 
AT91C_PIO_PB12
 
	`EQU
 (1 << 12è;- 
Pš
 
CÚŒŞËd
 
by
 
PB12


4525 
AT91C_PB12_ETXER
 
	`EQU
 (
AT91C_PIO_PB12
è;- 
Eth”Ãt
 
MAC
 
T¿nsmikt
 
Codšg
 
E¼Ü


4526 
AT91C_PB12_TCLK0
 
	`EQU
 (
AT91C_PIO_PB12
è;- 
Tim”
 
CouÁ”
 0 
ex‹º®
 
şock
 
šput


4527 
AT91C_PIO_PB13
 
	`EQU
 (1 << 13è;- 
Pš
 
CÚŒŞËd
 
by
 
PB13


4528 
AT91C_PB13_ERX2
 
	`EQU
 (
AT91C_PIO_PB13
è;- 
Eth”Ãt
 
MAC
 
Reûive
 
D©a
 2

4529 
AT91C_PB13_NPCS01
 
	`EQU
 (
AT91C_PIO_PB13
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 1

4530 
AT91C_PIO_PB14
 
	`EQU
 (1 << 14è;- 
Pš
 
CÚŒŞËd
 
by
 
PB14


4531 
AT91C_PB14_ERX3
 
	`EQU
 (
AT91C_PIO_PB14
è;- 
Eth”Ãt
 
MAC
 
Reûive
 
D©a
 3

4532 
AT91C_PB14_NPCS02
 
	`EQU
 (
AT91C_PIO_PB14
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 2

4533 
AT91C_PIO_PB15
 
	`EQU
 (1 << 15è;- 
Pš
 
CÚŒŞËd
 
by
 
PB15


4534 
AT91C_PB15_ERXDV
 
	`EQU
 (
AT91C_PIO_PB15
è;- 
Eth”Ãt
 
MAC
 
Reûive
 
D©a
 
V®id


4535 
AT91C_PIO_PB16
 
	`EQU
 (1 << 16è;- 
Pš
 
CÚŒŞËd
 
by
 
PB16


4536 
AT91C_PB16_ECOL
 
	`EQU
 (
AT91C_PIO_PB16
è;- 
Eth”Ãt
 
MAC
 
CŞlisiÚ
 
D‘eùed


4537 
AT91C_PB16_NPCS13
 
	`EQU
 (
AT91C_PIO_PB16
è;- 
SPI
 1 
P”h”®
 
Ch
 
S–eù
 3

4538 
AT91C_PIO_PB17
 
	`EQU
 (1 << 17è;- 
Pš
 
CÚŒŞËd
 
by
 
PB17


4539 
AT91C_PB17_ERXCK
 
	`EQU
 (
AT91C_PIO_PB17
è;- 
Eth”Ãt
 
MAC
 
Reûive
 
Clock


4540 
AT91C_PB17_NPCS03
 
	`EQU
 (
AT91C_PIO_PB17
è;- 
SPI
 0 
P”h”®
 
Ch
 
S–eù
 3

4541 
AT91C_PIO_PB18
 
	`EQU
 (1 << 18è;- 
Pš
 
CÚŒŞËd
 
by
 
PB18


4542 
AT91C_PB18_EF100
 
	`EQU
 (
AT91C_PIO_PB18
è;- 
Eth”Ãt
 
MAC
 
FÜû
 100 
Mb™s
/
£c


4543 
AT91C_PB18_ADTRG
 
	`EQU
 (
AT91C_PIO_PB18
è;- 
ADC
 
Ex‹º®
 
Trigg”


4544 
AT91C_PIO_PB19
 
	`EQU
 (1 << 19è;- 
Pš
 
CÚŒŞËd
 
by
 
PB19


4545 
AT91C_PB19_PWM0
 
	`EQU
 (
AT91C_PIO_PB19
è;- 
PWM
 
ChªÃl
 0

4546 
AT91C_PB19_TCLK1
 
	`EQU
 (
AT91C_PIO_PB19
è;- 
Tim”
 
CouÁ”
 1 
ex‹º®
 
şock
 
šput


4547 
AT91C_PIO_PB2
 
	`EQU
 (1 << 2è;- 
Pš
 
CÚŒŞËd
 
by
 
PB2


4548 
AT91C_PB2_ETX0
 
	`EQU
 (
AT91C_PIO_PB2
è;- 
Eth”Ãt
 
MAC
 
T¿nsm™
 
D©a
 0

4549 
AT91C_PIO_PB20
 
	`EQU
 (1 << 20è;- 
Pš
 
CÚŒŞËd
 
by
 
PB20


4550 
AT91C_PB20_PWM1
 
	`EQU
 (
AT91C_PIO_PB20
è;- 
PWM
 
ChªÃl
 1

4551 
AT91C_PB20_PCK0
 
	`EQU
 (
AT91C_PIO_PB20
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 0

4552 
AT91C_PIO_PB21
 
	`EQU
 (1 << 21è;- 
Pš
 
CÚŒŞËd
 
by
 
PB21


4553 
AT91C_PB21_PWM2
 
	`EQU
 (
AT91C_PIO_PB21
è;- 
PWM
 
ChªÃl
 2

4554 
AT91C_PB21_PCK1
 
	`EQU
 (
AT91C_PIO_PB21
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 1

4555 
AT91C_PIO_PB22
 
	`EQU
 (1 << 22è;- 
Pš
 
CÚŒŞËd
 
by
 
PB22


4556 
AT91C_PB22_PWM3
 
	`EQU
 (
AT91C_PIO_PB22
è;- 
PWM
 
ChªÃl
 3

4557 
AT91C_PB22_PCK2
 
	`EQU
 (
AT91C_PIO_PB22
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 2

4558 
AT91C_PIO_PB23
 
	`EQU
 (1 << 23è;- 
Pš
 
CÚŒŞËd
 
by
 
PB23


4559 
AT91C_PB23_TIOA0
 
	`EQU
 (
AT91C_PIO_PB23
è;- 
Tim”
 
CouÁ”
 0 
MuÉu½o£
 Tim” 
I
/
O
 
Pš
 
A


4560 
AT91C_PB23_DCD1
 
	`EQU
 (
AT91C_PIO_PB23
è;- 
USART
 1 
D©a
 
C¬r›r
 
D‘eù


4561 
AT91C_PIO_PB24
 
	`EQU
 (1 << 24è;- 
Pš
 
CÚŒŞËd
 
by
 
PB24


4562 
AT91C_PB24_TIOB0
 
	`EQU
 (
AT91C_PIO_PB24
è;- 
Tim”
 
CouÁ”
 0 
MuÉu½o£
 Tim” 
I
/
O
 
Pš
 
B


4563 
AT91C_PB24_DSR1
 
	`EQU
 (
AT91C_PIO_PB24
è;- 
USART
 1 
D©a
 
S‘
 
»ady


4564 
AT91C_PIO_PB25
 
	`EQU
 (1 << 25è;- 
Pš
 
CÚŒŞËd
 
by
 
PB25


4565 
AT91C_PB25_TIOA1
 
	`EQU
 (
AT91C_PIO_PB25
è;- 
Tim”
 
CouÁ”
 1 
MuÉu½o£
 Tim” 
I
/
O
 
Pš
 
A


4566 
AT91C_PB25_DTR1
 
	`EQU
 (
AT91C_PIO_PB25
è;- 
USART
 1 
D©a
 
T”mš®
 
»ady


4567 
AT91C_PIO_PB26
 
	`EQU
 (1 << 26è;- 
Pš
 
CÚŒŞËd
 
by
 
PB26


4568 
AT91C_PB26_TIOB1
 
	`EQU
 (
AT91C_PIO_PB26
è;- 
Tim”
 
CouÁ”
 1 
MuÉu½o£
 Tim” 
I
/
O
 
Pš
 
B


4569 
AT91C_PB26_RI1
 
	`EQU
 (
AT91C_PIO_PB26
è;- 
USART
 1 
Ršg
 
IndiÿtÜ


4570 
AT91C_PIO_PB27
 
	`EQU
 (1 << 27è;- 
Pš
 
CÚŒŞËd
 
by
 
PB27


4571 
AT91C_PB27_TIOA2
 
	`EQU
 (
AT91C_PIO_PB27
è;- 
Tim”
 
CouÁ”
 2 
MuÉu½o£
 Tim” 
I
/
O
 
Pš
 
A


4572 
AT91C_PB27_PWM0
 
	`EQU
 (
AT91C_PIO_PB27
è;- 
PWM
 
ChªÃl
 0

4573 
AT91C_PIO_PB28
 
	`EQU
 (1 << 28è;- 
Pš
 
CÚŒŞËd
 
by
 
PB28


4574 
AT91C_PB28_TIOB2
 
	`EQU
 (
AT91C_PIO_PB28
è;- 
Tim”
 
CouÁ”
 2 
MuÉu½o£
 Tim” 
I
/
O
 
Pš
 
B


4575 
AT91C_PB28_PWM1
 
	`EQU
 (
AT91C_PIO_PB28
è;- 
PWM
 
ChªÃl
 1

4576 
AT91C_PIO_PB29
 
	`EQU
 (1 << 29è;- 
Pš
 
CÚŒŞËd
 
by
 
PB29


4577 
AT91C_PB29_PCK1
 
	`EQU
 (
AT91C_PIO_PB29
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 1

4578 
AT91C_PB29_PWM2
 
	`EQU
 (
AT91C_PIO_PB29
è;- 
PWM
 
ChªÃl
 2

4579 
AT91C_PIO_PB3
 
	`EQU
 (1 << 3è;- 
Pš
 
CÚŒŞËd
 
by
 
PB3


4580 
AT91C_PB3_ETX1
 
	`EQU
 (
AT91C_PIO_PB3
è;- 
Eth”Ãt
 
MAC
 
T¿nsm™
 
D©a
 1

4581 
AT91C_PIO_PB30
 
	`EQU
 (1 << 30è;- 
Pš
 
CÚŒŞËd
 
by
 
PB30


4582 
AT91C_PB30_PCK2
 
	`EQU
 (
AT91C_PIO_PB30
è;- 
PMC
 
Prog¿mmabË
 
Clock
 
Ouut
 2

4583 
AT91C_PB30_PWM3
 
	`EQU
 (
AT91C_PIO_PB30
è;- 
PWM
 
ChªÃl
 3

4584 
AT91C_PIO_PB4
 
	`EQU
 (1 << 4è;- 
Pš
 
CÚŒŞËd
 
by
 
PB4


4585 
AT91C_PB4_ECRS_ECRSDV
 
	`EQU
 (
AT91C_PIO_PB4
è;- 
Eth”Ãt
 
MAC
 
C¬r›r
 
S’£
/C¬r›¸S’£ 
ªd
 
D©a
 
V®id


4586 
AT91C_PIO_PB5
 
	`EQU
 (1 << 5è;- 
Pš
 
CÚŒŞËd
 
by
 
PB5


4587 
AT91C_PB5_ERX0
 
	`EQU
 (
AT91C_PIO_PB5
è;- 
Eth”Ãt
 
MAC
 
Reûive
 
D©a
 0

4588 
AT91C_PIO_PB6
 
	`EQU
 (1 << 6è;- 
Pš
 
CÚŒŞËd
 
by
 
PB6


4589 
AT91C_PB6_ERX1
 
	`EQU
 (
AT91C_PIO_PB6
è;- 
Eth”Ãt
 
MAC
 
Reûive
 
D©a
 1

4590 
AT91C_PIO_PB7
 
	`EQU
 (1 << 7è;- 
Pš
 
CÚŒŞËd
 
by
 
PB7


4591 
AT91C_PB7_ERXER
 
	`EQU
 (
AT91C_PIO_PB7
è;- 
Eth”Ãt
 
MAC
 
Reûive
 
E¼Ü


4592 
AT91C_PIO_PB8
 
	`EQU
 (1 << 8è;- 
Pš
 
CÚŒŞËd
 
by
 
PB8


4593 
AT91C_PB8_EMDC
 
	`EQU
 (
AT91C_PIO_PB8
è;- 
Eth”Ãt
 
MAC
 
Mªagem’t
 
D©a
 
Clock


4594 
AT91C_PIO_PB9
 
	`EQU
 (1 << 9è;- 
Pš
 
CÚŒŞËd
 
by
 
PB9


4595 
AT91C_PB9_EMDIO
 
	`EQU
 (
AT91C_PIO_PB9
è;- 
Eth”Ãt
 
MAC
 
Mªagem’t
 
D©a
 
IÅut
/
Ouut


4600 
AT91C_ID_FIQ
 
	`EQU
 ( 0è;- 
Advªûd
 
IÁ”ru±
 
	$CÚŒŞËr
 (
FIQ
)

4601 
AT91C_ID_SYS
 
	`EQU
 ( 1è;- 
Sy¡em
 
P”h”®


4602 
AT91C_ID_PIOA
 
	`EQU
 ( 2è;- 
P¬®Ël
 
IO
 
CÚŒŞËr
 
A


4603 
AT91C_ID_PIOB
 
	`EQU
 ( 3è;- 
P¬®Ël
 
IO
 
CÚŒŞËr
 
B


4604 
AT91C_ID_SPI0
 
	`EQU
 ( 4è;- 
S”Ÿl
 
P”h”®
 
IÁ”çû
 0

4605 
AT91C_ID_SPI1
 
	`EQU
 ( 5è;- 
S”Ÿl
 
P”h”®
 
IÁ”çû
 1

4606 
AT91C_ID_US0
 
	`EQU
 ( 6è;- 
USART
 0

4607 
AT91C_ID_US1
 
	`EQU
 ( 7è;- 
USART
 1

4608 
AT91C_ID_SSC
 
	`EQU
 ( 8è;- 
S”Ÿl
 
SynchrÚous
 
CÚŒŞËr


4609 
AT91C_ID_TWI
 
	`EQU
 ( 9è;- 
Two
-
Wœe
 
IÁ”çû


4610 
AT91C_ID_PWMC
 
	`EQU
 (10è;- 
PWM
 
CÚŒŞËr


4611 
AT91C_ID_UDP
 
	`EQU
 (11è;- 
USB
 
Deviû
 
PÜt


4612 
AT91C_ID_TC0
 
	`EQU
 (12è;- 
Tim”
 
CouÁ”
 0

4613 
AT91C_ID_TC1
 
	`EQU
 (13è;- 
Tim”
 
CouÁ”
 1

4614 
AT91C_ID_TC2
 
	`EQU
 (14è;- 
Tim”
 
CouÁ”
 2

4615 
AT91C_ID_CAN
 
	`EQU
 (15è;- 
CÚŒŞ
 
A»a
 
N‘wÜk
 
CÚŒŞËr


4616 
AT91C_ID_EMAC
 
	`EQU
 (16è;- 
Eth”Ãt
 
MAC


4617 
AT91C_ID_ADC
 
	`EQU
 (17è;- 
AÇlog
-
to
-
Dig™®
 
CÚv”‹r


4618 
AT91C_ID_AES
 
	`EQU
 (18è;- 
Advªûd
 
Enüy±iÚ
 
Snd¬d
 128-
b™


4619 
AT91C_ID_TDES
 
	`EQU
 (19è;- 
TrË
 
D©a
 
Enüy±iÚ
 
Snd¬d


4620 
AT91C_ID_20_Re£rved
 
	`EQU
 (20è;- 
Re£rved


4621 
AT91C_ID_21_Re£rved
 
	`EQU
 (21è;- 
Re£rved


4622 
AT91C_ID_22_Re£rved
 
	`EQU
 (22è;- 
Re£rved


4623 
AT91C_ID_23_Re£rved
 
	`EQU
 (23è;- 
Re£rved


4624 
AT91C_ID_24_Re£rved
 
	`EQU
 (24è;- 
Re£rved


4625 
AT91C_ID_25_Re£rved
 
	`EQU
 (25è;- 
Re£rved


4626 
AT91C_ID_26_Re£rved
 
	`EQU
 (26è;- 
Re£rved


4627 
AT91C_ID_27_Re£rved
 
	`EQU
 (27è;- 
Re£rved


4628 
AT91C_ID_28_Re£rved
 
	`EQU
 (28è;- 
Re£rved


4629 
AT91C_ID_29_Re£rved
 
	`EQU
 (29è;- 
Re£rved


4630 
AT91C_ID_IRQ0
 
	`EQU
 (30è;- 
Advªûd
 
IÁ”ru±
 
	$CÚŒŞËr
 (
IRQ0
)

4631 
AT91C_ID_IRQ1
 
	`EQU
 (31è;- 
Advªûd
 
IÁ”ru±
 
	$CÚŒŞËr
 (
IRQ1
)

4636 
AT91C_BASE_SYS
 
	`EQU
 (0xFFFFF000è;- (
SYS
è
Ba£
 
Add»ss


4637 
AT91C_BASE_AIC
 
	`EQU
 (0xFFFFF000è;- (
AIC
è
Ba£
 
Add»ss


4638 
AT91C_BASE_PDC_DBGU
 
	`EQU
 (0xFFFFF300è;- (
PDC_DBGU
è
Ba£
 
Add»ss


4639 
AT91C_BASE_DBGU
 
	`EQU
 (0xFFFFF200è;- (
DBGU
è
Ba£
 
Add»ss


4640 
AT91C_BASE_PIOA
 
	`EQU
 (0xFFFFF400è;- (
PIOA
è
Ba£
 
Add»ss


4641 
AT91C_BASE_PIOB
 
	`EQU
 (0xFFFFF600è;- (
PIOB
è
Ba£
 
Add»ss


4642 
AT91C_BASE_CKGR
 
	`EQU
 (0xFFFFFC20è;- (
CKGR
è
Ba£
 
Add»ss


4643 
AT91C_BASE_PMC
 
	`EQU
 (0xFFFFFC00è;- (
PMC
è
Ba£
 
Add»ss


4644 
AT91C_BASE_RSTC
 
	`EQU
 (0xFFFFFD00è;- (
RSTC
è
Ba£
 
Add»ss


4645 
AT91C_BASE_RTTC
 
	`EQU
 (0xFFFFFD20è;- (
RTTC
è
Ba£
 
Add»ss


4646 
AT91C_BASE_PITC
 
	`EQU
 (0xFFFFFD30è;- (
PITC
è
Ba£
 
Add»ss


4647 
AT91C_BASE_WDTC
 
	`EQU
 (0xFFFFFD40è;- (
WDTC
è
Ba£
 
Add»ss


4648 
AT91C_BASE_VREG
 
	`EQU
 (0xFFFFFD60è;- (
VREG
è
Ba£
 
Add»ss


4649 
AT91C_BASE_MC
 
	`EQU
 (0xFFFFFF00è;- (
MC
è
Ba£
 
Add»ss


4650 
AT91C_BASE_PDC_SPI1
 
	`EQU
 (0xFFFE4100è;- (
PDC_SPI1
è
Ba£
 
Add»ss


4651 
AT91C_BASE_SPI1
 
	`EQU
 (0xFFFE4000è;- (
SPI1
è
Ba£
 
Add»ss


4652 
AT91C_BASE_PDC_SPI0
 
	`EQU
 (0xFFFE0100è;- (
PDC_SPI0
è
Ba£
 
Add»ss


4653 
AT91C_BASE_SPI0
 
	`EQU
 (0xFFFE0000è;- (
SPI0
è
Ba£
 
Add»ss


4654 
AT91C_BASE_PDC_US1
 
	`EQU
 (0xFFFC4100è;- (
PDC_US1
è
Ba£
 
Add»ss


4655 
AT91C_BASE_US1
 
	`EQU
 (0xFFFC4000è;- (
US1
è
Ba£
 
Add»ss


4656 
AT91C_BASE_PDC_US0
 
	`EQU
 (0xFFFC0100è;- (
PDC_US0
è
Ba£
 
Add»ss


4657 
AT91C_BASE_US0
 
	`EQU
 (0xFFFC0000è;- (
US0
è
Ba£
 
Add»ss


4658 
AT91C_BASE_PDC_SSC
 
	`EQU
 (0xFFFD4100è;- (
PDC_SSC
è
Ba£
 
Add»ss


4659 
AT91C_BASE_SSC
 
	`EQU
 (0xFFFD4000è;- (
SSC
è
Ba£
 
Add»ss


4660 
AT91C_BASE_TWI
 
	`EQU
 (0xFFFB8000è;- (
TWI
è
Ba£
 
Add»ss


4661 
AT91C_BASE_PWMC_CH3
 
	`EQU
 (0xFFFCC260è;- (
PWMC_CH3
è
Ba£
 
Add»ss


4662 
AT91C_BASE_PWMC_CH2
 
	`EQU
 (0xFFFCC240è;- (
PWMC_CH2
è
Ba£
 
Add»ss


4663 
AT91C_BASE_PWMC_CH1
 
	`EQU
 (0xFFFCC220è;- (
PWMC_CH1
è
Ba£
 
Add»ss


4664 
AT91C_BASE_PWMC_CH0
 
	`EQU
 (0xFFFCC200è;- (
PWMC_CH0
è
Ba£
 
Add»ss


4665 
AT91C_BASE_PWMC
 
	`EQU
 (0xFFFCC000è;- (
PWMC
è
Ba£
 
Add»ss


4666 
AT91C_BASE_UDP
 
	`EQU
 (0xFFFB0000è;- (
UDP
è
Ba£
 
Add»ss


4667 
AT91C_BASE_TC0
 
	`EQU
 (0xFFFA0000è;- (
TC0
è
Ba£
 
Add»ss


4668 
AT91C_BASE_TC1
 
	`EQU
 (0xFFFA0040è;- (
TC1
è
Ba£
 
Add»ss


4669 
AT91C_BASE_TC2
 
	`EQU
 (0xFFFA0080è;- (
TC2
è
Ba£
 
Add»ss


4670 
AT91C_BASE_TCB
 
	`EQU
 (0xFFFA0000è;- (
TCB
è
Ba£
 
Add»ss


4671 
AT91C_BASE_CAN_MB0
 
	`EQU
 (0xFFFD0200è;- (
CAN_MB0
è
Ba£
 
Add»ss


4672 
AT91C_BASE_CAN_MB1
 
	`EQU
 (0xFFFD0220è;- (
CAN_MB1
è
Ba£
 
Add»ss


4673 
AT91C_BASE_CAN_MB2
 
	`EQU
 (0xFFFD0240è;- (
CAN_MB2
è
Ba£
 
Add»ss


4674 
AT91C_BASE_CAN_MB3
 
	`EQU
 (0xFFFD0260è;- (
CAN_MB3
è
Ba£
 
Add»ss


4675 
AT91C_BASE_CAN_MB4
 
	`EQU
 (0xFFFD0280è;- (
CAN_MB4
è
Ba£
 
Add»ss


4676 
AT91C_BASE_CAN_MB5
 
	`EQU
 (0xFFFD02A0è;- (
CAN_MB5
è
Ba£
 
Add»ss


4677 
AT91C_BASE_CAN_MB6
 
	`EQU
 (0xFFFD02C0è;- (
CAN_MB6
è
Ba£
 
Add»ss


4678 
AT91C_BASE_CAN_MB7
 
	`EQU
 (0xFFFD02E0è;- (
CAN_MB7
è
Ba£
 
Add»ss


4679 
AT91C_BASE_CAN
 
	`EQU
 (0xFFFD0000è;- (
CAN
è
Ba£
 
Add»ss


4680 
AT91C_BASE_EMAC
 
	`EQU
 (0xFFFDC000è;- (
EMAC
è
Ba£
 
Add»ss


4681 
AT91C_BASE_PDC_ADC
 
	`EQU
 (0xFFFD8100è;- (
PDC_ADC
è
Ba£
 
Add»ss


4682 
AT91C_BASE_ADC
 
	`EQU
 (0xFFFD8000è;- (
ADC
è
Ba£
 
Add»ss


4683 
AT91C_BASE_PDC_AES
 
	`EQU
 (0xFFFA4100è;- (
PDC_AES
è
Ba£
 
Add»ss


4684 
AT91C_BASE_AES
 
	`EQU
 (0xFFFA4000è;- (
AES
è
Ba£
 
Add»ss


4685 
AT91C_BASE_PDC_TDES
 
	`EQU
 (0xFFFA8100è;- (
PDC_TDES
è
Ba£
 
Add»ss


4686 
AT91C_BASE_TDES
 
	`EQU
 (0xFFFA8000è;- (
TDES
è
Ba£
 
Add»ss


4691 
AT91C_ISRAM
 
	`EQU
 (0x00200000è;- 
IÁ”Çl
 
SRAM
 
ba£
 
add»ss


4692 
AT91C_ISRAM_SIZE
 
	`EQU
 (0x00010000è;- 
IÁ”Çl
 
SRAM
 
size
 
š
 
	$by‹
 (64 
Kby‹
)

4693 
AT91C_IFLASH
 
	`EQU
 (0x00100000è;- 
IÁ”Çl
 
ROM
 
ba£
 
add»ss


4694 
AT91C_IFLASH_SIZE
 
	`EQU
 (0x00040000è;- 
IÁ”Çl
 
ROM
 
size
 
š
 
	$by‹
 (256 
Kby‹
)

	@portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.c

44 
	~"AT91SAM7X256.h
"

	@portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h

43 #iâdeà
lib_AT91SAM7X256_H


44 
	#lib_AT91SAM7X256_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__šlše
 
AT91F_AIC_CÚfigu»It
 (

56 
AT91PS_AIC
 
pAic
,

57 
œq_id
,

58 
´iÜ™y
,

59 
¤c_ty³
,

60 (*
ÃwHªdËr
) () )

62 
ŞdHªdËr
;

63 
mask
 ;

65 
ŞdHªdËr
 = 
pAic
->
AIC_SVR
[
œq_id
];

67 
mask
 = 0x1 << 
œq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
œq_id
] = (è
ÃwHªdËr
 ;

73 
pAic
->
AIC_SMR
[
œq_id
] = 
¤c_ty³
 | 
´iÜ™y
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ŞdHªdËr
;

78 
	}
}

84 
__šlše
 
	$AT91F_AIC_EÇbËIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
œq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
œq_id
 ;

90 
	}
}

96 
__šlše
 
	$AT91F_AIC_Di§bËIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
œq_id
 )

100 
mask
 = 0x1 << 
œq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__šlše
 
	$AT91F_AIC_CË¬It
 (

112 
AT91PS_AIC
 
pAic
,

113 
œq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
œq_id
);

117 
	}
}

123 
__šlše
 
	$AT91F_AIC_AcknowËdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =…Aic->AIC_EOICR;

127 
	}
}

133 
__šlše
 
AT91F_AIC_S‘Exû±iÚVeùÜ
 (

134 *
pVeùÜ
,

135 (*
HªdËr
) () )

137 
ŞdVeùÜ
 = *
pVeùÜ
;

139 ià((è
HªdËr
 =ğ(è
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVeùÜ
 = (è
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVeùÜ
 = (((((è
HªdËr
) - (()…Vector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ŞdVeùÜ
;

145 
	}
}

151 
__šlše
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
œq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
œq_id
) ;

156 
	}
}

162 
__šlše
 
	$AT91F_AIC_IsAùive
 (

163 
AT91PS_AIC
 
pAic
,

164 
œq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
œq_id
));

167 
	}
}

173 
__šlše
 
	$AT91F_AIC_IsP’dšg
 (

174 
AT91PS_AIC
 
pAic
,

175 
œq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
œq_id
));

178 
	}
}

184 
__šlše
 
AT91F_AIC_O³n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqHªdËr
) (),

187 (*
FiqHªdËr
) (),

188 (*
DeçuÉHªdËr
) (),

189 (*
SpuriousHªdËr
) (),

190 
´ÙeùMode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_Di§bËIt
(
pAic
, 
i
);

197 
AT91F_AIC_CÚfigu»It
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeçuÉHªdËr
);

201 
AT91F_AIC_S‘Exû±iÚVeùÜ
((*è0x18, 
IrqHªdËr
);

203 
AT91F_AIC_S‘Exû±iÚVeùÜ
((*è0x1C, 
FiqHªdËr
);

205 
	gpAic
->
	gAIC_SPU
 = (è
SpuriousHªdËr
;

206 
	gpAic
->
	gAIC_DCR
 = 
´ÙeùMode
;

215 
__šlše
 
	$AT91F_PDC_S‘NextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
add»ss
,

218 
by‹s
)

220 
pPDC
->
PDC_RNPR
 = (è
add»ss
;

221 
pPDC
->
PDC_RNCR
 = 
by‹s
;

222 
	}
}

228 
__šlše
 
	$AT91F_PDC_S‘NextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
add»ss
,

231 
by‹s
)

233 
pPDC
->
PDC_TNPR
 = (è
add»ss
;

234 
pPDC
->
PDC_TNCR
 = 
by‹s
;

235 
	}
}

241 
__šlše
 
	$AT91F_PDC_S‘Rx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
add»ss
,

244 
by‹s
)

246 
pPDC
->
PDC_RPR
 = (è
add»ss
;

247 
pPDC
->
PDC_RCR
 = 
by‹s
;

248 
	}
}

254 
__šlše
 
	$AT91F_PDC_S‘Tx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
add»ss
,

257 
by‹s
)

259 
pPDC
->
PDC_TPR
 = (è
add»ss
;

260 
pPDC
->
PDC_TCR
 = 
by‹s
;

261 
	}
}

267 
__šlše
 
	$AT91F_PDC_EÇbËTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__šlše
 
	$AT91F_PDC_EÇbËRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__šlše
 
	$AT91F_PDC_Di§bËTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__šlše
 
	$AT91F_PDC_Di§bËRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__šlše
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__šlše
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__šlše
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__šlše
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__šlše
 
	$AT91F_PDC_O³n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_Di§bËRx
(
pPDC
);

352 
	`AT91F_PDC_Di§bËTx
(
pPDC
);

355 
	`AT91F_PDC_S‘NextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_S‘NextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_S‘Tx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_S‘Rx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_EÇbËRx
(
pPDC
);

362 
	`AT91F_PDC_EÇbËTx
(
pPDC
);

363 
	}
}

369 
__šlše
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_Di§bËRx
(
pPDC
);

374 
	`AT91F_PDC_Di§bËTx
(
pPDC
);

377 
	`AT91F_PDC_S‘NextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_S‘NextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_S‘Tx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_S‘Rx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__šlše
 
	$AT91F_PDC_S’dF¿me
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBufãr
,

391 
szBufãr
,

392 *
pNextBufãr
,

393 
szNextBufãr
 )

395 ià(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_S‘Tx
(
pPDC
, 
pBufãr
, 
szBufãr
);

398 
	`AT91F_PDC_S‘NextTx
(
pPDC
, 
pNextBufãr
, 
szNextBufãr
);

401 ià(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_S‘NextTx
(
pPDC
, 
pBufãr
, 
szBufãr
);

410 
	}
}

416 
__šlše
 
	$AT91F_PDC_ReûiveF¿me
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBufãr
,

419 
szBufãr
,

420 *
pNextBufãr
,

421 
szNextBufãr
 )

423 ià(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_S‘Rx
(
pPDC
, 
pBufãr
, 
szBufãr
);

426 
	`AT91F_PDC_S‘NextRx
(
pPDC
, 
pNextBufãr
, 
szNextBufãr
);

429 ià(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_S‘NextRx
(
pPDC
, 
pBufãr
, 
szBufãr
);

438 
	}
}

446 
__šlše
 
	$AT91F_DBGU_IÁ”ru±EÇbË
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
æag
)

450 
pDbgu
->
DBGU_IER
 = 
æag
;

451 
	}
}

457 
__šlše
 
	$AT91F_DBGU_IÁ”ru±Di§bË
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
æag
)

461 
pDbgu
->
DBGU_IDR
 = 
æag
;

462 
	}
}

468 
__šlše
 
	$AT91F_DBGU_G‘IÁ”ru±MaskStus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__šlše
 
	$AT91F_DBGU_IsIÁ”ru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
æag
)

482  (
	`AT91F_DBGU_G‘IÁ”ru±MaskStus
(
pDbgu
è& 
æag
);

483 
	}
}

492 
__šlše
 
	$AT91F_PIO_CfgP”h
(

493 
AT91PS_PIO
 
pPio
,

494 
³rhAEÇbË
,

495 
³rhBEÇbË
)

498 
pPio
->
PIO_ASR
 = 
³rhAEÇbË
;

499 
pPio
->
PIO_BSR
 = 
³rhBEÇbË
;

500 
pPio
->
PIO_PDR
 = (
³rhAEÇbË
 | 
³rhBEÇbË
);

501 
	}
}

507 
__šlše
 
	$AT91F_PIO_CfgOuut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioEÇbË
)

511 
pPio
->
PIO_PER
 = 
pioEÇbË
;

512 
pPio
->
PIO_OER
 = 
pioEÇbË
;

513 
	}
}

519 
__šlše
 
	$AT91F_PIO_CfgIÅut
(

520 
AT91PS_PIO
 
pPio
,

521 
šputEÇbË
)

524 
pPio
->
PIO_ODR
 = 
šputEÇbË
;

525 
pPio
->
PIO_PER
 = 
šputEÇbË
;

526 
	}
}

532 
__šlše
 
	$AT91F_PIO_CfgO³nd¿š
(

533 
AT91PS_PIO
 
pPio
,

534 
muÉiDrvEÇbË
)

537 
pPio
->
PIO_MDDR
 = ~
muÉiDrvEÇbË
;

538 
pPio
->
PIO_MDER
 = 
muÉiDrvEÇbË
;

539 
	}
}

545 
__šlše
 
	$AT91F_PIO_CfgPuÎup
(

546 
AT91PS_PIO
 
pPio
,

547 
puÎupEÇbË
)

550 
pPio
->
PIO_PPUDR
 = ~
puÎupEÇbË
;

551 
pPio
->
PIO_PPUER
 = 
puÎupEÇbË
;

552 
	}
}

558 
__šlše
 
	$AT91F_PIO_CfgDœeùDrive
(

559 
AT91PS_PIO
 
pPio
,

560 
dœeùDrive
)

564 
pPio
->
PIO_OWDR
 = ~
dœeùDrive
;

565 
pPio
->
PIO_OWER
 = 
dœeùDrive
;

566 
	}
}

572 
__šlše
 
	$AT91F_PIO_CfgIÅutF‹r
(

573 
AT91PS_PIO
 
pPio
,

574 
šputF‹r
)

578 
pPio
->
PIO_IFDR
 = ~
šputF‹r
;

579 
pPio
->
PIO_IFER
 = 
šputF‹r
;

580 
	}
}

586 
__šlše
 
	$AT91F_PIO_G‘IÅut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__šlše
 
	$AT91F_PIO_IsIÅutS‘
(

597 
AT91PS_PIO
 
pPio
,

598 
æag
)

600  (
	`AT91F_PIO_G‘IÅut
(
pPio
è& 
æag
);

601 
	}
}

608 
__šlše
 
	$AT91F_PIO_S‘Ouut
(

609 
AT91PS_PIO
 
pPio
,

610 
æag
)

612 
pPio
->
PIO_SODR
 = 
æag
;

613 
	}
}

619 
__šlše
 
	$AT91F_PIO_CË¬Ouut
(

620 
AT91PS_PIO
 
pPio
,

621 
æag
)

623 
pPio
->
PIO_CODR
 = 
æag
;

624 
	}
}

630 
__šlše
 
	$AT91F_PIO_FÜûOuut
(

631 
AT91PS_PIO
 
pPio
,

632 
æag
)

634 
pPio
->
PIO_ODSR
 = 
æag
;

635 
	}
}

641 
__šlše
 
	$AT91F_PIO_EÇbË
(

642 
AT91PS_PIO
 
pPio
,

643 
æag
)

645 
pPio
->
PIO_PER
 = 
æag
;

646 
	}
}

652 
__šlše
 
	$AT91F_PIO_Di§bË
(

653 
AT91PS_PIO
 
pPio
,

654 
æag
)

656 
pPio
->
PIO_PDR
 = 
æag
;

657 
	}
}

663 
__šlše
 
	$AT91F_PIO_G‘Stus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__šlše
 
	$AT91F_PIO_IsS‘
(

674 
AT91PS_PIO
 
pPio
,

675 
æag
)

677  (
	`AT91F_PIO_G‘Stus
(
pPio
è& 
æag
);

678 
	}
}

684 
__šlše
 
	$AT91F_PIO_OuutEÇbË
(

685 
AT91PS_PIO
 
pPio
,

686 
æag
)

688 
pPio
->
PIO_OER
 = 
æag
;

689 
	}
}

695 
__šlše
 
	$AT91F_PIO_OuutDi§bË
(

696 
AT91PS_PIO
 
pPio
,

697 
æag
)

699 
pPio
->
PIO_ODR
 = 
æag
;

700 
	}
}

706 
__šlše
 
	$AT91F_PIO_G‘OuutStus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__šlše
 
	$AT91F_PIO_IsOuutS‘
(

717 
AT91PS_PIO
 
pPio
,

718 
æag
)

720  (
	`AT91F_PIO_G‘OuutStus
(
pPio
è& 
æag
);

721 
	}
}

727 
__šlše
 
	$AT91F_PIO_IÅutF‹rEÇbË
(

728 
AT91PS_PIO
 
pPio
,

729 
æag
)

731 
pPio
->
PIO_IFER
 = 
æag
;

732 
	}
}

738 
__šlše
 
	$AT91F_PIO_IÅutF‹rDi§bË
(

739 
AT91PS_PIO
 
pPio
,

740 
æag
)

742 
pPio
->
PIO_IFDR
 = 
æag
;

743 
	}
}

749 
__šlše
 
	$AT91F_PIO_G‘IÅutF‹rStus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__šlše
 
	$AT91F_PIO_IsIÅutF‹rS‘
(

760 
AT91PS_PIO
 
pPio
,

761 
æag
)

763  (
	`AT91F_PIO_G‘IÅutF‹rStus
(
pPio
è& 
æag
);

764 
	}
}

770 
__šlše
 
	$AT91F_PIO_G‘OuutD©aStus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__šlše
 
	$AT91F_PIO_IÁ”ru±EÇbË
(

781 
AT91PS_PIO
 
pPio
,

782 
æag
)

784 
pPio
->
PIO_IER
 = 
æag
;

785 
	}
}

791 
__šlše
 
	$AT91F_PIO_IÁ”ru±Di§bË
(

792 
AT91PS_PIO
 
pPio
,

793 
æag
)

795 
pPio
->
PIO_IDR
 = 
æag
;

796 
	}
}

802 
__šlše
 
	$AT91F_PIO_G‘IÁ”ru±MaskStus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__šlše
 
	$AT91F_PIO_G‘IÁ”ru±Stus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__šlše
 
	$AT91F_PIO_IsIÁ”ru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
æag
)

826  (
	`AT91F_PIO_G‘IÁ”ru±MaskStus
(
pPio
è& 
æag
);

827 
	}
}

833 
__šlše
 
	$AT91F_PIO_IsIÁ”ru±S‘
(

834 
AT91PS_PIO
 
pPio
,

835 
æag
)

837  (
	`AT91F_PIO_G‘IÁ”ru±Stus
(
pPio
è& 
æag
);

838 
	}
}

844 
__šlše
 
	$AT91F_PIO_MuÉiDriv”EÇbË
(

845 
AT91PS_PIO
 
pPio
,

846 
æag
)

848 
pPio
->
PIO_MDER
 = 
æag
;

849 
	}
}

855 
__šlše
 
	$AT91F_PIO_MuÉiDriv”Di§bË
(

856 
AT91PS_PIO
 
pPio
,

857 
æag
)

859 
pPio
->
PIO_MDDR
 = 
æag
;

860 
	}
}

866 
__šlše
 
	$AT91F_PIO_G‘MuÉiDriv”Stus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__šlše
 
	$AT91F_PIO_IsMuÉiDriv”S‘
(

877 
AT91PS_PIO
 
pPio
,

878 
æag
)

880  (
	`AT91F_PIO_G‘MuÉiDriv”Stus
(
pPio
è& 
æag
);

881 
	}
}

887 
__šlše
 
	$AT91F_PIO_A_Regi¡”S–eùiÚ
(

888 
AT91PS_PIO
 
pPio
,

889 
æag
)

891 
pPio
->
PIO_ASR
 = 
æag
;

892 
	}
}

898 
__šlše
 
	$AT91F_PIO_B_Regi¡”S–eùiÚ
(

899 
AT91PS_PIO
 
pPio
,

900 
æag
)

902 
pPio
->
PIO_BSR
 = 
æag
;

903 
	}
}

909 
__šlše
 
	$AT91F_PIO_G‘_AB_Regi¡”Stus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__šlše
 
	$AT91F_PIO_IsAB_Regi¡”S‘
(

920 
AT91PS_PIO
 
pPio
,

921 
æag
)

923  (
	`AT91F_PIO_G‘_AB_Regi¡”Stus
(
pPio
è& 
æag
);

924 
	}
}

930 
__šlše
 
	$AT91F_PIO_OuutWr™eEÇbË
(

931 
AT91PS_PIO
 
pPio
,

932 
æag
)

934 
pPio
->
PIO_OWER
 = 
æag
;

935 
	}
}

941 
__šlše
 
	$AT91F_PIO_OuutWr™eDi§bË
(

942 
AT91PS_PIO
 
pPio
,

943 
æag
)

945 
pPio
->
PIO_OWDR
 = 
æag
;

946 
	}
}

952 
__šlše
 
	$AT91F_PIO_G‘OuutWr™eStus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__šlše
 
	$AT91F_PIO_IsOuutWr™eS‘
(

963 
AT91PS_PIO
 
pPio
,

964 
æag
)

966  (
	`AT91F_PIO_G‘OuutWr™eStus
(
pPio
è& 
æag
);

967 
	}
}

973 
__šlše
 
	$AT91F_PIO_G‘CfgPuÎup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__šlše
 
	$AT91F_PIO_IsOuutD©aStusS‘
(

984 
AT91PS_PIO
 
pPio
,

985 
æag
)

987  (
	`AT91F_PIO_G‘OuutD©aStus
(
pPio
è& 
æag
);

988 
	}
}

994 
__šlše
 
	$AT91F_PIO_IsCfgPuÎupStusS‘
(

995 
AT91PS_PIO
 
pPio
,

996 
æag
)

998  (~
	`AT91F_PIO_G‘CfgPuÎup
(
pPio
è& 
æag
);

999 
	}
}

1008 
__šlše
 
	$AT91F_PMC_CfgSysClkEÇbËReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__šlše
 
	$AT91F_PMC_CfgSysClkDi§bËReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__šlše
 
	$AT91F_PMC_G‘SysClkStusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__šlše
 
	$AT91F_PMC_EÇbËP”hClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
³rhIds
)

1047 
pPMC
->
PMC_PCER
 = 
³rhIds
;

1048 
	}
}

1054 
__šlše
 
	$AT91F_PMC_Di§bËP”hClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
³rhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
³rhIds
;

1059 
	}
}

1065 
__šlše
 
	$AT91F_PMC_G‘P”hClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__šlše
 
	$AT91F_CKGR_CfgMašOscÏtÜReg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__šlše
 
	$AT91F_CKGR_G‘MašOscÏtÜReg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__šlše
 
	$AT91F_CKGR_EÇbËMašOscÏtÜ
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |ğ
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__šlše
 
	$AT91F_CKGR_Di§bËMašOscÏtÜ
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &ğ~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__šlše
 
	$AT91F_CKGR_CfgMašOscS¹UpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
¡¬tup_time
,

1119 
¦owClock
)

1121 
pCKGR
->
CKGR_MOR
 &ğ~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |ğ((
¦owClock
 * 
¡¬tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__šlše
 
	$AT91F_CKGR_G‘MašClockF»qReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__šlše
 
	$AT91F_CKGR_G‘MašClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¦owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
è* 
¦owClock
) >> 4;

1144 
	}
}

1150 
__šlše
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__šlše
 
	$AT91F_PMC_G‘MCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__šlše
 
	$AT91F_PMC_G‘Ma¡”Clock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¦owClock
)

1176 
»g
 = 
pPMC
->
PMC_MCKR
;

1177 
´esÿËr
 = (1 << ((
»g
 & 
AT91C_PMC_PRES
) >> 2));

1178 
¶lDivid”
, 
¶lMuÉl›r
;

1180 
»g
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¦owClock
 / 
´esÿËr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_G‘MašClock
(
pCKGR
, 
¦owClock
è/ 
´esÿËr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
»g
 = 
pCKGR
->
CKGR_PLLR
;

1187 
¶lDivid”
 = (
»g
 & 
AT91C_CKGR_DIV
);

1188 
¶lMuÉl›r
 = ((
»g
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_G‘MašClock
(
pCKGR
, 
¦owClock
è/ 
¶lDivid”
 * 
¶lMuÉl›r
 / 
´esÿËr
;

1192 
	}
}

1198 
__šlše
 
	$AT91F_PMC_EÇbËPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__šlše
 
	$AT91F_PMC_Di§bËPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__šlše
 
	$AT91F_PMC_EÇbËIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
æag
)

1227 
pPMC
->
PMC_IER
 = 
æag
;

1228 
	}
}

1234 
__šlše
 
	$AT91F_PMC_Di§bËIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
æag
)

1239 
pPMC
->
PMC_IDR
 = 
æag
;

1240 
	}
}

1246 
__šlše
 
	$AT91F_PMC_G‘Stus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__šlše
 
	$AT91F_PMC_G‘IÁ”ru±MaskStus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__šlše
 
	$AT91F_PMC_IsIÁ”ru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
æag
)

1270  (
	`AT91F_PMC_G‘IÁ”ru±MaskStus
(
pPMC
è& 
æag
);

1271 
	}
}

1277 
__šlše
 
	$AT91F_PMC_IsStusS‘
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
æag
)

1281  (
	`AT91F_PMC_G‘Stus
(
pPMC
è& 
æag
);

1282 
	}
}

1289 
__šlše
 
	$AT91F_RSTSoáRe£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
»£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
»£t
);

1294 
	}
}

1300 
__šlše
 
	$AT91F_RSTS‘Mode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__šlše
 
	$AT91F_RSTG‘Mode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__šlše
 
	$AT91F_RSTG‘Stus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__šlše
 
	$AT91F_RSTIsSoáR¡Aùive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
è& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__šlše
 
	$AT91F_RTTS‘TimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 ià(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |ğ(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__šlše
 
	$AT91F_RTTS‘P»sÿËr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
¹´es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |ğ(
¹´es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__šlše
 
	$AT91F_RTTRe¡¬t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__šlše
 
	$AT91F_RTTS‘AÏrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__šlše
 
	$AT91F_RTTCË¬AÏrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &ğ~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__šlše
 
	$AT91F_RTTS‘R‰IncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__šlše
 
	$AT91F_RTTCË¬R‰IncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &ğ~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__šlše
 
	$AT91F_RTTS‘AÏrmV®ue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
®¬m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
®¬m
;

1426 
	}
}

1432 
__šlše
 
	$AT91F_RTTG‘AÏrmV®ue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__šlše
 
	$AT91F_RTTG‘Stus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__šlše
 
	$AT91F_RTTR—dV®ue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vŞ©
v®1
,
v®2
;

1458 
v®1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
v®2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
v®1
 !ğ
v®2
);

1462 (
v®1
);

1463 
	}
}

1471 
__šlše
 
	$AT91F_PITIn™
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
³riod
,

1474 
p™_äequ’cy
)

1476 
pPITC
->
PITC_PIMR
 = 
³riod
? (³riod * 
p™_äequ’cy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |ğ
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__šlše
 
	$AT91F_PITS‘PIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__šlše
 
	$AT91F_PITEÇbËIÁ
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |ğ
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__šlše
 
	$AT91F_PITDi§bËIÁ
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &ğ~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__šlše
 
	$AT91F_PITG‘Mode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__šlše
 
	$AT91F_PITG‘Stus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__šlše
 
	$AT91F_PITG‘PIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__šlše
 
	$AT91F_PITG‘PIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__šlše
 
	$AT91F_WDTS‘Mode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__šlše
 
	$AT91F_WDTRe¡¬t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__šlše
 
	$AT91F_WDTSG‘tus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__šlše
 
	$AT91F_WDTG‘P”iod
(
ms
)

1590 ià((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__šlše
 
	$AT91F_VREG_EÇbË_LowPow”Mode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |ğ
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__šlše
 
	$AT91F_VREG_Di§bË_LowPow”Mode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &ğ~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__šlše
 
	$AT91F_MC_Rem­
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCè
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__šlše
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__šlše
 
	$AT91F_MC_EFC_G‘ModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__šlše
 
	$AT91F_MC_EFC_Compu‹FMCN
(

1659 
ma¡”_şock
)

1661  (
ma¡”_şock
/1000000 +2);

1662 
	}
}

1668 
__šlše
 
	$AT91F_MC_EFC_P”fÜmCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
Œªsãr_cmd
)

1672 
pMC
->
MC_FCR
 = 
Œªsãr_cmd
;

1673 
	}
}

1679 
__šlše
 
	$AT91F_MC_EFC_G‘Stus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__šlše
 
	$AT91F_MC_EFC_IsIÁ”ru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
æag
)

1693  (
	`AT91F_MC_EFC_G‘ModeReg
(
pMC
è& 
æag
);

1694 
	}
}

1700 
__šlše
 
	$AT91F_MC_EFC_IsIÁ”ru±S‘
(

1701 
AT91PS_MC
 
pMC
,

1702 
æag
)

1704  (
	`AT91F_MC_EFC_G‘Stus
(
pMC
è& 
æag
);

1705 
	}
}

1714 
__šlše
 
	$AT91F_SPI_O³n
 (

1715 cÚ¡ 
nuÎ
)

1719 
	}
}

1725 
__šlše
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
v®
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
èğ
v®
;

1732 
	}
}

1738 
__šlše
 
	$AT91F_SPI_EÇbËIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
æag
)

1743 
pSPI
->
SPI_IER
 = 
æag
;

1744 
	}
}

1750 
__šlše
 
	$AT91F_SPI_Di§bËIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
æag
)

1755 
pSPI
->
SPI_IDR
 = 
æag
;

1756 
	}
}

1762 
__šlše
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__šlše
 
	$AT91F_SPI_EÇbË
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__šlše
 
	$AT91F_SPI_Di§bË
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__šlše
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__šlše
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Deviû
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |ğĞ(
PCS_Deviû
<<16è& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__šlše
 
	$AT91F_SPI_ReûiveF¿me
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBufãr
,

1826 
szBufãr
,

1827 *
pNextBufãr
,

1828 
szNextBufãr
 )

1830  
	`AT91F_PDC_ReûiveF¿me
(

1831 (
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
),

1832 
pBufãr
,

1833 
szBufãr
,

1834 
pNextBufãr
,

1835 
szNextBufãr
);

1836 
	}
}

1842 
__šlše
 
	$AT91F_SPI_S’dF¿me
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBufãr
,

1845 
szBufãr
,

1846 *
pNextBufãr
,

1847 
szNextBufãr
 )

1849  
	`AT91F_PDC_S’dF¿me
(

1850 (
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
),

1851 
pBufãr
,

1852 
szBufãr
,

1853 
pNextBufãr
,

1854 
szNextBufãr
);

1855 
	}
}

1861 
__šlše
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__šlše
 
	$AT91F_SPI_PutCh¬
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¬aù”
,

1890 
cs_numb”
 )

1892 
v®ue_fÜ_cs
;

1893 
v®ue_fÜ_cs
 = (~(1 << 
cs_numb”
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¬aù”
 & 0xFFFFè| (
v®ue_fÜ_cs
 << 16);

1895 
	}
}

1901 
__šlše
 
	$AT91F_SPI_G‘Ch¬
 (

1902 cÚ¡ 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__šlše
 
	$AT91F_SPI_G‘IÁ”ru±MaskStus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__šlše
 
	$AT91F_SPI_IsIÁ”ru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
æag
)

1925  (
	`AT91F_SPI_G‘IÁ”ru±MaskStus
(
pSpi
è& 
æag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1936 
	gAT91C_US_NBSTOP_1_BIT
 + \

1937 
	gAT91C_US_PAR_NONE
 + \

1938 
	gAT91C_US_CHRL_8_BITS
 + \

1939 
	gAT91C_US_CLKS_CLOCK
 )

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1943 
	gAT91C_US_NBSTOP_1_BIT
 + \

1944 
	gAT91C_US_PAR_NONE
 + \

1945 
	gAT91C_US_CHRL_8_BITS
 + \

1946 
	gAT91C_US_CLKS_EXT
 )

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

	)

1950 
	gAT91C_US_USMODE_NORMAL
 + \

1951 
	gAT91C_US_NBSTOP_1_BIT
 + \

1952 
	gAT91C_US_PAR_NONE
 + \

1953 
	gAT91C_US_CHRL_8_BITS
 + \

1954 
	gAT91C_US_CLKS_CLOCK
 )

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

	)

1961 
	gAT91C_US_CLKS_CLOCK
 +\

1962 
	gAT91C_US_NBSTOP_1_BIT
 + \

1963 
	gAT91C_US_PAR_EVEN
 + \

1964 
	gAT91C_US_CHRL_8_BITS
 + \

1965 
	gAT91C_US_CKLO
 +\

1966 
	gAT91C_US_OVER
)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

	)

1970 
	gAT91C_US_NBSTOP_1_BIT
 + \

1971 
	gAT91C_US_PAR_NONE
 + \

1972 
	gAT91C_US_CHRL_8_BITS
 + \

1973 
	gAT91C_US_CLKS_CLOCK
 )

1979 
__šlše
 
	$AT91F_US_Baud¿‹
 (

1980 cÚ¡ 
maš_şock
,

1981 cÚ¡ 
baud_¿‹
)

1983 
baud_v®ue
 = ((
maš_şock
*10)/(
baud_¿‹
 * 16));

1984 ià((
baud_v®ue
 % 10) >= 5)

1985 
baud_v®ue
 = (baud_value / 10) + 1;

1987 
baud_v®ue
 /= 10;

1988  
baud_v®ue
;

1989 
	}
}

1995 
__šlše
 
	$AT91F_US_S‘Baud¿‹
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
mašClock
,

1998 
¥“d
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baud¿‹
(
mašClock
, 
¥“d
);

2002 
	}
}

2008 
__šlše
 
	$AT91F_US_S‘Timegu¬d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¬d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¬d
 ;

2014 
	}
}

2020 
__šlše
 
	$AT91F_US_EÇbËIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
æag
)

2025 
pUSART
->
US_IER
 = 
æag
;

2026 
	}
}

2032 
__šlše
 
	$AT91F_US_Di§bËIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
æag
)

2037 
pUSART
->
US_IDR
 = 
æag
;

2038 
	}
}

2044 
__šlše
 
	$AT91F_US_CÚfigu»
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
mašClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¬d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_S‘Baud¿‹
(
pUSART
, 
mašClock
, 
baudR©e
);

2061 
	`AT91F_US_S‘Timegu¬d
(
pUSART
, 
timegu¬d
);

2064 
	`AT91F_PDC_O³n
((
AT91PS_PDC
è&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__šlše
 
	$AT91F_US_EÇbËRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__šlše
 
	$AT91F_US_EÇbËTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__šlše
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__šlše
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__šlše
 
	$AT91F_US_Di§bËRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__šlše
 
	$AT91F_US_Di§bËTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__šlše
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
è&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__šlše
 
	$AT91F_US_TxR—dy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__šlše
 
	$AT91F_US_RxR—dy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__šlše
 
	$AT91F_US_E¼Ü
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__šlše
 
	$AT91F_US_PutCh¬
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¬aù”
 )

2208 
pUSART
->
US_THR
 = (
ch¬aù”
 & 0x1FF);

2209 
	}
}

2215 
__šlše
 
	$AT91F_US_G‘Ch¬
 (

2216 cÚ¡ 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__šlše
 
	$AT91F_US_S’dF¿me
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBufãr
,

2228 
szBufãr
,

2229 *
pNextBufãr
,

2230 
szNextBufãr
 )

2232  
	`AT91F_PDC_S’dF¿me
(

2233 (
AT91PS_PDC
è&(
pUSART
->
US_RPR
),

2234 
pBufãr
,

2235 
szBufãr
,

2236 
pNextBufãr
,

2237 
szNextBufãr
);

2238 
	}
}

2244 
__šlše
 
	$AT91F_US_ReûiveF¿me
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBufãr
,

2247 
szBufãr
,

2248 *
pNextBufãr
,

2249 
szNextBufãr
 )

2251  
	`AT91F_PDC_ReûiveF¿me
(

2252 (
AT91PS_PDC
è&(
pUSART
->
US_RPR
),

2253 
pBufãr
,

2254 
szBufãr
,

2255 
pNextBufãr
,

2256 
szNextBufãr
);

2257 
	}
}

2263 
__šlše
 
	$AT91F_US_S‘IrdaF‹r
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
v®ue


2268 
pUSART
->
US_IF
 = 
v®ue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_b™_by_¦Ù
, 
nb_¦Ù_by_äame
)Ğ+\

	)

2280 
	gAT91C_SSC_CKS_DIV
 +\

2281 
	gAT91C_SSC_CKO_CONTINOUS
 +\

2282 
	gAT91C_SSC_CKG_NONE
 +\

2283 
	gAT91C_SSC_START_FALL_RF
 +\

2284 
	gAT91C_SSC_STTOUT
 +\

2285 ((1<<16è& 
	gAT91C_SSC_STTDLY
) +\

2286 ((((
nb_b™_by_¦Ù
*
	gnb_¦Ù_by_äame
)/2)-1) <<24))

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_b™_by_¦Ù
, 
nb_¦Ù_by_äame
)Ğ+\

	)

2293 (
	gnb_b™_by_¦Ù
-1) +\

2294 
	gAT91C_SSC_MSBF
 +\

2295 (((
	gnb_¦Ù_by_äame
-1)<<8è& 
	gAT91C_SSC_DATNB
) +\

2296 (((
	gnb_b™_by_¦Ù
-1)<<16è& 
	gAT91C_SSC_FSLEN
) +\

2297 
	gAT91C_SSC_FSOS_NEGATIVE
)

2304 
__šlše
 
	$AT91F_SSC_S‘Baud¿‹
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
mašClock
,

2307 
¥“d
)

2309 
baud_v®ue
;

2311 ià(
¥“d
 == 0)

2312 
baud_v®ue
 = 0;

2315 
baud_v®ue
 = (è(
mašClock
 * 10)/(2*
¥“d
);

2316 ià((
baud_v®ue
 % 10) >= 5)

2317 
baud_v®ue
 = (baud_value / 10) + 1;

2319 
baud_v®ue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_v®ue
;

2323 
	}
}

2329 
__šlše
 
	$AT91F_SSC_CÚfigu»
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy¡_şock
,

2332 
baud_¿‹
,

2333 
şock_rx
,

2334 
mode_rx
,

2335 
şock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_S‘Baud¿‹
(
pSSC
, 
sy¡_şock
, 
baud_¿‹
);

2348 
pSSC
->
SSC_RCMR
 = 
şock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
şock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O³n
((
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__šlše
 
	$AT91F_SSC_EÇbËRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__šlše
 
	$AT91F_SSC_Di§bËRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__šlše
 
	$AT91F_SSC_EÇbËTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__šlše
 
	$AT91F_SSC_Di§bËTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__šlše
 
	$AT91F_SSC_EÇbËIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
æag
)

2418 
pSSC
->
SSC_IER
 = 
æag
;

2419 
	}
}

2425 
__šlše
 
	$AT91F_SSC_Di§bËIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
æag
)

2430 
pSSC
->
SSC_IDR
 = 
æag
;

2431 
	}
}

2437 
__šlše
 
	$AT91F_SSC_ReûiveF¿me
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBufãr
,

2440 
szBufãr
,

2441 *
pNextBufãr
,

2442 
szNextBufãr
 )

2444  
	`AT91F_PDC_ReûiveF¿me
(

2445 (
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
),

2446 
pBufãr
,

2447 
szBufãr
,

2448 
pNextBufãr
,

2449 
szNextBufãr
);

2450 
	}
}

2456 
__šlše
 
	$AT91F_SSC_S’dF¿me
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBufãr
,

2459 
szBufãr
,

2460 *
pNextBufãr
,

2461 
szNextBufãr
 )

2463  
	`AT91F_PDC_S’dF¿me
(

2464 (
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
),

2465 
pBufãr
,

2466 
szBufãr
,

2467 
pNextBufãr
,

2468 
szNextBufãr
);

2469 
	}
}

2475 
__šlše
 
	$AT91F_SSC_G‘IÁ”ru±MaskStus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__šlše
 
	$AT91F_SSC_IsIÁ”ru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
æag
)

2489  (
	`AT91F_SSC_G‘IÁ”ru±MaskStus
(
pSsc
è& 
æag
);

2490 
	}
}

2499 
__šlše
 
	$AT91F_TWI_EÇbËIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
æag
)

2504 
pTWI
->
TWI_IER
 = 
æag
;

2505 
	}
}

2511 
__šlše
 
	$AT91F_TWI_Di§bËIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
æag
)

2516 
pTWI
->
TWI_IDR
 = 
æag
;

2517 
	}
}

2523 
__šlše
 
	$AT91F_TWI_CÚfigu»
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__šlše
 
	$AT91F_TWI_G‘IÁ”ru±MaskStus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__šlše
 
	$AT91F_TWI_IsIÁ”ru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
æag
)

2554  (
	`AT91F_TWI_G‘IÁ”ru±MaskStus
(
pTwi
è& 
æag
);

2555 
	}
}

2564 
__šlše
 
	$AT91F_PWMC_G‘Stus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__šlše
 
	$AT91F_PWMC_IÁ”ru±EÇbË
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
æag
)

2578 
pPwm
->
PWMC_IER
 = 
æag
;

2579 
	}
}

2585 
__šlše
 
	$AT91F_PWMC_IÁ”ru±Di§bË
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
æag
)

2589 
pPwm
->
PWMC_IDR
 = 
æag
;

2590 
	}
}

2596 
__šlše
 
	$AT91F_PWMC_G‘IÁ”ru±MaskStus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__šlše
 
	$AT91F_PWMC_IsIÁ”ru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
æag
)

2610  (
	`AT91F_PWMC_G‘IÁ”ru±MaskStus
(
pPWM
è& 
æag
);

2611 
	}
}

2617 
__šlše
 
	$AT91F_PWMC_IsStusS‘
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
æag
)

2621  (
	`AT91F_PWMC_G‘Stus
(
pPWM
è& 
æag
);

2622 
	}
}

2628 
__šlše
 
	$AT91F_PWMC_CfgChªÃl
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
chªÃlId
,

2631 
mode
,

2632 
³riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CPRDR
 = 
³riod
;

2638 
	}
}

2644 
__šlše
 
	$AT91F_PWMC_S¹ChªÃl
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
æag
)

2648 
pPWM
->
PWMC_ENA
 = 
æag
;

2649 
	}
}

2655 
__šlše
 
	$AT91F_PWMC_StİChªÃl
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
æag
)

2659 
pPWM
->
PWMC_DIS
 = 
æag
;

2660 
	}
}

2666 
__šlše
 
	$AT91F_PWMC_Upd©eChªÃl
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
chªÃlId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__šlše
 
	$AT91F_UDP_EÇbËIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
æag
)

2686 
pUDP
->
UDP_IER
 = 
æag
;

2687 
	}
}

2693 
__šlše
 
	$AT91F_UDP_Di§bËIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
æag
)

2698 
pUDP
->
UDP_IDR
 = 
æag
;

2699 
	}
}

2705 
__šlše
 
	$AT91F_UDP_S‘Add»ss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
add»ss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
add»ss
);

2710 
	}
}

2716 
__šlše
 
	$AT91F_UDP_EÇbËEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
’dpošt
)

2720 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__šlše
 
	$AT91F_UDP_Di§bËEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
’dpošt
)

2731 
pUDP
->
UDP_CSR
[
’dpošt
] &ğ~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__šlše
 
	$AT91F_UDP_S‘S‹
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
æag
)

2742 
pUDP
->
UDP_GLBSTATE
 &ğ~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |ğ
æag
;

2744 
	}
}

2750 
__šlše
 
	$AT91F_UDP_G‘S‹
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__šlše
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
æag
)

2764 
pUDP
->
UDP_RSTEP
 = 
æag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__šlše
 
	$AT91F_UDP_EpSÎ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
’dpošt
)

2776 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__šlše
 
	$AT91F_UDP_EpWr™e
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
’dpošt
,

2786 
v®ue
)

2788 
pUDP
->
UDP_FDR
[
’dpošt
] = 
v®ue
;

2789 
	}
}

2795 
__šlše
 
	$AT91F_UDP_EpR—d
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
’dpošt
)

2799  
pUDP
->
UDP_FDR
[
’dpošt
];

2800 
	}
}

2806 
__šlše
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
’dpošt
)

2810 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__šlše
 
	$AT91F_UDP_EpCË¬
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
’dpošt
,

2820 
æag
)

2822 
pUDP
->
UDP_CSR
[
’dpošt
] &ğ~(
æag
);

2823 
	}
}

2829 
__šlše
 
	$AT91F_UDP_EpS‘
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
’dpošt
,

2832 
æag
)

2834 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
æag
;

2835 
	}
}

2841 
__šlše
 
	$AT91F_UDP_EpStus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
’dpošt
)

2845  
pUDP
->
UDP_CSR
[
’dpošt
];

2846 
	}
}

2852 
__šlše
 
	$AT91F_UDP_G‘IÁ”ru±MaskStus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__šlše
 
	$AT91F_UDP_IsIÁ”ru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
æag
)

2866  (
	`AT91F_UDP_G‘IÁ”ru±MaskStus
(
pUdp
è& 
æag
);

2867 
	}
}

2876 
__šlše
 
	$AT91F_TC_IÁ”ru±EÇbË
(

2877 
AT91PS_TC
 
pTc
,

2878 
æag
)

2880 
pTc
->
TC_IER
 = 
æag
;

2881 
	}
}

2887 
__šlše
 
	$AT91F_TC_IÁ”ru±Di§bË
(

2888 
AT91PS_TC
 
pTc
,

2889 
æag
)

2891 
pTc
->
TC_IDR
 = 
æag
;

2892 
	}
}

2898 
__šlše
 
	$AT91F_TC_G‘IÁ”ru±MaskStus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__šlše
 
	$AT91F_TC_IsIÁ”ru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
æag
)

2912  (
	`AT91F_TC_G‘IÁ”ru±MaskStus
(
pTc
è& 
æag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__šlše
 
	$AT91F_In™MaboxRegi¡”s
(
AT91PS_CAN_MB
 
CAN_Mabox
,

2926 
mode_»g
,

2927 
acû±ªû_mask_»g
,

2928 
id_»g
,

2929 
d©a_low_»g
,

2930 
d©a_high_»g
,

2931 
cÚŒŞ_»g
)

2933 
CAN_Mabox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Mabox
->
CAN_MB_MMR
 = 
mode_»g
;

2935 
CAN_Mabox
->
CAN_MB_MAM
 = 
acû±ªû_mask_»g
;

2936 
CAN_Mabox
->
CAN_MB_MID
 = 
id_»g
;

2937 
CAN_Mabox
->
CAN_MB_MDL
 = 
d©a_low_»g
;

2938 
CAN_Mabox
->
CAN_MB_MDH
 = 
d©a_high_»g
;

2939 
CAN_Mabox
->
CAN_MB_MCR
 = 
cÚŒŞ_»g
;

2940 
	}
}

2946 
__šlše
 
	$AT91F_EÇbËCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |ğ
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__šlše
 
	$AT91F_Di§bËCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &ğ~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__šlše
 
	$AT91F_CAN_EÇbËIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
æag
)

2974 
pCAN
->
CAN_IER
 = 
æag
;

2975 
	}
}

2981 
__šlše
 
	$AT91F_CAN_Di§bËIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
æag
)

2986 
pCAN
->
CAN_IDR
 = 
æag
;

2987 
	}
}

2993 
__šlše
 
	$AT91F_CAN_G‘Stus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__šlše
 
	$AT91F_CAN_G‘IÁ”ru±MaskStus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__šlše
 
	$AT91F_CAN_IsIÁ”ru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
æag
)

3017  (
	`AT91F_CAN_G‘IÁ”ru±MaskStus
(
pCAN
è& 
æag
);

3018 
	}
}

3024 
__šlše
 
	$AT91F_CAN_IsStusS‘
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
æag
)

3028  (
	`AT91F_CAN_G‘Stus
(
pCAN
è& 
æag
);

3029 
	}
}

3035 
__šlše
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__šlše
 
	$AT91F_CAN_G‘ModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__šlše
 
	$AT91F_CAN_CfgBaud¿‹Reg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baud¿‹_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baud¿‹_cfg
;

3064 
	}
}

3070 
__šlše
 
	$AT91F_CAN_G‘Baud¿‹
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__šlše
 
	$AT91F_CAN_G‘IÁ”ÇlCouÁ”
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__šlše
 
	$AT91F_CAN_G‘Time¡amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__šlše
 
	$AT91F_CAN_G‘E¼ÜCouÁ”
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__šlše
 
	$AT91F_CAN_In™T¿nsãrReque¡
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
Œªsãr_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
Œªsãr_cmd
;

3119 
	}
}

3125 
__šlše
 
	$AT91F_CAN_In™AbÜtReque¡
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
abÜt_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
abÜt_cmd
;

3130 
	}
}

3136 
__šlše
 
	$AT91F_CAN_CfgMes§geModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Mabox
,

3138 
mode
)

3140 
CAN_Mabox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__šlše
 
	$AT91F_CAN_G‘Mes§geModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Mabox
)

3150  
CAN_Mabox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__šlše
 
	$AT91F_CAN_CfgMes§geIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Mabox
,

3160 
id
,

3161 
v”siÚ
)

3163 if(
v”siÚ
==0)

3164 
CAN_Mabox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Mabox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__šlše
 
	$AT91F_CAN_G‘Mes§geIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Mabox
)

3176  
CAN_Mabox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__šlše
 
	$AT91F_CAN_CfgMes§geAcû±ªûMaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Mabox
,

3185 
mask
)

3187 
CAN_Mabox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__šlše
 
	$AT91F_CAN_G‘Mes§geAcû±ªûMaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Mabox
)

3197  
CAN_Mabox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__šlše
 
	$AT91F_CAN_G‘FamyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Mabox
)

3207  
CAN_Mabox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__šlše
 
	$AT91F_CAN_CfgMes§geCŒlReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Mabox
,

3216 
mes§ge_ù¾_cmd
)

3218 
CAN_Mabox
->
CAN_MB_MCR
 = 
mes§ge_ù¾_cmd
;

3219 
	}
}

3225 
__šlše
 
	$AT91F_CAN_G‘Mes§geStus
 (

3226 
AT91PS_CAN_MB
 
CAN_Mabox
)

3228  
CAN_Mabox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__šlše
 
	$AT91F_CAN_CfgMes§geD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Mabox
,

3237 
d©a
)

3239 
CAN_Mabox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__šlše
 
	$AT91F_CAN_G‘Mes§geD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Mabox
)

3249  
CAN_Mabox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__šlše
 
	$AT91F_CAN_CfgMes§geD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Mabox
,

3258 
d©a
)

3260 
CAN_Mabox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__šlše
 
	$AT91F_CAN_G‘Mes§geD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Mabox
)

3270  
CAN_Mabox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__šlše
 
	$AT91F_CAN_O³n
 (

3278 cÚ¡ 
nuÎ
)

3282 
	}
}

3290 
__šlše
 
	$AT91F_ADC_EÇbËIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
æag
)

3295 
pADC
->
ADC_IER
 = 
æag
;

3296 
	}
}

3302 
__šlše
 
	$AT91F_ADC_Di§bËIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
æag
)

3307 
pADC
->
ADC_IDR
 = 
æag
;

3308 
	}
}

3314 
__šlše
 
	$AT91F_ADC_G‘Stus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__šlše
 
	$AT91F_ADC_G‘IÁ”ru±MaskStus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__šlše
 
	$AT91F_ADC_IsIÁ”ru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
æag
)

3338  (
	`AT91F_ADC_G‘IÁ”ru±MaskStus
(
pADC
è& 
æag
);

3339 
	}
}

3345 
__šlše
 
	$AT91F_ADC_IsStusS‘
(

3346 
AT91PS_ADC
 
pADC
,

3347 
æag
)

3349  (
	`AT91F_ADC_G‘Stus
(
pADC
è& 
æag
);

3350 
	}
}

3356 
__šlše
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__šlše
 
	$AT91F_ADC_G‘ModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__šlše
 
	$AT91F_ADC_CfgTimšgs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_şock
,

3382 
adc_şock
,

3383 
¡¬tup_time
,

3384 
§m¶e_ªd_hŞd_time
)

3386 
´esÿl
,
¡¬tup
,
shtim
;

3388 
´esÿl
 = 
mck_şock
/(2*
adc_şock
) - 1;

3389 
¡¬tup
 = 
adc_şock
*
¡¬tup_time
/8 - 1;

3390 
shtim
 = 
adc_şock
*
§m¶e_ªd_hŞd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
´esÿl
<<8è& 
AT91C_ADC_PRESCAL
è| ( (
¡¬tup
<<16è& 
AT91C_ADC_STARTUP
è| ( (
shtim
<<24è& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__šlše
 
	$AT91F_ADC_EÇbËChªÃl
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
chªÃl
)

3405 
pADC
->
ADC_CHER
 = 
chªÃl
;

3406 
	}
}

3412 
__šlše
 
	$AT91F_ADC_Di§bËChªÃl
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
chªÃl
)

3417 
pADC
->
ADC_CHDR
 = 
chªÃl
;

3418 
	}
}

3424 
__šlše
 
	$AT91F_ADC_G‘ChªÃlStus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__šlše
 
	$AT91F_ADC_S¹CÚv”siÚ
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__šlše
 
	$AT91F_ADC_SoáRe£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__šlše
 
	$AT91F_ADC_G‘La¡CÚv”‹dD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__šlše
 
	$AT91F_AES_EÇbËIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
æag
)

3564 
pAES
->
AES_IER
 = 
æag
;

3565 
	}
}

3571 
__šlše
 
	$AT91F_AES_Di§bËIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
æag
)

3576 
pAES
->
AES_IDR
 = 
æag
;

3577 
	}
}

3583 
__šlše
 
	$AT91F_AES_G‘Stus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__šlše
 
	$AT91F_AES_G‘IÁ”ru±MaskStus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__šlše
 
	$AT91F_AES_IsIÁ”ru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
æag
)

3607  (
	`AT91F_AES_G‘IÁ”ru±MaskStus
(
pAES
è& 
æag
);

3608 
	}
}

3614 
__šlše
 
	$AT91F_AES_IsStusS‘
(

3615 
AT91PS_AES
 
pAES
,

3616 
æag
)

3618  (
	`AT91F_AES_G‘Stus
(
pAES
è& 
æag
);

3619 
	}
}

3625 
__šlše
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__šlše
 
	$AT91F_AES_G‘ModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__šlše
 
	$AT91F_AES_S¹Proûssšg
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__šlše
 
	$AT91F_AES_SoáRe£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__šlše
 
	$AT91F_AES_LßdNewS“d
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__šlše
 
	$AT91F_AES_S‘Cry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
šdex
,

3684 
keywÜd


3687 
pAES
->
AES_KEYWxR
[
šdex
] = 
keywÜd
;

3688 
	}
}

3694 
__šlše
 
	$AT91F_AES_IÅutD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
šdex
,

3697 
šd©a


3700 
pAES
->
AES_IDATAxR
[
šdex
] = 
šd©a
;

3701 
	}
}

3707 
__šlše
 
	$AT91F_AES_G‘OuutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
šdex


3712  
pAES
->
AES_ODATAxR
[
šdex
];

3713 
	}
}

3719 
__šlše
 
	$AT91F_AES_S‘In™Ÿliz©iÚVeùÜ
 (

3720 
AT91PS_AES
 
pAES
,

3721 
šdex
,

3722 
š™veùÜ


3725 
pAES
->
AES_IVxR
[
šdex
] = 
š™veùÜ
;

3726 
	}
}

3735 
__šlše
 
	$AT91F_TDES_EÇbËIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
æag
)

3740 
pTDES
->
TDES_IER
 = 
æag
;

3741 
	}
}

3747 
__šlše
 
	$AT91F_TDES_Di§bËIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
æag
)

3752 
pTDES
->
TDES_IDR
 = 
æag
;

3753 
	}
}

3759 
__šlše
 
	$AT91F_TDES_G‘Stus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__šlše
 
	$AT91F_TDES_G‘IÁ”ru±MaskStus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__šlše
 
	$AT91F_TDES_IsIÁ”ru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
æag
)

3783  (
	`AT91F_TDES_G‘IÁ”ru±MaskStus
(
pTDES
è& 
æag
);

3784 
	}
}

3790 
__šlše
 
	$AT91F_TDES_IsStusS‘
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
æag
)

3794  (
	`AT91F_TDES_G‘Stus
(
pTDES
è& 
æag
);

3795 
	}
}

3801 
__šlše
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__šlše
 
	$AT91F_TDES_G‘ModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__šlše
 
	$AT91F_TDES_S¹Proûssšg
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__šlše
 
	$AT91F_TDES_SoáRe£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
šdex
,

3849 
keywÜd


3852 
pTDES
->
TDES_KEY1WxR
[
šdex
] = 
keywÜd
;

3853 
	}
}

3859 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
šdex
,

3862 
keywÜd


3865 
pTDES
->
TDES_KEY2WxR
[
šdex
] = 
keywÜd
;

3866 
	}
}

3872 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
šdex
,

3875 
keywÜd


3878 
pTDES
->
TDES_KEY3WxR
[
šdex
] = 
keywÜd
;

3879 
	}
}

3885 
__šlše
 
	$AT91F_TDES_IÅutD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
šdex
,

3888 
šd©a


3891 
pTDES
->
TDES_IDATAxR
[
šdex
] = 
šd©a
;

3892 
	}
}

3898 
__šlše
 
	$AT91F_TDES_G‘OuutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
šdex


3903  
pTDES
->
TDES_ODATAxR
[
šdex
];

3904 
	}
}

3910 
__šlše
 
	$AT91F_TDES_S‘In™Ÿliz©iÚVeùÜ
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
šdex
,

3913 
š™veùÜ


3916 
pTDES
->
TDES_IVxR
[
šdex
] = 
š™veùÜ
;

3917 
	}
}

3923 
__šlše
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_EÇbËP”hClock
(

3926 
AT91C_BASE_PMC
,

3927 ((è1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__šlše
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgP”h
(

3938 
AT91C_BASE_PIOA
,

3939 ((è
AT91C_PA27_DRXD
 ) |

3940 ((è
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__šlše
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_EÇbËP”hClock
(

3951 
AT91C_BASE_PMC
,

3952 ((è1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__šlše
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgP”h
(

3963 
AT91C_BASE_PIOB
,

3964 ((è
AT91C_PB30_PCK2
 ) |

3965 ((è
AT91C_PB29_PCK1
 ),

3966 ((è
AT91C_PB20_PCK0
 ) |

3967 ((è
AT91C_PB0_PCK0
 ) |

3968 ((è
AT91C_PB22_PCK2
 ) |

3969 ((è
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgP”h
(

3972 
AT91C_BASE_PIOA
,

3974 ((è
AT91C_PA30_PCK2
 ) |

3975 ((è
AT91C_PA13_PCK1
 ) |

3976 ((è
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__šlše
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_EÇbËP”hClock
(

3986 
AT91C_BASE_PMC
,

3987 ((è1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__šlše
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_EÇbËP”hClock
(

3997 
AT91C_BASE_PMC
,

3998 ((è1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__šlše
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_EÇbËP”hClock
(

4008 
AT91C_BASE_PMC
,

4009 ((è1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__šlše
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgP”h
(

4020 
AT91C_BASE_PIOA
,

4021 ((è
AT91C_PA25_RK
 ) |

4022 ((è
AT91C_PA22_TK
 ) |

4023 ((è
AT91C_PA21_TF
 ) |

4024 ((è
AT91C_PA24_RD
 ) |

4025 ((è
AT91C_PA26_RF
 ) |

4026 ((è
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__šlše
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_EÇbËP”hClock
(

4037 
AT91C_BASE_PMC
,

4038 ((è1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__šlše
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_EÇbËP”hClock
(

4048 
AT91C_BASE_PMC
,

4049 ((è1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__šlše
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgP”h
(

4060 
AT91C_BASE_PIOB
,

4062 ((è
AT91C_PB26_RI1
 ) |

4063 ((è
AT91C_PB24_DSR1
 ) |

4064 ((è
AT91C_PB23_DCD1
 ) |

4065 ((è
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgP”h
(

4068 
AT91C_BASE_PIOA
,

4069 ((è
AT91C_PA7_SCK1
 ) |

4070 ((è
AT91C_PA8_RTS1
 ) |

4071 ((è
AT91C_PA6_TXD1
 ) |

4072 ((è
AT91C_PA5_RXD1
 ) |

4073 ((è
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__šlše
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_EÇbËP”hClock
(

4084 
AT91C_BASE_PMC
,

4085 ((è1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__šlše
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgP”h
(

4096 
AT91C_BASE_PIOA
,

4097 ((è
AT91C_PA0_RXD0
 ) |

4098 ((è
AT91C_PA4_CTS0
 ) |

4099 ((è
AT91C_PA3_RTS0
 ) |

4100 ((è
AT91C_PA2_SCK0
 ) |

4101 ((è
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__šlše
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_EÇbËP”hClock
(

4112 
AT91C_BASE_PMC
,

4113 ((è1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__šlše
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgP”h
(

4124 
AT91C_BASE_PIOB
,

4126 ((è
AT91C_PB16_NPCS13
 ) |

4127 ((è
AT91C_PB10_NPCS11
 ) |

4128 ((è
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgP”h
(

4131 
AT91C_BASE_PIOA
,

4133 ((è
AT91C_PA4_NPCS13
 ) |

4134 ((è
AT91C_PA29_NPCS13
 ) |

4135 ((è
AT91C_PA21_NPCS10
 ) |

4136 ((è
AT91C_PA22_SPCK1
 ) |

4137 ((è
AT91C_PA25_NPCS11
 ) |

4138 ((è
AT91C_PA2_NPCS11
 ) |

4139 ((è
AT91C_PA24_MISO1
 ) |

4140 ((è
AT91C_PA3_NPCS12
 ) |

4141 ((è
AT91C_PA26_NPCS12
 ) |

4142 ((è
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__šlše
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_EÇbËP”hClock
(

4152 
AT91C_BASE_PMC
,

4153 ((è1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__šlše
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgP”h
(

4164 
AT91C_BASE_PIOB
,

4166 ((è
AT91C_PB13_NPCS01
 ) |

4167 ((è
AT91C_PB17_NPCS03
 ) |

4168 ((è
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgP”h
(

4171 
AT91C_BASE_PIOA
,

4172 ((è
AT91C_PA16_MISO0
 ) |

4173 ((è
AT91C_PA13_NPCS01
 ) |

4174 ((è
AT91C_PA15_NPCS03
 ) |

4175 ((è
AT91C_PA17_MOSI0
 ) |

4176 ((è
AT91C_PA18_SPCK0
 ) |

4177 ((è
AT91C_PA14_NPCS02
 ) |

4178 ((è
AT91C_PA12_NPCS00
 ),

4179 ((è
AT91C_PA7_NPCS01
 ) |

4180 ((è
AT91C_PA9_NPCS03
 ) |

4181 ((è
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__šlše
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_EÇbËP”hClock
(

4191 
AT91C_BASE_PMC
,

4192 ((è1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__šlše
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_EÇbËP”hClock
(

4202 
AT91C_BASE_PMC
,

4203 ((è1 << 
AT91C_ID_FIQ
) |

4204 ((è1 << 
AT91C_ID_IRQ0
) |

4205 ((è1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__šlše
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgP”h
(

4216 
AT91C_BASE_PIOA
,

4217 ((è
AT91C_PA30_IRQ0
 ) |

4218 ((è
AT91C_PA29_FIQ
 ),

4219 ((è
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__šlše
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_EÇbËP”hClock
(

4229 
AT91C_BASE_PMC
,

4230 ((è1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__šlše
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_EÇbËP”hClock
(

4240 
AT91C_BASE_PMC
,

4241 ((è1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__šlše
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgP”h
(

4252 
AT91C_BASE_PIOA
,

4253 ((è
AT91C_PA11_TWCK
 ) |

4254 ((è
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__šlše
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_EÇbËP”hClock
(

4265 
AT91C_BASE_PMC
,

4266 ((è1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__šlše
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgP”h
(

4277 
AT91C_BASE_PIOB
,

4279 ((è
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__šlše
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgP”h
(

4290 
AT91C_BASE_PIOB
,

4291 ((è
AT91C_PB22_PWM3
 ),

4292 ((è
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__šlše
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgP”h
(

4303 
AT91C_BASE_PIOB
,

4304 ((è
AT91C_PB21_PWM2
 ),

4305 ((è
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__šlše
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgP”h
(

4316 
AT91C_BASE_PIOB
,

4317 ((è
AT91C_PB20_PWM1
 ),

4318 ((è
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__šlše
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgP”h
(

4329 
AT91C_BASE_PIOB
,

4330 ((è
AT91C_PB19_PWM0
 ),

4331 ((è
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__šlše
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_EÇbËP”hClock
(

4341 
AT91C_BASE_PMC
,

4342 ((è1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__šlše
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_EÇbËP”hClock
(

4352 
AT91C_BASE_PMC
,

4353 ((è1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__šlše
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_EÇbËP”hClock
(

4363 
AT91C_BASE_PMC
,

4364 ((è1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__šlše
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_EÇbËP”hClock
(

4374 
AT91C_BASE_PMC
,

4375 ((è1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__šlše
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgP”h
(

4386 
AT91C_BASE_PIOB
,

4387 ((è
AT91C_PB2_ETX0
 ) |

4388 ((è
AT91C_PB12_ETXER
 ) |

4389 ((è
AT91C_PB16_ECOL
 ) |

4390 ((è
AT91C_PB11_ETX3
 ) |

4391 ((è
AT91C_PB6_ERX1
 ) |

4392 ((è
AT91C_PB15_ERXDV
 ) |

4393 ((è
AT91C_PB13_ERX2
 ) |

4394 ((è
AT91C_PB3_ETX1
 ) |

4395 ((è
AT91C_PB8_EMDC
 ) |

4396 ((è
AT91C_PB5_ERX0
 ) |

4398 ((è
AT91C_PB14_ERX3
 ) |

4399 ((è
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((è
AT91C_PB1_ETXEN
 ) |

4401 ((è
AT91C_PB10_ETX2
 ) |

4402 ((è
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((è
AT91C_PB9_EMDIO
 ) |

4404 ((è
AT91C_PB7_ERXER
 ) |

4405 ((è
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__šlše
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_EÇbËP”hClock
(

4416 
AT91C_BASE_PMC
,

4417 ((è1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__šlše
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgP”h
(

4428 
AT91C_BASE_PIOB
,

4429 ((è
AT91C_PB23_TIOA0
 ) |

4430 ((è
AT91C_PB24_TIOB0
 ),

4431 ((è
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__šlše
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_EÇbËP”hClock
(

4441 
AT91C_BASE_PMC
,

4442 ((è1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__šlše
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgP”h
(

4453 
AT91C_BASE_PIOB
,

4454 ((è
AT91C_PB25_TIOA1
 ) |

4455 ((è
AT91C_PB26_TIOB1
 ),

4456 ((è
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__šlše
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_EÇbËP”hClock
(

4466 
AT91C_BASE_PMC
,

4467 ((è1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__šlše
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgP”h
(

4478 
AT91C_BASE_PIOB
,

4479 ((è
AT91C_PB28_TIOB2
 ) |

4480 ((è
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgP”h
(

4484 
AT91C_BASE_PIOA
,

4486 ((è
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__šlše
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_EÇbËP”hClock
(

4496 
AT91C_BASE_PMC
,

4497 ((è1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__šlše
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_EÇbËP”hClock
(

4507 
AT91C_BASE_PMC
,

4508 ((è1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__šlše
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_EÇbËP”hClock
(

4518 
AT91C_BASE_PMC
,

4519 ((è1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__šlše
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_EÇbËP”hClock
(

4529 
AT91C_BASE_PMC
,

4530 ((è1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__šlše
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgP”h
(

4541 
AT91C_BASE_PIOA
,

4542 ((è
AT91C_PA20_CANTX
 ) |

4543 ((è
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__šlše
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_EÇbËP”hClock
(

4554 
AT91C_BASE_PMC
,

4555 ((è1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@portable/GCC/ARM7_AT91SAM7S/port.c

76 
	~<¡dlib.h
>

79 
	~"F»eRTOS.h
"

80 
	~"sk.h
"

83 
	~"AT91SAM7X256.h
"

86 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

87 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

88 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

89 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
SckTy³_t
 ) 0 )

	)

92 
	#pÜtENABLE_TIMER
 ( ( 
ušt8_t
 ) 0x01 )

	)

93 
	#pÜtPRESCALE_VALUE
 0x00

	)

94 
	#pÜtINTERRUPT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x01 )

	)

95 
	#pÜtRESET_COUNT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x02 )

	)

98 
	#pÜtPIT_CLOCK_DIVISOR
 ( ( 
ušt32_t
 ) 16 )

	)

99 
	#pÜtPIT_COUNTER_VALUE
 ( ( ( 
cÚfigCPU_CLOCK_HZ
 / 
pÜtPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
pÜtTICK_PERIOD_MS
 )

	)

101 
	#pÜtINT_LEVEL_SENSITIVE
 0

	)

102 
	#pÜtPIT_ENABLE
 ( ( 
ušt16_t
 ) 0x1 << 24 )

	)

103 
	#pÜtPIT_INT_ENABLE
 ( ( 
ušt16_t
 ) 0x1 << 25 )

	)

107 
´vS‘upTim”IÁ”ru±
( );

113 
vPÜtISRS¹Fœ¡Task
( );

123 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

125 
SckTy³_t
 *
pxOrigš®TOS
;

127 
pxOrigš®TOS
 = 
pxTİOfSck
;

131 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

140 
pxTİOfSck
--;

142 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

163 
pxTİOfSck
--;

164 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

165 
pxTİOfSck
--;

166 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

167 
pxTİOfSck
--;

168 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

169 
pxTİOfSck
--;

173 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

174 
pxTİOfSck
--;

178 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

180 #ifdeà
THUMB_INTERWORK


183 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

187 
pxTİOfSck
--;

193 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_SECTION_NESTING
;

195  
pxTİOfSck
;

196 
	}
}

199 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

203 
	`´vS‘upTim”IÁ”ru±
();

206 
	`vPÜtISRS¹Fœ¡Task
();

210 
	}
}

213 
	$vPÜtEndScheduËr
( )

217 
	}
}

223 
	$´vS‘upTim”IÁ”ru±
( )

225 
AT91PS_PITC
 
pxPIT
 = 
AT91C_BASE_PITC
;

229 #ià
cÚfigUSE_PREEMPTION
 == 0

231 Ğ
vNÚP»em±iveTick
 ) ( );

232 
	`AT91F_AIC_CÚfigu»It
Ğ
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
pÜtINT_LEVEL_SENSITIVE
, ( (*)(èè
vNÚP»em±iveTick
 );

236 Ğ
vP»em±iveTick
 )( );

237 
	`AT91F_AIC_CÚfigu»It
Ğ
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
pÜtINT_LEVEL_SENSITIVE
, ( (*)(èè
vP»em±iveTick
 );

242 
pxPIT
->
PITC_PIMR
 = 
pÜtPIT_ENABLE
 | 
pÜtPIT_INT_ENABLE
 | 
pÜtPIT_COUNTER_VALUE
;

246 
AT91C_BASE_AIC
->
AIC_IECR
 = 0x1 << 
AT91C_ID_SYS
;

247 
	}
}

	@portable/GCC/ARM7_AT91SAM7S/portISR.c

81 
	~"F»eRTOS.h
"

82 
	~"sk.h
"

84 
	~"AT91SAM7X256.h
"

87 
	#pÜtTIMER_MATCH_ISR_BIT
 ( ( 
ušt8_t
 ) 0x01 )

	)

88 
	#pÜtCLEAR_VIC_INTERRUPT
 ( ( 
ušt32_t
 ) 0 )

	)

91 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

92 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

97 
	$vPÜtY›ldProûssÜ
Ğè
	`__©Œibu‹__
((
	`š‹¼u±
("SWI"), 
Çked
));

103 
	`vPÜtISRS¹Fœ¡Task
( );

106 
	$vPÜtISRS¹Fœ¡Task
( )

110 
	`pÜtRESTORE_CONTEXT
();

111 
	}
}

122 
	$vPÜtY›ldProûssÜ
( )

127 
__asm
 volatile ( "ADD LR, LR, #4" );

130 
	`pÜtSAVE_CONTEXT
();

133 
	`vTaskSw™chCÚ‹xt
();

136 
	`pÜtRESTORE_CONTEXT
();

137 
	}
}

145 #ià
cÚfigUSE_PREEMPTION
 == 0

149 
	$vNÚP»em±iveTick
Ğè
	`__©Œibu‹__
 ((
	`š‹¼u±
 ("IRQ")));

150 
	$vNÚP»em±iveTick
( )

152 
ušt32_t
 
ulDummy
;

157 
	`xTaskInüem’tTick
();

160 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

163 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
ulDummy
;

164 
	}
}

170 
	$vP»em±iveTick
Ğè
	`__©Œibu‹__
((
Çked
));

171 
	$vP»em±iveTick
( )

174 
	`pÜtSAVE_CONTEXT
();

177 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

180 
	`vTaskSw™chCÚ‹xt
();

184 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

186 
	`pÜtRESTORE_CONTEXT
();

187 
	}
}

198 
	$vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

199 
	$vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

201 
	$vPÜtDi§bËIÁ”ru±sFromThumb
( )

203 
__asm
 volatile (

210 
	}
}

212 
	$vPÜtEÇbËIÁ”ru±sFromThumb
( )

214 
__asm
 volatile (

221 
	}
}

228 
	$vPÜtEÁ”Cr™iÿl
( )

231 
__asm
 volatile (

241 
ulCr™iÿlNe¡šg
++;

242 
	}
}

244 
	$vPÜtEx™Cr™iÿl
( )

246 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

249 
ulCr™iÿlNe¡šg
--;

253 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

256 
__asm
 volatile (

264 
	}
}

	@portable/GCC/ARM7_AT91SAM7S/portmacro.h

89 #iâdeà
PORTMACRO_H


90 
	#PORTMACRO_H


	)

92 #ifdeà
__ılu¥lus


107 
	#pÜtCHAR
 

	)

108 
	#pÜtFLOAT
 

	)

109 
	#pÜtDOUBLE
 

	)

110 
	#pÜtLONG
 

	)

111 
	#pÜtSHORT
 

	)

112 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

113 
	#pÜtBASE_TYPE
 
pÜtLONG


	)

115 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

116 
	tBa£Ty³_t
;

117 
	tUBa£Ty³_t
;

119 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

120 
ušt16_t
 
	tTickTy³_t
;

121 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

123 
ušt32_t
 
	tTickTy³_t
;

124 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

129 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

130 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

131 
	#pÜtBYTE_ALIGNMENT
 8

	)

132 
	#pÜtNOP
(è
__asm
 vŞ©Ğ"NOP" );

	)

145 
	#pÜtRESTORE_CONTEXT
(è\

	)

147 vŞ©* vŞ©
pxCu¼’tTCB
; \

148 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

151 
__asm
 volatile ( \

177 Ğè
	gulCr™iÿlNe¡šg
; \

178 Ğè
	gpxCu¼’tTCB
; \

182 
	#pÜtSAVE_CONTEXT
(è\

	)

184 vŞ©* vŞ©
pxCu¼’tTCB
; \

185 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

188 
__asm
 volatile ( \

224 Ğè
	gulCr™iÿlNe¡šg
; \

225 Ğè
	gpxCu¼’tTCB
; \

229 
	#pÜtYIELD_FROM_ISR
(è
	`vTaskSw™chCÚ‹xt
()

	)

230 
	#pÜtYIELD
(è
__asm
 vŞ©Ğ"SWI 0" )

	)

243 #ifdeà
THUMB_INTERWORK


245 
vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

246 
vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

248 
	#pÜtDISABLE_INTERRUPTS
(è
	`vPÜtDi§bËIÁ”ru±sFromThumb
()

	)

249 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtEÇbËIÁ”ru±sFromThumb
()

	)

253 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

254 
__asm
 volatile ( \

261 
	#pÜtENABLE_INTERRUPTS
(è\

	)

262 
__asm
 volatile ( \

271 
vPÜtEÁ”Cr™iÿl
( );

272 
vPÜtEx™Cr™iÿl
( );

274 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

275 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

279 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

280 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

282 #ifdeà
__ılu¥lus


	@portable/GCC/ARM7_LPC2000/port.c

77 
	~<¡dlib.h
>

80 
	~"F»eRTOS.h
"

81 
	~"sk.h
"

84 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

85 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

86 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

87 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
SckTy³_t
 ) 0 )

	)

90 
	#pÜtENABLE_TIMER
 ( ( 
ušt8_t
 ) 0x01 )

	)

91 
	#pÜtPRESCALE_VALUE
 0x00

	)

92 
	#pÜtINTERRUPT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x01 )

	)

93 
	#pÜtRESET_COUNT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x02 )

	)

96 
	#pÜtTIMER_VIC_CHANNEL
 ( ( 
ušt32_t
 ) 0x0004 )

	)

97 
	#pÜtTIMER_VIC_CHANNEL_BIT
 ( ( 
ušt32_t
 ) 0x0010 )

	)

98 
	#pÜtTIMER_VIC_ENABLE
 ( ( 
ušt32_t
 ) 0x0020 )

	)

103 
´vS‘upTim”IÁ”ru±
( );

109 
vPÜtISRS¹Fœ¡Task
( );

119 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

121 
SckTy³_t
 *
pxOrigš®TOS
;

123 
pxOrigš®TOS
 = 
pxTİOfSck
;

127 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

136 
pxTİOfSck
--;

138 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

163 
pxTİOfSck
--;

164 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

165 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

170 
pxTİOfSck
--;

174 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

176 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00 )

179 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

182 
pxTİOfSck
--;

188 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_SECTION_NESTING
;

190  
pxTİOfSck
;

191 
	}
}

194 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

198 
	`´vS‘upTim”IÁ”ru±
();

201 
	`vPÜtISRS¹Fœ¡Task
();

205 
	}
}

208 
	$vPÜtEndScheduËr
( )

212 
	}
}

218 
	$´vS‘upTim”IÁ”ru±
( )

220 
ušt32_t
 
ulCom·»M©ch
;

221 Ğ
vTickISR
 )( );

225 
T0_PR
 = 
pÜtPRESCALE_VALUE
;

228 
ulCom·»M©ch
 = 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
;

232 #ià
pÜtPRESCALE_VALUE
 != 0

234 
ulCom·»M©ch
 /ğĞ
pÜtPRESCALE_VALUE
 + 1 );

237 
T0_MR0
 = 
ulCom·»M©ch
;

240 
T0_MCR
 = 
pÜtRESET_COUNT_ON_MATCH
 | 
pÜtINTERRUPT_ON_MATCH
;

243 
VICIÁS–eù
 &ğ~Ğ
pÜtTIMER_VIC_CHANNEL_BIT
 );

244 
VICIÁEÇbË
 |ğ
pÜtTIMER_VIC_CHANNEL_BIT
;

249 
VICVeùAddr0
 = ( 
št32_t
 ) 
vTickISR
;

250 
VICVeùCÁl0
 = 
pÜtTIMER_VIC_CHANNEL
 | 
pÜtTIMER_VIC_ENABLE
;

254 
T0_TCR
 = 
pÜtENABLE_TIMER
;

255 
	}
}

	@portable/GCC/ARM7_LPC2000/portISR.c

93 
	~"F»eRTOS.h
"

96 
	#pÜtTIMER_MATCH_ISR_BIT
 ( ( 
ušt8_t
 ) 0x01 )

	)

97 
	#pÜtCLEAR_VIC_INTERRUPT
 ( ( 
ušt32_t
 ) 0 )

	)

100 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

101 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

106 
	$vPÜtY›ldProûssÜ
Ğè
	`__©Œibu‹__
((
	`š‹¼u±
("SWI"), 
Çked
));

112 
	`vPÜtISRS¹Fœ¡Task
( );

115 
	$vPÜtISRS¹Fœ¡Task
( )

119 
	`pÜtRESTORE_CONTEXT
();

120 
	}
}

131 
	$vPÜtY›ldProûssÜ
( )

136 
__asm
 volatile ( "ADD LR, LR, #4" );

139 
	`pÜtSAVE_CONTEXT
();

142 
__asm
 volatile ( "bl vTaskSwitchContext" );

145 
	`pÜtRESTORE_CONTEXT
();

146 
	}
}

152 
	$vTickISR
Ğè
	`__©Œibu‹__
((
Çked
));

153 
	$vTickISR
( )

156 
	`pÜtSAVE_CONTEXT
();

160 
__asm
 volatile

170 
T0_IR
 = 
pÜtTIMER_MATCH_ISR_BIT
;

171 
VICVeùAddr
 = 
pÜtCLEAR_VIC_INTERRUPT
;

174 
	`pÜtRESTORE_CONTEXT
();

175 
	}
}

184 #ifdeà
THUMB_INTERWORK


186 
	$vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

187 
	$vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

189 
	$vPÜtDi§bËIÁ”ru±sFromThumb
( )

191 
__asm
 volatile (

198 
	}
}

200 
	$vPÜtEÇbËIÁ”ru±sFromThumb
( )

202 
__asm
 volatile (

209 
	}
}

217 
	$vPÜtEÁ”Cr™iÿl
( )

220 
__asm
 volatile (

230 
ulCr™iÿlNe¡šg
++;

231 
	}
}

233 
	$vPÜtEx™Cr™iÿl
( )

235 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

238 
ulCr™iÿlNe¡šg
--;

242 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

245 
__asm
 volatile (

253 
	}
}

	@portable/GCC/ARM7_LPC2000/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

90 
	#pÜtBASE_TYPE
 
pÜtLONG


	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

96 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

97 
ušt16_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

100 
ušt32_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

106 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

107 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

108 
	#pÜtBYTE_ALIGNMENT
 8

	)

109 
	#pÜtNOP
(è
__asm
 vŞ©Ğ"NOP" );

	)

122 
	#pÜtRESTORE_CONTEXT
(è\

	)

124 vŞ©* vŞ©
pxCu¼’tTCB
; \

125 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

128 
__asm
 volatile ( \

154 Ğè
	gulCr™iÿlNe¡šg
; \

155 Ğè
	gpxCu¼’tTCB
; \

159 
	#pÜtSAVE_CONTEXT
(è\

	)

161 vŞ©* vŞ©
pxCu¼’tTCB
; \

162 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

165 
__asm
 volatile ( \

201 Ğè
	gulCr™iÿlNe¡šg
; \

202 Ğè
	gpxCu¼’tTCB
; \

205 
vTaskSw™chCÚ‹xt
( );

206 
	#pÜtYIELD_FROM_ISR
(è
	`vTaskSw™chCÚ‹xt
()

	)

207 
	#pÜtYIELD
(è
__asm
 vŞ©Ğ"SWI 0" )

	)

220 #ifdeà
THUMB_INTERWORK


222 
vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

223 
vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

225 
	#pÜtDISABLE_INTERRUPTS
(è
	`vPÜtDi§bËIÁ”ru±sFromThumb
()

	)

226 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtEÇbËIÁ”ru±sFromThumb
()

	)

230 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

231 
__asm
 volatile ( \

238 
	#pÜtENABLE_INTERRUPTS
(è\

	)

239 
__asm
 volatile ( \

248 
vPÜtEÁ”Cr™iÿl
( );

249 
vPÜtEx™Cr™iÿl
( );

251 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

252 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

256 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

257 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

259 #ifdeà
__ılu¥lus


	@portable/GCC/ARM7_LPC23xx/port.c

77 
	~<¡dlib.h
>

80 
	~"F»eRTOS.h
"

81 
	~"sk.h
"

84 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

85 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

86 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

87 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
SckTy³_t
 ) 0 )

	)

90 
	#pÜtENABLE_TIMER
 ( ( 
ušt8_t
 ) 0x01 )

	)

91 
	#pÜtPRESCALE_VALUE
 0x00

	)

92 
	#pÜtINTERRUPT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x01 )

	)

93 
	#pÜtRESET_COUNT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x02 )

	)

96 
	#pÜtTIMER_VIC_CHANNEL
 ( ( 
ušt32_t
 ) 0x0004 )

	)

97 
	#pÜtTIMER_VIC_CHANNEL_BIT
 ( ( 
ušt32_t
 ) 0x0010 )

	)

98 
	#pÜtTIMER_VIC_ENABLE
 ( ( 
ušt32_t
 ) 0x0020 )

	)

103 
´vS‘upTim”IÁ”ru±
( );

109 
vPÜtISRS¹Fœ¡Task
( );

119 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

121 
SckTy³_t
 *
pxOrigš®TOS
;

123 
pxOrigš®TOS
 = 
pxTİOfSck
;

127 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

136 
pxTİOfSck
--;

138 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

163 
pxTİOfSck
--;

164 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

165 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

170 
pxTİOfSck
--;

174 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

176 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00 )

179 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

182 
pxTİOfSck
--;

188 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_SECTION_NESTING
;

190  
pxTİOfSck
;

191 
	}
}

194 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

198 
	`´vS‘upTim”IÁ”ru±
();

201 
	`vPÜtISRS¹Fœ¡Task
();

205 
	}
}

208 
	$vPÜtEndScheduËr
( )

212 
	}
}

218 
	$´vS‘upTim”IÁ”ru±
( )

220 
ušt32_t
 
ulCom·»M©ch
;

222 
PCLKSEL0
 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);

223 
T0TCR
 = 2;

224 
T0CTCR
 = 0;

228 
T0PR
 = 
pÜtPRESCALE_VALUE
;

231 
ulCom·»M©ch
 = 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
;

235 #ià
pÜtPRESCALE_VALUE
 != 0

237 
ulCom·»M©ch
 /ğĞ
pÜtPRESCALE_VALUE
 + 1 );

240 
T0MR1
 = 
ulCom·»M©ch
;

243 
T0MCR
 = (3 << 3);

246 
VICIÁEÇbË
 = 0x00000010;

250 #ià
cÚfigUSE_PREEMPTION
 == 1

252 Ğ
vP»em±iveTick
 )( );

253 
VICVeùAddr4
 = ( 
št32_t
 ) 
vP»em±iveTick
;

257 Ğ
vNÚP»em±iveTick
 )( );

258 
VICVeùAddr4
 = ( 
št32_t
 ) 
vNÚP»em±iveTick
;

262 
VICVeùCÁl4
 = 1;

266 
T0TCR
 = 
pÜtENABLE_TIMER
;

267 
	}
}

	@portable/GCC/ARM7_LPC23xx/portISR.c

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

78 
	#pÜtTIMER_MATCH_ISR_BIT
 ( ( 
ušt8_t
 ) 0x01 )

	)

79 
	#pÜtCLEAR_VIC_INTERRUPT
 ( ( 
ušt32_t
 ) 0 )

	)

82 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

83 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

88 
	$vPÜtY›ldProûssÜ
Ğè
	`__©Œibu‹__
((
	`š‹¼u±
("SWI"), 
Çked
));

94 
	`vPÜtISRS¹Fœ¡Task
( );

97 
	$vPÜtISRS¹Fœ¡Task
( )

101 
	`pÜtRESTORE_CONTEXT
();

102 
	}
}

113 
	$vPÜtY›ldProûssÜ
( )

118 
__asm
 volatile ( "ADD LR, LR, #4" );

121 
	`pÜtSAVE_CONTEXT
();

124 
__asm
 volatile( "bl vTaskSwitchContext" );

127 
	`pÜtRESTORE_CONTEXT
();

128 
	}
}

137 #ià
cÚfigUSE_PREEMPTION
 == 0

141 
	$vNÚP»em±iveTick
Ğè
	`__©Œibu‹__
 ((
	`š‹¼u±
 ("IRQ")));

142 
	$vNÚP»em±iveTick
( )

144 
	`xTaskInüem’tTick
();

145 
T0IR
 = 2;

146 
VICVeùAddr
 = 
pÜtCLEAR_VIC_INTERRUPT
;

147 
	}
}

153 
	$vP»em±iveTick
Ğè
	`__©Œibu‹__
((
Çked
));

154 
	$vP»em±iveTick
( )

157 
	`pÜtSAVE_CONTEXT
();

161 
__asm
 volatile

171 
T0IR
 = 2;

172 
VICVeùAddr
 = 
pÜtCLEAR_VIC_INTERRUPT
;

175 
	`pÜtRESTORE_CONTEXT
();

176 
	}
}

187 #ifdeà
THUMB_INTERWORK


189 
	$vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

190 
	$vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

192 
	$vPÜtDi§bËIÁ”ru±sFromThumb
( )

194 
__asm
 volatile (

201 
	}
}

203 
	$vPÜtEÇbËIÁ”ru±sFromThumb
( )

205 
__asm
 volatile (

212 
	}
}

220 
	$vPÜtEÁ”Cr™iÿl
( )

223 
__asm
 volatile (

233 
ulCr™iÿlNe¡šg
++;

234 
	}
}

236 
	$vPÜtEx™Cr™iÿl
( )

238 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

241 
ulCr™iÿlNe¡šg
--;

245 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

248 
__asm
 volatile (

256 
	}
}

	@portable/GCC/ARM7_LPC23xx/portmacro.h

89 #iâdeà
PORTMACRO_H


90 
	#PORTMACRO_H


	)

92 #ifdeà
__ılu¥lus


107 
	#pÜtCHAR
 

	)

108 
	#pÜtFLOAT
 

	)

109 
	#pÜtDOUBLE
 

	)

110 
	#pÜtLONG
 

	)

111 
	#pÜtSHORT
 

	)

112 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

113 
	#pÜtBASE_TYPE
 
pÜtLONG


	)

115 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

116 
	tBa£Ty³_t
;

117 
	tUBa£Ty³_t
;

119 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

120 
ušt16_t
 
	tTickTy³_t
;

121 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

123 
ušt32_t
 
	tTickTy³_t
;

124 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

129 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

130 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

131 
	#pÜtBYTE_ALIGNMENT
 8

	)

132 
	#pÜtNOP
(è
__asm
 vŞ©Ğ"NOP" );

	)

145 
	#pÜtRESTORE_CONTEXT
(è\

	)

147 vŞ©* vŞ©
pxCu¼’tTCB
; \

148 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

151 
__asm
 volatile ( \

177 Ğè
	gulCr™iÿlNe¡šg
; \

178 Ğè
	gpxCu¼’tTCB
; \

182 
	#pÜtSAVE_CONTEXT
(è\

	)

184 vŞ©* vŞ©
pxCu¼’tTCB
; \

185 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

188 
__asm
 volatile ( \

224 Ğè
	gulCr™iÿlNe¡šg
; \

225 Ğè
	gpxCu¼’tTCB
; \

229 
	#pÜtYIELD_FROM_ISR
(è
	`vTaskSw™chCÚ‹xt
()

	)

230 
	#pÜtYIELD
(è
__asm
 vŞ©Ğ"SWI 0" )

	)

243 #ifdeà
THUMB_INTERWORK


245 
vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

246 
vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

248 
	#pÜtDISABLE_INTERRUPTS
(è
	`vPÜtDi§bËIÁ”ru±sFromThumb
()

	)

249 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtEÇbËIÁ”ru±sFromThumb
()

	)

253 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

254 
__asm
 volatile ( \

261 
	#pÜtENABLE_INTERRUPTS
(è\

	)

262 
__asm
 volatile ( \

271 
vPÜtEÁ”Cr™iÿl
( );

272 
vPÜtEx™Cr™iÿl
( );

274 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

275 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

279 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

280 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

282 #ifdeà
__ılu¥lus


	@portable/GCC/ARM_CA9/port.c

67 
	~<¡dlib.h
>

70 
	~"F»eRTOS.h
"

71 
	~"sk.h
"

73 #iâdeà
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS


74 #”rÜ 
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

77 #iâdeà
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET


78 #”rÜ 
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

81 #iâdeà
cÚfigUNIQUE_INTERRUPT_PRIORITIES


82 #”rÜ 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

85 #iâdeà
cÚfigSETUP_TICK_INTERRUPT


86 #”rÜ 
cÚfigSETUP_TICK_INTERRUPT
(è
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

89 #iâdeà
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY


90 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

93 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 == 0

94 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
nÙ
 
be
 
£t
 
to
 0

97 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 > 
cÚfigUNIQUE_INTERRUPT_PRIORITIES


98 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
Ëss
 
thª
 
Ü
 
equ®
 
to
 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
as
 
the
 
low”
h
num”ic
 
´iÜ™y
 
v®ue
h
high”
h
logiÿl
 
š‹¼u±
…riority

101 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

103 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

104 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

109 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 <ğĞ
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

110 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
g»©”
 
thª
 ( 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

113 #iâdeà
cÚfigCLEAR_TICK_INTERRUPT


114 
	#cÚfigCLEAR_TICK_INTERRUPT
()

	)

119 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

123 
	#pÜtUNMASK_VALUE
 ( 0xFF )

	)

130 
	#pÜtNO_FLOATING_POINT_CONTEXT
 ( ( 
SckTy³_t
 ) 0 )

	)

133 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

134 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

135 
	#pÜtINTERRUPT_ENABLE_BIT
 ( 0x80UL )

	)

136 
	#pÜtTHUMB_MODE_ADDRESS
 ( 0x01UL )

	)

140 
	#pÜtBINARY_POINT_BITS
 ( ( 
ušt8_t
 ) 0x03 )

	)

143 
	#pÜtAPSR_MODE_BITS_MASK
 ( 0x1F )

	)

147 
	#pÜtAPSR_USER_MODE
 ( 0x10 )

	)

152 
	#pÜtCPU_IRQ_DISABLE
(è\

	)

153 
__asm
 volatile ( "CPSID i" ); \

154 
__asm
 volatile ( "DSB" ); \

155 
__asm
 volatile ( "ISB" );

157 
	#pÜtCPU_IRQ_ENABLE
(è\

	)

158 
__asm
 volatile ( "CPSIE i" ); \

159 
__asm
 volatile ( "DSB" ); \

160 
__asm
 volatile ( "ISB" );

164 
	#pÜtCLEAR_INTERRUPT_MASK
(è\

	)

166 
pÜtCPU_IRQ_DISABLE
(); \

167 
	gpÜtICCPMR_PRIORITY_MASK_REGISTER
 = 
pÜtUNMASK_VALUE
; \

168 
__asm
( "DSB \n" \

170 
pÜtCPU_IRQ_ENABLE
(); \

173 
	#pÜtINTERRUPT_PRIORITY_REGISTER_OFFSET
 0x400UL

	)

174 
	#pÜtMAX_8_BIT_VALUE
 ( ( 
ušt8_t
 ) 0xfà)

	)

175 
	#pÜtBIT_0_SET
 ( ( 
ušt8_t
 ) 0x01 )

	)

183 
vPÜtRe¡ÜeTaskCÚ‹xt
( );

192 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

196 
ušt32_t
 
	gulPÜtTaskHasFPUCÚ‹xt
 = 
pdFALSE
;

199 
ušt32_t
 
	gulPÜtY›ldRequœed
 = 
pdFALSE
;

203 
ušt32_t
 
	gulPÜtIÁ”ru±Ne¡šg
 = 0UL;

205 
__©Œibu‹__
(Ğ
u£d
 )ècÚ¡ 
ušt32_t
 
	gulICCIAR
 = 
pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
;

206 
__©Œibu‹__
(Ğ
u£d
 )ècÚ¡ 
ušt32_t
 
	gulICCEOIR
 = 
pÜtICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
;

207 
__©Œibu‹__
(Ğ
u£d
 )ècÚ¡ 
ušt32_t
 
	gulICCPMR
 = 
pÜtICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
;

208 
__©Œibu‹__
(Ğ
u£d
 )ècÚ¡ 
ušt32_t
 
	gulMaxAPIPriÜ™yMask
 = ( 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 );

215 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

223 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
NULL
;

224 
pxTİOfSck
--;

225 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
NULL
;

226 
pxTİOfSck
--;

227 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
NULL
;

228 
pxTİOfSck
--;

229 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

231 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 
pÜtTHUMB_MODE_ADDRESS
 ) != 0x00UL )

234 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

237 
pxTİOfSck
--;

240 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

241 
pxTİOfSck
--;

244 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

245 
pxTİOfSck
--;

246 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

247 
pxTİOfSck
--;

248 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

249 
pxTİOfSck
--;

250 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

251 
pxTİOfSck
--;

252 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

253 
pxTİOfSck
--;

254 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

255 
pxTİOfSck
--;

256 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

257 
pxTİOfSck
--;

258 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

259 
pxTİOfSck
--;

260 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

261 
pxTİOfSck
--;

262 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

263 
pxTİOfSck
--;

264 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

265 
pxTİOfSck
--;

266 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

267 
pxTİOfSck
--;

268 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

269 
pxTİOfSck
--;

270 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

271 
pxTİOfSck
--;

275 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

276 
pxTİOfSck
--;

281 *
pxTİOfSck
 = 
pÜtNO_FLOATING_POINT_CONTEXT
;

283  
pxTİOfSck
;

284 
	}
}

287 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

289 
ušt32_t
 
ulAPSR
;

291 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

293 vŞ©
ušt32_t
 
ulOrigš®PriÜ™y
;

294 vŞ©
ušt8_t
 * cÚ¡ 
pucFœ¡U£rPriÜ™yRegi¡”
 = ( vŞ©ušt8_ˆ* cÚ¡ ) ( 
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS
 + 
pÜtINTERRUPT_PRIORITY_REGISTER_OFFSET
 );

295 vŞ©
ušt8_t
 
ucMaxPriÜ™yV®ue
;

300 
ulOrigš®PriÜ™y
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

304 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
pÜtMAX_8_BIT_VALUE
;

307 
ucMaxPriÜ™yV®ue
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

310  ( 
ucMaxPriÜ™yV®ue
 & 
pÜtBIT_0_SET
 ) !=…ortBIT_0_SET )

312 
ucMaxPriÜ™yV®ue
 >>ğĞ
ušt8_t
 ) 0x01;

317 
	`cÚfigASSERT
Ğ
ucMaxPriÜ™yV®ue
 =ğ
pÜtLOWEST_INTERRUPT_PRIORITY
 );

321 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
ulOrigš®PriÜ™y
;

328 
__asm
 vŞ©Ğ"MRS %0, APSR" : "ô" ( 
ulAPSR
 ) );

329 
ulAPSR
 &ğ
pÜtAPSR_MODE_BITS_MASK
;

330 
	`cÚfigASSERT
Ğ
ulAPSR
 !ğ
pÜtAPSR_USER_MODE
 );

332 ifĞ
ulAPSR
 !ğ
pÜtAPSR_USER_MODE
 )

337 
	`cÚfigASSERT
ĞĞ
pÜtICCBPR_BINARY_POINT_REGISTER
 & 
pÜtBINARY_POINT_BITS
 ) <ğ
pÜtMAX_BINARY_POINT_VALUE
 );

339 ifĞĞ
pÜtICCBPR_BINARY_POINT_REGISTER
 & 
pÜtBINARY_POINT_BITS
 ) <ğ
pÜtMAX_BINARY_POINT_VALUE
 )

345 
	`pÜtCPU_IRQ_DISABLE
();

348 
	`cÚfigSETUP_TICK_INTERRUPT
();

351 
	`vPÜtRe¡ÜeTaskCÚ‹xt
();

359 
	}
}

362 
	$vPÜtEndScheduËr
( )

366 
	`cÚfigASSERT
Ğ
ulCr™iÿlNe¡šg
 == 1000UL );

367 
	}
}

370 
	$vPÜtEÁ”Cr™iÿl
( )

373 
	`ulPÜtS‘IÁ”ru±Mask
();

378 
ulCr™iÿlNe¡šg
++;

379 
	}
}

382 
	$vPÜtEx™Cr™iÿl
( )

384 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

388 
ulCr™iÿlNe¡šg
--;

392 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

396 
	`pÜtCLEAR_INTERRUPT_MASK
();

399 
	}
}

402 
	$F»eRTOS_Tick_HªdËr
( )

409 
	`pÜtCPU_IRQ_DISABLE
();

410 
pÜtICCPMR_PRIORITY_MASK_REGISTER
 = ( 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 );

411 
	`__asm
( "dsb \n"

413 
	`pÜtCPU_IRQ_ENABLE
();

416 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

418 
ulPÜtY›ldRequœed
 = 
pdTRUE
;

422 
	`pÜtCLEAR_INTERRUPT_MASK
();

423 
	`cÚfigCLEAR_TICK_INTERRUPT
();

424 
	}
}

427 
	$vPÜtTaskU£sFPU
( )

429 
ušt32_t
 
ulIn™ŸlFPSCR
 = 0;

433 
ulPÜtTaskHasFPUCÚ‹xt
 = 
pdTRUE
;

436 
	`__asm
Ğ"FMXR FPSCR, %0" :: "r" (
ulIn™ŸlFPSCR
) );

437 
	}
}

440 
	$vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 )

442 ifĞ
ulNewMaskV®ue
 =ğ
pdFALSE
 )

444 
	`pÜtCLEAR_INTERRUPT_MASK
();

446 
	}
}

449 
ušt32_t
 
	$ulPÜtS‘IÁ”ru±Mask
( )

451 
ušt32_t
 
ulR‘uº
;

455 
	`pÜtCPU_IRQ_DISABLE
();

456 ifĞ
pÜtICCPMR_PRIORITY_MASK_REGISTER
 =ğĞ
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 ) )

459 
ulR‘uº
 = 
pdTRUE
;

463 
ulR‘uº
 = 
pdFALSE
;

464 
pÜtICCPMR_PRIORITY_MASK_REGISTER
 = ( 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 );

465 
	`__asm
( "dsb \n"

468 
	`pÜtCPU_IRQ_ENABLE
();

470  
ulR‘uº
;

471 
	}
}

474 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

476 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

496 
	`cÚfigASSERT
Ğ
pÜtICCRPR_RUNNING_PRIORITY_REGISTER
 >ğĞ
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 ) );

508 
	`cÚfigASSERT
ĞĞ
pÜtICCBPR_BINARY_POINT_REGISTER
 & 
pÜtBINARY_POINT_BITS
 ) <ğ
pÜtMAX_BINARY_POINT_VALUE
 );

509 
	}
}

	@portable/GCC/ARM_CA9/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

96 
ušt32_t
 
	tTickTy³_t
;

97 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

102 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

103 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

104 
	#pÜtBYTE_ALIGNMENT
 8

	)

111 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 )\

	)

113 
ušt32_t
 
ulPÜtY›ldRequœed
; \

115 ifĞ
	gxSw™chRequœed
 !ğ
pdFALSE
 ) \

117 
ulPÜtY›ldRequœed
 = 
pdTRUE
; \

121 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

122 
	#pÜtYIELD
(è
	`__asm
Ğ"SWI 0" );

	)

129 
vPÜtEÁ”Cr™iÿl
( );

130 
vPÜtEx™Cr™iÿl
( );

131 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

132 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 );

136 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

137 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

138 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

139 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
Ğ0 )

	)

140 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

141 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
(x)

	)

148 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

149 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

153 
F»eRTOS_Tick_HªdËr
( );

157 
vPÜtTaskU£sFPU
( );

158 
	#pÜtTASK_USES_FLOATING_POINT
(è
	`vPÜtTaskU£sFPU
()

	)

160 
	#pÜtLOWEST_INTERRUPT_PRIORITY
 ( ( ( 
ušt32_t
 ) 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 ) - 1UL )

	)

161 
	#pÜtLOWEST_USABLE_INTERRUPT_PRIORITY
 ( 
pÜtLOWEST_INTERRUPT_PRIORITY
 - 1UL )

	)

164 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

167 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

168 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

172 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`__butš_şz
ĞuxR—dyPriÜ™› è)

	)

176 #ifdeà
cÚfigASSERT


177 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

178 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

181 
	#pÜtNOP
(è
__asm
 vŞ©eĞ"NOP" )

	)

184 #ifdeà
__ılu¥lus


191 #ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 16

192 
	#pÜtPRIORITY_SHIFT
 4

	)

193 
	#pÜtMAX_BINARY_POINT_VALUE
 3

	)

194 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 32

195 
	#pÜtPRIORITY_SHIFT
 3

	)

196 
	#pÜtMAX_BINARY_POINT_VALUE
 2

	)

197 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 64

198 
	#pÜtPRIORITY_SHIFT
 2

	)

199 
	#pÜtMAX_BINARY_POINT_VALUE
 1

	)

200 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 128

201 
	#pÜtPRIORITY_SHIFT
 1

	)

202 
	#pÜtMAX_BINARY_POINT_VALUE
 0

	)

203 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 256

204 
	#pÜtPRIORITY_SHIFT
 0

	)

205 
	#pÜtMAX_BINARY_POINT_VALUE
 0

	)

207 #”rÜ 
Inv®id
 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
£‰šg
. cÚfigUNIQUE_INTERRUPT_PRIORITIES 
mu¡
 
be
 
£t
 
to
 
the
 
numb”
 
of
 
unique
 
´iÜ™›s
 
im¶em’‹d
 
by
h
rg‘
 
h¬dw¬e


211 
	#pÜtICCPMR_PRIORITY_MASK_OFFSET
 ( 0x04 )

	)

212 
	#pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 ( 0x0C )

	)

213 
	#pÜtICCEOIR_END_OF_INTERRUPT_OFFSET
 ( 0x10 )

	)

214 
	#pÜtICCBPR_BINARY_POINT_OFFSET
 ( 0x08 )

	)

215 
	#pÜtICCRPR_RUNNING_PRIORITY_OFFSET
 ( 0x14 )

	)

217 
	#pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 ( 
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS
 + 
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 )

	)

218 
	#pÜtICCPMR_PRIORITY_MASK_REGISTER
 ( *ĞĞvŞ©
ušt8_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCPMR_PRIORITY_MASK_OFFSET
 ) ) )

	)

219 
	#pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 )

	)

220 
	#pÜtICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCEOIR_END_OF_INTERRUPT_OFFSET
 )

	)

221 
	#pÜtICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCPMR_PRIORITY_MASK_OFFSET
 )

	)

222 
	#pÜtICCBPR_BINARY_POINT_REGISTER
 ( *ĞĞcÚ¡ vŞ©
ušt32_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCBPR_BINARY_POINT_OFFSET
 ) ) )

	)

223 
	#pÜtICCRPR_RUNNING_PRIORITY_REGISTER
 ( *ĞĞcÚ¡ vŞ©
ušt8_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCRPR_RUNNING_PRIORITY_OFFSET
 ) ) )

	)

	@portable/GCC/ARM_CM0/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	#pÜtNVIC_SYSTICK_CTRL
 ( ( vŞ©
ušt32_t
 *è0xe000e010 )

	)

76 
	#pÜtNVIC_SYSTICK_LOAD
 ( ( vŞ©
ušt32_t
 *è0xe000e014 )

	)

77 
	#pÜtNVIC_INT_CTRL
 ( ( vŞ©
ušt32_t
 *è0xe000ed04 )

	)

78 
	#pÜtNVIC_SYSPRI2
 ( ( vŞ©
ušt32_t
 *è0xe000ed20 )

	)

79 
	#pÜtNVIC_SYSTICK_CLK
 0x00000004

	)

80 
	#pÜtNVIC_SYSTICK_INT
 0x00000002

	)

81 
	#pÜtNVIC_SYSTICK_ENABLE
 0x00000001

	)

82 
	#pÜtNVIC_PENDSVSET
 0x10000000

	)

83 
	#pÜtMIN_INTERRUPT_PRIORITY
 ( 255UL )

	)

84 
	#pÜtNVIC_PENDSV_PRI
 ( 
pÜtMIN_INTERRUPT_PRIORITY
 << 16UL )

	)

85 
	#pÜtNVIC_SYSTICK_PRI
 ( 
pÜtMIN_INTERRUPT_PRIORITY
 << 24UL )

	)

88 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

93 #ifdeà
cÚfigTASK_RETURN_ADDRESS


94 
	#pÜtTASK_RETURN_ADDRESS
 
cÚfigTASK_RETURN_ADDRESS


	)

96 
	#pÜtTASK_RETURN_ADDRESS
 
´vTaskEx™E¼Ü


	)

101 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

106 
´vS‘upTim”IÁ”ru±
( );

111 
	$xPÜtP’dSVHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

112 
	`xPÜtSysTickHªdËr
( );

113 
	`vPÜtSVCHªdËr
( );

118 
	$vPÜtS¹Fœ¡Task
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

123 
	`´vTaskEx™E¼Ü
( );

130 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

134 
pxTİOfSck
--;

135 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtTASK_RETURN_ADDRESS
;

140 
pxTİOfSck
 -= 5;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

142 
pxTİOfSck
 -= 8;

144  
pxTİOfSck
;

145 
	}
}

148 
	$´vTaskEx™E¼Ü
( )

156 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

157 
	`pÜtDISABLE_INTERRUPTS
();

159 
	}
}

162 
	$vPÜtSVCHªdËr
( )

166 
	}
}

169 
	$vPÜtS¹Fœ¡Task
( )

174 
__asm
 volatile(

190 
	}
}

196 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

199 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_PENDSV_PRI
;

200 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_SYSTICK_PRI
;

204 
	`´vS‘upTim”IÁ”ru±
();

207 
uxCr™iÿlNe¡šg
 = 0;

210 
	`vPÜtS¹Fœ¡Task
();

216 
	`´vTaskEx™E¼Ü
();

220 
	}
}

223 
	$vPÜtEndScheduËr
( )

227 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

228 
	}
}

231 
	$vPÜtY›ld
( )

234 *Ğ
pÜtNVIC_INT_CTRL
 ) = 
pÜtNVIC_PENDSVSET
;

238 
__asm
 volatile( "dsb" );

239 
__asm
 volatile( "isb" );

240 
	}
}

243 
	$vPÜtEÁ”Cr™iÿl
( )

245 
	`pÜtDISABLE_INTERRUPTS
();

246 
uxCr™iÿlNe¡šg
++;

247 
__asm
 volatile( "dsb" );

248 
__asm
 volatile( "isb" );

249 
	}
}

252 
	$vPÜtEx™Cr™iÿl
( )

254 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

255 
uxCr™iÿlNe¡šg
--;

256 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

258 
	`pÜtENABLE_INTERRUPTS
();

260 
	}
}

263 
ušt32_t
 
	$ulS‘IÁ”ru±MaskFromISR
( )

265 
__asm
 volatile(

273 
	}
}

276 
	$vCË¬IÁ”ru±MaskFromISR
Ğ
ušt32_t
 
ulMask
 )

278 
__asm
 volatile(

284 Ğè
ulMask
;

285 
	}
}

288 
	$xPÜtP’dSVHªdËr
( )

292 
__asm
 volatile

333 
	}
}

336 
	$xPÜtSysTickHªdËr
( )

338 
ušt32_t
 
ulP»viousMask
;

340 
ulP»viousMask
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

343 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

346 *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET
;

349 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulP»viousMask
 );

350 
	}
}

357 
	$´vS‘upTim”IÁ”ru±
( )

360 *(
pÜtNVIC_SYSTICK_LOAD
èğĞ
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

361 *(
pÜtNVIC_SYSTICK_CTRL
èğ
pÜtNVIC_SYSTICK_CLK
 | 
pÜtNVIC_SYSTICK_INT
 | 
pÜtNVIC_SYSTICK_ENABLE
;

362 
	}
}

	@portable/GCC/ARM_CM0/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

114 
vPÜtY›ld
( );

115 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 ) )

	)

116 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

117 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

118 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT


	)

119 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

124 
vPÜtEÁ”Cr™iÿl
( );

125 
vPÜtEx™Cr™iÿl
( );

126 
ušt32_t
 
ulS‘IÁ”ru±MaskFromISR
Ğè
__©Œibu‹__
((
Çked
));

127 
vCË¬IÁ”ru±MaskFromISR
Ğ
ušt32_t
 
ulMask
 ) 
__©Œibu‹__
((
Çked
));

129 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulS‘IÁ”ru±MaskFromISR
()

	)

130 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vCË¬IÁ”ru±MaskFromISR
Ğx )

	)

131 
	#pÜtDISABLE_INTERRUPTS
(è
__asm
 vŞ©Ğ" cpsid i " )

	)

132 
	#pÜtENABLE_INTERRUPTS
(è
__asm
 vŞ©Ğ" cps› i " )

	)

133 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

134 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

139 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

140 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

142 
	#pÜtNOP
()

	)

144 #ifdeà
__ılu¥lus


	@portable/GCC/ARM_CM3/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

77 #iâdeà
cÚfigKERNEL_INTERRUPT_PRIORITY


78 
	#cÚfigKERNEL_INTERRUPT_PRIORITY
 255

	)

81 #iâdeà
cÚfigSYSTICK_CLOCK_HZ


82 
	#cÚfigSYSTICK_CLOCK_HZ
 
cÚfigCPU_CLOCK_HZ


	)

84 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

88 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

92 
	#pÜtNVIC_SYSTICK_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e010 ) )

	)

93 
	#pÜtNVIC_SYSTICK_LOAD_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e014 ) )

	)

94 
	#pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e018 ) )

	)

95 
	#pÜtNVIC_SYSPRI2_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 ) )

	)

97 
	#pÜtNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

98 
	#pÜtNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

99 
	#pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

100 
	#pÜtNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

101 
	#pÜtNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

103 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

104 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

107 
	#pÜtFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

108 
	#pÜtNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

109 
	#pÜtAIRCR_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xE000ED0C ) )

	)

110 
	#pÜtMAX_8_BIT_VALUE
 ( ( 
ušt8_t
 ) 0xfà)

	)

111 
	#pÜtTOP_BIT_OF_BYTE
 ( ( 
ušt8_t
 ) 0x80 )

	)

112 
	#pÜtMAX_PRIGROUP_BITS
 ( ( 
ušt8_t
 ) 7 )

	)

113 
	#pÜtPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

114 
	#pÜtPRIGROUP_SHIFT
 ( 8UL )

	)

117 
	#pÜtINITIAL_XPSR
 ( 0x01000000UL )

	)

120 
	#pÜtMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

125 
	#pÜtMISSED_COUNTS_FACTOR
 ( 45UL )

	)

130 #ifdeà
cÚfigTASK_RETURN_ADDRESS


131 
	#pÜtTASK_RETURN_ADDRESS
 
cÚfigTASK_RETURN_ADDRESS


	)

133 
	#pÜtTASK_RETURN_ADDRESS
 
´vTaskEx™E¼Ü


	)

138 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

145 
vPÜtS‘upTim”IÁ”ru±
( );

150 
	$xPÜtP’dSVHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

151 
	`xPÜtSysTickHªdËr
( );

152 
	$vPÜtSVCHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

157 
	$´vPÜtS¹Fœ¡Task
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

162 
	`´vTaskEx™E¼Ü
( );

169 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

170 
ušt32_t
 
ulTim”CouÁsFÜOÃTick
 = 0;

177 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

178 
ušt32_t
 
xMaximumPossibËSuµ»s£dTicks
 = 0;

185 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

186 
ušt32_t
 
ulStİ³dTim”Com³n§tiÚ
 = 0;

194 #iàĞ
cÚfigASSERT_DEFINED
 == 1 )

195 
ušt8_t
 
ucMaxSysC®lPriÜ™y
 = 0;

196 
ušt32_t
 
ulMaxPRIGROUPV®ue
 = 0;

197 cÚ¡ vŞ©
ušt8_t
 * cÚ¡ 
pcIÁ”ru±PriÜ™yRegi¡”s
 = ( cÚ¡ vŞ©ušt8_ˆ* cÚ¡ ) 
pÜtNVIC_IP_REGISTERS_OFFSET_16
;

205 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

209 
pxTİOfSck
--;

210 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

211 
pxTİOfSck
--;

212 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

213 
pxTİOfSck
--;

214 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtTASK_RETURN_ADDRESS
;

215 
pxTİOfSck
 -= 5;

216 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

217 
pxTİOfSck
 -= 8;

219  
pxTİOfSck
;

220 
	}
}

223 
	$´vTaskEx™E¼Ü
( )

231 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

232 
	`pÜtDISABLE_INTERRUPTS
();

234 
	}
}

237 
	$vPÜtSVCHªdËr
( )

239 
__asm
 volatile (

254 
	}
}

257 
	$´vPÜtS¹Fœ¡Task
( )

259 
__asm
 volatile(

270 
	}
}

276 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

280 
	`cÚfigASSERT
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

282 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

284 vŞ©
ušt32_t
 
ulOrigš®PriÜ™y
;

285 vŞ©
ušt8_t
 * cÚ¡ 
pucFœ¡U£rPriÜ™yRegi¡”
 = ( vŞ©ušt8_ˆ* cÚ¡ ) ( 
pÜtNVIC_IP_REGISTERS_OFFSET_16
 + 
pÜtFIRST_USER_INTERRUPT_NUMBER
 );

286 vŞ©
ušt8_t
 
ucMaxPriÜ™yV®ue
;

294 
ulOrigš®PriÜ™y
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

298 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
pÜtMAX_8_BIT_VALUE
;

301 
ucMaxPriÜ™yV®ue
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

304 
ucMaxSysC®lPriÜ™y
 = 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPriÜ™yV®ue
;

308 
ulMaxPRIGROUPV®ue
 = 
pÜtMAX_PRIGROUP_BITS
;

309  ( 
ucMaxPriÜ™yV®ue
 & 
pÜtTOP_BIT_OF_BYTE
 ) ==…ortTOP_BIT_OF_BYTE )

311 
ulMaxPRIGROUPV®ue
--;

312 
ucMaxPriÜ™yV®ue
 <<ğĞ
ušt8_t
 ) 0x01;

317 
ulMaxPRIGROUPV®ue
 <<ğ
pÜtPRIGROUP_SHIFT
;

318 
ulMaxPRIGROUPV®ue
 &ğ
pÜtPRIORITY_GROUP_MASK
;

322 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
ulOrigš®PriÜ™y
;

327 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_PENDSV_PRI
;

328 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_SYSTICK_PRI
;

332 
	`vPÜtS‘upTim”IÁ”ru±
();

335 
uxCr™iÿlNe¡šg
 = 0;

338 
	`´vPÜtS¹Fœ¡Task
();

344 
	`´vTaskEx™E¼Ü
();

348 
	}
}

351 
	$vPÜtEndScheduËr
( )

355 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

356 
	}
}

359 
	$vPÜtY›ld
( )

362 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

366 
__asm
 volatile( "dsb" );

367 
__asm
 volatile( "isb" );

368 
	}
}

371 
	$vPÜtEÁ”Cr™iÿl
( )

373 
	`pÜtDISABLE_INTERRUPTS
();

374 
uxCr™iÿlNe¡šg
++;

375 
__asm
 volatile( "dsb" );

376 
__asm
 volatile( "isb" );

377 
	}
}

380 
	$vPÜtEx™Cr™iÿl
( )

382 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

383 
uxCr™iÿlNe¡šg
--;

384 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

386 
	`pÜtENABLE_INTERRUPTS
();

388 
	}
}

391 
__©Œibu‹__
(Ğ
Çked
 )è
ušt32_t
 
	$ulPÜtS‘IÁ”ru±Mask
( )

393 
__asm
 volatile \

399 :: "i" ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) : "r0", "r1" \

405 
	}
}

408 
__©Œibu‹__
(Ğ
Çked
 )è
	$vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 )

410 
__asm
 volatile \

418 Ğè
ulNewMaskV®ue
;

419 
	}
}

422 
	$xPÜtP’dSVHªdËr
( )

426 
__asm
 volatile

454 ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
)

456 
	}
}

459 
	$xPÜtSysTickHªdËr
( )

465 Ğè
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

468 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

472 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

475 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

476 
	}
}

479 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

481 
__©Œibu‹__
((
w—k
)è
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

483 
ušt32_t
 
ulR–ßdV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCom¶‘edSysTickDeüem’ts
, 
ulSysTickCTRL
;

484 
TickTy³_t
 
xModifŸbËIdËTime
;

487 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

489 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

496 
pÜtNVIC_SYSTICK_CTRL_REG
 &ğ~
pÜtNVIC_SYSTICK_ENABLE_BIT
;

501 
ulR–ßdV®ue
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTim”CouÁsFÜOÃTick
 * ( 
xEx³ùedIdËTime
 - 1UL ) );

502 ifĞ
ulR–ßdV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

504 
ulR–ßdV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

509 
__asm
 volatile( "cpsid i" );

513 ifĞ
	`eTaskCÚfœmSË•ModeStus
(è=ğ
eAbÜtSË•
 )

517 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

520 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

524 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

528 
__asm
 volatile( "cpsie i" );

533 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulR–ßdV®ue
;

537 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

540 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

547 
xModifŸbËIdËTime
 = 
xEx³ùedIdËTime
;

548 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xModifŸbËIdËTime
 );

549 ifĞ
xModifŸbËIdËTime
 > 0 )

551 
__asm
 volatile( "dsb" );

552 
__asm
 volatile( "wfi" );

553 
__asm
 volatile( "isb" );

555 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

561 
ulSysTickCTRL
 = 
pÜtNVIC_SYSTICK_CTRL_REG
;

562 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

566 
__asm
 volatile( "cpsie i" );

568 ifĞĞ
ulSysTickCTRL
 & 
pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

570 
ušt32_t
 
ulC®cuÏ‹dLßdV®ue
;

576 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL ) - ( 
ulR–ßdV®ue
 - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 );

581 ifĞĞ
ulC®cuÏ‹dLßdV®ue
 < 
ulStİ³dTim”Com³n§tiÚ
 ) || ( ulC®cuÏ‹dLßdV®u> 
ulTim”CouÁsFÜOÃTick
 ) )

583 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL );

586 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulC®cuÏ‹dLßdV®ue
;

593 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

601 
ulCom¶‘edSysTickDeüem’ts
 = ( 
xEx³ùedIdËTime
 * 
ulTim”CouÁsFÜOÃTick
 ) - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

605 
ulCom¶‘eTickP”iods
 = 
ulCom¶‘edSysTickDeüem’ts
 / 
ulTim”CouÁsFÜOÃTick
;

609 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom¶‘eTickP”iods
 + 1 ) * 
ulTim”CouÁsFÜOÃTick
 ) - 
ulCom¶‘edSysTickDeüem’ts
;

617 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

618 
	`pÜtENTER_CRITICAL
();

620 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

621 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

622 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

624 
	`pÜtEXIT_CRITICAL
();

626 
	}
}

635 
__©Œibu‹__
(Ğ
w—k
 )è
	$vPÜtS‘upTim”IÁ”ru±
( )

638 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

640 
ulTim”CouÁsFÜOÃTick
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

641 
xMaximumPossibËSuµ»s£dTicks
 = 
pÜtMAX_24_BIT_NUMBER
 / 
ulTim”CouÁsFÜOÃTick
;

642 
ulStİ³dTim”Com³n§tiÚ
 = 
pÜtMISSED_COUNTS_FACTOR
 / ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigSYSTICK_CLOCK_HZ
 );

647 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

648 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
pÜtNVIC_SYSTICK_CLK_BIT
 | 
pÜtNVIC_SYSTICK_INT_BIT
 | 
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

649 
	}
}

652 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

654 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

656 
ušt32_t
 
ulCu¼’tIÁ”ru±
;

657 
ušt8_t
 
ucCu¼’tPriÜ™y
;

660 
__asm
 vŞ©eĞ"mr %0, ip¤" : "ô"Ğ
ulCu¼’tIÁ”ru±
 ) );

663 ifĞ
ulCu¼’tIÁ”ru±
 >ğ
pÜtFIRST_USER_INTERRUPT_NUMBER
 )

666 
ucCu¼’tPriÜ™y
 = 
pcIÁ”ru±PriÜ™yRegi¡”s
[ 
ulCu¼’tIÁ”ru±
 ];

691 
	`cÚfigASSERT
Ğ
ucCu¼’tPriÜ™y
 >ğ
ucMaxSysC®lPriÜ™y
 );

707 
	`cÚfigASSERT
ĞĞ
pÜtAIRCR_REG
 & 
pÜtPRIORITY_GROUP_MASK
 ) <ğ
ulMaxPRIGROUPV®ue
 );

708 
	}
}

	@portable/GCC/ARM_CM3/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

114 
vPÜtY›ld
( );

115 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 ) )

	)

116 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

117 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

118 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT


	)

119 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

123 
vPÜtEÁ”Cr™iÿl
( );

124 
vPÜtEx™Cr™iÿl
( );

125 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

126 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 );

127 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

128 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
(x)

	)

129 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

130 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
(0)

	)

131 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

132 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

138 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

139 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

143 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


144 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

145 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

150 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

153 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
šlše
 
ušt8_t
 
ucPÜtCouÁL—dšgZ”os
Ğ
ušt32_t
 
ulB™m­
 )

155 
ušt8_t
 
	gucR‘uº
;

157 
__asm
 vŞ©Ğ"şz %0, %1" : "ô" ( 
ucR‘uº
 ) : "r" ( 
ulB™m­
 ) );

158  
	gucR‘uº
;

162 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

163 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

167 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

168 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

172 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`ucPÜtCouÁL—dšgZ”os
ĞĞuxR—dyPriÜ™› èè)

	)

178 #ifdeà
cÚfigASSERT


179 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

180 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

184 
	#pÜtNOP
()

	)

186 #ifdeà
__ılu¥lus


	@portable/GCC/ARM_CM3_MPU/port.c

73 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

76 
	~"F»eRTOS.h
"

77 
	~"sk.h
"

78 
	~"queue.h
"

80 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


83 
	#pÜtNVIC_SYSTICK_CTRL
 ( ( vŞ©
ušt32_t
 * ) 0xe000e010 )

	)

84 
	#pÜtNVIC_SYSTICK_LOAD
 ( ( vŞ©
ušt32_t
 * ) 0xe000e014 )

	)

85 
	#pÜtNVIC_SYSPRI2
 ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 )

	)

86 
	#pÜtNVIC_SYSPRI1
 ( ( vŞ©
ušt32_t
 * ) 0xe000ed1ø)

	)

87 
	#pÜtNVIC_SYS_CTRL_STATE
 ( ( vŞ©
ušt32_t
 * ) 0xe000ed24 )

	)

88 
	#pÜtNVIC_MEM_FAULT_ENABLE
 ( 1UL << 16UL )

	)

91 
	#pÜtMPU_TYPE
 ( ( vŞ©
ušt32_t
 * ) 0xe000ed90 )

	)

92 
	#pÜtMPU_REGION_BASE_ADDRESS
 ( ( vŞ©
ušt32_t
 * ) 0xe000ed9C )

	)

93 
	#pÜtMPU_REGION_ATTRIBUTE
 ( ( vŞ©
ušt32_t
 * ) 0xe000edA0 )

	)

94 
	#pÜtMPU_CTRL
 ( ( vŞ©
ušt32_t
 * ) 0xe000ed94 )

	)

95 
	#pÜtEXPECTED_MPU_TYPE_VALUE
 ( 8UL << 8UL )

	)

96 
	#pÜtMPU_ENABLE
 ( 0x01UL )

	)

97 
	#pÜtMPU_BACKGROUND_ENABLE
 ( 1UL << 2UL )

	)

98 
	#pÜtPRIVILEGED_EXECUTION_START_ADDRESS
 ( 0UL )

	)

99 
	#pÜtMPU_REGION_VALID
 ( 0x10UL )

	)

100 
	#pÜtMPU_REGION_ENABLE
 ( 0x01UL )

	)

101 
	#pÜtPERIPHERALS_START_ADDRESS
 0x40000000UL

	)

102 
	#pÜtPERIPHERALS_END_ADDRESS
 0x5FFFFFFFUL

	)

105 
	#pÜtNVIC_SYSTICK_CLK
 ( 0x00000004UL )

	)

106 
	#pÜtNVIC_SYSTICK_INT
 ( 0x00000002UL )

	)

107 
	#pÜtNVIC_SYSTICK_ENABLE
 ( 0x00000001UL )

	)

108 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

109 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

110 
	#pÜtNVIC_SVC_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

113 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

114 
	#pÜtINITIAL_CONTROL_IF_UNPRIVILEGED
 ( 0x03 )

	)

115 
	#pÜtINITIAL_CONTROL_IF_PRIVILEGED
 ( 0x02 )

	)

118 
	#pÜtOFFSET_TO_PC
 ( 6 )

	)

121 
	#pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 ) ifĞxRuÂšgPriveged !ğ
pdTRUE
 ) 
__asm
 vŞ©Ğ" mr r0, cÚŒŞ \ÀÜ¸r0, #1 \Àm¤ cÚŒŞ,„0" :::"r0" )

	)

126 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

131 
	$´vS‘upTim”IÁ”ru±
Ğè
PRIVILEGED_FUNCTION
;

136 
	$´vS‘upMPU
Ğè
PRIVILEGED_FUNCTION
;

143 
ušt32_t
 
	$´vG‘MPURegiÚSizeS‘tšg
Ğ
ušt32_t
 
ulAùu®SizeInBy‹s
 ) 
PRIVILEGED_FUNCTION
;

150 
Ba£Ty³_t
 
	$´vRai£Privege
Ğè
	`__©Œibu‹__
(Ğ
Çked
 ));

155 
	$xPÜtP’dSVHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 )è
PRIVILEGED_FUNCTION
;

156 
	$xPÜtSysTickHªdËr
Ğè
	`__©Œibu‹__
 ((
	`İtimize
("3"))è
PRIVILEGED_FUNCTION
;

157 
	$vPÜtSVCHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 )è
PRIVILEGED_FUNCTION
;

162 
	$´vRe¡ÜeCÚ‹xtOfFœ¡Task
Ğè
	`__©Œibu‹__
(Ğ
Çked
 )è
PRIVILEGED_FUNCTION
;

168 
	$´vSVCHªdËr
Ğ
ušt32_t
 *
pulRegi¡”s
 ) 
	`__©Œibu‹__
(Ğ
nošlše
 )è
PRIVILEGED_FUNCTION
;

173 
Ba£Ty³_t
 
	`MPU_xTaskG’”icC»©e
Ğ
TaskFunùiÚ_t
 
pvTaskCode
, cÚ¡ * cÚ¡ 
pcName
, 
ušt16_t
 
usSckD•th
, *
pvP¬am‘”s
, 
UBa£Ty³_t
 
uxPriÜ™y
, 
TaskHªdË_t
 *
pxC»©edTask
, 
SckTy³_t
 *
puxSckBufãr
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 );

174 
	`MPU_vTaskAÎoÿ‹MPURegiÚs
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 );

175 
	`MPU_vTaskD–‘e
Ğ
TaskHªdË_t
 
pxTaskToD–‘e
 );

176 
	`MPU_vTaskD–ayUÁ
Ğ
TickTy³_t
 * cÚ¡ 
pxP»viousWakeTime
, TickTy³_ˆ
xTimeInüem’t
 );

177 
	`MPU_vTaskD–ay
Ğ
TickTy³_t
 
xTicksToD–ay
 );

178 
UBa£Ty³_t
 
	`MPU_uxTaskPriÜ™yG‘
Ğ
TaskHªdË_t
 
pxTask
 );

179 
	`MPU_vTaskPriÜ™yS‘
Ğ
TaskHªdË_t
 
pxTask
, 
UBa£Ty³_t
 
uxNewPriÜ™y
 );

180 
eTaskS‹
 
	`MPU_eTaskG‘S‹
Ğ
TaskHªdË_t
 
pxTask
 );

181 
	`MPU_vTaskSu¥’d
Ğ
TaskHªdË_t
 
pxTaskToSu¥’d
 );

182 
	`MPU_vTaskResume
Ğ
TaskHªdË_t
 
pxTaskToResume
 );

183 
	`MPU_vTaskSu¥’dAÎ
( );

184 
Ba£Ty³_t
 
	`MPU_xTaskResumeAÎ
( );

185 
TickTy³_t
 
	`MPU_xTaskG‘TickCouÁ
( );

186 
UBa£Ty³_t
 
	`MPU_uxTaskG‘Numb”OfTasks
( );

187 
	`MPU_vTaskLi¡
Ğ*
pcWr™eBufãr
 );

188 
	`MPU_vTaskG‘RunTimeSts
Ğ*
pcWr™eBufãr
 );

189 
	`MPU_vTaskS‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
, 
TaskHookFunùiÚ_t
 
pxTagV®ue
 );

190 
TaskHookFunùiÚ_t
 
	`MPU_xTaskG‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
 );

191 
Ba£Ty³_t
 
	`MPU_xTaskC®lAµliÿtiÚTaskHook
Ğ
TaskHªdË_t
 
xTask
, *
pvP¬am‘”
 );

192 
UBa£Ty³_t
 
	`MPU_uxTaskG‘SckHighW©”M¬k
Ğ
TaskHªdË_t
 
xTask
 );

193 
TaskHªdË_t
 
	`MPU_xTaskG‘Cu¼’tTaskHªdË
( );

194 
Ba£Ty³_t
 
	`MPU_xTaskG‘ScheduËrS‹
( );

195 
TaskHªdË_t
 
	`MPU_xTaskG‘IdËTaskHªdË
( );

196 
UBa£Ty³_t
 
	`MPU_uxTaskG‘Sy¡emS‹
Ğ
TaskStus_t
 *
pxTaskStusA¼ay
, UBa£Ty³_ˆ
uxA¼aySize
, 
ušt32_t
 *
pulTÙ®RunTime
 );

197 
QueueHªdË_t
 
	`MPU_xQueueG’”icC»©e
Ğ
UBa£Ty³_t
 
uxQueueL’gth
, UBa£Ty³_ˆ
uxI‹mSize
, 
ušt8_t
 
ucQueueTy³
 );

198 
Ba£Ty³_t
 
	`MPU_xQueueG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, Ba£Ty³_ˆ
xCİyPos™iÚ
 );

199 
Ba£Ty³_t
 
	`MPU_xQueueG’”icRe£t
Ğ
QueueHªdË_t
 
pxQueue
, Ba£Ty³_ˆ
xNewQueue
 );

200 
UBa£Ty³_t
 
	`MPU_uxQueueMes§gesWa™šg
ĞcÚ¡ 
QueueHªdË_t
 
pxQueue
 );

201 
Ba£Ty³_t
 
	`MPU_xQueueG’”icReûive
Ğ
QueueHªdË_t
 
pxQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
, Ba£Ty³_ˆ
xJu¡P“kšg
 );

202 
QueueHªdË_t
 
	`MPU_xQueueC»©eMu‹x
( );

203 
QueueHªdË_t
 
	`MPU_xQueueC»©eCouÁšgSem­hÜe
Ğ
UBa£Ty³_t
 
uxCouÁV®ue
, UBa£Ty³_ˆ
uxIn™ŸlCouÁ
 );

204 
Ba£Ty³_t
 
	`MPU_xQueueTakeMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
, 
TickTy³_t
 
xBlockTime
 );

205 
Ba£Ty³_t
 
	`MPU_xQueueGiveMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
 );

206 
Ba£Ty³_t
 
	`MPU_xQueueAÉG’”icS’d
Ğ
QueueHªdË_t
 
pxQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, Ba£Ty³_ˆ
xCİyPos™iÚ
 );

207 
Ba£Ty³_t
 
	`MPU_xQueueAÉG’”icReûive
Ğ
QueueHªdË_t
 
pxQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
, Ba£Ty³_ˆ
xJu¡P“kšg
 );

208 
	`MPU_vQueueAddToRegi¡ry
Ğ
QueueHªdË_t
 
xQueue
, *
pcName
 );

209 
	`MPU_vQueueD–‘e
Ğ
QueueHªdË_t
 
xQueue
 );

210 *
	`MPU_pvPÜtM®loc
Ğ
size_t
 
xSize
 );

211 
	`MPU_vPÜtF»e
Ğ*
pv
 );

212 
	`MPU_vPÜtIn™Ÿli£Blocks
( );

213 
size_t
 
	`MPU_xPÜtG‘F»eH—pSize
( );

214 
QueueS‘HªdË_t
 
	`MPU_xQueueC»©eS‘
Ğ
UBa£Ty³_t
 
uxEv’tQueueL’gth
 );

215 
QueueS‘Memb”HªdË_t
 
	`MPU_xQueueS–eùFromS‘
Ğ
QueueS‘HªdË_t
 
xQueueS‘
, 
TickTy³_t
 
xBlockTimeTicks
 );

216 
Ba£Ty³_t
 
	`MPU_xQueueAddToS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 );

217 
Ba£Ty³_t
 
	`MPU_xQueueRemoveFromS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 );

218 
Ba£Ty³_t
 
	`MPU_xQueueP“kFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
 );

225 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
, 
Ba£Ty³_t
 
xRunPriveged
 )

229 
pxTİOfSck
--;

230 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

231 
pxTİOfSck
--;

232 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

233 
pxTİOfSck
--;

234 *
pxTİOfSck
 = 0;

235 
pxTİOfSck
 -= 5;

236 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

237 
pxTİOfSck
 -= 9;

239 ifĞ
xRunPriveged
 =ğ
pdTRUE
 )

241 *
pxTİOfSck
 = 
pÜtINITIAL_CONTROL_IF_PRIVILEGED
;

245 *
pxTİOfSck
 = 
pÜtINITIAL_CONTROL_IF_UNPRIVILEGED
;

248  
pxTİOfSck
;

249 
	}
}

252 
	$vPÜtSVCHªdËr
( )

255 
__asm
 volatile

257 #iâdeà
USE_PROCESS_STACK


266 ::"i"(
´vSVCHªdËr
):"r0"

268 
	}
}

271 
	$´vSVCHªdËr
Ğ
ušt32_t
 *
pulP¬am
 )

273 
ušt8_t
 
ucSVCNumb”
;

277 
ucSVCNumb”
 = ( ( 
ušt8_t
 * ) 
pulP¬am
[ 
pÜtOFFSET_TO_PC
 ] )[ -2 ];

278  
ucSVCNumb”
 )

280 
pÜtSVC_START_SCHEDULER
 : *(
pÜtNVIC_SYSPRI1
è|ğ
pÜtNVIC_SVC_PRI
;

281 
	`´vRe¡ÜeCÚ‹xtOfFœ¡Task
();

284 
pÜtSVC_YIELD
 : *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET
;

289 
__asm
 volatile( "dsb" );

290 
__asm
 volatile( "isb" );

294 
pÜtSVC_RAISE_PRIVILEGE
 : 
__asm
 volatile

306 
	}
}

309 
	$´vRe¡ÜeCÚ‹xtOfFœ¡Task
( )

311 
__asm
 volatile

335 
	}
}

341 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

345 
	`cÚfigASSERT
ĞĞ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) );

348 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_PENDSV_PRI
;

349 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_SYSTICK_PRI
;

352 
	`´vS‘upMPU
();

356 
	`´vS‘upTim”IÁ”ru±
();

359 
uxCr™iÿlNe¡šg
 = 0;

362 
__asm
 volatile( " svc %0 \n"

363 :: "i" (
pÜtSVC_START_SCHEDULER
) );

367 
	}
}

370 
	$vPÜtEndScheduËr
( )

374 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

375 
	}
}

378 
	$vPÜtEÁ”Cr™iÿl
( )

380 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

382 
	`pÜtDISABLE_INTERRUPTS
();

383 
uxCr™iÿlNe¡šg
++;

385 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

386 
	}
}

389 
	$vPÜtEx™Cr™iÿl
( )

391 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

393 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

394 
uxCr™iÿlNe¡šg
--;

395 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

397 
	`pÜtENABLE_INTERRUPTS
();

399 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

400 
	}
}

403 
	$xPÜtP’dSVHªdËr
( )

407 
__asm
 volatile

440 ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
)

442 
	}
}

445 
	$xPÜtSysTickHªdËr
( )

447 
ušt32_t
 
ulDummy
;

449 
ulDummy
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

452 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

455 *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET
;

458 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulDummy
 );

459 
	}
}

466 
	$´vS‘upTim”IÁ”ru±
( )

469 *(
pÜtNVIC_SYSTICK_LOAD
èğĞ
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

470 *(
pÜtNVIC_SYSTICK_CTRL
èğ
pÜtNVIC_SYSTICK_CLK
 | 
pÜtNVIC_SYSTICK_INT
 | 
pÜtNVIC_SYSTICK_ENABLE
;

471 
	}
}

474 
	$´vS‘upMPU
( )

476 
ušt32_t
 
__´iveged_funùiÚs_’d__
[];

477 
ušt32_t
 
__FLASH_£gm’t_¡¬t__
[];

478 
ušt32_t
 
__FLASH_£gm’t_’d__
[];

479 
ušt32_t
 
__´iveged_d©a_¡¬t__
[];

480 
ušt32_t
 
__´iveged_d©a_’d__
[];

483 ifĞ*
pÜtMPU_TYPE
 =ğ
pÜtEXPECTED_MPU_TYPE_VALUE
 )

486 *
pÜtMPU_REGION_BASE_ADDRESS
 = ( ( 
ušt32_t
 ) 
__FLASH_£gm’t_¡¬t__
 ) |

487 Ğ
pÜtMPU_REGION_VALID
 ) |

488 Ğ
pÜtUNPRIVILEGED_FLASH_REGION
 );

490 *
pÜtMPU_REGION_ATTRIBUTE
 = ( 
pÜtMPU_REGION_READ_ONLY
 ) |

491 Ğ
pÜtMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

492 Ğ
	`´vG‘MPURegiÚSizeS‘tšg
ĞĞ
ušt32_t
 ) 
__FLASH_£gm’t_’d__
 - ( ušt32_ˆè
__FLASH_£gm’t_¡¬t__
 ) ) |

493 Ğ
pÜtMPU_REGION_ENABLE
 );

498 *
pÜtMPU_REGION_BASE_ADDRESS
 = ( ( 
ušt32_t
 ) 
__FLASH_£gm’t_¡¬t__
 ) |

499 Ğ
pÜtMPU_REGION_VALID
 ) |

500 Ğ
pÜtPRIVILEGED_FLASH_REGION
 );

502 *
pÜtMPU_REGION_ATTRIBUTE
 = ( 
pÜtMPU_REGION_PRIVILEGED_READ_ONLY
 ) |

503 Ğ
pÜtMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

504 Ğ
	`´vG‘MPURegiÚSizeS‘tšg
ĞĞ
ušt32_t
 ) 
__´iveged_funùiÚs_’d__
 - ( ušt32_ˆè
__FLASH_£gm’t_¡¬t__
 ) ) |

505 Ğ
pÜtMPU_REGION_ENABLE
 );

509 *
pÜtMPU_REGION_BASE_ADDRESS
 = ( ( 
ušt32_t
 ) 
__´iveged_d©a_¡¬t__
 ) |

510 Ğ
pÜtMPU_REGION_VALID
 ) |

511 Ğ
pÜtPRIVILEGED_RAM_REGION
 );

513 *
pÜtMPU_REGION_ATTRIBUTE
 = ( 
pÜtMPU_REGION_PRIVILEGED_READ_WRITE
 ) |

514 Ğ
pÜtMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

515 
	`´vG‘MPURegiÚSizeS‘tšg
ĞĞ
ušt32_t
 ) 
__´iveged_d©a_’d__
 - ( ušt32_ˆè
__´iveged_d©a_¡¬t__
 ) |

516 Ğ
pÜtMPU_REGION_ENABLE
 );

520 *
pÜtMPU_REGION_BASE_ADDRESS
 = ( 
pÜtPERIPHERALS_START_ADDRESS
 ) |

521 Ğ
pÜtMPU_REGION_VALID
 ) |

522 Ğ
pÜtGENERAL_PERIPHERALS_REGION
 );

524 *
pÜtMPU_REGION_ATTRIBUTE
 = ( 
pÜtMPU_REGION_READ_WRITE
 | 
pÜtMPU_REGION_EXECUTE_NEVER
 ) |

525 Ğ
	`´vG‘MPURegiÚSizeS‘tšg
Ğ
pÜtPERIPHERALS_END_ADDRESS
 - 
pÜtPERIPHERALS_START_ADDRESS
 ) ) |

526 Ğ
pÜtMPU_REGION_ENABLE
 );

529 *
pÜtNVIC_SYS_CTRL_STATE
 |ğ
pÜtNVIC_MEM_FAULT_ENABLE
;

532 *
pÜtMPU_CTRL
 |ğĞ
pÜtMPU_ENABLE
 | 
pÜtMPU_BACKGROUND_ENABLE
 );

534 
	}
}

537 
ušt32_t
 
	$´vG‘MPURegiÚSizeS‘tšg
Ğ
ušt32_t
 
ulAùu®SizeInBy‹s
 )

539 
ušt32_t
 
ulRegiÚSize
, 
ulR‘uºV®ue
 = 4;

543  
ulRegiÚSize
 = 32UL; 
ulR‘uºV®ue
 < 31UL; ( ulRegionSize <<= 1UL ) )

545 ifĞ
ulAùu®SizeInBy‹s
 <ğ
ulRegiÚSize
 )

551 
ulR‘uºV®ue
++;

557  ( 
ulR‘uºV®ue
 << 1UL );

558 
	}
}

561 
Ba£Ty³_t
 
	$´vRai£Privege
( )

563 
__asm
 volatile

572 :: "i" (
pÜtSVC_RAISE_PRIVILEGE
) : "r0"

576 
	}
}

579 
	$vPÜtStÜeTaskMPUS‘tšgs
Ğ
xMPU_SETTINGS
 *
xMPUS‘tšgs
, cÚ¡ 
xMEMORY_REGION
 * cÚ¡ 
xRegiÚs
, 
SckTy³_t
 *
pxBÙtomOfSck
, 
ušt16_t
 
usSckD•th
 )

581 
ušt32_t
 
__SRAM_£gm’t_¡¬t__
[];

582 
ušt32_t
 
__SRAM_£gm’t_’d__
[];

583 
ušt32_t
 
__´iveged_d©a_¡¬t__
[];

584 
ušt32_t
 
__´iveged_d©a_’d__
[];

585 
št32_t
 
lIndex
;

586 
ušt32_t
 
ul
;

588 ifĞ
xRegiÚs
 =ğ
NULL
 )

591 
xMPUS‘tšgs
->
xRegiÚ
[ 0 ].
ulRegiÚBa£Add»ss
 =

592 ĞĞ
ušt32_t
 ) 
__SRAM_£gm’t_¡¬t__
 ) |

593 Ğ
pÜtMPU_REGION_VALID
 ) |

594 Ğ
pÜtSTACK_REGION
 );

596 
xMPUS‘tšgs
->
xRegiÚ
[ 0 ].
ulRegiÚA‰ribu‹
 =

597 Ğ
pÜtMPU_REGION_READ_WRITE
 ) |

598 Ğ
pÜtMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

599 Ğ
	`´vG‘MPURegiÚSizeS‘tšg
ĞĞ
ušt32_t
 ) 
__SRAM_£gm’t_’d__
 - ( ušt32_ˆè
__SRAM_£gm’t_¡¬t__
 ) ) |

600 Ğ
pÜtMPU_REGION_ENABLE
 );

604 
xMPUS‘tšgs
->
xRegiÚ
[ 1 ].
ulRegiÚBa£Add»ss
 =

605 ĞĞ
ušt32_t
 ) 
__´iveged_d©a_¡¬t__
 ) |

606 Ğ
pÜtMPU_REGION_VALID
 ) |

607 Ğ
pÜtSTACK_REGION
 + 1 );

609 
xMPUS‘tšgs
->
xRegiÚ
[ 1 ].
ulRegiÚA‰ribu‹
 =

610 Ğ
pÜtMPU_REGION_PRIVILEGED_READ_WRITE
 ) |

611 Ğ
pÜtMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

612 
	`´vG‘MPURegiÚSizeS‘tšg
ĞĞ
ušt32_t
 ) 
__´iveged_d©a_’d__
 - ( ušt32_ˆè
__´iveged_d©a_¡¬t__
 ) |

613 Ğ
pÜtMPU_REGION_ENABLE
 );

616  
ul
 = 2; uÈ<ğ
pÜtNUM_CONFIGURABLE_REGIONS
; ul++ )

618 
xMPUS‘tšgs
->
xRegiÚ
[ 
ul
 ].
ulRegiÚBa£Add»ss
 = ( 
pÜtSTACK_REGION
 + uÈè| 
pÜtMPU_REGION_VALID
;

619 
xMPUS‘tšgs
->
xRegiÚ
[ 
ul
 ].
ulRegiÚA‰ribu‹
 = 0UL;

628 ifĞ
usSckD•th
 > 0 )

631 
xMPUS‘tšgs
->
xRegiÚ
[ 0 ].
ulRegiÚBa£Add»ss
 =

632 ĞĞ
ušt32_t
 ) 
pxBÙtomOfSck
 ) |

633 Ğ
pÜtMPU_REGION_VALID
 ) |

634 Ğ
pÜtSTACK_REGION
 );

636 
xMPUS‘tšgs
->
xRegiÚ
[ 0 ].
ulRegiÚA‰ribu‹
 =

637 Ğ
pÜtMPU_REGION_READ_WRITE
 ) |

638 Ğ
	`´vG‘MPURegiÚSizeS‘tšg
ĞĞ
ušt32_t
 ) 
usSckD•th
 * ( ušt32_ˆèĞ
SckTy³_t
 ) ) ) |

639 Ğ
pÜtMPU_REGION_CACHEABLE_BUFFERABLE
 ) |

640 Ğ
pÜtMPU_REGION_ENABLE
 );

643 
lIndex
 = 0;

645  
ul
 = 1; uÈ<ğ
pÜtNUM_CONFIGURABLE_REGIONS
; ul++ )

647 ifĞĞ
xRegiÚs
[ 
lIndex
 ] ).
ulL’gthInBy‹s
 > 0UL )

652 
xMPUS‘tšgs
->
xRegiÚ
[ 
ul
 ].
ulRegiÚBa£Add»ss
 =

653 ĞĞ
ušt32_t
 ) 
xRegiÚs
[ 
lIndex
 ].
pvBa£Add»ss
 ) |

654 Ğ
pÜtMPU_REGION_VALID
 ) |

655 Ğ
pÜtSTACK_REGION
 + 
ul
 );

657 
xMPUS‘tšgs
->
xRegiÚ
[ 
ul
 ].
ulRegiÚA‰ribu‹
 =

658 Ğ
	`´vG‘MPURegiÚSizeS‘tšg
Ğ
xRegiÚs
[ 
lIndex
 ].
ulL’gthInBy‹s
 ) ) |

659 Ğ
xRegiÚs
[ 
lIndex
 ].
ulP¬am‘”s
 ) |

660 Ğ
pÜtMPU_REGION_ENABLE
 );

665 
xMPUS‘tšgs
->
xRegiÚ
[ 
ul
 ].
ulRegiÚBa£Add»ss
 = ( 
pÜtSTACK_REGION
 + uÈè| 
pÜtMPU_REGION_VALID
;

666 
xMPUS‘tšgs
->
xRegiÚ
[ 
ul
 ].
ulRegiÚA‰ribu‹
 = 0UL;

669 
lIndex
++;

672 
	}
}

675 
Ba£Ty³_t
 
	$MPU_xTaskG’”icC»©e
Ğ
TaskFunùiÚ_t
 
pvTaskCode
, cÚ¡ * cÚ¡ 
pcName
, 
ušt16_t
 
usSckD•th
, *
pvP¬am‘”s
, 
UBa£Ty³_t
 
uxPriÜ™y
, 
TaskHªdË_t
 *
pxC»©edTask
, 
SckTy³_t
 *
puxSckBufãr
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 )

677 
Ba£Ty³_t
 
xR‘uº
;

678 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

680 
xR‘uº
 = 
	`xTaskG’”icC»©e
Ğ
pvTaskCode
, 
pcName
, 
usSckD•th
, 
pvP¬am‘”s
, 
uxPriÜ™y
, 
pxC»©edTask
, 
puxSckBufãr
, 
xRegiÚs
 );

681 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

682  
xR‘uº
;

683 
	}
}

686 
	$MPU_vTaskAÎoÿ‹MPURegiÚs
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 )

688 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

690 
	`vTaskAÎoÿ‹MPURegiÚs
Ğ
xTask
, 
xRegiÚs
 );

691 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

692 
	}
}

695 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

696 
	$MPU_vTaskD–‘e
Ğ
TaskHªdË_t
 
pxTaskToD–‘e
 )

698 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

700 
	`vTaskD–‘e
Ğ
pxTaskToD–‘e
 );

701 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

702 
	}
}

706 #iàĞ
INCLUDE_vTaskD–ayUÁ
 == 1 )

707 
	$MPU_vTaskD–ayUÁ
Ğ
TickTy³_t
 * cÚ¡ 
pxP»viousWakeTime
, TickTy³_ˆ
xTimeInüem’t
 )

709 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

711 
	`vTaskD–ayUÁ
Ğ
pxP»viousWakeTime
, 
xTimeInüem’t
 );

712 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

713 
	}
}

717 #iàĞ
INCLUDE_vTaskD–ay
 == 1 )

718 
	$MPU_vTaskD–ay
Ğ
TickTy³_t
 
xTicksToD–ay
 )

720 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

722 
	`vTaskD–ay
Ğ
xTicksToD–ay
 );

723 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

724 
	}
}

728 #iàĞ
INCLUDE_uxTaskPriÜ™yG‘
 == 1 )

729 
UBa£Ty³_t
 
	$MPU_uxTaskPriÜ™yG‘
Ğ
TaskHªdË_t
 
pxTask
 )

731 
UBa£Ty³_t
 
uxR‘uº
;

732 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

734 
uxR‘uº
 = 
	`uxTaskPriÜ™yG‘
Ğ
pxTask
 );

735 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

736  
uxR‘uº
;

737 
	}
}

741 #iàĞ
INCLUDE_vTaskPriÜ™yS‘
 == 1 )

742 
	$MPU_vTaskPriÜ™yS‘
Ğ
TaskHªdË_t
 
pxTask
, 
UBa£Ty³_t
 
uxNewPriÜ™y
 )

744 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

746 
	`vTaskPriÜ™yS‘
Ğ
pxTask
, 
uxNewPriÜ™y
 );

747 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

748 
	}
}

752 #iàĞ
INCLUDE_eTaskG‘S‹
 == 1 )

753 
eTaskS‹
 
	$MPU_eTaskG‘S‹
Ğ
TaskHªdË_t
 
pxTask
 )

755 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

756 
eTaskS‹
 
eR‘uº
;

758 
eR‘uº
 = 
	`eTaskG‘S‹
Ğ
pxTask
 );

759 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

760  
eR‘uº
;

761 
	}
}

765 #iàĞ
INCLUDE_xTaskG‘IdËTaskHªdË
 == 1 )

766 
TaskHªdË_t
 
	$MPU_xTaskG‘IdËTaskHªdË
( )

768 
TaskHªdË_t
 
xR‘uº
;

769 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

771 
xR‘uº
 = 
	`xTaskG‘IdËTaskHªdË
();

772 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

773  
eR‘uº
;

774 
	}
}

778 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

779 
	$MPU_vTaskSu¥’d
Ğ
TaskHªdË_t
 
pxTaskToSu¥’d
 )

781 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

783 
	`vTaskSu¥’d
Ğ
pxTaskToSu¥’d
 );

784 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

785 
	}
}

789 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

790 
	$MPU_vTaskResume
Ğ
TaskHªdË_t
 
pxTaskToResume
 )

792 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

794 
	`vTaskResume
Ğ
pxTaskToResume
 );

795 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

796 
	}
}

800 
	$MPU_vTaskSu¥’dAÎ
( )

802 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

804 
	`vTaskSu¥’dAÎ
();

805 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

806 
	}
}

809 
Ba£Ty³_t
 
	$MPU_xTaskResumeAÎ
( )

811 
Ba£Ty³_t
 
xR‘uº
;

812 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

814 
xR‘uº
 = 
	`xTaskResumeAÎ
();

815 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

816  
xR‘uº
;

817 
	}
}

820 
TickTy³_t
 
	$MPU_xTaskG‘TickCouÁ
( )

822 
TickTy³_t
 
xR‘uº
;

823 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

825 
xR‘uº
 = 
	`xTaskG‘TickCouÁ
();

826 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

827  
xR‘uº
;

828 
	}
}

831 
UBa£Ty³_t
 
	$MPU_uxTaskG‘Numb”OfTasks
( )

833 
UBa£Ty³_t
 
uxR‘uº
;

834 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

836 
uxR‘uº
 = 
	`uxTaskG‘Numb”OfTasks
();

837 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

838  
uxR‘uº
;

839 
	}
}

842 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

843 
	$MPU_vTaskLi¡
Ğ*
pcWr™eBufãr
 )

845 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

847 
	`vTaskLi¡
Ğ
pcWr™eBufãr
 );

848 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

849 
	}
}

853 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

854 
	$MPU_vTaskG‘RunTimeSts
Ğ*
pcWr™eBufãr
 )

856 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

858 
	`vTaskG‘RunTimeSts
Ğ
pcWr™eBufãr
 );

859 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

860 
	}
}

864 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

865 
	$MPU_vTaskS‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
, 
TaskHookFunùiÚ_t
 
pxTagV®ue
 )

867 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

869 
	`vTaskS‘AµliÿtiÚTaskTag
Ğ
xTask
, 
pxTagV®ue
 );

870 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

871 
	}
}

875 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

876 
TaskHookFunùiÚ_t
 
	$MPU_xTaskG‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
 )

878 
TaskHookFunùiÚ_t
 
xR‘uº
;

879 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

881 
xR‘uº
 = 
	`xTaskG‘AµliÿtiÚTaskTag
Ğ
xTask
 );

882 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

883  
xR‘uº
;

884 
	}
}

888 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

889 
Ba£Ty³_t
 
	$MPU_xTaskC®lAµliÿtiÚTaskHook
Ğ
TaskHªdË_t
 
xTask
, *
pvP¬am‘”
 )

891 
Ba£Ty³_t
 
xR‘uº
;

892 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

894 
xR‘uº
 = 
	`xTaskC®lAµliÿtiÚTaskHook
Ğ
xTask
, 
pvP¬am‘”
 );

895 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

896  
xR‘uº
;

897 
	}
}

901 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

902 
UBa£Ty³_t
 
	$MPU_uxTaskG‘Sy¡emS‹
Ğ
TaskStus_t
 *
pxTaskStusA¼ay
, 
UBa£Ty³_t
 
uxA¼aySize
, 
ušt32_t
 *
pulTÙ®RunTime
 )

904 
UBa£Ty³_t
 
uxR‘uº
;

905 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

907 
uxR‘uº
 = 
	`uxTaskG‘Sy¡emS‹
Ğ
pxTaskStusA¼ay
, 
uxA¼aySize
, 
pulTÙ®RunTime
 );

908 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

909  
xR‘uº
;

910 
	}
}

914 #iàĞ
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 )

915 
UBa£Ty³_t
 
	$MPU_uxTaskG‘SckHighW©”M¬k
Ğ
TaskHªdË_t
 
xTask
 )

917 
UBa£Ty³_t
 
uxR‘uº
;

918 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

920 
uxR‘uº
 = 
	`uxTaskG‘SckHighW©”M¬k
Ğ
xTask
 );

921 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

922  
uxR‘uº
;

923 
	}
}

927 #iàĞ
INCLUDE_xTaskG‘Cu¼’tTaskHªdË
 == 1 )

928 
TaskHªdË_t
 
	$MPU_xTaskG‘Cu¼’tTaskHªdË
( )

930 
TaskHªdË_t
 
xR‘uº
;

931 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

933 
xR‘uº
 = 
	`xTaskG‘Cu¼’tTaskHªdË
();

934 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

935  
xR‘uº
;

936 
	}
}

940 #iàĞ
INCLUDE_xTaskG‘ScheduËrS‹
 == 1 )

941 
Ba£Ty³_t
 
	$MPU_xTaskG‘ScheduËrS‹
( )

943 
Ba£Ty³_t
 
xR‘uº
;

944 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

946 
xR‘uº
 = 
	`xTaskG‘ScheduËrS‹
();

947 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

948  
xR‘uº
;

949 
	}
}

953 
QueueHªdË_t
 
	$MPU_xQueueG’”icC»©e
Ğ
UBa£Ty³_t
 
uxQueueL’gth
, UBa£Ty³_ˆ
uxI‹mSize
, 
ušt8_t
 
ucQueueTy³
 )

955 
QueueHªdË_t
 
xR‘uº
;

956 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

958 
xR‘uº
 = 
	`xQueueG’”icC»©e
Ğ
uxQueueL’gth
, 
uxI‹mSize
, 
ucQueueTy³
 );

959 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

960  
xR‘uº
;

961 
	}
}

964 
Ba£Ty³_t
 
	$MPU_xQueueG’”icRe£t
Ğ
QueueHªdË_t
 
pxQueue
, 
Ba£Ty³_t
 
xNewQueue
 )

966 
Ba£Ty³_t
 
xR‘uº
;

967 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

969 
xR‘uº
 = 
	`xQueueG’”icRe£t
Ğ
pxQueue
, 
xNewQueue
 );

970 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

971  
xR‘uº
;

972 
	}
}

975 
Ba£Ty³_t
 
	$MPU_xQueueG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, 
Ba£Ty³_t
 
xCİyPos™iÚ
 )

977 
Ba£Ty³_t
 
xR‘uº
;

978 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

980 
xR‘uº
 = 
	`xQueueG’”icS’d
Ğ
xQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
, 
xCİyPos™iÚ
 );

981 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

982  
xR‘uº
;

983 
	}
}

986 
UBa£Ty³_t
 
	$MPU_uxQueueMes§gesWa™šg
ĞcÚ¡ 
QueueHªdË_t
 
pxQueue
 )

988 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

989 
UBa£Ty³_t
 
uxR‘uº
;

991 
uxR‘uº
 = 
	`uxQueueMes§gesWa™šg
Ğ
pxQueue
 );

992 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

993  
uxR‘uº
;

994 
	}
}

997 
Ba£Ty³_t
 
	$MPU_xQueueG’”icReûive
Ğ
QueueHªdË_t
 
pxQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
, 
Ba£Ty³_t
 
xJu¡P“kšg
 )

999 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1000 
Ba£Ty³_t
 
xR‘uº
;

1002 
xR‘uº
 = 
	`xQueueG’”icReûive
Ğ
pxQueue
, 
pvBufãr
, 
xTicksToWa™
, 
xJu¡P“kšg
 );

1003 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1004  
xR‘uº
;

1005 
	}
}

1008 
Ba£Ty³_t
 
	$MPU_xQueueP“kFromISR
Ğ
QueueHªdË_t
 
pxQueue
, * cÚ¡ 
pvBufãr
 )

1010 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1011 
Ba£Ty³_t
 
xR‘uº
;

1013 
xR‘uº
 = 
	`xQueueP“kFromISR
Ğ
pxQueue
, 
pvBufãr
 );

1014 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1015  
xR‘uº
;

1016 
	}
}

1019 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1020 
QueueHªdË_t
 
	$MPU_xQueueC»©eMu‹x
( )

1022 
QueueHªdË_t
 
xR‘uº
;

1023 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1025 
xR‘uº
 = 
	`xQueueC»©eMu‹x
Ğ
queueQUEUE_TYPE_MUTEX
 );

1026 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1027  
xR‘uº
;

1028 
	}
}

1032 #ià
cÚfigUSE_COUNTING_SEMAPHORES
 == 1

1033 
QueueHªdË_t
 
	$MPU_xQueueC»©eCouÁšgSem­hÜe
Ğ
UBa£Ty³_t
 
uxCouÁV®ue
, UBa£Ty³_ˆ
uxIn™ŸlCouÁ
 )

1035 
QueueHªdË_t
 
xR‘uº
;

1036 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1038 
xR‘uº
 = 
	`xQueueC»©eCouÁšgSem­hÜe
Ğ
uxCouÁV®ue
, 
uxIn™ŸlCouÁ
 );

1039 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1040  
xR‘uº
;

1041 
	}
}

1045 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1046 
Ba£Ty³_t
 
	$MPU_xQueueTakeMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
, 
TickTy³_t
 
xBlockTime
 )

1048 
Ba£Ty³_t
 
xR‘uº
;

1049 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1051 
xR‘uº
 = 
	`xQueueTakeMu‹xRecursive
Ğ
xMu‹x
, 
xBlockTime
 );

1052 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1053  
xR‘uº
;

1054 
	}
}

1058 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1059 
Ba£Ty³_t
 
	$MPU_xQueueGiveMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
 )

1061 
Ba£Ty³_t
 
xR‘uº
;

1062 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1064 
xR‘uº
 = 
	`xQueueGiveMu‹xRecursive
Ğ
xMu‹x
 );

1065 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1066  
xR‘uº
;

1067 
	}
}

1071 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

1072 
QueueS‘HªdË_t
 
	$MPU_xQueueC»©eS‘
Ğ
UBa£Ty³_t
 
uxEv’tQueueL’gth
 )

1074 
QueueS‘HªdË_t
 
xR‘uº
;

1075 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1077 
xR‘uº
 = 
	`xQueueC»©eS‘
Ğ
uxEv’tQueueL’gth
 );

1078 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1079  
xR‘uº
;

1080 
	}
}

1084 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

1085 
QueueS‘Memb”HªdË_t
 
	$MPU_xQueueS–eùFromS‘
Ğ
QueueS‘HªdË_t
 
xQueueS‘
, 
TickTy³_t
 
xBlockTimeTicks
 )

1087 
QueueS‘Memb”HªdË_t
 
xR‘uº
;

1088 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1090 
xR‘uº
 = 
	`xQueueS–eùFromS‘
Ğ
xQueueS‘
, 
xBlockTimeTicks
 );

1091 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1092  
xR‘uº
;

1093 
	}
}

1097 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

1098 
Ba£Ty³_t
 
	$MPU_xQueueAddToS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 )

1100 
Ba£Ty³_t
 
xR‘uº
;

1101 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1103 
xR‘uº
 = 
	`xQueueAddToS‘
Ğ
xQueueOrSem­hÜe
, 
xQueueS‘
 );

1104 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1105  
xR‘uº
;

1106 
	}
}

1110 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

1111 
Ba£Ty³_t
 
	$MPU_xQueueRemoveFromS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 )

1113 
Ba£Ty³_t
 
xR‘uº
;

1114 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1116 
xR‘uº
 = 
	`xQueueRemoveFromS‘
Ğ
xQueueOrSem­hÜe
, 
xQueueS‘
 );

1117 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1118  
xR‘uº
;

1119 
	}
}

1123 #ià
cÚfigUSE_ALTERNATIVE_API
 == 1

1124 
Ba£Ty³_t
 
	$MPU_xQueueAÉG’”icS’d
Ğ
QueueHªdË_t
 
pxQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, 
Ba£Ty³_t
 
xCİyPos™iÚ
 )

1126 
Ba£Ty³_t
 
xR‘uº
;

1127 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1129 
xR‘uº
 = 
Ba£Ty³_t
 
	`xQueueAÉG’”icS’d
Ğ
pxQueue
, 
pvI‹mToQueue
, 
xTicksToWa™
, 
xCİyPos™iÚ
 );

1130 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1131  
xR‘uº
;

1132 
	}
}

1136 #ià
cÚfigUSE_ALTERNATIVE_API
 == 1

1137 
Ba£Ty³_t
 
	$MPU_xQueueAÉG’”icReûive
Ğ
QueueHªdË_t
 
pxQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
, 
Ba£Ty³_t
 
xJu¡P“kšg
 )

1139 
Ba£Ty³_t
 
xR‘uº
;

1140 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1142 
xR‘uº
 = 
	`xQueueAÉG’”icReûive
Ğ
pxQueue
, 
pvBufãr
, 
xTicksToWa™
, 
xJu¡P“kšg
 );

1143 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1144  
xR‘uº
;

1145 
	}
}

1149 #ià
cÚfigQUEUE_REGISTRY_SIZE
 > 0

1150 
	$MPU_vQueueAddToRegi¡ry
Ğ
QueueHªdË_t
 
xQueue
, *
pcName
 )

1152 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1154 
	`vQueueAddToRegi¡ry
Ğ
xQueue
, 
pcName
 );

1156 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1157 
	}
}

1161 
	$MPU_vQueueD–‘e
Ğ
QueueHªdË_t
 
xQueue
 )

1163 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1165 
	`vQueueD–‘e
Ğ
xQueue
 );

1167 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1168 
	}
}

1171 *
	$MPU_pvPÜtM®loc
Ğ
size_t
 
xSize
 )

1173 *
pvR‘uº
;

1174 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1176 
pvR‘uº
 = 
	`pvPÜtM®loc
Ğ
xSize
 );

1178 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1180  
pvR‘uº
;

1181 
	}
}

1184 
	$MPU_vPÜtF»e
Ğ*
pv
 )

1186 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1188 
	`vPÜtF»e
Ğ
pv
 );

1190 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1191 
	}
}

1194 
	$MPU_vPÜtIn™Ÿli£Blocks
( )

1196 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1198 
	`vPÜtIn™Ÿli£Blocks
();

1200 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1201 
	}
}

1204 
size_t
 
	$MPU_xPÜtG‘F»eH—pSize
( )

1206 
size_t
 
xR‘uº
;

1207 
Ba£Ty³_t
 
xRuÂšgPriveged
 = 
	`´vRai£Privege
();

1209 
xR‘uº
 = 
	`xPÜtG‘F»eH—pSize
();

1211 
	`pÜtRESET_PRIVILEGE
Ğ
xRuÂšgPriveged
 );

1213  
xR‘uº
;

1214 
	}
}

1231 #ià
cÚfigINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS
 == 1

1232 
	~"­¶iÿtiÚ_defšed_´iveged_funùiÚs.h
"

	@portable/GCC/ARM_CM3_MPU/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtUSING_MPU_WRAPPERS
 1

	)

108 
	#pÜtPRIVILEGE_BIT
 ( 0x80000000UL )

	)

110 
	#pÜtMPU_REGION_READ_WRITE
 ( 0x03UL << 24UL )

	)

111 
	#pÜtMPU_REGION_PRIVILEGED_READ_ONLY
 ( 0x05UL << 24UL )

	)

112 
	#pÜtMPU_REGION_READ_ONLY
 ( 0x06UL << 24UL )

	)

113 
	#pÜtMPU_REGION_PRIVILEGED_READ_WRITE
 ( 0x01UL << 24UL )

	)

114 
	#pÜtMPU_REGION_CACHEABLE_BUFFERABLE
 ( 0x07UL << 16UL )

	)

115 
	#pÜtMPU_REGION_EXECUTE_NEVER
 ( 0x01UL << 28UL )

	)

117 
	#pÜtUNPRIVILEGED_FLASH_REGION
 ( 0UL )

	)

118 
	#pÜtPRIVILEGED_FLASH_REGION
 ( 1UL )

	)

119 
	#pÜtPRIVILEGED_RAM_REGION
 ( 2UL )

	)

120 
	#pÜtGENERAL_PERIPHERALS_REGION
 ( 3UL )

	)

121 
	#pÜtSTACK_REGION
 ( 4UL )

	)

122 
	#pÜtFIRST_CONFIGURABLE_REGION
 ( 5UL )

	)

123 
	#pÜtLAST_CONFIGURABLE_REGION
 ( 7UL )

	)

124 
	#pÜtNUM_CONFIGURABLE_REGIONS
 ( ( 
pÜtLAST_CONFIGURABLE_REGION
 - 
pÜtFIRST_CONFIGURABLE_REGION
 ) + 1 )

	)

125 
	#pÜtTOTAL_NUM_REGIONS
 ( 
pÜtNUM_CONFIGURABLE_REGIONS
 + 1 )

	)

127 
	#pÜtSWITCH_TO_USER_MODE
(è
__asm
 vŞ©Ğ" mr r0, cÚŒŞ \ÀÜ¸r0, #1 \Àm¤ cÚŒŞ,„0 " :::"r0" )

	)

129 
	sMPU_REGION_REGISTERS


131 
ušt32_t
 
	gulRegiÚBa£Add»ss
;

132 
ušt32_t
 
	gulRegiÚA‰ribu‹
;

133 } 
	txMPU_REGION_REGISTERS
;

136 
	sMPU_SETTINGS


138 
xMPU_REGION_REGISTERS
 
	gxRegiÚ
[ 
pÜtTOTAL_NUM_REGIONS
 ];

139 } 
	txMPU_SETTINGS
;

142 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

143 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

144 
	#pÜtBYTE_ALIGNMENT
 8

	)

148 
	#pÜtSVC_START_SCHEDULER
 0

	)

149 
	#pÜtSVC_YIELD
 1

	)

150 
	#pÜtSVC_RAISE_PRIVILEGE
 2

	)

154 
	#pÜtYIELD
(è
__asm
 vŞ©Ğ" SVC %0 \n" :: "i" (
pÜtSVC_YIELD
è)

	)

155 
	#pÜtYIELD_WITHIN_API
(è*(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET


	)

157 
	#pÜtNVIC_INT_CTRL
 ( ( vŞ©
ušt32_t
 *è0xe000ed04 )

	)

158 
	#pÜtNVIC_PENDSVSET
 0x10000000

	)

159 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET


	)

160 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

170 
	#pÜtSET_INTERRUPT_MASK
(è\

	)

171 
__asm
 volatile \

175 ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
):"r0" \

183 
	#pÜtCLEAR_INTERRUPT_MASK
(è\

	)

184 
__asm
 volatile \

193 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è0;
	`pÜtSET_INTERRUPT_MASK
()

	)

194 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`pÜtCLEAR_INTERRUPT_MASK
();()
	)
x

197 
vPÜtEÁ”Cr™iÿl
( );

198 
vPÜtEx™Cr™iÿl
( );

200 
	#pÜtDISABLE_INTERRUPTS
(è
	`pÜtSET_INTERRUPT_MASK
()

	)

201 
	#pÜtENABLE_INTERRUPTS
(è
	`pÜtCLEAR_INTERRUPT_MASK
()

	)

202 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

203 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

207 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

208 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

210 
	#pÜtNOP
()

	)

213 #ifdeà
__ılu¥lus


	@portable/GCC/ARM_CM4F/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

74 #iâdeà
__VFP_FP__


75 #”rÜ 
This
 
pÜt
 
ÿn
 
Úly
 
be
 
u£d
 
wh’
 
the
 
´ojeù
 
İtiÚs
 
¬e
 
cÚfigu»d
 
to
 
’abË
 
h¬dw¬e
 
æßtšg
 
pošt
 
suµÜt
.

78 #iâdeà
cÚfigSYSTICK_CLOCK_HZ


79 
	#cÚfigSYSTICK_CLOCK_HZ
 
cÚfigCPU_CLOCK_HZ


	)

81 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

85 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

89 
	#pÜtNVIC_SYSTICK_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e010 ) )

	)

90 
	#pÜtNVIC_SYSTICK_LOAD_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e014 ) )

	)

91 
	#pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e018 ) )

	)

92 
	#pÜtNVIC_SYSPRI2_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 ) )

	)

94 
	#pÜtNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

95 
	#pÜtNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

96 
	#pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

97 
	#pÜtNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

98 
	#pÜtNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

100 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

101 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

104 
	#pÜtFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

105 
	#pÜtNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

106 
	#pÜtAIRCR_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xE000ED0C ) )

	)

107 
	#pÜtMAX_8_BIT_VALUE
 ( ( 
ušt8_t
 ) 0xfà)

	)

108 
	#pÜtTOP_BIT_OF_BYTE
 ( ( 
ušt8_t
 ) 0x80 )

	)

109 
	#pÜtMAX_PRIGROUP_BITS
 ( ( 
ušt8_t
 ) 7 )

	)

110 
	#pÜtPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

111 
	#pÜtPRIGROUP_SHIFT
 ( 8UL )

	)

114 
	#pÜtFPCCR
 ( ( vŞ©
ušt32_t
 * ) 0xe000ef34 )

	)

115 
	#pÜtASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

118 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

119 
	#pÜtINITIAL_EXEC_RETURN
 ( 0xfffffffd )

	)

122 
	#pÜtMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

127 
	#pÜtMISSED_COUNTS_FACTOR
 ( 45UL )

	)

132 #ifdeà
cÚfigTASK_RETURN_ADDRESS


133 
	#pÜtTASK_RETURN_ADDRESS
 
cÚfigTASK_RETURN_ADDRESS


	)

135 
	#pÜtTASK_RETURN_ADDRESS
 
´vTaskEx™E¼Ü


	)

140 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

147 
vPÜtS‘upTim”IÁ”ru±
( );

152 
	$xPÜtP’dSVHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

153 
	`xPÜtSysTickHªdËr
( );

154 
	$vPÜtSVCHªdËr
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

159 
	$´vPÜtS¹Fœ¡Task
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

164 
	$vPÜtEÇbËVFP
Ğè
	`__©Œibu‹__
 (Ğ
Çked
 ));

169 
	`´vTaskEx™E¼Ü
( );

176 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

177 
ušt32_t
 
ulTim”CouÁsFÜOÃTick
 = 0;

184 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

185 
ušt32_t
 
xMaximumPossibËSuµ»s£dTicks
 = 0;

192 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

193 
ušt32_t
 
ulStİ³dTim”Com³n§tiÚ
 = 0;

201 #iàĞ
cÚfigASSERT_DEFINED
 == 1 )

202 
ušt8_t
 
ucMaxSysC®lPriÜ™y
 = 0;

203 
ušt32_t
 
ulMaxPRIGROUPV®ue
 = 0;

204 cÚ¡ vŞ©
ušt8_t
 * cÚ¡ 
pcIÁ”ru±PriÜ™yRegi¡”s
 = ( cÚ¡ vŞ©ušt8_ˆ* cÚ¡ ) 
pÜtNVIC_IP_REGISTERS_OFFSET_16
;

212 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

219 
pxTİOfSck
--;

221 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

222 
pxTİOfSck
--;

223 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

224 
pxTİOfSck
--;

225 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtTASK_RETURN_ADDRESS
;

228 
pxTİOfSck
 -= 5;

229 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

233 
pxTİOfSck
--;

234 *
pxTİOfSck
 = 
pÜtINITIAL_EXEC_RETURN
;

236 
pxTİOfSck
 -= 8;

238  
pxTİOfSck
;

239 
	}
}

242 
	$´vTaskEx™E¼Ü
( )

250 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

251 
	`pÜtDISABLE_INTERRUPTS
();

253 
	}
}

256 
	$vPÜtSVCHªdËr
( )

258 
__asm
 volatile (

272 
	}
}

275 
	$´vPÜtS¹Fœ¡Task
( )

277 
__asm
 volatile(

288 
	}
}

294 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

298 
	`cÚfigASSERT
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

300 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

302 vŞ©
ušt32_t
 
ulOrigš®PriÜ™y
;

303 vŞ©
ušt8_t
 * cÚ¡ 
pucFœ¡U£rPriÜ™yRegi¡”
 = ( vŞ©ušt8_ˆ* cÚ¡ ) ( 
pÜtNVIC_IP_REGISTERS_OFFSET_16
 + 
pÜtFIRST_USER_INTERRUPT_NUMBER
 );

304 vŞ©
ušt8_t
 
ucMaxPriÜ™yV®ue
;

312 
ulOrigš®PriÜ™y
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

316 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
pÜtMAX_8_BIT_VALUE
;

319 
ucMaxPriÜ™yV®ue
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

322 
ucMaxSysC®lPriÜ™y
 = 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPriÜ™yV®ue
;

326 
ulMaxPRIGROUPV®ue
 = 
pÜtMAX_PRIGROUP_BITS
;

327  ( 
ucMaxPriÜ™yV®ue
 & 
pÜtTOP_BIT_OF_BYTE
 ) ==…ortTOP_BIT_OF_BYTE )

329 
ulMaxPRIGROUPV®ue
--;

330 
ucMaxPriÜ™yV®ue
 <<ğĞ
ušt8_t
 ) 0x01;

335 
ulMaxPRIGROUPV®ue
 <<ğ
pÜtPRIGROUP_SHIFT
;

336 
ulMaxPRIGROUPV®ue
 &ğ
pÜtPRIORITY_GROUP_MASK
;

340 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
ulOrigš®PriÜ™y
;

345 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_PENDSV_PRI
;

346 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_SYSTICK_PRI
;

350 
	`vPÜtS‘upTim”IÁ”ru±
();

353 
uxCr™iÿlNe¡šg
 = 0;

356 
	`vPÜtEÇbËVFP
();

359 *Ğ
pÜtFPCCR
 ) |ğ
pÜtASPEN_AND_LSPEN_BITS
;

362 
	`´vPÜtS¹Fœ¡Task
();

368 
	`´vTaskEx™E¼Ü
();

372 
	}
}

375 
	$vPÜtEndScheduËr
( )

379 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

380 
	}
}

383 
	$vPÜtY›ld
( )

386 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

390 
__asm
 volatile( "dsb" );

391 
__asm
 volatile( "isb" );

392 
	}
}

395 
	$vPÜtEÁ”Cr™iÿl
( )

397 
	`pÜtDISABLE_INTERRUPTS
();

398 
uxCr™iÿlNe¡šg
++;

399 
__asm
 volatile( "dsb" );

400 
__asm
 volatile( "isb" );

401 
	}
}

404 
	$vPÜtEx™Cr™iÿl
( )

406 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

407 
uxCr™iÿlNe¡šg
--;

408 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

410 
	`pÜtENABLE_INTERRUPTS
();

412 
	}
}

415 
__©Œibu‹__
(Ğ
Çked
 )è
ušt32_t
 
	$ulPÜtS‘IÁ”ru±Mask
( )

417 
__asm
 volatile \

423 :: "i" ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) : "r0", "r1" \

429 
	}
}

432 
__©Œibu‹__
(Ğ
Çked
 )è
	$vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 )

434 
__asm
 volatile \

442 Ğè
ulNewMaskV®ue
;

443 
	}
}

446 
	$xPÜtP’dSVHªdËr
( )

450 
__asm
 volatile

486 #ifdeà
WORKAROUND_PMU_CM001


487 #ià
WORKAROUND_PMU_CM001
 == 1

497 ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
)

499 
	}
}

502 
	$xPÜtSysTickHªdËr
( )

508 Ğè
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

511 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

515 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

518 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

519 
	}
}

522 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

524 
__©Œibu‹__
((
w—k
)è
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

526 
ušt32_t
 
ulR–ßdV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCom¶‘edSysTickDeüem’ts
, 
ulSysTickCTRL
;

527 
TickTy³_t
 
xModifŸbËIdËTime
;

530 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

532 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

539 
pÜtNVIC_SYSTICK_CTRL_REG
 &ğ~
pÜtNVIC_SYSTICK_ENABLE_BIT
;

544 
ulR–ßdV®ue
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTim”CouÁsFÜOÃTick
 * ( 
xEx³ùedIdËTime
 - 1UL ) );

545 ifĞ
ulR–ßdV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

547 
ulR–ßdV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

552 
__asm
 volatile( "cpsid i" );

556 ifĞ
	`eTaskCÚfœmSË•ModeStus
(è=ğ
eAbÜtSË•
 )

560 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

563 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

567 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

571 
__asm
 volatile( "cpsie i" );

576 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulR–ßdV®ue
;

580 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

583 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

590 
xModifŸbËIdËTime
 = 
xEx³ùedIdËTime
;

591 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xModifŸbËIdËTime
 );

592 ifĞ
xModifŸbËIdËTime
 > 0 )

594 
__asm
 volatile( "dsb" );

595 
__asm
 volatile( "wfi" );

596 
__asm
 volatile( "isb" );

598 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

604 
ulSysTickCTRL
 = 
pÜtNVIC_SYSTICK_CTRL_REG
;

605 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

609 
__asm
 volatile( "cpsie i" );

611 ifĞĞ
ulSysTickCTRL
 & 
pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

613 
ušt32_t
 
ulC®cuÏ‹dLßdV®ue
;

619 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL ) - ( 
ulR–ßdV®ue
 - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 );

624 ifĞĞ
ulC®cuÏ‹dLßdV®ue
 < 
ulStİ³dTim”Com³n§tiÚ
 ) || ( ulC®cuÏ‹dLßdV®u> 
ulTim”CouÁsFÜOÃTick
 ) )

626 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL );

629 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulC®cuÏ‹dLßdV®ue
;

636 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

644 
ulCom¶‘edSysTickDeüem’ts
 = ( 
xEx³ùedIdËTime
 * 
ulTim”CouÁsFÜOÃTick
 ) - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

648 
ulCom¶‘eTickP”iods
 = 
ulCom¶‘edSysTickDeüem’ts
 / 
ulTim”CouÁsFÜOÃTick
;

652 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom¶‘eTickP”iods
 + 1 ) * 
ulTim”CouÁsFÜOÃTick
 ) - 
ulCom¶‘edSysTickDeüem’ts
;

660 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

661 
	`pÜtENTER_CRITICAL
();

663 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

664 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

665 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

667 
	`pÜtEXIT_CRITICAL
();

669 
	}
}

678 
__©Œibu‹__
(Ğ
w—k
 )è
	$vPÜtS‘upTim”IÁ”ru±
( )

681 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

683 
ulTim”CouÁsFÜOÃTick
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

684 
xMaximumPossibËSuµ»s£dTicks
 = 
pÜtMAX_24_BIT_NUMBER
 / 
ulTim”CouÁsFÜOÃTick
;

685 
ulStİ³dTim”Com³n§tiÚ
 = 
pÜtMISSED_COUNTS_FACTOR
 / ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigSYSTICK_CLOCK_HZ
 );

690 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

691 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
pÜtNVIC_SYSTICK_CLK_BIT
 | 
pÜtNVIC_SYSTICK_INT_BIT
 | 
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

692 
	}
}

696 
	$vPÜtEÇbËVFP
( )

698 
__asm
 volatile

707 
	}
}

710 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

712 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

714 
ušt32_t
 
ulCu¼’tIÁ”ru±
;

715 
ušt8_t
 
ucCu¼’tPriÜ™y
;

718 
__asm
 vŞ©eĞ"mr %0, ip¤" : "ô"Ğ
ulCu¼’tIÁ”ru±
 ) );

721 ifĞ
ulCu¼’tIÁ”ru±
 >ğ
pÜtFIRST_USER_INTERRUPT_NUMBER
 )

724 
ucCu¼’tPriÜ™y
 = 
pcIÁ”ru±PriÜ™yRegi¡”s
[ 
ulCu¼’tIÁ”ru±
 ];

749 
	`cÚfigASSERT
Ğ
ucCu¼’tPriÜ™y
 >ğ
ucMaxSysC®lPriÜ™y
 );

765 
	`cÚfigASSERT
ĞĞ
pÜtAIRCR_REG
 & 
pÜtPRIORITY_GROUP_MASK
 ) <ğ
ulMaxPRIGROUPV®ue
 );

766 
	}
}

	@portable/GCC/ARM_CM4F/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

114 
vPÜtY›ld
( );

115 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 ) )

	)

116 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

117 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

118 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT


	)

119 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

123 
vPÜtEÁ”Cr™iÿl
( );

124 
vPÜtEx™Cr™iÿl
( );

125 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

126 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 );

127 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

128 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
(x)

	)

129 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

130 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
(0)

	)

131 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

132 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

139 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

140 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

144 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


145 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

146 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

151 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

154 
__©Œibu‹__
ĞĞ
®ways_šlše
 ) ) 
šlše
 
ušt8_t
 
ucPÜtCouÁL—dšgZ”os
Ğ
ušt32_t
 
ulB™m­
 )

156 
ušt8_t
 
	gucR‘uº
;

158 
__asm
 vŞ©Ğ"şz %0, %1" : "ô" ( 
ucR‘uº
 ) : "r" ( 
ulB™m­
 ) );

159  
	gucR‘uº
;

163 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

164 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

168 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

169 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

173 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`ucPÜtCouÁL—dšgZ”os
ĞĞuxR—dyPriÜ™› èè)

	)

179 #ifdeà
cÚfigASSERT


180 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

181 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

185 
	#pÜtNOP
()

	)

187 #ifdeà
__ılu¥lus


	@portable/GCC/ATMega323/port.c

75 
	~<¡dlib.h
>

76 
	~<avr/š‹¼u±.h
>

78 
	~"F»eRTOS.h
"

79 
	~"sk.h
"

86 
	#pÜtFLAGS_INT_ENABLED
 ( ( 
SckTy³_t
 ) 0x80 )

	)

89 
	#pÜtCLEAR_COUNTER_ON_MATCH
 ( ( 
ušt8_t
 ) 0x08 )

	)

90 
	#pÜtPRESCALE_64
 ( ( 
ušt8_t
 ) 0x03 )

	)

91 
	#pÜtCLOCK_PRESCALER
 ( ( 
ušt32_t
 ) 64 )

	)

92 
	#pÜtCOMPARE_MATCH_A_INTERRUPT_ENABLE
 ( ( 
ušt8_t
 ) 0x10 )

	)

98 
	tTCB_t
;

99 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

119 
	#pÜtSAVE_CONTEXT
(è\

	)

120 
asm
 volatile ( "push„0 \n\t" \

169 
	#pÜtRESTORE_CONTEXT
(è\

	)

170 
asm
 volatile ( "lds„26,…xCurrentTCB \n\t" \

217 
´vS‘upTim”IÁ”ru±
( );

223 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

225 
ušt16_t
 
usAdd»ss
;

230 *
pxTİOfSck
 = 0x11;

231 
pxTİOfSck
--;

232 *
pxTİOfSck
 = 0x22;

233 
pxTİOfSck
--;

234 *
pxTİOfSck
 = 0x33;

235 
pxTİOfSck
--;

244 
usAdd»ss
 = ( 
ušt16_t
 ) 
pxCode
;

245 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

246 
pxTİOfSck
--;

248 
usAdd»ss
 >>= 8;

249 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

250 
pxTİOfSck
--;

256 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

257 
pxTİOfSck
--;

258 *
pxTİOfSck
 = 
pÜtFLAGS_INT_ENABLED
;

259 
pxTİOfSck
--;

263 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

264 
pxTİOfSck
--;

265 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02;

266 
pxTİOfSck
--;

267 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03;

268 
pxTİOfSck
--;

269 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04;

270 
pxTİOfSck
--;

271 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05;

272 
pxTİOfSck
--;

273 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06;

274 
pxTİOfSck
--;

275 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07;

276 
pxTİOfSck
--;

277 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08;

278 
pxTİOfSck
--;

279 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09;

280 
pxTİOfSck
--;

281 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10;

282 
pxTİOfSck
--;

283 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11;

284 
pxTİOfSck
--;

285 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12;

286 
pxTİOfSck
--;

287 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x13;

288 
pxTİOfSck
--;

289 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x14;

290 
pxTİOfSck
--;

291 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x15;

292 
pxTİOfSck
--;

293 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x16;

294 
pxTİOfSck
--;

295 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x17;

296 
pxTİOfSck
--;

297 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x18;

298 
pxTİOfSck
--;

299 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x19;

300 
pxTİOfSck
--;

301 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x20;

302 
pxTİOfSck
--;

303 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x21;

304 
pxTİOfSck
--;

305 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x22;

306 
pxTİOfSck
--;

307 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x23;

308 
pxTİOfSck
--;

311 
usAdd»ss
 = ( 
ušt16_t
 ) 
pvP¬am‘”s
;

312 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

313 
pxTİOfSck
--;

315 
usAdd»ss
 >>= 8;

316 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

317 
pxTİOfSck
--;

319 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x26;

320 
pxTİOfSck
--;

321 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x27;

322 
pxTİOfSck
--;

323 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x28;

324 
pxTİOfSck
--;

325 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x29;

326 
pxTİOfSck
--;

327 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x30;

328 
pxTİOfSck
--;

329 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x031;

330 
pxTİOfSck
--;

334  
pxTİOfSck
;

335 
	}
}

338 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

341 
	`´vS‘upTim”IÁ”ru±
();

344 
	`pÜtRESTORE_CONTEXT
();

348 
asm
 volatile ( "ret" );

351  
pdTRUE
;

352 
	}
}

355 
	$vPÜtEndScheduËr
( )

359 
	}
}

366 
	$vPÜtY›ld
Ğè
	`__©Œibu‹__
 ( ( 
Çked
 ) );

367 
	$vPÜtY›ld
( )

369 
	`pÜtSAVE_CONTEXT
();

370 
	`vTaskSw™chCÚ‹xt
();

371 
	`pÜtRESTORE_CONTEXT
();

373 
asm
 volatile ( "ret" );

374 
	}
}

383 
	$vPÜtY›ldFromTick
Ğè
	`__©Œibu‹__
 ( ( 
Çked
 ) );

384 
	$vPÜtY›ldFromTick
( )

386 
	`pÜtSAVE_CONTEXT
();

387 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

389 
	`vTaskSw™chCÚ‹xt
();

391 
	`pÜtRESTORE_CONTEXT
();

393 
asm
 volatile ( "ret" );

394 
	}
}

400 
	$´vS‘upTim”IÁ”ru±
( )

402 
ušt32_t
 
ulCom·»M©ch
;

403 
ušt8_t
 
ucHighBy‹
, 
ucLowBy‹
;

408 
ulCom·»M©ch
 = 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
;

411 
ulCom·»M©ch
 /ğ
pÜtCLOCK_PRESCALER
;

414 
ulCom·»M©ch
 -ğĞ
ušt32_t
 ) 1;

418 
ucLowBy‹
 = ( 
ušt8_t
 ) ( 
ulCom·»M©ch
 & ( 
ušt32_t
 ) 0xff );

419 
ulCom·»M©ch
 >>= 8;

420 
ucHighBy‹
 = ( 
ušt8_t
 ) ( 
ulCom·»M©ch
 & ( 
ušt32_t
 ) 0xff );

421 
OCR1AH
 = 
ucHighBy‹
;

422 
OCR1AL
 = 
ucLowBy‹
;

425 
ucLowBy‹
 = 
pÜtCLEAR_COUNTER_ON_MATCH
 | 
pÜtPRESCALE_64
;

426 
TCCR1B
 = 
ucLowBy‹
;

430 
ucLowBy‹
 = 
TIMSK
;

431 
ucLowBy‹
 |ğ
pÜtCOMPARE_MATCH_A_INTERRUPT_ENABLE
;

432 
TIMSK
 = 
ucLowBy‹
;

433 
	}
}

436 #ià
cÚfigUSE_PREEMPTION
 == 1

443 
	$SIG_OUTPUT_COMPARE1A
Ğè
	`__©Œibu‹__
 ( ( 
sigÇl
, 
Çked
 ) );

444 
	$SIG_OUTPUT_COMPARE1A
( )

446 
	`vPÜtY›ldFromTick
();

447 
asm
 volatile ( "reti" );

448 
	}
}

456 
	$SIG_OUTPUT_COMPARE1A
Ğè
	`__©Œibu‹__
 ( ( 
sigÇl
 ) );

457 
	$SIG_OUTPUT_COMPARE1A
( )

459 
	`xTaskInüem’tTick
();

460 
	}
}

	@portable/GCC/ATMega323/portmacro.h

73 #iâdeà
PORTMACRO_H


74 
	#PORTMACRO_H


	)

76 #ifdeà
__ılu¥lus


91 
	#pÜtCHAR
 

	)

92 
	#pÜtFLOAT
 

	)

93 
	#pÜtDOUBLE
 

	)

94 
	#pÜtLONG
 

	)

95 
	#pÜtSHORT
 

	)

96 
	#pÜtSTACK_TYPE
 
ušt8_t


	)

97 
	#pÜtBASE_TYPE
 

	)

99 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

100 sigÃd 
	tBa£Ty³_t
;

101 
	tUBa£Ty³_t
;

103 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

104 
ušt16_t
 
	tTickTy³_t
;

105 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

107 
ušt32_t
 
	tTickTy³_t
;

108 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

113 
	#pÜtENTER_CRITICAL
(è
asm
 vŞ©Ğ"š __tmp_»g__, __SREG__" :: ); \

	)

114 
asm
 volatile ( "cli" :: ); \

115 
asm
 volatile ( "push __tmp_reg__" :: )

117 
	#pÜtEXIT_CRITICAL
(è
asm
 vŞ©Ğ"pİ __tmp_»g__" :: ); \

	)

118 
asm
 volatile ( "out __SREG__, __tmp_reg__" :: )

120 
	#pÜtDISABLE_INTERRUPTS
(è
asm
 vŞ©Ğ"şi" :: );

	)

121 
	#pÜtENABLE_INTERRUPTS
(è
asm
 vŞ©Ğ"£i" :: );

	)

125 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

126 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

127 
	#pÜtBYTE_ALIGNMENT
 1

	)

128 
	#pÜtNOP
(è
asm
 vŞ©Ğ"nİ" );

	)

132 
vPÜtY›ld
Ğè
__©Œibu‹__
 ( ( 
Çked
 ) );

133 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

137 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

138 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

140 #ifdeà
__ılu¥lus


	@portable/GCC/AVR32_UC3/port.c

82 
	~<sys/ıu.h
>

83 
	~<sys/u§¹.h
>

84 
	~<m®loc.h
>

87 
	~"F»eRTOS.h
"

88 
	~"sk.h
"

91 
	~<avr32/io.h
>

92 
	~"gpio.h
"

93 #ifĞ
cÚfigTICK_USE_TC
==1 )

94 
	~"tc.h
"

99 
	#pÜtINITIAL_SR
 ( ( 
SckTy³_t
 ) 0x00400000 )

	)

100 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 0 )

	)

103 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

104 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

106 #ifĞ
cÚfigTICK_USE_TC
==0 )

107 
´vScheduËNextTick
( );

109 
´vCË¬TcIÁ
( );

113 
´vS‘upTim”IÁ”ru±
( );

125 
	$_š™_¡¬tup
()

128 
_evba
;

130 #ià
cÚfigHEAP_INIT


131 
__h—p_¡¬t__
;

132 
__h—p_’d__
;

133 
Ba£Ty³_t
 *
pxMem
;

137 
	`S‘_sy¡em_»gi¡”
Ğ
AVR32_EVBA
, ( è&
_evba
 );

140 
	`ENABLE_ALL_EXCEPTIONS
();

143 
	`INTC_š™_š‹¼u±s
();

145 #ià
cÚfigHEAP_INIT


148  
pxMem
 = &
__h—p_¡¬t__
;…xMem < ( 
Ba£Ty³_t
 * )&
__h—p_’d__
; )

150 *
pxMem
++ = 0xA5A5A5A5;

156 
	`£t_ıu_hz
Ğ
cÚfigCPU_CLOCK_HZ
 );

159 #ià
cÚfigDBG


161 cÚ¡ 
gpio_m­_t
 
DBG_USART_GPIO_MAP
 =

163 { 
cÚfigDBG_USART_RX_PIN
, 
cÚfigDBG_USART_RX_FUNCTION
 },

164 { 
cÚfigDBG_USART_TX_PIN
, 
cÚfigDBG_USART_TX_FUNCTION
 }

168 
	`£t_u§¹_ba£
ĞĞ* ) 
cÚfigDBG_USART
 );

169 
	`gpio_’abË_moduË
Ğ
DBG_USART_GPIO_MAP
,

170 Ğ
DBG_USART_GPIO_MAP
 ) / ( DBG_USART_GPIO_MAP[0] ) );

171 
	`u§¹_š™
Ğ
cÚfigDBG_USART_BAUDRATE
 );

174 
	}
}

196 
	$__m®loc_lock
(
_»’t
 *
±r
)

198 
	`vTaskSu¥’dAÎ
();

199 
	}
}

206 
	$__m®loc_uÆock
(
_»’t
 *
±r
)

208 
	`xTaskResumeAÎ
();

209 
	}
}

213 *
	$pvPÜtR—Îoc
Ğ*
pv
, 
size_t
 
xWª‹dSize
 )

215 *
pvR‘uº
;

217 
	`vTaskSu¥’dAÎ
();

219 
pvR‘uº
 = 
	`»®loc
Ğ
pv
, 
xWª‹dSize
 );

221 
	`xTaskResumeAÎ
();

223  
pvR‘uº
;

224 
	}
}

231 
__©Œibu‹__
((
__Çked__
)è
	$vTick
( )

234 
	`pÜtSAVE_CONTEXT_OS_INT
();

236 #ifĞ
cÚfigTICK_USE_TC
==1 )

238 
	`´vCË¬TcIÁ
();

242 
	`´vScheduËNextTick
();

247 
	`pÜtENTER_CRITICAL
();

248 
	`xTaskInüem’tTick
();

249 
	`pÜtEXIT_CRITICAL
();

252 
	`pÜtRESTORE_CONTEXT_OS_INT
();

253 
	}
}

256 
__©Œibu‹__
((
__Çked__
)è
	$SCALLY›ld
( )

259 
	`pÜtSAVE_CONTEXT_SCALL
();

260 
	`vTaskSw™chCÚ‹xt
();

261 
	`pÜtRESTORE_CONTEXT_SCALL
();

262 
	}
}

269 
__©Œibu‹__
((
__nošlše__
)è
	$vPÜtEÁ”Cr™iÿl
( )

272 
	`pÜtDISABLE_INTERRUPTS
();

277 
ulCr™iÿlNe¡šg
++;

278 
	}
}

281 
__©Œibu‹__
((
__nošlše__
)è
	$vPÜtEx™Cr™iÿl
( )

283 if(
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
)

285 
ulCr™iÿlNe¡šg
--;

286 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

289 
	`pÜtENABLE_INTERRUPTS
();

292 
	}
}

301 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

307 
pxTİOfSck
--;

308 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x08080808;

309 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x09090909;

310 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x0A0A0A0A;

311 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x0B0B0B0B;

312 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

313 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xDEADBEEF;

314 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

315 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 
pÜtINITIAL_SR
;

316 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xFF0000FF;

317 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x01010101;

318 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x02020202;

319 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x03030303;

320 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x04040404;

321 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x05050505;

322 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x06060606;

323 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x07070707;

324 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_NESTING
;

326  
pxTİOfSck
;

327 
	}
}

330 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

334 
	`´vS‘upTim”IÁ”ru±
();

337 
	`pÜtRESTORE_CONTEXT
();

341 
	}
}

344 
	$vPÜtEndScheduËr
( )

348 
	}
}

353 #ifĞ
cÚfigTICK_USE_TC
==0 )

354 
	$´vScheduËFœ¡Tick
()

356 
ušt32_t
 
lCyşes
;

358 
lCyşes
 = 
	`G‘_sy¡em_»gi¡”
(
AVR32_COUNT
);

359 
lCyşes
 +ğ(
cÚfigCPU_CLOCK_HZ
/
cÚfigTICK_RATE_HZ
);

362 if(0 =ğ
lCyşes
)

364 
lCyşes
++;

366 
	`S‘_sy¡em_»gi¡”
(
AVR32_COMPARE
, 
lCyşes
);

367 
	}
}

369 
__©Œibu‹__
((
__nošlše__
)è
	$´vScheduËNextTick
()

371 
ušt32_t
 
lCyşes
, 
lCouÁ
;

373 
lCyşes
 = 
	`G‘_sy¡em_»gi¡”
(
AVR32_COMPARE
);

374 
lCyşes
 +ğ(
cÚfigCPU_CLOCK_HZ
/
cÚfigTICK_RATE_HZ
);

377 if(0 =ğ
lCyşes
)

379 
lCyşes
++;

381 
lCouÁ
 = 
	`G‘_sy¡em_»gi¡”
(
AVR32_COUNT
);

382 ifĞ
lCyşes
 < 
lCouÁ
 )

384 
lCyşes
 +ğ(
cÚfigCPU_CLOCK_HZ
/
cÚfigTICK_RATE_HZ
);

386 
	`S‘_sy¡em_»gi¡”
(
AVR32_COMPARE
, 
lCyşes
);

387 
	}
}

389 
__©Œibu‹__
((
__nošlše__
)è
	$´vCË¬TcIÁ
()

391 
AVR32_TC
.
chªÃl
[
cÚfigTICK_TC_CHANNEL
].
¤
;

392 
	}
}

397 
	$´vS‘upTim”IÁ”ru±
()

399 #ifĞ
cÚfigTICK_USE_TC
==1 )

401 vŞ©
avr32_tc_t
 *
tc
 = &
AVR32_TC
;

404 
tc_wavefÜm_İt_t
 
wavefÜm_İt
 =

406 .
chªÃl
 = 
cÚfigTICK_TC_CHANNEL
,

408 .
bswŒg
 = 
TC_EVT_EFFECT_NOOP
,

409 .
b“vt
 = 
TC_EVT_EFFECT_NOOP
,

410 .
bıc
 = 
TC_EVT_EFFECT_NOOP
,

411 .
bıb
 = 
TC_EVT_EFFECT_NOOP
,

413 .
aswŒg
 = 
TC_EVT_EFFECT_NOOP
,

414 .
«evt
 = 
TC_EVT_EFFECT_NOOP
,

415 .
aıc
 = 
TC_EVT_EFFECT_NOOP
,

416 .
aıa
 = 
TC_EVT_EFFECT_NOOP
,

418 .
wav£l
 = 
TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER
,

419 .
’‘rg
 = 
FALSE
,

420 .
“vt
 = 0,

421 .
“v‹dg
 = 
TC_SEL_NO_EDGE
,

422 .
ıcdis
 = 
FALSE
,

423 .
ıc¡İ
 = 
FALSE
,

425 .
bur¡
 = 
FALSE
,

426 .
şki
 = 
FALSE
,

427 .
tcşks
 = 
TC_CLOCK_SOURCE_TC2


430 
tc_š‹¼u±_t
 
tc_š‹¼u±
 =

432 .
‘rgs
=0,

433 .
ldrbs
=0,

434 .
ld¿s
=0,

435 .
ıcs
 =1,

436 .
ıbs
 =0,

437 .
ıas
 =0,

438 .
lovrs
=0,

439 .
covfs
=0,

445 
	`pÜtDISABLE_INTERRUPTS
();

450 #ifĞ
cÚfigTICK_USE_TC
==1 )

452 
	`INTC_»gi¡”_š‹¼u±
(&
vTick
, 
cÚfigTICK_TC_IRQ
, 
INT0
);

455 
	`tc_š™_wavefÜm
(
tc
, &
wavefÜm_İt
);

460 
	`tc_wr™e_rc
Ğ
tc
, 
cÚfigTICK_TC_CHANNEL
, ( 
cÚfigPBA_CLOCK_HZ
 / 4è/ 
cÚfigTICK_RATE_HZ
 );

462 
	`tc_cÚfigu»_š‹¼u±s
Ğ
tc
, 
cÚfigTICK_TC_CHANNEL
, &
tc_š‹¼u±
 );

465 
	`tc_¡¬t
(
tc
, 
cÚfigTICK_TC_CHANNEL
);

469 
	`INTC_»gi¡”_š‹¼u±
(&
vTick
, 
AVR32_CORE_COMPARE_IRQ
, 
INT0
);

470 
	`´vScheduËFœ¡Tick
();

473 
	}
}

	@portable/GCC/AVR32_UC3/portmacro.h

81 #iâdeà
PORTMACRO_H


82 
	#PORTMACRO_H


	)

93 
	~<avr32/io.h
>

94 
	~"štc.h
"

95 
	~"comp”.h
"

97 #ifdeà
__ılu¥lus


103 
	#pÜtCHAR
 

	)

104 
	#pÜtFLOAT
 

	)

105 
	#pÜtDOUBLE
 

	)

106 
	#pÜtLONG
 

	)

107 
	#pÜtSHORT
 

	)

108 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

109 
	#pÜtBASE_TYPE
 

	)

111 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

112 
	tBa£Ty³_t
;

113 
	tUBa£Ty³_t
;

115 
	#TASK_DELAY_MS
(
x
èĞ(xè/
pÜtTICK_PERIOD_MS
 )

	)

116 
	#TASK_DELAY_S
(
x
èĞ(x)*1000 /
pÜtTICK_PERIOD_MS
 )

	)

117 
	#TASK_DELAY_MIN
(
x
èĞ(x)*60*1000/
pÜtTICK_PERIOD_MS
 )

	)

119 
	#cÚfigTICK_TC_IRQ
 
	`ATPASTE2
(
AVR32_TC_IRQ
, 
cÚfigTICK_TC_CHANNEL
)

	)

121 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

122 
ušt16_t
 
	tTickTy³_t
;

123 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

125 
ušt32_t
 
	tTickTy³_t
;

126 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

131 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

132 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

133 
	#pÜtBYTE_ALIGNMENT
 4

	)

134 
	#pÜtNOP
(è{
__asm__
 
	`__vŞ©e__
 ("nİ");}

	)

141 
	#DISABLE_ALL_EXCEPTIONS
(è
	`Di§bË_glob®_exû±iÚ
()

	)

142 
	#ENABLE_ALL_EXCEPTIONS
(è
	`EÇbË_glob®_exû±iÚ
()

	)

144 
	#DISABLE_ALL_INTERRUPTS
(è
	`Di§bË_glob®_š‹¼u±
()

	)

145 
	#ENABLE_ALL_INTERRUPTS
(è
	`EÇbË_glob®_š‹¼u±
()

	)

147 
	#DISABLE_INT_LEVEL
(
št_Ëv
è
	`Di§bË_š‹¼u±_Ëv–
(št_Ëv)

	)

148 
	#ENABLE_INT_LEVEL
(
št_Ëv
è
	`EÇbË_š‹¼u±_Ëv–
(št_Ëv)

	)

164 #ià
cÚfigDBG


165 
	#pÜtDBG_TRACE
(...è\

	)

167 
åuts
(
__FILE__
 ":" 
ASTRINGZ
(
__LINE__
è": ", 
¡dout
);\

168 
´štf
(
__VA_ARGS__
);\

169 
åuts
("\r\n", 
¡dout
);\

172 
	#pÜtDBG_TRACE
(...)

	)

177 
	#pÜtDISABLE_INTERRUPTS
(è
	`DISABLE_ALL_INTERRUPTS
()

	)

178 
	#pÜtENABLE_INTERRUPTS
(è
	`ENABLE_ALL_INTERRUPTS
()

	)

181 
vPÜtEÁ”Cr™iÿl
( );

182 
vPÜtEx™Cr™iÿl
( );

184 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

185 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

189 *
pvPÜtR—Îoc
Ğ*
pv
, 
size_t
 
xSize
 );

198 
	#pÜtRESTORE_CONTEXT
(è\

	)

200 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

201 vŞ©*vŞ©
pxCu¼’tTCB
; \

203 
__asm__
 
__vŞ©e__
 ( \

231 : [
ulCr™iÿlNe¡šg
] "i" (&ulCriticalNesting), \

232 [
pxCu¼’tTCB
] "i" (&pxCurrentTCB), \

233 [
SR
] "i" (
AVR32_SR
) \

270 #ià
cÚfigUSE_PREEMPTION
 == 0

275 
	#pÜtSAVE_CONTEXT_OS_INT
(è\

	)

278 
__asm__
 
__vŞ©e__
 ("stm --sp,„0-r7"); \

287 
	#pÜtRESTORE_CONTEXT_OS_INT
(è\

	)

289 
__asm__
 
__vŞ©e__
 ( \

304 
	#pÜtSAVE_CONTEXT_OS_INT
(è\

	)

306 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

307 vŞ©*vŞ©
pxCu¼’tTCB
; \

312 
__asm__
 
__vŞ©e__
 ( \

347 : [
ulCr™iÿlNe¡šg
] "i" (&ulCriticalNesting), \

348 [
pxCu¼’tTCB
] "i" (&pxCurrentTCB), \

349 [
LINE
] "i" (
__LINE__
) \

356 
	#pÜtRESTORE_CONTEXT_OS_INT
(è\

	)

358 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

359 vŞ©*vŞ©
pxCu¼’tTCB
; \

368 
__asm__
 
__vŞ©e__
 ( \

374 : [
LINE
] "i" (
__LINE__
) \

380 
pÜtENTER_CRITICAL
(); \

381 
vTaskSw™chCÚ‹xt
(); \

382 
pÜtEXIT_CRITICAL
(); \

386 
__asm__
 
__vŞ©e__
 ( \

407 : [
ulCr™iÿlNe¡šg
] "i" (&ulCriticalNesting), \

408 [
pxCu¼’tTCB
] "i" (&pxCurrentTCB), \

409 [
LINE
] "i" (
__LINE__
) \

422 
	#pÜtSAVE_CONTEXT_SCALL
(è\

	)

424 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

425 vŞ©*vŞ©
pxCu¼’tTCB
; \

437 
__asm__
 
__vŞ©e__
 ( \

466 : [
ulCr™iÿlNe¡šg
] "i" (&ulCriticalNesting) \

473 
pÜtENTER_CRITICAL
(); \

476 
__asm__
 
__vŞ©e__
 ( \

482 : [
pxCu¼’tTCB
] "i" (&pxCurrentTCB) \

489 
	#pÜtRESTORE_CONTEXT_SCALL
(è\

	)

491 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

492 vŞ©*vŞ©
pxCu¼’tTCB
; \

497 
__asm__
 
__vŞ©e__
 ( \

503 : [
pxCu¼’tTCB
] "i" (&pxCurrentTCB) \

507 
pÜtEXIT_CRITICAL
(); \

509 
__asm__
 
__vŞ©e__
 ( \

536 : [
ulCr™iÿlNe¡šg
] "i" (&ulCriticalNesting) \

545 #ià
cÚfigUSE_PREEMPTION
 == 0

551 
	#pÜtENTER_SWITCHING_ISR
(è\

	)

554 
__asm__
 
__vŞ©e__
 ("stm --sp,„0-r7"); \

563 
	#pÜtEXIT_SWITCHING_ISR
(è\

	)

565 
__asm__
 
__vŞ©e__
 ( \

581 
	#pÜtENTER_SWITCHING_ISR
(è\

	)

583 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

584 vŞ©*vŞ©
pxCu¼’tTCB
; \

589 
__asm__
 
__vŞ©e__
 ( \

620 : [
ulCr™iÿlNe¡šg
] "i" (&ulCriticalNesting), \

621 [
pxCu¼’tTCB
] "i" (&pxCurrentTCB), \

622 [
LINE
] "i" (
__LINE__
) \

629 
	#pÜtEXIT_SWITCHING_ISR
(è\

	)

631 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

632 vŞ©*vŞ©
pxCu¼’tTCB
; \

634 
__asm__
 
__vŞ©e__
 ( \

651 : [
LINE
] "i" (
__LINE__
) \

655 
pÜtENTER_CRITICAL
(); \

656 
vTaskSw™chCÚ‹xt
(); \

657 
pÜtEXIT_CRITICAL
(); \

659 
__asm__
 
__vŞ©e__
 ( \

686 : [
ulCr™iÿlNe¡šg
] "i" (&ulCriticalNesting), \

687 [
pxCu¼’tTCB
] "i" (&pxCurrentTCB), \

688 [
LINE
] "i" (
__LINE__
) \

695 
	#pÜtYIELD
(è{
__asm__
 
	`__vŞ©e__
 ("sÿÎ");}

	)

698 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

699 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

701 #ifdeà
__ılu¥lus


	@portable/GCC/CORTUS_APS3/port.c

67 
	~<¡dlib.h
>

70 
	~"F»eRTOS.h
"

71 
	~"sk.h
"

74 
	~<machše/couÁ”.h
>

75 
	~<machše/ic.h
>

79 
	#pÜtINITIAL_PSR
 ( 0x00020000 )

	)

86 
´vS‘upTim”IÁ”ru±
( );

89 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 * 
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

93 
pxTİOfSck
 -= 20;

96 
pxTİOfSck
[ 16 ] = 0;

97 
pxTİOfSck
[ 15 ] = 
pÜtINITIAL_PSR
;

98 
pxTİOfSck
[ 14 ] = ( 
ušt32_t
 ) 
pxCode
;

99 
pxTİOfSck
[ 13 ] = 0x00000000UL;

100 
pxTİOfSck
[ 12 ] = 0x00000000UL;

101 
pxTİOfSck
[ 11 ] = 0x0d0d0d0dUL;

102 
pxTİOfSck
[ 10 ] = 0x0c0c0c0cUL;

103 
pxTİOfSck
[ 9 ] = 0x0b0b0b0bUL;

104 
pxTİOfSck
[ 8 ] = 0x0a0a0a0aUL;

105 
pxTİOfSck
[ 7 ] = 0x09090909UL;

106 
pxTİOfSck
[ 6 ] = 0x08080808UL;

107 
pxTİOfSck
[ 5 ] = 0x07070707UL;

108 
pxTİOfSck
[ 4 ] = 0x06060606UL;

109 
pxTİOfSck
[ 3 ] = 0x05050505UL;

110 
pxTİOfSck
[ 2 ] = 0x04040404UL;

111 
pxTİOfSck
[ 1 ] = 0x03030303UL;

112 
pxTİOfSck
[ 0 ] = ( 
ušt32_t
 ) 
pvP¬am‘”s
;

114  
pxTİOfSck
;

115 
	}
}

118 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

121 
	`´vS‘upTim”IÁ”ru±
();

124 
ic
->
›n
 = 1;

127 
	`pÜtRESTORE_CONTEXT
();

131 
	}
}

134 
	$´vS‘upTim”IÁ”ru±
( )

137 
couÁ”1
->
»lßd
 = ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1;

138 
couÁ”1
->
v®ue
 = couÁ”1->
»lßd
;

139 
couÁ”1
->
mask
 = 1;

142 
œq
[ 
IRQ_COUNTER1
 ].
›n
 = 1;

143 
	}
}

147 
	$š‹¼u±31_hªdËr
Ğè
	`__©Œibu‹__
((
Çked
));

148 
	$š‹¼u±31_hªdËr
( )

150 
	`pÜtSAVE_CONTEXT
();

151 
__asm
 volatile ( "call vTaskSwitchContext" );

152 
	`pÜtRESTORE_CONTEXT
();

153 
	}
}

156 
	$´vProûssTick
Ğè
	`__©Œibu‹__
((
nošlše
));

157 
	$´vProûssTick
( )

159 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

161 
	`vTaskSw™chCÚ‹xt
();

165 
couÁ”1
->
expœed
 = 0;

166 
	}
}

170 
	$š‹¼u±7_hªdËr
Ğè
	`__©Œibu‹__
((
Çked
));

171 
	$š‹¼u±7_hªdËr
( )

173 
	`pÜtSAVE_CONTEXT
();

174 
	`´vProûssTick
();

175 
	`pÜtRESTORE_CONTEXT
();

176 
	}
}

179 
	$vPÜtEndScheduËr
( )

182 
	}
}

	@portable/GCC/CORTUS_APS3/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


73 
	~<machše/ıu.h
>

86 
	#pÜtCHAR
 

	)

87 
	#pÜtFLOAT
 

	)

88 
	#pÜtDOUBLE
 

	)

89 
	#pÜtLONG
 

	)

90 
	#pÜtSHORT
 

	)

91 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

92 
	#pÜtBASE_TYPE
 

	)

94 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

95 
	tBa£Ty³_t
;

96 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

109 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

110 
	#pÜtBYTE_ALIGNMENT
 4

	)

111 
	#pÜtNOP
(è
__asm__
 vŞ©Ğ"mov„0,„0" )

	)

112 
	#pÜtCRITICAL_NESTING_IN_TCB
 1

	)

113 
	#pÜtIRQ_TRAP_YIELD
 31

	)

118 
vPÜtY›ld
( );

122 
	#pÜtYIELD
(è
asm
 
	`__vŞ©e__
Ğ"¿°#%0 "::"i"(
pÜtIRQ_TRAP_YIELD
):"memÜy")

	)

125 
vTaskEÁ”Cr™iÿl
( );

126 
vTaskEx™Cr™iÿl
( );

127 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

128 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

132 
	#pÜtDISABLE_INTERRUPTS
(è
	`ıu_št_di§bË
()

	)

133 
	#pÜtENABLE_INTERRUPTS
(è
	`ıu_št_’abË
()

	)

137 
	#pÜtYIELD_FROM_ISR
Ğ
xHigh”PriÜ™yTaskWok’
 ) ifĞxHigh”PriÜ™yTaskWok’ !ğ
pdFALSE
 ) 
	`vTaskSw™chCÚ‹xt
()

	)

141 
	#pÜtSAVE_CONTEXT
(è\

	)

142 
asm
 
	g__vŞ©e__
 \

161 
	#pÜtRESTORE_CONTEXT
(è\

	)

162 
asm
 
__vŞ©e__
( \

182 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

183 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

186 #ifdeà
__ılu¥lus


	@portable/GCC/ColdFire_V2/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

70 
	#pÜtINITIAL_FORMAT_VECTOR
 ( ( 
SckTy³_t
 ) 0x4000 )

	)

73 
	#pÜtINITIAL_STATUS_REGISTER
 ( ( 
SckTy³_t
 ) 0x2000)

	)

77 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 0x9999UL;

81 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 * 
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

83 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

84 
pxTİOfSck
--;

86 *
pxTİOfSck
 = (
SckTy³_t
) 0xDEADBEEF;

87 
pxTİOfSck
--;

90 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

91 
pxTİOfSck
--;

93 *
pxTİOfSck
 = ( 
pÜtINITIAL_FORMAT_VECTOR
 << 16UL ) | ( 
pÜtINITIAL_STATUS_REGISTER
 );

94 
pxTİOfSck
--;

96 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0;

97 
pxTİOfSck
 -= 14;

99  
pxTİOfSck
;

100 
	}
}

103 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

105 
	`vPÜtS¹Fœ¡Task
( );

107 
ulCr™iÿlNe¡šg
 = 0UL;

110 
	`vAµliÿtiÚS‘upIÁ”ru±s
();

113 
	`vPÜtS¹Fœ¡Task
();

115  
pdFALSE
;

116 
	}
}

119 
	$vPÜtEndScheduËr
( )

122 
	}
}

125 
	$vPÜtEÁ”Cr™iÿl
( )

127 ifĞ
ulCr™iÿlNe¡šg
 == 0UL )

133 
	`pÜtDISABLE_INTERRUPTS
();

134 ifĞ
MCF_INTC0_INTFRCL
 == 0UL )

139 
	`pÜtENABLE_INTERRUPTS
();

143 
ulCr™iÿlNe¡šg
++;

144 
	}
}

147 
	$vPÜtEx™Cr™iÿl
( )

149 
ulCr™iÿlNe¡šg
--;

150 ifĞ
ulCr™iÿlNe¡šg
 == 0 )

152 
	`pÜtENABLE_INTERRUPTS
();

154 
	}
}

157 
	$vPÜtY›ldHªdËr
( )

159 
ušt32_t
 
ulSavedIÁ”ru±Mask
;

161 
ulSavedIÁ”ru±Mask
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

163 
MCF_INTC0_INTFRCL
 = 0;

164 
	`vTaskSw™chCÚ‹xt
();

165 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulSavedIÁ”ru±Mask
 );

166 
	}
}

	@portable/GCC/ColdFire_V2/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

96 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

97 
ušt16_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

100 
ušt32_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

106 
	#pÜtBYTE_ALIGNMENT
 4

	)

107 
	#pÜtSTACK_GROWTH
 -1

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

110 
ušt32_t
 
ulPÜtS‘IPL
( uint32_t );

111 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IPL
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

112 
	#pÜtENABLE_INTERRUPTS
(è
	`ulPÜtS‘IPL
Ğ0 )

	)

115 
vPÜtEÁ”Cr™iÿl
( );

116 
vPÜtEx™Cr™iÿl
( );

117 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

118 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

120 
UBa£Ty³_t
 
uxPÜtS‘IÁ”ru±MaskFromISR
( );

121 
vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
UBa£Ty³_t
 );

122 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IPL
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

123 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedStusRegi¡”
 ) 
	`ulPÜtS‘IPL
ĞuxSavedStusRegi¡” )

	)

129 
	#pÜtNOP
(è
asm
 vŞ©Ğ"nİ" )

	)

132 
	#pÜtYIELD
(è
MCF_INTC0_INTFRCL
 = ( 1UL << 
cÚfigYIELD_INTERRUPT_VECTOR
 ); 
	`pÜtNOP
();…ÜtNOP()

	)

137 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” è
	`__©Œibu‹__
((
nÜ‘uº
))

	)

138 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

141 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed !ğ
pdFALSE
 ) \

	)

143 
pÜtYIELD
(); \

147 #ifdeà
__ılu¥lus


	@portable/GCC/H8S2329/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

79 
	#pÜtINITIAL_CCR
 ( ( 
SckTy³_t
 ) 0x00 )

	)

82 
	#pÜtCLEAR_ON_TGRA_COMPARE_MATCH
 ( ( 
ušt8_t
 ) 0x20 )

	)

83 
	#pÜtCLOCK_DIV_64
 ( ( 
ušt8_t
 ) 0x03 )

	)

84 
	#pÜtCLOCK_DIV
 ( ( 
ušt32_t
 ) 64 )

	)

85 
	#pÜtTGRA_INTERRUPT_ENABLE
 ( ( 
ušt8_t
 ) 0x01 )

	)

86 
	#pÜtTIMER_CHANNEL
 ( ( 
ušt8_t
 ) 0x02 )

	)

87 
	#pÜtMSTP13
 ( ( 
ušt16_t
 ) 0x2000 )

	)

92 
´vS‘upTim”IÁ”ru±
( );

97 
	$vPÜtY›ld
Ğè
	`__©Œibu‹__
 ( ( 
§v—Î
, 
š‹¼u±_hªdËr
 ) );

104 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

106 
ušt32_t
 
ulV®ue
;

109 
ulV®ue
 = ( 
ušt32_t
 ) 
pxTİOfSck
;

110 ifĞ
ulV®ue
 & 1UL )

112 
pxTİOfSck
 =…xTopOfStack - 1;

117 
pxTİOfSck
--;

118 *
pxTİOfSck
 = 0xaa;

119 
pxTİOfSck
--;

120 *
pxTİOfSck
 = 0xbb;

121 
pxTİOfSck
--;

122 *
pxTİOfSck
 = 0xcc;

123 
pxTİOfSck
--;

124 *
pxTİOfSck
 = 0xdd;

128 
ulV®ue
 = ( 
ušt32_t
 ) 
pxCode
;

130 
pxTİOfSck
--;

131 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulV®ue
 & 0xff );

132 
pxTİOfSck
--;

133 
ulV®ue
 >>= 8UL;

134 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulV®ue
 & 0xff );

135 
pxTİOfSck
--;

136 
ulV®ue
 >>= 8UL;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulV®ue
 & 0xff );

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = 
pÜtINITIAL_CCR
;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = 0x66;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = 0x66;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = 0x66;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = 0x66;

158 
ulV®ue
 = ( 
ušt32_t
 ) 
pvP¬am‘”s
;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulV®ue
 & 0xff );

162 
pxTİOfSck
--;

163 
ulV®ue
 >>= 8UL;

164 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulV®ue
 & 0xff );

165 
pxTİOfSck
--;

166 
ulV®ue
 >>= 8UL;

167 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulV®ue
 & 0xff );

168 
pxTİOfSck
--;

169 
ulV®ue
 >>= 8UL;

170 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulV®ue
 & 0xff );

173 
pxTİOfSck
--;

174 *
pxTİOfSck
 = 0x11;

175 
pxTİOfSck
--;

176 *
pxTİOfSck
 = 0x11;

177 
pxTİOfSck
--;

178 *
pxTİOfSck
 = 0x11;

179 
pxTİOfSck
--;

180 *
pxTİOfSck
 = 0x11;

183 
pxTİOfSck
--;

184 *
pxTİOfSck
 = 0x22;

185 
pxTİOfSck
--;

186 *
pxTİOfSck
 = 0x22;

187 
pxTİOfSck
--;

188 *
pxTİOfSck
 = 0x22;

189 
pxTİOfSck
--;

190 *
pxTİOfSck
 = 0x22;

193 
pxTİOfSck
--;

194 *
pxTİOfSck
 = 0x33;

195 
pxTİOfSck
--;

196 *
pxTİOfSck
 = 0x33;

197 
pxTİOfSck
--;

198 *
pxTİOfSck
 = 0x33;

199 
pxTİOfSck
--;

200 *
pxTİOfSck
 = 0x33;

203 
pxTİOfSck
--;

204 *
pxTİOfSck
 = 0x44;

205 
pxTİOfSck
--;

206 *
pxTİOfSck
 = 0x44;

207 
pxTİOfSck
--;

208 *
pxTİOfSck
 = 0x44;

209 
pxTİOfSck
--;

210 *
pxTİOfSck
 = 0x44;

213 
pxTİOfSck
--;

214 *
pxTİOfSck
 = 0x55;

215 
pxTİOfSck
--;

216 *
pxTİOfSck
 = 0x55;

217 
pxTİOfSck
--;

218 *
pxTİOfSck
 = 0x55;

219 
pxTİOfSck
--;

220 *
pxTİOfSck
 = 0x55;

222  
pxTİOfSck
;

223 
	}
}

226 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

228 * 
pxCu¼’tTCB
;

231 
	`´vS‘upTim”IÁ”ru±
();

236 
asm
 volatile (

245 Ğè
pxCu¼’tTCB
;

248  
pdTRUE
;

249 
	}
}

252 
	$vPÜtEndScheduËr
( )

255 
	}
}

263 
	$vPÜtY›ld
( )

265 
	`pÜtSAVE_STACK_POINTER
();

266 
	`vTaskSw™chCÚ‹xt
();

267 
	`pÜtRESTORE_STACK_POINTER
();

268 
	}
}

275 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

282 
	$vTickISR
Ğè
	`__©Œibu‹__
 ( ( 
§v—Î
, 
š‹¼u±_hªdËr
 ) );

283 
	$vTickISR
( )

285 
	`pÜtSAVE_STACK_POINTER
();

287 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

289 
	`vTaskSw™chCÚ‹xt
();

293 
TSR1
 &= ~0x01;

295 
	`pÜtRESTORE_STACK_POINTER
();

296 
	}
}

305 
	$vTickISR
Ğè
	`__©Œibu‹__
 ( ( 
š‹¼u±_hªdËr
 ) );

306 
	$vTickISR
( )

308 
	`xTaskInüem’tTick
();

311 
TSR1
 &= ~0x01;

312 
	}
}

320 
	$´vS‘upTim”IÁ”ru±
( )

322 cÚ¡ 
ušt32_t
 
ulCom·»M©ch
 = ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) / 
pÜtCLOCK_DIV
;

325 
MSTPCR
 &ğ~
pÜtMSTP13
;

328 
TCR1
 = 
pÜtCLEAR_ON_TGRA_COMPARE_MATCH
 | 
pÜtCLOCK_DIV_64
;

331 
TGR1A
 = 
ulCom·»M©ch
;

335 
TIER1
 |ğ
pÜtTGRA_INTERRUPT_ENABLE
;

336 
TSTR
 |ğ
pÜtTIMER_CHANNEL
;

337 
	}
}

	@portable/GCC/H8S2329/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt8_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 sigÃd 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtBYTE_ALIGNMENT
 2

	)

108 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

109 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

110 
	#pÜtYIELD
(è
asm
 vŞ©eĞ"TRAPA #0" )

	)

111 
	#pÜtNOP
(è
asm
 vŞ©eĞ"NOP" )

	)

115 
	#pÜtENABLE_INTERRUPTS
(è
asm
 vŞ©eĞ"ANDC #0x7F, CCR" );

	)

116 
	#pÜtDISABLE_INTERRUPTS
(è
asm
 vŞ©eĞ"ORC #0x80, CCR" );

	)

119 
	#pÜtENTER_CRITICAL
(è
asm
 vŞ©eĞ"STC CCR, @-ER7" ); \

	)

120 
pÜtDISABLE_INTERRUPTS
();

123 
	#pÜtEXIT_CRITICAL
(è
asm
 vŞ©eĞ"LDC @ER7+, CCR" );

	)

133 
	#pÜtSAVE_STACK_POINTER
(è\

	)

134 * 
pxCu¼’tTCB
; \

136 
asm
 volatile( \

140 Ğè
	gpxCu¼’tTCB
;

143 
	#pÜtRESTORE_STACK_POINTER
(è\

	)

144 * 
pxCu¼’tTCB
; \

146 
asm
 volatile( \

150 Ğè
	gpxCu¼’tTCB
;

156 
	#pÜtENTER_SWITCHING_ISR
(è
	`pÜtSAVE_STACK_POINTER
(); {

	)

158 
	#pÜtEXIT_SWITCHING_ISR
Ğ
x
 ) \

	)

159 ifĞ
	gx
 ) \

161 
vTaskSw™chCÚ‹xt
( ); \

162 
vTaskSw™chCÚ‹xt
(); \

164 } 
pÜtRESTORE_STACK_POINTER
();

168 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

169 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

171 #ifdeà
__ılu¥lus


	@portable/GCC/HCS12/port.c

69 
	~"F»eRTOS.h
"

70 
	~"sk.h
"

73 
	~<sys/pÜts_def.h
>

84 
´vS‘upTim”IÁ”ru±
( );

88 
	#ATTR_NEAR
 
	`__©Œibu‹__
((
Ã¬
))

	)

92 
ATTR_NEAR
 
vPÜtY›ld
( );

96 
ATTR_NEAR
 
vPÜtTickIÁ”ru±
( );

99 
Ba£Ty³_t
 
ATTR_NEAR
 
xS¹ScheduËrN—r
( );

107 vŞ©
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0x80;

114 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

124 *
pxTİOfSck
 = ( 
SckTy³_t
 ) *Ğ((SckTy³_ˆ*è(&
pxCode
) ) + 1 );

125 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) *Ğ((SckTy³_ˆ*è(&
pxCode
) ) + 0 );

130 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xff;

131 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xee;

134 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xdd;

135 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xcc;

138 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) *Ğ((SckTy³_ˆ*è(&
pvP¬am‘”s
) ) + 0 );

141 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) *Ğ((SckTy³_ˆ*è(&
pvP¬am‘”s
) ) + 1 );

145 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x80;

148 
	`__asm
("\n\

149 
movw
 
_
.
äame
, 2,-%0 \
n
\

150 
movw
 
_
.
tmp
, 2,-%0 \
n
\

151 
movw
 
_
.
z
, 2,-%0 \
n
\

152 
movw
 
_
.
xy
, 2,-%0 \
n
\

153 ;
movw
 
_
.
d2
, 2,-%0 \
n
\

154 ;
movw
 
_
.
d1
, 2,-%0 \
n
\

155 ": "=
A
"(pxTopOfStack) : "0"(pxTopOfStack) );

157 #ifdeà
BANKED_MODEL


159 *--
pxTİOfSck
 = 0x30;

164 *--
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

167  
pxTİOfSck
;

168 
	}
}

171 
	$vPÜtEndScheduËr
( )

174 
	}
}

177 
	$´vS‘upTim”IÁ”ru±
( )

181 
RTICTL
 = 0x50;

182 
CRGINT
 |= 0x80;

183 
	}
}

186 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

194 
št16_t
 
d
;

195 
	`__asm
 ("jm° xS¹ScheduËrN—r ; wÈÃv”„‘uº": "=d"(
d
));

196  
d
;

197 
	}
}

200 
Ba£Ty³_t
 
	$xS¹ScheduËrN—r
( )

204 
	`´vS‘upTim”IÁ”ru±
();

207 
	`pÜtRESTORE_CONTEXT
();

209 
	`pÜtISR_TAIL
();

212  
pdFALSE
;

213 
	}
}

224 
	$vPÜtY›ld
( )

226 
	`pÜtISR_HEAD
();

231 
	`pÜtSAVE_CONTEXT
();

232 
	`vTaskSw™chCÚ‹xt
();

233 
	`pÜtRESTORE_CONTEXT
();

235 
	`pÜtISR_TAIL
();

236 
	}
}

244 
	$vPÜtTickIÁ”ru±
( )

246 
	`pÜtISR_HEAD
();

249 
CRGFLG
 = 0x80;

251 #ià
cÚfigUSE_PREEMPTION
 == 1

254 
	`pÜtSAVE_CONTEXT
();

257 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

260 
	`vTaskSw™chCÚ‹xt
();

265 
	`pÜtRESTORE_CONTEXT
();

269 
	`xTaskInüem’tTick
();

273 
	`pÜtISR_TAIL
();

274 
	}
}

	@portable/GCC/HCS12/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt8_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 sigÃd 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
	#pÜtBYTE_ALIGNMENT
 1

	)

109 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

110 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

111 
	#pÜtYIELD
(è
	`__asm
Ğ"swi" );

	)

115 
	#pÜtENABLE_INTERRUPTS
(è
	`__asm
Ğ"şi" )

	)

116 
	#pÜtDISABLE_INTERRUPTS
(è
	`__asm
Ğ"£i" )

	)

124 
	#pÜtENTER_CRITICAL
(è\

	)

126 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

128 
pÜtDISABLE_INTERRUPTS
(); \

129 
	guxCr™iÿlNe¡šg
++; \

137 
	#pÜtEXIT_CRITICAL
(è\

	)

139 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

141 
	guxCr™iÿlNe¡šg
--; \

142 ifĞ
	guxCr™iÿlNe¡šg
 == 0 ) \

144 
pÜtENABLE_INTERRUPTS
(); \

161 #ifdeà
BANKED_MODEL


167 
	#pÜtRESTORE_CONTEXT
(è\

	)

169 
__asm
( " \n\

170 .
globl
 
pxCu¼’tTCB
 ; * \
n
\

171 .
globl
 
uxCr™iÿlNe¡šg
 ; \
n
\

172 \
n
\

173 
ldx
 
pxCu¼’tTCB
 \
n
\

174 
lds
 0,
x
 ; 
Sck
 \
n
\

175 \
n
\

176 
movb
 1,
¥
+,
uxCr™iÿlNe¡šg
 \
n
\

177 
movb
 1,
¥
+,0x30 ; 
PPAGE
 \
n
\

186 
	#pÜtSAVE_CONTEXT
(è\

	)

188 
__asm
( " \n\

189 .
globl
 
pxCu¼’tTCB
 ; * \
n
\

190 .
globl
 
uxCr™iÿlNe¡šg
 ; \
n
\

191 \
n
\

192 
movb
 0x30, 1,-
¥
 ; 
PPAGE
 \
n
\

193 
movb
 
uxCr™iÿlNe¡šg
, 1,-
¥
 \
n
\

194 \
n
\

195 
ldx
 
pxCu¼’tTCB
 \
n
\

196 
¡s
 0,
x
 ; 
Sck
 \
n
\

206 
	#pÜtRESTORE_CONTEXT
(è\

	)

208 
__asm
( " \n\

209 .
globl
 
pxCu¼’tTCB
 ; * \
n
\

210 .
globl
 
uxCr™iÿlNe¡šg
 ; \
n
\

211 \
n
\

212 
ldx
 
pxCu¼’tTCB
 \
n
\

213 
lds
 0,
x
 ; 
Sck
 \
n
\

214 \
n
\

215 
movb
 1,
¥
+,
uxCr™iÿlNe¡šg
 \
n
\

219 
	#pÜtSAVE_CONTEXT
(è\

	)

221 
__asm
( " \n\

222 .
globl
 
pxCu¼’tTCB
 ; * \
n
\

223 .
globl
 
uxCr™iÿlNe¡šg
 ; \
n
\

224 \
n
\

225 
movb
 
uxCr™iÿlNe¡šg
, 1,-
¥
 \
n
\

226 \
n
\

227 
ldx
 
pxCu¼’tTCB
 \
n
\

228 
¡s
 0,
x
 ; 
Sck
 \
n
\

237 
	#pÜtISR_HEAD
(è\

	)

239 
__asm
(" \n\

240 
movw
 
_
.
äame
, 2,-
¥
 \
n
\

241 
movw
 
_
.
tmp
, 2,-
¥
 \
n
\

242 
movw
 
_
.
z
, 2,-
¥
 \
n
\

243 
movw
 
_
.
xy
, 2,-
¥
 \
n
\

244 ;
movw
 
_
.
d2
, 2,-
¥
 \
n
\

245 ;
movw
 
_
.
d1
, 2,-
¥
 \
n
\

249 
	#pÜtISR_TAIL
(è\

	)

251 
__asm
(" \n\

252 
movw
 2,
¥
+, 
_
.
xy
 \
n
\

253 
movw
 2,
¥
+, 
_
.
z
 \
n
\

254 
movw
 2,
¥
+, 
_
.
tmp
 \
n
\

255 
movw
 2,
¥
+, 
_
.
äame
 \
n
\

256 ;
movw
 2,
¥
+, 
_
.
d1
 \
n
\

257 ;
movw
 2,
¥
+, 
_
.
d2
 \
n
\

258 
¹i
 \
n
\

269 
	#pÜtTASK_SWITCH_FROM_ISR
(è\

	)

270 
pÜtSAVE_CONTEXT
(); \

271 
vTaskSw™chCÚ‹xt
(); \

272 
pÜtRESTORE_CONTEXT
();

276 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

277 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

279 #ifdeà
__ılu¥lus


	@portable/GCC/MCF5235/port.c

54 
	~<¡dlib.h
>

56 
	~"F»eRTOS.h
"

57 
	~"F»eRTOSCÚfig.h
"

58 
	~"sk.h
"

61 vŞ©
	tušt32_t
 
	tvušt32
;

62 vŞ©
	tušt16_t
 
	tvušt16
;

63 vŞ©
	tušt8_t
 
	tvušt8
;

66 
	#pÜtVECTOR_TABLE
 
__RAMVEC


	)

67 
	#pÜtVECTOR_SYSCALL
 ( 32 + 
pÜtTRAP_YIELD
 )

	)

68 
	#pÜtVECTOR_TIMER
 ( 64 + 36 )

	)

70 
	#MCF_PIT_PRESCALER
 512UL

	)

71 
	#MCF_PIT_TIMER_TICKS
 ( 
FSYS_2
 / 
MCF_PIT_PRESCALER
 )

	)

72 
	#MCF_PIT_MODULUS_REGISTER
(
äeq
èĞ
MCF_PIT_TIMER_TICKS
 / ( f»q ) - 1UL)

	)

74 
	#MCF_PIT_PMR0
 ( *Ğ
vušt16
 * )Ğ* )Ğ&
__IPSBAR
[ 0x150002 ] ) )

	)

75 
	#MCF_PIT_PCSR0
 ( *Ğ
vušt16
 * )Ğ* )Ğ&
__IPSBAR
[ 0x150000 ] ) )

	)

76 
	#MCF_PIT_PCSR_PRE
(
x
èĞĞĞx ) & 0x000F ) << 8 )

	)

77 
	#MCF_PIT_PCSR_EN
 ( 0x0001 )

	)

78 
	#MCF_PIT_PCSR_RLD
 ( 0x0002 )

	)

79 
	#MCF_PIT_PCSR_PIF
 ( 0x0004 )

	)

80 
	#MCF_PIT_PCSR_PIE
 ( 0x0008 )

	)

81 
	#MCF_PIT_PCSR_OVW
 ( 0x0010 )

	)

82 
	#MCF_INTC0_ICR36
 ( *Ğ
vušt8
 * )Ğ* )Ğ&
__IPSBAR
[ 0x000C64 ] ) )

	)

83 
	#MCF_INTC0_IMRH
 ( *Ğ
vušt32
 * )Ğ* )Ğ&
__IPSBAR
[ 0x000C08 ] ) )

	)

84 
	#MCF_INTC0_IMRH_INT_MASK36
 ( 0x00000010 )

	)

85 
	#MCF_INTC0_IMRH_MASKALL
 ( 0x00000001 )

	)

86 
	#MCF_INTC0_ICRn_IP
(
x
èĞĞĞx ) & 0x07 ) << 0 )

	)

87 
	#MCF_INTC0_ICRn_IL
(
x
èĞĞĞx ) & 0x07 ) << 3 )

	)

89 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

90 
	#pÜtINITIAL_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 10 )

	)

93 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

96 #ià
cÚfigUSE_PREEMPTION
 == 0

97 
	$´vPÜtP»em±iveTick
 ( è
	`__©Œibu‹__
 ((
š‹¼u±_hªdËr
));

99 
	`´vPÜtP»em±iveTick
 ( );

104 
SckTy³_t
 *

105 
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 * 
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
,

106 *
pvP¬am‘”s
 )

109 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

110 
pxTİOfSck
--;

114 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0;

115 
pxTİOfSck
--;

119 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

120 
pxTİOfSck
--;

124 *
pxTİOfSck
 = 0x40002000UL | ( 
pÜtVECTOR_SYSCALL
 + 32 ) << 18;

125 
pxTİOfSck
--;

129 *
pxTİOfSck
 = 0;

130 *
pxTİOfSck
--;

132 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xA6;

133 
pxTİOfSck
--;

134 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xA5;

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xA4;

137 
pxTİOfSck
--;

138 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xA3;

139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xA2;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xA1;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xA0;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xD7;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xD6;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xD5;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xD4;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xD3;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xD2;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xD1;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xD0;

162  
pxTİOfSck
;

163 
	}
}

169 
	$´vPÜtY›ld
( )

171 
asm
 volatile ( "move.w #0x2700, %sr\n\t" );

172 #ià
_GCC_USES_FP
 == 1

173 
asm
 volatile ( "unlk %fp\n\t" );

176 
	`pÜtSAVE_CONTEXT
( );

179 
	`vTaskSw™chCÚ‹xt
( );

182 
	`pÜtRESTORE_CONTEXT
( );

183 
	}
}

185 #ià
cÚfigUSE_PREEMPTION
 == 0

191 
	$´vPÜtP»em±iveTick
 ( )

197 
	`xTaskInüem’tTick
();

198 
MCF_PIT_PCSR0
 |ğ
MCF_PIT_PCSR_PIF
;

199 
	}
}

204 
	$´vPÜtP»em±iveTick
( )

206 
asm
 volatile ( "move.w #0x2700, %sr\n\t" );

207 #ià
_GCC_USES_FP
 == 1

208 
asm
 volatile ( "unlk %fp\n\t" );

210 
	`pÜtSAVE_CONTEXT
( );

211 
MCF_PIT_PCSR0
 |ğ
MCF_PIT_PCSR_PIF
;

212 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

214 
	`vTaskSw™chCÚ‹xt
( );

216 
	`pÜtRESTORE_CONTEXT
( );

217 
	}
}

221 
	$vPÜtEÁ”Cr™iÿl
()

226 Ğ)
	`pÜtSET_IPL
Ğ
pÜtIPL_MAX
 );

231 
ulCr™iÿlNe¡šg
++;

232 
	}
}

235 
	$vPÜtEx™Cr™iÿl
()

237 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

240 
ulCr™iÿlNe¡šg
--;

244 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

246 Ğ)
	`pÜtSET_IPL
( 0 );

249 
	}
}

251 
Ba£Ty³_t


252 
	$xPÜtS¹ScheduËr
( )

254 Ğ*
pÜtVECTOR_TABLE
[ ] ) ( );

257 
pÜtVECTOR_TABLE
[ 
pÜtVECTOR_SYSCALL
 ] = 
´vPÜtY›ld
;

259 
pÜtVECTOR_TABLE
[ 
pÜtVECTOR_TIMER
 ] = 
´vPÜtP»em±iveTick
;

262 iàĞ
cÚfigTICK_RATE_HZ
 > 0)

265 
MCF_PIT_PCSR0
 = 
	`MCF_PIT_PCSR_PRE
Ğ0x9 ) | 
MCF_PIT_PCSR_RLD
 | 
MCF_PIT_PCSR_OVW
;

267 
MCF_PIT_PMR0
 = 
	`MCF_PIT_MODULUS_REGISTER
Ğ
cÚfigTICK_RATE_HZ
 );

269 
MCF_INTC0_ICR36
 = 
	`MCF_INTC0_ICRn_IL
Ğ0x1 ) | 
	`MCF_INTC0_ICRn_IP
( 0x1 );

270 
MCF_INTC0_IMRH
 &ğ~Ğ
MCF_INTC0_IMRH_INT_MASK36
 | 
MCF_INTC0_IMRH_MASKALL
 );

272 
MCF_PIT_PCSR0
 |ğ
MCF_PIT_PCSR_PIE
 | 
MCF_PIT_PCSR_EN
 | 
MCF_PIT_PCSR_PIF
;

276 
	`pÜtRESTORE_CONTEXT
( );

279  
pdTRUE
;

280 
	}
}

283 
	$vPÜtEndScheduËr
( )

285 
	}
}

	@portable/GCC/MCF5235/portmacro.h

54 #iâdeà
PORTMACRO_H


55 
	#PORTMACRO_H


	)

57 #ifdeà
__ılu¥lus


62 
	#pÜtCHAR
 

	)

63 
	#pÜtFLOAT
 

	)

64 
	#pÜtDOUBLE
 

	)

65 
	#pÜtLONG
 

	)

66 
	#pÜtSHORT
 

	)

67 
	#pÜtSTACK_TYPE
 

	)

68 
	#pÜtBASE_TYPE
 

	)

70 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

71 
	tBa£Ty³_t
;

72 
	tUBa£Ty³_t
;

74 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

75 
ušt16_t
 
	tTickTy³_t
;

76 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

78 
ušt32_t
 
	tTickTy³_t
;

79 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

83 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

84 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

85 
	#pÜtBYTE_ALIGNMENT
 4

	)

87 
	#pÜtTRAP_YIELD
 0

	)

88 
	#pÜtIPL_MAX
 7

	)

100 
	#pÜtSAVE_CONTEXT
(è\

	)

101 
asm
 volatile ( \

118 
	#pÜtRESTORE_CONTEXT
(è\

	)

119 
asm
 volatile ( "move.l…xCurrentTCB, %sp\n\t" \

129 
	#pÜtENTER_CRITICAL
(è\

	)

130 
vPÜtEÁ”Cr™iÿl
();

132 
	#pÜtEXIT_CRITICAL
(è\

	)

133 
vPÜtEx™Cr™iÿl
();

135 
	#pÜtSET_IPL
Ğ
xIPL
 ) \

	)

136 
asm_£t_l
Ğ
xIPL
 )

138 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

139 dØ{ ( )
pÜtSET_IPL
Ğ
pÜtIPL_MAX
 ); }  0 )

140 
	#pÜtENABLE_INTERRUPTS
(è\

	)

141 dØ{ ( )
pÜtSET_IPL
( 0 ); }  0 )

143 
	#pÜtYIELD
(è\

	)

144 
asm
 vŞ©Ğ"¿° %0\n\t" : : "i"(
pÜtTRAP_YIELD
) )

146 
	#pÜtNOP
(è\

	)

147 
asm
 volatile ( "nop\n\t" )

149 
	#pÜtENTER_SWITCHING_ISR
(è\

	)

150 
asm
 volatile ( "move.w #0x2700, %sr" ); \

152 
pÜtSAVE_CONTEXT
( ); \

155 
	#pÜtEXIT_SWITCHING_ISR
Ğ
Sw™chRequœed
 ) \

	)

157 ifĞ
	gSw™chRequœed
 ) \

159 
vTaskSw™chCÚ‹xt
( ); \

162 
pÜtRESTORE_CONTEXT
( );

165 
vPÜtEÁ”Cr™iÿl
( );

166 
vPÜtEx™Cr™iÿl
( );

167 
asm_£t_l
Ğ
ušt32_t
 
uiNewIPL
 );

170 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) \

	)

171 
vFunùiÚ
Ğ*
pvP¬am‘”s
 )

173 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) \

	)

174 
vFunùiÚ
Ğ*
pvP¬am‘”s
 )

176 #ifdeà
__ılu¥lus


	@portable/GCC/MSP430F449/port.c

73 
	~<¡dlib.h
>

74 
	~<sigÇl.h
>

77 
	~"F»eRTOS.h
"

78 
	~"sk.h
"

86 
	#pÜtACLK_FREQUENCY_HZ
 ( ( 
TickTy³_t
 ) 32768 )

	)

87 
	#pÜtINITIAL_CRITICAL_NESTING
 ( ( 
ušt16_t
 ) 10 )

	)

88 
	#pÜtFLAGS_INT_ENABLED
 ( ( 
SckTy³_t
 ) 0x08 )

	)

92 
	tTCB_t
;

93 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

107 vŞ©
ušt16_t
 
	gusCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

117 
	#pÜtSAVE_CONTEXT
(è\

	)

118 
asm
 volatile ( "push„4 \n\t" \

146 
	#pÜtRESTORE_CONTEXT
(è\

	)

147 
asm
 volatile ( "mov.w…xCurrentTCB,„12 \n\t" \

172 
´vS‘upTim”IÁ”ru±
( );

181 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

199 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

200 
pxTİOfSck
--;

201 *
pxTİOfSck
 = 
pÜtFLAGS_INT_ENABLED
;

202 
pxTİOfSck
--;

205 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x4444;

206 
pxTİOfSck
--;

207 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x5555;

208 
pxTİOfSck
--;

209 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x6666;

210 
pxTİOfSck
--;

211 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x7777;

212 
pxTİOfSck
--;

213 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x8888;

214 
pxTİOfSck
--;

215 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x9999;

216 
pxTİOfSck
--;

217 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaa;

218 
pxTİOfSck
--;

219 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xbbbb;

220 
pxTİOfSck
--;

221 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xcccc;

222 
pxTİOfSck
--;

223 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xdddd;

224 
pxTİOfSck
--;

225 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xeeee;

226 
pxTİOfSck
--;

230 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

231 
pxTİOfSck
--;

238 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

242  
pxTİOfSck
;

243 
	}
}

246 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

250 
	`´vS‘upTim”IÁ”ru±
();

253 
	`pÜtRESTORE_CONTEXT
();

256  
pdTRUE
;

257 
	}
}

260 
	$vPÜtEndScheduËr
( )

264 
	}
}

272 
	$vPÜtY›ld
Ğè
	`__©Œibu‹__
 ( ( 
Çked
 ) );

273 
	$vPÜtY›ld
( )

279 
asm
 volatile ( "push„2" );

280 
	`_DINT
();

283 
	`pÜtSAVE_CONTEXT
();

286 
	`vTaskSw™chCÚ‹xt
();

289 
	`pÜtRESTORE_CONTEXT
();

290 
	}
}

297 
	$´vS‘upTim”IÁ”ru±
( )

300 
TACTL
 = 0;

303 
TACTL
 = 
TASSEL_1
;

306 
TACTL
 |ğ
TACLR
;

309 
TACCR0
 = 
pÜtACLK_FREQUENCY_HZ
 / 
cÚfigTICK_RATE_HZ
;

312 
TACCTL0
 = 
CCIE
;

315 
TACTL
 |ğ
TACLR
;

318 
TACTL
 |ğ
MC_1
;

319 
	}
}

327 #ià
cÚfigUSE_PREEMPTION
 == 1

334 
	$š‹¼u±
 (
TIMERA0_VECTOR
è
	$´vTickISR
Ğè
	`__©Œibu‹__
 ( ( 
Çked
 ) );

335 
	$š‹¼u±
 (
TIMERA0_VECTOR
è
	$´vTickISR
( )

338 
	`pÜtSAVE_CONTEXT
();

342 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

344 
	`vTaskSw™chCÚ‹xt
();

348 
	`pÜtRESTORE_CONTEXT
();

349 
	}
}

358 
	$š‹¼u±
 (
TIMERA0_VECTOR
è
	`´vTickISR
( );

359 
	$š‹¼u±
 (
TIMERA0_VECTOR
è
	$´vTickISR
( )

361 
	`xTaskInüem’tTick
();

362 
	}
}

	@portable/GCC/MSP430F449/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

96 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

97 
ušt16_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

100 
ušt32_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

106 
	#pÜtDISABLE_INTERRUPTS
(è
asm
 vŞ©Ğ"DINT" );‡sm vŞ©Ğ"NOP" )

	)

107 
	#pÜtENABLE_INTERRUPTS
(è
asm
 vŞ©Ğ"EINT" );‡sm vŞ©Ğ"NOP" )

	)

111 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
ušt16_t
 ) 0 )

	)

113 
	#pÜtENTER_CRITICAL
(è\

	)

115 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

117 
pÜtDISABLE_INTERRUPTS
(); \

122 
	gusCr™iÿlNe¡šg
++; \

125 
	#pÜtEXIT_CRITICAL
(è\

	)

127 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

129 ifĞ
	gusCr™iÿlNe¡šg
 > 
	gpÜtNO_CRITICAL_SECTION_NESTING
 ) \

132 
	gusCr™iÿlNe¡šg
--; \

136 ifĞ
	gusCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

138 
pÜtENABLE_INTERRUPTS
(); \

145 
vPÜtY›ld
Ğè
__©Œibu‹__
 ( ( 
Çked
 ) );

146 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

147 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

151 
	#pÜtBYTE_ALIGNMENT
 2

	)

152 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

153 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

157 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

158 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

160 #ifdeà
__ılu¥lus


	@portable/GCC/MicroBlaze/port.c

72 
	~"F»eRTOS.h
"

73 
	~"sk.h
"

76 
	~<¡ršg.h
>

79 
	~<xštc.h
>

80 
	~<xštc_i.h
>

81 
	~<xtmrùr.h
>

84 
	#pÜtINITIAL_MSR_STATE
 ( ( 
SckTy³_t
 ) 0x02 )

	)

89 
	#pÜtINITIAL_NESTING_VALUE
 ( 0xfà)

	)

92 
	#pÜtCOUNTER_0
 0

	)

96 
	#pÜtISR_STACK_FILL_VALUE
 0x55555555

	)

101 vŞ©
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 
pÜtINITIAL_NESTING_VALUE
;

105 
ušt32_t
 *
	gpulISRSck
;

113 
´vS‘upTim”IÁ”ru±
( );

122 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

124 *
_SDA2_BASE_
, *
_SDA_BASE_
;

125 cÚ¡ 
ušt32_t
 
ulR2
 = ( ušt32_ˆè&
_SDA2_BASE_
;

126 cÚ¡ 
ušt32_t
 
ulR13
 = ( ušt32_ˆè&
_SDA_BASE_
;

132 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

133 
pxTİOfSck
--;

134 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x22222222;

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x33333333;

137 
pxTİOfSck
--;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ulR2
;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0a;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0b;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0c;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ulR13
;

168 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

170 
pxTİOfSck
--;

171 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0f;

172 
pxTİOfSck
--;

173 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10;

174 
pxTİOfSck
--;

175 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11;

176 
pxTİOfSck
--;

177 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12;

178 
pxTİOfSck
--;

179 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x13;

180 
pxTİOfSck
--;

181 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x14;

182 
pxTİOfSck
--;

183 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x15;

184 
pxTİOfSck
--;

185 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x16;

186 
pxTİOfSck
--;

187 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x17;

188 
pxTİOfSck
--;

189 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x18;

190 
pxTİOfSck
--;

191 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x19;

192 
pxTİOfSck
--;

193 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1a;

194 
pxTİOfSck
--;

195 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1b;

196 
pxTİOfSck
--;

197 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1c;

198 
pxTİOfSck
--;

199 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1d;

200 
pxTİOfSck
--;

201 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1e;

202 
pxTİOfSck
--;

205 *
pxTİOfSck
 = 
pÜtINITIAL_MSR_STATE
;

206 
pxTİOfSck
--;

208 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1f;

209 
pxTİOfSck
--;

213  
pxTİOfSck
;

214 
	}
}

217 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

219 Ğ
__F»eRTOS_š‹¼u±_HªdËr
 )( );

220 Ğ
vS¹Fœ¡Task
 )( );

224 
asm
 volatile ( "la„6,„0, __FreeRTOS_interrupt_handler \n\t" \

232 
	`´vS‘upTim”IÁ”ru±
();

235 
pulISRSck
 = ( 
ušt32_t
 * ) 
	`pvPÜtM®loc
Ğ
cÚfigMINIMAL_STACK_SIZE
 * Ğ
SckTy³_t
 ) );

238 ifĞ
pulISRSck
 !ğ
NULL
 )

241 
	`mem£t
Ğ
pulISRSck
, 
pÜtISR_STACK_FILL_VALUE
, 
cÚfigMINIMAL_STACK_SIZE
 * Ğ
SckTy³_t
 ) );

242 
pulISRSck
 +ğĞ
cÚfigMINIMAL_STACK_SIZE
 - 1 );

245 
	`vS¹Fœ¡Task
();

249  
pdFALSE
;

250 
	}
}

253 
	$vPÜtEndScheduËr
( )

256 
	}
}

262 
	$vPÜtY›ld
( )

264 
	`VPÜtY›ldASM
( );

269 
	`pÜtENTER_CRITICAL
();

272 
asm
 volatile ( "bralid„14, VPortYieldASM \n\t" \

274 
	`pÜtEXIT_CRITICAL
();

275 
	}
}

281 
	$´vS‘upTim”IÁ”ru±
( )

283 
XTmrCŒ
 
xTim”
;

284 cÚ¡ 
ušt32_t
 
ulCouÁ”V®ue
 = 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
;

285 
UBa£Ty³_t
 
uxMask
;

289 
	`XTmrCŒ_mDi§bË
Ğ
XPAR_OPB_TIMER_1_BASEADDR
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

290 
	`XTmrCŒ_In™Ÿlize
Ğ&
xTim”
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

291 
	`XTmrCŒ_mS‘LßdReg
Ğ
XPAR_OPB_TIMER_1_BASEADDR
, 
pÜtCOUNTER_0
, 
ulCouÁ”V®ue
 );

292 
	`XTmrCŒ_mS‘CÚŒŞStusReg
Ğ
XPAR_OPB_TIMER_1_BASEADDR
, 
pÜtCOUNTER_0
, 
XTC_CSR_LOAD_MASK
 | 
XTC_CSR_INT_OCCURED_MASK
 );

296 
uxMask
 = 
	`XIÁc_In32
ĞĞ
XPAR_OPB_INTC_0_BASEADDR
 + 
XIN_IER_OFFSET
 ) );

297 
uxMask
 |ğ
XPAR_OPB_TIMER_1_INTERRUPT_MASK
;

298 
	`XIÁc_Out32
ĞĞ
XPAR_OPB_INTC_0_BASEADDR
 + 
XIN_IER_OFFSET
 ), ( 
uxMask
 ) );

300 
	`XTmrCŒ_S¹
Ğ&
xTim”
, 
XPAR_OPB_TIMER_1_DEVICE_ID
 );

301 
	`XTmrCŒ_mS‘CÚŒŞStusReg
(
XPAR_OPB_TIMER_1_BASEADDR
, 
pÜtCOUNTER_0
, 
XTC_CSR_ENABLE_TMR_MASK
 | 
XTC_CSR_ENABLE_INT_MASK
 | 
XTC_CSR_AUTO_RELOAD_MASK
 | 
XTC_CSR_DOWN_COUNT_MASK
 | 
XTC_CSR_INT_OCCURED_MASK
 );

302 
	`XIÁc_mAckIÁr
Ğ
XPAR_INTC_SINGLE_BASEADDR
, 1 );

303 
	}
}

312 
	$vTaskISRHªdËr
( )

314 
ušt32_t
 
ulP’dšg
;

317 
ulP’dšg
 = 
	`XIÁc_In32
ĞĞ
XPAR_INTC_SINGLE_BASEADDR
 + 
XIN_IVR_OFFSET
 ) );

319 ifĞ
ulP’dšg
 < 
XPAR_INTC_MAX_NUM_INTR_INPUTS
 )

321 
XIÁc_VeùÜTabËEÁry
 *
pxTabËPŒ
;

322 
XIÁc_CÚfig
 *
pxCÚfig
;

323 
ušt32_t
 
ulIÁ”ru±Mask
;

325 
ulIÁ”ru±Mask
 = ( 
ušt32_t
 ) 1 << 
ulP’dšg
;

328 
pxCÚfig
 = &
XIÁc_CÚfigTabË
[ ( 
ušt32_t
 ) 
XPAR_INTC_SINGLE_DEVICE_ID
 ];

330 
pxTabËPŒ
 = &Ğ
pxCÚfig
->
HªdËrTabË
[ 
ulP’dšg
 ] );

331 ifĞ
pxCÚfig
->
AckBefÜeS”viû
 & ( 
ulIÁ”ru±Mask
 ) )

333 
	`XIÁc_mAckIÁr
Ğ
pxCÚfig
->
Ba£Add»ss
, 
ulIÁ”ru±Mask
 );

334 
pxTabËPŒ
->
	`HªdËr
ĞpxTabËPŒ->
C®lBackRef
 );

338 
pxTabËPŒ
->
	`HªdËr
ĞpxTabËPŒ->
C®lBackRef
 );

339 
	`XIÁc_mAckIÁr
Ğ
pxCÚfig
->
Ba£Add»ss
, 
ulIÁ”ru±Mask
 );

342 
	}
}

348 
	$vTickISR
Ğ*
pvBa£Add»ss
 )

350 
ušt32_t
 
ulCSR
;

353 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

355 
	`vTaskSw™chCÚ‹xt
();

359 
ulCSR
 = 
	`XTmrCŒ_mG‘CÚŒŞStusReg
(
XPAR_OPB_TIMER_1_BASEADDR
, 0);

360 
	`XTmrCŒ_mS‘CÚŒŞStusReg
Ğ
XPAR_OPB_TIMER_1_BASEADDR
, 
pÜtCOUNTER_0
, 
ulCSR
 );

361 
	}
}

	@portable/GCC/MicroBlaze/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

96 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

97 
ušt16_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

100 
ušt32_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

106 
miüobÏze_di§bË_š‹¼u±s
( );

107 
miüobÏze_’abË_š‹¼u±s
( );

108 
	#pÜtDISABLE_INTERRUPTS
(è
	`miüobÏze_di§bË_š‹¼u±s
()

	)

109 
	#pÜtENABLE_INTERRUPTS
(è
	`miüobÏze_’abË_š‹¼u±s
()

	)

113 
vPÜtEÁ”Cr™iÿl
( );

114 
vPÜtEx™Cr™iÿl
( );

115 
	#pÜtENTER_CRITICAL
(è{ \

	)

116 
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

117 
miüobÏze_di§bË_š‹¼u±s
(); \

118 
	guxCr™iÿlNe¡šg
++; \

121 
	#pÜtEXIT_CRITICAL
(è{ \

	)

122 
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

125 
	guxCr™iÿlNe¡šg
--; \

126 ifĞ
	guxCr™iÿlNe¡šg
 == 0 ) \

130 
pÜtENABLE_INTERRUPTS
(); \

137 
vPÜtY›ld
( );

138 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

140 
vTaskSw™chCÚ‹xt
();

141 
	#pÜtYIELD_FROM_ISR
(è
	`vTaskSw™chCÚ‹xt
()

	)

145 
	#pÜtBYTE_ALIGNMENT
 4

	)

146 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

147 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

148 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

152 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

153 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

155 #ifdeà
__ılu¥lus


	@portable/GCC/MicroBlazeV8/port.c

72 
	~"F»eRTOS.h
"

73 
	~"sk.h
"

76 
	~<¡ršg.h
>

79 
	~<xštc_i.h
>

80 
	~<x_exû±iÚ.h
>

81 
	~<miüobÏze_exû±iÚs_g.h
>

86 
	#pÜtINITIAL_NESTING_VALUE
 ( 0xfà)

	)

89 
	#pÜtMSR_IE
 ( 0x02U )

	)

95 
	#pÜtINITIAL_FSR
 ( 0U )

	)

101 
št32_t
 
´vIn™Ÿli£IÁ”ru±CÚŒŞËr
( );

106 
št32_t
 
´vEnsu»IÁ”ru±CÚŒŞËrIsIn™Ÿli£d
( );

113 vŞ©
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 
pÜtINITIAL_NESTING_VALUE
;

118 
ušt32_t
 *
	gpulISRSck
;

128 vŞ©
ušt32_t
 
	gulTaskSw™chReque¡ed
 = 0UL;

132 
XIÁc
 
	gxIÁ”ru±CÚŒŞËrIn¡ªû
;

142 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

144 *
_SDA2_BASE_
, *
_SDA_BASE_
;

145 cÚ¡ 
ušt32_t
 
ulR2
 = ( ušt32_ˆè&
_SDA2_BASE_
;

146 cÚ¡ 
ušt32_t
 
ulR13
 = ( ušt32_ˆè&
_SDA_BASE_
;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

156 
pxTİOfSck
--;

158 #ià
XPAR_MICROBLAZE_0_USE_FPU
 == 1

160 *
pxTİOfSck
 = 
pÜtINITIAL_FSR
;

161 
pxTİOfSck
--;

167 *
pxTİOfSck
 = 
	`mfm¤
(è& ~
pÜtMSR_IE
;

168 
pxTİOfSck
--;

172 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

178 
pxTİOfSck
--;

179 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ulR2
;

180 
pxTİOfSck
--;

181 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03;

182 
pxTİOfSck
--;

183 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04;

184 
pxTİOfSck
--;

185 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

187 #ifdeà
pÜtPRE_LOAD_STACK_FOR_DEBUGGING


188 
pxTİOfSck
--;

189 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06;

190 
pxTİOfSck
--;

191 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07;

192 
pxTİOfSck
--;

193 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08;

194 
pxTİOfSck
--;

195 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09;

196 
pxTİOfSck
--;

197 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0a;

198 
pxTİOfSck
--;

199 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0b;

200 
pxTİOfSck
--;

201 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0c;

202 
pxTİOfSck
--;

204 
pxTİOfSck
-= 8;

207 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ulR13
;

208 
pxTİOfSck
--;

209 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

210 
pxTİOfSck
--;

211 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
NULL
;

213 #ifdeà
pÜtPRE_LOAD_STACK_FOR_DEBUGGING


214 
pxTİOfSck
--;

215 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10;

216 
pxTİOfSck
--;

217 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11;

218 
pxTİOfSck
--;

219 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12;

220 
pxTİOfSck
--;

222 
pxTİOfSck
 -= 4;

225 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

227 #ifdeà
pÜtPRE_LOAD_STACK_FOR_DEBUGGING


228 
pxTİOfSck
--;

229 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x14;

230 
pxTİOfSck
--;

231 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x15;

232 
pxTİOfSck
--;

233 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x16;

234 
pxTİOfSck
--;

235 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x17;

236 
pxTİOfSck
--;

237 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x18;

238 
pxTİOfSck
--;

239 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x19;

240 
pxTİOfSck
--;

241 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1a;

242 
pxTİOfSck
--;

243 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1b;

244 
pxTİOfSck
--;

245 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1c;

246 
pxTİOfSck
--;

247 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1d;

248 
pxTİOfSck
--;

249 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1e;

250 
pxTİOfSck
--;

251 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1f;

252 
pxTİOfSck
--;

254 
pxTİOfSck
 -= 13;

259  
pxTİOfSck
;

260 
	}
}

263 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

265 Ğ
vPÜtS¹Fœ¡Task
 )( );

266 
ušt32_t
 
_¡ack
[];

277 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
();

280 
pulISRSck
 = ( 
ušt32_t
 * ) 
_¡ack
;

284 
pulISRSck
 -= 2;

288 
	`vPÜtS¹Fœ¡Task
();

291  
pdFALSE
;

292 
	}
}

295 
	$vPÜtEndScheduËr
( )

299 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

300 
	}
}

306 
	$vPÜtY›ld
( )

308 
	`VPÜtY›ldASM
( );

313 
	`pÜtENTER_CRITICAL
();

317 
asm
 volatile ( "bralid„14, VPortYieldASM \n\t" \

320 
	`pÜtEXIT_CRITICAL
();

321 
	}
}

324 
	$vPÜtEÇbËIÁ”ru±
Ğ
ušt8_t
 
ucIÁ”ru±ID
 )

326 
št32_t
 
lR‘uº
;

331 
lR‘uº
 = 
	`´vEnsu»IÁ”ru±CÚŒŞËrIsIn™Ÿli£d
();

332 ifĞ
lR‘uº
 =ğ
pdPASS
 )

334 
	`XIÁc_EÇbË
Ğ&
xIÁ”ru±CÚŒŞËrIn¡ªû
, 
ucIÁ”ru±ID
 );

337 
	`cÚfigASSERT
Ğ
lR‘uº
 );

338 
	}
}

341 
	$vPÜtDi§bËIÁ”ru±
Ğ
ušt8_t
 
ucIÁ”ru±ID
 )

343 
št32_t
 
lR‘uº
;

348 
lR‘uº
 = 
	`´vEnsu»IÁ”ru±CÚŒŞËrIsIn™Ÿli£d
();

350 ifĞ
lR‘uº
 =ğ
pdPASS
 )

352 
	`XIÁc_Di§bË
Ğ&
xIÁ”ru±CÚŒŞËrIn¡ªû
, 
ucIÁ”ru±ID
 );

355 
	`cÚfigASSERT
Ğ
lR‘uº
 );

356 
	}
}

359 
Ba£Ty³_t
 
	$xPÜtIn¡®lIÁ”ru±HªdËr
Ğ
ušt8_t
 
ucIÁ”ru±ID
, 
XIÁ”ru±HªdËr
 
pxHªdËr
, *
pvC®lBackRef
 )

361 
št32_t
 
lR‘uº
;

366 
lR‘uº
 = 
	`´vEnsu»IÁ”ru±CÚŒŞËrIsIn™Ÿli£d
();

368 ifĞ
lR‘uº
 =ğ
pdPASS
 )

370 
lR‘uº
 = 
	`XIÁc_CÚÃù
Ğ&
xIÁ”ru±CÚŒŞËrIn¡ªû
, 
ucIÁ”ru±ID
, 
pxHªdËr
, 
pvC®lBackRef
 );

373 ifĞ
lR‘uº
 =ğ
XST_SUCCESS
 )

375 
lR‘uº
 = 
pdPASS
;

378 
	`cÚfigASSERT
Ğ
lR‘uº
 =ğ
pdPASS
 );

380  
lR‘uº
;

381 
	}
}

384 
št32_t
 
	$´vEnsu»IÁ”ru±CÚŒŞËrIsIn™Ÿli£d
( )

386 
št32_t
 
lIÁ”ru±CÚŒŞËrIn™Ÿli£d
 = 
pdFALSE
;

387 
št32_t
 
lR‘uº
;

391 ifĞ
lIÁ”ru±CÚŒŞËrIn™Ÿli£d
 !ğ
pdTRUE
 )

393 
lR‘uº
 = 
	`´vIn™Ÿli£IÁ”ru±CÚŒŞËr
();

395 ifĞ
lR‘uº
 =ğ
pdPASS
 )

397 
lIÁ”ru±CÚŒŞËrIn™Ÿli£d
 = 
pdTRUE
;

402 
lR‘uº
 = 
pdPASS
;

405  
lR‘uº
;

406 
	}
}

413 
	$vPÜtTickISR
Ğ*
pvUnu£d
 )

415 
	`vAµliÿtiÚCË¬Tim”IÁ”ru±
( );

418 Ğè
pvUnu£d
;

426 
	`vAµliÿtiÚCË¬Tim”IÁ”ru±
();

429 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

432 
ulTaskSw™chReque¡ed
 = 1;

434 
	}
}

437 
št32_t
 
	$´vIn™Ÿli£IÁ”ru±CÚŒŞËr
( )

439 
št32_t
 
lStus
;

441 
lStus
 = 
	`XIÁc_In™Ÿlize
Ğ&
xIÁ”ru±CÚŒŞËrIn¡ªû
, 
cÚfigINTERRUPT_CONTROLLER_TO_USE
 );

443 ifĞ
lStus
 =ğ
XST_SUCCESS
 )

446 
	`X_Exû±iÚIn™
();

449 
	`XIÁc_S‘IÁrSvcO±iÚ
Ğ
xIÁ”ru±CÚŒŞËrIn¡ªû
.
Ba£Add»ss
, 
XIN_SVC_ALL_ISRS_OPTION
 );

454 #iàĞ
MICROBLAZE_EXCEPTIONS_ENABLED
 =ğ1 ) && ( 
cÚfigINSTALL_EXCEPTION_HANDLERS
 == 1 )

456 
	`vPÜtExû±iÚsIn¡®lHªdËrs
();

462 
lStus
 = 
	`XIÁc_S¹
Ğ&
xIÁ”ru±CÚŒŞËrIn¡ªû
, 
XIN_REAL_MODE
 );

464 ifĞ
lStus
 =ğ
XST_SUCCESS
 )

466 
lStus
 = 
pdPASS
;

470 
lStus
 = 
pdFAIL
;

474 
	`cÚfigASSERT
Ğ
lStus
 =ğ
pdPASS
 );

476  
lStus
;

477 
	}
}

	@portable/GCC/MicroBlazeV8/port_exceptions.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

71 
	~<miüobÏze_exû±iÚs_i.h
>

72 
	~<miüobÏze_exû±iÚs_g.h
>

77 
	#pÜ‹xR3_STACK_OFFSET
 4

	)

78 
	#pÜ‹xR4_STACK_OFFSET
 5

	)

79 
	#pÜ‹xR5_STACK_OFFSET
 6

	)

80 
	#pÜ‹xR6_STACK_OFFSET
 7

	)

81 
	#pÜ‹xR7_STACK_OFFSET
 8

	)

82 
	#pÜ‹xR8_STACK_OFFSET
 9

	)

83 
	#pÜ‹xR9_STACK_OFFSET
 10

	)

84 
	#pÜ‹xR10_STACK_OFFSET
 11

	)

85 
	#pÜ‹xR11_STACK_OFFSET
 12

	)

86 
	#pÜ‹xR12_STACK_OFFSET
 13

	)

87 
	#pÜ‹xR15_STACK_OFFSET
 16

	)

88 
	#pÜ‹xR18_STACK_OFFSET
 19

	)

89 
	#pÜ‹xMSR_STACK_OFFSET
 20

	)

90 
	#pÜ‹xR19_STACK_OFFSET
 -1

	)

95 
	#pÜ‹xASM_HANDLER_STACK_FRAME_SIZE
 84UL

	)

98 
	#pÜ‹xINSTRUCTION_SIZE
 4

	)

103 #iàĞ
MICROBLAZE_EXCEPTIONS_ENABLED
 =ğ1 ) && ( 
cÚfigINSTALL_EXCEPTION_HANDLERS
 == 1 )

107 
ušt32_t
 *
	gpulSckPoš‹rOnFunùiÚEÁry
 = 
NULL
;

113 
xPÜtRegi¡”Dump
 
	gxRegi¡”Dump
;

118 
vPÜtExû±iÚHªdËr
Ğ*
pvExû±iÚID
 );

119 
vPÜtExû±iÚHªdËrEÁry
Ğ*
pvExû±iÚID
 );

128 
	$vAµliÿtiÚExû±iÚRegi¡”Dump
Ğ
xPÜtRegi¡”Dump
 *
xRegi¡”Dump
 ) 
	`__©Œibu‹__
((
w—k
));

129 
	$vAµliÿtiÚExû±iÚRegi¡”Dump
Ğ
xPÜtRegi¡”Dump
 *
xRegi¡”Dump
 )

131 Ğè
xRegi¡”Dump
;

135 
	`pÜtNOP
();

137 
	}
}

140 
	$vPÜtExû±iÚHªdËr
Ğ*
pvExû±iÚID
 )

142 *
pxCu¼’tTCB
;

149 
xRegi¡”Dump
.
xCu¼’tTaskHªdË
 = 
pxCu¼’tTCB
;

150 
xRegi¡”Dump
.
pcCu¼’tTaskName
 = 
	`pcTaskG‘TaskName
Ğ
NULL
 );

152 
	`cÚfigASSERT
Ğ
pulSckPoš‹rOnFunùiÚEÁry
 );

156 
xRegi¡”Dump
.
ulR3
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR3_STACK_OFFSET
 ];

157 
xRegi¡”Dump
.
ulR4
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR4_STACK_OFFSET
 ];

158 
xRegi¡”Dump
.
ulR5
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR5_STACK_OFFSET
 ];

159 
xRegi¡”Dump
.
ulR6
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR6_STACK_OFFSET
 ];

160 
xRegi¡”Dump
.
ulR7
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR7_STACK_OFFSET
 ];

161 
xRegi¡”Dump
.
ulR8
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR8_STACK_OFFSET
 ];

162 
xRegi¡”Dump
.
ulR9
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR9_STACK_OFFSET
 ];

163 
xRegi¡”Dump
.
ulR10
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR10_STACK_OFFSET
 ];

164 
xRegi¡”Dump
.
ulR11
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR11_STACK_OFFSET
 ];

165 
xRegi¡”Dump
.
ulR12
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR12_STACK_OFFSET
 ];

166 
xRegi¡”Dump
.
ulR15_»tuº_add»ss_äom_subroutše
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR15_STACK_OFFSET
 ];

167 
xRegi¡”Dump
.
ulR18
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR18_STACK_OFFSET
 ];

168 
xRegi¡”Dump
.
ulR19
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xR19_STACK_OFFSET
 ];

169 
xRegi¡”Dump
.
ulMSR
 = 
pulSckPoš‹rOnFunùiÚEÁry
[ 
pÜ‹xMSR_STACK_OFFSET
 ];

172 
xRegi¡”Dump
.
ulR2_sm®l_d©a_¬—
 = 
	`mfg´
Ğ
R2
 );

173 
xRegi¡”Dump
.
ulR13_»ad_wr™e_sm®l_d©a_¬—
 = 
	`mfg´
Ğ
R13
 );

174 
xRegi¡”Dump
.
ulR14_»tuº_add»ss_äom_š‹¼u±
 = 
	`mfg´
Ğ
R14
 );

175 
xRegi¡”Dump
.
ulR16_»tuº_add»ss_äom_Œ­
 = 
	`mfg´
Ğ
R16
 );

176 
xRegi¡”Dump
.
ulR17_»tuº_add»ss_äom_exû±iÚs
 = 
	`mfg´
Ğ
R17
 );

177 
xRegi¡”Dump
.
ulR20
 = 
	`mfg´
Ğ
R20
 );

178 
xRegi¡”Dump
.
ulR21
 = 
	`mfg´
Ğ
R21
 );

179 
xRegi¡”Dump
.
ulR22
 = 
	`mfg´
Ğ
R22
 );

180 
xRegi¡”Dump
.
ulR23
 = 
	`mfg´
Ğ
R23
 );

181 
xRegi¡”Dump
.
ulR24
 = 
	`mfg´
Ğ
R24
 );

182 
xRegi¡”Dump
.
ulR25
 = 
	`mfg´
Ğ
R25
 );

183 
xRegi¡”Dump
.
ulR26
 = 
	`mfg´
Ğ
R26
 );

184 
xRegi¡”Dump
.
ulR27
 = 
	`mfg´
Ğ
R27
 );

185 
xRegi¡”Dump
.
ulR28
 = 
	`mfg´
Ğ
R28
 );

186 
xRegi¡”Dump
.
ulR29
 = 
	`mfg´
Ğ
R29
 );

187 
xRegi¡”Dump
.
ulR30
 = 
	`mfg´
Ğ
R30
 );

188 
xRegi¡”Dump
.
ulR31
 = 
	`mfg´
Ğ
R31
 );

189 
xRegi¡”Dump
.
ulR1_SP
 = ( ( 
ušt32_t
 ) 
pulSckPoš‹rOnFunùiÚEÁry
 ) + 
pÜ‹xASM_HANDLER_STACK_FRAME_SIZE
;

190 
xRegi¡”Dump
.
ulEAR
 = 
	`mã¬
();

191 
xRegi¡”Dump
.
ulESR
 = 
	`mã¤
();

192 
xRegi¡”Dump
.
ulEDR
 = 
	`mãdr
();

197 
xRegi¡”Dump
.
ulPC
 = xRegi¡”Dump.
ulR17_»tuº_add»ss_äom_exû±iÚs
 - 
pÜ‹xINSTRUCTION_SIZE
;

199 #ià
XPAR_MICROBLAZE_0_USE_FPU
 == 1

201 
xRegi¡”Dump
.
ulFSR
 = 
	`mff¤
();

205 
xRegi¡”Dump
.
ulFSR
 = 0UL;

212  ( 
ušt32_t
 ) 
pvExû±iÚID
 )

214 
XEXC_ID_FSL
 :

215 
xRegi¡”Dump
.
pcExû±iÚCau£
 = ( 
št8_t
 * const ) "XEXC_ID_FSL";

218 
XEXC_ID_UNALIGNED_ACCESS
 :

219 
xRegi¡”Dump
.
pcExû±iÚCau£
 = ( 
št8_t
 * const ) "XEXC_ID_UNALIGNED_ACCESS";

222 
XEXC_ID_ILLEGAL_OPCODE
 :

223 
xRegi¡”Dump
.
pcExû±iÚCau£
 = ( 
št8_t
 * const ) "XEXC_ID_ILLEGAL_OPCODE";

226 
XEXC_ID_M_AXI_I_EXCEPTION
 :

227 
xRegi¡”Dump
.
pcExû±iÚCau£
 = ( 
št8_t
 * const ) "XEXC_ID_M_AXI_I_EXCEPTION or XEXC_ID_IPLB_EXCEPTION";

230 
XEXC_ID_M_AXI_D_EXCEPTION
 :

231 
xRegi¡”Dump
.
pcExû±iÚCau£
 = ( 
št8_t
 * const ) "XEXC_ID_M_AXI_D_EXCEPTION or XEXC_ID_DPLB_EXCEPTION";

234 
XEXC_ID_DIV_BY_ZERO
 :

235 
xRegi¡”Dump
.
pcExû±iÚCau£
 = ( 
št8_t
 * const ) "XEXC_ID_DIV_BY_ZERO";

238 
XEXC_ID_STACK_VIOLATION
 :

239 
xRegi¡”Dump
.
pcExû±iÚCau£
 = ( 
št8_t
 * const ) "XEXC_ID_STACK_VIOLATION or XEXC_ID_MMU";

242 #ià
XPAR_MICROBLAZE_0_USE_FPU
 == 1

244 
XEXC_ID_FPU
 :

245 
xRegi¡”Dump
.
pcExû±iÚCau£
 = ( 
št8_t
 * const ) "XEXC_ID_FPU see ulFSR value";

256 
	`vAµliÿtiÚExû±iÚRegi¡”Dump
Ğ&
xRegi¡”Dump
 );

261 
	`pÜtNOP
();

263 
	}
}

266 
	$vPÜtExû±iÚsIn¡®lHªdËrs
( )

268 
ušt32_t
 
ulHªdËrsAÌ—dyIn¡®Ëd
 = 
pdFALSE
;

270 ifĞ
ulHªdËrsAÌ—dyIn¡®Ëd
 =ğ
pdFALSE
 )

272 
ulHªdËrsAÌ—dyIn¡®Ëd
 = 
pdTRUE
;

274 #ià
XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS
 == 1

275 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_UNALIGNED_ACCESS
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_UNALIGNED_ACCESS );

278 #ià
XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION
 == 1

279 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_ILLEGAL_OPCODE
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_ILLEGAL_OPCODE );

282 #ià
XPAR_MICROBLAZE_0_M_AXI_I_BUS_EXCEPTION
 == 1

283 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_M_AXI_I_EXCEPTION
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_M_AXI_I_EXCEPTION );

286 #ià
XPAR_MICROBLAZE_0_M_AXI_D_BUS_EXCEPTION
 == 1

287 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_M_AXI_D_EXCEPTION
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_M_AXI_D_EXCEPTION );

290 #ià
XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION
 == 1

291 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_IPLB_EXCEPTION
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_IPLB_EXCEPTION );

294 #ià
XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION
 == 1

295 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_DPLB_EXCEPTION
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_DPLB_EXCEPTION );

298 #ià
XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION
 == 1

299 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_DIV_BY_ZERO
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_DIV_BY_ZERO );

302 #ià
XPAR_MICROBLAZE_0_FPU_EXCEPTION
 == 1

303 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_FPU
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_FPU );

306 #ià
XPAR_MICROBLAZE_0_FSL_EXCEPTION
 == 1

307 
	`miüobÏze_»gi¡”_exû±iÚ_hªdËr
Ğ
XEXC_ID_FSL
, 
vPÜtExû±iÚHªdËrEÁry
, ( * ) XEXC_ID_FSL );

310 
	}
}

	@portable/GCC/MicroBlazeV8/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


74 
	~<mb_š‹rçû.h
>

75 
	~<x·¿m‘”s.h
>

88 
	#pÜtCHAR
 

	)

89 
	#pÜtFLOAT
 

	)

90 
	#pÜtDOUBLE
 

	)

91 
	#pÜtLONG
 

	)

92 
	#pÜtSHORT
 

	)

93 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

94 
	#pÜtBASE_TYPE
 

	)

96 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

97 
	tBa£Ty³_t
;

98 
	tUBa£Ty³_t
;

100 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

101 
ušt16_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

104 
ušt32_t
 
	tTickTy³_t
;

105 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

110 
miüobÏze_di§bË_š‹¼u±s
( );

111 
miüobÏze_’abË_š‹¼u±s
( );

112 
	#pÜtDISABLE_INTERRUPTS
(è
	`miüobÏze_di§bË_š‹¼u±s
()

	)

113 
	#pÜtENABLE_INTERRUPTS
(è
	`miüobÏze_’abË_š‹¼u±s
()

	)

118 
vPÜtEÁ”Cr™iÿl
( );

119 
vPÜtEx™Cr™iÿl
( );

120 
	#pÜtENTER_CRITICAL
(è{ \

	)

121 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

122 
miüobÏze_di§bË_š‹¼u±s
(); \

123 
	guxCr™iÿlNe¡šg
++; \

126 
	#pÜtEXIT_CRITICAL
(è{ \

	)

127 vŞ©
UBa£Ty³_t
 
uxCr™iÿlNe¡šg
; \

130 
	guxCr™iÿlNe¡šg
--; \

131 ifĞ
	guxCr™iÿlNe¡šg
 == 0 ) \

135 
pÜtENABLE_INTERRUPTS
(); \

142 
vPÜtY›ld
( );

143 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

151 vŞ©
ušt32_t
 
ulTaskSw™chReque¡ed
;

152 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx !ğ
pdFALSE
 ) 
ulTaskSw™chReque¡ed
 = 1

	)

156 
	#pÜtBYTE_ALIGNMENT
 4

	)

157 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

158 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

159 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

163 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

164 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

170 
	sPORT_REGISTER_DUMP


174 
ušt32_t
 
	gulR1_SP
;

175 
ušt32_t
 
	gulR2_sm®l_d©a_¬—
;

176 
ušt32_t
 
	gulR3
;

177 
ušt32_t
 
	gulR4
;

178 
ušt32_t
 
	gulR5
;

179 
ušt32_t
 
	gulR6
;

180 
ušt32_t
 
	gulR7
;

181 
ušt32_t
 
	gulR8
;

182 
ušt32_t
 
	gulR9
;

183 
ušt32_t
 
	gulR10
;

184 
ušt32_t
 
	gulR11
;

185 
ušt32_t
 
	gulR12
;

186 
ušt32_t
 
	gulR13_»ad_wr™e_sm®l_d©a_¬—
;

187 
ušt32_t
 
	gulR14_»tuº_add»ss_äom_š‹¼u±
;

188 
ušt32_t
 
	gulR15_»tuº_add»ss_äom_subroutše
;

189 
ušt32_t
 
	gulR16_»tuº_add»ss_äom_Œ­
;

190 
ušt32_t
 
	gulR17_»tuº_add»ss_äom_exû±iÚs
;

191 
ušt32_t
 
	gulR18
;

192 
ušt32_t
 
	gulR19
;

193 
ušt32_t
 
	gulR20
;

194 
ušt32_t
 
	gulR21
;

195 
ušt32_t
 
	gulR22
;

196 
ušt32_t
 
	gulR23
;

197 
ušt32_t
 
	gulR24
;

198 
ušt32_t
 
	gulR25
;

199 
ušt32_t
 
	gulR26
;

200 
ušt32_t
 
	gulR27
;

201 
ušt32_t
 
	gulR28
;

202 
ušt32_t
 
	gulR29
;

203 
ušt32_t
 
	gulR30
;

204 
ušt32_t
 
	gulR31
;

205 
ušt32_t
 
	gulPC
;

206 
ušt32_t
 
	gulESR
;

207 
ušt32_t
 
	gulMSR
;

208 
ušt32_t
 
	gulEAR
;

209 
ušt32_t
 
	gulFSR
;

210 
ušt32_t
 
	gulEDR
;

215 
št8_t
 *
	gpcExû±iÚCau£
;

220 
št8_t
 *
	gpcCu¼’tTaskName
;

224 * 
	gxCu¼’tTaskHªdË
;

226 } 
	txPÜtRegi¡”Dump
;

264 
Ba£Ty³_t
 
xPÜtIn¡®lIÁ”ru±HªdËr
Ğ
ušt8_t
 
ucIÁ”ru±ID
, 
XIÁ”ru±HªdËr
 
pxHªdËr
, *
pvC®lBackRef
 );

285 
vPÜtEÇbËIÁ”ru±
Ğ
ušt8_t
 
ucIÁ”ru±ID
 );

305 
vPÜtDi§bËIÁ”ru±
Ğ
ušt8_t
 
ucIÁ”ru±ID
 );

317 
vAµliÿtiÚS‘upTim”IÁ”ru±
( );

330 
vAµliÿtiÚCË¬Tim”IÁ”ru±
( );

353 
vPÜtExû±iÚsIn¡®lHªdËrs
( );

369 
vAµliÿtiÚExû±iÚRegi¡”Dump
Ğ
xPÜtRegi¡”Dump
 *
xRegi¡”Dump
 );

372 #ifdeà
__ılu¥lus


	@portable/GCC/NiosII/port.c

71 
	~<¡ršg.h
>

72 
	~<”ºo.h
>

75 
	~"sys/®t_œq.h
"

76 
	~"®‹¿_av®Ú_tim”_»gs.h
"

77 
	~"´iv/®t_œq_bË.h
"

80 
	~"F»eRTOS.h
"

81 
	~"sk.h
"

84 
	#pÜtINITIAL_ESTATUS
 ( 
SckTy³_t
 ) 0x01

	)

91 
´vS‘upTim”IÁ”ru±
( );

96 
vPÜtSysTickHªdËr
Ğ* 
cÚ‹xt
, 
®t_u32
 
id
 );

100 
	$´vR—dGp
Ğ
ušt32_t
 *
ulV®ue
 )

102 
	`asm
Ğ"¡w gp, (%0)" :: "r"(
ulV®ue
) );

103 
	}
}

109 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

111 
SckTy³_t
 *
pxF¿mePoš‹r
 = 
pxTİOfSck
 - 1;

112 
SckTy³_t
 
xGlob®Poš‹r
;

114 
	`´vR—dGp
Ğ&
xGlob®Poš‹r
 );

117 *
pxTİOfSck
 = 0xdeadbeef;

118 
pxTİOfSck
--;

120 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxF¿mePoš‹r
;

121 
pxTİOfSck
--;

123 *
pxTİOfSck
 = 
xGlob®Poš‹r
;

126 
pxTİOfSck
 -= 9;

128 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

129 
pxTİOfSck
--;

131 *
pxTİOfSck
 = 
pÜtINITIAL_ESTATUS
;

134 
pxTİOfSck
 -= 12;

136 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

139 
pxTİOfSck
 -= 5;

141  
pxTİOfSck
;

142 
	}
}

148 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

152 
	`´vS‘upTim”IÁ”ru±
();

155 
asm
 volatile ( " movia„2,„estore_sp_from_pxCurrentTCB \n"

160 
	}
}

163 
	$vPÜtEndScheduËr
( )

167 
	}
}

174 
	$´vS‘upTim”IÁ”ru±
( )

177 iàĞ-
EINVAL
 =ğ
	`®t_œq_»gi¡”
Ğ
SYS_CLK_IRQ
, 0x0, 
vPÜtSysTickHªdËr
 ) )

180 
	`asm
( "break" );

185 
	`IOWR_ALTERA_AVALON_TIMER_CONTROL
Ğ
SYS_CLK_BASE
, 
ALTERA_AVALON_TIMER_CONTROL_STOP_MSK
 );

186 
	`IOWR_ALTERA_AVALON_TIMER_PERIODL
Ğ
SYS_CLK_BASE
, ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) & 0xFFFF );

187 
	`IOWR_ALTERA_AVALON_TIMER_PERIODH
Ğ
SYS_CLK_BASE
, ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) >> 16 );

188 
	`IOWR_ALTERA_AVALON_TIMER_CONTROL
Ğ
SYS_CLK_BASE
, 
ALTERA_AVALON_TIMER_CONTROL_CONT_MSK
 | 
ALTERA_AVALON_TIMER_CONTROL_START_MSK
 | 
ALTERA_AVALON_TIMER_CONTROL_ITO_MSK
 );

192 
	`IOWR_ALTERA_AVALON_TIMER_STATUS
Ğ
SYS_CLK_BASE
, ~
ALTERA_AVALON_TIMER_STATUS_TO_MSK
 );

193 
	}
}

196 
	$vPÜtSysTickHªdËr
Ğ* 
cÚ‹xt
, 
®t_u32
 
id
 )

199 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

201 
	`vTaskSw™chCÚ‹xt
();

205 
	`IOWR_ALTERA_AVALON_TIMER_STATUS
Ğ
SYS_CLK_BASE
, ~
ALTERA_AVALON_TIMER_STATUS_TO_MSK
 );

206 
	}
}

215 
®t_œq_»gi¡”
Ğ
®t_u32
 
id
, * 
cÚ‹xt
, (*
hªdËr
)(*,‡lt_u32) )

217 
rc
 = -
EINVAL
;

218 
®t_œq_cÚ‹xt
 
¡©us
;

220 ià(
id
 < 
ALT_NIRQ
)

228 
¡©us
 = 
	`®t_œq_di§bË_®l
 ();

230 
®t_œq
[
id
].
hªdËr
 = handler;

231 
®t_œq
[
id
].
cÚ‹xt
 = context;

233 
rc
 = (
hªdËr
è? 
	`®t_œq_’abË
 (
id
): 
	`®t_œq_di§bË
 (id);

238  
rc
;

239 
	}
}

	@portable/GCC/NiosII/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


73 
	~"sys/®t_œq.h
"

86 
	#pÜtCHAR
 

	)

87 
	#pÜtFLOAT
 

	)

88 
	#pÜtDOUBLE
 

	)

89 
	#pÜtLONG
 

	)

90 
	#pÜtSHORT
 

	)

91 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

92 
	#pÜtBASE_TYPE
 

	)

94 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

95 
	tBa£Ty³_t
;

96 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

109 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

110 
	#pÜtBYTE_ALIGNMENT
 4

	)

111 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

112 
	#pÜtCRITICAL_NESTING_IN_TCB
 1

	)

115 
vTaskSw™chCÚ‹xt
( );

116 
	#pÜtYIELD
(è
asm
 vŞ©Ğ"Œ­" );

	)

117 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
	`vTaskSw™chCÚ‹xt
()

	)

121 
__asm__
( "\n\t.globl save_context" );

125 
vTaskEÁ”Cr™iÿl
( );

126 
vTaskEx™Cr™iÿl
( );

128 
	#pÜtDISABLE_INTERRUPTS
(è
	`®t_œq_di§bË_®l
()

	)

129 
	#pÜtENABLE_INTERRUPTS
(è
	`®t_œq_’abË_®l
Ğ0x01 );

	)

130 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

131 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

135 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

136 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

138 #ifdeà
__ılu¥lus


	@portable/GCC/PPC405_Xilinx/FPU_Macros.h

68 
	#ŒaûTASK_SWITCHED_OUT
(è\

	)

69 ifĞ
	gpxCu¼’tTCB
->
	gpxTaskTag
 !ğ
NULL
 ) \

71 
vPÜtSaveFPURegi¡”s
( * ); \

72 
vPÜtSaveFPURegi¡”s
ĞĞ* ) ( 
pxCu¼’tTCB
->
pxTaskTag
 ) ); \

77 
	#ŒaûTASK_SWITCHED_IN
(è\

	)

78 ifĞ
	gpxCu¼’tTCB
->
	gpxTaskTag
 !ğ
NULL
 ) \

80 
vPÜtRe¡ÜeFPURegi¡”s
( * ); \

81 
vPÜtRe¡ÜeFPURegi¡”s
ĞĞ* ) ( 
pxCu¼’tTCB
->
pxTaskTag
 ) ); \

	@portable/GCC/PPC405_Xilinx/port.c

72 
	~"F»eRTOS.h
"

73 
	~"sk.h
"

76 
	~"xtime_l.h
"

77 
	~"xštc.h
"

78 
	~"xštc_i.h
"

83 
	#pÜtCRITICAL_INTERRUPT_ENABLE
 ( 1UL << 17UL )

	)

84 
	#pÜtEXTERNAL_INTERRUPT_ENABLE
 ( 1UL << 15UL )

	)

85 
	#pÜtMACHINE_CHECK_ENABLE
 ( 1UL << 12UL )

	)

87 #ià
cÚfigUSE_FPU
 == 1

88 
	#pÜtAPU_PRESENT
 ( 1UL << 25UL )

	)

89 
	#pÜtFCM_FPU_PRESENT
 ( 1UL << 13UL )

	)

91 
	#pÜtAPU_PRESENT
 ( 0UL )

	)

92 
	#pÜtFCM_FPU_PRESENT
 ( 0UL )

	)

95 
	#pÜtINITIAL_MSR
 ( 
pÜtCRITICAL_INTERRUPT_ENABLE
 | 
pÜtEXTERNAL_INTERRUPT_ENABLE
 | 
pÜtMACHINE_CHECK_ENABLE
 | 
pÜtAPU_PRESENT
 | 
pÜtFCM_FPU_PRESENT
 )

	)

98 cÚ¡ 
_SDA_BASE_
;

99 cÚ¡ 
_SDA2_BASE_
;

106 
´vS‘upTim”IÁ”ru±
( );

111 
vPÜtTickISR
( );

116 
vPÜtY›ld
( );

122 
vPÜtS¹Fœ¡Task
( );

127 
XIÁc
 
	gxIÁ”ru±CÚŒŞËr
;

137 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

140 *
pxTİOfSck
 = 0xDEADBEEF;

141 
pxTİOfSck
--;

144 
pxTİOfSck
 -= 20;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) &
_SDA_BASE_
;

148 
pxTİOfSck
 -= 10;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

152 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) &
_SDA2_BASE_
;

156 
pxTİOfSck
--;

160 *
pxTİOfSck
 = 0x10000001UL;;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = 0x00000000UL;

163 
pxTİOfSck
--;

164 *
pxTİOfSck
 = 0x00000000UL;

165 
pxTİOfSck
--;

166 *
pxTİOfSck
 = 0x00000000UL;

167 
pxTİOfSck
--;

168 *
pxTİOfSck
 = 0x00000000UL;

169 
pxTİOfSck
--;

170 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
vPÜtEndScheduËr
;

171 
pxTİOfSck
--;

172 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

173 
pxTİOfSck
--;

174 *
pxTİOfSck
 = 
pÜtINITIAL_MSR
;

175 
pxTİOfSck
--;

176 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
vPÜtEndScheduËr
;

177 
pxTİOfSck
--;

178 *
pxTİOfSck
 = 0x00000000UL;

180  
pxTİOfSck
;

181 
	}
}

184 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

186 
	`´vS‘upTim”IÁ”ru±
();

187 
	`XExc_Regi¡”HªdËr
Ğ
XEXC_ID_SYSTEM_CALL
, ( 
XExû±iÚHªdËr
 ) 
vPÜtY›ld
, ( * ) 0 );

188 
	`vPÜtS¹Fœ¡Task
();

191  
pdFALSE
;

192 
	}
}

195 
	$vPÜtEndScheduËr
( )

199 
	}
}

205 
	$´vS‘upTim”IÁ”ru±
( )

207 cÚ¡ 
ušt32_t
 
ulIÁ”v®
 = ( ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL );

209 
	`XTime_PITCË¬IÁ”ru±
();

210 
	`XTime_FITCË¬IÁ”ru±
();

211 
	`XTime_WDTCË¬IÁ”ru±
();

212 
	`XTime_WDTDi§bËIÁ”ru±
();

213 
	`XTime_FITDi§bËIÁ”ru±
();

215 
	`XExc_Regi¡”HªdËr
Ğ
XEXC_ID_PIT_INT
, ( 
XExû±iÚHªdËr
 ) 
vPÜtTickISR
, ( * ) 0 );

217 
	`XTime_PITEÇbËAutoR–ßd
();

218 
	`XTime_PITS‘IÁ”v®
Ğ
ulIÁ”v®
 );

219 
	`XTime_PITEÇbËIÁ”ru±
();

220 
	}
}

223 
	$vPÜtISRHªdËr
Ğ*
pvNuÎDoNÙU£
 )

225 
ušt32_t
 
ulIÁ”ru±Stus
, 
ulIÁ”ru±Mask
 = 1UL;

226 
Ba£Ty³_t
 
xIÁ”ru±Numb”
;

227 
XIÁc_CÚfig
 *
pxIÁ”ru±CÚŒŞËr
;

228 
XIÁc_VeùÜTabËEÁry
 *
pxTabË
;

231 Ğè
pvNuÎDoNÙU£
;

235 
pxIÁ”ru±CÚŒŞËr
 = &
XIÁc_CÚfigTabË
[ 
XPAR_XPS_INTC_0_DEVICE_ID
 ];

238 
ulIÁ”ru±Stus
 = 
	`XIÁc_mG‘IÁrStus
Ğ
pxIÁ”ru±CÚŒŞËr
->
Ba£Add»ss
 );

240  
xIÁ”ru±Numb”
 = 0; xIÁ”ru±Numb” < 
XPAR_INTC_MAX_NUM_INTR_INPUTS
; xInterruptNumber++ )

242 ifĞ
ulIÁ”ru±Stus
 & 0x01UL )

245 
	`XIÁc_mAckIÁr
Ğ
pxIÁ”ru±CÚŒŞËr
->
Ba£Add»ss
, 
ulIÁ”ru±Mask
 );

248 
pxTabË
 = &Ğ
pxIÁ”ru±CÚŒŞËr
->
HªdËrTabË
[ 
xIÁ”ru±Numb”
 ] );

249 
pxTabË
->
	`HªdËr
ĞpxTabË->
C®lBackRef
 );

253 
ulIÁ”ru±Mask
 <<= 0x01UL;

254 
ulIÁ”ru±Stus
 >>= 0x01UL;

257 ifĞ
ulIÁ”ru±Stus
 == 0UL )

262 
	}
}

265 
	$vPÜtS‘upIÁ”ru±CÚŒŞËr
( )

267 
	`vPÜtISRW¿µ”
( );

272 
	`XExc_mDi§bËExû±iÚs
Ğ
XEXC_NON_CRITICAL
 );

273 
	`XExc_In™
();

278 
	`XExc_Regi¡”HªdËr
Ğ
XEXC_ID_NON_CRITICAL_INT
, ( 
XExû±iÚHªdËr
 ) 
vPÜtISRW¿µ”
, 
NULL
 );

279 
	`XIÁc_In™Ÿlize
Ğ&
xIÁ”ru±CÚŒŞËr
, 
XPAR_XPS_INTC_0_DEVICE_ID
 );

280 
	`XIÁc_S¹
Ğ&
xIÁ”ru±CÚŒŞËr
, 
XIN_REAL_MODE
 );

281 
	}
}

284 
Ba£Ty³_t
 
	$xPÜtIn¡®lIÁ”ru±HªdËr
Ğ
ušt8_t
 
ucIÁ”ru±ID
, 
XIÁ”ru±HªdËr
 
pxHªdËr
, *
pvC®lBackRef
 )

286 
Ba£Ty³_t
 
xR‘uº
 = 
pdFAIL
;

291 ifĞ
XST_SUCCESS
 =ğ
	`XIÁc_CÚÃù
Ğ&
xIÁ”ru±CÚŒŞËr
, 
ucIÁ”ru±ID
, 
pxHªdËr
, 
pvC®lBackRef
 ) )

293 
	`XIÁc_EÇbË
Ğ&
xIÁ”ru±CÚŒŞËr
, 
ucIÁ”ru±ID
 );

294 
xR‘uº
 = 
pdPASS
;

297  
xR‘uº
;

298 
	}
}

	@portable/GCC/PPC405_Xilinx/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 
	~"xexû±iÚ_l.h
"

71 #ifdeà
__ılu¥lus


86 
	#pÜtCHAR
 

	)

87 
	#pÜtFLOAT
 

	)

88 
	#pÜtDOUBLE
 

	)

89 
	#pÜtLONG
 

	)

90 
	#pÜtSHORT
 

	)

91 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

92 
	#pÜtBASE_TYPE
 

	)

94 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

95 
	tBa£Ty³_t
;

96 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

109 
	#pÜtCRITICAL_NESTING_IN_TCB
 1

	)

112 
	#pÜtDISABLE_INTERRUPTS
(è
	`XExc_mDi§bËExû±iÚs
Ğ
XEXC_NON_CRITICAL
 );

	)

113 
	#pÜtENABLE_INTERRUPTS
(è
	`XExc_mEÇbËExû±iÚs
Ğ
XEXC_NON_CRITICAL
 );

	)

118 
vTaskEÁ”Cr™iÿl
( );

119 
vTaskEx™Cr™iÿl
( );

120 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

121 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

126 
vPÜtY›ld
( );

127 
	#pÜtYIELD
(è
asm
 vŞ©Ğ"SC \n\ˆNOP" )

	)

128 
	#pÜtYIELD_FROM_ISR
(è
	`vTaskSw™chCÚ‹xt
()

	)

133 
	#pÜtBYTE_ALIGNMENT
 8

	)

134 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

135 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

136 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

139 
	#pÜtNO_FLOP_REGISTERS_TO_SAVE
 ( 32 + 1 )

	)

144 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

145 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

148 
vPÜtS‘upIÁ”ru±CÚŒŞËr
( );

149 
Ba£Ty³_t
 
xPÜtIn¡®lIÁ”ru±HªdËr
Ğ
ušt8_t
 
ucIÁ”ru±ID
, 
XIÁ”ru±HªdËr
 
pxHªdËr
, *
pvC®lBackRef
 );

151 #ifdeà
__ılu¥lus


	@portable/GCC/PPC440_Xilinx/FPU_Macros.h

68 
	#ŒaûTASK_SWITCHED_OUT
(è\

	)

69 ifĞ
	gpxCu¼’tTCB
->
	gpxTaskTag
 !ğ
NULL
 ) \

71 
vPÜtSaveFPURegi¡”s
( * ); \

72 
vPÜtSaveFPURegi¡”s
ĞĞ* ) ( 
pxCu¼’tTCB
->
pxTaskTag
 ) ); \

77 
	#ŒaûTASK_SWITCHED_IN
(è\

	)

78 ifĞ
	gpxCu¼’tTCB
->
	gpxTaskTag
 !ğ
NULL
 ) \

80 
vPÜtRe¡ÜeFPURegi¡”s
( * ); \

81 
vPÜtRe¡ÜeFPURegi¡”s
ĞĞ* ) ( 
pxCu¼’tTCB
->
pxTaskTag
 ) ); \

	@portable/GCC/PPC440_Xilinx/port.c

72 
	~"F»eRTOS.h
"

73 
	~"sk.h
"

76 
	~"xtime_l.h
"

77 
	~"xštc.h
"

78 
	~"xštc_i.h
"

83 
	#pÜtCRITICAL_INTERRUPT_ENABLE
 ( 1UL << 17UL )

	)

84 
	#pÜtEXTERNAL_INTERRUPT_ENABLE
 ( 1UL << 15UL )

	)

85 
	#pÜtMACHINE_CHECK_ENABLE
 ( 1UL << 12UL )

	)

87 #ià
cÚfigUSE_FPU
 == 1

88 
	#pÜtAPU_PRESENT
 ( 1UL << 25UL )

	)

89 
	#pÜtFCM_FPU_PRESENT
 ( 1UL << 13UL )

	)

91 
	#pÜtAPU_PRESENT
 ( 0UL )

	)

92 
	#pÜtFCM_FPU_PRESENT
 ( 0UL )

	)

95 
	#pÜtINITIAL_MSR
 ( 
pÜtCRITICAL_INTERRUPT_ENABLE
 | 
pÜtEXTERNAL_INTERRUPT_ENABLE
 | 
pÜtMACHINE_CHECK_ENABLE
 | 
pÜtAPU_PRESENT
 | 
pÜtFCM_FPU_PRESENT
 )

	)

98 cÚ¡ 
_SDA_BASE_
;

99 cÚ¡ 
_SDA2_BASE_
;

106 
´vS‘upTim”IÁ”ru±
( );

111 
vPÜtTickISR
( );

116 
vPÜtY›ld
( );

122 
vPÜtS¹Fœ¡Task
( );

127 
XIÁc
 
	gxIÁ”ru±CÚŒŞËr
;

137 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

140 *
pxTİOfSck
 = 0xDEADBEEF;

141 
pxTİOfSck
--;

144 
pxTİOfSck
 -= 20;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) &
_SDA_BASE_
;

148 
pxTİOfSck
 -= 10;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

152 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) &
_SDA2_BASE_
;

156 
pxTİOfSck
--;

160 *
pxTİOfSck
 = 0x10000001UL;;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = 0x00000000UL;

163 
pxTİOfSck
--;

164 *
pxTİOfSck
 = 0x00000000UL;

165 
pxTİOfSck
--;

166 *
pxTİOfSck
 = 0x00000000UL;

167 
pxTİOfSck
--;

168 *
pxTİOfSck
 = 0x00000000UL;

169 
pxTİOfSck
--;

170 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
vPÜtEndScheduËr
;

171 
pxTİOfSck
--;

172 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

173 
pxTİOfSck
--;

174 *
pxTİOfSck
 = 
pÜtINITIAL_MSR
;

175 
pxTİOfSck
--;

176 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
vPÜtEndScheduËr
;

177 
pxTİOfSck
--;

178 *
pxTİOfSck
 = 0x00000000UL;

180  
pxTİOfSck
;

181 
	}
}

184 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

186 
	`´vS‘upTim”IÁ”ru±
();

187 
	`XExc_Regi¡”HªdËr
Ğ
XEXC_ID_SYSTEM_CALL
, ( 
XExû±iÚHªdËr
 ) 
vPÜtY›ld
, ( * ) 0 );

188 
	`vPÜtS¹Fœ¡Task
();

191  
pdFALSE
;

192 
	}
}

195 
	$vPÜtEndScheduËr
( )

199 
	}
}

205 
	$´vS‘upTim”IÁ”ru±
( )

207 cÚ¡ 
ušt32_t
 
ulIÁ”v®
 = ( ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL );

209 
	`XTime_DECCË¬IÁ”ru±
();

210 
	`XTime_FITCË¬IÁ”ru±
();

211 
	`XTime_WDTCË¬IÁ”ru±
();

212 
	`XTime_WDTDi§bËIÁ”ru±
();

213 
	`XTime_FITDi§bËIÁ”ru±
();

215 
	`XExc_Regi¡”HªdËr
Ğ
XEXC_ID_DEC_INT
, ( 
XExû±iÚHªdËr
 ) 
vPÜtTickISR
, ( * ) 0 );

217 
	`XTime_DECEÇbËAutoR–ßd
();

218 
	`XTime_DECS‘IÁ”v®
Ğ
ulIÁ”v®
 );

219 
	`XTime_DECEÇbËIÁ”ru±
();

220 
	}
}

223 
	$vPÜtISRHªdËr
Ğ*
pvNuÎDoNÙU£
 )

225 
ušt32_t
 
ulIÁ”ru±Stus
, 
ulIÁ”ru±Mask
 = 1UL;

226 
Ba£Ty³_t
 
xIÁ”ru±Numb”
;

227 
XIÁc_CÚfig
 *
pxIÁ”ru±CÚŒŞËr
;

228 
XIÁc_VeùÜTabËEÁry
 *
pxTabË
;

231 Ğè
pvNuÎDoNÙU£
;

235 
pxIÁ”ru±CÚŒŞËr
 = &
XIÁc_CÚfigTabË
[ 
XPAR_XPS_INTC_0_DEVICE_ID
 ];

238 
ulIÁ”ru±Stus
 = 
	`XIÁc_mG‘IÁrStus
Ğ
pxIÁ”ru±CÚŒŞËr
->
Ba£Add»ss
 );

240  
xIÁ”ru±Numb”
 = 0; xIÁ”ru±Numb” < 
XPAR_INTC_MAX_NUM_INTR_INPUTS
; xInterruptNumber++ )

242 ifĞ
ulIÁ”ru±Stus
 & 0x01UL )

245 
	`XIÁc_mAckIÁr
Ğ
pxIÁ”ru±CÚŒŞËr
->
Ba£Add»ss
, 
ulIÁ”ru±Mask
 );

248 
pxTabË
 = &Ğ
pxIÁ”ru±CÚŒŞËr
->
HªdËrTabË
[ 
xIÁ”ru±Numb”
 ] );

249 
pxTabË
->
	`HªdËr
ĞpxTabË->
C®lBackRef
 );

253 
ulIÁ”ru±Mask
 <<= 0x01UL;

254 
ulIÁ”ru±Stus
 >>= 0x01UL;

257 ifĞ
ulIÁ”ru±Stus
 == 0UL )

262 
	}
}

265 
	$vPÜtS‘upIÁ”ru±CÚŒŞËr
( )

267 
	`vPÜtISRW¿µ”
( );

272 
	`XExc_mDi§bËExû±iÚs
Ğ
XEXC_NON_CRITICAL
 );

273 
	`XExc_In™
();

278 
	`XExc_Regi¡”HªdËr
Ğ
XEXC_ID_NON_CRITICAL_INT
, ( 
XExû±iÚHªdËr
 ) 
vPÜtISRW¿µ”
, 
NULL
 );

279 
	`XIÁc_In™Ÿlize
Ğ&
xIÁ”ru±CÚŒŞËr
, 
XPAR_XPS_INTC_0_DEVICE_ID
 );

280 
	`XIÁc_S¹
Ğ&
xIÁ”ru±CÚŒŞËr
, 
XIN_REAL_MODE
 );

281 
	}
}

284 
Ba£Ty³_t
 
	$xPÜtIn¡®lIÁ”ru±HªdËr
Ğ
ušt8_t
 
ucIÁ”ru±ID
, 
XIÁ”ru±HªdËr
 
pxHªdËr
, *
pvC®lBackRef
 )

286 
Ba£Ty³_t
 
xR‘uº
 = 
pdFAIL
;

291 ifĞ
XST_SUCCESS
 =ğ
	`XIÁc_CÚÃù
Ğ&
xIÁ”ru±CÚŒŞËr
, 
ucIÁ”ru±ID
, 
pxHªdËr
, 
pvC®lBackRef
 ) )

293 
	`XIÁc_EÇbË
Ğ&
xIÁ”ru±CÚŒŞËr
, 
ucIÁ”ru±ID
 );

294 
xR‘uº
 = 
pdPASS
;

297  
xR‘uº
;

298 
	}
}

	@portable/GCC/PPC440_Xilinx/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 
	~"xexû±iÚ_l.h
"

71 #ifdeà
__ılu¥lus


86 
	#pÜtCHAR
 

	)

87 
	#pÜtFLOAT
 

	)

88 
	#pÜtDOUBLE
 

	)

89 
	#pÜtLONG
 

	)

90 
	#pÜtSHORT
 

	)

91 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

92 
	#pÜtBASE_TYPE
 

	)

94 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

95 
	tBa£Ty³_t
;

96 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

109 
	#pÜtCRITICAL_NESTING_IN_TCB
 1

	)

112 
	#pÜtDISABLE_INTERRUPTS
(è
	`XExc_mDi§bËExû±iÚs
Ğ
XEXC_NON_CRITICAL
 );

	)

113 
	#pÜtENABLE_INTERRUPTS
(è
	`XExc_mEÇbËExû±iÚs
Ğ
XEXC_NON_CRITICAL
 );

	)

118 
vTaskEÁ”Cr™iÿl
( );

119 
vTaskEx™Cr™iÿl
( );

120 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

121 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

126 
vPÜtY›ld
( );

127 
	#pÜtYIELD
(è
asm
 vŞ©Ğ"SC \n\ˆNOP" )

	)

128 
	#pÜtYIELD_FROM_ISR
(è
	`vTaskSw™chCÚ‹xt
()

	)

133 
	#pÜtBYTE_ALIGNMENT
 8

	)

134 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

135 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

136 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

139 
	#pÜtNO_FLOP_REGISTERS_TO_SAVE
 ( 32 + 1 )

	)

144 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

145 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

148 
vPÜtS‘upIÁ”ru±CÚŒŞËr
( );

149 
Ba£Ty³_t
 
xPÜtIn¡®lIÁ”ru±HªdËr
Ğ
ušt8_t
 
ucIÁ”ru±ID
, 
XIÁ”ru±HªdËr
 
pxHªdËr
, *
pvC®lBackRef
 );

151 #ifdeà
__ılu¥lus


	@portable/GCC/RX100/port.c

71 
	~"lim™s.h
"

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

78 
	~"¡ršg.h
"

81 
	~"iodefše.h
"

87 
	#pÜtINITIAL_PSW
 ( ( 
SckTy³_t
 ) 0x00030000 )

	)

91 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 == 0 )

93 
	#pÜtCLOCK_DIVISOR
 8UL

	)

94 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 12000000 )

95 
	#pÜtCLOCK_DIVISOR
 512UL

	)

96 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 6000000 )

97 
	#pÜtCLOCK_DIVISOR
 128UL

	)

98 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 1000000 )

99 
	#pÜtCLOCK_DIVISOR
 32UL

	)

101 
	#pÜtCLOCK_DIVISOR
 8UL

	)

109 
	#pÜtDISABLE_INTERRUPTS_FROM_KERNEL_ISR
(è
__asm
 vŞ©Ğ"MVTIPL %0" ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
è)

	)

110 
	#pÜtENABLE_INTERRUPTS_FROM_KERNEL_ISR
(è
__asm
 vŞ©Ğ"MVTIPL %0" ::"i"(
cÚfigKERNEL_INTERRUPT_PRIORITY
è)

	)

114 
	#pÜtUNLOCK_KEY
 0xA50B

	)

115 
	#pÜtLOCK_KEY
 0xA500

	)

123 
	$´vS¹Fœ¡Task
Ğè
	`__©Œibu‹__
((
Çked
));

130 
	$vPÜtSoáw¬eIÁ”ru±ISR
Ğè
	`__©Œibu‹__
((
Çked
));

135 
	$vPÜtTickISR
Ğè
	`__©Œibu‹__
((
š‹¼u±
));

143 
	`´vS‘upTim”IÁ”ru±
( );

144 #iâdeà
cÚfigSETUP_TICK_INTERRUPT


147 
	#cÚfigSETUP_TICK_INTERRUPT
(è
	`´vS‘upTim”IÁ”ru±
()

	)

155 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

156 
	`´vSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

162 *
pxCu¼’tTCB
;

165 cÚ¡ 
ušt32_t
 
ulM©chV®ueFÜOÃTick
 = ( ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) / 
cÚfigTICK_RATE_HZ
 );

167 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

173 cÚ¡ 
TickTy³_t
 
xMaximumPossibËSuµ»s£dTicks
 = 
USHRT_MAX
 / ( ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) / 
cÚfigTICK_RATE_HZ
 );

178 vŞ©
ušt32_t
 
ulTickFÏg
 = 
pdFALSE
;

186 cÚ¡ 
ušt32_t
 
ulStİ³dTim”Com³n§tiÚ
 = 100UL / ( 
cÚfigCPU_CLOCK_HZ
 / ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) );

195 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

198 
pxTİOfSck
--;

201 *
pxTİOfSck
 = 0x00;

202 
pxTİOfSck
--;

203 *
pxTİOfSck
 = 0x00;

204 
pxTİOfSck
--;

205 *
pxTİOfSck
 = 
pÜtINITIAL_PSW
;

206 
pxTİOfSck
--;

207 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

212 #ifdeà
USE_FULL_REGISTER_INITIALISATION


214 
pxTİOfSck
--;

215 *
pxTİOfSck
 = 0x12345678;

216 
pxTİOfSck
--;

217 *
pxTİOfSck
 = 0xaaaabbbb;

218 
pxTİOfSck
--;

219 *
pxTİOfSck
 = 0xdddddddd;

220 
pxTİOfSck
--;

221 *
pxTİOfSck
 = 0xcccccccc;

222 
pxTİOfSck
--;

223 *
pxTİOfSck
 = 0xbbbbbbbb;

224 
pxTİOfSck
--;

225 *
pxTİOfSck
 = 0xaaaaaaaa;

226 
pxTİOfSck
--;

227 *
pxTİOfSck
 = 0x99999999;

228 
pxTİOfSck
--;

229 *
pxTİOfSck
 = 0x88888888;

230 
pxTİOfSck
--;

231 *
pxTİOfSck
 = 0x77777777;

232 
pxTİOfSck
--;

233 *
pxTİOfSck
 = 0x66666666;

234 
pxTİOfSck
--;

235 *
pxTİOfSck
 = 0x55555555;

236 
pxTİOfSck
--;

237 *
pxTİOfSck
 = 0x44444444;

238 
pxTİOfSck
--;

239 *
pxTİOfSck
 = 0x33333333;

240 
pxTİOfSck
--;

241 *
pxTİOfSck
 = 0x22222222;

242 
pxTİOfSck
--;

248 
pxTİOfSck
 -= 15;

252 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

253 
pxTİOfSck
--;

254 *
pxTİOfSck
 = 0x12345678;

255 
pxTİOfSck
--;

256 *
pxTİOfSck
 = 0x87654321;

258  
pxTİOfSck
;

259 
	}
}

262 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

265 ifĞ
pxCu¼’tTCB
 !ğ
NULL
 )

272 
	`cÚfigSETUP_TICK_INTERRUPT
();

275 
	`_IEN
Ğ
_ICU_SWINT
 ) = 1;

278 
	`_IR
Ğ
_ICU_SWINT
 ) = 0;

281 
	`_IPR
Ğ
_ICU_SWINT
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

284 
	`´vS¹Fœ¡Task
();

293 
	`´vS‘upTim”IÁ”ru±
();

296  
pdFAIL
;

297 
	}
}

300 
	$vPÜtEndScheduËr
( )

304 
	`cÚfigASSERT
Ğ
pxCu¼’tTCB
 =ğ
NULL
 );

305 
	}
}

308 
	$´vS¹Fœ¡Task
( )

310 
__asm
 volatile

342 
	}
}

345 
	$vPÜtSoáw¬eIÁ”ru±ISR
( )

347 
__asm
 volatile

421 :: "i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
), "i"(
cÚfigKERNEL_INTERRUPT_PRIORITY
)

423 
	}
}

426 
	$vPÜtTickISR
( )

429 
__asm
 volatile( "SETPSW I" );

433 
	`pÜtDISABLE_INTERRUPTS_FROM_KERNEL_ISR
();

435 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

437 
	`skYIELD
();

440 
	`pÜtENABLE_INTERRUPTS_FROM_KERNEL_ISR
();

442 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

445 
ulTickFÏg
 = 
pdTRUE
;

449 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ueFÜOÃTick
;

452 
	}
}

455 
ušt32_t
 
	$ulPÜtG‘IPL
( )

457 
__asm
 volatile

466 
	}
}

469 
	$vPÜtS‘IPL
Ğ
ušt32_t
 
ulNewIPL
 )

471 
__asm
 volatile

482 
	}
}

485 
	$´vS‘upTim”IÁ”ru±
( )

488 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

491 
	`MSTP
Ğ
CMT0
 ) = 0;

494 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

497 
CMT0
.
CMCR
.
BIT
.
CMIE
 = 1;

500 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ueFÜOÃTick
;

503 #ià
pÜtCLOCK_DIVISOR
 == 512

505 
CMT0
.
CMCR
.
BIT
.
CKS
 = 3;

507 #–ià
pÜtCLOCK_DIVISOR
 == 128

509 
CMT0
.
CMCR
.
BIT
.
CKS
 = 2;

511 #–ià
pÜtCLOCK_DIVISOR
 == 32

513 
CMT0
.
CMCR
.
BIT
.
CKS
 = 1;

515 #–ià
pÜtCLOCK_DIVISOR
 == 8

517 
CMT0
.
CMCR
.
BIT
.
CKS
 = 0;

521 #”rÜ 
Inv®id
 
pÜtCLOCK_DIVISOR
 
£‰šg


526 
	`_IEN
Ğ
_CMT0_CMI0
 ) = 1;

529 
	`_IPR
Ğ
_CMT0_CMI0
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

532 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

533 
	}
}

536 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

538 
	$´vSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

541 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

546 ifĞ
xEx³ùedIdËTime
 > 0 )

548 
__asm
 volatile( "WAIT" );

552 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

553 
	}
}

558 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

560 
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

562 
ušt32_t
 
ulM©chV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCu¼’tCouÁ
;

563 
eSË•ModeStus
 
eSË•AùiÚ
;

568 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

570 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

575 
ulM©chV®ue
 = 
ulM©chV®ueFÜOÃTick
 * 
xEx³ùedIdËTime
;

576 ifĞ
ulM©chV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

580 
ulM©chV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

587 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

588  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

595 
__asm
 volatile( "CLRPSW i" );

600 
ulTickFÏg
 = 
pdFALSE
;

605 
eSË•AùiÚ
 = 
	`eTaskCÚfœmSË•ModeStus
();

606 ifĞ
eSË•AùiÚ
 =ğ
eAbÜtSË•
 )

609 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

610 
__asm
 volatile( "SETPSW i" );

612 ifĞ
eSË•AùiÚ
 =ğ
eNoTasksWa™šgTimeout
 )

615 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

618 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 1;

621 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

625 
	`´vSË•
Ğ
xEx³ùedIdËTime
 );

628 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

633 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

636 
SYSTEM
.
MSTPCRC
.
BIT
.
DSLPE
 = 1;

637 
SYSTEM
.
MSTPCRA
.
BIT
.
MSTPA28
 = 1;

638 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 0;

641 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

645 
ulM©chV®ue
 -ğĞ
ušt32_t
 ) 
CMT0
.
CMCNT
;

646 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

649 
CMT0
.
CMCNT
 = 0;

650 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

654 
	`´vSË•
Ğ
xEx³ùedIdËTime
 );

660 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

661  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

666 
ulCu¼’tCouÁ
 = ( 
ušt32_t
 ) 
CMT0
.
CMCNT
;

668 ifĞ
ulTickFÏg
 !ğ
pdFALSE
 )

675 
ulM©chV®ue
 = 
ulM©chV®ueFÜOÃTick
 - 
ulCu¼’tCouÁ
;

676 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

684 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

691 
ulCom¶‘eTickP”iods
 = 
ulCu¼’tCouÁ
 / 
ulM©chV®ueFÜOÃTick
;

695 
ulM©chV®ue
 = 
ulCu¼’tCouÁ
 - ( 
ulCom¶‘eTickP”iods
 * 
ulM©chV®ueFÜOÃTick
 );

696 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

702 
CMT0
.
CMCNT
 = 0;

703 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

707 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

709 
	}
}

	@portable/GCC/RX100/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


86 
	#pÜtCHAR
 

	)

87 
	#pÜtFLOAT
 

	)

88 
	#pÜtDOUBLE
 

	)

89 
	#pÜtLONG
 

	)

90 
	#pÜtSHORT
 

	)

91 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

92 
	#pÜtBASE_TYPE
 

	)

94 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

95 
	tBa£Ty³_t
;

96 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
	#pÜtBYTE_ALIGNMENT
 8

	)

109 
	#pÜtSTACK_GROWTH
 -1

	)

110 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

111 
	#pÜtNOP
(è
__asm
 vŞ©eĞ"NOP" )

	)

116 
	#pÜtYIELD
(è\

	)

117 
__asm
 volatile \

125 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx !ğ
pdFALSE
 ) { 
	`pÜtYIELD
(); }

	)

136 
	#pÜtENABLE_INTERRUPTS
(è
__asm
 vŞ©Ğ"MVTIPL #0" )

	)

137 #ifdeà
cÚfigASSERT


138 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
ĞĞ
	`ulPÜtG‘IPL
(è<ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

139 
	#pÜtDISABLE_INTERRUPTS
(èifĞ
	`ulPÜtG‘IPL
(è< 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
__asm
 vŞ©Ğ"MVTIPL %0" ::"i"(cÚfigMAX_SYSCALL_INTERRUPT_PRIORITYè)

	)

141 
	#pÜtDISABLE_INTERRUPTS
(è
__asm
 vŞ©Ğ"MVTIPL %0" ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
è)

	)

145 
	#pÜtCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

148 
vTaskEÁ”Cr™iÿl
( );

149 
vTaskEx™Cr™iÿl
( );

150 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

151 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

154 
ušt32_t
 
ulPÜtG‘IPL
Ğè
__©Œibu‹__
((
Çked
));

155 
vPÜtS‘IPL
Ğ
ušt32_t
 
ulNewIPL
 ) 
__©Œibu‹__
((
Çked
));

156 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtG‘IPL
(); 
	`pÜtDISABLE_INTERRUPTS
()

	)

157 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ) 
	`vPÜtS‘IPL
ĞuxSavedIÁ”ru±Stu )

	)

160 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

161 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


162 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

163 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

170 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

171 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

173 #ifdeà
__ılu¥lus


	@portable/GCC/RX600/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	~"¡ršg.h
"

78 
	~"iodefše.h
"

84 
	#pÜtINITIAL_PSW
 ( ( 
SckTy³_t
 ) 0x00030000 )

	)

85 
	#pÜtINITIAL_FPSW
 ( ( 
SckTy³_t
 ) 0x00000100 )

	)

92 
	#pÜtDISABLE_INTERRUPTS_FROM_KERNEL_ISR
(è
__asm
 vŞ©Ğ"MVTIPL %0" ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
è)

	)

93 
	#pÜtENABLE_INTERRUPTS_FROM_KERNEL_ISR
(è
__asm
 vŞ©Ğ"MVTIPL %0" ::"i"(
cÚfigKERNEL_INTERRUPT_PRIORITY
è)

	)

101 
	$´vS¹Fœ¡Task
Ğè
	`__©Œibu‹__
((
Çked
));

108 
	$vSoáw¬eIÁ”ru±ISR
Ğè
	`__©Œibu‹__
((
Çked
));

113 
	$vTickISR
Ğè
	`__©Œibu‹__
((
š‹¼u±
));

117 *
pxCu¼’tTCB
;

124 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

128 *
pxTİOfSck
 = 0x00;

129 
pxTİOfSck
--;

130 *
pxTİOfSck
 = 
pÜtINITIAL_PSW
;

131 
pxTİOfSck
--;

132 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

137 #ifdeà
USE_FULL_REGISTER_INITIALISATION


139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = 0xffffffff;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = 0xeeeeeeee;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = 0xdddddddd;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = 0xcccccccc;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = 0xbbbbbbbb;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = 0xaaaaaaaa;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = 0x99999999;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = 0x88888888;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = 0x77777777;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = 0x66666666;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = 0x55555555;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = 0x44444444;

163 
pxTİOfSck
--;

164 *
pxTİOfSck
 = 0x33333333;

165 
pxTİOfSck
--;

166 *
pxTİOfSck
 = 0x22222222;

167 
pxTİOfSck
--;

171 
pxTİOfSck
 -= 15;

175 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

176 
pxTİOfSck
--;

177 *
pxTİOfSck
 = 
pÜtINITIAL_FPSW
;

178 
pxTİOfSck
--;

179 *
pxTİOfSck
 = 0x12345678;

180 
pxTİOfSck
--;

181 *
pxTİOfSck
 = 0x87654321;

183  
pxTİOfSck
;

184 
	}
}

187 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

189 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
( );

192 ifĞ
pxCu¼’tTCB
 !ğ
NULL
 )

197 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
();

200 
	`_IEN
Ğ
_ICU_SWINT
 ) = 1;

203 
	`_IR
Ğ
_ICU_SWINT
 ) = 0;

206 
	`_IPR
Ğ
_ICU_SWINT
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

209 
	`´vS¹Fœ¡Task
();

213  
pdFAIL
;

214 
	}
}

217 
	$vPÜtEndScheduËr
( )

221 
	`cÚfigASSERT
Ğ
pxCu¼’tTCB
 =ğ
NULL
 );

222 
	}
}

225 
	$´vS¹Fœ¡Task
( )

227 
__asm
 volatile

263 
	}
}

266 
	$vSoáw¬eIÁ”ru±ISR
( )

268 
__asm
 volatile

346 :: "i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
), "i"(
cÚfigKERNEL_INTERRUPT_PRIORITY
)

348 
	}
}

351 
	$vTickISR
( )

354 
__asm
 volatile( "SETPSW I" );

358 
	`pÜtDISABLE_INTERRUPTS_FROM_KERNEL_ISR
();

360 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

362 
	`skYIELD
();

365 
	`pÜtENABLE_INTERRUPTS_FROM_KERNEL_ISR
();

366 
	}
}

369 
ušt32_t
 
	$ulPÜtG‘IPL
( )

371 
__asm
 volatile

380 
	}
}

383 
	$vPÜtS‘IPL
Ğ
ušt32_t
 
ulNewIPL
 )

385 
__asm
 volatile

396 
	}
}

	@portable/GCC/RX600/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


86 
	#pÜtCHAR
 

	)

87 
	#pÜtFLOAT
 

	)

88 
	#pÜtDOUBLE
 

	)

89 
	#pÜtLONG
 

	)

90 
	#pÜtSHORT
 

	)

91 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

92 
	#pÜtBASE_TYPE
 

	)

94 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

95 
	tBa£Ty³_t
;

96 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
	#pÜtBYTE_ALIGNMENT
 8

	)

109 
	#pÜtSTACK_GROWTH
 -1

	)

110 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

111 
	#pÜtNOP
(è
__asm
 vŞ©eĞ"NOP" )

	)

117 
	#pÜtYIELD
(è\

	)

118 
__asm
 volatile \

127 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx !ğ
pdFALSE
 ) 
	`pÜtYIELD
()

	)

138 
	#pÜtENABLE_INTERRUPTS
(è
__asm
 vŞ©Ğ"MVTIPL #0" )

	)

139 #ifdeà
cÚfigASSERT


140 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
ĞĞ
	`ulPÜtG‘IPL
(è<ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

141 
	#pÜtDISABLE_INTERRUPTS
(èifĞ
	`ulPÜtG‘IPL
(è< 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
__asm
 vŞ©Ğ"MVTIPL %0" ::"i"(cÚfigMAX_SYSCALL_INTERRUPT_PRIORITYè)

	)

143 
	#pÜtDISABLE_INTERRUPTS
(è
__asm
 vŞ©Ğ"MVTIPL %0" ::"i"(
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
è)

	)

147 
	#pÜtCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

150 
vTaskEÁ”Cr™iÿl
( );

151 
vTaskEx™Cr™iÿl
( );

152 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

153 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

156 
ušt32_t
 
ulPÜtG‘IPL
Ğè
__©Œibu‹__
((
Çked
));

157 
vPÜtS‘IPL
Ğ
ušt32_t
 
ulNewIPL
 ) 
__©Œibu‹__
((
Çked
));

158 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtG‘IPL
(); 
	`pÜtDISABLE_INTERRUPTS
()

	)

159 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ) 
	`vPÜtS‘IPL
ĞuxSavedIÁ”ru±Stu )

	)

164 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

165 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

167 #ifdeà
__ılu¥lus


	@portable/GCC/STR75x/port.c

72 
	~"75x_tb.h
"

73 
	~"75x_eic.h
"

76 
	~"F»eRTOS.h
"

77 
	~"sk.h
"

80 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

81 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

82 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

85 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

88 
	#pÜtPRESCALE
 20

	)

94 
´vS‘upTim”IÁ”ru±
( );

104 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

106 
SckTy³_t
 *
pxOrigš®TOS
;

108 
pxOrigš®TOS
 = 
pxTİOfSck
;

112 
pxTİOfSck
--;

120 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

121 
pxTİOfSck
--;

123 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

124 
pxTİOfSck
--;

125 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

126 
pxTİOfSck
--;

127 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

128 
pxTİOfSck
--;

129 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

130 
pxTİOfSck
--;

131 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

132 
pxTİOfSck
--;

133 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

134 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

142 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

150 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

155 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

160 #ifdeà
THUMB_INTERWORK


163 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

167 
pxTİOfSck
--;

172 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

174  
pxTİOfSck
;

175 
	}
}

178 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

180 
	`vPÜtISRS¹Fœ¡Task
( );

184 
	`´vS‘upTim”IÁ”ru±
();

187 
	`vPÜtISRS¹Fœ¡Task
();

191 
	}
}

194 
	$vPÜtEndScheduËr
( )

198 
	}
}

201 
	$´vS‘upTim”IÁ”ru±
( )

203 
EIC_IRQIn™Ty³Def
 
EIC_IRQIn™SŒuùu»
;

204 
TB_In™Ty³Def
 
TB_In™SŒuùu»
;

207 
EIC_IRQIn™SŒuùu»
.
EIC_IRQChªÃlCmd
 = 
ENABLE
;

208 
EIC_IRQIn™SŒuùu»
.
EIC_IRQChªÃl
 = 
TB_IRQChªÃl
;

209 
EIC_IRQIn™SŒuùu»
.
EIC_IRQChªÃlPriÜ™y
 = 1;

210 
	`EIC_IRQIn™
(&
EIC_IRQIn™SŒuùu»
);

213 
TB_In™SŒuùu»
.
TB_Mode
 = 
TB_Mode_Timšg
;

214 
TB_In™SŒuùu»
.
TB_CouÁ”Mode
 = 
TB_CouÁ”Mode_Down
;

215 
TB_In™SŒuùu»
.
TB_P»sÿËr
 = 
pÜtPRESCALE
 - 1;

216 
TB_In™SŒuùu»
.
TB_AutoR–ßd
 = ( ( 
cÚfigCPU_CLOCK_HZ
 / 
pÜtPRESCALE
 ) / 
cÚfigTICK_RATE_HZ
 );

217 
	`TB_In™
(&
TB_In™SŒuùu»
);

220 
	`TB_ITCÚfig
(
TB_IT_Upd©e
, 
ENABLE
);

223 
	`TB_CË¬ITP’dšgB™
(
TB_IT_Upd©e
);

226 
	`TB_Cmd
(
ENABLE
);

227 
	}
}

	@portable/GCC/STR75x/portISR.c

77 
	~"F»eRTOS.h
"

78 
	~"sk.h
"

81 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

83 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

91 
vPÜtISRS¹Fœ¡Task
( );

94 
	$vPÜtISRS¹Fœ¡Task
( )

98 
asm
 volatile ( \

124 
	}
}

127 
	$vPÜtTickISR
( )

131 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

133 
	`vTaskSw™chCÚ‹xt
();

137 
	`TB_CË¬ITP’dšgB™
Ğ
TB_IT_Upd©e
 );

138 
	}
}

148 #ifdeà
THUMB_INTERWORK


150 
	$vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

151 
	$vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
	`__©Œibu‹__
 ((
Çked
));

153 
	$vPÜtDi§bËIÁ”ru±sFromThumb
( )

155 
asm
 volatile (

162 
	}
}

164 
	$vPÜtEÇbËIÁ”ru±sFromThumb
( )

166 
asm
 volatile (

173 
	}
}

178 
	$vPÜtEÁ”Cr™iÿl
( )

181 
asm
 volatile (

191 
ulCr™iÿlNe¡šg
++;

192 
	}
}

195 
	$vPÜtEx™Cr™iÿl
( )

197 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

200 
ulCr™iÿlNe¡šg
--;

204 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

207 
asm
 volatile (

215 
	}
}

	@portable/GCC/STR75x/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

110 
	#pÜtYIELD
(è
asm
 vŞ©Ğ"SWI 0" )

	)

111 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

122 #ifdeà
THUMB_INTERWORK


124 
vPÜtDi§bËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

125 
vPÜtEÇbËIÁ”ru±sFromThumb
Ğè
__©Œibu‹__
 ((
Çked
));

127 
	#pÜtDISABLE_INTERRUPTS
(è
	`vPÜtDi§bËIÁ”ru±sFromThumb
()

	)

128 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtEÇbËIÁ”ru±sFromThumb
()

	)

132 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

133 
asm
 volatile ( \

140 
	#pÜtENABLE_INTERRUPTS
(è\

	)

141 
asm
 volatile ( \

150 
vPÜtEÁ”Cr™iÿl
( );

151 
vPÜtEx™Cr™iÿl
( );

153 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

154 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

158 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) \

	)

160 
vTaskSw™chCÚ‹xt
( ); \

162 ifĞ
	gxSw™chRequœed
 ) \

164 
vTaskSw™chCÚ‹xt
(); \

170 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

171 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

173 #ifdeà
__ılu¥lus


	@portable/GCC/TriCore_1782/port.c

67 
	~<¡dlib.h
>

68 
	~<¡ršg.h
>

71 
	~<tc1782.h
>

72 
	~<machše/šŒšsics.h
>

73 
	~<machše/cšt.h
>

74 
	~<machše/wdtcÚ.h
>

77 
	~"F»eRTOS.h
"

78 
	~"sk.h
"

79 
	~"li¡.h
"

81 #ià
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 0

90 
	#pÜtSYSTEM_PROGRAM_STATUS_WORD
 ( 0x000008FFUL )

	)

91 
	#pÜtINITIAL_PRIVILEGED_PROGRAM_STATUS_WORD
 ( 0x000014FFUL )

	)

92 
	#pÜtINITIAL_UNPRIVILEGED_PROGRAM_STATUS_WORD
 ( 0x000010FFUL )

	)

93 
	#pÜtINITIAL_PCXI_UPPER_CONTEXT_WORD
 ( 0x00C00000UL )

	)

94 
	#pÜtINITIAL_SYSCON
 ( 0x00000000UL )

	)

97 
	#pÜtCSA_FCX_MASK
 ( 0x000FFFFFUL )

	)

100 
	#pÜtRESTORE_PSW_MASK
 ( ~Ğ0x000000FFUL ) )

	)

101 
	#pÜtSYSCALL_TRAP
 ( 6 )

	)

104 
	#pÜtNUM_WORDS_IN_CSA
 ( 16 )

	)

107 
	#pÜtENABLE_CPU_INTERRUPT
 ( 1U << 12U )

	)

113 
	$´vSy¡emTickHªdËr
Ğè
	`__©Œibu‹__
((
lÚgÿÎ
));

114 
	`´vS‘upTim”IÁ”ru±
( );

119 
	`´vT¿pY›ld
Ğ
iT¿pId’tifiÿtiÚ
 );

124 
	`´vIÁ”ru±Y›ld
Ğ
iT¿pId’tifiÿtiÚ
 );

129 vŞ©
ušt32_t
 *
pxCu¼’tTCB
;

132 cÚ¡ 
ušt32_t
 
ulCom·»M©chV®ue
 = ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

136 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 * 
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

138 
ušt32_t
 *
pulUµ”CSA
 = 
NULL
;

139 
ušt32_t
 *
pulLow”CSA
 = 
NULL
;

160 
	`pÜtENTER_CRITICAL
();

163 
	`_dsync
();

166 
pulLow”CSA
 = 
	`pÜtCSA_TO_ADDRESS
Ğ
	`_mfü
Ğ
$FCX
 ) );

167 ifĞ
NULL
 !ğ
pulLow”CSA
 )

170 
pulUµ”CSA
 = 
	`pÜtCSA_TO_ADDRESS
Ğ
pulLow”CSA
[ 0 ] );

174 ifĞĞ
NULL
 !ğ
pulLow”CSA
 ) && ( NULL !ğ
pulUµ”CSA
 ) )

177 
	`_di§bË
();

178 
	`_dsync
();

179 
	`_mtü
Ğ
$FCX
, 
pulUµ”CSA
[ 0 ] );

180 
	`_isync
();

181 
	`_’abË
();

186 
	`_svlcx
();

189 
	`pÜtEXIT_CRITICAL
();

192 
	`mem£t
Ğ
pulUµ”CSA
, 0, 
pÜtNUM_WORDS_IN_CSA
 * Ğ
ušt32_t
 ) );

195 
pulUµ”CSA
[ 2 ] = ( 
ušt32_t
 )
pxTİOfSck
;

196 
pulUµ”CSA
[ 1 ] = 
pÜtSYSTEM_PROGRAM_STATUS_WORD
;

199 
	`mem£t
Ğ
pulLow”CSA
, 0, 
pÜtNUM_WORDS_IN_CSA
 * Ğ
ušt32_t
 ) );

202 
pulLow”CSA
[ 8 ] = ( 
ušt32_t
 ) 
pvP¬am‘”s
;

203 
pulLow”CSA
[ 1 ] = ( 
ušt32_t
 ) 
pxCode
;

206 
pulLow”CSA
[ 0 ] = ( 
pÜtINITIAL_PCXI_UPPER_CONTEXT_WORD
 | ( 
ušt32_t
 ) 
	`pÜtADDRESS_TO_CSA
Ğ
pulUµ”CSA
 ) );

209 
pxTİOfSck
 = (
ušt32_t
 * ) 
	`pÜtADDRESS_TO_CSA
Ğ
pulLow”CSA
 );

212 
	`_dsync
();

214  
pxTİOfSck
;

215 
	}
}

218 
št32_t
 
	$xPÜtS¹ScheduËr
( )

220 
	`vT¿pIn¡®lHªdËrs
( );

221 
ušt32_t
 
ulMFCR
 = 0UL;

222 
ušt32_t
 *
pulUµ”CSA
 = 
NULL
;

223 
ušt32_t
 *
pulLow”CSA
 = 
NULL
;

229 
	`´vS‘upTim”IÁ”ru±
();

232 
	`vT¿pIn¡®lHªdËrs
();

235 ifĞ0 =ğ
	`_š¡®l_Œ­_hªdËr
Ğ
pÜtSYSCALL_TRAP
, 
´vT¿pY›ld
 ) )

238 
	`cÚfigASSERT
ĞĞĞvŞ©* ) 
NULL
 ) );

243 
CPU_SRC0
.
»g
 = ( 
pÜtENABLE_CPU_INTERRUPT
 ) | ( 
cÚfigKERNEL_YIELD_PRIORITY
 );

244 ifĞ0 =ğ
	`_š¡®l_št_hªdËr
Ğ
cÚfigKERNEL_YIELD_PRIORITY
, 
´vIÁ”ru±Y›ld
, 0 ) )

247 
	`cÚfigASSERT
ĞĞĞvŞ©* ) 
NULL
 ) );

250 
	`_di§bË
();

253 
	`_mtü
Ğ
$SYSCON
, 
pÜtINITIAL_SYSCON
 );

254 
	`_isync
();

260 
ulMFCR
 = 
	`_mfü
Ğ
$PSW
 );

261 
ulMFCR
 &ğ
pÜtRESTORE_PSW_MASK
;

262 
	`_dsync
();

263 
	`_mtü
Ğ
$PSW
, 
ulMFCR
 );

264 
	`_isync
();

267 
pulLow”CSA
 = 
	`pÜtCSA_TO_ADDRESS
ĞĞ*
pxCu¼’tTCB
 ) );

268 
pulUµ”CSA
 = 
	`pÜtCSA_TO_ADDRESS
Ğ
pulLow”CSA
[0] );

269 
	`_dsync
();

270 
	`_mtü
Ğ
$PCXI
, *
pxCu¼’tTCB
 );

271 
	`_isync
();

272 
	`_nİ
();

273 
	`_r¦cx
();

274 
	`_nİ
();

277 
__asm
 volatile( "rfe" );

281 
	}
}

284 
	$´vS‘upTim”IÁ”ru±
( )

287 
	`uÆock_wdtcÚ
();

290  0 !ğĞ
WDT_CON0
.
»g
 & 0x1UL ) );

293 
STM_CLC
.
»g
 = ( 1UL << 8 );

295 
	`lock_wdtcÚ
();

298 
STM_CMCON
.
»g
 &= ~( 0x1fUL );

299 
STM_CMCON
.
»g
 |ğĞ0x1fUL - 
	`__CLZ
Ğ
cÚfigPERIPHERAL_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) );

302 
STM_CMP0
.
»g
 = 
ulCom·»M©chV®ue
 + 
STM_TIM0
.reg;

304 ifĞ0 !ğ
	`_š¡®l_št_hªdËr
Ğ
cÚfigKERNEL_INTERRUPT_PRIORITY
, 
´vSy¡emTickHªdËr
, 0 ) )

307 
STM_SRC0
.
»g
 = ( 
cÚfigKERNEL_INTERRUPT_PRIORITY
 | 0x00005000UL );

310 
STM_ISRR
.
»g
 &= ~( 0x03UL );

311 
STM_ISRR
.
»g
 |= 0x1UL;

312 
STM_ISRR
.
»g
 &= ~( 0x07UL );

313 
STM_ICR
.
»g
 |= 0x1UL;

318 
	`cÚfigASSERT
ĞĞĞvŞ©* ) 
NULL
 ) );

320 
	}
}

323 
	$´vSy¡emTickHªdËr
Ğ
iArg
 )

325 
ušt32_t
 
ulSavedIÁ”ru±Mask
;

326 
ušt32_t
 *
pxUµ”CSA
 = 
NULL
;

327 
ušt32_t
 
xUµ”CSA
 = 0UL;

328 vŞ©
ušt32_t
 *
pxCu¼’tTCB
;

329 
št32_t
 
lY›ldRequœed
;

332 Ğè
iArg
;

335 
STM_ISRR
.
»g
 = 1UL;

354 
STM_CMP0
.
»g
 +ğ
ulCom·»M©chV®ue
;

357 
ulSavedIÁ”ru±Mask
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

360 
lY›ldRequœed
 = 
	`xTaskInüem’tTick
();

362 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulSavedIÁ”ru±Mask
 );

364 ifĞ
lY›ldRequœed
 !ğ
pdFALSE
 )

385 
	`_di§bË
();

386 
	`_dsync
();

387 
xUµ”CSA
 = 
	`_mfü
Ğ
$PCXI
 );

388 
pxUµ”CSA
 = 
	`pÜtCSA_TO_ADDRESS
Ğ
xUµ”CSA
 );

389 *
pxCu¼’tTCB
 = 
pxUµ”CSA
[ 0 ];

390 
	`vTaskSw™chCÚ‹xt
();

391 
pxUµ”CSA
[ 0 ] = *
pxCu¼’tTCB
;

392 
CPU_SRC0
.
b™s
.
SETR
 = 0;

393 
	`_isync
();

395 
	}
}

416 
	$vPÜtReşaimCSA
Ğ
ušt32_t
 *
pxTCB
 )

418 
ušt32_t
 
pxH—dCSA
, 
pxTaCSA
, 
pxF»eCSA
;

419 
ušt32_t
 *
pulNextCSA
;

424 
pxH—dCSA
 = ( *
pxTCB
 ) & 
pÜtCSA_FCX_MASK
;

429 
pxTaCSA
 = 
pxH—dCSA
;

433 
pulNextCSA
 = 
	`pÜtCSA_TO_ADDRESS
Ğ
pxTaCSA
 );

440  0UL !ğĞ
pulNextCSA
[ 0 ] & 
pÜtCSA_FCX_MASK
 ) )

444 
pulNextCSA
[ 0 ] =…ulNextCSA[ 0 ] & 
pÜtCSA_FCX_MASK
;

447 
pxTaCSA
 = 
pulNextCSA
[ 0 ];

450 
pulNextCSA
 = 
	`pÜtCSA_TO_ADDRESS
Ğ
pxTaCSA
 );

453 
	`_di§bË
();

456 
	`_dsync
();

457 
pxF»eCSA
 = 
	`_mfü
Ğ
$FCX
 );

460 
	`pÜtCSA_TO_ADDRESS
Ğ
pxTaCSA
 )[ 0 ] = 
pxF»eCSA
;

463 
	`_dsync
();

464 
	`_mtü
Ğ
$FCX
, 
pxH—dCSA
 );

465 
	`_isync
();

467 
	`_’abË
();

468 
	}
}

471 
	$vPÜtEndScheduËr
( )

474 
	}
}

477 
	$´vT¿pY›ld
Ğ
iT¿pId’tifiÿtiÚ
 )

479 
ušt32_t
 *
pxUµ”CSA
 = 
NULL
;

480 
ušt32_t
 
xUµ”CSA
 = 0UL;

481 vŞ©
ušt32_t
 *
pxCu¼’tTCB
;

483  
iT¿pId’tifiÿtiÚ
 )

485 
pÜtSYSCALL_TASK_YIELD
:

505 
	`_di§bË
();

506 
	`_dsync
();

507 
xUµ”CSA
 = 
	`_mfü
Ğ
$PCXI
 );

508 
pxUµ”CSA
 = 
	`pÜtCSA_TO_ADDRESS
Ğ
xUµ”CSA
 );

509 *
pxCu¼’tTCB
 = 
pxUµ”CSA
[ 0 ];

510 
	`vTaskSw™chCÚ‹xt
();

511 
pxUµ”CSA
[ 0 ] = *
pxCu¼’tTCB
;

512 
CPU_SRC0
.
b™s
.
SETR
 = 0;

513 
	`_isync
();

518 
	`cÚfigASSERT
ĞĞĞvŞ©* ) 
NULL
 ) );

521 
	}
}

524 
	$´vIÁ”ru±Y›ld
Ğ
iId
 )

526 
ušt32_t
 *
pxUµ”CSA
 = 
NULL
;

527 
ušt32_t
 
xUµ”CSA
 = 0UL;

528 vŞ©
ušt32_t
 *
pxCu¼’tTCB
;

531 Ğè
iId
;

552 
	`_di§bË
();

553 
	`_dsync
();

554 
xUµ”CSA
 = 
	`_mfü
Ğ
$PCXI
 );

555 
pxUµ”CSA
 = 
	`pÜtCSA_TO_ADDRESS
Ğ
xUµ”CSA
 );

556 *
pxCu¼’tTCB
 = 
pxUµ”CSA
[ 0 ];

557 
	`vTaskSw™chCÚ‹xt
();

558 
pxUµ”CSA
[ 0 ] = *
pxCu¼’tTCB
;

559 
CPU_SRC0
.
b™s
.
SETR
 = 0;

560 
	`_isync
();

561 
	}
}

564 
ušt32_t
 
	$uxPÜtS‘IÁ”ru±MaskFromISR
( )

566 
ušt32_t
 
uxR‘uº
 = 0UL;

568 
	`_di§bË
();

569 
uxR‘uº
 = 
	`_mfü
Ğ
$ICR
 );

570 
	`_mtü
Ğ
$ICR
, ( ( 
uxR‘uº
 & ~
pÜtCCPN_MASK
 ) | 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) );

571 
	`_isync
();

572 
	`_’abË
();

575  ( 
uxR‘uº
 & 
pÜtCCPN_MASK
 );

576 
	}
}

	@portable/GCC/TriCore_1782/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


74 
	~<tc1782.h
>

75 
	~<machše/šŒšsics.h
>

88 
	#pÜtCHAR
 

	)

89 
	#pÜtFLOAT
 

	)

90 
	#pÜtDOUBLE
 

	)

91 
	#pÜtLONG
 

	)

92 
	#pÜtSHORT
 

	)

93 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

94 
	#pÜtBASE_TYPE
 

	)

96 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

97 
	tBa£Ty³_t
;

98 
	tUBa£Ty³_t
;

100 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

101 
ušt16_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

104 
ušt32_t
 
	tTickTy³_t
;

105 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

110 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

111 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

112 
	#pÜtBYTE_ALIGNMENT
 4

	)

113 
	#pÜtNOP
(è
__asm
 vŞ©eĞ"‚İ " )

	)

114 
	#pÜtCRITICAL_NESTING_IN_TCB
 1

	)

115 
	#pÜtRESTORE_FIRST_TASK_PRIORITY_LEVEL
 1

	)

120 
	sMPU_SETTINGS
 { 
ušt32_t
 
	gulNÙU£d
; } 
	txMPU_SETTINGS
;

123 
	#pÜtPRIVILEGE_BIT
 0x0UL

	)

125 
	#pÜtCCPN_MASK
 ( 0x000000FFUL )

	)

127 
vTaskEÁ”Cr™iÿl
( );

128 
vTaskEx™Cr™iÿl
( );

129 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

130 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

134 
	#pÜtCSA_TO_ADDRESS
Ğ
pCSA
 ) ( ( 
ušt32_t
 * )ĞĞĞĞpCSA ) & 0x000F0000 ) << 12 ) | ( ( (…CSA ) & 0x0000FFFF ) << 6 ) ) )

	)

135 
	#pÜtADDRESS_TO_CSA
Ğ
pAdd»ss
 ) ( ( 
ušt32_t
 )ĞĞĞĞ(ušt32_t)ĞpAdd»s èè& 0xF0000000 ) >> 12 ) | ( ( ( ušt32_ˆ)ĞpAdd»s è& 0x003FFFC0 ) >> 6 ) ) )

	)

138 
	#pÜtYIELD
(è
	`_sysÿÎ
Ğ0 )

	)

140 
	#pÜtSYSCALL_TASK_YIELD
 0

	)

141 
	#pÜtSYSCALL_RAISE_PRIORITY
 1

	)

147 
	#pÜtDISABLE_INTERRUPTS
(è{ \

	)

148 
ušt32_t
 
	gulICR
; \

149 
_di§bË
(); \

150 
	gulICR
 = 
_mfü
Ğ
$ICR
 ); \

151 
	gulICR
 &ğ~
pÜtCCPN_MASK
; \

152 
	gulICR
 |ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
; \

153 
_mtü
Ğ
$ICR
, 
ulICR
 ); \

154 
_isync
(); \

155 
_’abË
(); \

159 
	#pÜtENABLE_INTERRUPTS
(è{ \

	)

160 
ušt32_t
 
	gulICR
; \

161 
_di§bË
(); \

162 
	gulICR
 = 
_mfü
Ğ
$ICR
 ); \

163 
	gulICR
 &ğ~
pÜtCCPN_MASK
; \

164 
_mtü
Ğ
$ICR
, 
ulICR
 ); \

165 
_isync
(); \

166 
_’abË
(); \

170 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedMaskV®ue
 ) { \

	)

171 
ušt32_t
 
	gulICR
; \

172 
_di§bË
(); \

173 
	gulICR
 = 
_mfü
Ğ
$ICR
 ); \

174 
	gulICR
 &ğ~
pÜtCCPN_MASK
; \

175 
	gulICR
 |ğ
uxSavedMaskV®ue
; \

176 
_mtü
Ğ
$ICR
, 
ulICR
 ); \

177 
_isync
(); \

178 
_’abË
(); \

183 
ušt32_t
 
uxPÜtS‘IÁ”ru±MaskFromISR
( );

184 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`uxPÜtS‘IÁ”ru±MaskFromISR
()

	)

187 
	#pÜtYIELD_FROM_ISR
Ğ
xHigh”PriÜ™yTaskWok’
 ) ifĞxHigh”PriÜ™yTaskWok’ !ğ
pdFALSE
 ) { 
CPU_SRC0
.
b™s
.
SETR
 = 1; 
	`_isync
(); }

	)

192 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

193 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

200 
vPÜtReşaimCSA
Ğ
ušt32_t
 *
pxTCB
 );

201 
	#pÜtCLEAN_UP_TCB
Ğ
pxTCB
 ) 
	`vPÜtReşaimCSA
ĞĞ
ušt32_t
 * ) (…xTCB ) )

	)

203 #ifdeà
__ılu¥lus


	@portable/GCC/TriCore_1782/porttrap.c

67 
	~"F»eRTOS.h
"

70 
	~<tc1782.h
>

71 
	~<machše/šŒšsics.h
>

72 
	~<machše/cšt.h
>

78 vŞ©
ušt32_t
 *
pxCu¼’tTCB
;

91 
	#pÜtMMU_TRAP
 0

	)

92 
	#pÜtIPT_TRAP
 1

	)

93 
	#pÜtIE_TRAP
 2

	)

94 
	#pÜtCM_TRAP
 3

	)

95 
	#pÜtSBP_TRAP
 4

	)

96 
	#pÜtASSERT_TRAP
 5

	)

97 
	#pÜtNMI_TRAP
 7

	)

100 
	#pÜtTIN_MMU_VIRTUAL_ADDRESS_FILL
 0

	)

101 
	#pÜtTIN_MMU_VIRTUAL_ADDRESS_PROTECTION
 1

	)

104 
	#pÜtTIN_IPT_PRIVILIGED_INSTRUCTION
 1

	)

105 
	#pÜtTIN_IPT_MEMORY_PROTECTION_READ
 2

	)

106 
	#pÜtTIN_IPT_MEMORY_PROTECTION_WRITE
 3

	)

107 
	#pÜtTIN_IPT_MEMORY_PROTECTION_EXECUTION
 4

	)

108 
	#pÜtTIN_IPT_MEMORY_PROTECTION_PERIPHERAL_ACCESS
 5

	)

109 
	#pÜtTIN_IPT_MEMORY_PROTECTION_NULL_ADDRESS
 6

	)

110 
	#pÜtTIN_IPT_MEMORY_PROTECTION_GLOBAL_REGISTER_WRITE_PROTECTION
 7

	)

113 
	#pÜtTIN_IE_ILLEGAL_OPCODE
 1

	)

114 
	#pÜtTIN_IE_UNIMPLEMENTED_OPCODE
 2

	)

115 
	#pÜtTIN_IE_INVALID_OPERAND
 3

	)

116 
	#pÜtTIN_IE_DATA_ADDRESS_ALIGNMENT
 4

	)

117 
	#pÜtTIN_IE_INVALID_LOCAL_MEMORY_ADDRESS
 5

	)

120 
	#pÜtTIN_CM_FREE_CONTEXT_LIST_DEPLETION
 1

	)

121 
	#pÜtTIN_CM_CALL_DEPTH_OVERFLOW
 2

	)

122 
	#pÜtTIN_CM_CALL_DEPTH_UNDEFLOW
 3

	)

123 
	#pÜtTIN_CM_FREE_CONTEXT_LIST_UNDERFLOW
 4

	)

124 
	#pÜtTIN_CM_CALL_STACK_UNDERFLOW
 5

	)

125 
	#pÜtTIN_CM_CONTEXT_TYPE
 6

	)

126 
	#pÜtTIN_CM_NESTING_ERROR
 7

	)

129 
	#pÜtTIN_SBP_PROGRAM_FETCH_SYNCHRONOUS_ERROR
 1

	)

130 
	#pÜtTIN_SBP_DATA_ACCESS_SYNCHRONOUS_ERROR
 2

	)

131 
	#pÜtTIN_SBP_DATA_ACCESS_ASYNCHRONOUS_ERROR
 3

	)

132 
	#pÜtTIN_SBP_COPROCESSOR_TRAP_ASYNCHRONOUS_ERROR
 4

	)

133 
	#pÜtTIN_SBP_PROGRAM_MEMORY_INTEGRITY_ERROR
 5

	)

134 
	#pÜtTIN_SBP_DATA_MEMORY_INTEGRITY_ERROR
 6

	)

137 
	#pÜtTIN_ASSERT_ARITHMETIC_OVERFLOW
 1

	)

138 
	#pÜtTIN_ASSERT_STICKY_ARITHMETIC_OVERFLOW
 2

	)

141 
	#pÜtTIN_NMI_NON_MASKABLE_INTERRUPT
 0

	)

144 
	$vMMUT¿p
Ğ
iT¿pId’tifiÿtiÚ
 ) 
	`__©Œibu‹__
ĞĞ
lÚgÿÎ
, 
w—k
 ) );

145 
	$vIÁ”ÇlPrÙeùiÚT¿p
Ğ
iT¿pId’tifiÿtiÚ
 ) 
	`__©Œibu‹__
ĞĞ
lÚgÿÎ
, 
w—k
 ) );

146 
	$vIn¡ruùiÚE¼ÜT¿p
Ğ
iT¿pId’tifiÿtiÚ
 ) 
	`__©Œibu‹__
ĞĞ
lÚgÿÎ
, 
w—k
 ) );

147 
	$vCÚ‹xtMªagem’tT¿p
Ğ
iT¿pId’tifiÿtiÚ
 ) 
	`__©Œibu‹__
ĞĞ
lÚgÿÎ
, 
w—k
 ) );

148 
	$vSy¡emBusAndP”h”®sT¿p
Ğ
iT¿pId’tifiÿtiÚ
 ) 
	`__©Œibu‹__
ĞĞ
lÚgÿÎ
, 
w—k
 ) );

149 
	$vAs£¹iÚT¿p
Ğ
iT¿pId’tifiÿtiÚ
 ) 
	`__©Œibu‹__
ĞĞ
lÚgÿÎ
, 
w—k
 ) );

150 
	$vNÚMaskabËIÁ”ru±T¿p
Ğ
iT¿pId’tifiÿtiÚ
 ) 
	`__©Œibu‹__
ĞĞ
lÚgÿÎ
, 
w—k
 ) );

153 
	$vT¿pIn¡®lHªdËrs
( )

155 ifĞ0 =ğ
	`_š¡®l_Œ­_hªdËr
 ( 
pÜtMMU_TRAP
, 
vMMUT¿p
 ) )

157 
	`_debug
();

160 ifĞ0 =ğ
	`_š¡®l_Œ­_hªdËr
 ( 
pÜtIPT_TRAP
, 
vIÁ”ÇlPrÙeùiÚT¿p
 ) )

162 
	`_debug
();

165 ifĞ0 =ğ
	`_š¡®l_Œ­_hªdËr
 ( 
pÜtIE_TRAP
, 
vIn¡ruùiÚE¼ÜT¿p
 ) )

167 
	`_debug
();

170 ifĞ0 =ğ
	`_š¡®l_Œ­_hªdËr
 ( 
pÜtCM_TRAP
, 
vCÚ‹xtMªagem’tT¿p
 ) )

172 
	`_debug
();

175 ifĞ0 =ğ
	`_š¡®l_Œ­_hªdËr
 ( 
pÜtSBP_TRAP
, 
vSy¡emBusAndP”h”®sT¿p
 ) )

177 
	`_debug
();

180 ifĞ0 =ğ
	`_š¡®l_Œ­_hªdËr
 ( 
pÜtASSERT_TRAP
, 
vAs£¹iÚT¿p
 ) )

182 
	`_debug
();

185 ifĞ0 =ğ
	`_š¡®l_Œ­_hªdËr
 ( 
pÜtNMI_TRAP
, 
vNÚMaskabËIÁ”ru±T¿p
 ) )

187 
	`_debug
();

189 
	}
}

192 
	$vMMUT¿p
Ğ
iT¿pId’tifiÿtiÚ
 )

194  
iT¿pId’tifiÿtiÚ
 )

196 
pÜtTIN_MMU_VIRTUAL_ADDRESS_FILL
:

197 
pÜtTIN_MMU_VIRTUAL_ADDRESS_PROTECTION
:

199 
	`_debug
();

202 
	}
}

205 
	$vIÁ”ÇlPrÙeùiÚT¿p
Ğ
iT¿pId’tifiÿtiÚ
 )

208  
iT¿pId’tifiÿtiÚ
 )

210 
pÜtTIN_IPT_PRIVILIGED_INSTRUCTION
:

213 
pÜtTIN_IPT_MEMORY_PROTECTION_READ
:

216 
pÜtTIN_IPT_MEMORY_PROTECTION_WRITE
:

219 
pÜtTIN_IPT_MEMORY_PROTECTION_EXECUTION
:

222 
pÜtTIN_IPT_MEMORY_PROTECTION_PERIPHERAL_ACCESS
:

225 
pÜtTIN_IPT_MEMORY_PROTECTION_NULL_ADDRESS
:

228 
pÜtTIN_IPT_MEMORY_PROTECTION_GLOBAL_REGISTER_WRITE_PROTECTION
:

233 
pxCu¼’tTCB
[ 0 ] = 
	`_mfü
Ğ
$PCXI
 );

234 
	`_debug
();

237 
	}
}

240 
	$vIn¡ruùiÚE¼ÜT¿p
Ğ
iT¿pId’tifiÿtiÚ
 )

243  
iT¿pId’tifiÿtiÚ
 )

245 
pÜtTIN_IE_ILLEGAL_OPCODE
:

246 
pÜtTIN_IE_UNIMPLEMENTED_OPCODE
:

247 
pÜtTIN_IE_INVALID_OPERAND
:

248 
pÜtTIN_IE_DATA_ADDRESS_ALIGNMENT
:

249 
pÜtTIN_IE_INVALID_LOCAL_MEMORY_ADDRESS
:

251 
	`_debug
();

254 
	}
}

257 
	$vCÚ‹xtMªagem’tT¿p
Ğ
iT¿pId’tifiÿtiÚ
 )

260  
iT¿pId’tifiÿtiÚ
 )

262 
pÜtTIN_CM_FREE_CONTEXT_LIST_DEPLETION
:

263 
pÜtTIN_CM_CALL_DEPTH_OVERFLOW
:

264 
pÜtTIN_CM_CALL_DEPTH_UNDEFLOW
:

265 
pÜtTIN_CM_FREE_CONTEXT_LIST_UNDERFLOW
:

266 
pÜtTIN_CM_CALL_STACK_UNDERFLOW
:

267 
pÜtTIN_CM_CONTEXT_TYPE
:

268 
pÜtTIN_CM_NESTING_ERROR
:

270 
	`_debug
();

273 
	}
}

276 
	$vSy¡emBusAndP”h”®sT¿p
Ğ
iT¿pId’tifiÿtiÚ
 )

279  
iT¿pId’tifiÿtiÚ
 )

281 
pÜtTIN_SBP_PROGRAM_FETCH_SYNCHRONOUS_ERROR
:

282 
pÜtTIN_SBP_DATA_ACCESS_SYNCHRONOUS_ERROR
:

283 
pÜtTIN_SBP_DATA_ACCESS_ASYNCHRONOUS_ERROR
:

284 
pÜtTIN_SBP_COPROCESSOR_TRAP_ASYNCHRONOUS_ERROR
:

285 
pÜtTIN_SBP_PROGRAM_MEMORY_INTEGRITY_ERROR
:

286 
pÜtTIN_SBP_DATA_MEMORY_INTEGRITY_ERROR
:

288 
	`_debug
();

291 
	}
}

294 
	$vAs£¹iÚT¿p
Ğ
iT¿pId’tifiÿtiÚ
 )

297  
iT¿pId’tifiÿtiÚ
 )

299 
pÜtTIN_ASSERT_ARITHMETIC_OVERFLOW
:

300 
pÜtTIN_ASSERT_STICKY_ARITHMETIC_OVERFLOW
:

302 
	`_debug
();

305 
	}
}

308 
	$vNÚMaskabËIÁ”ru±T¿p
Ğ
iT¿pId’tifiÿtiÚ
 )

311  
iT¿pId’tifiÿtiÚ
 )

313 
pÜtTIN_NMI_NON_MASKABLE_INTERRUPT
:

315 
	`_debug
();

318 
	}
}

	@portable/IAR/78K0R/ISR_Support.h

55 
	~"F»eRTOSCÚfig.h
"

57 ; 
V¬ŸbËs
 
u£d
 
by
 
	gscheduËr


59 
EXTERN
 
pxCu¼’tTCB


60 
EXTERN
 
	gusCr™iÿlNe¡šg


63 ; 
pÜtSAVE_CONTEXT
 
	gMACRO


64 ; 
Saves
 
the
 
cÚ‹xt
 
of
h
g’”®
 
pu½o£
 
	g»gi¡”s
, 
CS
 
ªd
 
ES
 (
Úly
 
š
 
çr


65 ; 
memÜy
 
mode
è
»gi¡”s
 
the
 
usCr™iÿlNe¡šg
 
V®ue
 
ªd
h
Sck
 
	gPoš‹r


66 ; 
of
 
the
 
aùive
 
Task
 
Úto
h
sk
 
	g¡ack


68 
pÜtSAVE_CONTEXT
 
MACRO


70 
PUSH
 
	gAX
 ; 
Save
 
AX
 
Regi¡”
 
to
 
	g¡ack
.

71 
PUSH
 
	gHL


72 #ià
cÚfigMEMORY_MODE
 == 1

73 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

74 
XCH
 
	gA
, 
X


75 
MOV
 
	gA
, 
	gES
 ; 
Save
 
ES
 .

76 
PUSH
 
	gAX


78 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

79 
PUSH
 
	gAX


81 
PUSH
 
	gDE
 ; 
Save
 
the
 
»maššg
 
g’”®
 
pu½o£
 
	g»gi¡”s
.

82 
PUSH
 
BC


83 
MOVW
 
	gAX
, 
	gusCr™iÿlNe¡šg
 ; 
Save
 
the
 
usCr™iÿlNe¡šg
 
	gv®ue
.

84 
PUSH
 
AX


85 
MOVW
 
	gAX
, 
	gpxCu¼’tTCB
 ; 
Save
 
the
 
Sck
 
	gpoš‹r
.

86 
MOVW
 
	gHL
, 
AX


87 
MOVW
 
	gAX
, 
SP


88 
	gMOVW
 [
HL
], 
AX


89 
	gENDM


93 ; 
pÜtRESTORE_CONTEXT
 
	gMACRO


94 ; 
Re¡Ües
 
the
 
sk
 
Sck
 
Poš‹r
 
th’
 
u£
 
this
 
to
 
»¡Üe
 
	gusCr™iÿlNe¡šg
,

95 ; 
g’”®
 
pu½o£
 
»gi¡”s
 
ªd
 
the
 
CS
‡nd 
ES
 (
Úly
 
š
 
çr
 
memÜy
 
mode
)

96 ; 
of
 
the
 
£Ëùed
 
sk
 
äom
hsk 
	g¡ack


98 
pÜtRESTORE_CONTEXT
 
MACRO


99 
MOVW
 
	gAX
, 
	gpxCu¼’tTCB
 ; 
Re¡Üe
 
the
 
Sck
 
	gpoš‹r
.

100 
MOVW
 
	gHL
, 
AX


101 
MOVW
 
	gAX
, [
HL
]

102 
MOVW
 
	gSP
, 
AX


103 
POP
 
	gAX
 ; 
Re¡Üe
 
usCr™iÿlNe¡šg
 
	gv®ue
.

104 
MOVW
 
	gusCr™iÿlNe¡šg
, 
AX


105 
POP
 
	gBC
 ; 
Re¡Üe
 
the
 
Ãûs§ry
 
g’”®
 
pu½o£
 
	g»gi¡”s
.

106 
POP
 
	gDE


107 #ià
cÚfigMEMORY_MODE
 == 1

108 
POP
 
	gAX
 ; 
Re¡Üe
 
the
 
ES
 .

109 
MOV
 
	gES
, 
A


110 
XCH
 
	gA
, 
	gX
 ; 
Re¡Üe
 
the
 
CS
 .

111 
MOV
 
	gCS
, 
	gA


113 
POP
 
AX


114 
MOV
 
	gCS
, 
	gA
 ; 
Re¡Üe
 
CS
 .

116 
POP
 
	gHL
 ; 
Re¡Üe
 
g’”®
 
pu½o£
 HL.

117 
POP
 
	gAX
 ; 
Re¡Üe
 AX.

118 
	gENDM


	@portable/IAR/78K0R/port.c

67 
	~<¡dlib.h
>

70 
	~"F»eRTOS.h
"

71 
	~"sk.h
"

75 
	#pÜtINITIAL_CRITICAL_NESTING
 (Ğ
ušt16_t
 ) 10)

	)

88 
	#pÜtPSW
 (0xc6UL)

	)

92 
	tTCB_t
;

93 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

107 vŞ©
ušt16_t
 
	gusCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

113 
´vS‘upTim”IÁ”ru±
( );

122 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

124 
ušt32_t
 *
pulLoÿl
;

126 #ià
cÚfigMEMORY_MODE
 == 1

130 
pxTİOfSck
--;

133 
pulLoÿl
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

134 *
pulLoÿl
 = ( 
ušt32_t
 ) 
pvP¬am‘”s
;

135 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xcdcd;

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xcdcd;

142 
pxTİOfSck
--;

146 
pxTİOfSck
--;

149 
pulLoÿl
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

150 *
pulLoÿl
 = ( ( ( 
ušt32_t
 ) 
pxCode
 ) | ( 
pÜtPSW
 << 24UL ) );

151 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1111;

155 
pxTİOfSck
--;

162 
pxTİOfSck
--;

165 
pulLoÿl
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

166 *
pulLoÿl
 = ( ( ( 
ušt32_t
 ) 
pxCode
 ) | ( 
pÜtPSW
 << 24UL ) );

167 
pxTİOfSck
--;

170 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

171 
pxTİOfSck
--;

176 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x2222;

177 
pxTİOfSck
--;

180 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0F00;

181 
pxTİOfSck
--;

184 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDEDE;

185 
pxTİOfSck
--;

186 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBCBC;

187 
pxTİOfSck
--;

191 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

195  
pxTİOfSck
;

196 
	}
}

199 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

203 
	`´vS‘upTim”IÁ”ru±
();

206 
	`vPÜtS¹
();

209  
pdTRUE
;

210 
	}
}

213 
	$vPÜtEndScheduËr
( )

217 
	}
}

220 
	$´vS‘upTim”IÁ”ru±
( )

225 
TAU0EN
 = 1;

228 
TT0
 = 0xff;

232 
TMMK05
 = 1;

235 
TMIF05
 = 0;

238 
TMPR005
 = 0;

239 
TMPR105
 = 0;

242 
TMR05
 = 0x0000;

245 
TDR05
 = ( 
TickTy³_t
 ) ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

248 
TOM0
 &= ~0x0020;

251 
TOL0
 &= ~0x0020;

254 
TOE0
 &= ~0x0020;

257 
TMMK05
 = 0;

260 
TS0
 |= 0x0020;

261 
	}
}

	@portable/IAR/78K0R/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ià(
cÚfigUSE_16_BIT_TICKS
==1)

98 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtDISABLE_INTERRUPTS
(è
	`__asm
 ( "DI" )

	)

108 
	#pÜtENABLE_INTERRUPTS
(è
	`__asm
 ( "EI" )

	)

112 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
ušt16_t
 ) 0 )

	)

114 
	#pÜtENTER_CRITICAL
(è\

	)

116 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

118 
pÜtDISABLE_INTERRUPTS
(); \

123 
	gusCr™iÿlNe¡šg
++; \

126 
	#pÜtEXIT_CRITICAL
(è\

	)

128 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

130 ifĞ
	gusCr™iÿlNe¡šg
 > 
	gpÜtNO_CRITICAL_SECTION_NESTING
 ) \

133 
	gusCr™iÿlNe¡šg
--; \

137 ifĞ
	gusCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

139 
pÜtENABLE_INTERRUPTS
(); \

146 
vPÜtS¹
( );

147 
	#pÜtYIELD
(è
	`__asm
Ğ"BRK" )

	)

148 
	#pÜtYIELD_FROM_ISR
Ğ
xHigh”PriÜ™yTaskWok’
 ) ifĞxHigh”PriÜ™yTaskWok’ ) 
	`vTaskSw™chCÚ‹xt
()

	)

149 
	#pÜtNOP
(è
	`__asm
Ğ"NOP" )

	)

153 
	#pÜtBYTE_ALIGNMENT
 2

	)

154 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

155 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

159 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

160 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

163 
__š‹¼u±
 
P0_i¤
 ();

168 
	#OPT_BYTES_SIZE
 4

	)

169 
	#SECU_ID_SIZE
 10

	)

170 
	#WATCHDOG_DISABLED
 0x00

	)

171 
	#LVI_ENABLED
 0xFE

	)

172 
	#LVI_DISABLED
 0xFF

	)

173 
	#RESERVED_FF
 0xFF

	)

174 
	#OCD_DISABLED
 0x04

	)

175 
	#OCD_ENABLED
 0x81

	)

176 
	#OCD_ENABLED_ERASE
 0x80

	)

178 #ifdeà
__ılu¥lus


	@portable/IAR/ARM_CA9/port.c

67 
	~<¡dlib.h
>

70 
	~<šŒšsics.h
>

73 
	~"F»eRTOS.h
"

74 
	~"sk.h
"

76 #iâdeà
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS


77 #”rÜ 
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

80 #iâdeà
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET


81 #”rÜ 
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

84 #iâdeà
cÚfigUNIQUE_INTERRUPT_PRIORITIES


85 #”rÜ 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

88 #iâdeà
cÚfigSETUP_TICK_INTERRUPT


89 #”rÜ 
cÚfigSETUP_TICK_INTERRUPT
(è
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

92 #iâdeà
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY


93 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

96 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 == 0

97 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
nÙ
 
be
 
£t
 
to
 0

100 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 > 
cÚfigUNIQUE_INTERRUPT_PRIORITIES


101 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
Ëss
 
thª
 
Ü
 
equ®
 
to
 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
as
 
the
 
low”
h
num”ic
 
´iÜ™y
 
v®ue
h
high”
h
logiÿl
 
š‹¼u±
…riority

104 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

106 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

107 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

112 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 <ğĞ
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

113 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
g»©”
 
thª
 ( 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

116 #iâdeà
cÚfigCLEAR_TICK_INTERRUPT


117 
	#cÚfigCLEAR_TICK_INTERRUPT
()

	)

122 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

126 
	#pÜtUNMASK_VALUE
 ( 0xFF )

	)

133 
	#pÜtNO_FLOATING_POINT_CONTEXT
 ( ( 
SckTy³_t
 ) 0 )

	)

136 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

137 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

138 
	#pÜtTHUMB_MODE_ADDRESS
 ( 0x01UL )

	)

142 
	#pÜtBINARY_POINT_BITS
 ( ( 
ušt8_t
 ) 0x03 )

	)

145 
	#pÜtAPSR_MODE_BITS_MASK
 ( 0x1F )

	)

149 
	#pÜtAPSR_USER_MODE
 ( 0x10 )

	)

152 
	#pÜtCLEAR_INTERRUPT_MASK
(è\

	)

154 
__di§bË_œq
(); \

155 
	gpÜtICCPMR_PRIORITY_MASK_REGISTER
 = 
pÜtUNMASK_VALUE
; \

156 
__asm
( "DSB \n" \

158 
__’abË_œq
(); \

167 
vPÜtRe¡ÜeTaskCÚ‹xt
( );

176 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

180 
ušt32_t
 
	gulPÜtTaskHasFPUCÚ‹xt
 = 
pdFALSE
;

183 
ušt32_t
 
	gulPÜtY›ldRequœed
 = 
pdFALSE
;

187 
ušt32_t
 
	gulPÜtIÁ”ru±Ne¡šg
 = 0UL;

195 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

203 *
pxTİOfSck
 = 
NULL
;

204 
pxTİOfSck
--;

205 *
pxTİOfSck
 = 
NULL
;

206 
pxTİOfSck
--;

207 *
pxTİOfSck
 = 
NULL
;

208 
pxTİOfSck
--;

209 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

211 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 
pÜtTHUMB_MODE_ADDRESS
 ) != 0x00UL )

214 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

217 
pxTİOfSck
--;

220 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

221 
pxTİOfSck
--;

224 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

225 
pxTİOfSck
--;

226 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

227 
pxTİOfSck
--;

228 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

229 
pxTİOfSck
--;

230 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

231 
pxTİOfSck
--;

232 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

233 
pxTİOfSck
--;

234 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

235 
pxTİOfSck
--;

236 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

237 
pxTİOfSck
--;

238 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

239 
pxTİOfSck
--;

240 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

241 
pxTİOfSck
--;

242 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

243 
pxTİOfSck
--;

244 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

245 
pxTİOfSck
--;

246 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

247 
pxTİOfSck
--;

248 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

249 
pxTİOfSck
--;

250 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

251 
pxTİOfSck
--;

255 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

256 
pxTİOfSck
--;

261 *
pxTİOfSck
 = 
pÜtNO_FLOATING_POINT_CONTEXT
;

263  
pxTİOfSck
;

264 
	}
}

267 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

269 
ušt32_t
 
ulAPSR
;

273 
__asm
 vŞ©Ğ"MRS %0, APSR" : "ô" ( 
ulAPSR
 ) );

274 
ulAPSR
 &ğ
pÜtAPSR_MODE_BITS_MASK
;

275 
	`cÚfigASSERT
Ğ
ulAPSR
 !ğ
pÜtAPSR_USER_MODE
 );

277 ifĞ
ulAPSR
 !ğ
pÜtAPSR_USER_MODE
 )

282 
	`cÚfigASSERT
ĞĞ
pÜtICCBPR_BINARY_POINT_REGISTER
 & 
pÜtBINARY_POINT_BITS
 ) <ğ
pÜtMAX_BINARY_POINT_VALUE
 );

284 ifĞĞ
pÜtICCBPR_BINARY_POINT_REGISTER
 & 
pÜtBINARY_POINT_BITS
 ) <ğ
pÜtMAX_BINARY_POINT_VALUE
 )

287 
	`cÚfigSETUP_TICK_INTERRUPT
();

289 
	`__’abË_œq
();

290 
	`vPÜtRe¡ÜeTaskCÚ‹xt
();

298 
	}
}

301 
	$vPÜtEndScheduËr
( )

305 
	`cÚfigASSERT
Ğ
ulCr™iÿlNe¡šg
 == 1000UL );

306 
	}
}

309 
	$vPÜtEÁ”Cr™iÿl
( )

312 
	`ulPÜtS‘IÁ”ru±Mask
();

317 
ulCr™iÿlNe¡šg
++;

318 
	}
}

321 
	$vPÜtEx™Cr™iÿl
( )

323 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

327 
ulCr™iÿlNe¡šg
--;

331 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

335 
	`pÜtCLEAR_INTERRUPT_MASK
();

338 
	}
}

341 
	$F»eRTOS_Tick_HªdËr
( )

346 
	`__di§bË_œq
();

347 
pÜtICCPMR_PRIORITY_MASK_REGISTER
 = ( 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 );

348 
	`__asm
( "DSB \n"

350 
	`__’abË_œq
();

353 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

355 
ulPÜtY›ldRequœed
 = 
pdTRUE
;

359 
	`pÜtCLEAR_INTERRUPT_MASK
();

360 
	`cÚfigCLEAR_TICK_INTERRUPT
();

361 
	}
}

364 
	$vPÜtTaskU£sFPU
( )

366 
ušt32_t
 
ulIn™ŸlFPSCR
 = 0;

370 
ulPÜtTaskHasFPUCÚ‹xt
 = 
pdTRUE
;

373 
	`__asm
Ğ"FMXR FPSCR, %0" :: "r" (
ulIn™ŸlFPSCR
) );

374 
	}
}

377 
	$vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 )

379 ifĞ
ulNewMaskV®ue
 =ğ
pdFALSE
 )

381 
	`pÜtCLEAR_INTERRUPT_MASK
();

383 
	}
}

386 
ušt32_t
 
	$ulPÜtS‘IÁ”ru±Mask
( )

388 
ušt32_t
 
ulR‘uº
;

390 
	`__di§bË_œq
();

391 ifĞ
pÜtICCPMR_PRIORITY_MASK_REGISTER
 =ğĞ
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 ) )

394 
ulR‘uº
 = 
pdTRUE
;

398 
ulR‘uº
 = 
pdFALSE
;

399 
pÜtICCPMR_PRIORITY_MASK_REGISTER
 = ( 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 );

400 
	`__asm
( "DSB \n"

403 
	`__’abË_œq
();

405  
ulR‘uº
;

406 
	}
}

409 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

411 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

431 
	`cÚfigASSERT
Ğ
pÜtICCRPR_RUNNING_PRIORITY_REGISTER
 >ğĞ
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 ) );

443 
	`cÚfigASSERT
ĞĞ
pÜtICCBPR_BINARY_POINT_REGISTER
 & 
pÜtBINARY_POINT_BITS
 ) <ğ
pÜtMAX_BINARY_POINT_VALUE
 );

444 
	}
}

	@portable/IAR/ARM_CA9/portASM.h

55 
EXTERN
 
vTaskSw™chCÚ‹xt


56 
EXTERN
 
ulCr™iÿlNe¡šg


57 
EXTERN
 
pxCu¼’tTCB


58 
EXTERN
 
ulPÜtTaskHasFPUCÚ‹xt


59 
EXTERN
 
ulAsmAPIPriÜ™yMask


61 
pÜtSAVE_CONTEXT
 
	gmaüo


63 ; 
Save
 
the
 
LR
 
ªd
 
SPSR
 
Úto
h
sy¡em
 
mode
 
¡ack
 
befÜe
 
sw™chšg
 
	gto


64 ; 
sy¡em
 
mode
 
to
 
§ve
 
the
 
»maššg
 sy¡em mod
»gi¡”s


65 
SRSDB
 
	g¥
!, #SYS_MODE

66 
	gCPS
 #SYS_MODE

67 
	gPUSH
 {
	gR0
-
	gR12
, 
	gR14
}

69 ; 
Push
 
the
 
ü™iÿl
 
Ã¡šg
 
couÁ


70 
LDR
 
	gR2
, =
ulCr™iÿlNe¡šg


71 
LDR
 
R1
, [
R2
]

72 
	gPUSH
 {
	gR1
}

74 ; 
DÛs
 
the
 
sk
 
have
 
a
 
æßtšg
 
pošt
 
cÚ‹xt
 
th©
 
Ãeds
 
	g§všg
? 
	gIf


75 ; 
ulPÜtTaskHasFPUCÚ‹xt
 
	gis
 0 
th’
 
	gno
.

76 
LDR
 
	gR2
, =
ulPÜtTaskHasFPUCÚ‹xt


77 
LDR
 
R3
, [
R2
]

78 
CMP
 
	gR3
, #0

80 ; 
Save
 
the
 
æßtšg
 
pošt
 
	gcÚ‹xt
, 
ªy


81 
FMRXNE
 
	gR1
, 
FPSCR


82 
	gVPUSHNE
 {
	gD0
-
	gD15
}

83 
	gVPUSHNE
 {
	gD16
-
	gD31
}

84 
	gPUSHNE
 {
	gR1
}

86 ; 
Save
 
ulPÜtTaskHasFPUCÚ‹xt
 
™£lf


87 
	gPUSH
 {
	gR3
}

89 ; 
Save
 
the
 
¡ack
 
poš‹r
 
š
h
TCB


90 
LDR
 
	gR0
, =
pxCu¼’tTCB


91 
LDR
 
R1
, [
R0
]

92 
STR
 
	gSP
, [
R1
]

94 
	g’dm


98 
pÜtRESTORE_CONTEXT
 
	gmaüo


100 ; 
Sw™ch
 
to
 
sy¡em
 
mode


101 
	gCPS
 #SYS_MODE

103 ; 
S‘
 
the
 
SP
 
to
 
pošt
Øth
¡ack
 
of
h
sk
 
bešg
 
	g»¡Üed
.

104 
LDR
 
	gR0
, =
pxCu¼’tTCB


105 
LDR
 
R1
, [
R0
]

106 
LDR
 
	gSP
, [
R1
]

108 ; 
Is
 
th”e
 
a
 
æßtšg
 
pošt
 
cÚ‹xt
 
to
 
	g»¡Üe
? 
If
 
the
 
	g»¡Üed


109 ; 
ulPÜtTaskHasFPUCÚ‹xt
 
is
 
z”o
 
th’
 
	gno
.

110 
LDR
 
	gR0
, =
ulPÜtTaskHasFPUCÚ‹xt


111 
POP
 {
R1
}

112 
STR
 
R1
, [
R0
]

113 
CMP
 
	gR1
, #0

115 ; 
Re¡Üe
 
the
 
æßtšg
 
pošt
 
	gcÚ‹xt
, 
ªy


116 
	gPOPNE
 {
	gR0
}

117 
	gVPOPNE
 {
	gD16
-
	gD31
}

118 
	gVPOPNE
 {
	gD0
-
	gD15
}

119 
VMSRNE
 
	gFPSCR
, 
	gR0


121 ; 
Re¡Üe
 
the
 
ü™iÿl
 
£ùiÚ
 
Ã¡šg
 
d•th


122 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


123 
POP
 {
R1
}

124 
STR
 
R1
, [
R0
]

126 ; 
Ensu»
 
the
 
´iÜ™y
 
mask
 
is
 
cÜ»ù
 th
ü™iÿl
 
Ã¡šg
 
d•th


127 
LDR
 
	gR2
, =
pÜtICCPMR_PRIORITY_MASK_REGISTER_ADDRESS


128 
CMP
 
R1
, #0

129 
MOVEQ
 
	gR4
, #255

130 
LDRNE
 
	gR4
, =Ğ
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 )

131 
STR
 
R4
, [
r2
]

133 ; 
Re¡Üe
 
®l
 
sy¡em
 
mode
 
»gi¡”s
 
Ùh”
 
thª
 
the
 
SP
 (
which
 
is
 
®»ady


134 ; 
bešg
 
u£d
)

135 
	gPOP
 {
	gR0
-
	gR12
, 
	gR14
}

137 ; 
R‘uº
 
to
 
the
 
sk
 
	gcode
, 
lßdšg
 
CPSR
 
Ú
h
	gway
.

138 
RFEIA
 
	g¥
!

140 
	g’dm


	@portable/IAR/ARM_CA9/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

70 #ifdeà
__ICCARM__


72 
	~<šŒšsics.h
>

74 #ifdeà
__ılu¥lus


89 
	#pÜtCHAR
 

	)

90 
	#pÜtFLOAT
 

	)

91 
	#pÜtDOUBLE
 

	)

92 
	#pÜtLONG
 

	)

93 
	#pÜtSHORT
 

	)

94 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

95 
	#pÜtBASE_TYPE
 

	)

97 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

98 
	tBa£Ty³_t
;

99 
	tUBa£Ty³_t
;

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

116 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 )\

	)

118 
ušt32_t
 
ulPÜtY›ldRequœed
; \

120 ifĞ
	gxSw™chRequœed
 !ğ
pdFALSE
 ) \

122 
ulPÜtY›ldRequœed
 = 
pdTRUE
; \

126 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

127 
	#pÜtYIELD
(è
	`__asm
Ğ"SWI 0" );

	)

134 
vPÜtEÁ”Cr™iÿl
( );

135 
vPÜtEx™Cr™iÿl
( );

136 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

137 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 );

141 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

142 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

143 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

144 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
Ğ0 )

	)

145 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

146 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
(x)

	)

153 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

154 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

158 
F»eRTOS_Tick_HªdËr
( );

162 
vPÜtTaskU£sFPU
( );

163 
	#pÜtTASK_USES_FLOATING_POINT
(è
	`vPÜtTaskU£sFPU
()

	)

165 
	#pÜtLOWEST_INTERRUPT_PRIORITY
 ( ( ( 
ušt32_t
 ) 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 ) - 1UL )

	)

166 
	#pÜtLOWEST_USABLE_INTERRUPT_PRIORITY
 ( 
pÜtLOWEST_INTERRUPT_PRIORITY
 - 1UL )

	)

169 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

172 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

173 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

177 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`__CLZ
ĞuxR—dyPriÜ™› è)

	)

181 #ifdeà
cÚfigASSERT


182 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

183 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

186 
	#pÜtNOP
(è
__asm
 vŞ©eĞ"NOP" )

	)

189 #ifdeà
__ılu¥lus


196 #´agm¨
dŸg_suµ»ss
=
Pe191


197 #´agm¨
dŸg_suµ»ss
=
Pa082


204 #ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 16

205 
	#pÜtPRIORITY_SHIFT
 4

	)

206 
	#pÜtMAX_BINARY_POINT_VALUE
 3

	)

207 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 32

208 
	#pÜtPRIORITY_SHIFT
 3

	)

209 
	#pÜtMAX_BINARY_POINT_VALUE
 2

	)

210 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 64

211 
	#pÜtPRIORITY_SHIFT
 2

	)

212 
	#pÜtMAX_BINARY_POINT_VALUE
 1

	)

213 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 128

214 
	#pÜtPRIORITY_SHIFT
 1

	)

215 
	#pÜtMAX_BINARY_POINT_VALUE
 0

	)

216 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 256

217 
	#pÜtPRIORITY_SHIFT
 0

	)

218 
	#pÜtMAX_BINARY_POINT_VALUE
 0

	)

220 #”rÜ 
Inv®id
 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
£‰šg
. cÚfigUNIQUE_INTERRUPT_PRIORITIES 
mu¡
 
be
 
£t
 
to
 
the
 
numb”
 
of
 
unique
 
´iÜ™›s
 
im¶em’‹d
 
by
h
rg‘
 
h¬dw¬e


224 
	#pÜtICCPMR_PRIORITY_MASK_OFFSET
 ( 0x04 )

	)

225 
	#pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 ( 0x0C )

	)

226 
	#pÜtICCEOIR_END_OF_INTERRUPT_OFFSET
 ( 0x10 )

	)

227 
	#pÜtICCBPR_BINARY_POINT_OFFSET
 ( 0x08 )

	)

228 
	#pÜtICCRPR_RUNNING_PRIORITY_OFFSET
 ( 0x14 )

	)

230 
	#pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 ( 
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS
 + 
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 )

	)

231 
	#pÜtICCPMR_PRIORITY_MASK_REGISTER
 ( *ĞĞvŞ©
ušt8_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCPMR_PRIORITY_MASK_OFFSET
 ) ) )

	)

232 
	#pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 )

	)

233 
	#pÜtICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCEOIR_END_OF_INTERRUPT_OFFSET
 )

	)

234 
	#pÜtICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCPMR_PRIORITY_MASK_OFFSET
 )

	)

235 
	#pÜtICCBPR_BINARY_POINT_REGISTER
 ( *ĞĞcÚ¡ vŞ©
ušt32_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCBPR_BINARY_POINT_OFFSET
 ) ) )

	)

236 
	#pÜtICCRPR_RUNNING_PRIORITY_REGISTER
 ( *ĞĞcÚ¡ vŞ©
ušt8_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCRPR_RUNNING_PRIORITY_OFFSET
 ) ) )

	)

	@portable/IAR/ARM_CM0/port.c

71 
	~"šŒšsics.h
"

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

78 
	#pÜtNVIC_SYSTICK_CTRL
 ( ( vŞ©
ušt32_t
 *è0xe000e010 )

	)

79 
	#pÜtNVIC_SYSTICK_LOAD
 ( ( vŞ©
ušt32_t
 *è0xe000e014 )

	)

80 
	#pÜtNVIC_SYSPRI2
 ( ( vŞ©
ušt32_t
 *è0xe000ed20 )

	)

81 
	#pÜtNVIC_SYSTICK_CLK
 0x00000004

	)

82 
	#pÜtNVIC_SYSTICK_INT
 0x00000002

	)

83 
	#pÜtNVIC_SYSTICK_ENABLE
 0x00000001

	)

84 
	#pÜtMIN_INTERRUPT_PRIORITY
 ( 255UL )

	)

85 
	#pÜtNVIC_PENDSV_PRI
 ( 
pÜtMIN_INTERRUPT_PRIORITY
 << 16UL )

	)

86 
	#pÜtNVIC_SYSTICK_PRI
 ( 
pÜtMIN_INTERRUPT_PRIORITY
 << 24UL )

	)

89 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

94 #iâdeà
cÚfigKERNEL_INTERRUPT_PRIORITY


95 
	#cÚfigKERNEL_INTERRUPT_PRIORITY
 0

	)

100 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

105 
´vS‘upTim”IÁ”ru±
( );

110 
xPÜtSysTickHªdËr
( );

115 
vPÜtS¹Fœ¡Task
( );

120 
´vTaskEx™E¼Ü
( );

127 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

131 
pxTİOfSck
--;

132 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

133 
pxTİOfSck
--;

134 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
´vTaskEx™E¼Ü
;

137 
pxTİOfSck
 -= 5;

138 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

139 
pxTİOfSck
 -= 8;

141  
pxTİOfSck
;

142 
	}
}

145 
	$´vTaskEx™E¼Ü
( )

153 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

154 
	`pÜtDISABLE_INTERRUPTS
();

156 
	}
}

162 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

165 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_PENDSV_PRI
;

166 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_SYSTICK_PRI
;

170 
	`´vS‘upTim”IÁ”ru±
();

173 
uxCr™iÿlNe¡šg
 = 0;

176 
	`vPÜtS¹Fœ¡Task
();

180 
	}
}

183 
	$vPÜtEndScheduËr
( )

187 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

188 
	}
}

191 
	$vPÜtY›ld
( )

194 *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET
;

198 
	`__DSB
();

199 
	`__ISB
();

200 
	}
}

203 
	$vPÜtEÁ”Cr™iÿl
( )

205 
	`pÜtDISABLE_INTERRUPTS
();

206 
uxCr™iÿlNe¡šg
++;

207 
	`__DSB
();

208 
	`__ISB
();

209 
	}
}

212 
	$vPÜtEx™Cr™iÿl
( )

214 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

215 
uxCr™iÿlNe¡šg
--;

216 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

218 
	`pÜtENABLE_INTERRUPTS
();

220 
	}
}

223 
	$xPÜtSysTickHªdËr
( )

225 
ušt32_t
 
ulP»viousMask
;

227 
ulP»viousMask
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

230 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

233 *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET
;

236 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulP»viousMask
 );

237 
	}
}

244 
	$´vS‘upTim”IÁ”ru±
( )

247 *(
pÜtNVIC_SYSTICK_LOAD
èğĞ
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

248 *(
pÜtNVIC_SYSTICK_CTRL
èğ
pÜtNVIC_SYSTICK_CLK
 | 
pÜtNVIC_SYSTICK_INT
 | 
pÜtNVIC_SYSTICK_ENABLE
;

249 
	}
}

	@portable/IAR/ARM_CM0/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

109 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

110 
	#pÜtBYTE_ALIGNMENT
 8

	)

115 
vPÜtY›ld
( );

116 
	#pÜtNVIC_INT_CTRL
 ( ( vŞ©
ušt32_t
 *è0xe000ed04 )

	)

117 
	#pÜtNVIC_PENDSVSET
 0x10000000

	)

118 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

119 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET


	)

120 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

126 
vPÜtEÁ”Cr™iÿl
( );

127 
vPÜtEx™Cr™iÿl
( );

128 
ušt32_t
 
ulS‘IÁ”ru±MaskFromISR
( );

129 
vCË¬IÁ”ru±MaskFromISR
Ğ
ušt32_t
 
ulMask
 );

131 
	#pÜtDISABLE_INTERRUPTS
(è
__asm
 vŞ©eĞ"ısid i" )

	)

132 
	#pÜtENABLE_INTERRUPTS
(è
__asm
 vŞ©eĞ"ıs› i" )

	)

133 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

134 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

135 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulS‘IÁ”ru±MaskFromISR
()

	)

136 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vCË¬IÁ”ru±MaskFromISR
Ğx )

	)

141 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

142 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

144 
	#pÜtNOP
()

	)

149 #´agm¨
dŸg_suµ»ss
=
Pa082


151 #ifdeà
__ılu¥lus


	@portable/IAR/ARM_CM3/port.c

71 
	~<šŒšsics.h
>

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

77 #ià
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 == 0

78 #”rÜ 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu¡
 
nÙ
 
be
 
£t
 
to
 0. 
S“
 
h‰p
:

81 #iâdeà
cÚfigSYSTICK_CLOCK_HZ


82 
	#cÚfigSYSTICK_CLOCK_HZ
 
cÚfigCPU_CLOCK_HZ


	)

84 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

88 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

92 
	#pÜtNVIC_SYSTICK_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e010 ) )

	)

93 
	#pÜtNVIC_SYSTICK_LOAD_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e014 ) )

	)

94 
	#pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e018 ) )

	)

95 
	#pÜtNVIC_SYSPRI2_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 ) )

	)

97 
	#pÜtNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

98 
	#pÜtNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

99 
	#pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

100 
	#pÜtNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

101 
	#pÜtNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

103 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

104 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

107 
	#pÜtFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

108 
	#pÜtNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

109 
	#pÜtAIRCR_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xE000ED0C ) )

	)

110 
	#pÜtMAX_8_BIT_VALUE
 ( ( 
ušt8_t
 ) 0xfà)

	)

111 
	#pÜtTOP_BIT_OF_BYTE
 ( ( 
ušt8_t
 ) 0x80 )

	)

112 
	#pÜtMAX_PRIGROUP_BITS
 ( ( 
ušt8_t
 ) 7 )

	)

113 
	#pÜtPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

114 
	#pÜtPRIGROUP_SHIFT
 ( 8UL )

	)

117 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

120 
	#pÜtMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

125 
	#pÜtMISSED_COUNTS_FACTOR
 ( 45UL )

	)

130 #iâdeà
cÚfigKERNEL_INTERRUPT_PRIORITY


131 
	#cÚfigKERNEL_INTERRUPT_PRIORITY
 255

	)

136 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

143 
vPÜtS‘upTim”IÁ”ru±
( );

148 
xPÜtSysTickHªdËr
( );

153 
vPÜtS¹Fœ¡Task
( );

158 
´vTaskEx™E¼Ü
( );

165 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

166 
ušt32_t
 
	gulTim”CouÁsFÜOÃTick
 = 0;

173 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

174 
ušt32_t
 
	gxMaximumPossibËSuµ»s£dTicks
 = 0;

181 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

182 
ušt32_t
 
	gulStİ³dTim”Com³n§tiÚ
 = 0;

190 #iàĞ
cÚfigASSERT_DEFINED
 == 1 )

191 
ušt8_t
 
	gucMaxSysC®lPriÜ™y
 = 0;

192 
ušt32_t
 
	gulMaxPRIGROUPV®ue
 = 0;

193 cÚ¡ vŞ©
ušt8_t
 * cÚ¡ 
	gpcIÁ”ru±PriÜ™yRegi¡”s
 = ( cÚ¡ vŞ©ušt8_ˆ* cÚ¡ ) 
pÜtNVIC_IP_REGISTERS_OFFSET_16
;

201 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

205 
pxTİOfSck
--;

206 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

207 
pxTİOfSck
--;

208 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

209 
pxTİOfSck
--;

210 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
´vTaskEx™E¼Ü
;

211 
pxTİOfSck
 -= 5;

212 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

213 
pxTİOfSck
 -= 8;

215  
pxTİOfSck
;

216 
	}
}

219 
	$´vTaskEx™E¼Ü
( )

227 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

228 
	`pÜtDISABLE_INTERRUPTS
();

230 
	}
}

236 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

238 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

240 vŞ©
ušt32_t
 
ulOrigš®PriÜ™y
;

241 vŞ©
ušt8_t
 * cÚ¡ 
pucFœ¡U£rPriÜ™yRegi¡”
 = ( vŞ©ušt8_ˆ* cÚ¡ ) ( 
pÜtNVIC_IP_REGISTERS_OFFSET_16
 + 
pÜtFIRST_USER_INTERRUPT_NUMBER
 );

242 vŞ©
ušt8_t
 
ucMaxPriÜ™yV®ue
;

250 
ulOrigš®PriÜ™y
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

254 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
pÜtMAX_8_BIT_VALUE
;

257 
ucMaxPriÜ™yV®ue
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

260 
ucMaxSysC®lPriÜ™y
 = 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPriÜ™yV®ue
;

264 
ulMaxPRIGROUPV®ue
 = 
pÜtMAX_PRIGROUP_BITS
;

265  ( 
ucMaxPriÜ™yV®ue
 & 
pÜtTOP_BIT_OF_BYTE
 ) ==…ortTOP_BIT_OF_BYTE )

267 
ulMaxPRIGROUPV®ue
--;

268 
ucMaxPriÜ™yV®ue
 <<ğĞ
ušt8_t
 ) 0x01;

273 
ulMaxPRIGROUPV®ue
 <<ğ
pÜtPRIGROUP_SHIFT
;

274 
ulMaxPRIGROUPV®ue
 &ğ
pÜtPRIORITY_GROUP_MASK
;

278 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
ulOrigš®PriÜ™y
;

283 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_PENDSV_PRI
;

284 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_SYSTICK_PRI
;

288 
	`vPÜtS‘upTim”IÁ”ru±
();

291 
uxCr™iÿlNe¡šg
 = 0;

294 
	`vPÜtS¹Fœ¡Task
();

298 
	}
}

301 
	$vPÜtEndScheduËr
( )

305 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

306 
	}
}

309 
	$vPÜtY›ld
( )

312 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

316 
	`__DSB
();

317 
	`__ISB
();

318 
	}
}

321 
	$vPÜtEÁ”Cr™iÿl
( )

323 
	`pÜtDISABLE_INTERRUPTS
();

324 
uxCr™iÿlNe¡šg
++;

325 
	`__DSB
();

326 
	`__ISB
();

327 
	}
}

330 
	$vPÜtEx™Cr™iÿl
( )

332 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

333 
uxCr™iÿlNe¡šg
--;

334 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

336 
	`pÜtENABLE_INTERRUPTS
();

338 
	}
}

341 
	$xPÜtSysTickHªdËr
( )

347 Ğè
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

350 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

354 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

357 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

358 
	}
}

361 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

363 
__w—k
 
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

365 
ušt32_t
 
ulR–ßdV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCom¶‘edSysTickDeüem’ts
, 
ulSysTickCTRL
;

366 
TickTy³_t
 
xModifŸbËIdËTime
;

369 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

371 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

378 
pÜtNVIC_SYSTICK_CTRL_REG
 &ğ~
pÜtNVIC_SYSTICK_ENABLE_BIT
;

383 
ulR–ßdV®ue
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTim”CouÁsFÜOÃTick
 * ( 
xEx³ùedIdËTime
 - 1UL ) );

384 ifĞ
ulR–ßdV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

386 
ulR–ßdV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

391 
	`__di§bË_š‹¼u±
();

395 ifĞ
	`eTaskCÚfœmSË•ModeStus
(è=ğ
eAbÜtSË•
 )

399 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

402 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

406 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

410 
	`__’abË_š‹¼u±
();

415 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulR–ßdV®ue
;

419 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

422 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

429 
xModifŸbËIdËTime
 = 
xEx³ùedIdËTime
;

430 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xModifŸbËIdËTime
 );

431 ifĞ
xModifŸbËIdËTime
 > 0 )

433 
	`__DSB
();

434 
	`__WFI
();

435 
	`__ISB
();

437 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

443 
ulSysTickCTRL
 = 
pÜtNVIC_SYSTICK_CTRL_REG
;

444 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

448 
	`__’abË_š‹¼u±
();

450 ifĞĞ
ulSysTickCTRL
 & 
pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

452 
ušt32_t
 
ulC®cuÏ‹dLßdV®ue
;

458 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL ) - ( 
ulR–ßdV®ue
 - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 );

463 ifĞĞ
ulC®cuÏ‹dLßdV®ue
 < 
ulStİ³dTim”Com³n§tiÚ
 ) || ( ulC®cuÏ‹dLßdV®u> 
ulTim”CouÁsFÜOÃTick
 ) )

465 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL );

468 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulC®cuÏ‹dLßdV®ue
;

475 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

483 
ulCom¶‘edSysTickDeüem’ts
 = ( 
xEx³ùedIdËTime
 * 
ulTim”CouÁsFÜOÃTick
 ) - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

487 
ulCom¶‘eTickP”iods
 = 
ulCom¶‘edSysTickDeüem’ts
 / 
ulTim”CouÁsFÜOÃTick
;

491 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom¶‘eTickP”iods
 + 1 ) * 
ulTim”CouÁsFÜOÃTick
 ) - 
ulCom¶‘edSysTickDeüem’ts
;

499 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

500 
	`pÜtENTER_CRITICAL
();

502 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

503 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

504 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

506 
	`pÜtEXIT_CRITICAL
();

508 
	}
}

517 
__w—k
 
	$vPÜtS‘upTim”IÁ”ru±
( )

520 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

522 
ulTim”CouÁsFÜOÃTick
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

523 
xMaximumPossibËSuµ»s£dTicks
 = 
pÜtMAX_24_BIT_NUMBER
 / 
ulTim”CouÁsFÜOÃTick
;

524 
ulStİ³dTim”Com³n§tiÚ
 = 
pÜtMISSED_COUNTS_FACTOR
 / ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigSYSTICK_CLOCK_HZ
 );

529 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

530 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
pÜtNVIC_SYSTICK_CLK_BIT
 | 
pÜtNVIC_SYSTICK_INT_BIT
 | 
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

531 
	}
}

534 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

536 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

538 
ušt32_t
 
ulCu¼’tIÁ”ru±
;

539 
ušt8_t
 
ucCu¼’tPriÜ™y
;

542 
__asm
 vŞ©eĞ"mr %0, ip¤" : "ô"Ğ
ulCu¼’tIÁ”ru±
 ) );

545 ifĞ
ulCu¼’tIÁ”ru±
 >ğ
pÜtFIRST_USER_INTERRUPT_NUMBER
 )

548 
ucCu¼’tPriÜ™y
 = 
pcIÁ”ru±PriÜ™yRegi¡”s
[ 
ulCu¼’tIÁ”ru±
 ];

573 
	`cÚfigASSERT
Ğ
ucCu¼’tPriÜ™y
 >ğ
ucMaxSysC®lPriÜ™y
 );

589 
	`cÚfigASSERT
ĞĞ
pÜtAIRCR_REG
 & 
pÜtPRIORITY_GROUP_MASK
 ) <ğ
ulMaxPRIGROUPV®ue
 );

590 
	}
}

	@portable/IAR/ARM_CM3/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

113 
vPÜtY›ld
( );

114 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04UL ) )

	)

115 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

116 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

117 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT


	)

118 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

122 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

125 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

126 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

130 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) ) )

	)

131 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) ) )

	)

135 
	~<šŒšsics.h
>

136 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`__CLZ
ĞĞuxR—dyPriÜ™› èè)

	)

142 
vPÜtEÁ”Cr™iÿl
( );

143 
vPÜtEx™Cr™iÿl
( );

144 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

145 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMask
 );

147 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

148 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
Ğ0 )

	)

149 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

150 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

151 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

152 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
Ğx )

	)

156 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


157 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

158 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

165 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

166 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

169 #ifdeà
cÚfigASSERT


170 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

171 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

175 
	#pÜtNOP
()

	)

180 #´agm¨
dŸg_suµ»ss
=
Pe191


181 #´agm¨
dŸg_suµ»ss
=
Pa082


183 #ifdeà
__ılu¥lus


	@portable/IAR/ARM_CM4F/port.c

71 
	~<šŒšsics.h
>

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

77 #iâdeà
__ARMVFP__


78 #”rÜ 
This
 
pÜt
 
ÿn
 
Úly
 
be
 
u£d
 
wh’
 
the
 
´ojeù
 
İtiÚs
 
¬e
 
cÚfigu»d
 
to
 
’abË
 
h¬dw¬e
 
æßtšg
 
pošt
 
suµÜt
.

81 #ià
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 == 0

82 #”rÜ 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu¡
 
nÙ
 
be
 
£t
 
to
 0. 
S“
 
h‰p
:

85 #iâdeà
cÚfigSYSTICK_CLOCK_HZ


86 
	#cÚfigSYSTICK_CLOCK_HZ
 
cÚfigCPU_CLOCK_HZ


	)

88 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

92 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

96 
	#pÜtNVIC_SYSTICK_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e010 ) )

	)

97 
	#pÜtNVIC_SYSTICK_LOAD_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e014 ) )

	)

98 
	#pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e018 ) )

	)

99 
	#pÜtNVIC_SYSPRI2_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 ) )

	)

101 
	#pÜtNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

102 
	#pÜtNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

103 
	#pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

104 
	#pÜtNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

105 
	#pÜtNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

107 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

108 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

111 
	#pÜtFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

112 
	#pÜtNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

113 
	#pÜtAIRCR_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xE000ED0C ) )

	)

114 
	#pÜtMAX_8_BIT_VALUE
 ( ( 
ušt8_t
 ) 0xfà)

	)

115 
	#pÜtTOP_BIT_OF_BYTE
 ( ( 
ušt8_t
 ) 0x80 )

	)

116 
	#pÜtMAX_PRIGROUP_BITS
 ( ( 
ušt8_t
 ) 7 )

	)

117 
	#pÜtPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

118 
	#pÜtPRIGROUP_SHIFT
 ( 8UL )

	)

121 
	#pÜtFPCCR
 ( ( vŞ©
ušt32_t
 * ) 0xe000ef34 )

	)

122 
	#pÜtASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

125 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

126 
	#pÜtINITIAL_EXEC_RETURN
 ( 0xfffffffd )

	)

129 
	#pÜtMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

134 
	#pÜtMISSED_COUNTS_FACTOR
 ( 45UL )

	)

139 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

146 
vPÜtS‘upTim”IÁ”ru±
( );

151 
xPÜtSysTickHªdËr
( );

156 
vPÜtS¹Fœ¡Task
( );

161 
vPÜtEÇbËVFP
( );

166 
´vTaskEx™E¼Ü
( );

173 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

174 
ušt32_t
 
	gulTim”CouÁsFÜOÃTick
 = 0;

181 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

182 
ušt32_t
 
	gxMaximumPossibËSuµ»s£dTicks
 = 0;

189 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

190 
ušt32_t
 
	gulStİ³dTim”Com³n§tiÚ
 = 0;

198 #iàĞ
cÚfigASSERT_DEFINED
 == 1 )

199 
ušt8_t
 
	gucMaxSysC®lPriÜ™y
 = 0;

200 
ušt32_t
 
	gulMaxPRIGROUPV®ue
 = 0;

201 cÚ¡ vŞ©
ušt8_t
 * cÚ¡ 
	gpcIÁ”ru±PriÜ™yRegi¡”s
 = ( cÚ¡ vŞ©ušt8_ˆ* cÚ¡ ) 
pÜtNVIC_IP_REGISTERS_OFFSET_16
;

209 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

216 
pxTİOfSck
--;

218 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

219 
pxTİOfSck
--;

220 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

221 
pxTİOfSck
--;

222 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
´vTaskEx™E¼Ü
;

225 
pxTİOfSck
 -= 5;

226 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

230 
pxTİOfSck
--;

231 *
pxTİOfSck
 = 
pÜtINITIAL_EXEC_RETURN
;

233 
pxTİOfSck
 -= 8;

235  
pxTİOfSck
;

236 
	}
}

239 
	$´vTaskEx™E¼Ü
( )

247 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

248 
	`pÜtDISABLE_INTERRUPTS
();

250 
	}
}

256 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

258 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

260 vŞ©
ušt32_t
 
ulOrigš®PriÜ™y
;

261 vŞ©
ušt8_t
 * cÚ¡ 
pucFœ¡U£rPriÜ™yRegi¡”
 = ( vŞ©ušt8_ˆ* cÚ¡ ) ( 
pÜtNVIC_IP_REGISTERS_OFFSET_16
 + 
pÜtFIRST_USER_INTERRUPT_NUMBER
 );

262 vŞ©
ušt8_t
 
ucMaxPriÜ™yV®ue
;

270 
ulOrigš®PriÜ™y
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

274 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
pÜtMAX_8_BIT_VALUE
;

277 
ucMaxPriÜ™yV®ue
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

280 
ucMaxSysC®lPriÜ™y
 = 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPriÜ™yV®ue
;

284 
ulMaxPRIGROUPV®ue
 = 
pÜtMAX_PRIGROUP_BITS
;

285  ( 
ucMaxPriÜ™yV®ue
 & 
pÜtTOP_BIT_OF_BYTE
 ) ==…ortTOP_BIT_OF_BYTE )

287 
ulMaxPRIGROUPV®ue
--;

288 
ucMaxPriÜ™yV®ue
 <<ğĞ
ušt8_t
 ) 0x01;

293 
ulMaxPRIGROUPV®ue
 <<ğ
pÜtPRIGROUP_SHIFT
;

294 
ulMaxPRIGROUPV®ue
 &ğ
pÜtPRIORITY_GROUP_MASK
;

298 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
ulOrigš®PriÜ™y
;

303 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_PENDSV_PRI
;

304 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_SYSTICK_PRI
;

308 
	`vPÜtS‘upTim”IÁ”ru±
();

311 
uxCr™iÿlNe¡šg
 = 0;

314 
	`vPÜtEÇbËVFP
();

317 *Ğ
pÜtFPCCR
 ) |ğ
pÜtASPEN_AND_LSPEN_BITS
;

320 
	`vPÜtS¹Fœ¡Task
();

324 
	}
}

327 
	$vPÜtEndScheduËr
( )

331 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

332 
	}
}

335 
	$vPÜtY›ld
( )

338 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

342 
	`__DSB
();

343 
	`__ISB
();

344 
	}
}

347 
	$vPÜtEÁ”Cr™iÿl
( )

349 
	`pÜtDISABLE_INTERRUPTS
();

350 
uxCr™iÿlNe¡šg
++;

351 
	`__DSB
();

352 
	`__ISB
();

353 
	}
}

356 
	$vPÜtEx™Cr™iÿl
( )

358 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

359 
uxCr™iÿlNe¡šg
--;

360 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

362 
	`pÜtENABLE_INTERRUPTS
();

364 
	}
}

367 
	$xPÜtSysTickHªdËr
( )

373 Ğè
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

376 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

380 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

383 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

384 
	}
}

387 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

389 
__w—k
 
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

391 
ušt32_t
 
ulR–ßdV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCom¶‘edSysTickDeüem’ts
, 
ulSysTickCTRL
;

392 
TickTy³_t
 
xModifŸbËIdËTime
;

395 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

397 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

404 
pÜtNVIC_SYSTICK_CTRL_REG
 &ğ~
pÜtNVIC_SYSTICK_ENABLE_BIT
;

409 
ulR–ßdV®ue
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTim”CouÁsFÜOÃTick
 * ( 
xEx³ùedIdËTime
 - 1UL ) );

410 ifĞ
ulR–ßdV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

412 
ulR–ßdV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

417 
	`__di§bË_š‹¼u±
();

421 ifĞ
	`eTaskCÚfœmSË•ModeStus
(è=ğ
eAbÜtSË•
 )

425 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

428 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

432 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

436 
	`__’abË_š‹¼u±
();

441 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulR–ßdV®ue
;

445 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

448 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

455 
xModifŸbËIdËTime
 = 
xEx³ùedIdËTime
;

456 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xModifŸbËIdËTime
 );

457 ifĞ
xModifŸbËIdËTime
 > 0 )

459 
	`__DSB
();

460 
	`__WFI
();

461 
	`__ISB
();

463 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

469 
ulSysTickCTRL
 = 
pÜtNVIC_SYSTICK_CTRL_REG
;

470 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

474 
	`__’abË_š‹¼u±
();

476 ifĞĞ
ulSysTickCTRL
 & 
pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

478 
ušt32_t
 
ulC®cuÏ‹dLßdV®ue
;

484 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL ) - ( 
ulR–ßdV®ue
 - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 );

489 ifĞĞ
ulC®cuÏ‹dLßdV®ue
 < 
ulStİ³dTim”Com³n§tiÚ
 ) || ( ulC®cuÏ‹dLßdV®u> 
ulTim”CouÁsFÜOÃTick
 ) )

491 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL );

494 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulC®cuÏ‹dLßdV®ue
;

501 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

509 
ulCom¶‘edSysTickDeüem’ts
 = ( 
xEx³ùedIdËTime
 * 
ulTim”CouÁsFÜOÃTick
 ) - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

513 
ulCom¶‘eTickP”iods
 = 
ulCom¶‘edSysTickDeüem’ts
 / 
ulTim”CouÁsFÜOÃTick
;

517 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom¶‘eTickP”iods
 + 1 ) * 
ulTim”CouÁsFÜOÃTick
 ) - 
ulCom¶‘edSysTickDeüem’ts
;

525 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

526 
	`pÜtENTER_CRITICAL
();

528 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

529 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

530 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

532 
	`pÜtEXIT_CRITICAL
();

534 
	}
}

543 
__w—k
 
	$vPÜtS‘upTim”IÁ”ru±
( )

546 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

548 
ulTim”CouÁsFÜOÃTick
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

549 
xMaximumPossibËSuµ»s£dTicks
 = 
pÜtMAX_24_BIT_NUMBER
 / 
ulTim”CouÁsFÜOÃTick
;

550 
ulStİ³dTim”Com³n§tiÚ
 = 
pÜtMISSED_COUNTS_FACTOR
 / ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigSYSTICK_CLOCK_HZ
 );

555 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

556 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
pÜtNVIC_SYSTICK_CLK_BIT
 | 
pÜtNVIC_SYSTICK_INT_BIT
 | 
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

557 
	}
}

560 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

562 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

564 
ušt32_t
 
ulCu¼’tIÁ”ru±
;

565 
ušt8_t
 
ucCu¼’tPriÜ™y
;

568 
__asm
 vŞ©eĞ"mr %0, ip¤" : "ô"Ğ
ulCu¼’tIÁ”ru±
 ) );

571 ifĞ
ulCu¼’tIÁ”ru±
 >ğ
pÜtFIRST_USER_INTERRUPT_NUMBER
 )

574 
ucCu¼’tPriÜ™y
 = 
pcIÁ”ru±PriÜ™yRegi¡”s
[ 
ulCu¼’tIÁ”ru±
 ];

599 
	`cÚfigASSERT
Ğ
ucCu¼’tPriÜ™y
 >ğ
ucMaxSysC®lPriÜ™y
 );

615 
	`cÚfigASSERT
ĞĞ
pÜtAIRCR_REG
 & 
pÜtPRIORITY_GROUP_MASK
 ) <ğ
ulMaxPRIGROUPV®ue
 );

616 
	}
}

	@portable/IAR/ARM_CM4F/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

113 
vPÜtY›ld
( );

114 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 ) )

	)

115 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

116 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

117 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT


	)

118 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

122 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

125 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

126 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

130 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

131 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

135 
	~<šŒšsics.h
>

136 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`__CLZ
ĞĞuxR—dyPriÜ™› èè)

	)

142 
vPÜtEÁ”Cr™iÿl
( );

143 
vPÜtEx™Cr™iÿl
( );

144 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

145 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMask
 );

147 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

148 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
Ğ0 )

	)

149 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

150 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

151 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

152 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
Ğx )

	)

156 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


157 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

158 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

166 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

167 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

170 #ifdeà
cÚfigASSERT


171 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

172 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

176 
	#pÜtNOP
()

	)

181 #´agm¨
dŸg_suµ»ss
=
Pe191


182 #´agm¨
dŸg_suµ»ss
=
Pa082


184 #ifdeà
__ılu¥lus


	@portable/IAR/ATMega323/port.c

66 
	~<¡dlib.h
>

68 
	~"F»eRTOS.h
"

69 
	~"sk.h
"

76 
	#pÜtFLAGS_INT_ENABLED
 ( ( 
SckTy³_t
 ) 0x80 )

	)

79 
	#pÜtCLEAR_COUNTER_ON_MATCH
 ( ( 
ušt8_t
 ) 0x08 )

	)

80 
	#pÜtPRESCALE_64
 ( ( 
ušt8_t
 ) 0x03 )

	)

81 
	#pÜtCLOCK_PRESCALER
 ( ( 
ušt32_t
 ) 64 )

	)

82 
	#pÜtCOMPARE_MATCH_A_INTERRUPT_ENABLE
 ( ( 
ušt8_t
 ) 0x10 )

	)

85 
	#pÜtBYTES_USED_BY_RETURN_ADDRESS
 ( 2 )

	)

90 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
UBa£Ty³_t
 ) 0 )

	)

91 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0x50;

97 
´vS‘upTim”IÁ”ru±
( );

103 
vPÜtY›ldFromTick
( );

104 
vPÜtS¹
( );

111 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

113 
ušt16_t
 
usAdd»ss
;

114 
SckTy³_t
 *
pxTİOfH¬dw¬eSck
;

119 *
pxTİOfSck
 = 0x11;

120 
pxTİOfSck
--;

121 *
pxTİOfSck
 = 0x22;

122 
pxTİOfSck
--;

123 *
pxTİOfSck
 = 0x33;

124 
pxTİOfSck
--;

128 
pxTİOfH¬dw¬eSck
 = 
pxTİOfSck
;

152 
usAdd»ss
 = ( 
ušt16_t
 ) 
pxCode
;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

154 
pxTİOfSck
--;

156 
usAdd»ss
 >>= 8;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

158 
pxTİOfSck
--;

164 
pxTİOfSck
 -ğĞ
cÚfigCALL_STACK_SIZE
 - 2 );

172 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

173 
pxTİOfSck
--;

174 *
pxTİOfSck
 = 
pÜtFLAGS_INT_ENABLED
;

175 
pxTİOfSck
--;

179 
pxTİOfH¬dw¬eSck
 -ğ
pÜtBYTES_USED_BY_RETURN_ADDRESS
;

180 
usAdd»ss
 = ( 
ušt16_t
 ) 
pxTİOfH¬dw¬eSck
;

183 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

184 
pxTİOfSck
--;

187 
usAdd»ss
 >>= 8;

188 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

189 
pxTİOfSck
--;

195 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01;

196 
pxTİOfSck
--;

197 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02;

198 
pxTİOfSck
--;

199 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03;

200 
pxTİOfSck
--;

201 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04;

202 
pxTİOfSck
--;

203 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05;

204 
pxTİOfSck
--;

205 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06;

206 
pxTİOfSck
--;

207 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07;

208 
pxTİOfSck
--;

209 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08;

210 
pxTİOfSck
--;

211 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09;

212 
pxTİOfSck
--;

213 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10;

214 
pxTİOfSck
--;

215 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11;

216 
pxTİOfSck
--;

217 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12;

218 
pxTİOfSck
--;

219 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x13;

220 
pxTİOfSck
--;

221 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x14;

222 
pxTİOfSck
--;

223 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x15;

224 
pxTİOfSck
--;

227 
usAdd»ss
 = ( 
ušt16_t
 ) 
pvP¬am‘”s
;

228 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

229 
pxTİOfSck
--;

231 
usAdd»ss
 >>= 8;

232 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
usAdd»ss
 & ( 
ušt16_t
 ) 0x00ff );

233 
pxTİOfSck
--;

235 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x18;

236 
pxTİOfSck
--;

237 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x19;

238 
pxTİOfSck
--;

239 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x20;

240 
pxTİOfSck
--;

241 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x21;

242 
pxTİOfSck
--;

243 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x22;

244 
pxTİOfSck
--;

245 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x23;

246 
pxTİOfSck
--;

247 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x24;

248 
pxTİOfSck
--;

249 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x25;

250 
pxTİOfSck
--;

251 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x26;

252 
pxTİOfSck
--;

253 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x27;

254 
pxTİOfSck
--;

259 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x30;

260 
pxTİOfSck
--;

261 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x031;

263 
pxTİOfSck
--;

264 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

268  
pxTİOfSck
;

269 
	}
}

272 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

275 
	`´vS‘upTim”IÁ”ru±
();

280 
	`vPÜtS¹
();

283  
pdTRUE
;

284 
	}
}

287 
	$vPÜtEndScheduËr
( )

291 
	}
}

297 
	$´vS‘upTim”IÁ”ru±
( )

299 
ušt32_t
 
ulCom·»M©ch
;

300 
ušt8_t
 
ucHighBy‹
, 
ucLowBy‹
;

305 
ulCom·»M©ch
 = 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
;

308 
ulCom·»M©ch
 /ğ
pÜtCLOCK_PRESCALER
;

311 
ulCom·»M©ch
 -ğĞ
ušt32_t
 ) 1;

315 
ucLowBy‹
 = ( 
ušt8_t
 ) ( 
ulCom·»M©ch
 & ( 
ušt32_t
 ) 0xff );

316 
ulCom·»M©ch
 >>= 8;

317 
ucHighBy‹
 = ( 
ušt8_t
 ) ( 
ulCom·»M©ch
 & ( 
ušt32_t
 ) 0xff );

318 
OCR1AH
 = 
ucHighBy‹
;

319 
OCR1AL
 = 
ucLowBy‹
;

322 
ucLowBy‹
 = 
pÜtCLEAR_COUNTER_ON_MATCH
 | 
pÜtPRESCALE_64
;

323 
TCCR1B
 = 
ucLowBy‹
;

327 
TIMSK
 |ğ
pÜtCOMPARE_MATCH_A_INTERRUPT_ENABLE
;

328 
	}
}

331 #ià
cÚfigUSE_PREEMPTION
 == 1

338 
__sk
 
	$SIG_OUTPUT_COMPARE1A
( )

340 
	`vPÜtY›ldFromTick
();

341 
	`asm
( "reti" );

342 
	}
}

354 
__š‹¼u±
 
	$SIG_OUTPUT_COMPARE1A
( )

356 
	`xTaskInüem’tTick
();

357 
	}
}

361 
	$vPÜtEÁ”Cr™iÿl
( )

363 
	`pÜtDISABLE_INTERRUPTS
();

364 
uxCr™iÿlNe¡šg
++;

365 
	}
}

368 
	$vPÜtEx™Cr™iÿl
( )

370 
uxCr™iÿlNe¡šg
--;

371 ifĞ
uxCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

373 
	`pÜtENABLE_INTERRUPTS
();

375 
	}
}

	@portable/IAR/ATMega323/portmacro.h

73 #iâdeà
PORTMACRO_H


74 
	#PORTMACRO_H


	)

76 #ifdeà
__ılu¥lus


91 
	#pÜtCHAR
 

	)

92 
	#pÜtFLOAT
 

	)

93 
	#pÜtDOUBLE
 

	)

94 
	#pÜtLONG
 

	)

95 
	#pÜtSHORT
 

	)

96 
	#pÜtSTACK_TYPE
 
ušt8_t


	)

97 
	#pÜtBASE_TYPE
 

	)

98 
	#pÜtPOINTER_SIZE_TYPE
 
ušt16_t


	)

100 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

101 sigÃd 
	tBa£Ty³_t
;

102 
	tUBa£Ty³_t
;

104 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

105 
ušt16_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

108 
ušt32_t
 
	tTickTy³_t
;

109 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

115 
vPÜtEÁ”Cr™iÿl
( );

116 
vPÜtEx™Cr™iÿl
( );

117 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

118 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

120 
	#pÜtDISABLE_INTERRUPTS
(è
	`asm
Ğ"şi" )

	)

121 
	#pÜtENABLE_INTERRUPTS
(è
	`asm
Ğ"£i" )

	)

125 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

126 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

127 
	#pÜtBYTE_ALIGNMENT
 1

	)

128 
	#pÜtNOP
(è
	`asm
Ğ"nİ" )

	)

132 
vPÜtY›ld
( );

133 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

135 #ifdeà
IAR_MEGA_AVR


136 
	#outb
Ğ
PORT
, 
VALUE
 ) PORT = 
	)
VALUE

141 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

142 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

144 #ifdeà
__ılu¥lus


	@portable/IAR/AVR32_UC3/port.c

82 
	~"F»eRTOS.h
"

83 
	~"sk.h
"

86 
	~<avr32/io.h
>

87 
	~<šŒšsics.h
>

88 
	~"gpio.h
"

90 #ià
cÚfigDBG


91 
	~"u§¹.h
"

94 #ifĞ
cÚfigTICK_USE_TC
==1 )

95 
	~"tc.h
"

100 
	#pÜtINITIAL_SR
 ( ( 
SckTy³_t
 ) 0x00400000 )

	)

101 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 0 )

	)

104 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

105 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

107 #ifĞ
cÚfigTICK_USE_TC
==0 )

108 
´vScheduËNextTick
( );

110 
´vCË¬TcIÁ
( );

114 
´vS‘upTim”IÁ”ru±
( );

122 
	$__low_Ëv–_š™
()

124 #ià
cÚfigHEAP_INIT


125 #´agm¨
£gm’t
 = "HEAP"

126 
Ba£Ty³_t
 *
pxMem
;

130 
	`ENABLE_ALL_EXCEPTIONS
();

133 
	`INTC_š™_š‹¼u±s
();

135 #ià
cÚfigHEAP_INIT


138  
pxMem
 = 
	`__£gm’t_begš
Ğ"HEAP" );…xMem < ( 
Ba£Ty³_t
 * ) 
	`__£gm’t_’d
( "HEAP" ); )

140 *
pxMem
++ = 0xA5A5A5A5;

146 #ià
cÚfigDBG


148 cÚ¡ 
gpio_m­_t
 
DBG_USART_GPIO_MAP
 =

150 { 
cÚfigDBG_USART_RX_PIN
, 
cÚfigDBG_USART_RX_FUNCTION
 },

151 { 
cÚfigDBG_USART_TX_PIN
, 
cÚfigDBG_USART_TX_FUNCTION
 }

154 cÚ¡ 
u§¹_İtiÚs_t
 
DBG_USART_OPTIONS
 =

156 .
baud¿‹
 = 
cÚfigDBG_USART_BAUDRATE
,

157 .
ch¬Ëngth
 = 8,

158 .
·r™yty³
 = 
USART_NO_PARITY
,

159 .
¡İb™s
 = 
USART_1_STOPBIT
,

160 .
chªÃlmode
 = 
USART_NORMAL_CHMODE


164 vŞ©
avr32_u§¹_t
 *vŞ©
¡dio_u§¹_ba£
;

165 
¡dio_u§¹_ba£
 = 
cÚfigDBG_USART
;

166 
	`gpio_’abË_moduË
Ğ
DBG_USART_GPIO_MAP
,

167 Ğ
DBG_USART_GPIO_MAP
 ) / ( DBG_USART_GPIO_MAP[0] ) );

168 
	`u§¹_š™_rs232
(
cÚfigDBG_USART
, &
DBG_USART_OPTIONS
, 
cÚfigCPU_CLOCK_HZ
);

174 
	}
}

178 *
	$pvPÜtR—Îoc
Ğ*
pv
, 
size_t
 
xWª‹dSize
 )

180 *
pvR‘uº
;

182 
	`vTaskSu¥’dAÎ
();

184 
pvR‘uº
 = 
	`»®loc
Ğ
pv
, 
xWª‹dSize
 );

186 
	`xTaskResumeAÎ
();

188  
pvR‘uº
;

189 
	}
}

196 #´agm¨
shadow_»gi¡”s
 = 
fuÎ


197 
	$vTick
( )

200 
	`pÜtSAVE_CONTEXT_OS_INT
();

202 #ifĞ
cÚfigTICK_USE_TC
==1 )

204 
	`´vCË¬TcIÁ
();

208 
	`´vScheduËNextTick
();

213 
	`pÜtENTER_CRITICAL
();

214 
	`xTaskInüem’tTick
();

215 
	`pÜtEXIT_CRITICAL
();

218 
	`pÜtRESTORE_CONTEXT_OS_INT
();

219 
	}
}

222 #´agm¨
shadow_»gi¡”s
 = 
fuÎ


223 
	$SCALLY›ld
( )

226 
	`pÜtSAVE_CONTEXT_SCALL
();

227 
	`vTaskSw™chCÚ‹xt
();

228 
	`pÜtRESTORE_CONTEXT_SCALL
();

229 
	}
}

236 #´agm¨
İtimize
 = 
no_šlše


237 
	$vPÜtEÁ”Cr™iÿl
( )

240 
	`pÜtDISABLE_INTERRUPTS
();

245 
ulCr™iÿlNe¡šg
++;

246 
	}
}

249 #´agm¨
İtimize
 = 
no_šlše


250 
	$vPÜtEx™Cr™iÿl
( )

252 if(
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
)

254 
ulCr™iÿlNe¡šg
--;

255 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

258 
	`pÜtENABLE_INTERRUPTS
();

261 
	}
}

270 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

276 
pxTİOfSck
--;

277 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x08080808;

278 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x09090909;

279 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x0A0A0A0A;

280 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x0B0B0B0B;

281 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

282 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xDEADBEEF;

283 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

284 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 
pÜtINITIAL_SR
;

285 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xFF0000FF;

286 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x01010101;

287 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x02020202;

288 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x03030303;

289 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x04040404;

290 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x05050505;

291 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x06060606;

292 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x07070707;

293 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_NESTING
;

295  
pxTİOfSck
;

296 
	}
}

299 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

303 
	`´vS‘upTim”IÁ”ru±
();

306 
	`pÜtRESTORE_CONTEXT
();

310 
	}
}

313 
	$vPÜtEndScheduËr
( )

317 
	}
}

322 #ifĞ
cÚfigTICK_USE_TC
==0 )

323 
	$´vScheduËFœ¡Tick
()

325 
ušt32_t
 
lCyşes
;

327 
lCyşes
 = 
	`G‘_sy¡em_»gi¡”
(
AVR32_COUNT
);

328 
lCyşes
 +ğ(
cÚfigCPU_CLOCK_HZ
/
cÚfigTICK_RATE_HZ
);

331 if(0 =ğ
lCyşes
)

333 
lCyşes
++;

335 
	`S‘_sy¡em_»gi¡”
(
AVR32_COMPARE
, 
lCyşes
);

336 
	}
}

338 #´agm¨
İtimize
 = 
no_šlše


339 
	$´vScheduËNextTick
()

341 
ušt32_t
 
lCyşes
, 
lCouÁ
;

343 
lCyşes
 = 
	`G‘_sy¡em_»gi¡”
(
AVR32_COMPARE
);

344 
lCyşes
 +ğ(
cÚfigCPU_CLOCK_HZ
/
cÚfigTICK_RATE_HZ
);

347 if(0 =ğ
lCyşes
)

349 
lCyşes
++;

351 
lCouÁ
 = 
	`G‘_sy¡em_»gi¡”
(
AVR32_COUNT
);

352 ifĞ
lCyşes
 < 
lCouÁ
 )

354 
lCyşes
 +ğ(
cÚfigCPU_CLOCK_HZ
/
cÚfigTICK_RATE_HZ
);

356 
	`S‘_sy¡em_»gi¡”
(
AVR32_COMPARE
, 
lCyşes
);

357 
	}
}

359 #´agm¨
İtimize
 = 
no_šlše


360 
	$´vCË¬TcIÁ
()

362 
AVR32_TC
.
chªÃl
[
cÚfigTICK_TC_CHANNEL
].
¤
;

363 
	}
}

368 
	$´vS‘upTim”IÁ”ru±
()

370 #ifĞ
cÚfigTICK_USE_TC
==1 )

372 vŞ©
avr32_tc_t
 *
tc
 = &
AVR32_TC
;

375 
tc_wavefÜm_İt_t
 
wavefÜm_İt
 =

377 .
chªÃl
 = 
cÚfigTICK_TC_CHANNEL
,

379 .
bswŒg
 = 
TC_EVT_EFFECT_NOOP
,

380 .
b“vt
 = 
TC_EVT_EFFECT_NOOP
,

381 .
bıc
 = 
TC_EVT_EFFECT_NOOP
,

382 .
bıb
 = 
TC_EVT_EFFECT_NOOP
,

384 .
aswŒg
 = 
TC_EVT_EFFECT_NOOP
,

385 .
«evt
 = 
TC_EVT_EFFECT_NOOP
,

386 .
aıc
 = 
TC_EVT_EFFECT_NOOP
,

387 .
aıa
 = 
TC_EVT_EFFECT_NOOP
,

389 .
wav£l
 = 
TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER
,

390 .
’‘rg
 = 
FALSE
,

391 .
“vt
 = 0,

392 .
“v‹dg
 = 
TC_SEL_NO_EDGE
,

393 .
ıcdis
 = 
FALSE
,

394 .
ıc¡İ
 = 
FALSE
,

396 .
bur¡
 = 
FALSE
,

397 .
şki
 = 
FALSE
,

398 .
tcşks
 = 
TC_CLOCK_SOURCE_TC2


401 
tc_š‹¼u±_t
 
tc_š‹¼u±
 =

403 .
‘rgs
=0,

404 .
ldrbs
=0,

405 .
ld¿s
=0,

406 .
ıcs
 =1,

407 .
ıbs
 =0,

408 .
ıas
 =0,

409 .
lovrs
=0,

410 .
covfs
=0,

416 
	`pÜtDISABLE_INTERRUPTS
();

421 #ifĞ
cÚfigTICK_USE_TC
==1 )

423 
	`INTC_»gi¡”_š‹¼u±
((
__št_hªdËr
)&
vTick
, 
cÚfigTICK_TC_IRQ
, 
INT0
);

426 
	`tc_š™_wavefÜm
(
tc
, &
wavefÜm_İt
);

431 
	`tc_wr™e_rc
Ğ
tc
, 
cÚfigTICK_TC_CHANNEL
, ( 
cÚfigPBA_CLOCK_HZ
 / 4è/ 
cÚfigTICK_RATE_HZ
 );

433 
	`tc_cÚfigu»_š‹¼u±s
Ğ
tc
, 
cÚfigTICK_TC_CHANNEL
, &
tc_š‹¼u±
 );

436 
	`tc_¡¬t
(
tc
, 
cÚfigTICK_TC_CHANNEL
);

440 
	`INTC_»gi¡”_š‹¼u±
((
__št_hªdËr
)&
vTick
, 
AVR32_CORE_COMPARE_IRQ
, 
INT0
);

441 
	`´vScheduËFœ¡Tick
();

444 
	}
}

	@portable/IAR/AVR32_UC3/portmacro.h

82 #iâdeà
PORTMACRO_H


83 
	#PORTMACRO_H


	)

94 
	~<avr32/io.h
>

95 
	~"štc.h
"

96 
	~"comp”.h
"

98 #ifdeà
__ılu¥lus


104 
	#pÜtCHAR
 

	)

105 
	#pÜtFLOAT
 

	)

106 
	#pÜtDOUBLE
 

	)

107 
	#pÜtLONG
 

	)

108 
	#pÜtSHORT
 

	)

109 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

110 
	#pÜtBASE_TYPE
 

	)

112 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

113 
	tBa£Ty³_t
;

114 
	tUBa£Ty³_t
;

117 
	#TASK_DELAY_MS
(
x
èĞ(xè/
pÜtTICK_PERIOD_MS
 )

	)

118 
	#TASK_DELAY_S
(
x
èĞ(x)*1000 /
pÜtTICK_PERIOD_MS
 )

	)

119 
	#TASK_DELAY_MIN
(
x
èĞ(x)*60*1000/
pÜtTICK_PERIOD_MS
 )

	)

121 
	#cÚfigTICK_TC_IRQ
 
	`ATPASTE2
(
AVR32_TC_IRQ
, 
cÚfigTICK_TC_CHANNEL
)

	)

123 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

124 
ušt16_t
 
	tTickTy³_t
;

125 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

127 
ušt32_t
 
	tTickTy³_t
;

128 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

133 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

134 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

135 
	#pÜtBYTE_ALIGNMENT
 4

	)

136 
	#pÜtNOP
(è{
__asm__
 
	`__vŞ©e__
 ("nİ");}

	)

143 
	#DISABLE_ALL_EXCEPTIONS
(è
	`Di§bË_glob®_exû±iÚ
()

	)

144 
	#ENABLE_ALL_EXCEPTIONS
(è
	`EÇbË_glob®_exû±iÚ
()

	)

146 
	#DISABLE_ALL_INTERRUPTS
(è
	`Di§bË_glob®_š‹¼u±
()

	)

147 
	#ENABLE_ALL_INTERRUPTS
(è
	`EÇbË_glob®_š‹¼u±
()

	)

149 
	#DISABLE_INT_LEVEL
(
št_Ëv
è
	`Di§bË_š‹¼u±_Ëv–
(št_Ëv)

	)

150 
	#ENABLE_INT_LEVEL
(
št_Ëv
è
	`EÇbË_š‹¼u±_Ëv–
(št_Ëv)

	)

166 #ià
cÚfigDBG


167 
	#pÜtDBG_TRACE
(...è\

	)

169 
åuts
(
__FILE__
 ":" 
ASTRINGZ
(
__LINE__
è": ", 
¡dout
); \

170 
´štf
(
__VA_ARGS__
); \

171 
åuts
("\r\n", 
¡dout
); \

174 
	#pÜtDBG_TRACE
(...)

	)

179 
	#pÜtDISABLE_INTERRUPTS
(è
	`DISABLE_ALL_INTERRUPTS
()

	)

180 
	#pÜtENABLE_INTERRUPTS
(è
	`ENABLE_ALL_INTERRUPTS
()

	)

183 
vPÜtEÁ”Cr™iÿl
( );

184 
vPÜtEx™Cr™iÿl
( );

186 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

187 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

191 *
pvPÜtR—Îoc
Ğ*
pv
, 
size_t
 
xSize
 );

200 
	#pÜtRESTORE_CONTEXT
(è\

	)

202 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

203 vŞ©*vŞ©
pxCu¼’tTCB
; \

205 
__asm__
 
__vŞ©e__
 ( \

207 "mov„8, LWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

208 "Üh„8, HWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

214 "mov„8, LWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

215 "Üh„8, HWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

227 "mt¤ "
ASTRINGZ
(
AVR32_SR
)",„0 \n\t"\

235 
	gulCr™iÿlNe¡šg
; \

236 
	gpxCu¼’tTCB
; \

272 #ià
cÚfigUSE_PREEMPTION
 == 0

277 
	#pÜtSAVE_CONTEXT_OS_INT
(è\

	)

280 
__asm__
 
__vŞ©e__
 ("stm --sp,„0-r7"); \

289 
	#pÜtRESTORE_CONTEXT_OS_INT
(è\

	)

291 
__asm__
 
__vŞ©e__
 ( \

306 
	#pÜtSAVE_CONTEXT_OS_INT
(è\

	)

308 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

309 vŞ©*vŞ©
pxCu¼’tTCB
; \

314 
__asm__
 
__vŞ©e__
 ( \

319 "mov„8, LWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

320 "Üh„8, HWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

335 "brh˜ LABEL_INT_SKIP_SAVE_CONTEXT_"
ASTRINGZ
(
__LINE__
)" \n\t"\

342 "mov„8, LWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

343 "Üh„8, HWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

347 "LABEL_INT_SKIP_SAVE_CONTEXT_"
ASTRINGZ
(
__LINE__
)":" \

354 
	#pÜtRESTORE_CONTEXT_OS_INT
(è\

	)

356 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

357 vŞ©*vŞ©
pxCu¼’tTCB
; \

366 
__asm__
 
__vŞ©e__
 ( \

370 "brh˜ LABEL_INT_SKIP_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
) \

376 
pÜtENTER_CRITICAL
(); \

377 
vTaskSw™chCÚ‹xt
(); \

378 
pÜtEXIT_CRITICAL
(); \

382 
__asm__
 
__vŞ©e__
 ( \

384 "mov„8, LWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

385 "Üh„8, HWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

389 "LABEL_INT_SKIP_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)": \n\t"\

393 "mov„8, LWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

394 "Üh„8, HWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

405 
	gulCr™iÿlNe¡šg
; \

406 
	gpxCu¼’tTCB
; \

418 
	#pÜtSAVE_CONTEXT_SCALL
(è\

	)

420 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

421 vŞ©*vŞ©
pxCu¼’tTCB
; \

433 
__asm__
 
__vŞ©e__
 ( \

457 "mov„8, LWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

458 "Üh„8, HWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

467 
pÜtENTER_CRITICAL
(); \

470 
__asm__
 
__vŞ©e__
 ( \

471 "mov„8, LWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

472 "Üh„8, HWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

481 
	#pÜtRESTORE_CONTEXT_SCALL
(è\

	)

483 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

484 vŞ©*vŞ©
pxCu¼’tTCB
; \

489 
__asm__
 
__vŞ©e__
 ( \

490 "mov„8, LWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

491 "Üh„8, HWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

497 
pÜtEXIT_CRITICAL
(); \

499 
__asm__
 
__vŞ©e__
 ( \

502 "mov„8, LWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

503 "Üh„8, HWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

528 
	gulCr™iÿlNe¡šg
; \

529 
	gpxCu¼’tTCB
; \

537 #ià
cÚfigUSE_PREEMPTION
 == 0

543 
	#pÜtENTER_SWITCHING_ISR
(è\

	)

546 
__asm__
 
__vŞ©e__
 ("stm --sp,„0-r7"); \

555 
	#pÜtEXIT_SWITCHING_ISR
(è\

	)

557 
__asm__
 
__vŞ©e__
 ( \

573 
	#pÜtENTER_SWITCHING_ISR
(è\

	)

575 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

576 vŞ©*vŞ©
pxCu¼’tTCB
; \

581 
__asm__
 
__vŞ©e__
 ( \

586 "mov„8, LWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

587 "Üh„8, HWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

602 "brh˜ LABEL_ISR_SKIP_SAVE_CONTEXT_"
ASTRINGZ
(
__LINE__
)" \n\t"\

605 "mov„8, LWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

606 "Üh„8, HWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

610 "LABEL_ISR_SKIP_SAVE_CONTEXT_"
ASTRINGZ
(
__LINE__
)":" \

618 
	#pÜtEXIT_SWITCHING_ISR
(è\

	)

620 vŞ©
ušt32_t
 
ulCr™iÿlNe¡šg
; \

621 vŞ©*vŞ©
pxCu¼’tTCB
; \

623 
__asm__
 
__vŞ©e__
 ( \

632 "brh˜ LABEL_ISR_SKIP_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)" \n\t"\

638 "bº LABEL_ISR_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)":C" \

642 
pÜtENTER_CRITICAL
(); \

643 
vTaskSw™chCÚ‹xt
(); \

644 
pÜtEXIT_CRITICAL
(); \

646 
__asm__
 
__vŞ©e__
 ( \

647 "LABEL_ISR_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)": \n\t"\

654 "mov„8, LWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

655 "Üh„8, HWRD("
ASTRINGZ
(
pxCu¼’tTCB
)") \n\t"\

659 "LABEL_ISR_SKIP_RESTORE_CONTEXT_"
ASTRINGZ
(
__LINE__
)": \n\t"\

663 "mov„8, LWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

664 "Üh„8, HWRD("
ASTRINGZ
(
ulCr™iÿlNe¡šg
)") \n\t"\

675 
	gulCr™iÿlNe¡šg
; \

676 
	gpxCu¼’tTCB
; \

682 
	#pÜtYIELD
(è{
__asm__
 
	`__vŞ©e__
 ("sÿÎ");}

	)

685 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

686 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

688 #ifdeà
__ılu¥lus


	@portable/IAR/AVR32_UC3/read.c

44 
	~<yfuns.h
>

45 
	~<avr32/io.h
>

46 
	~"u§¹.h
"

49 
	g_STD_BEGIN


52 #´agm¨
moduË_Çme
 = "?__read"

55 vŞ©
avr32_u§¹_t
 *vŞ©
¡dio_u§¹_ba£
;

68 
size_t
 
	$__»ad
(
hªdË
, 
ušt8_t
 *
bufãr
, 
size_t
 
size
)

70 
nCh¬s
 = 0;

74 ià(
hªdË
 !ğ
_LLIO_STDIN
)

76  
_LLIO_ERROR
;

79 ; 
size
 > 0; --size)

81 
c
 = 
	`u§¹_g‘ch¬
(
¡dio_u§¹_ba£
);

82 ià(
c
 < 0)

85 *
bufãr
++ = 
c
;

86 ++
nCh¬s
;

89  
nCh¬s
;

90 
	}
}

93 
	g_STD_END


	@portable/IAR/AVR32_UC3/write.c

44 
	~<yfuns.h
>

45 
	~<avr32/io.h
>

46 
	~"u§¹.h
"

49 
	g_STD_BEGIN


52 #´agm¨
moduË_Çme
 = "?__write"

56 
__no_š™
 vŞ©
avr32_u§¹_t
 *vŞ©
	g¡dio_u§¹_ba£
;

72 
size_t
 
	$__wr™e
(
hªdË
, cÚ¡ 
ušt8_t
 *
bufãr
, 
size_t
 
size
)

74 
size_t
 
nCh¬s
 = 0;

76 ià(
bufãr
 == 0)

84 ià(
hªdË
 !ğ
_LLIO_STDOUT
 && hªdË !ğ
_LLIO_STDERR
)

86  
_LLIO_ERROR
;

89 ; 
size
 != 0; --size)

91 ià(
	`u§¹_putch¬
(
¡dio_u§¹_ba£
, *
bufãr
++) < 0)

93  
_LLIO_ERROR
;

96 ++
nCh¬s
;

99  
nCh¬s
;

100 
	}
}

103 
	g_STD_END


	@portable/IAR/AtmelSAM7S64/AT91SAM7S64.h

32 #iâdeà
AT91SAM7S64_H


33 
	#AT91SAM7S64_H


	)

35 vŞ©
	tAT91_REG
;

40 
	s_AT91S_SYSC
 {

41 
AT91_REG
 
	mSYSC_AIC_SMR
[32];

42 
AT91_REG
 
	mSYSC_AIC_SVR
[32];

43 
AT91_REG
 
	mSYSC_AIC_IVR
;

44 
AT91_REG
 
	mSYSC_AIC_FVR
;

45 
AT91_REG
 
	mSYSC_AIC_ISR
;

46 
AT91_REG
 
	mSYSC_AIC_IPR
;

47 
AT91_REG
 
	mSYSC_AIC_IMR
;

48 
AT91_REG
 
	mSYSC_AIC_CISR
;

49 
AT91_REG
 
	mRe£rved0
[2];

50 
AT91_REG
 
	mSYSC_AIC_IECR
;

51 
AT91_REG
 
	mSYSC_AIC_IDCR
;

52 
AT91_REG
 
	mSYSC_AIC_ICCR
;

53 
AT91_REG
 
	mSYSC_AIC_ISCR
;

54 
AT91_REG
 
	mSYSC_AIC_EOICR
;

55 
AT91_REG
 
	mSYSC_AIC_SPU
;

56 
AT91_REG
 
	mSYSC_AIC_DCR
;

57 
AT91_REG
 
	mRe£rved1
[1];

58 
AT91_REG
 
	mSYSC_AIC_FFER
;

59 
AT91_REG
 
	mSYSC_AIC_FFDR
;

60 
AT91_REG
 
	mSYSC_AIC_FFSR
;

61 
AT91_REG
 
	mRe£rved2
[45];

62 
AT91_REG
 
	mSYSC_DBGU_CR
;

63 
AT91_REG
 
	mSYSC_DBGU_MR
;

64 
AT91_REG
 
	mSYSC_DBGU_IER
;

65 
AT91_REG
 
	mSYSC_DBGU_IDR
;

66 
AT91_REG
 
	mSYSC_DBGU_IMR
;

67 
AT91_REG
 
	mSYSC_DBGU_CSR
;

68 
AT91_REG
 
	mSYSC_DBGU_RHR
;

69 
AT91_REG
 
	mSYSC_DBGU_THR
;

70 
AT91_REG
 
	mSYSC_DBGU_BRGR
;

71 
AT91_REG
 
	mRe£rved3
[7];

72 
AT91_REG
 
	mSYSC_DBGU_C1R
;

73 
AT91_REG
 
	mSYSC_DBGU_C2R
;

74 
AT91_REG
 
	mSYSC_DBGU_FNTR
;

75 
AT91_REG
 
	mRe£rved4
[45];

76 
AT91_REG
 
	mSYSC_DBGU_RPR
;

77 
AT91_REG
 
	mSYSC_DBGU_RCR
;

78 
AT91_REG
 
	mSYSC_DBGU_TPR
;

79 
AT91_REG
 
	mSYSC_DBGU_TCR
;

80 
AT91_REG
 
	mSYSC_DBGU_RNPR
;

81 
AT91_REG
 
	mSYSC_DBGU_RNCR
;

82 
AT91_REG
 
	mSYSC_DBGU_TNPR
;

83 
AT91_REG
 
	mSYSC_DBGU_TNCR
;

84 
AT91_REG
 
	mSYSC_DBGU_PTCR
;

85 
AT91_REG
 
	mSYSC_DBGU_PTSR
;

86 
AT91_REG
 
	mRe£rved5
[54];

87 
AT91_REG
 
	mSYSC_PIOA_PER
;

88 
AT91_REG
 
	mSYSC_PIOA_PDR
;

89 
AT91_REG
 
	mSYSC_PIOA_PSR
;

90 
AT91_REG
 
	mRe£rved6
[1];

91 
AT91_REG
 
	mSYSC_PIOA_OER
;

92 
AT91_REG
 
	mSYSC_PIOA_ODR
;

93 
AT91_REG
 
	mSYSC_PIOA_OSR
;

94 
AT91_REG
 
	mRe£rved7
[1];

95 
AT91_REG
 
	mSYSC_PIOA_IFER
;

96 
AT91_REG
 
	mSYSC_PIOA_IFDR
;

97 
AT91_REG
 
	mSYSC_PIOA_IFSR
;

98 
AT91_REG
 
	mRe£rved8
[1];

99 
AT91_REG
 
	mSYSC_PIOA_SODR
;

100 
AT91_REG
 
	mSYSC_PIOA_CODR
;

101 
AT91_REG
 
	mSYSC_PIOA_ODSR
;

102 
AT91_REG
 
	mSYSC_PIOA_PDSR
;

103 
AT91_REG
 
	mSYSC_PIOA_IER
;

104 
AT91_REG
 
	mSYSC_PIOA_IDR
;

105 
AT91_REG
 
	mSYSC_PIOA_IMR
;

106 
AT91_REG
 
	mSYSC_PIOA_ISR
;

107 
AT91_REG
 
	mSYSC_PIOA_MDER
;

108 
AT91_REG
 
	mSYSC_PIOA_MDDR
;

109 
AT91_REG
 
	mSYSC_PIOA_MDSR
;

110 
AT91_REG
 
	mRe£rved9
[1];

111 
AT91_REG
 
	mSYSC_PIOA_PPUDR
;

112 
AT91_REG
 
	mSYSC_PIOA_PPUER
;

113 
AT91_REG
 
	mSYSC_PIOA_PPUSR
;

114 
AT91_REG
 
	mRe£rved10
[1];

115 
AT91_REG
 
	mSYSC_PIOA_ASR
;

116 
AT91_REG
 
	mSYSC_PIOA_BSR
;

117 
AT91_REG
 
	mSYSC_PIOA_ABSR
;

118 
AT91_REG
 
	mRe£rved11
[9];

119 
AT91_REG
 
	mSYSC_PIOA_OWER
;

120 
AT91_REG
 
	mSYSC_PIOA_OWDR
;

121 
AT91_REG
 
	mSYSC_PIOA_OWSR
;

122 
AT91_REG
 
	mRe£rved12
[469];

123 
AT91_REG
 
	mSYSC_PMC_SCER
;

124 
AT91_REG
 
	mSYSC_PMC_SCDR
;

125 
AT91_REG
 
	mSYSC_PMC_SCSR
;

126 
AT91_REG
 
	mRe£rved13
[1];

127 
AT91_REG
 
	mSYSC_PMC_PCER
;

128 
AT91_REG
 
	mSYSC_PMC_PCDR
;

129 
AT91_REG
 
	mSYSC_PMC_PCSR
;

130 
AT91_REG
 
	mRe£rved14
[1];

131 
AT91_REG
 
	mSYSC_PMC_MOR
;

132 
AT91_REG
 
	mSYSC_PMC_MCFR
;

133 
AT91_REG
 
	mRe£rved15
[1];

134 
AT91_REG
 
	mSYSC_PMC_PLLR
;

135 
AT91_REG
 
	mSYSC_PMC_MCKR
;

136 
AT91_REG
 
	mRe£rved16
[3];

137 
AT91_REG
 
	mSYSC_PMC_PCKR
[8];

138 
AT91_REG
 
	mSYSC_PMC_IER
;

139 
AT91_REG
 
	mSYSC_PMC_IDR
;

140 
AT91_REG
 
	mSYSC_PMC_SR
;

141 
AT91_REG
 
	mSYSC_PMC_IMR
;

142 
AT91_REG
 
	mRe£rved17
[36];

143 
AT91_REG
 
	mSYSC_RSTC_RCR
;

144 
AT91_REG
 
	mSYSC_RSTC_RSR
;

145 
AT91_REG
 
	mSYSC_RSTC_RMR
;

146 
AT91_REG
 
	mRe£rved18
[5];

147 
AT91_REG
 
	mSYSC_RTTC_RTMR
;

148 
AT91_REG
 
	mSYSC_RTTC_RTAR
;

149 
AT91_REG
 
	mSYSC_RTTC_RTVR
;

150 
AT91_REG
 
	mSYSC_RTTC_RTSR
;

151 
AT91_REG
 
	mSYSC_PITC_PIMR
;

152 
AT91_REG
 
	mSYSC_PITC_PISR
;

153 
AT91_REG
 
	mSYSC_PITC_PIVR
;

154 
AT91_REG
 
	mSYSC_PITC_PIIR
;

155 
AT91_REG
 
	mSYSC_WDTC_WDCR
;

156 
AT91_REG
 
	mSYSC_WDTC_WDMR
;

157 
AT91_REG
 
	mSYSC_WDTC_WDSR
;

158 
AT91_REG
 
	mRe£rved19
[5];

159 
AT91_REG
 
	mSYSC_SYSC_VRPM
;

160 } 
	tAT91S_SYSC
, *
	tAT91PS_SYSC
;

163 
	#AT91C_SYSC_PSTDBY
 (() 0x1 << 0)

164 

	)

168 
	s_AT91S_AIC
 {

169 
AT91_REG
 
	mAIC_SMR
[32];

170 
AT91_REG
 
	mAIC_SVR
[32];

171 
AT91_REG
 
	mAIC_IVR
;

172 
AT91_REG
 
	mAIC_FVR
;

173 
AT91_REG
 
	mAIC_ISR
;

174 
AT91_REG
 
	mAIC_IPR
;

175 
AT91_REG
 
	mAIC_IMR
;

176 
AT91_REG
 
	mAIC_CISR
;

177 
AT91_REG
 
	mRe£rved0
[2];

178 
AT91_REG
 
	mAIC_IECR
;

179 
AT91_REG
 
	mAIC_IDCR
;

180 
AT91_REG
 
	mAIC_ICCR
;

181 
AT91_REG
 
	mAIC_ISCR
;

182 
AT91_REG
 
	mAIC_EOICR
;

183 
AT91_REG
 
	mAIC_SPU
;

184 
AT91_REG
 
	mAIC_DCR
;

185 
AT91_REG
 
	mRe£rved1
[1];

186 
AT91_REG
 
	mAIC_FFER
;

187 
AT91_REG
 
	mAIC_FFDR
;

188 
AT91_REG
 
	mAIC_FFSR
;

189 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

192 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

193 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

194 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

195 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

196 
	#AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 (() 0x0 << 5)

197 
	#AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED
 (() 0x1 << 5)

198 
	#AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL
 (() 0x2 << 5)

199 
	#AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE
 (() 0x3 << 5)

201 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

202 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

204 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

205 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

206 

	)

210 
	s_AT91S_DBGU
 {

211 
AT91_REG
 
	mDBGU_CR
;

212 
AT91_REG
 
	mDBGU_MR
;

213 
AT91_REG
 
	mDBGU_IER
;

214 
AT91_REG
 
	mDBGU_IDR
;

215 
AT91_REG
 
	mDBGU_IMR
;

216 
AT91_REG
 
	mDBGU_CSR
;

217 
AT91_REG
 
	mDBGU_RHR
;

218 
AT91_REG
 
	mDBGU_THR
;

219 
AT91_REG
 
	mDBGU_BRGR
;

220 
AT91_REG
 
	mRe£rved0
[7];

221 
AT91_REG
 
	mDBGU_C1R
;

222 
AT91_REG
 
	mDBGU_C2R
;

223 
AT91_REG
 
	mDBGU_FNTR
;

224 
AT91_REG
 
	mRe£rved1
[45];

225 
AT91_REG
 
	mDBGU_RPR
;

226 
AT91_REG
 
	mDBGU_RCR
;

227 
AT91_REG
 
	mDBGU_TPR
;

228 
AT91_REG
 
	mDBGU_TCR
;

229 
AT91_REG
 
	mDBGU_RNPR
;

230 
AT91_REG
 
	mDBGU_RNCR
;

231 
AT91_REG
 
	mDBGU_TNPR
;

232 
AT91_REG
 
	mDBGU_TNCR
;

233 
AT91_REG
 
	mDBGU_PTCR
;

234 
AT91_REG
 
	mDBGU_PTSR
;

235 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

238 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

239 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

240 
	#AT91C_US_RXEN
 (() 0x1 << 4)

241 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

242 
	#AT91C_US_TXEN
 (() 0x1 << 6)

243 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

245 
	#AT91C_US_PAR
 (() 0x7 << 9)

246 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

247 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

248 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

249 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

250 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

251 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

252 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

253 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

254 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

255 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

256 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

258 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

259 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

260 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

261 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

262 
	#AT91C_US_OVRE
 (() 0x1 << 5)

263 
	#AT91C_US_FRAME
 (() 0x1 << 6)

264 
	#AT91C_US_PARE
 (() 0x1 << 7)

265 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

266 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

267 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

268 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

269 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

274 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

275 

	)

279 
	s_AT91S_PDC
 {

280 
AT91_REG
 
	mPDC_RPR
;

281 
AT91_REG
 
	mPDC_RCR
;

282 
AT91_REG
 
	mPDC_TPR
;

283 
AT91_REG
 
	mPDC_TCR
;

284 
AT91_REG
 
	mPDC_RNPR
;

285 
AT91_REG
 
	mPDC_RNCR
;

286 
AT91_REG
 
	mPDC_TNPR
;

287 
AT91_REG
 
	mPDC_TNCR
;

288 
AT91_REG
 
	mPDC_PTCR
;

289 
AT91_REG
 
	mPDC_PTSR
;

290 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

293 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

294 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

295 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

296 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

298 

	)

302 
	s_AT91S_PIO
 {

303 
AT91_REG
 
	mPIO_PER
;

304 
AT91_REG
 
	mPIO_PDR
;

305 
AT91_REG
 
	mPIO_PSR
;

306 
AT91_REG
 
	mRe£rved0
[1];

307 
AT91_REG
 
	mPIO_OER
;

308 
AT91_REG
 
	mPIO_ODR
;

309 
AT91_REG
 
	mPIO_OSR
;

310 
AT91_REG
 
	mRe£rved1
[1];

311 
AT91_REG
 
	mPIO_IFER
;

312 
AT91_REG
 
	mPIO_IFDR
;

313 
AT91_REG
 
	mPIO_IFSR
;

314 
AT91_REG
 
	mRe£rved2
[1];

315 
AT91_REG
 
	mPIO_SODR
;

316 
AT91_REG
 
	mPIO_CODR
;

317 
AT91_REG
 
	mPIO_ODSR
;

318 
AT91_REG
 
	mPIO_PDSR
;

319 
AT91_REG
 
	mPIO_IER
;

320 
AT91_REG
 
	mPIO_IDR
;

321 
AT91_REG
 
	mPIO_IMR
;

322 
AT91_REG
 
	mPIO_ISR
;

323 
AT91_REG
 
	mPIO_MDER
;

324 
AT91_REG
 
	mPIO_MDDR
;

325 
AT91_REG
 
	mPIO_MDSR
;

326 
AT91_REG
 
	mRe£rved3
[1];

327 
AT91_REG
 
	mPIO_PPUDR
;

328 
AT91_REG
 
	mPIO_PPUER
;

329 
AT91_REG
 
	mPIO_PPUSR
;

330 
AT91_REG
 
	mRe£rved4
[1];

331 
AT91_REG
 
	mPIO_ASR
;

332 
AT91_REG
 
	mPIO_BSR
;

333 
AT91_REG
 
	mPIO_ABSR
;

334 
AT91_REG
 
	mRe£rved5
[9];

335 
AT91_REG
 
	mPIO_OWER
;

336 
AT91_REG
 
	mPIO_OWDR
;

337 
AT91_REG
 
	mPIO_OWSR
;

338 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

344 
	s_AT91S_CKGR
 {

345 
AT91_REG
 
	mCKGR_MOR
;

346 
AT91_REG
 
	mCKGR_MCFR
;

347 
AT91_REG
 
	mRe£rved0
[1];

348 
AT91_REG
 
	mCKGR_PLLR
;

349 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

352 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

353 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

354 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

356 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

357 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

359 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

360 
	#AT91C_CKGR_DIV_0
 (() 0x0)

361 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

362 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

363 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

364 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

365 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

366 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

367 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

368 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

369 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

370 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

371 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

372 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

373 

	)

377 
	s_AT91S_PMC
 {

378 
AT91_REG
 
	mPMC_SCER
;

379 
AT91_REG
 
	mPMC_SCDR
;

380 
AT91_REG
 
	mPMC_SCSR
;

381 
AT91_REG
 
	mRe£rved0
[1];

382 
AT91_REG
 
	mPMC_PCER
;

383 
AT91_REG
 
	mPMC_PCDR
;

384 
AT91_REG
 
	mPMC_PCSR
;

385 
AT91_REG
 
	mRe£rved1
[1];

386 
AT91_REG
 
	mPMC_MOR
;

387 
AT91_REG
 
	mPMC_MCFR
;

388 
AT91_REG
 
	mRe£rved2
[1];

389 
AT91_REG
 
	mPMC_PLLR
;

390 
AT91_REG
 
	mPMC_MCKR
;

391 
AT91_REG
 
	mRe£rved3
[3];

392 
AT91_REG
 
	mPMC_PCKR
[8];

393 
AT91_REG
 
	mPMC_IER
;

394 
AT91_REG
 
	mPMC_IDR
;

395 
AT91_REG
 
	mPMC_SR
;

396 
AT91_REG
 
	mPMC_IMR
;

397 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

400 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

401 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

402 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

403 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

404 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

405 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

412 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

413 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

414 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

415 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

416 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

417 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

418 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

419 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

420 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

421 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

422 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

423 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

426 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

427 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

428 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

429 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

430 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

431 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

432 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

436 

	)

440 
	s_AT91S_RSTC
 {

441 
AT91_REG
 
	mRSTC_RCR
;

442 
AT91_REG
 
	mRSTC_RSR
;

443 
AT91_REG
 
	mRSTC_RMR
;

444 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

447 
	#AT91C_SYSC_PROCRST
 (() 0x1 << 0)

448 
	#AT91C_SYSC_ICERST
 (() 0x1 << 1)

449 
	#AT91C_SYSC_PERRST
 (() 0x1 << 2)

450 
	#AT91C_SYSC_EXTRST
 (() 0x1 << 3)

451 
	#AT91C_SYSC_KEY
 (() 0xFF << 24)

453 
	#AT91C_SYSC_URSTS
 (() 0x1 << 0)

454 
	#AT91C_SYSC_BODSTS
 (() 0x1 << 1)

455 
	#AT91C_SYSC_RSTTYP
 (() 0x7 << 8)

456 
	#AT91C_SYSC_RSTTYP_POWERUP
 (() 0x0 << 8)

457 
	#AT91C_SYSC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

458 
	#AT91C_SYSC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

459 
	#AT91C_SYSC_RSTTYP_USER
 (() 0x4 << 8)

460 
	#AT91C_SYSC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

461 
	#AT91C_SYSC_NRSTL
 (() 0x1 << 16)

462 
	#AT91C_SYSC_SRCMP
 (() 0x1 << 17)

464 
	#AT91C_SYSC_URSTEN
 (() 0x1 << 0)

465 
	#AT91C_SYSC_URSTIEN
 (() 0x1 << 4)

466 
	#AT91C_SYSC_ERSTL
 (() 0xF << 8)

467 
	#AT91C_SYSC_BODIEN
 (() 0x1 << 16)

468 

	)

472 
	s_AT91S_RTTC
 {

473 
AT91_REG
 
	mRTTC_RTMR
;

474 
AT91_REG
 
	mRTTC_RTAR
;

475 
AT91_REG
 
	mRTTC_RTVR
;

476 
AT91_REG
 
	mRTTC_RTSR
;

477 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

480 
	#AT91C_SYSC_RTPRES
 (() 0xFFFF << 0)

481 
	#AT91C_SYSC_ALMIEN
 (() 0x1 << 16)

482 
	#AT91C_SYSC_RTTINCIEN
 (() 0x1 << 17)

483 
	#AT91C_SYSC_RTTRST
 (() 0x1 << 18)

485 
	#AT91C_SYSC_ALMV
 (() 0x0 << 0)

487 
	#AT91C_SYSC_CRTV
 (() 0x0 << 0)

489 
	#AT91C_SYSC_ALMS
 (() 0x1 << 0)

490 
	#AT91C_SYSC_RTTINC
 (() 0x1 << 1)

491 

	)

495 
	s_AT91S_PITC
 {

496 
AT91_REG
 
	mPITC_PIMR
;

497 
AT91_REG
 
	mPITC_PISR
;

498 
AT91_REG
 
	mPITC_PIVR
;

499 
AT91_REG
 
	mPITC_PIIR
;

500 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

503 
	#AT91C_SYSC_PIV
 (() 0xFFFFF << 0)

504 
	#AT91C_SYSC_PITEN
 (() 0x1 << 24)

505 
	#AT91C_SYSC_PITIEN
 (() 0x1 << 25)

507 
	#AT91C_SYSC_PITS
 (() 0x1 << 0)

509 
	#AT91C_SYSC_CPIV
 (() 0xFFFFF << 0)

510 
	#AT91C_SYSC_PICNT
 (() 0xFFF << 20)

512 

	)

516 
	s_AT91S_WDTC
 {

517 
AT91_REG
 
	mWDTC_WDCR
;

518 
AT91_REG
 
	mWDTC_WDMR
;

519 
AT91_REG
 
	mWDTC_WDSR
;

520 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

523 
	#AT91C_SYSC_WDRSTT
 (() 0x1 << 0)

525 
	#AT91C_SYSC_WDV
 (() 0xFFF << 0)

526 
	#AT91C_SYSC_WDFIEN
 (() 0x1 << 12)

527 
	#AT91C_SYSC_WDRSTEN
 (() 0x1 << 13)

528 
	#AT91C_SYSC_WDRPROC
 (() 0x1 << 14)

529 
	#AT91C_SYSC_WDDIS
 (() 0x1 << 15)

530 
	#AT91C_SYSC_WDD
 (() 0xFFF << 16)

531 
	#AT91C_SYSC_WDDBGHLT
 (() 0x1 << 28)

532 
	#AT91C_SYSC_WDIDLEHLT
 (() 0x1 << 29)

534 
	#AT91C_SYSC_WDUNF
 (() 0x1 << 0)

535 
	#AT91C_SYSC_WDERR
 (() 0x1 << 1)

536 

	)

540 
	s_AT91S_MC
 {

541 
AT91_REG
 
	mMC_RCR
;

542 
AT91_REG
 
	mMC_ASR
;

543 
AT91_REG
 
	mMC_AASR
;

544 
AT91_REG
 
	mRe£rved0
[21];

545 
AT91_REG
 
	mMC_FMR
;

546 
AT91_REG
 
	mMC_FCR
;

547 
AT91_REG
 
	mMC_FSR
;

548 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

551 
	#AT91C_MC_RCB
 (() 0x1 << 0)

553 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

554 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

555 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

556 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

557 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

558 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

559 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

560 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

561 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

562 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

563 
	#AT91C_MC_MST0
 (() 0x1 << 16)

564 
	#AT91C_MC_MST1
 (() 0x1 << 17)

565 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

566 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

568 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

569 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

570 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

571 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

572 
	#AT91C_MC_FWS
 (() 0x3 << 8)

573 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

574 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

575 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

576 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

577 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

579 
	#AT91C_MC_FCMD
 (() 0xF << 0)

580 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

581 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

582 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

583 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

584 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

585 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

586 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

587 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

588 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

589 
	#AT91C_MC_KEY
 (() 0xFF << 24)

591 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

592 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

593 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

594 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

595 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

596 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

597 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

598 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

599 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

600 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

601 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

602 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

603 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

604 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

605 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

606 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

607 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

608 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

609 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

610 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

611 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

612 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

613 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

614 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

615 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

616 

	)

620 
	s_AT91S_SPI
 {

621 
AT91_REG
 
	mSPI_CR
;

622 
AT91_REG
 
	mSPI_MR
;

623 
AT91_REG
 
	mSPI_RDR
;

624 
AT91_REG
 
	mSPI_TDR
;

625 
AT91_REG
 
	mSPI_SR
;

626 
AT91_REG
 
	mSPI_IER
;

627 
AT91_REG
 
	mSPI_IDR
;

628 
AT91_REG
 
	mSPI_IMR
;

629 
AT91_REG
 
	mRe£rved0
[4];

630 
AT91_REG
 
	mSPI_CSR
[4];

631 
AT91_REG
 
	mRe£rved1
[48];

632 
AT91_REG
 
	mSPI_RPR
;

633 
AT91_REG
 
	mSPI_RCR
;

634 
AT91_REG
 
	mSPI_TPR
;

635 
AT91_REG
 
	mSPI_TCR
;

636 
AT91_REG
 
	mSPI_RNPR
;

637 
AT91_REG
 
	mSPI_RNCR
;

638 
AT91_REG
 
	mSPI_TNPR
;

639 
AT91_REG
 
	mSPI_TNCR
;

640 
AT91_REG
 
	mSPI_PTCR
;

641 
AT91_REG
 
	mSPI_PTSR
;

642 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

645 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

646 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

647 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

648 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

650 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

651 
	#AT91C_SPI_PS
 (() 0x1 << 1)

652 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

653 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

654 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

655 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

656 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

657 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

658 
	#AT91C_SPI_PCS
 (() 0xF << 16)

659 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

661 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

662 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

664 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

665 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

667 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

668 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

669 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

670 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

671 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

672 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

673 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

674 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

675 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

676 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

677 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

682 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

683 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

684 
	#AT91C_SPI_CSAAT
 (() 0x1 << 2)

685 
	#AT91C_SPI_BITS
 (() 0xF << 4)

686 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

687 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

688 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

689 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

690 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

691 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

692 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

693 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

694 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

695 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

696 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

697 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

698 

	)

702 
	s_AT91S_ADC
 {

703 
AT91_REG
 
	mADC_CR
;

704 
AT91_REG
 
	mADC_MR
;

705 
AT91_REG
 
	mRe£rved0
[2];

706 
AT91_REG
 
	mADC_CHER
;

707 
AT91_REG
 
	mADC_CHDR
;

708 
AT91_REG
 
	mADC_CHSR
;

709 
AT91_REG
 
	mADC_SR
;

710 
AT91_REG
 
	mADC_LCDR
;

711 
AT91_REG
 
	mADC_IER
;

712 
AT91_REG
 
	mADC_IDR
;

713 
AT91_REG
 
	mADC_IMR
;

714 
AT91_REG
 
	mADC_CDR0
;

715 
AT91_REG
 
	mADC_CDR1
;

716 
AT91_REG
 
	mADC_CDR2
;

717 
AT91_REG
 
	mADC_CDR3
;

718 
AT91_REG
 
	mADC_CDR4
;

719 
AT91_REG
 
	mADC_CDR5
;

720 
AT91_REG
 
	mADC_CDR6
;

721 
AT91_REG
 
	mADC_CDR7
;

722 
AT91_REG
 
	mRe£rved1
[44];

723 
AT91_REG
 
	mADC_RPR
;

724 
AT91_REG
 
	mADC_RCR
;

725 
AT91_REG
 
	mADC_TPR
;

726 
AT91_REG
 
	mADC_TCR
;

727 
AT91_REG
 
	mADC_RNPR
;

728 
AT91_REG
 
	mADC_RNCR
;

729 
AT91_REG
 
	mADC_TNPR
;

730 
AT91_REG
 
	mADC_TNCR
;

731 
AT91_REG
 
	mADC_PTCR
;

732 
AT91_REG
 
	mADC_PTSR
;

733 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

736 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

737 
	#AT91C_ADC_START
 (() 0x1 << 1)

739 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

740 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

741 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

742 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

743 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

744 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

745 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

746 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

747 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

748 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

749 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

750 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

751 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

752 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

753 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

754 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

755 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

756 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

757 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

758 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

760 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

761 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

762 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

763 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

764 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

765 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

766 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

767 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

771 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

772 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

773 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

774 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

775 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

776 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

777 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

778 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

779 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

780 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

781 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

782 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

783 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

784 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

785 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

786 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

787 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

788 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

789 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

790 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

792 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

797 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

805 

	)

809 
	s_AT91S_SSC
 {

810 
AT91_REG
 
	mSSC_CR
;

811 
AT91_REG
 
	mSSC_CMR
;

812 
AT91_REG
 
	mRe£rved0
[2];

813 
AT91_REG
 
	mSSC_RCMR
;

814 
AT91_REG
 
	mSSC_RFMR
;

815 
AT91_REG
 
	mSSC_TCMR
;

816 
AT91_REG
 
	mSSC_TFMR
;

817 
AT91_REG
 
	mSSC_RHR
;

818 
AT91_REG
 
	mSSC_THR
;

819 
AT91_REG
 
	mRe£rved1
[2];

820 
AT91_REG
 
	mSSC_RSHR
;

821 
AT91_REG
 
	mSSC_TSHR
;

822 
AT91_REG
 
	mSSC_RC0R
;

823 
AT91_REG
 
	mSSC_RC1R
;

824 
AT91_REG
 
	mSSC_SR
;

825 
AT91_REG
 
	mSSC_IER
;

826 
AT91_REG
 
	mSSC_IDR
;

827 
AT91_REG
 
	mSSC_IMR
;

828 
AT91_REG
 
	mRe£rved2
[44];

829 
AT91_REG
 
	mSSC_RPR
;

830 
AT91_REG
 
	mSSC_RCR
;

831 
AT91_REG
 
	mSSC_TPR
;

832 
AT91_REG
 
	mSSC_TCR
;

833 
AT91_REG
 
	mSSC_RNPR
;

834 
AT91_REG
 
	mSSC_RNCR
;

835 
AT91_REG
 
	mSSC_TNPR
;

836 
AT91_REG
 
	mSSC_TNCR
;

837 
AT91_REG
 
	mSSC_PTCR
;

838 
AT91_REG
 
	mSSC_PTSR
;

839 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

842 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

843 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

844 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

845 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

846 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

848 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

849 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

850 
	#AT91C_SSC_CKS_TK
 (() 0x1)

851 
	#AT91C_SSC_CKS_RK
 (() 0x2)

852 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

853 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

854 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

855 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

856 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

857 
	#AT91C_SSC_CKG
 (() 0x3 << 6)

858 
	#AT91C_SSC_CKG_NONE
 (() 0x0 << 6)

859 
	#AT91C_SSC_CKG_LOW
 (() 0x1 << 6)

860 
	#AT91C_SSC_CKG_HIGH
 (() 0x2 << 6)

861 
	#AT91C_SSC_START
 (() 0xF << 8)

862 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

863 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

864 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

865 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

866 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

867 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

868 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

869 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

870 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

871 
	#AT91C_SSC_STOP
 (() 0x1 << 12)

872 
	#AT91C_SSC_STTOUT
 (() 0x1 << 15)

873 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

874 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

876 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

877 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

878 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

879 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

880 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

881 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

882 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

883 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

884 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

885 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

886 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

887 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

888 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

891 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

892 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

894 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

895 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

896 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

897 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

898 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

899 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

900 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

901 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

902 
	#AT91C_SSC_CP0
 (() 0x1 << 8)

903 
	#AT91C_SSC_CP1
 (() 0x1 << 9)

904 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

905 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

906 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

907 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

911 

	)

915 
	s_AT91S_USART
 {

916 
AT91_REG
 
	mUS_CR
;

917 
AT91_REG
 
	mUS_MR
;

918 
AT91_REG
 
	mUS_IER
;

919 
AT91_REG
 
	mUS_IDR
;

920 
AT91_REG
 
	mUS_IMR
;

921 
AT91_REG
 
	mUS_CSR
;

922 
AT91_REG
 
	mUS_RHR
;

923 
AT91_REG
 
	mUS_THR
;

924 
AT91_REG
 
	mUS_BRGR
;

925 
AT91_REG
 
	mUS_RTOR
;

926 
AT91_REG
 
	mUS_TTGR
;

927 
AT91_REG
 
	mRe£rved0
[5];

928 
AT91_REG
 
	mUS_FIDI
;

929 
AT91_REG
 
	mUS_NER
;

930 
AT91_REG
 
	mUS_XXR
;

931 
AT91_REG
 
	mUS_IF
;

932 
AT91_REG
 
	mRe£rved1
[44];

933 
AT91_REG
 
	mUS_RPR
;

934 
AT91_REG
 
	mUS_RCR
;

935 
AT91_REG
 
	mUS_TPR
;

936 
AT91_REG
 
	mUS_TCR
;

937 
AT91_REG
 
	mUS_RNPR
;

938 
AT91_REG
 
	mUS_RNCR
;

939 
AT91_REG
 
	mUS_TNPR
;

940 
AT91_REG
 
	mUS_TNCR
;

941 
AT91_REG
 
	mUS_PTCR
;

942 
AT91_REG
 
	mUS_PTSR
;

943 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

946 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

947 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

948 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

949 
	#AT91C_US_STTTO
 (() 0x1 << 11)

950 
	#AT91C_US_SENDA
 (() 0x1 << 12)

951 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

952 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

953 
	#AT91C_US_RETTO
 (() 0x1 << 15)

954 
	#AT91C_US_DTREN
 (() 0x1 << 16)

955 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

956 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

957 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

959 
	#AT91C_US_USMODE
 (() 0xF << 0)

960 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

961 
	#AT91C_US_USMODE_RS485
 (() 0x1)

962 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

963 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

964 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

965 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

966 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

967 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

968 
	#AT91C_US_CLKS
 (() 0x3 << 4)

969 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

970 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

971 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

972 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

973 
	#AT91C_US_CHRL
 (() 0x3 << 6)

974 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

975 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

976 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

977 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

978 
	#AT91C_US_SYNC
 (() 0x1 << 8)

979 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

980 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

981 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

982 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

983 
	#AT91C_US_MSBF
 (() 0x1 << 16)

984 
	#AT91C_US_MODE9
 (() 0x1 << 17)

985 
	#AT91C_US_CKLO
 (() 0x1 << 18)

986 
	#AT91C_US_OVER
 (() 0x1 << 19)

987 
	#AT91C_US_INACK
 (() 0x1 << 20)

988 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

989 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

990 
	#AT91C_US_FILTER
 (() 0x1 << 28)

992 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

993 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

994 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

995 
	#AT91C_US_NACK
 (() 0x1 << 13)

996 
	#AT91C_US_RIIC
 (() 0x1 << 16)

997 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

998 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

999 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

1003 
	#AT91C_US_RI
 (() 0x1 << 20)

1004 
	#AT91C_US_DSR
 (() 0x1 << 21)

1005 
	#AT91C_US_DCD
 (() 0x1 << 22)

1006 
	#AT91C_US_CTS
 (() 0x1 << 23)

1007 

	)

1011 
	s_AT91S_TWI
 {

1012 
AT91_REG
 
	mTWI_CR
;

1013 
AT91_REG
 
	mTWI_MMR
;

1014 
AT91_REG
 
	mTWI_SMR
;

1015 
AT91_REG
 
	mTWI_IADR
;

1016 
AT91_REG
 
	mTWI_CWGR
;

1017 
AT91_REG
 
	mRe£rved0
[3];

1018 
AT91_REG
 
	mTWI_SR
;

1019 
AT91_REG
 
	mTWI_IER
;

1020 
AT91_REG
 
	mTWI_IDR
;

1021 
AT91_REG
 
	mTWI_IMR
;

1022 
AT91_REG
 
	mTWI_RHR
;

1023 
AT91_REG
 
	mTWI_THR
;

1024 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

1027 
	#AT91C_TWI_START
 (() 0x1 << 0)

1028 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

1029 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

1030 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

1031 
	#AT91C_TWI_SVEN
 (() 0x1 << 4)

1032 
	#AT91C_TWI_SVDIS
 (() 0x1 << 5)

1033 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

1035 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

1036 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

1037 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

1038 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

1039 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

1040 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

1041 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

1043 
	#AT91C_TWI_SADR
 (() 0x7F << 16)

1045 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

1046 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

1047 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

1049 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

1050 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

1051 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

1052 
	#AT91C_TWI_SVREAD
 (() 0x1 << 3)

1053 
	#AT91C_TWI_SVACC
 (() 0x1 << 4)

1054 
	#AT91C_TWI_GCACC
 (() 0x1 << 5)

1055 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

1056 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

1057 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1058 
	#AT91C_TWI_ARBLST
 (() 0x1 << 9)

1062 

	)

1066 
	s_AT91S_TC
 {

1067 
AT91_REG
 
	mTC_CCR
;

1068 
AT91_REG
 
	mTC_CMR
;

1069 
AT91_REG
 
	mRe£rved0
[2];

1070 
AT91_REG
 
	mTC_CV
;

1071 
AT91_REG
 
	mTC_RA
;

1072 
AT91_REG
 
	mTC_RB
;

1073 
AT91_REG
 
	mTC_RC
;

1074 
AT91_REG
 
	mTC_SR
;

1075 
AT91_REG
 
	mTC_IER
;

1076 
AT91_REG
 
	mTC_IDR
;

1077 
AT91_REG
 
	mTC_IMR
;

1078 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1081 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1082 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1083 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1085 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1086 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1087 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1088 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1089 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1090 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1091 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1092 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1093 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1094 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1095 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1096 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1097 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1098 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1099 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1100 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1101 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1102 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1103 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1104 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1105 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1106 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1107 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1108 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1109 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1110 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1111 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1112 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1113 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1114 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1115 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1116 
	#AT91C_TC_EEVT_NONE
 (() 0x0 << 10)

1117 
	#AT91C_TC_EEVT_RISING
 (() 0x1 << 10)

1118 
	#AT91C_TC_EEVT_FALLING
 (() 0x2 << 10)

1119 
	#AT91C_TC_EEVT_BOTH
 (() 0x3 << 10)

1120 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1121 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1122 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1123 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1124 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1125 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1126 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1127 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1128 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1129 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1130 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1131 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1132 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1133 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1134 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1135 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1136 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1137 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1138 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1139 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1140 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1141 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1142 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1143 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1144 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1145 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1146 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1147 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1148 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1149 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1150 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1151 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1152 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1153 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1154 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1155 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1156 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1157 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1158 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1159 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1160 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1161 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1162 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1163 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1164 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1165 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1166 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1167 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1168 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1169 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1170 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1171 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1172 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1173 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1174 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1175 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1176 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1177 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1179 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1180 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1181 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1182 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1183 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1184 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1185 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1186 
	#AT91C_TC_ETRCS
 (() 0x1 << 7)

1187 
	#AT91C_TC_ETRGS
 (() 0x1 << 16)

1188 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1189 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1193 

	)

1197 
	s_AT91S_TCB
 {

1198 
AT91S_TC
 
	mTCB_TC0
;

1199 
AT91_REG
 
	mRe£rved0
[4];

1200 
AT91S_TC
 
	mTCB_TC1
;

1201 
AT91_REG
 
	mRe£rved1
[4];

1202 
AT91S_TC
 
	mTCB_TC2
;

1203 
AT91_REG
 
	mRe£rved2
[4];

1204 
AT91_REG
 
	mTCB_BCR
;

1205 
AT91_REG
 
	mTCB_BMR
;

1206 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1209 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1211 
	#AT91C_TCB_TC0XC0S
 (() 0x1 << 0)

1212 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1213 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1214 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1215 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1216 
	#AT91C_TCB_TC1XC1S
 (() 0x1 << 2)

1217 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1218 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1219 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1220 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1221 
	#AT91C_TCB_TC2XC2S
 (() 0x1 << 4)

1222 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1223 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1224 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1225 
	#AT91C_TCB_TC2XC2S_TIOA2
 (() 0x3 << 4)

1226 

	)

1230 
	s_AT91S_PWMC_CH
 {

1231 
AT91_REG
 
	mPWMC_CMR
;

1232 
AT91_REG
 
	mPWMC_CDTYR
;

1233 
AT91_REG
 
	mPWMC_CPRDR
;

1234 
AT91_REG
 
	mPWMC_CCNTR
;

1235 
AT91_REG
 
	mPWMC_CUPDR
;

1236 
AT91_REG
 
	mPWMC_Re£rved
[3];

1237 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1240 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1241 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1242 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1243 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1244 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1245 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1246 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1248 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1250 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1252 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1254 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1255 

	)

1259 
	s_AT91S_PWMC
 {

1260 
AT91_REG
 
	mPWMC_MR
;

1261 
AT91_REG
 
	mPWMC_ENA
;

1262 
AT91_REG
 
	mPWMC_DIS
;

1263 
AT91_REG
 
	mPWMC_SR
;

1264 
AT91_REG
 
	mPWMC_IER
;

1265 
AT91_REG
 
	mPWMC_IDR
;

1266 
AT91_REG
 
	mPWMC_IMR
;

1267 
AT91_REG
 
	mPWMC_ISR
;

1268 
AT91_REG
 
	mRe£rved0
[55];

1269 
AT91_REG
 
	mPWMC_VR
;

1270 
AT91_REG
 
	mRe£rved1
[64];

1271 
AT91S_PWMC_CH
 
	mPWMC_CH
[32];

1272 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1275 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1276 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1277 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1278 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1279 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1280 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1282 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1283 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1284 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1285 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1286 
	#AT91C_PWMC_CHID4
 (() 0x1 << 4)

1287 
	#AT91C_PWMC_CHID5
 (() 0x1 << 5)

1288 
	#AT91C_PWMC_CHID6
 (() 0x1 << 6)

1289 
	#AT91C_PWMC_CHID7
 (() 0x1 << 7)

1296 

	)

1300 
	s_AT91S_UDP
 {

1301 
AT91_REG
 
	mUDP_NUM
;

1302 
AT91_REG
 
	mUDP_GLBSTATE
;

1303 
AT91_REG
 
	mUDP_FADDR
;

1304 
AT91_REG
 
	mRe£rved0
[1];

1305 
AT91_REG
 
	mUDP_IER
;

1306 
AT91_REG
 
	mUDP_IDR
;

1307 
AT91_REG
 
	mUDP_IMR
;

1308 
AT91_REG
 
	mUDP_ISR
;

1309 
AT91_REG
 
	mUDP_ICR
;

1310 
AT91_REG
 
	mRe£rved1
[1];

1311 
AT91_REG
 
	mUDP_RSTEP
;

1312 
AT91_REG
 
	mRe£rved2
[1];

1313 
AT91_REG
 
	mUDP_CSR
[8];

1314 
AT91_REG
 
	mUDP_FDR
[8];

1315 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1318 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1319 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1320 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1322 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1323 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1324 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 2)

1325 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1327 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1328 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1330 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1331 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1332 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1333 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1334 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1335 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1336 
	#AT91C_UDP_EPINT6
 (() 0x1 << 6)

1337 
	#AT91C_UDP_EPINT7
 (() 0x1 << 7)

1338 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1339 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1340 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1341 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1342 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1346 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1349 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1350 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1351 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1352 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1353 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1354 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1355 
	#AT91C_UDP_EP6
 (() 0x1 << 6)

1356 
	#AT91C_UDP_EP7
 (() 0x1 << 7)

1358 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1359 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1360 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1361 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1362 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1363 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1364 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1365 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1366 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1367 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1368 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1369 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1370 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1371 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1372 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1373 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1374 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1375 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1376 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1377 

	)

1382 
	#AT91C_SYSC_SYSC_VRPM
 ((
AT91_REG
 *) 0xFFFFFD60)

1384 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1385 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1386 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1387 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1388 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1389 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1390 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1391 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1392 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1393 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1394 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1395 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1396 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1397 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1398 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1399 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1400 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1401 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1403 
	#AT91C_DBGU_C2R
 ((
AT91_REG
 *) 0xFFFFF244)

1404 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1405 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1406 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1407 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1408 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1409 
	#AT91C_DBGU_C1R
 ((
AT91_REG
 *) 0xFFFFF240)

1410 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1411 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1412 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1413 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1414 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1416 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1417 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1418 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1419 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1420 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1421 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1422 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1423 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1424 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1425 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1427 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1428 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1429 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1430 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1431 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1432 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1433 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1434 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1435 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1436 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1437 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1438 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1439 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1440 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1441 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1442 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1443 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1444 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1445 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1446 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1447 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1448 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1449 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1450 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1451 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1452 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1453 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1454 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1455 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1457 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1458 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1459 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1461 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1462 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1463 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1464 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1465 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1466 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1467 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1468 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1469 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1470 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1471 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1472 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1473 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1474 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1475 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1477 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1478 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1479 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1481 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1482 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

1483 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1484 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1486 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

1487 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

1488 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

1489 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

1491 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

1492 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

1493 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

1495 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

1496 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

1497 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

1498 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

1499 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

1500 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

1502 
	#AT91C_SPI_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

1503 
	#AT91C_SPI_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

1504 
	#AT91C_SPI_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

1505 
	#AT91C_SPI_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

1506 
	#AT91C_SPI_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

1507 
	#AT91C_SPI_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

1508 
	#AT91C_SPI_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

1509 
	#AT91C_SPI_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

1510 
	#AT91C_SPI_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

1511 
	#AT91C_SPI_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

1513 
	#AT91C_SPI_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

1514 
	#AT91C_SPI_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

1515 
	#AT91C_SPI_SR
 ((
AT91_REG
 *) 0xFFFE0010)

1516 
	#AT91C_SPI_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

1517 
	#AT91C_SPI_CR
 ((
AT91_REG
 *) 0xFFFE0000)

1518 
	#AT91C_SPI_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

1519 
	#AT91C_SPI_IER
 ((
AT91_REG
 *) 0xFFFE0014)

1520 
	#AT91C_SPI_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

1521 
	#AT91C_SPI_MR
 ((
AT91_REG
 *) 0xFFFE0004)

1523 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

1524 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

1525 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

1526 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

1527 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

1528 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

1529 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

1530 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

1531 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

1532 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

1534 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

1535 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

1536 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

1537 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

1538 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

1539 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

1540 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

1541 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

1542 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

1543 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

1544 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

1545 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

1546 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

1547 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

1548 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

1549 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

1550 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

1551 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

1553 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

1554 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

1555 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

1556 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

1557 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

1558 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

1559 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

1560 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

1561 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

1562 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

1564 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

1565 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

1566 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

1567 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

1568 
	#AT91C_SSC_RC0R
 ((
AT91_REG
 *) 0xFFFD4038)

1569 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

1570 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

1571 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

1572 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

1573 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

1574 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

1575 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

1576 
	#AT91C_SSC_RC1R
 ((
AT91_REG
 *) 0xFFFD403C)

1577 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

1578 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

1579 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

1581 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

1582 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

1583 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

1584 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

1585 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

1586 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

1587 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

1588 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

1589 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

1590 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

1592 
	#AT91C_US1_XXR
 ((
AT91_REG
 *) 0xFFFC4048)

1593 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

1594 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

1595 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

1596 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

1597 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

1598 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

1599 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

1600 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

1601 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

1602 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

1603 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

1604 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

1605 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

1606 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

1608 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

1609 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

1610 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

1611 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

1612 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

1613 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

1614 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

1615 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

1616 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

1617 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

1619 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

1620 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

1621 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

1622 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

1623 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

1624 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

1625 
	#AT91C_US0_XXR
 ((
AT91_REG
 *) 0xFFFC0048)

1626 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

1627 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

1628 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

1629 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

1630 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

1631 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

1632 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

1633 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

1635 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

1636 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

1637 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

1638 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

1639 
	#AT91C_TWI_SMR
 ((
AT91_REG
 *) 0xFFFB8008)

1640 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

1641 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

1642 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

1643 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

1644 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

1645 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

1647 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

1648 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

1649 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

1650 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

1651 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

1652 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

1653 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

1654 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

1655 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

1656 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

1658 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

1659 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

1660 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

1661 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

1662 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

1663 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

1664 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

1665 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

1666 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

1667 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

1669 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

1670 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

1671 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

1672 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

1673 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

1674 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

1675 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

1676 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

1677 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

1678 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

1680 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

1681 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

1683 
	#AT91C_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

1684 
	#AT91C_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

1685 
	#AT91C_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

1686 
	#AT91C_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

1687 
	#AT91C_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

1688 
	#AT91C_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

1690 
	#AT91C_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

1691 
	#AT91C_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

1692 
	#AT91C_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

1693 
	#AT91C_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

1694 
	#AT91C_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

1695 
	#AT91C_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

1697 
	#AT91C_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

1698 
	#AT91C_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

1699 
	#AT91C_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

1700 
	#AT91C_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

1701 
	#AT91C_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

1702 
	#AT91C_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

1704 
	#AT91C_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

1705 
	#AT91C_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

1706 
	#AT91C_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

1707 
	#AT91C_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

1708 
	#AT91C_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

1709 
	#AT91C_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

1711 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

1712 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

1713 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

1714 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

1715 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

1716 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

1717 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

1718 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

1719 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

1721 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

1722 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

1723 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

1724 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

1725 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

1726 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

1727 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

1728 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

1729 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

1730 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

1731 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

1732 

	)

1736 
	#AT91C_PIO_PA0
 (() 1 << 0)

1737 
	#AT91C_PA0_PWM0
 ((è
AT91C_PIO_PA0
)

1738 
	#AT91C_PA0_TIOA0
 ((è
AT91C_PIO_PA0
)

1739 
	#AT91C_PIO_PA1
 (() 1 << 1)

1740 
	#AT91C_PA1_PWM1
 ((è
AT91C_PIO_PA1
)

1741 
	#AT91C_PA1_TIOB0
 ((è
AT91C_PIO_PA1
)

1742 
	#AT91C_PIO_PA10
 (() 1 << 10)

1743 
	#AT91C_PA10_DTXD
 ((è
AT91C_PIO_PA10
)

1744 
	#AT91C_PA10_NPCS2
 ((è
AT91C_PIO_PA10
)

1745 
	#AT91C_PIO_PA11
 (() 1 << 11)

1746 
	#AT91C_PA11_NPCS0
 ((è
AT91C_PIO_PA11
)

1747 
	#AT91C_PA11_PWM0
 ((è
AT91C_PIO_PA11
)

1748 
	#AT91C_PIO_PA12
 (() 1 << 12)

1749 
	#AT91C_PA12_MISO
 ((è
AT91C_PIO_PA12
)

1750 
	#AT91C_PA12_PWM1
 ((è
AT91C_PIO_PA12
)

1751 
	#AT91C_PIO_PA13
 (() 1 << 13)

1752 
	#AT91C_PA13_MOSI
 ((è
AT91C_PIO_PA13
)

1753 
	#AT91C_PA13_PWM2
 ((è
AT91C_PIO_PA13
)

1754 
	#AT91C_PIO_PA14
 (() 1 << 14)

1755 
	#AT91C_PA14_SPCK
 ((è
AT91C_PIO_PA14
)

1756 
	#AT91C_PA14_PWM3
 ((è
AT91C_PIO_PA14
)

1757 
	#AT91C_PIO_PA15
 (() 1 << 15)

1758 
	#AT91C_PA15_TF
 ((è
AT91C_PIO_PA15
)

1759 
	#AT91C_PA15_TIOA1
 ((è
AT91C_PIO_PA15
)

1760 
	#AT91C_PIO_PA16
 (() 1 << 16)

1761 
	#AT91C_PA16_TK
 ((è
AT91C_PIO_PA16
)

1762 
	#AT91C_PA16_TIOB1
 ((è
AT91C_PIO_PA16
)

1763 
	#AT91C_PIO_PA17
 (() 1 << 17)

1764 
	#AT91C_PA17_TD
 ((è
AT91C_PIO_PA17
)

1765 
	#AT91C_PA17_PCK1
 ((è
AT91C_PIO_PA17
)

1766 
	#AT91C_PIO_PA18
 (() 1 << 18)

1767 
	#AT91C_PA18_RD
 ((è
AT91C_PIO_PA18
)

1768 
	#AT91C_PA18_PCK2
 ((è
AT91C_PIO_PA18
)

1769 
	#AT91C_PIO_PA19
 (() 1 << 19)

1770 
	#AT91C_PA19_RK
 ((è
AT91C_PIO_PA19
)

1771 
	#AT91C_PA19_FIQ
 ((è
AT91C_PIO_PA19
)

1772 
	#AT91C_PIO_PA2
 (() 1 << 2)

1773 
	#AT91C_PA2_PWM2
 ((è
AT91C_PIO_PA2
)

1774 
	#AT91C_PA2_SCK0
 ((è
AT91C_PIO_PA2
)

1775 
	#AT91C_PIO_PA20
 (() 1 << 20)

1776 
	#AT91C_PA20_RF
 ((è
AT91C_PIO_PA20
)

1777 
	#AT91C_PA20_IRQ0
 ((è
AT91C_PIO_PA20
)

1778 
	#AT91C_PIO_PA21
 (() 1 << 21)

1779 
	#AT91C_PA21_RXD1
 ((è
AT91C_PIO_PA21
)

1780 
	#AT91C_PA21_PCK1
 ((è
AT91C_PIO_PA21
)

1781 
	#AT91C_PIO_PA22
 (() 1 << 22)

1782 
	#AT91C_PA22_TXD1
 ((è
AT91C_PIO_PA22
)

1783 
	#AT91C_PA22_NPCS3
 ((è
AT91C_PIO_PA22
)

1784 
	#AT91C_PIO_PA23
 (() 1 << 23)

1785 
	#AT91C_PA23_SCK1
 ((è
AT91C_PIO_PA23
)

1786 
	#AT91C_PA23_PWM0
 ((è
AT91C_PIO_PA23
)

1787 
	#AT91C_PIO_PA24
 (() 1 << 24)

1788 
	#AT91C_PA24_RTS1
 ((è
AT91C_PIO_PA24
)

1789 
	#AT91C_PA24_PWM1
 ((è
AT91C_PIO_PA24
)

1790 
	#AT91C_PIO_PA25
 (() 1 << 25)

1791 
	#AT91C_PA25_CTS1
 ((è
AT91C_PIO_PA25
)

1792 
	#AT91C_PA25_PWM2
 ((è
AT91C_PIO_PA25
)

1793 
	#AT91C_PIO_PA26
 (() 1 << 26)

1794 
	#AT91C_PA26_DCD1
 ((è
AT91C_PIO_PA26
)

1795 
	#AT91C_PA26_TIOA2
 ((è
AT91C_PIO_PA26
)

1796 
	#AT91C_PIO_PA27
 (() 1 << 27)

1797 
	#AT91C_PA27_DTR1
 ((è
AT91C_PIO_PA27
)

1798 
	#AT91C_PA27_TIOB2
 ((è
AT91C_PIO_PA27
)

1799 
	#AT91C_PIO_PA28
 (() 1 << 28)

1800 
	#AT91C_PA28_DSR1
 ((è
AT91C_PIO_PA28
)

1801 
	#AT91C_PA28_TCLK1
 ((è
AT91C_PIO_PA28
)

1802 
	#AT91C_PIO_PA29
 (() 1 << 29)

1803 
	#AT91C_PA29_RI1
 ((è
AT91C_PIO_PA29
)

1804 
	#AT91C_PA29_TCLK2
 ((è
AT91C_PIO_PA29
)

1805 
	#AT91C_PIO_PA3
 (() 1 << 3)

1806 
	#AT91C_PA3_TWD
 ((è
AT91C_PIO_PA3
)

1807 
	#AT91C_PA3_NPCS3
 ((è
AT91C_PIO_PA3
)

1808 
	#AT91C_PIO_PA30
 (() 1 << 30)

1809 
	#AT91C_PA30_IRQ1
 ((è
AT91C_PIO_PA30
)

1810 
	#AT91C_PA30_NPCS2
 ((è
AT91C_PIO_PA30
)

1811 
	#AT91C_PIO_PA31
 (() 1 << 31)

1812 
	#AT91C_PA31_NPCS1
 ((è
AT91C_PIO_PA31
)

1813 
	#AT91C_PA31_PCK2
 ((è
AT91C_PIO_PA31
)

1814 
	#AT91C_PIO_PA4
 (() 1 << 4)

1815 
	#AT91C_PA4_TWCK
 ((è
AT91C_PIO_PA4
)

1816 
	#AT91C_PA4_TCLK0
 ((è
AT91C_PIO_PA4
)

1817 
	#AT91C_PIO_PA5
 (() 1 << 5)

1818 
	#AT91C_PA5_RXD0
 ((è
AT91C_PIO_PA5
)

1819 
	#AT91C_PA5_NPCS3
 ((è
AT91C_PIO_PA5
)

1820 
	#AT91C_PIO_PA6
 (() 1 << 6)

1821 
	#AT91C_PA6_TXD0
 ((è
AT91C_PIO_PA6
)

1822 
	#AT91C_PA6_PCK0
 ((è
AT91C_PIO_PA6
)

1823 
	#AT91C_PIO_PA7
 (() 1 << 7)

1824 
	#AT91C_PA7_RTS0
 ((è
AT91C_PIO_PA7
)

1825 
	#AT91C_PA7_PWM3
 ((è
AT91C_PIO_PA7
)

1826 
	#AT91C_PIO_PA8
 (() 1 << 8)

1827 
	#AT91C_PA8_CTS0
 ((è
AT91C_PIO_PA8
)

1828 
	#AT91C_PA8_ADTRG
 ((è
AT91C_PIO_PA8
)

1829 
	#AT91C_PIO_PA9
 (() 1 << 9)

1830 
	#AT91C_PA9_DRXD
 ((è
AT91C_PIO_PA9
)

1831 
	#AT91C_PA9_NPCS1
 ((è
AT91C_PIO_PA9
)

1832 

	)

1836 
	#AT91C_ID_FIQ
 (() 0)

1837 
	#AT91C_ID_SYS
 (() 1)

1838 
	#AT91C_ID_PIOA
 (() 2)

1839 
	#AT91C_ID_3_Re£rved
 (() 3)

1840 
	#AT91C_ID_ADC
 (() 4)

1841 
	#AT91C_ID_SPI
 (() 5)

1842 
	#AT91C_ID_US0
 (() 6)

1843 
	#AT91C_ID_US1
 (() 7)

1844 
	#AT91C_ID_SSC
 (() 8)

1845 
	#AT91C_ID_TWI
 (() 9)

1846 
	#AT91C_ID_PWMC
 (() 10)

1847 
	#AT91C_ID_UDP
 (() 11)

1848 
	#AT91C_ID_TC0
 (() 12)

1849 
	#AT91C_ID_TC1
 (() 13)

1850 
	#AT91C_ID_TC2
 (() 14)

1851 
	#AT91C_ID_15_Re£rved
 (() 15)

1852 
	#AT91C_ID_16_Re£rved
 (() 16)

1853 
	#AT91C_ID_17_Re£rved
 (() 17)

1854 
	#AT91C_ID_18_Re£rved
 (() 18)

1855 
	#AT91C_ID_19_Re£rved
 (() 19)

1856 
	#AT91C_ID_20_Re£rved
 (() 20)

1857 
	#AT91C_ID_21_Re£rved
 (() 21)

1858 
	#AT91C_ID_22_Re£rved
 (() 22)

1859 
	#AT91C_ID_23_Re£rved
 (() 23)

1860 
	#AT91C_ID_24_Re£rved
 (() 24)

1861 
	#AT91C_ID_25_Re£rved
 (() 25)

1862 
	#AT91C_ID_26_Re£rved
 (() 26)

1863 
	#AT91C_ID_27_Re£rved
 (() 27)

1864 
	#AT91C_ID_28_Re£rved
 (() 28)

1865 
	#AT91C_ID_29_Re£rved
 (() 29)

1866 
	#AT91C_ID_IRQ0
 (() 30)

1867 
	#AT91C_ID_IRQ1
 (() 31)

1868 

	)

1872 
	#AT91C_BASE_SYSC
 ((
AT91PS_SYSC
) 0xFFFFF000)

1873 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

1874 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

1875 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

1876 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

1877 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

1878 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

1879 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

1880 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

1881 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

1882 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

1883 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

1884 
	#AT91C_BASE_PDC_SPI
 ((
AT91PS_PDC
) 0xFFFE0100)

1885 
	#AT91C_BASE_SPI
 ((
AT91PS_SPI
) 0xFFFE0000)

1886 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

1887 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

1888 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

1889 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

1890 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

1891 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

1892 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

1893 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

1894 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

1895 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

1896 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

1897 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

1898 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

1899 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

1900 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

1901 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

1902 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

1903 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

1904 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

1905 

	)

1909 
	#AT91C_ISRAM
 ((*) 0x00200000)

1910 
	#AT91C_ISRAM_SIZE
 (() 0x00004000)

1911 
	#AT91C_IFLASH
 ((*) 0x00100000)

1912 
	#AT91C_IFLASH_SIZE
 (() 0x00010000)

1913 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h

38 
	#SYSC_AIC_SMR
 ( 0)

39 
	#SYSC_AIC_SVR
 (128)

40 
	#SYSC_AIC_IVR
 (256)

41 
	#SYSC_AIC_FVR
 (260)

42 
	#SYSC_AIC_ISR
 (264)

43 
	#SYSC_AIC_IPR
 (268)

44 
	#SYSC_AIC_IMR
 (272)

45 
	#SYSC_AIC_CISR
 (276)

46 
	#SYSC_AIC_IECR
 (288)

47 
	#SYSC_AIC_IDCR
 (292)

48 
	#SYSC_AIC_ICCR
 (296)

49 
	#SYSC_AIC_ISCR
 (300)

50 
	#SYSC_AIC_EOICR
 (304)

51 
	#SYSC_AIC_SPU
 (308)

52 
	#SYSC_AIC_DCR
 (312)

53 
	#SYSC_AIC_FFER
 (320)

54 
	#SYSC_AIC_FFDR
 (324)

55 
	#SYSC_AIC_FFSR
 (328)

56 
	#SYSC_DBGU_CR
 (512)

57 
	#SYSC_DBGU_MR
 (516)

58 
	#SYSC_DBGU_IER
 (520)

59 
	#SYSC_DBGU_IDR
 (524)

60 
	#SYSC_DBGU_IMR
 (528)

61 
	#SYSC_DBGU_CSR
 (532)

62 
	#SYSC_DBGU_RHR
 (536)

63 
	#SYSC_DBGU_THR
 (540)

64 
	#SYSC_DBGU_BRGR
 (544)

65 
	#SYSC_DBGU_C1R
 (576)

66 
	#SYSC_DBGU_C2R
 (580)

67 
	#SYSC_DBGU_FNTR
 (584)

68 
	#SYSC_DBGU_RPR
 (768)

69 
	#SYSC_DBGU_RCR
 (772)

70 
	#SYSC_DBGU_TPR
 (776)

71 
	#SYSC_DBGU_TCR
 (780)

72 
	#SYSC_DBGU_RNPR
 (784)

73 
	#SYSC_DBGU_RNCR
 (788)

74 
	#SYSC_DBGU_TNPR
 (792)

75 
	#SYSC_DBGU_TNCR
 (796)

76 
	#SYSC_DBGU_PTCR
 (800)

77 
	#SYSC_DBGU_PTSR
 (804)

78 
	#SYSC_PIOA_PER
 (1024)

79 
	#SYSC_PIOA_PDR
 (1028)

80 
	#SYSC_PIOA_PSR
 (1032)

81 
	#SYSC_PIOA_OER
 (1040)

82 
	#SYSC_PIOA_ODR
 (1044)

83 
	#SYSC_PIOA_OSR
 (1048)

84 
	#SYSC_PIOA_IFER
 (1056)

85 
	#SYSC_PIOA_IFDR
 (1060)

86 
	#SYSC_PIOA_IFSR
 (1064)

87 
	#SYSC_PIOA_SODR
 (1072)

88 
	#SYSC_PIOA_CODR
 (1076)

89 
	#SYSC_PIOA_ODSR
 (1080)

90 
	#SYSC_PIOA_PDSR
 (1084)

91 
	#SYSC_PIOA_IER
 (1088)

92 
	#SYSC_PIOA_IDR
 (1092)

93 
	#SYSC_PIOA_IMR
 (1096)

94 
	#SYSC_PIOA_ISR
 (1100)

95 
	#SYSC_PIOA_MDER
 (1104)

96 
	#SYSC_PIOA_MDDR
 (1108)

97 
	#SYSC_PIOA_MDSR
 (1112)

98 
	#SYSC_PIOA_PPUDR
 (1120)

99 
	#SYSC_PIOA_PPUER
 (1124)

100 
	#SYSC_PIOA_PPUSR
 (1128)

101 
	#SYSC_PIOA_ASR
 (1136)

102 
	#SYSC_PIOA_BSR
 (1140)

103 
	#SYSC_PIOA_ABSR
 (1144)

104 
	#SYSC_PIOA_OWER
 (1184)

105 
	#SYSC_PIOA_OWDR
 (1188)

106 
	#SYSC_PIOA_OWSR
 (1192)

107 
	#SYSC_PMC_SCER
 (3072)

108 
	#SYSC_PMC_SCDR
 (3076)

109 
	#SYSC_PMC_SCSR
 (3080)

110 
	#SYSC_PMC_PCER
 (3088)

111 
	#SYSC_PMC_PCDR
 (3092)

112 
	#SYSC_PMC_PCSR
 (3096)

113 
	#SYSC_PMC_MOR
 (3104)

114 
	#SYSC_PMC_MCFR
 (3108)

115 
	#SYSC_PMC_PLLR
 (3116)

116 
	#SYSC_PMC_MCKR
 (3120)

117 
	#SYSC_PMC_PCKR
 (3136)

118 
	#SYSC_PMC_IER
 (3168)

119 
	#SYSC_PMC_IDR
 (3172)

120 
	#SYSC_PMC_SR
 (3176)

121 
	#SYSC_PMC_IMR
 (3180)

122 
	#SYSC_RSTC_RCR
 (3328)

123 
	#SYSC_RSTC_RSR
 (3332)

124 
	#SYSC_RSTC_RMR
 (3336)

125 
	#SYSC_RTTC_RTMR
 (3360)

126 
	#SYSC_RTTC_RTAR
 (3364)

127 
	#SYSC_RTTC_RTVR
 (3368)

128 
	#SYSC_RTTC_RTSR
 (3372)

129 
	#SYSC_PITC_PIMR
 (3376)

130 
	#SYSC_PITC_PISR
 (3380)

131 
	#SYSC_PITC_PIVR
 (3384)

132 
	#SYSC_PITC_PIIR
 (3388)

133 
	#SYSC_WDTC_WDCR
 (3392)

134 
	#SYSC_WDTC_WDMR
 (3396)

135 
	#SYSC_WDTC_WDSR
 (3400)

136 
	#SYSC_SYSC_VRPM
 (3424)

138 
	#AT91C_SYSC_PSTDBY
 (0x1 << 0)

139 

	)

144 
	#AIC_SMR
 ( 0)

145 
	#AIC_SVR
 (128)

146 
	#AIC_IVR
 (256)

147 
	#AIC_FVR
 (260)

148 
	#AIC_ISR
 (264)

149 
	#AIC_IPR
 (268)

150 
	#AIC_IMR
 (272)

151 
	#AIC_CISR
 (276)

152 
	#AIC_IECR
 (288)

153 
	#AIC_IDCR
 (292)

154 
	#AIC_ICCR
 (296)

155 
	#AIC_ISCR
 (300)

156 
	#AIC_EOICR
 (304)

157 
	#AIC_SPU
 (308)

158 
	#AIC_DCR
 (312)

159 
	#AIC_FFER
 (320)

160 
	#AIC_FFDR
 (324)

161 
	#AIC_FFSR
 (328)

163 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

164 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

165 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

166 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

167 
	#AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
 (0x0 << 5)

168 
	#AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED
 (0x1 << 5)

169 
	#AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL
 (0x2 << 5)

170 
	#AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE
 (0x3 << 5)

172 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

173 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

175 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

176 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

177 

	)

182 
	#DBGU_CR
 ( 0)

183 
	#DBGU_MR
 ( 4)

184 
	#DBGU_IER
 ( 8)

185 
	#DBGU_IDR
 (12)

186 
	#DBGU_IMR
 (16)

187 
	#DBGU_CSR
 (20)

188 
	#DBGU_RHR
 (24)

189 
	#DBGU_THR
 (28)

190 
	#DBGU_BRGR
 (32)

191 
	#DBGU_C1R
 (64)

192 
	#DBGU_C2R
 (68)

193 
	#DBGU_FNTR
 (72)

194 
	#DBGU_RPR
 (256)

195 
	#DBGU_RCR
 (260)

196 
	#DBGU_TPR
 (264)

197 
	#DBGU_TCR
 (268)

198 
	#DBGU_RNPR
 (272)

199 
	#DBGU_RNCR
 (276)

200 
	#DBGU_TNPR
 (280)

201 
	#DBGU_TNCR
 (284)

202 
	#DBGU_PTCR
 (288)

203 
	#DBGU_PTSR
 (292)

205 
	#AT91C_US_RSTRX
 (0x1 << 2)

206 
	#AT91C_US_RSTTX
 (0x1 << 3)

207 
	#AT91C_US_RXEN
 (0x1 << 4)

208 
	#AT91C_US_RXDIS
 (0x1 << 5)

209 
	#AT91C_US_TXEN
 (0x1 << 6)

210 
	#AT91C_US_TXDIS
 (0x1 << 7)

212 
	#AT91C_US_PAR
 (0x7 << 9)

213 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

214 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

215 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

216 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

217 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

218 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

219 
	#AT91C_US_CHMODE
 (0x3 << 14)

220 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

221 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

222 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

223 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

225 
	#AT91C_US_RXRDY
 (0x1 << 0)

226 
	#AT91C_US_TXRDY
 (0x1 << 1)

227 
	#AT91C_US_ENDRX
 (0x1 << 3)

228 
	#AT91C_US_ENDTX
 (0x1 << 4)

229 
	#AT91C_US_OVRE
 (0x1 << 5)

230 
	#AT91C_US_FRAME
 (0x1 << 6)

231 
	#AT91C_US_PARE
 (0x1 << 7)

232 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

233 
	#AT91C_US_TXBUFE
 (0x1 << 11)

234 
	#AT91C_US_RXBUFF
 (0x1 << 12)

235 
	#AT91C_US_COMM_TX
 (0x1 << 30)

236 
	#AT91C_US_COMM_RX
 (0x1 << 31)

241 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

242 

	)

247 
	#PDC_RPR
 ( 0)

248 
	#PDC_RCR
 ( 4)

249 
	#PDC_TPR
 ( 8)

250 
	#PDC_TCR
 (12)

251 
	#PDC_RNPR
 (16)

252 
	#PDC_RNCR
 (20)

253 
	#PDC_TNPR
 (24)

254 
	#PDC_TNCR
 (28)

255 
	#PDC_PTCR
 (32)

256 
	#PDC_PTSR
 (36)

258 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

259 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

260 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

261 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

263 

	)

268 
	#PIO_PER
 ( 0)

269 
	#PIO_PDR
 ( 4)

270 
	#PIO_PSR
 ( 8)

271 
	#PIO_OER
 (16)

272 
	#PIO_ODR
 (20)

273 
	#PIO_OSR
 (24)

274 
	#PIO_IFER
 (32)

275 
	#PIO_IFDR
 (36)

276 
	#PIO_IFSR
 (40)

277 
	#PIO_SODR
 (48)

278 
	#PIO_CODR
 (52)

279 
	#PIO_ODSR
 (56)

280 
	#PIO_PDSR
 (60)

281 
	#PIO_IER
 (64)

282 
	#PIO_IDR
 (68)

283 
	#PIO_IMR
 (72)

284 
	#PIO_ISR
 (76)

285 
	#PIO_MDER
 (80)

286 
	#PIO_MDDR
 (84)

287 
	#PIO_MDSR
 (88)

288 
	#PIO_PPUDR
 (96)

289 
	#PIO_PPUER
 (100)

290 
	#PIO_PPUSR
 (104)

291 
	#PIO_ASR
 (112)

292 
	#PIO_BSR
 (116)

293 
	#PIO_ABSR
 (120)

294 
	#PIO_OWER
 (160)

295 
	#PIO_OWDR
 (164)

296 
	#PIO_OWSR
 (168)

297 

	)

302 
	#CKGR_MOR
 ( 0)

303 
	#CKGR_MCFR
 ( 4)

304 
	#CKGR_PLLR
 (12)

306 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

307 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

308 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

310 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

311 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

313 
	#AT91C_CKGR_DIV
 (0xFF << 0)

314 
	#AT91C_CKGR_DIV_0
 (0x0)

315 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

316 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

317 
	#AT91C_CKGR_OUT
 (0x3 << 14)

318 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

319 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

320 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

321 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

322 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

323 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

324 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

325 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

326 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

327 

	)

332 
	#PMC_SCER
 ( 0)

333 
	#PMC_SCDR
 ( 4)

334 
	#PMC_SCSR
 ( 8)

335 
	#PMC_PCER
 (16)

336 
	#PMC_PCDR
 (20)

337 
	#PMC_PCSR
 (24)

338 
	#PMC_MOR
 (32)

339 
	#PMC_MCFR
 (36)

340 
	#PMC_PLLR
 (44)

341 
	#PMC_MCKR
 (48)

342 
	#PMC_PCKR
 (64)

343 
	#PMC_IER
 (96)

344 
	#PMC_IDR
 (100)

345 
	#PMC_SR
 (104)

346 
	#PMC_IMR
 (108)

348 
	#AT91C_PMC_PCK
 (0x1 << 0)

349 
	#AT91C_PMC_UDP
 (0x1 << 7)

350 
	#AT91C_PMC_PCK0
 (0x1 << 8)

351 
	#AT91C_PMC_PCK1
 (0x1 << 9)

352 
	#AT91C_PMC_PCK2
 (0x1 << 10)

353 
	#AT91C_PMC_PCK3
 (0x1 << 11)

360 
	#AT91C_PMC_CSS
 (0x3 << 0)

361 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

362 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

363 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

364 
	#AT91C_PMC_PRES
 (0x7 << 2)

365 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

366 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

367 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

368 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

369 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

370 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

371 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

374 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

375 
	#AT91C_PMC_LOCK
 (0x1 << 2)

376 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

377 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

378 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

379 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

380 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

384 

	)

389 
	#RSTC_RCR
 ( 0)

390 
	#RSTC_RSR
 ( 4)

391 
	#RSTC_RMR
 ( 8)

393 
	#AT91C_SYSC_PROCRST
 (0x1 << 0)

394 
	#AT91C_SYSC_ICERST
 (0x1 << 1)

395 
	#AT91C_SYSC_PERRST
 (0x1 << 2)

396 
	#AT91C_SYSC_EXTRST
 (0x1 << 3)

397 
	#AT91C_SYSC_KEY
 (0xFF << 24)

399 
	#AT91C_SYSC_URSTS
 (0x1 << 0)

400 
	#AT91C_SYSC_BODSTS
 (0x1 << 1)

401 
	#AT91C_SYSC_RSTTYP
 (0x7 << 8)

402 
	#AT91C_SYSC_RSTTYP_POWERUP
 (0x0 << 8)

403 
	#AT91C_SYSC_RSTTYP_WATCHDOG
 (0x2 << 8)

404 
	#AT91C_SYSC_RSTTYP_SOFTWARE
 (0x3 << 8)

405 
	#AT91C_SYSC_RSTTYP_USER
 (0x4 << 8)

406 
	#AT91C_SYSC_RSTTYP_BROWNOUT
 (0x5 << 8)

407 
	#AT91C_SYSC_NRSTL
 (0x1 << 16)

408 
	#AT91C_SYSC_SRCMP
 (0x1 << 17)

410 
	#AT91C_SYSC_URSTEN
 (0x1 << 0)

411 
	#AT91C_SYSC_URSTIEN
 (0x1 << 4)

412 
	#AT91C_SYSC_ERSTL
 (0xF << 8)

413 
	#AT91C_SYSC_BODIEN
 (0x1 << 16)

414 

	)

419 
	#RTTC_RTMR
 ( 0)

420 
	#RTTC_RTAR
 ( 4)

421 
	#RTTC_RTVR
 ( 8)

422 
	#RTTC_RTSR
 (12)

424 
	#AT91C_SYSC_RTPRES
 (0xFFFF << 0)

425 
	#AT91C_SYSC_ALMIEN
 (0x1 << 16)

426 
	#AT91C_SYSC_RTTINCIEN
 (0x1 << 17)

427 
	#AT91C_SYSC_RTTRST
 (0x1 << 18)

429 
	#AT91C_SYSC_ALMV
 (0x0 << 0)

431 
	#AT91C_SYSC_CRTV
 (0x0 << 0)

433 
	#AT91C_SYSC_ALMS
 (0x1 << 0)

434 
	#AT91C_SYSC_RTTINC
 (0x1 << 1)

435 

	)

440 
	#PITC_PIMR
 ( 0)

441 
	#PITC_PISR
 ( 4)

442 
	#PITC_PIVR
 ( 8)

443 
	#PITC_PIIR
 (12)

445 
	#AT91C_SYSC_PIV
 (0xFFFFF << 0)

446 
	#AT91C_SYSC_PITEN
 (0x1 << 24)

447 
	#AT91C_SYSC_PITIEN
 (0x1 << 25)

449 
	#AT91C_SYSC_PITS
 (0x1 << 0)

451 
	#AT91C_SYSC_CPIV
 (0xFFFFF << 0)

452 
	#AT91C_SYSC_PICNT
 (0xFFF << 20)

454 

	)

459 
	#WDTC_WDCR
 ( 0)

460 
	#WDTC_WDMR
 ( 4)

461 
	#WDTC_WDSR
 ( 8)

463 
	#AT91C_SYSC_WDRSTT
 (0x1 << 0)

465 
	#AT91C_SYSC_WDV
 (0xFFF << 0)

466 
	#AT91C_SYSC_WDFIEN
 (0x1 << 12)

467 
	#AT91C_SYSC_WDRSTEN
 (0x1 << 13)

468 
	#AT91C_SYSC_WDRPROC
 (0x1 << 14)

469 
	#AT91C_SYSC_WDDIS
 (0x1 << 15)

470 
	#AT91C_SYSC_WDD
 (0xFFF << 16)

471 
	#AT91C_SYSC_WDDBGHLT
 (0x1 << 28)

472 
	#AT91C_SYSC_WDIDLEHLT
 (0x1 << 29)

474 
	#AT91C_SYSC_WDUNF
 (0x1 << 0)

475 
	#AT91C_SYSC_WDERR
 (0x1 << 1)

476 

	)

481 
	#MC_RCR
 ( 0)

482 
	#MC_ASR
 ( 4)

483 
	#MC_AASR
 ( 8)

484 
	#MC_FMR
 (96)

485 
	#MC_FCR
 (100)

486 
	#MC_FSR
 (104)

488 
	#AT91C_MC_RCB
 (0x1 << 0)

490 
	#AT91C_MC_UNDADD
 (0x1 << 0)

491 
	#AT91C_MC_MISADD
 (0x1 << 1)

492 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

493 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

494 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

495 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

496 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

497 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

498 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

499 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

500 
	#AT91C_MC_MST0
 (0x1 << 16)

501 
	#AT91C_MC_MST1
 (0x1 << 17)

502 
	#AT91C_MC_SVMST0
 (0x1 << 24)

503 
	#AT91C_MC_SVMST1
 (0x1 << 25)

505 
	#AT91C_MC_FRDY
 (0x1 << 0)

506 
	#AT91C_MC_LOCKE
 (0x1 << 2)

507 
	#AT91C_MC_PROGE
 (0x1 << 3)

508 
	#AT91C_MC_NEBP
 (0x1 << 7)

509 
	#AT91C_MC_FWS
 (0x3 << 8)

510 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

511 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

512 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

513 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

514 
	#AT91C_MC_FMCN
 (0xFF << 16)

516 
	#AT91C_MC_FCMD
 (0xF << 0)

517 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

518 
	#AT91C_MC_FCMD_LOCK
 (0x2)

519 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

520 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

521 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

522 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

523 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

524 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

525 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

526 
	#AT91C_MC_KEY
 (0xFF << 24)

528 
	#AT91C_MC_SECURITY
 (0x1 << 4)

529 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

530 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

531 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

532 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

533 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

534 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

535 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

536 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

537 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

538 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

539 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

540 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

541 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

542 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

543 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

544 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

545 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

546 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

547 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

548 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

549 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

550 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

551 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

552 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

553 

	)

558 
	#SPI_CR
 ( 0)

559 
	#SPI_MR
 ( 4)

560 
	#SPI_RDR
 ( 8)

561 
	#SPI_TDR
 (12)

562 
	#SPI_SR
 (16)

563 
	#SPI_IER
 (20)

564 
	#SPI_IDR
 (24)

565 
	#SPI_IMR
 (28)

566 
	#SPI_CSR
 (48)

567 
	#SPI_RPR
 (256)

568 
	#SPI_RCR
 (260)

569 
	#SPI_TPR
 (264)

570 
	#SPI_TCR
 (268)

571 
	#SPI_RNPR
 (272)

572 
	#SPI_RNCR
 (276)

573 
	#SPI_TNPR
 (280)

574 
	#SPI_TNCR
 (284)

575 
	#SPI_PTCR
 (288)

576 
	#SPI_PTSR
 (292)

578 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

579 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

580 
	#AT91C_SPI_SWRST
 (0x1 << 7)

581 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

583 
	#AT91C_SPI_MSTR
 (0x1 << 0)

584 
	#AT91C_SPI_PS
 (0x1 << 1)

585 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

586 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

587 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

588 
	#AT91C_SPI_FDIV
 (0x1 << 3)

589 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

590 
	#AT91C_SPI_LLB
 (0x1 << 7)

591 
	#AT91C_SPI_PCS
 (0xF << 16)

592 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

594 
	#AT91C_SPI_RD
 (0xFFFF << 0)

595 
	#AT91C_SPI_RPCS
 (0xF << 16)

597 
	#AT91C_SPI_TD
 (0xFFFF << 0)

598 
	#AT91C_SPI_TPCS
 (0xF << 16)

600 
	#AT91C_SPI_RDRF
 (0x1 << 0)

601 
	#AT91C_SPI_TDRE
 (0x1 << 1)

602 
	#AT91C_SPI_MODF
 (0x1 << 2)

603 
	#AT91C_SPI_OVRES
 (0x1 << 3)

604 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

605 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

606 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

607 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

608 
	#AT91C_SPI_NSSR
 (0x1 << 8)

609 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

610 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

615 
	#AT91C_SPI_CPOL
 (0x1 << 0)

616 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

617 
	#AT91C_SPI_CSAAT
 (0x1 << 2)

618 
	#AT91C_SPI_BITS
 (0xF << 4)

619 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

620 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

621 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

622 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

623 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

624 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

625 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

626 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

627 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

628 
	#AT91C_SPI_SCBR
 (0xFF << 8)

629 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

630 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

631 

	)

636 
	#ADC_CR
 ( 0)

637 
	#ADC_MR
 ( 4)

638 
	#ADC_CHER
 (16)

639 
	#ADC_CHDR
 (20)

640 
	#ADC_CHSR
 (24)

641 
	#ADC_SR
 (28)

642 
	#ADC_LCDR
 (32)

643 
	#ADC_IER
 (36)

644 
	#ADC_IDR
 (40)

645 
	#ADC_IMR
 (44)

646 
	#ADC_CDR0
 (48)

647 
	#ADC_CDR1
 (52)

648 
	#ADC_CDR2
 (56)

649 
	#ADC_CDR3
 (60)

650 
	#ADC_CDR4
 (64)

651 
	#ADC_CDR5
 (68)

652 
	#ADC_CDR6
 (72)

653 
	#ADC_CDR7
 (76)

654 
	#ADC_RPR
 (256)

655 
	#ADC_RCR
 (260)

656 
	#ADC_TPR
 (264)

657 
	#ADC_TCR
 (268)

658 
	#ADC_RNPR
 (272)

659 
	#ADC_RNCR
 (276)

660 
	#ADC_TNPR
 (280)

661 
	#ADC_TNCR
 (284)

662 
	#ADC_PTCR
 (288)

663 
	#ADC_PTSR
 (292)

665 
	#AT91C_ADC_SWRST
 (0x1 << 0)

666 
	#AT91C_ADC_START
 (0x1 << 1)

668 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

669 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

670 
	#AT91C_ADC_TRGEN_EN
 (0x1)

671 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

672 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

673 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

674 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

675 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

676 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

677 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

678 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

679 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

680 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

681 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

682 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

683 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

684 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

685 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

686 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

687 
	#AT91C_ADC_SHTIM
 (0xF << 24)

689 
	#AT91C_ADC_CH0
 (0x1 << 0)

690 
	#AT91C_ADC_CH1
 (0x1 << 1)

691 
	#AT91C_ADC_CH2
 (0x1 << 2)

692 
	#AT91C_ADC_CH3
 (0x1 << 3)

693 
	#AT91C_ADC_CH4
 (0x1 << 4)

694 
	#AT91C_ADC_CH5
 (0x1 << 5)

695 
	#AT91C_ADC_CH6
 (0x1 << 6)

696 
	#AT91C_ADC_CH7
 (0x1 << 7)

700 
	#AT91C_ADC_EOC0
 (0x1 << 0)

701 
	#AT91C_ADC_EOC1
 (0x1 << 1)

702 
	#AT91C_ADC_EOC2
 (0x1 << 2)

703 
	#AT91C_ADC_EOC3
 (0x1 << 3)

704 
	#AT91C_ADC_EOC4
 (0x1 << 4)

705 
	#AT91C_ADC_EOC5
 (0x1 << 5)

706 
	#AT91C_ADC_EOC6
 (0x1 << 6)

707 
	#AT91C_ADC_EOC7
 (0x1 << 7)

708 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

709 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

710 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

711 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

712 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

713 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

714 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

715 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

716 
	#AT91C_ADC_DRDY
 (0x1 << 16)

717 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

718 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

719 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

721 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

726 
	#AT91C_ADC_DATA
 (0x3FF << 0)

734 

	)

739 
	#SSC_CR
 ( 0)

740 
	#SSC_CMR
 ( 4)

741 
	#SSC_RCMR
 (16)

742 
	#SSC_RFMR
 (20)

743 
	#SSC_TCMR
 (24)

744 
	#SSC_TFMR
 (28)

745 
	#SSC_RHR
 (32)

746 
	#SSC_THR
 (36)

747 
	#SSC_RSHR
 (48)

748 
	#SSC_TSHR
 (52)

749 
	#SSC_RC0R
 (56)

750 
	#SSC_RC1R
 (60)

751 
	#SSC_SR
 (64)

752 
	#SSC_IER
 (68)

753 
	#SSC_IDR
 (72)

754 
	#SSC_IMR
 (76)

755 
	#SSC_RPR
 (256)

756 
	#SSC_RCR
 (260)

757 
	#SSC_TPR
 (264)

758 
	#SSC_TCR
 (268)

759 
	#SSC_RNPR
 (272)

760 
	#SSC_RNCR
 (276)

761 
	#SSC_TNPR
 (280)

762 
	#SSC_TNCR
 (284)

763 
	#SSC_PTCR
 (288)

764 
	#SSC_PTSR
 (292)

766 
	#AT91C_SSC_RXEN
 (0x1 << 0)

767 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

768 
	#AT91C_SSC_TXEN
 (0x1 << 8)

769 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

770 
	#AT91C_SSC_SWRST
 (0x1 << 15)

772 
	#AT91C_SSC_CKS
 (0x3 << 0)

773 
	#AT91C_SSC_CKS_DIV
 (0x0)

774 
	#AT91C_SSC_CKS_TK
 (0x1)

775 
	#AT91C_SSC_CKS_RK
 (0x2)

776 
	#AT91C_SSC_CKO
 (0x7 << 2)

777 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

778 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

779 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

780 
	#AT91C_SSC_CKI
 (0x1 << 5)

781 
	#AT91C_SSC_CKG
 (0x3 << 6)

782 
	#AT91C_SSC_CKG_NONE
 (0x0 << 6)

783 
	#AT91C_SSC_CKG_LOW
 (0x1 << 6)

784 
	#AT91C_SSC_CKG_HIGH
 (0x2 << 6)

785 
	#AT91C_SSC_START
 (0xF << 8)

786 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

787 
	#AT91C_SSC_START_TX
 (0x1 << 8)

788 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

789 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

790 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

791 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

792 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

793 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

794 
	#AT91C_SSC_START_0
 (0x8 << 8)

795 
	#AT91C_SSC_STOP
 (0x1 << 12)

796 
	#AT91C_SSC_STTOUT
 (0x1 << 15)

797 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

798 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

800 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

801 
	#AT91C_SSC_LOOP
 (0x1 << 5)

802 
	#AT91C_SSC_MSBF
 (0x1 << 7)

803 
	#AT91C_SSC_DATNB
 (0xF << 8)

804 
	#AT91C_SSC_FSLEN
 (0xF << 16)

805 
	#AT91C_SSC_FSOS
 (0x7 << 20)

806 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

807 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

808 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

809 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

810 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

811 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

812 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

815 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

816 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

818 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

819 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

820 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

821 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

822 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

823 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

824 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

825 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

826 
	#AT91C_SSC_CP0
 (0x1 << 8)

827 
	#AT91C_SSC_CP1
 (0x1 << 9)

828 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

829 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

830 
	#AT91C_SSC_TXENA
 (0x1 << 16)

831 
	#AT91C_SSC_RXENA
 (0x1 << 17)

835 

	)

840 
	#US_CR
 ( 0)

841 
	#US_MR
 ( 4)

842 
	#US_IER
 ( 8)

843 
	#US_IDR
 (12)

844 
	#US_IMR
 (16)

845 
	#US_CSR
 (20)

846 
	#US_RHR
 (24)

847 
	#US_THR
 (28)

848 
	#US_BRGR
 (32)

849 
	#US_RTOR
 (36)

850 
	#US_TTGR
 (40)

851 
	#US_FIDI
 (64)

852 
	#US_NER
 (68)

853 
	#US_XXR
 (72)

854 
	#US_IF
 (76)

855 
	#US_RPR
 (256)

856 
	#US_RCR
 (260)

857 
	#US_TPR
 (264)

858 
	#US_TCR
 (268)

859 
	#US_RNPR
 (272)

860 
	#US_RNCR
 (276)

861 
	#US_TNPR
 (280)

862 
	#US_TNCR
 (284)

863 
	#US_PTCR
 (288)

864 
	#US_PTSR
 (292)

866 
	#AT91C_US_RSTSTA
 (0x1 << 8)

867 
	#AT91C_US_STTBRK
 (0x1 << 9)

868 
	#AT91C_US_STPBRK
 (0x1 << 10)

869 
	#AT91C_US_STTTO
 (0x1 << 11)

870 
	#AT91C_US_SENDA
 (0x1 << 12)

871 
	#AT91C_US_RSTIT
 (0x1 << 13)

872 
	#AT91C_US_RSTNACK
 (0x1 << 14)

873 
	#AT91C_US_RETTO
 (0x1 << 15)

874 
	#AT91C_US_DTREN
 (0x1 << 16)

875 
	#AT91C_US_DTRDIS
 (0x1 << 17)

876 
	#AT91C_US_RTSEN
 (0x1 << 18)

877 
	#AT91C_US_RTSDIS
 (0x1 << 19)

879 
	#AT91C_US_USMODE
 (0xF << 0)

880 
	#AT91C_US_USMODE_NORMAL
 (0x0)

881 
	#AT91C_US_USMODE_RS485
 (0x1)

882 
	#AT91C_US_USMODE_HWHSH
 (0x2)

883 
	#AT91C_US_USMODE_MODEM
 (0x3)

884 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

885 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

886 
	#AT91C_US_USMODE_IRDA
 (0x8)

887 
	#AT91C_US_USMODE_SWHSH
 (0xC)

888 
	#AT91C_US_CLKS
 (0x3 << 4)

889 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

890 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

891 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

892 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

893 
	#AT91C_US_CHRL
 (0x3 << 6)

894 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

895 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

896 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

897 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

898 
	#AT91C_US_SYNC
 (0x1 << 8)

899 
	#AT91C_US_NBSTOP
 (0x3 << 12)

900 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

901 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

902 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

903 
	#AT91C_US_MSBF
 (0x1 << 16)

904 
	#AT91C_US_MODE9
 (0x1 << 17)

905 
	#AT91C_US_CKLO
 (0x1 << 18)

906 
	#AT91C_US_OVER
 (0x1 << 19)

907 
	#AT91C_US_INACK
 (0x1 << 20)

908 
	#AT91C_US_DSNACK
 (0x1 << 21)

909 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

910 
	#AT91C_US_FILTER
 (0x1 << 28)

912 
	#AT91C_US_RXBRK
 (0x1 << 2)

913 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

914 
	#AT91C_US_ITERATION
 (0x1 << 10)

915 
	#AT91C_US_NACK
 (0x1 << 13)

916 
	#AT91C_US_RIIC
 (0x1 << 16)

917 
	#AT91C_US_DSRIC
 (0x1 << 17)

918 
	#AT91C_US_DCDIC
 (0x1 << 18)

919 
	#AT91C_US_CTSIC
 (0x1 << 19)

923 
	#AT91C_US_RI
 (0x1 << 20)

924 
	#AT91C_US_DSR
 (0x1 << 21)

925 
	#AT91C_US_DCD
 (0x1 << 22)

926 
	#AT91C_US_CTS
 (0x1 << 23)

927 

	)

932 
	#TWI_CR
 ( 0)

933 
	#TWI_MMR
 ( 4)

934 
	#TWI_SMR
 ( 8)

935 
	#TWI_IADR
 (12)

936 
	#TWI_CWGR
 (16)

937 
	#TWI_SR
 (32)

938 
	#TWI_IER
 (36)

939 
	#TWI_IDR
 (40)

940 
	#TWI_IMR
 (44)

941 
	#TWI_RHR
 (48)

942 
	#TWI_THR
 (52)

944 
	#AT91C_TWI_START
 (0x1 << 0)

945 
	#AT91C_TWI_STOP
 (0x1 << 1)

946 
	#AT91C_TWI_MSEN
 (0x1 << 2)

947 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

948 
	#AT91C_TWI_SVEN
 (0x1 << 4)

949 
	#AT91C_TWI_SVDIS
 (0x1 << 5)

950 
	#AT91C_TWI_SWRST
 (0x1 << 7)

952 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

953 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

954 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

955 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

956 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

957 
	#AT91C_TWI_MREAD
 (0x1 << 12)

958 
	#AT91C_TWI_DADR
 (0x7F << 16)

960 
	#AT91C_TWI_SADR
 (0x7F << 16)

962 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

963 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

964 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

966 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

967 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

968 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

969 
	#AT91C_TWI_SVREAD
 (0x1 << 3)

970 
	#AT91C_TWI_SVACC
 (0x1 << 4)

971 
	#AT91C_TWI_GCACC
 (0x1 << 5)

972 
	#AT91C_TWI_OVRE
 (0x1 << 6)

973 
	#AT91C_TWI_UNRE
 (0x1 << 7)

974 
	#AT91C_TWI_NACK
 (0x1 << 8)

975 
	#AT91C_TWI_ARBLST
 (0x1 << 9)

979 

	)

984 
	#TC_CCR
 ( 0)

985 
	#TC_CMR
 ( 4)

986 
	#TC_CV
 (16)

987 
	#TC_RA
 (20)

988 
	#TC_RB
 (24)

989 
	#TC_RC
 (28)

990 
	#TC_SR
 (32)

991 
	#TC_IER
 (36)

992 
	#TC_IDR
 (40)

993 
	#TC_IMR
 (44)

995 
	#AT91C_TC_CLKEN
 (0x1 << 0)

996 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

997 
	#AT91C_TC_SWTRG
 (0x1 << 2)

999 
	#AT91C_TC_CLKS
 (0x7 << 0)

1000 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

1001 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

1002 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

1003 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

1004 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

1005 
	#AT91C_TC_CLKS_XC0
 (0x5)

1006 
	#AT91C_TC_CLKS_XC1
 (0x6)

1007 
	#AT91C_TC_CLKS_XC2
 (0x7)

1008 
	#AT91C_TC_CLKI
 (0x1 << 3)

1009 
	#AT91C_TC_BURST
 (0x3 << 4)

1010 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

1011 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

1012 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

1013 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

1014 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

1015 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

1016 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

1017 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

1018 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

1019 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

1020 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

1021 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

1022 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

1023 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

1024 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

1025 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

1026 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

1027 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

1028 
	#AT91C_TC_ABETRG
 (0x1 << 10)

1029 
	#AT91C_TC_EEVT
 (0x3 << 10)

1030 
	#AT91C_TC_EEVT_NONE
 (0x0 << 10)

1031 
	#AT91C_TC_EEVT_RISING
 (0x1 << 10)

1032 
	#AT91C_TC_EEVT_FALLING
 (0x2 << 10)

1033 
	#AT91C_TC_EEVT_BOTH
 (0x3 << 10)

1034 
	#AT91C_TC_ENETRG
 (0x1 << 12)

1035 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

1036 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

1037 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

1038 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

1039 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

1040 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

1041 
	#AT91C_TC_WAVE
 (0x1 << 15)

1042 
	#AT91C_TC_LDRA
 (0x3 << 16)

1043 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

1044 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

1045 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

1046 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

1047 
	#AT91C_TC_ACPA
 (0x3 << 16)

1048 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

1049 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

1050 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

1051 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

1052 
	#AT91C_TC_LDRB
 (0x3 << 18)

1053 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

1054 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

1055 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

1056 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

1057 
	#AT91C_TC_ACPC
 (0x3 << 18)

1058 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

1059 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

1060 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

1061 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

1062 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1063 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1064 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1065 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1066 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1067 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1068 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1069 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1070 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1071 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1072 
	#AT91C_TC_BCPB
 (0x3 << 24)

1073 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1074 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1075 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1076 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1077 
	#AT91C_TC_BCPC
 (0x3 << 26)

1078 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1079 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1080 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1081 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1082 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1083 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1084 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1085 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1086 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1087 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1088 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1089 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1090 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1091 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1093 
	#AT91C_TC_COVFS
 (0x1 << 0)

1094 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1095 
	#AT91C_TC_CPAS
 (0x1 << 2)

1096 
	#AT91C_TC_CPBS
 (0x1 << 3)

1097 
	#AT91C_TC_CPCS
 (0x1 << 4)

1098 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1099 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1100 
	#AT91C_TC_ETRCS
 (0x1 << 7)

1101 
	#AT91C_TC_ETRGS
 (0x1 << 16)

1102 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1103 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1107 

	)

1112 
	#TCB_TC0
 ( 0)

1113 
	#TCB_TC1
 (64)

1114 
	#TCB_TC2
 (128)

1115 
	#TCB_BCR
 (192)

1116 
	#TCB_BMR
 (196)

1118 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1120 
	#AT91C_TCB_TC0XC0S
 (0x1 << 0)

1121 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1122 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1123 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1124 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1125 
	#AT91C_TCB_TC1XC1S
 (0x1 << 2)

1126 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1127 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1128 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1129 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1130 
	#AT91C_TCB_TC2XC2S
 (0x1 << 4)

1131 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1132 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1133 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1134 
	#AT91C_TCB_TC2XC2S_TIOA2
 (0x3 << 4)

1135 

	)

1140 
	#PWMC_CMR
 ( 0)

1141 
	#PWMC_CDTYR
 ( 4)

1142 
	#PWMC_CPRDR
 ( 8)

1143 
	#PWMC_CCNTR
 (12)

1144 
	#PWMC_CUPDR
 (16)

1145 
	#PWMC_Re£rved
 (20)

1147 
	#AT91C_PWMC_CPRE
 (0xF << 0)

1148 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

1149 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

1150 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

1151 
	#AT91C_PWMC_CALG
 (0x1 << 8)

1152 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

1153 
	#AT91C_PWMC_CPD
 (0x1 << 10)

1155 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

1157 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

1159 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

1161 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

1162 

	)

1167 
	#PWMC_MR
 ( 0)

1168 
	#PWMC_ENA
 ( 4)

1169 
	#PWMC_DIS
 ( 8)

1170 
	#PWMC_SR
 (12)

1171 
	#PWMC_IER
 (16)

1172 
	#PWMC_IDR
 (20)

1173 
	#PWMC_IMR
 (24)

1174 
	#PWMC_ISR
 (28)

1175 
	#PWMC_VR
 (252)

1176 
	#PWMC_CH
 (512)

1178 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

1179 
	#AT91C_PWMC_PREA
 (0xF << 8)

1180 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

1181 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

1182 
	#AT91C_PWMC_PREB
 (0xF << 24)

1183 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

1185 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

1186 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

1187 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

1188 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

1189 
	#AT91C_PWMC_CHID4
 (0x1 << 4)

1190 
	#AT91C_PWMC_CHID5
 (0x1 << 5)

1191 
	#AT91C_PWMC_CHID6
 (0x1 << 6)

1192 
	#AT91C_PWMC_CHID7
 (0x1 << 7)

1199 

	)

1204 
	#UDP_NUM
 ( 0)

1205 
	#UDP_GLBSTATE
 ( 4)

1206 
	#UDP_FADDR
 ( 8)

1207 
	#UDP_IER
 (16)

1208 
	#UDP_IDR
 (20)

1209 
	#UDP_IMR
 (24)

1210 
	#UDP_ISR
 (28)

1211 
	#UDP_ICR
 (32)

1212 
	#UDP_RSTEP
 (40)

1213 
	#UDP_CSR
 (48)

1214 
	#UDP_FDR
 (80)

1216 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

1217 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

1218 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

1220 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

1221 
	#AT91C_UDP_CONFG
 (0x1 << 1)

1222 
	#AT91C_UDP_RMWUPE
 (0x1 << 2)

1223 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

1225 
	#AT91C_UDP_FADD
 (0xFF << 0)

1226 
	#AT91C_UDP_FEN
 (0x1 << 8)

1228 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

1229 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

1230 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

1231 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

1232 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

1233 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

1234 
	#AT91C_UDP_EPINT6
 (0x1 << 6)

1235 
	#AT91C_UDP_EPINT7
 (0x1 << 7)

1236 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

1237 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

1238 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

1239 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

1240 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

1244 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

1247 
	#AT91C_UDP_EP0
 (0x1 << 0)

1248 
	#AT91C_UDP_EP1
 (0x1 << 1)

1249 
	#AT91C_UDP_EP2
 (0x1 << 2)

1250 
	#AT91C_UDP_EP3
 (0x1 << 3)

1251 
	#AT91C_UDP_EP4
 (0x1 << 4)

1252 
	#AT91C_UDP_EP5
 (0x1 << 5)

1253 
	#AT91C_UDP_EP6
 (0x1 << 6)

1254 
	#AT91C_UDP_EP7
 (0x1 << 7)

1256 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

1257 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

1258 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

1259 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

1260 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

1261 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

1262 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

1263 
	#AT91C_UDP_DIR
 (0x1 << 7)

1264 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

1265 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

1266 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

1267 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

1268 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

1269 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

1270 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

1271 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

1272 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

1273 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

1274 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

1275 

	)

1280 
	#AT91C_SYSC_SYSC_VRPM
 (0xFFFFFD60)

1282 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1283 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1284 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1285 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1286 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1287 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1288 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1289 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1290 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1291 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1292 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1293 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1294 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1295 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1296 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1297 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1298 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1299 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1301 
	#AT91C_DBGU_C2R
 (0xFFFFF244)

1302 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1303 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1304 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1305 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1306 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1307 
	#AT91C_DBGU_C1R
 (0xFFFFF240)

1308 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1309 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1310 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1311 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1312 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1314 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1315 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1316 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1317 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1318 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1319 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1320 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1321 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1322 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1323 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1325 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1326 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1327 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1328 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1329 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1330 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1331 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1332 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1333 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1334 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1335 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1336 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1337 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1338 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1339 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1340 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1341 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1342 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1343 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1344 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1345 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1346 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1347 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1348 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1349 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1350 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1351 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1352 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1353 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1355 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1356 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1357 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1359 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1360 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1361 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1362 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1363 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1364 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1365 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1366 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1367 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1368 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1369 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1370 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1371 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1372 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1373 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1375 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1376 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1377 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1379 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1380 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1381 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1382 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1384 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1385 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1386 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1387 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1389 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1390 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1391 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1393 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1394 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1395 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1396 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1397 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1398 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1400 
	#AT91C_SPI_PTCR
 (0xFFFE0120)

1401 
	#AT91C_SPI_TNPR
 (0xFFFE0118)

1402 
	#AT91C_SPI_RNPR
 (0xFFFE0110)

1403 
	#AT91C_SPI_TPR
 (0xFFFE0108)

1404 
	#AT91C_SPI_RPR
 (0xFFFE0100)

1405 
	#AT91C_SPI_PTSR
 (0xFFFE0124)

1406 
	#AT91C_SPI_TNCR
 (0xFFFE011C)

1407 
	#AT91C_SPI_RNCR
 (0xFFFE0114)

1408 
	#AT91C_SPI_TCR
 (0xFFFE010C)

1409 
	#AT91C_SPI_RCR
 (0xFFFE0104)

1411 
	#AT91C_SPI_CSR
 (0xFFFE0030)

1412 
	#AT91C_SPI_IDR
 (0xFFFE0018)

1413 
	#AT91C_SPI_SR
 (0xFFFE0010)

1414 
	#AT91C_SPI_RDR
 (0xFFFE0008)

1415 
	#AT91C_SPI_CR
 (0xFFFE0000)

1416 
	#AT91C_SPI_IMR
 (0xFFFE001C)

1417 
	#AT91C_SPI_IER
 (0xFFFE0014)

1418 
	#AT91C_SPI_TDR
 (0xFFFE000C)

1419 
	#AT91C_SPI_MR
 (0xFFFE0004)

1421 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

1422 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

1423 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

1424 
	#AT91C_ADC_TPR
 (0xFFFD8108)

1425 
	#AT91C_ADC_RPR
 (0xFFFD8100)

1426 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

1427 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

1428 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

1429 
	#AT91C_ADC_TCR
 (0xFFFD810C)

1430 
	#AT91C_ADC_RCR
 (0xFFFD8104)

1432 
	#AT91C_ADC_IMR
 (0xFFFD802C)

1433 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

1434 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

1435 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

1436 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

1437 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

1438 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

1439 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

1440 
	#AT91C_ADC_MR
 (0xFFFD8004)

1441 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

1442 
	#AT91C_ADC_CR
 (0xFFFD8000)

1443 
	#AT91C_ADC_CHER
 (0xFFFD8010)

1444 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

1445 
	#AT91C_ADC_IER
 (0xFFFD8024)

1446 
	#AT91C_ADC_SR
 (0xFFFD801C)

1447 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

1448 
	#AT91C_ADC_IDR
 (0xFFFD8028)

1449 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

1451 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1452 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1453 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1454 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1455 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1456 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1457 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1458 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1459 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1460 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1462 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1463 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1464 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1465 
	#AT91C_SSC_SR
 (0xFFFD4040)

1466 
	#AT91C_SSC_RC0R
 (0xFFFD4038)

1467 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1468 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1469 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1470 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1471 
	#AT91C_SSC_CR
 (0xFFFD4000)

1472 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1473 
	#AT91C_SSC_IER
 (0xFFFD4044)

1474 
	#AT91C_SSC_RC1R
 (0xFFFD403C)

1475 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1476 
	#AT91C_SSC_THR
 (0xFFFD4024)

1477 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1479 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1480 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1481 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1482 
	#AT91C_US1_TCR
 (0xFFFC410C)

1483 
	#AT91C_US1_RCR
 (0xFFFC4104)

1484 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1485 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1486 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1487 
	#AT91C_US1_TPR
 (0xFFFC4108)

1488 
	#AT91C_US1_RPR
 (0xFFFC4100)

1490 
	#AT91C_US1_XXR
 (0xFFFC4048)

1491 
	#AT91C_US1_RHR
 (0xFFFC4018)

1492 
	#AT91C_US1_IMR
 (0xFFFC4010)

1493 
	#AT91C_US1_IER
 (0xFFFC4008)

1494 
	#AT91C_US1_CR
 (0xFFFC4000)

1495 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1496 
	#AT91C_US1_THR
 (0xFFFC401C)

1497 
	#AT91C_US1_CSR
 (0xFFFC4014)

1498 
	#AT91C_US1_IDR
 (0xFFFC400C)

1499 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1500 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1501 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1502 
	#AT91C_US1_IF
 (0xFFFC404C)

1503 
	#AT91C_US1_NER
 (0xFFFC4044)

1504 
	#AT91C_US1_MR
 (0xFFFC4004)

1506 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1507 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1508 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1509 
	#AT91C_US0_TPR
 (0xFFFC0108)

1510 
	#AT91C_US0_RPR
 (0xFFFC0100)

1511 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1512 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1513 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1514 
	#AT91C_US0_TCR
 (0xFFFC010C)

1515 
	#AT91C_US0_RCR
 (0xFFFC0104)

1517 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1518 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1519 
	#AT91C_US0_RHR
 (0xFFFC0018)

1520 
	#AT91C_US0_IMR
 (0xFFFC0010)

1521 
	#AT91C_US0_NER
 (0xFFFC0044)

1522 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1523 
	#AT91C_US0_XXR
 (0xFFFC0048)

1524 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1525 
	#AT91C_US0_CR
 (0xFFFC0000)

1526 
	#AT91C_US0_IER
 (0xFFFC0008)

1527 
	#AT91C_US0_IF
 (0xFFFC004C)

1528 
	#AT91C_US0_MR
 (0xFFFC0004)

1529 
	#AT91C_US0_IDR
 (0xFFFC000C)

1530 
	#AT91C_US0_CSR
 (0xFFFC0014)

1531 
	#AT91C_US0_THR
 (0xFFFC001C)

1533 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1534 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1535 
	#AT91C_TWI_SR
 (0xFFFB8020)

1536 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1537 
	#AT91C_TWI_SMR
 (0xFFFB8008)

1538 
	#AT91C_TWI_CR
 (0xFFFB8000)

1539 
	#AT91C_TWI_THR
 (0xFFFB8034)

1540 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1541 
	#AT91C_TWI_IER
 (0xFFFB8024)

1542 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1543 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1545 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1546 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1547 
	#AT91C_TC2_RC
 (0xFFFA009C)

1548 
	#AT91C_TC2_RA
 (0xFFFA0094)

1549 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1550 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1551 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1552 
	#AT91C_TC2_RB
 (0xFFFA0098)

1553 
	#AT91C_TC2_CV
 (0xFFFA0090)

1554 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1556 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1557 
	#AT91C_TC1_IER
 (0xFFFA0064)

1558 
	#AT91C_TC1_RC
 (0xFFFA005C)

1559 
	#AT91C_TC1_RA
 (0xFFFA0054)

1560 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1561 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1562 
	#AT91C_TC1_SR
 (0xFFFA0060)

1563 
	#AT91C_TC1_RB
 (0xFFFA0058)

1564 
	#AT91C_TC1_CV
 (0xFFFA0050)

1565 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1567 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1568 
	#AT91C_TC0_IER
 (0xFFFA0024)

1569 
	#AT91C_TC0_RC
 (0xFFFA001C)

1570 
	#AT91C_TC0_RA
 (0xFFFA0014)

1571 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1572 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1573 
	#AT91C_TC0_SR
 (0xFFFA0020)

1574 
	#AT91C_TC0_RB
 (0xFFFA0018)

1575 
	#AT91C_TC0_CV
 (0xFFFA0010)

1576 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1578 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1579 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1581 
	#AT91C_CH3_CUPDR
 (0xFFFCC270)

1582 
	#AT91C_CH3_CPRDR
 (0xFFFCC268)

1583 
	#AT91C_CH3_CMR
 (0xFFFCC260)

1584 
	#AT91C_CH3_Re£rved
 (0xFFFCC274)

1585 
	#AT91C_CH3_CCNTR
 (0xFFFCC26C)

1586 
	#AT91C_CH3_CDTYR
 (0xFFFCC264)

1588 
	#AT91C_CH2_CUPDR
 (0xFFFCC250)

1589 
	#AT91C_CH2_CPRDR
 (0xFFFCC248)

1590 
	#AT91C_CH2_CMR
 (0xFFFCC240)

1591 
	#AT91C_CH2_Re£rved
 (0xFFFCC254)

1592 
	#AT91C_CH2_CCNTR
 (0xFFFCC24C)

1593 
	#AT91C_CH2_CDTYR
 (0xFFFCC244)

1595 
	#AT91C_CH1_CUPDR
 (0xFFFCC230)

1596 
	#AT91C_CH1_CPRDR
 (0xFFFCC228)

1597 
	#AT91C_CH1_CMR
 (0xFFFCC220)

1598 
	#AT91C_CH1_Re£rved
 (0xFFFCC234)

1599 
	#AT91C_CH1_CCNTR
 (0xFFFCC22C)

1600 
	#AT91C_CH1_CDTYR
 (0xFFFCC224)

1602 
	#AT91C_CH0_CUPDR
 (0xFFFCC210)

1603 
	#AT91C_CH0_CPRDR
 (0xFFFCC208)

1604 
	#AT91C_CH0_CMR
 (0xFFFCC200)

1605 
	#AT91C_CH0_Re£rved
 (0xFFFCC214)

1606 
	#AT91C_CH0_CCNTR
 (0xFFFCC20C)

1607 
	#AT91C_CH0_CDTYR
 (0xFFFCC204)

1609 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1610 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1611 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1612 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1613 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1614 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1615 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1616 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1617 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1619 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1620 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1621 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1622 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1623 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1624 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1625 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1626 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1627 
	#AT91C_UDP_IER
 (0xFFFB0010)

1628 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1629 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1630 

	)

1634 
	#AT91C_PIO_PA0
 (1 << 0)

1635 
	#AT91C_PA0_PWM0
 (
AT91C_PIO_PA0
)

1636 
	#AT91C_PA0_TIOA0
 (
AT91C_PIO_PA0
)

1637 
	#AT91C_PIO_PA1
 (1 << 1)

1638 
	#AT91C_PA1_PWM1
 (
AT91C_PIO_PA1
)

1639 
	#AT91C_PA1_TIOB0
 (
AT91C_PIO_PA1
)

1640 
	#AT91C_PIO_PA10
 (1 << 10)

1641 
	#AT91C_PA10_DTXD
 (
AT91C_PIO_PA10
)

1642 
	#AT91C_PA10_NPCS2
 (
AT91C_PIO_PA10
)

1643 
	#AT91C_PIO_PA11
 (1 << 11)

1644 
	#AT91C_PA11_NPCS0
 (
AT91C_PIO_PA11
)

1645 
	#AT91C_PA11_PWM0
 (
AT91C_PIO_PA11
)

1646 
	#AT91C_PIO_PA12
 (1 << 12)

1647 
	#AT91C_PA12_MISO
 (
AT91C_PIO_PA12
)

1648 
	#AT91C_PA12_PWM1
 (
AT91C_PIO_PA12
)

1649 
	#AT91C_PIO_PA13
 (1 << 13)

1650 
	#AT91C_PA13_MOSI
 (
AT91C_PIO_PA13
)

1651 
	#AT91C_PA13_PWM2
 (
AT91C_PIO_PA13
)

1652 
	#AT91C_PIO_PA14
 (1 << 14)

1653 
	#AT91C_PA14_SPCK
 (
AT91C_PIO_PA14
)

1654 
	#AT91C_PA14_PWM3
 (
AT91C_PIO_PA14
)

1655 
	#AT91C_PIO_PA15
 (1 << 15)

1656 
	#AT91C_PA15_TF
 (
AT91C_PIO_PA15
)

1657 
	#AT91C_PA15_TIOA1
 (
AT91C_PIO_PA15
)

1658 
	#AT91C_PIO_PA16
 (1 << 16)

1659 
	#AT91C_PA16_TK
 (
AT91C_PIO_PA16
)

1660 
	#AT91C_PA16_TIOB1
 (
AT91C_PIO_PA16
)

1661 
	#AT91C_PIO_PA17
 (1 << 17)

1662 
	#AT91C_PA17_TD
 (
AT91C_PIO_PA17
)

1663 
	#AT91C_PA17_PCK1
 (
AT91C_PIO_PA17
)

1664 
	#AT91C_PIO_PA18
 (1 << 18)

1665 
	#AT91C_PA18_RD
 (
AT91C_PIO_PA18
)

1666 
	#AT91C_PA18_PCK2
 (
AT91C_PIO_PA18
)

1667 
	#AT91C_PIO_PA19
 (1 << 19)

1668 
	#AT91C_PA19_RK
 (
AT91C_PIO_PA19
)

1669 
	#AT91C_PA19_FIQ
 (
AT91C_PIO_PA19
)

1670 
	#AT91C_PIO_PA2
 (1 << 2)

1671 
	#AT91C_PA2_PWM2
 (
AT91C_PIO_PA2
)

1672 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

1673 
	#AT91C_PIO_PA20
 (1 << 20)

1674 
	#AT91C_PA20_RF
 (
AT91C_PIO_PA20
)

1675 
	#AT91C_PA20_IRQ0
 (
AT91C_PIO_PA20
)

1676 
	#AT91C_PIO_PA21
 (1 << 21)

1677 
	#AT91C_PA21_RXD1
 (
AT91C_PIO_PA21
)

1678 
	#AT91C_PA21_PCK1
 (
AT91C_PIO_PA21
)

1679 
	#AT91C_PIO_PA22
 (1 << 22)

1680 
	#AT91C_PA22_TXD1
 (
AT91C_PIO_PA22
)

1681 
	#AT91C_PA22_NPCS3
 (
AT91C_PIO_PA22
)

1682 
	#AT91C_PIO_PA23
 (1 << 23)

1683 
	#AT91C_PA23_SCK1
 (
AT91C_PIO_PA23
)

1684 
	#AT91C_PA23_PWM0
 (
AT91C_PIO_PA23
)

1685 
	#AT91C_PIO_PA24
 (1 << 24)

1686 
	#AT91C_PA24_RTS1
 (
AT91C_PIO_PA24
)

1687 
	#AT91C_PA24_PWM1
 (
AT91C_PIO_PA24
)

1688 
	#AT91C_PIO_PA25
 (1 << 25)

1689 
	#AT91C_PA25_CTS1
 (
AT91C_PIO_PA25
)

1690 
	#AT91C_PA25_PWM2
 (
AT91C_PIO_PA25
)

1691 
	#AT91C_PIO_PA26
 (1 << 26)

1692 
	#AT91C_PA26_DCD1
 (
AT91C_PIO_PA26
)

1693 
	#AT91C_PA26_TIOA2
 (
AT91C_PIO_PA26
)

1694 
	#AT91C_PIO_PA27
 (1 << 27)

1695 
	#AT91C_PA27_DTR1
 (
AT91C_PIO_PA27
)

1696 
	#AT91C_PA27_TIOB2
 (
AT91C_PIO_PA27
)

1697 
	#AT91C_PIO_PA28
 (1 << 28)

1698 
	#AT91C_PA28_DSR1
 (
AT91C_PIO_PA28
)

1699 
	#AT91C_PA28_TCLK1
 (
AT91C_PIO_PA28
)

1700 
	#AT91C_PIO_PA29
 (1 << 29)

1701 
	#AT91C_PA29_RI1
 (
AT91C_PIO_PA29
)

1702 
	#AT91C_PA29_TCLK2
 (
AT91C_PIO_PA29
)

1703 
	#AT91C_PIO_PA3
 (1 << 3)

1704 
	#AT91C_PA3_TWD
 (
AT91C_PIO_PA3
)

1705 
	#AT91C_PA3_NPCS3
 (
AT91C_PIO_PA3
)

1706 
	#AT91C_PIO_PA30
 (1 << 30)

1707 
	#AT91C_PA30_IRQ1
 (
AT91C_PIO_PA30
)

1708 
	#AT91C_PA30_NPCS2
 (
AT91C_PIO_PA30
)

1709 
	#AT91C_PIO_PA31
 (1 << 31)

1710 
	#AT91C_PA31_NPCS1
 (
AT91C_PIO_PA31
)

1711 
	#AT91C_PA31_PCK2
 (
AT91C_PIO_PA31
)

1712 
	#AT91C_PIO_PA4
 (1 << 4)

1713 
	#AT91C_PA4_TWCK
 (
AT91C_PIO_PA4
)

1714 
	#AT91C_PA4_TCLK0
 (
AT91C_PIO_PA4
)

1715 
	#AT91C_PIO_PA5
 (1 << 5)

1716 
	#AT91C_PA5_RXD0
 (
AT91C_PIO_PA5
)

1717 
	#AT91C_PA5_NPCS3
 (
AT91C_PIO_PA5
)

1718 
	#AT91C_PIO_PA6
 (1 << 6)

1719 
	#AT91C_PA6_TXD0
 (
AT91C_PIO_PA6
)

1720 
	#AT91C_PA6_PCK0
 (
AT91C_PIO_PA6
)

1721 
	#AT91C_PIO_PA7
 (1 << 7)

1722 
	#AT91C_PA7_RTS0
 (
AT91C_PIO_PA7
)

1723 
	#AT91C_PA7_PWM3
 (
AT91C_PIO_PA7
)

1724 
	#AT91C_PIO_PA8
 (1 << 8)

1725 
	#AT91C_PA8_CTS0
 (
AT91C_PIO_PA8
)

1726 
	#AT91C_PA8_ADTRG
 (
AT91C_PIO_PA8
)

1727 
	#AT91C_PIO_PA9
 (1 << 9)

1728 
	#AT91C_PA9_DRXD
 (
AT91C_PIO_PA9
)

1729 
	#AT91C_PA9_NPCS1
 (
AT91C_PIO_PA9
)

1730 

	)

1734 
	#AT91C_ID_FIQ
 ( 0)

1735 
	#AT91C_ID_SYS
 ( 1)

1736 
	#AT91C_ID_PIOA
 ( 2)

1737 
	#AT91C_ID_3_Re£rved
 ( 3)

1738 
	#AT91C_ID_ADC
 ( 4)

1739 
	#AT91C_ID_SPI
 ( 5)

1740 
	#AT91C_ID_US0
 ( 6)

1741 
	#AT91C_ID_US1
 ( 7)

1742 
	#AT91C_ID_SSC
 ( 8)

1743 
	#AT91C_ID_TWI
 ( 9)

1744 
	#AT91C_ID_PWMC
 (10)

1745 
	#AT91C_ID_UDP
 (11)

1746 
	#AT91C_ID_TC0
 (12)

1747 
	#AT91C_ID_TC1
 (13)

1748 
	#AT91C_ID_TC2
 (14)

1749 
	#AT91C_ID_15_Re£rved
 (15)

1750 
	#AT91C_ID_16_Re£rved
 (16)

1751 
	#AT91C_ID_17_Re£rved
 (17)

1752 
	#AT91C_ID_18_Re£rved
 (18)

1753 
	#AT91C_ID_19_Re£rved
 (19)

1754 
	#AT91C_ID_20_Re£rved
 (20)

1755 
	#AT91C_ID_21_Re£rved
 (21)

1756 
	#AT91C_ID_22_Re£rved
 (22)

1757 
	#AT91C_ID_23_Re£rved
 (23)

1758 
	#AT91C_ID_24_Re£rved
 (24)

1759 
	#AT91C_ID_25_Re£rved
 (25)

1760 
	#AT91C_ID_26_Re£rved
 (26)

1761 
	#AT91C_ID_27_Re£rved
 (27)

1762 
	#AT91C_ID_28_Re£rved
 (28)

1763 
	#AT91C_ID_29_Re£rved
 (29)

1764 
	#AT91C_ID_IRQ0
 (30)

1765 
	#AT91C_ID_IRQ1
 (31)

1766 

	)

1770 
	#AT91C_BASE_SYSC
 (0xFFFFF000)

1771 
	#AT91C_BASE_AIC
 (0xFFFFF000)

1772 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

1773 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

1774 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

1775 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

1776 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

1777 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

1778 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

1779 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

1780 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

1781 
	#AT91C_BASE_MC
 (0xFFFFFF00)

1782 
	#AT91C_BASE_PDC_SPI
 (0xFFFE0100)

1783 
	#AT91C_BASE_SPI
 (0xFFFE0000)

1784 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

1785 
	#AT91C_BASE_ADC
 (0xFFFD8000)

1786 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

1787 
	#AT91C_BASE_SSC
 (0xFFFD4000)

1788 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

1789 
	#AT91C_BASE_US1
 (0xFFFC4000)

1790 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

1791 
	#AT91C_BASE_US0
 (0xFFFC0000)

1792 
	#AT91C_BASE_TWI
 (0xFFFB8000)

1793 
	#AT91C_BASE_TC2
 (0xFFFA0080)

1794 
	#AT91C_BASE_TC1
 (0xFFFA0040)

1795 
	#AT91C_BASE_TC0
 (0xFFFA0000)

1796 
	#AT91C_BASE_TCB
 (0xFFFA0000)

1797 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

1798 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

1799 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

1800 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

1801 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

1802 
	#AT91C_BASE_UDP
 (0xFFFB0000)

1803 

	)

1807 
	#AT91C_ISRAM
 (0x00200000)

1808 
	#AT91C_ISRAM_SIZE
 (0x00004000)

1809 
	#AT91C_IFLASH
 (0x00100000)

1810 
	#AT91C_IFLASH_SIZE
 (0x00010000)

1811 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7X128.h

46 #iâdeà
AT91SAM7X128_H


47 
	#AT91SAM7X128_H


	)

49 vŞ©
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((è
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((è
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((è
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((è
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((è
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((è
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((è
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((è
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((è
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((è
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((è
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((è
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((è
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((è
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((è
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((è
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((è
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((è
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((è
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((è
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((è
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((è
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((è
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((è
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((è
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((è
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((è
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((è
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((è
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((è
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((è
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((è
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((è
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((è
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((è
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((è
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((è
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((è
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((è
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((è
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((è
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((è
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((è
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((è
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((è
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((è
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((è
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((è
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((è
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((è
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((è
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((è
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((è
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((è
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((è
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((è
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((è
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((è
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((è
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((è
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((è
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((è
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((è
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((è
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((è
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((è
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((è
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((è
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((è
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((è
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((è
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((è
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((è
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((è
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((è
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((è
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((è
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((è
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((è
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((è
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((è
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((è
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((è
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((è
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((è
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((è
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((è
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((è
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((è
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((è
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((è
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((è
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((è
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((è
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((è
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((è
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((è
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((è
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((è
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((è
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((è
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00008000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00020000)

2714 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h

56 
	#AIC_SMR
 ( 0)

57 
	#AIC_SVR
 (128)

58 
	#AIC_IVR
 (256)

59 
	#AIC_FVR
 (260)

60 
	#AIC_ISR
 (264)

61 
	#AIC_IPR
 (268)

62 
	#AIC_IMR
 (272)

63 
	#AIC_CISR
 (276)

64 
	#AIC_IECR
 (288)

65 
	#AIC_IDCR
 (292)

66 
	#AIC_ICCR
 (296)

67 
	#AIC_ISCR
 (300)

68 
	#AIC_EOICR
 (304)

69 
	#AIC_SPU
 (308)

70 
	#AIC_DCR
 (312)

71 
	#AIC_FFER
 (320)

72 
	#AIC_FFDR
 (324)

73 
	#AIC_FFSR
 (328)

75 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

76 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

77 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

78 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

79 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (0x0 << 5)

80 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (0x0 << 5)

81 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (0x1 << 5)

82 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (0x1 << 5)

83 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (0x2 << 5)

84 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (0x3 << 5)

86 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

87 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

89 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

90 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

91 

	)

96 
	#PDC_RPR
 ( 0)

97 
	#PDC_RCR
 ( 4)

98 
	#PDC_TPR
 ( 8)

99 
	#PDC_TCR
 (12)

100 
	#PDC_RNPR
 (16)

101 
	#PDC_RNCR
 (20)

102 
	#PDC_TNPR
 (24)

103 
	#PDC_TNCR
 (28)

104 
	#PDC_PTCR
 (32)

105 
	#PDC_PTSR
 (36)

107 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

108 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

109 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

110 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

112 

	)

117 
	#DBGU_CR
 ( 0)

118 
	#DBGU_MR
 ( 4)

119 
	#DBGU_IER
 ( 8)

120 
	#DBGU_IDR
 (12)

121 
	#DBGU_IMR
 (16)

122 
	#DBGU_CSR
 (20)

123 
	#DBGU_RHR
 (24)

124 
	#DBGU_THR
 (28)

125 
	#DBGU_BRGR
 (32)

126 
	#DBGU_CIDR
 (64)

127 
	#DBGU_EXID
 (68)

128 
	#DBGU_FNTR
 (72)

129 
	#DBGU_RPR
 (256)

130 
	#DBGU_RCR
 (260)

131 
	#DBGU_TPR
 (264)

132 
	#DBGU_TCR
 (268)

133 
	#DBGU_RNPR
 (272)

134 
	#DBGU_RNCR
 (276)

135 
	#DBGU_TNPR
 (280)

136 
	#DBGU_TNCR
 (284)

137 
	#DBGU_PTCR
 (288)

138 
	#DBGU_PTSR
 (292)

140 
	#AT91C_US_RSTRX
 (0x1 << 2)

141 
	#AT91C_US_RSTTX
 (0x1 << 3)

142 
	#AT91C_US_RXEN
 (0x1 << 4)

143 
	#AT91C_US_RXDIS
 (0x1 << 5)

144 
	#AT91C_US_TXEN
 (0x1 << 6)

145 
	#AT91C_US_TXDIS
 (0x1 << 7)

146 
	#AT91C_US_RSTSTA
 (0x1 << 8)

148 
	#AT91C_US_PAR
 (0x7 << 9)

149 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

150 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

151 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

152 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

153 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

154 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

155 
	#AT91C_US_CHMODE
 (0x3 << 14)

156 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

157 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

158 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

159 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

161 
	#AT91C_US_RXRDY
 (0x1 << 0)

162 
	#AT91C_US_TXRDY
 (0x1 << 1)

163 
	#AT91C_US_ENDRX
 (0x1 << 3)

164 
	#AT91C_US_ENDTX
 (0x1 << 4)

165 
	#AT91C_US_OVRE
 (0x1 << 5)

166 
	#AT91C_US_FRAME
 (0x1 << 6)

167 
	#AT91C_US_PARE
 (0x1 << 7)

168 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

169 
	#AT91C_US_TXBUFE
 (0x1 << 11)

170 
	#AT91C_US_RXBUFF
 (0x1 << 12)

171 
	#AT91C_US_COMM_TX
 (0x1 << 30)

172 
	#AT91C_US_COMM_RX
 (0x1 << 31)

177 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

178 

	)

183 
	#PIO_PER
 ( 0)

184 
	#PIO_PDR
 ( 4)

185 
	#PIO_PSR
 ( 8)

186 
	#PIO_OER
 (16)

187 
	#PIO_ODR
 (20)

188 
	#PIO_OSR
 (24)

189 
	#PIO_IFER
 (32)

190 
	#PIO_IFDR
 (36)

191 
	#PIO_IFSR
 (40)

192 
	#PIO_SODR
 (48)

193 
	#PIO_CODR
 (52)

194 
	#PIO_ODSR
 (56)

195 
	#PIO_PDSR
 (60)

196 
	#PIO_IER
 (64)

197 
	#PIO_IDR
 (68)

198 
	#PIO_IMR
 (72)

199 
	#PIO_ISR
 (76)

200 
	#PIO_MDER
 (80)

201 
	#PIO_MDDR
 (84)

202 
	#PIO_MDSR
 (88)

203 
	#PIO_PPUDR
 (96)

204 
	#PIO_PPUER
 (100)

205 
	#PIO_PPUSR
 (104)

206 
	#PIO_ASR
 (112)

207 
	#PIO_BSR
 (116)

208 
	#PIO_ABSR
 (120)

209 
	#PIO_OWER
 (160)

210 
	#PIO_OWDR
 (164)

211 
	#PIO_OWSR
 (168)

212 

	)

217 
	#CKGR_MOR
 ( 0)

218 
	#CKGR_MCFR
 ( 4)

219 
	#CKGR_PLLR
 (12)

221 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

222 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

223 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

225 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

226 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

228 
	#AT91C_CKGR_DIV
 (0xFF << 0)

229 
	#AT91C_CKGR_DIV_0
 (0x0)

230 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

231 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

232 
	#AT91C_CKGR_OUT
 (0x3 << 14)

233 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

234 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

235 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

236 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

237 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

238 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

239 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

240 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

241 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

242 

	)

247 
	#PMC_SCER
 ( 0)

248 
	#PMC_SCDR
 ( 4)

249 
	#PMC_SCSR
 ( 8)

250 
	#PMC_PCER
 (16)

251 
	#PMC_PCDR
 (20)

252 
	#PMC_PCSR
 (24)

253 
	#PMC_MOR
 (32)

254 
	#PMC_MCFR
 (36)

255 
	#PMC_PLLR
 (44)

256 
	#PMC_MCKR
 (48)

257 
	#PMC_PCKR
 (64)

258 
	#PMC_IER
 (96)

259 
	#PMC_IDR
 (100)

260 
	#PMC_SR
 (104)

261 
	#PMC_IMR
 (108)

263 
	#AT91C_PMC_PCK
 (0x1 << 0)

264 
	#AT91C_PMC_UDP
 (0x1 << 7)

265 
	#AT91C_PMC_PCK0
 (0x1 << 8)

266 
	#AT91C_PMC_PCK1
 (0x1 << 9)

267 
	#AT91C_PMC_PCK2
 (0x1 << 10)

268 
	#AT91C_PMC_PCK3
 (0x1 << 11)

275 
	#AT91C_PMC_CSS
 (0x3 << 0)

276 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

277 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

278 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

279 
	#AT91C_PMC_PRES
 (0x7 << 2)

280 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

281 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

282 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

283 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

284 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

285 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

286 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

289 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

290 
	#AT91C_PMC_LOCK
 (0x1 << 2)

291 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

292 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

293 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

294 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

295 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

299 

	)

304 
	#RSTC_RCR
 ( 0)

305 
	#RSTC_RSR
 ( 4)

306 
	#RSTC_RMR
 ( 8)

308 
	#AT91C_RSTC_PROCRST
 (0x1 << 0)

309 
	#AT91C_RSTC_PERRST
 (0x1 << 2)

310 
	#AT91C_RSTC_EXTRST
 (0x1 << 3)

311 
	#AT91C_RSTC_KEY
 (0xFF << 24)

313 
	#AT91C_RSTC_URSTS
 (0x1 << 0)

314 
	#AT91C_RSTC_BODSTS
 (0x1 << 1)

315 
	#AT91C_RSTC_RSTTYP
 (0x7 << 8)

316 
	#AT91C_RSTC_RSTTYP_POWERUP
 (0x0 << 8)

317 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (0x1 << 8)

318 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (0x2 << 8)

319 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (0x3 << 8)

320 
	#AT91C_RSTC_RSTTYP_USER
 (0x4 << 8)

321 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (0x5 << 8)

322 
	#AT91C_RSTC_NRSTL
 (0x1 << 16)

323 
	#AT91C_RSTC_SRCMP
 (0x1 << 17)

325 
	#AT91C_RSTC_URSTEN
 (0x1 << 0)

326 
	#AT91C_RSTC_URSTIEN
 (0x1 << 4)

327 
	#AT91C_RSTC_ERSTL
 (0xF << 8)

328 
	#AT91C_RSTC_BODIEN
 (0x1 << 16)

329 

	)

334 
	#RTTC_RTMR
 ( 0)

335 
	#RTTC_RTAR
 ( 4)

336 
	#RTTC_RTVR
 ( 8)

337 
	#RTTC_RTSR
 (12)

339 
	#AT91C_RTTC_RTPRES
 (0xFFFF << 0)

340 
	#AT91C_RTTC_ALMIEN
 (0x1 << 16)

341 
	#AT91C_RTTC_RTTINCIEN
 (0x1 << 17)

342 
	#AT91C_RTTC_RTTRST
 (0x1 << 18)

344 
	#AT91C_RTTC_ALMV
 (0x0 << 0)

346 
	#AT91C_RTTC_CRTV
 (0x0 << 0)

348 
	#AT91C_RTTC_ALMS
 (0x1 << 0)

349 
	#AT91C_RTTC_RTTINC
 (0x1 << 1)

350 

	)

355 
	#PITC_PIMR
 ( 0)

356 
	#PITC_PISR
 ( 4)

357 
	#PITC_PIVR
 ( 8)

358 
	#PITC_PIIR
 (12)

360 
	#AT91C_PITC_PIV
 (0xFFFFF << 0)

361 
	#AT91C_PITC_PITEN
 (0x1 << 24)

362 
	#AT91C_PITC_PITIEN
 (0x1 << 25)

364 
	#AT91C_PITC_PITS
 (0x1 << 0)

366 
	#AT91C_PITC_CPIV
 (0xFFFFF << 0)

367 
	#AT91C_PITC_PICNT
 (0xFFF << 20)

369 

	)

374 
	#WDTC_WDCR
 ( 0)

375 
	#WDTC_WDMR
 ( 4)

376 
	#WDTC_WDSR
 ( 8)

378 
	#AT91C_WDTC_WDRSTT
 (0x1 << 0)

379 
	#AT91C_WDTC_KEY
 (0xFF << 24)

381 
	#AT91C_WDTC_WDV
 (0xFFF << 0)

382 
	#AT91C_WDTC_WDFIEN
 (0x1 << 12)

383 
	#AT91C_WDTC_WDRSTEN
 (0x1 << 13)

384 
	#AT91C_WDTC_WDRPROC
 (0x1 << 14)

385 
	#AT91C_WDTC_WDDIS
 (0x1 << 15)

386 
	#AT91C_WDTC_WDD
 (0xFFF << 16)

387 
	#AT91C_WDTC_WDDBGHLT
 (0x1 << 28)

388 
	#AT91C_WDTC_WDIDLEHLT
 (0x1 << 29)

390 
	#AT91C_WDTC_WDUNF
 (0x1 << 0)

391 
	#AT91C_WDTC_WDERR
 (0x1 << 1)

392 

	)

397 
	#VREG_MR
 ( 0)

399 
	#AT91C_VREG_PSTDBY
 (0x1 << 0)

400 

	)

405 
	#MC_RCR
 ( 0)

406 
	#MC_ASR
 ( 4)

407 
	#MC_AASR
 ( 8)

408 
	#MC_FMR
 (96)

409 
	#MC_FCR
 (100)

410 
	#MC_FSR
 (104)

412 
	#AT91C_MC_RCB
 (0x1 << 0)

414 
	#AT91C_MC_UNDADD
 (0x1 << 0)

415 
	#AT91C_MC_MISADD
 (0x1 << 1)

416 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

417 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

418 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

419 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

420 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

421 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

422 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

423 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

424 
	#AT91C_MC_MST0
 (0x1 << 16)

425 
	#AT91C_MC_MST1
 (0x1 << 17)

426 
	#AT91C_MC_SVMST0
 (0x1 << 24)

427 
	#AT91C_MC_SVMST1
 (0x1 << 25)

429 
	#AT91C_MC_FRDY
 (0x1 << 0)

430 
	#AT91C_MC_LOCKE
 (0x1 << 2)

431 
	#AT91C_MC_PROGE
 (0x1 << 3)

432 
	#AT91C_MC_NEBP
 (0x1 << 7)

433 
	#AT91C_MC_FWS
 (0x3 << 8)

434 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

435 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

436 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

437 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

438 
	#AT91C_MC_FMCN
 (0xFF << 16)

440 
	#AT91C_MC_FCMD
 (0xF << 0)

441 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

442 
	#AT91C_MC_FCMD_LOCK
 (0x2)

443 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

444 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

445 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

446 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

447 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

448 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

449 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

450 
	#AT91C_MC_KEY
 (0xFF << 24)

452 
	#AT91C_MC_SECURITY
 (0x1 << 4)

453 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

454 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

455 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

456 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

457 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

458 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

459 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

460 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

461 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

462 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

463 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

464 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

465 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

466 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

467 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

468 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

469 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

470 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

471 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

472 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

473 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

474 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

475 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

476 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

477 

	)

482 
	#SPI_CR
 ( 0)

483 
	#SPI_MR
 ( 4)

484 
	#SPI_RDR
 ( 8)

485 
	#SPI_TDR
 (12)

486 
	#SPI_SR
 (16)

487 
	#SPI_IER
 (20)

488 
	#SPI_IDR
 (24)

489 
	#SPI_IMR
 (28)

490 
	#SPI_CSR
 (48)

491 
	#SPI_RPR
 (256)

492 
	#SPI_RCR
 (260)

493 
	#SPI_TPR
 (264)

494 
	#SPI_TCR
 (268)

495 
	#SPI_RNPR
 (272)

496 
	#SPI_RNCR
 (276)

497 
	#SPI_TNPR
 (280)

498 
	#SPI_TNCR
 (284)

499 
	#SPI_PTCR
 (288)

500 
	#SPI_PTSR
 (292)

502 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

503 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

504 
	#AT91C_SPI_SWRST
 (0x1 << 7)

505 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

507 
	#AT91C_SPI_MSTR
 (0x1 << 0)

508 
	#AT91C_SPI_PS
 (0x1 << 1)

509 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

510 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

511 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

512 
	#AT91C_SPI_FDIV
 (0x1 << 3)

513 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

514 
	#AT91C_SPI_LLB
 (0x1 << 7)

515 
	#AT91C_SPI_PCS
 (0xF << 16)

516 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

518 
	#AT91C_SPI_RD
 (0xFFFF << 0)

519 
	#AT91C_SPI_RPCS
 (0xF << 16)

521 
	#AT91C_SPI_TD
 (0xFFFF << 0)

522 
	#AT91C_SPI_TPCS
 (0xF << 16)

524 
	#AT91C_SPI_RDRF
 (0x1 << 0)

525 
	#AT91C_SPI_TDRE
 (0x1 << 1)

526 
	#AT91C_SPI_MODF
 (0x1 << 2)

527 
	#AT91C_SPI_OVRES
 (0x1 << 3)

528 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

529 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

530 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

531 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

532 
	#AT91C_SPI_NSSR
 (0x1 << 8)

533 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

534 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

539 
	#AT91C_SPI_CPOL
 (0x1 << 0)

540 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

541 
	#AT91C_SPI_CSAAT
 (0x1 << 3)

542 
	#AT91C_SPI_BITS
 (0xF << 4)

543 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

544 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

545 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

546 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

547 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

548 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

549 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

550 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

551 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

552 
	#AT91C_SPI_SCBR
 (0xFF << 8)

553 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

554 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

555 

	)

560 
	#US_CR
 ( 0)

561 
	#US_MR
 ( 4)

562 
	#US_IER
 ( 8)

563 
	#US_IDR
 (12)

564 
	#US_IMR
 (16)

565 
	#US_CSR
 (20)

566 
	#US_RHR
 (24)

567 
	#US_THR
 (28)

568 
	#US_BRGR
 (32)

569 
	#US_RTOR
 (36)

570 
	#US_TTGR
 (40)

571 
	#US_FIDI
 (64)

572 
	#US_NER
 (68)

573 
	#US_IF
 (76)

574 
	#US_RPR
 (256)

575 
	#US_RCR
 (260)

576 
	#US_TPR
 (264)

577 
	#US_TCR
 (268)

578 
	#US_RNPR
 (272)

579 
	#US_RNCR
 (276)

580 
	#US_TNPR
 (280)

581 
	#US_TNCR
 (284)

582 
	#US_PTCR
 (288)

583 
	#US_PTSR
 (292)

585 
	#AT91C_US_STTBRK
 (0x1 << 9)

586 
	#AT91C_US_STPBRK
 (0x1 << 10)

587 
	#AT91C_US_STTTO
 (0x1 << 11)

588 
	#AT91C_US_SENDA
 (0x1 << 12)

589 
	#AT91C_US_RSTIT
 (0x1 << 13)

590 
	#AT91C_US_RSTNACK
 (0x1 << 14)

591 
	#AT91C_US_RETTO
 (0x1 << 15)

592 
	#AT91C_US_DTREN
 (0x1 << 16)

593 
	#AT91C_US_DTRDIS
 (0x1 << 17)

594 
	#AT91C_US_RTSEN
 (0x1 << 18)

595 
	#AT91C_US_RTSDIS
 (0x1 << 19)

597 
	#AT91C_US_USMODE
 (0xF << 0)

598 
	#AT91C_US_USMODE_NORMAL
 (0x0)

599 
	#AT91C_US_USMODE_RS485
 (0x1)

600 
	#AT91C_US_USMODE_HWHSH
 (0x2)

601 
	#AT91C_US_USMODE_MODEM
 (0x3)

602 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

603 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

604 
	#AT91C_US_USMODE_IRDA
 (0x8)

605 
	#AT91C_US_USMODE_SWHSH
 (0xC)

606 
	#AT91C_US_CLKS
 (0x3 << 4)

607 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

608 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

609 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

610 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

611 
	#AT91C_US_CHRL
 (0x3 << 6)

612 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

613 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

614 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

615 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

616 
	#AT91C_US_SYNC
 (0x1 << 8)

617 
	#AT91C_US_NBSTOP
 (0x3 << 12)

618 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

619 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

620 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

621 
	#AT91C_US_MSBF
 (0x1 << 16)

622 
	#AT91C_US_MODE9
 (0x1 << 17)

623 
	#AT91C_US_CKLO
 (0x1 << 18)

624 
	#AT91C_US_OVER
 (0x1 << 19)

625 
	#AT91C_US_INACK
 (0x1 << 20)

626 
	#AT91C_US_DSNACK
 (0x1 << 21)

627 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

628 
	#AT91C_US_FILTER
 (0x1 << 28)

630 
	#AT91C_US_RXBRK
 (0x1 << 2)

631 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

632 
	#AT91C_US_ITERATION
 (0x1 << 10)

633 
	#AT91C_US_NACK
 (0x1 << 13)

634 
	#AT91C_US_RIIC
 (0x1 << 16)

635 
	#AT91C_US_DSRIC
 (0x1 << 17)

636 
	#AT91C_US_DCDIC
 (0x1 << 18)

637 
	#AT91C_US_CTSIC
 (0x1 << 19)

641 
	#AT91C_US_RI
 (0x1 << 20)

642 
	#AT91C_US_DSR
 (0x1 << 21)

643 
	#AT91C_US_DCD
 (0x1 << 22)

644 
	#AT91C_US_CTS
 (0x1 << 23)

645 

	)

650 
	#SSC_CR
 ( 0)

651 
	#SSC_CMR
 ( 4)

652 
	#SSC_RCMR
 (16)

653 
	#SSC_RFMR
 (20)

654 
	#SSC_TCMR
 (24)

655 
	#SSC_TFMR
 (28)

656 
	#SSC_RHR
 (32)

657 
	#SSC_THR
 (36)

658 
	#SSC_RSHR
 (48)

659 
	#SSC_TSHR
 (52)

660 
	#SSC_SR
 (64)

661 
	#SSC_IER
 (68)

662 
	#SSC_IDR
 (72)

663 
	#SSC_IMR
 (76)

664 
	#SSC_RPR
 (256)

665 
	#SSC_RCR
 (260)

666 
	#SSC_TPR
 (264)

667 
	#SSC_TCR
 (268)

668 
	#SSC_RNPR
 (272)

669 
	#SSC_RNCR
 (276)

670 
	#SSC_TNPR
 (280)

671 
	#SSC_TNCR
 (284)

672 
	#SSC_PTCR
 (288)

673 
	#SSC_PTSR
 (292)

675 
	#AT91C_SSC_RXEN
 (0x1 << 0)

676 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

677 
	#AT91C_SSC_TXEN
 (0x1 << 8)

678 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

679 
	#AT91C_SSC_SWRST
 (0x1 << 15)

681 
	#AT91C_SSC_CKS
 (0x3 << 0)

682 
	#AT91C_SSC_CKS_DIV
 (0x0)

683 
	#AT91C_SSC_CKS_TK
 (0x1)

684 
	#AT91C_SSC_CKS_RK
 (0x2)

685 
	#AT91C_SSC_CKO
 (0x7 << 2)

686 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

687 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

688 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

689 
	#AT91C_SSC_CKI
 (0x1 << 5)

690 
	#AT91C_SSC_START
 (0xF << 8)

691 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

692 
	#AT91C_SSC_START_TX
 (0x1 << 8)

693 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

694 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

695 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

696 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

697 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

698 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

699 
	#AT91C_SSC_START_0
 (0x8 << 8)

700 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

701 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

703 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

704 
	#AT91C_SSC_LOOP
 (0x1 << 5)

705 
	#AT91C_SSC_MSBF
 (0x1 << 7)

706 
	#AT91C_SSC_DATNB
 (0xF << 8)

707 
	#AT91C_SSC_FSLEN
 (0xF << 16)

708 
	#AT91C_SSC_FSOS
 (0x7 << 20)

709 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

710 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

711 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

712 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

713 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

714 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

715 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

718 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

719 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

721 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

722 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

723 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

724 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

725 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

726 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

727 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

728 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

729 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

730 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

731 
	#AT91C_SSC_TXENA
 (0x1 << 16)

732 
	#AT91C_SSC_RXENA
 (0x1 << 17)

736 

	)

741 
	#TWI_CR
 ( 0)

742 
	#TWI_MMR
 ( 4)

743 
	#TWI_IADR
 (12)

744 
	#TWI_CWGR
 (16)

745 
	#TWI_SR
 (32)

746 
	#TWI_IER
 (36)

747 
	#TWI_IDR
 (40)

748 
	#TWI_IMR
 (44)

749 
	#TWI_RHR
 (48)

750 
	#TWI_THR
 (52)

752 
	#AT91C_TWI_START
 (0x1 << 0)

753 
	#AT91C_TWI_STOP
 (0x1 << 1)

754 
	#AT91C_TWI_MSEN
 (0x1 << 2)

755 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

756 
	#AT91C_TWI_SWRST
 (0x1 << 7)

758 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

759 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

760 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

761 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

762 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

763 
	#AT91C_TWI_MREAD
 (0x1 << 12)

764 
	#AT91C_TWI_DADR
 (0x7F << 16)

766 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

767 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

768 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

770 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

771 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

772 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

773 
	#AT91C_TWI_OVRE
 (0x1 << 6)

774 
	#AT91C_TWI_UNRE
 (0x1 << 7)

775 
	#AT91C_TWI_NACK
 (0x1 << 8)

779 

	)

784 
	#PWMC_CMR
 ( 0)

785 
	#PWMC_CDTYR
 ( 4)

786 
	#PWMC_CPRDR
 ( 8)

787 
	#PWMC_CCNTR
 (12)

788 
	#PWMC_CUPDR
 (16)

789 
	#PWMC_Re£rved
 (20)

791 
	#AT91C_PWMC_CPRE
 (0xF << 0)

792 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

793 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

794 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

795 
	#AT91C_PWMC_CALG
 (0x1 << 8)

796 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

797 
	#AT91C_PWMC_CPD
 (0x1 << 10)

799 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

801 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

803 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

805 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

806 

	)

811 
	#PWMC_MR
 ( 0)

812 
	#PWMC_ENA
 ( 4)

813 
	#PWMC_DIS
 ( 8)

814 
	#PWMC_SR
 (12)

815 
	#PWMC_IER
 (16)

816 
	#PWMC_IDR
 (20)

817 
	#PWMC_IMR
 (24)

818 
	#PWMC_ISR
 (28)

819 
	#PWMC_VR
 (252)

820 
	#PWMC_CH
 (512)

822 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

823 
	#AT91C_PWMC_PREA
 (0xF << 8)

824 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

825 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

826 
	#AT91C_PWMC_PREB
 (0xF << 24)

827 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

829 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

830 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

831 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

832 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

839 

	)

844 
	#UDP_NUM
 ( 0)

845 
	#UDP_GLBSTATE
 ( 4)

846 
	#UDP_FADDR
 ( 8)

847 
	#UDP_IER
 (16)

848 
	#UDP_IDR
 (20)

849 
	#UDP_IMR
 (24)

850 
	#UDP_ISR
 (28)

851 
	#UDP_ICR
 (32)

852 
	#UDP_RSTEP
 (40)

853 
	#UDP_CSR
 (48)

854 
	#UDP_FDR
 (80)

855 
	#UDP_TXVC
 (116)

857 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

858 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

859 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

861 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

862 
	#AT91C_UDP_CONFG
 (0x1 << 1)

863 
	#AT91C_UDP_ESR
 (0x1 << 2)

864 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

865 
	#AT91C_UDP_RMWUPE
 (0x1 << 4)

867 
	#AT91C_UDP_FADD
 (0xFF << 0)

868 
	#AT91C_UDP_FEN
 (0x1 << 8)

870 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

871 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

872 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

873 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

874 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

875 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

876 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

877 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

878 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

879 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

880 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

884 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

887 
	#AT91C_UDP_EP0
 (0x1 << 0)

888 
	#AT91C_UDP_EP1
 (0x1 << 1)

889 
	#AT91C_UDP_EP2
 (0x1 << 2)

890 
	#AT91C_UDP_EP3
 (0x1 << 3)

891 
	#AT91C_UDP_EP4
 (0x1 << 4)

892 
	#AT91C_UDP_EP5
 (0x1 << 5)

894 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

895 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

896 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

897 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

898 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

899 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

900 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

901 
	#AT91C_UDP_DIR
 (0x1 << 7)

902 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

903 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

904 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

905 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

906 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

907 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

908 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

909 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

910 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

911 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

912 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

914 
	#AT91C_UDP_TXVDIS
 (0x1 << 8)

915 
	#AT91C_UDP_PUON
 (0x1 << 9)

916 

	)

921 
	#TC_CCR
 ( 0)

922 
	#TC_CMR
 ( 4)

923 
	#TC_CV
 (16)

924 
	#TC_RA
 (20)

925 
	#TC_RB
 (24)

926 
	#TC_RC
 (28)

927 
	#TC_SR
 (32)

928 
	#TC_IER
 (36)

929 
	#TC_IDR
 (40)

930 
	#TC_IMR
 (44)

932 
	#AT91C_TC_CLKEN
 (0x1 << 0)

933 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

934 
	#AT91C_TC_SWTRG
 (0x1 << 2)

936 
	#AT91C_TC_CLKS
 (0x7 << 0)

937 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

938 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

939 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

940 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

941 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

942 
	#AT91C_TC_CLKS_XC0
 (0x5)

943 
	#AT91C_TC_CLKS_XC1
 (0x6)

944 
	#AT91C_TC_CLKS_XC2
 (0x7)

945 
	#AT91C_TC_CLKI
 (0x1 << 3)

946 
	#AT91C_TC_BURST
 (0x3 << 4)

947 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

948 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

949 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

950 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

951 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

952 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

953 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

954 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

955 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

956 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

957 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

958 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

959 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

960 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

961 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

962 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

963 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

964 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

965 
	#AT91C_TC_EEVT
 (0x3 << 10)

966 
	#AT91C_TC_EEVT_TIOB
 (0x0 << 10)

967 
	#AT91C_TC_EEVT_XC0
 (0x1 << 10)

968 
	#AT91C_TC_EEVT_XC1
 (0x2 << 10)

969 
	#AT91C_TC_EEVT_XC2
 (0x3 << 10)

970 
	#AT91C_TC_ABETRG
 (0x1 << 10)

971 
	#AT91C_TC_ENETRG
 (0x1 << 12)

972 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

973 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

974 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

975 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

976 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

977 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

978 
	#AT91C_TC_WAVE
 (0x1 << 15)

979 
	#AT91C_TC_ACPA
 (0x3 << 16)

980 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

981 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

982 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

983 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

984 
	#AT91C_TC_LDRA
 (0x3 << 16)

985 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

986 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

987 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

988 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

989 
	#AT91C_TC_ACPC
 (0x3 << 18)

990 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

991 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

992 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

993 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

994 
	#AT91C_TC_LDRB
 (0x3 << 18)

995 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

996 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

997 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

998 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

999 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1000 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1001 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1002 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1003 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1004 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1005 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1006 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1007 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1008 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1009 
	#AT91C_TC_BCPB
 (0x3 << 24)

1010 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1011 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1012 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1013 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1014 
	#AT91C_TC_BCPC
 (0x3 << 26)

1015 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1016 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1017 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1018 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1019 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1020 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1021 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1022 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1023 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1024 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1025 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1026 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1027 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1028 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1030 
	#AT91C_TC_COVFS
 (0x1 << 0)

1031 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1032 
	#AT91C_TC_CPAS
 (0x1 << 2)

1033 
	#AT91C_TC_CPBS
 (0x1 << 3)

1034 
	#AT91C_TC_CPCS
 (0x1 << 4)

1035 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1036 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1037 
	#AT91C_TC_ETRGS
 (0x1 << 7)

1038 
	#AT91C_TC_CLKSTA
 (0x1 << 16)

1039 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1040 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1044 

	)

1049 
	#TCB_TC0
 ( 0)

1050 
	#TCB_TC1
 (64)

1051 
	#TCB_TC2
 (128)

1052 
	#TCB_BCR
 (192)

1053 
	#TCB_BMR
 (196)

1055 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1057 
	#AT91C_TCB_TC0XC0S
 (0x3 << 0)

1058 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1059 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1060 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1061 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1062 
	#AT91C_TCB_TC1XC1S
 (0x3 << 2)

1063 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1064 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1065 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1066 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1067 
	#AT91C_TCB_TC2XC2S
 (0x3 << 4)

1068 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1069 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1070 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1071 
	#AT91C_TCB_TC2XC2S_TIOA1
 (0x3 << 4)

1072 

	)

1077 
	#CAN_MB_MMR
 ( 0)

1078 
	#CAN_MB_MAM
 ( 4)

1079 
	#CAN_MB_MID
 ( 8)

1080 
	#CAN_MB_MFID
 (12)

1081 
	#CAN_MB_MSR
 (16)

1082 
	#CAN_MB_MDL
 (20)

1083 
	#CAN_MB_MDH
 (24)

1084 
	#CAN_MB_MCR
 (28)

1086 
	#AT91C_CAN_MTIMEMARK
 (0xFFFF << 0)

1087 
	#AT91C_CAN_PRIOR
 (0xF << 16)

1088 
	#AT91C_CAN_MOT
 (0x7 << 24)

1089 
	#AT91C_CAN_MOT_DIS
 (0x0 << 24)

1090 
	#AT91C_CAN_MOT_RX
 (0x1 << 24)

1091 
	#AT91C_CAN_MOT_RXOVERWRITE
 (0x2 << 24)

1092 
	#AT91C_CAN_MOT_TX
 (0x3 << 24)

1093 
	#AT91C_CAN_MOT_CONSUMER
 (0x4 << 24)

1094 
	#AT91C_CAN_MOT_PRODUCER
 (0x5 << 24)

1096 
	#AT91C_CAN_MIDvB
 (0x3FFFF << 0)

1097 
	#AT91C_CAN_MIDvA
 (0x7FF << 18)

1098 
	#AT91C_CAN_MIDE
 (0x1 << 29)

1102 
	#AT91C_CAN_MTIMESTAMP
 (0xFFFF << 0)

1103 
	#AT91C_CAN_MDLC
 (0xF << 16)

1104 
	#AT91C_CAN_MRTR
 (0x1 << 20)

1105 
	#AT91C_CAN_MABT
 (0x1 << 22)

1106 
	#AT91C_CAN_MRDY
 (0x1 << 23)

1107 
	#AT91C_CAN_MMI
 (0x1 << 24)

1111 
	#AT91C_CAN_MACR
 (0x1 << 22)

1112 
	#AT91C_CAN_MTCR
 (0x1 << 23)

1113 

	)

1118 
	#CAN_MR
 ( 0)

1119 
	#CAN_IER
 ( 4)

1120 
	#CAN_IDR
 ( 8)

1121 
	#CAN_IMR
 (12)

1122 
	#CAN_SR
 (16)

1123 
	#CAN_BR
 (20)

1124 
	#CAN_TIM
 (24)

1125 
	#CAN_TIMESTP
 (28)

1126 
	#CAN_ECR
 (32)

1127 
	#CAN_TCR
 (36)

1128 
	#CAN_ACR
 (40)

1129 
	#CAN_VR
 (252)

1130 
	#CAN_MB0
 (512)

1131 
	#CAN_MB1
 (544)

1132 
	#CAN_MB2
 (576)

1133 
	#CAN_MB3
 (608)

1134 
	#CAN_MB4
 (640)

1135 
	#CAN_MB5
 (672)

1136 
	#CAN_MB6
 (704)

1137 
	#CAN_MB7
 (736)

1138 
	#CAN_MB8
 (768)

1139 
	#CAN_MB9
 (800)

1140 
	#CAN_MB10
 (832)

1141 
	#CAN_MB11
 (864)

1142 
	#CAN_MB12
 (896)

1143 
	#CAN_MB13
 (928)

1144 
	#CAN_MB14
 (960)

1145 
	#CAN_MB15
 (992)

1147 
	#AT91C_CAN_CANEN
 (0x1 << 0)

1148 
	#AT91C_CAN_LPM
 (0x1 << 1)

1149 
	#AT91C_CAN_ABM
 (0x1 << 2)

1150 
	#AT91C_CAN_OVL
 (0x1 << 3)

1151 
	#AT91C_CAN_TEOF
 (0x1 << 4)

1152 
	#AT91C_CAN_TTM
 (0x1 << 5)

1153 
	#AT91C_CAN_TIMFRZ
 (0x1 << 6)

1154 
	#AT91C_CAN_DRPT
 (0x1 << 7)

1156 
	#AT91C_CAN_MB0
 (0x1 << 0)

1157 
	#AT91C_CAN_MB1
 (0x1 << 1)

1158 
	#AT91C_CAN_MB2
 (0x1 << 2)

1159 
	#AT91C_CAN_MB3
 (0x1 << 3)

1160 
	#AT91C_CAN_MB4
 (0x1 << 4)

1161 
	#AT91C_CAN_MB5
 (0x1 << 5)

1162 
	#AT91C_CAN_MB6
 (0x1 << 6)

1163 
	#AT91C_CAN_MB7
 (0x1 << 7)

1164 
	#AT91C_CAN_MB8
 (0x1 << 8)

1165 
	#AT91C_CAN_MB9
 (0x1 << 9)

1166 
	#AT91C_CAN_MB10
 (0x1 << 10)

1167 
	#AT91C_CAN_MB11
 (0x1 << 11)

1168 
	#AT91C_CAN_MB12
 (0x1 << 12)

1169 
	#AT91C_CAN_MB13
 (0x1 << 13)

1170 
	#AT91C_CAN_MB14
 (0x1 << 14)

1171 
	#AT91C_CAN_MB15
 (0x1 << 15)

1172 
	#AT91C_CAN_ERRA
 (0x1 << 16)

1173 
	#AT91C_CAN_WARN
 (0x1 << 17)

1174 
	#AT91C_CAN_ERRP
 (0x1 << 18)

1175 
	#AT91C_CAN_BOFF
 (0x1 << 19)

1176 
	#AT91C_CAN_SLEEP
 (0x1 << 20)

1177 
	#AT91C_CAN_WAKEUP
 (0x1 << 21)

1178 
	#AT91C_CAN_TOVF
 (0x1 << 22)

1179 
	#AT91C_CAN_TSTP
 (0x1 << 23)

1180 
	#AT91C_CAN_CERR
 (0x1 << 24)

1181 
	#AT91C_CAN_SERR
 (0x1 << 25)

1182 
	#AT91C_CAN_AERR
 (0x1 << 26)

1183 
	#AT91C_CAN_FERR
 (0x1 << 27)

1184 
	#AT91C_CAN_BERR
 (0x1 << 28)

1188 
	#AT91C_CAN_RBSY
 (0x1 << 29)

1189 
	#AT91C_CAN_TBSY
 (0x1 << 30)

1190 
	#AT91C_CAN_OVLY
 (0x1 << 31)

1192 
	#AT91C_CAN_PHASE2
 (0x7 << 0)

1193 
	#AT91C_CAN_PHASE1
 (0x7 << 4)

1194 
	#AT91C_CAN_PROPAG
 (0x7 << 8)

1195 
	#AT91C_CAN_SYNC
 (0x3 << 12)

1196 
	#AT91C_CAN_BRP
 (0x7F << 16)

1197 
	#AT91C_CAN_SMP
 (0x1 << 24)

1199 
	#AT91C_CAN_TIMER
 (0xFFFF << 0)

1202 
	#AT91C_CAN_REC
 (0xFF << 0)

1203 
	#AT91C_CAN_TEC
 (0xFF << 16)

1205 
	#AT91C_CAN_TIMRST
 (0x1 << 31)

1207 

	)

1212 
	#EMAC_NCR
 ( 0)

1213 
	#EMAC_NCFGR
 ( 4)

1214 
	#EMAC_NSR
 ( 8)

1215 
	#EMAC_TSR
 (20)

1216 
	#EMAC_RBQP
 (24)

1217 
	#EMAC_TBQP
 (28)

1218 
	#EMAC_RSR
 (32)

1219 
	#EMAC_ISR
 (36)

1220 
	#EMAC_IER
 (40)

1221 
	#EMAC_IDR
 (44)

1222 
	#EMAC_IMR
 (48)

1223 
	#EMAC_MAN
 (52)

1224 
	#EMAC_PTR
 (56)

1225 
	#EMAC_PFR
 (60)

1226 
	#EMAC_FTO
 (64)

1227 
	#EMAC_SCF
 (68)

1228 
	#EMAC_MCF
 (72)

1229 
	#EMAC_FRO
 (76)

1230 
	#EMAC_FCSE
 (80)

1231 
	#EMAC_ALE
 (84)

1232 
	#EMAC_DTF
 (88)

1233 
	#EMAC_LCOL
 (92)

1234 
	#EMAC_ECOL
 (96)

1235 
	#EMAC_TUND
 (100)

1236 
	#EMAC_CSE
 (104)

1237 
	#EMAC_RRE
 (108)

1238 
	#EMAC_ROV
 (112)

1239 
	#EMAC_RSE
 (116)

1240 
	#EMAC_ELE
 (120)

1241 
	#EMAC_RJA
 (124)

1242 
	#EMAC_USF
 (128)

1243 
	#EMAC_STE
 (132)

1244 
	#EMAC_RLE
 (136)

1245 
	#EMAC_TPF
 (140)

1246 
	#EMAC_HRB
 (144)

1247 
	#EMAC_HRT
 (148)

1248 
	#EMAC_SA1L
 (152)

1249 
	#EMAC_SA1H
 (156)

1250 
	#EMAC_SA2L
 (160)

1251 
	#EMAC_SA2H
 (164)

1252 
	#EMAC_SA3L
 (168)

1253 
	#EMAC_SA3H
 (172)

1254 
	#EMAC_SA4L
 (176)

1255 
	#EMAC_SA4H
 (180)

1256 
	#EMAC_TID
 (184)

1257 
	#EMAC_TPQ
 (188)

1258 
	#EMAC_USRIO
 (192)

1259 
	#EMAC_WOL
 (196)

1260 
	#EMAC_REV
 (252)

1262 
	#AT91C_EMAC_LB
 (0x1 << 0)

1263 
	#AT91C_EMAC_LLB
 (0x1 << 1)

1264 
	#AT91C_EMAC_RE
 (0x1 << 2)

1265 
	#AT91C_EMAC_TE
 (0x1 << 3)

1266 
	#AT91C_EMAC_MPE
 (0x1 << 4)

1267 
	#AT91C_EMAC_CLRSTAT
 (0x1 << 5)

1268 
	#AT91C_EMAC_INCSTAT
 (0x1 << 6)

1269 
	#AT91C_EMAC_WESTAT
 (0x1 << 7)

1270 
	#AT91C_EMAC_BP
 (0x1 << 8)

1271 
	#AT91C_EMAC_TSTART
 (0x1 << 9)

1272 
	#AT91C_EMAC_THALT
 (0x1 << 10)

1273 
	#AT91C_EMAC_TPFR
 (0x1 << 11)

1274 
	#AT91C_EMAC_TZQ
 (0x1 << 12)

1276 
	#AT91C_EMAC_SPD
 (0x1 << 0)

1277 
	#AT91C_EMAC_FD
 (0x1 << 1)

1278 
	#AT91C_EMAC_JFRAME
 (0x1 << 3)

1279 
	#AT91C_EMAC_CAF
 (0x1 << 4)

1280 
	#AT91C_EMAC_NBC
 (0x1 << 5)

1281 
	#AT91C_EMAC_MTI
 (0x1 << 6)

1282 
	#AT91C_EMAC_UNI
 (0x1 << 7)

1283 
	#AT91C_EMAC_BIG
 (0x1 << 8)

1284 
	#AT91C_EMAC_EAE
 (0x1 << 9)

1285 
	#AT91C_EMAC_CLK
 (0x3 << 10)

1286 
	#AT91C_EMAC_CLK_HCLK_8
 (0x0 << 10)

1287 
	#AT91C_EMAC_CLK_HCLK_16
 (0x1 << 10)

1288 
	#AT91C_EMAC_CLK_HCLK_32
 (0x2 << 10)

1289 
	#AT91C_EMAC_CLK_HCLK_64
 (0x3 << 10)

1290 
	#AT91C_EMAC_RTY
 (0x1 << 12)

1291 
	#AT91C_EMAC_PAE
 (0x1 << 13)

1292 
	#AT91C_EMAC_RBOF
 (0x3 << 14)

1293 
	#AT91C_EMAC_RBOF_OFFSET_0
 (0x0 << 14)

1294 
	#AT91C_EMAC_RBOF_OFFSET_1
 (0x1 << 14)

1295 
	#AT91C_EMAC_RBOF_OFFSET_2
 (0x2 << 14)

1296 
	#AT91C_EMAC_RBOF_OFFSET_3
 (0x3 << 14)

1297 
	#AT91C_EMAC_RLCE
 (0x1 << 16)

1298 
	#AT91C_EMAC_DRFCS
 (0x1 << 17)

1299 
	#AT91C_EMAC_EFRHD
 (0x1 << 18)

1300 
	#AT91C_EMAC_IRXFCS
 (0x1 << 19)

1302 
	#AT91C_EMAC_LINKR
 (0x1 << 0)

1303 
	#AT91C_EMAC_MDIO
 (0x1 << 1)

1304 
	#AT91C_EMAC_IDLE
 (0x1 << 2)

1306 
	#AT91C_EMAC_UBR
 (0x1 << 0)

1307 
	#AT91C_EMAC_COL
 (0x1 << 1)

1308 
	#AT91C_EMAC_RLES
 (0x1 << 2)

1309 
	#AT91C_EMAC_TGO
 (0x1 << 3)

1310 
	#AT91C_EMAC_BEX
 (0x1 << 4)

1311 
	#AT91C_EMAC_COMP
 (0x1 << 5)

1312 
	#AT91C_EMAC_UND
 (0x1 << 6)

1314 
	#AT91C_EMAC_BNA
 (0x1 << 0)

1315 
	#AT91C_EMAC_REC
 (0x1 << 1)

1316 
	#AT91C_EMAC_OVR
 (0x1 << 2)

1318 
	#AT91C_EMAC_MFD
 (0x1 << 0)

1319 
	#AT91C_EMAC_RCOMP
 (0x1 << 1)

1320 
	#AT91C_EMAC_RXUBR
 (0x1 << 2)

1321 
	#AT91C_EMAC_TXUBR
 (0x1 << 3)

1322 
	#AT91C_EMAC_TUNDR
 (0x1 << 4)

1323 
	#AT91C_EMAC_RLEX
 (0x1 << 5)

1324 
	#AT91C_EMAC_TXERR
 (0x1 << 6)

1325 
	#AT91C_EMAC_TCOMP
 (0x1 << 7)

1326 
	#AT91C_EMAC_LINK
 (0x1 << 9)

1327 
	#AT91C_EMAC_ROVR
 (0x1 << 10)

1328 
	#AT91C_EMAC_HRESP
 (0x1 << 11)

1329 
	#AT91C_EMAC_PFRE
 (0x1 << 12)

1330 
	#AT91C_EMAC_PTZ
 (0x1 << 13)

1335 
	#AT91C_EMAC_DATA
 (0xFFFF << 0)

1336 
	#AT91C_EMAC_CODE
 (0x3 << 16)

1337 
	#AT91C_EMAC_REGA
 (0x1F << 18)

1338 
	#AT91C_EMAC_PHYA
 (0x1F << 23)

1339 
	#AT91C_EMAC_RW
 (0x3 << 28)

1340 
	#AT91C_EMAC_SOF
 (0x3 << 30)

1342 
	#AT91C_EMAC_RMII
 (0x1 << 0)

1344 
	#AT91C_EMAC_IP
 (0xFFFF << 0)

1345 
	#AT91C_EMAC_MAG
 (0x1 << 16)

1346 
	#AT91C_EMAC_ARP
 (0x1 << 17)

1347 
	#AT91C_EMAC_SA1
 (0x1 << 18)

1349 
	#AT91C_EMAC_REVREF
 (0xFFFF << 0)

1350 
	#AT91C_EMAC_PARTREF
 (0xFFFF << 16)

1351 

	)

1356 
	#ADC_CR
 ( 0)

1357 
	#ADC_MR
 ( 4)

1358 
	#ADC_CHER
 (16)

1359 
	#ADC_CHDR
 (20)

1360 
	#ADC_CHSR
 (24)

1361 
	#ADC_SR
 (28)

1362 
	#ADC_LCDR
 (32)

1363 
	#ADC_IER
 (36)

1364 
	#ADC_IDR
 (40)

1365 
	#ADC_IMR
 (44)

1366 
	#ADC_CDR0
 (48)

1367 
	#ADC_CDR1
 (52)

1368 
	#ADC_CDR2
 (56)

1369 
	#ADC_CDR3
 (60)

1370 
	#ADC_CDR4
 (64)

1371 
	#ADC_CDR5
 (68)

1372 
	#ADC_CDR6
 (72)

1373 
	#ADC_CDR7
 (76)

1374 
	#ADC_RPR
 (256)

1375 
	#ADC_RCR
 (260)

1376 
	#ADC_TPR
 (264)

1377 
	#ADC_TCR
 (268)

1378 
	#ADC_RNPR
 (272)

1379 
	#ADC_RNCR
 (276)

1380 
	#ADC_TNPR
 (280)

1381 
	#ADC_TNCR
 (284)

1382 
	#ADC_PTCR
 (288)

1383 
	#ADC_PTSR
 (292)

1385 
	#AT91C_ADC_SWRST
 (0x1 << 0)

1386 
	#AT91C_ADC_START
 (0x1 << 1)

1388 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

1389 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

1390 
	#AT91C_ADC_TRGEN_EN
 (0x1)

1391 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

1392 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

1393 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

1394 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

1395 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

1396 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

1397 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

1398 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

1399 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

1400 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

1401 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

1402 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

1403 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

1404 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

1405 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

1406 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

1407 
	#AT91C_ADC_SHTIM
 (0xF << 24)

1409 
	#AT91C_ADC_CH0
 (0x1 << 0)

1410 
	#AT91C_ADC_CH1
 (0x1 << 1)

1411 
	#AT91C_ADC_CH2
 (0x1 << 2)

1412 
	#AT91C_ADC_CH3
 (0x1 << 3)

1413 
	#AT91C_ADC_CH4
 (0x1 << 4)

1414 
	#AT91C_ADC_CH5
 (0x1 << 5)

1415 
	#AT91C_ADC_CH6
 (0x1 << 6)

1416 
	#AT91C_ADC_CH7
 (0x1 << 7)

1420 
	#AT91C_ADC_EOC0
 (0x1 << 0)

1421 
	#AT91C_ADC_EOC1
 (0x1 << 1)

1422 
	#AT91C_ADC_EOC2
 (0x1 << 2)

1423 
	#AT91C_ADC_EOC3
 (0x1 << 3)

1424 
	#AT91C_ADC_EOC4
 (0x1 << 4)

1425 
	#AT91C_ADC_EOC5
 (0x1 << 5)

1426 
	#AT91C_ADC_EOC6
 (0x1 << 6)

1427 
	#AT91C_ADC_EOC7
 (0x1 << 7)

1428 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

1429 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

1430 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

1431 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

1432 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

1433 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

1434 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

1435 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

1436 
	#AT91C_ADC_DRDY
 (0x1 << 16)

1437 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

1438 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

1439 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

1441 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

1446 
	#AT91C_ADC_DATA
 (0x3FF << 0)

1454 

	)

1459 
	#AES_CR
 ( 0)

1460 
	#AES_MR
 ( 4)

1461 
	#AES_IER
 (16)

1462 
	#AES_IDR
 (20)

1463 
	#AES_IMR
 (24)

1464 
	#AES_ISR
 (28)

1465 
	#AES_KEYWxR
 (32)

1466 
	#AES_IDATAxR
 (64)

1467 
	#AES_ODATAxR
 (80)

1468 
	#AES_IVxR
 (96)

1469 
	#AES_VR
 (252)

1470 
	#AES_RPR
 (256)

1471 
	#AES_RCR
 (260)

1472 
	#AES_TPR
 (264)

1473 
	#AES_TCR
 (268)

1474 
	#AES_RNPR
 (272)

1475 
	#AES_RNCR
 (276)

1476 
	#AES_TNPR
 (280)

1477 
	#AES_TNCR
 (284)

1478 
	#AES_PTCR
 (288)

1479 
	#AES_PTSR
 (292)

1481 
	#AT91C_AES_START
 (0x1 << 0)

1482 
	#AT91C_AES_SWRST
 (0x1 << 8)

1483 
	#AT91C_AES_LOADSEED
 (0x1 << 16)

1485 
	#AT91C_AES_CIPHER
 (0x1 << 0)

1486 
	#AT91C_AES_PROCDLY
 (0xF << 4)

1487 
	#AT91C_AES_SMOD
 (0x3 << 8)

1488 
	#AT91C_AES_SMOD_MANUAL
 (0x0 << 8)

1489 
	#AT91C_AES_SMOD_AUTO
 (0x1 << 8)

1490 
	#AT91C_AES_SMOD_PDC
 (0x2 << 8)

1491 
	#AT91C_AES_OPMOD
 (0x7 << 12)

1492 
	#AT91C_AES_OPMOD_ECB
 (0x0 << 12)

1493 
	#AT91C_AES_OPMOD_CBC
 (0x1 << 12)

1494 
	#AT91C_AES_OPMOD_OFB
 (0x2 << 12)

1495 
	#AT91C_AES_OPMOD_CFB
 (0x3 << 12)

1496 
	#AT91C_AES_OPMOD_CTR
 (0x4 << 12)

1497 
	#AT91C_AES_LOD
 (0x1 << 15)

1498 
	#AT91C_AES_CFBS
 (0x7 << 16)

1499 
	#AT91C_AES_CFBS_128_BIT
 (0x0 << 16)

1500 
	#AT91C_AES_CFBS_64_BIT
 (0x1 << 16)

1501 
	#AT91C_AES_CFBS_32_BIT
 (0x2 << 16)

1502 
	#AT91C_AES_CFBS_16_BIT
 (0x3 << 16)

1503 
	#AT91C_AES_CFBS_8_BIT
 (0x4 << 16)

1504 
	#AT91C_AES_CKEY
 (0xF << 20)

1505 
	#AT91C_AES_CTYPE
 (0x1F << 24)

1506 
	#AT91C_AES_CTYPE_TYPE1_EN
 (0x1 << 24)

1507 
	#AT91C_AES_CTYPE_TYPE2_EN
 (0x2 << 24)

1508 
	#AT91C_AES_CTYPE_TYPE3_EN
 (0x4 << 24)

1509 
	#AT91C_AES_CTYPE_TYPE4_EN
 (0x8 << 24)

1510 
	#AT91C_AES_CTYPE_TYPE5_EN
 (0x10 << 24)

1512 
	#AT91C_AES_DATRDY
 (0x1 << 0)

1513 
	#AT91C_AES_ENDRX
 (0x1 << 1)

1514 
	#AT91C_AES_ENDTX
 (0x1 << 2)

1515 
	#AT91C_AES_RXBUFF
 (0x1 << 3)

1516 
	#AT91C_AES_TXBUFE
 (0x1 << 4)

1517 
	#AT91C_AES_URAD
 (0x1 << 8)

1521 
	#AT91C_AES_URAT
 (0x7 << 12)

1522 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1523 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1524 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1525 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (0x3 << 12)

1526 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (0x4 << 12)

1527 
	#AT91C_AES_URAT_WO_REG_READ
 (0x5 << 12)

1528 

	)

1533 
	#TDES_CR
 ( 0)

1534 
	#TDES_MR
 ( 4)

1535 
	#TDES_IER
 (16)

1536 
	#TDES_IDR
 (20)

1537 
	#TDES_IMR
 (24)

1538 
	#TDES_ISR
 (28)

1539 
	#TDES_KEY1WxR
 (32)

1540 
	#TDES_KEY2WxR
 (40)

1541 
	#TDES_KEY3WxR
 (48)

1542 
	#TDES_IDATAxR
 (64)

1543 
	#TDES_ODATAxR
 (80)

1544 
	#TDES_IVxR
 (96)

1545 
	#TDES_VR
 (252)

1546 
	#TDES_RPR
 (256)

1547 
	#TDES_RCR
 (260)

1548 
	#TDES_TPR
 (264)

1549 
	#TDES_TCR
 (268)

1550 
	#TDES_RNPR
 (272)

1551 
	#TDES_RNCR
 (276)

1552 
	#TDES_TNPR
 (280)

1553 
	#TDES_TNCR
 (284)

1554 
	#TDES_PTCR
 (288)

1555 
	#TDES_PTSR
 (292)

1557 
	#AT91C_TDES_START
 (0x1 << 0)

1558 
	#AT91C_TDES_SWRST
 (0x1 << 8)

1560 
	#AT91C_TDES_CIPHER
 (0x1 << 0)

1561 
	#AT91C_TDES_TDESMOD
 (0x1 << 1)

1562 
	#AT91C_TDES_KEYMOD
 (0x1 << 4)

1563 
	#AT91C_TDES_SMOD
 (0x3 << 8)

1564 
	#AT91C_TDES_SMOD_MANUAL
 (0x0 << 8)

1565 
	#AT91C_TDES_SMOD_AUTO
 (0x1 << 8)

1566 
	#AT91C_TDES_SMOD_PDC
 (0x2 << 8)

1567 
	#AT91C_TDES_OPMOD
 (0x3 << 12)

1568 
	#AT91C_TDES_OPMOD_ECB
 (0x0 << 12)

1569 
	#AT91C_TDES_OPMOD_CBC
 (0x1 << 12)

1570 
	#AT91C_TDES_OPMOD_OFB
 (0x2 << 12)

1571 
	#AT91C_TDES_OPMOD_CFB
 (0x3 << 12)

1572 
	#AT91C_TDES_LOD
 (0x1 << 15)

1573 
	#AT91C_TDES_CFBS
 (0x3 << 16)

1574 
	#AT91C_TDES_CFBS_64_BIT
 (0x0 << 16)

1575 
	#AT91C_TDES_CFBS_32_BIT
 (0x1 << 16)

1576 
	#AT91C_TDES_CFBS_16_BIT
 (0x2 << 16)

1577 
	#AT91C_TDES_CFBS_8_BIT
 (0x3 << 16)

1579 
	#AT91C_TDES_DATRDY
 (0x1 << 0)

1580 
	#AT91C_TDES_ENDRX
 (0x1 << 1)

1581 
	#AT91C_TDES_ENDTX
 (0x1 << 2)

1582 
	#AT91C_TDES_RXBUFF
 (0x1 << 3)

1583 
	#AT91C_TDES_TXBUFE
 (0x1 << 4)

1584 
	#AT91C_TDES_URAD
 (0x1 << 8)

1588 
	#AT91C_TDES_URAT
 (0x3 << 12)

1589 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1590 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1591 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1592 
	#AT91C_TDES_URAT_WO_REG_READ
 (0x3 << 12)

1593 

	)

1599 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1600 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1601 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1602 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1603 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1604 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1605 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1606 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1607 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1608 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1609 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1610 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1611 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1612 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1613 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1614 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1615 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1616 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1618 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1619 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1620 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1621 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1622 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1623 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1624 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1625 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1626 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1627 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1629 
	#AT91C_DBGU_EXID
 (0xFFFFF244)

1630 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1631 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1632 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1633 
	#AT91C_DBGU_CIDR
 (0xFFFFF240)

1634 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1635 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1636 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1637 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1638 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1639 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1640 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1642 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1643 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1644 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1645 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1646 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1647 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1648 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1649 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1650 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1651 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1652 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1653 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1654 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1655 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1656 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1657 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1658 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1659 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1660 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1661 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1662 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1663 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1664 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1665 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1666 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1667 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1668 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1669 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1670 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1672 
	#AT91C_PIOB_OWDR
 (0xFFFFF6A4)

1673 
	#AT91C_PIOB_MDER
 (0xFFFFF650)

1674 
	#AT91C_PIOB_PPUSR
 (0xFFFFF668)

1675 
	#AT91C_PIOB_IMR
 (0xFFFFF648)

1676 
	#AT91C_PIOB_ASR
 (0xFFFFF670)

1677 
	#AT91C_PIOB_PPUDR
 (0xFFFFF660)

1678 
	#AT91C_PIOB_PSR
 (0xFFFFF608)

1679 
	#AT91C_PIOB_IER
 (0xFFFFF640)

1680 
	#AT91C_PIOB_CODR
 (0xFFFFF634)

1681 
	#AT91C_PIOB_OWER
 (0xFFFFF6A0)

1682 
	#AT91C_PIOB_ABSR
 (0xFFFFF678)

1683 
	#AT91C_PIOB_IFDR
 (0xFFFFF624)

1684 
	#AT91C_PIOB_PDSR
 (0xFFFFF63C)

1685 
	#AT91C_PIOB_IDR
 (0xFFFFF644)

1686 
	#AT91C_PIOB_OWSR
 (0xFFFFF6A8)

1687 
	#AT91C_PIOB_PDR
 (0xFFFFF604)

1688 
	#AT91C_PIOB_ODR
 (0xFFFFF614)

1689 
	#AT91C_PIOB_IFSR
 (0xFFFFF628)

1690 
	#AT91C_PIOB_PPUER
 (0xFFFFF664)

1691 
	#AT91C_PIOB_SODR
 (0xFFFFF630)

1692 
	#AT91C_PIOB_ISR
 (0xFFFFF64C)

1693 
	#AT91C_PIOB_ODSR
 (0xFFFFF638)

1694 
	#AT91C_PIOB_OSR
 (0xFFFFF618)

1695 
	#AT91C_PIOB_MDSR
 (0xFFFFF658)

1696 
	#AT91C_PIOB_IFER
 (0xFFFFF620)

1697 
	#AT91C_PIOB_BSR
 (0xFFFFF674)

1698 
	#AT91C_PIOB_MDDR
 (0xFFFFF654)

1699 
	#AT91C_PIOB_OER
 (0xFFFFF610)

1700 
	#AT91C_PIOB_PER
 (0xFFFFF600)

1702 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1703 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1704 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1706 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1707 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1708 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1709 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1710 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1711 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1712 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1713 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1714 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1715 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1716 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1717 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1718 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1719 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1720 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1722 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1723 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1724 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1726 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1727 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1728 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1729 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1731 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1732 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1733 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1734 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1736 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1737 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1738 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1740 
	#AT91C_VREG_MR
 (0xFFFFFD60)

1742 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1743 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1744 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1745 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1746 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1747 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1749 
	#AT91C_SPI1_PTCR
 (0xFFFE4120)

1750 
	#AT91C_SPI1_RPR
 (0xFFFE4100)

1751 
	#AT91C_SPI1_TNCR
 (0xFFFE411C)

1752 
	#AT91C_SPI1_TPR
 (0xFFFE4108)

1753 
	#AT91C_SPI1_TNPR
 (0xFFFE4118)

1754 
	#AT91C_SPI1_TCR
 (0xFFFE410C)

1755 
	#AT91C_SPI1_RCR
 (0xFFFE4104)

1756 
	#AT91C_SPI1_RNPR
 (0xFFFE4110)

1757 
	#AT91C_SPI1_RNCR
 (0xFFFE4114)

1758 
	#AT91C_SPI1_PTSR
 (0xFFFE4124)

1760 
	#AT91C_SPI1_IMR
 (0xFFFE401C)

1761 
	#AT91C_SPI1_IER
 (0xFFFE4014)

1762 
	#AT91C_SPI1_MR
 (0xFFFE4004)

1763 
	#AT91C_SPI1_RDR
 (0xFFFE4008)

1764 
	#AT91C_SPI1_IDR
 (0xFFFE4018)

1765 
	#AT91C_SPI1_SR
 (0xFFFE4010)

1766 
	#AT91C_SPI1_TDR
 (0xFFFE400C)

1767 
	#AT91C_SPI1_CR
 (0xFFFE4000)

1768 
	#AT91C_SPI1_CSR
 (0xFFFE4030)

1770 
	#AT91C_SPI0_PTCR
 (0xFFFE0120)

1771 
	#AT91C_SPI0_TPR
 (0xFFFE0108)

1772 
	#AT91C_SPI0_TCR
 (0xFFFE010C)

1773 
	#AT91C_SPI0_RCR
 (0xFFFE0104)

1774 
	#AT91C_SPI0_PTSR
 (0xFFFE0124)

1775 
	#AT91C_SPI0_RNPR
 (0xFFFE0110)

1776 
	#AT91C_SPI0_RPR
 (0xFFFE0100)

1777 
	#AT91C_SPI0_TNCR
 (0xFFFE011C)

1778 
	#AT91C_SPI0_RNCR
 (0xFFFE0114)

1779 
	#AT91C_SPI0_TNPR
 (0xFFFE0118)

1781 
	#AT91C_SPI0_IER
 (0xFFFE0014)

1782 
	#AT91C_SPI0_SR
 (0xFFFE0010)

1783 
	#AT91C_SPI0_IDR
 (0xFFFE0018)

1784 
	#AT91C_SPI0_CR
 (0xFFFE0000)

1785 
	#AT91C_SPI0_MR
 (0xFFFE0004)

1786 
	#AT91C_SPI0_IMR
 (0xFFFE001C)

1787 
	#AT91C_SPI0_TDR
 (0xFFFE000C)

1788 
	#AT91C_SPI0_RDR
 (0xFFFE0008)

1789 
	#AT91C_SPI0_CSR
 (0xFFFE0030)

1791 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1792 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1793 
	#AT91C_US1_TCR
 (0xFFFC410C)

1794 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1795 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1796 
	#AT91C_US1_RCR
 (0xFFFC4104)

1797 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1798 
	#AT91C_US1_RPR
 (0xFFFC4100)

1799 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1800 
	#AT91C_US1_TPR
 (0xFFFC4108)

1802 
	#AT91C_US1_IF
 (0xFFFC404C)

1803 
	#AT91C_US1_NER
 (0xFFFC4044)

1804 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1805 
	#AT91C_US1_CSR
 (0xFFFC4014)

1806 
	#AT91C_US1_IDR
 (0xFFFC400C)

1807 
	#AT91C_US1_IER
 (0xFFFC4008)

1808 
	#AT91C_US1_THR
 (0xFFFC401C)

1809 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1810 
	#AT91C_US1_RHR
 (0xFFFC4018)

1811 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1812 
	#AT91C_US1_IMR
 (0xFFFC4010)

1813 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1814 
	#AT91C_US1_CR
 (0xFFFC4000)

1815 
	#AT91C_US1_MR
 (0xFFFC4004)

1817 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1818 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1819 
	#AT91C_US0_TCR
 (0xFFFC010C)

1820 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1821 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1822 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1823 
	#AT91C_US0_TPR
 (0xFFFC0108)

1824 
	#AT91C_US0_RCR
 (0xFFFC0104)

1825 
	#AT91C_US0_RPR
 (0xFFFC0100)

1826 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1828 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1829 
	#AT91C_US0_NER
 (0xFFFC0044)

1830 
	#AT91C_US0_CR
 (0xFFFC0000)

1831 
	#AT91C_US0_IMR
 (0xFFFC0010)

1832 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1833 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1834 
	#AT91C_US0_MR
 (0xFFFC0004)

1835 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1836 
	#AT91C_US0_CSR
 (0xFFFC0014)

1837 
	#AT91C_US0_RHR
 (0xFFFC0018)

1838 
	#AT91C_US0_IDR
 (0xFFFC000C)

1839 
	#AT91C_US0_THR
 (0xFFFC001C)

1840 
	#AT91C_US0_IF
 (0xFFFC004C)

1841 
	#AT91C_US0_IER
 (0xFFFC0008)

1843 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1844 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1845 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1846 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1847 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1848 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1849 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1850 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1851 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1852 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1854 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1855 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1856 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1857 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1858 
	#AT91C_SSC_THR
 (0xFFFD4024)

1859 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1860 
	#AT91C_SSC_IER
 (0xFFFD4044)

1861 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1862 
	#AT91C_SSC_SR
 (0xFFFD4040)

1863 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1864 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1865 
	#AT91C_SSC_CR
 (0xFFFD4000)

1866 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1867 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1869 
	#AT91C_TWI_IER
 (0xFFFB8024)

1870 
	#AT91C_TWI_CR
 (0xFFFB8000)

1871 
	#AT91C_TWI_SR
 (0xFFFB8020)

1872 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1873 
	#AT91C_TWI_THR
 (0xFFFB8034)

1874 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1875 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1876 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1877 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1878 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1880 
	#AT91C_PWMC_CH3_CUPDR
 (0xFFFCC270)

1881 
	#AT91C_PWMC_CH3_Re£rved
 (0xFFFCC274)

1882 
	#AT91C_PWMC_CH3_CPRDR
 (0xFFFCC268)

1883 
	#AT91C_PWMC_CH3_CDTYR
 (0xFFFCC264)

1884 
	#AT91C_PWMC_CH3_CCNTR
 (0xFFFCC26C)

1885 
	#AT91C_PWMC_CH3_CMR
 (0xFFFCC260)

1887 
	#AT91C_PWMC_CH2_Re£rved
 (0xFFFCC254)

1888 
	#AT91C_PWMC_CH2_CMR
 (0xFFFCC240)

1889 
	#AT91C_PWMC_CH2_CCNTR
 (0xFFFCC24C)

1890 
	#AT91C_PWMC_CH2_CPRDR
 (0xFFFCC248)

1891 
	#AT91C_PWMC_CH2_CUPDR
 (0xFFFCC250)

1892 
	#AT91C_PWMC_CH2_CDTYR
 (0xFFFCC244)

1894 
	#AT91C_PWMC_CH1_Re£rved
 (0xFFFCC234)

1895 
	#AT91C_PWMC_CH1_CUPDR
 (0xFFFCC230)

1896 
	#AT91C_PWMC_CH1_CPRDR
 (0xFFFCC228)

1897 
	#AT91C_PWMC_CH1_CCNTR
 (0xFFFCC22C)

1898 
	#AT91C_PWMC_CH1_CDTYR
 (0xFFFCC224)

1899 
	#AT91C_PWMC_CH1_CMR
 (0xFFFCC220)

1901 
	#AT91C_PWMC_CH0_Re£rved
 (0xFFFCC214)

1902 
	#AT91C_PWMC_CH0_CPRDR
 (0xFFFCC208)

1903 
	#AT91C_PWMC_CH0_CDTYR
 (0xFFFCC204)

1904 
	#AT91C_PWMC_CH0_CMR
 (0xFFFCC200)

1905 
	#AT91C_PWMC_CH0_CUPDR
 (0xFFFCC210)

1906 
	#AT91C_PWMC_CH0_CCNTR
 (0xFFFCC20C)

1908 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1909 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1910 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1911 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1912 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1913 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1914 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1915 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1916 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1918 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1919 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1920 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1921 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1922 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1923 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1924 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1925 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1926 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1927 
	#AT91C_UDP_TXVC
 (0xFFFB0074)

1928 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1929 
	#AT91C_UDP_IER
 (0xFFFB0010)

1931 
	#AT91C_TC0_SR
 (0xFFFA0020)

1932 
	#AT91C_TC0_RC
 (0xFFFA001C)

1933 
	#AT91C_TC0_RB
 (0xFFFA0018)

1934 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1935 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1936 
	#AT91C_TC0_IER
 (0xFFFA0024)

1937 
	#AT91C_TC0_RA
 (0xFFFA0014)

1938 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1939 
	#AT91C_TC0_CV
 (0xFFFA0010)

1940 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1942 
	#AT91C_TC1_RB
 (0xFFFA0058)

1943 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1944 
	#AT91C_TC1_IER
 (0xFFFA0064)

1945 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1946 
	#AT91C_TC1_SR
 (0xFFFA0060)

1947 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1948 
	#AT91C_TC1_RA
 (0xFFFA0054)

1949 
	#AT91C_TC1_RC
 (0xFFFA005C)

1950 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1951 
	#AT91C_TC1_CV
 (0xFFFA0050)

1953 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1954 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1955 
	#AT91C_TC2_CV
 (0xFFFA0090)

1956 
	#AT91C_TC2_RA
 (0xFFFA0094)

1957 
	#AT91C_TC2_RB
 (0xFFFA0098)

1958 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1959 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1960 
	#AT91C_TC2_RC
 (0xFFFA009C)

1961 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1962 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1964 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1965 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1967 
	#AT91C_CAN_MB0_MDL
 (0xFFFD0214)

1968 
	#AT91C_CAN_MB0_MAM
 (0xFFFD0204)

1969 
	#AT91C_CAN_MB0_MCR
 (0xFFFD021C)

1970 
	#AT91C_CAN_MB0_MID
 (0xFFFD0208)

1971 
	#AT91C_CAN_MB0_MSR
 (0xFFFD0210)

1972 
	#AT91C_CAN_MB0_MFID
 (0xFFFD020C)

1973 
	#AT91C_CAN_MB0_MDH
 (0xFFFD0218)

1974 
	#AT91C_CAN_MB0_MMR
 (0xFFFD0200)

1976 
	#AT91C_CAN_MB1_MDL
 (0xFFFD0234)

1977 
	#AT91C_CAN_MB1_MID
 (0xFFFD0228)

1978 
	#AT91C_CAN_MB1_MMR
 (0xFFFD0220)

1979 
	#AT91C_CAN_MB1_MSR
 (0xFFFD0230)

1980 
	#AT91C_CAN_MB1_MAM
 (0xFFFD0224)

1981 
	#AT91C_CAN_MB1_MDH
 (0xFFFD0238)

1982 
	#AT91C_CAN_MB1_MCR
 (0xFFFD023C)

1983 
	#AT91C_CAN_MB1_MFID
 (0xFFFD022C)

1985 
	#AT91C_CAN_MB2_MCR
 (0xFFFD025C)

1986 
	#AT91C_CAN_MB2_MDH
 (0xFFFD0258)

1987 
	#AT91C_CAN_MB2_MID
 (0xFFFD0248)

1988 
	#AT91C_CAN_MB2_MDL
 (0xFFFD0254)

1989 
	#AT91C_CAN_MB2_MMR
 (0xFFFD0240)

1990 
	#AT91C_CAN_MB2_MAM
 (0xFFFD0244)

1991 
	#AT91C_CAN_MB2_MFID
 (0xFFFD024C)

1992 
	#AT91C_CAN_MB2_MSR
 (0xFFFD0250)

1994 
	#AT91C_CAN_MB3_MFID
 (0xFFFD026C)

1995 
	#AT91C_CAN_MB3_MAM
 (0xFFFD0264)

1996 
	#AT91C_CAN_MB3_MID
 (0xFFFD0268)

1997 
	#AT91C_CAN_MB3_MCR
 (0xFFFD027C)

1998 
	#AT91C_CAN_MB3_MMR
 (0xFFFD0260)

1999 
	#AT91C_CAN_MB3_MSR
 (0xFFFD0270)

2000 
	#AT91C_CAN_MB3_MDL
 (0xFFFD0274)

2001 
	#AT91C_CAN_MB3_MDH
 (0xFFFD0278)

2003 
	#AT91C_CAN_MB4_MID
 (0xFFFD0288)

2004 
	#AT91C_CAN_MB4_MMR
 (0xFFFD0280)

2005 
	#AT91C_CAN_MB4_MDH
 (0xFFFD0298)

2006 
	#AT91C_CAN_MB4_MFID
 (0xFFFD028C)

2007 
	#AT91C_CAN_MB4_MSR
 (0xFFFD0290)

2008 
	#AT91C_CAN_MB4_MCR
 (0xFFFD029C)

2009 
	#AT91C_CAN_MB4_MDL
 (0xFFFD0294)

2010 
	#AT91C_CAN_MB4_MAM
 (0xFFFD0284)

2012 
	#AT91C_CAN_MB5_MSR
 (0xFFFD02B0)

2013 
	#AT91C_CAN_MB5_MCR
 (0xFFFD02BC)

2014 
	#AT91C_CAN_MB5_MFID
 (0xFFFD02AC)

2015 
	#AT91C_CAN_MB5_MDH
 (0xFFFD02B8)

2016 
	#AT91C_CAN_MB5_MID
 (0xFFFD02A8)

2017 
	#AT91C_CAN_MB5_MMR
 (0xFFFD02A0)

2018 
	#AT91C_CAN_MB5_MDL
 (0xFFFD02B4)

2019 
	#AT91C_CAN_MB5_MAM
 (0xFFFD02A4)

2021 
	#AT91C_CAN_MB6_MFID
 (0xFFFD02CC)

2022 
	#AT91C_CAN_MB6_MID
 (0xFFFD02C8)

2023 
	#AT91C_CAN_MB6_MAM
 (0xFFFD02C4)

2024 
	#AT91C_CAN_MB6_MSR
 (0xFFFD02D0)

2025 
	#AT91C_CAN_MB6_MDL
 (0xFFFD02D4)

2026 
	#AT91C_CAN_MB6_MCR
 (0xFFFD02DC)

2027 
	#AT91C_CAN_MB6_MDH
 (0xFFFD02D8)

2028 
	#AT91C_CAN_MB6_MMR
 (0xFFFD02C0)

2030 
	#AT91C_CAN_MB7_MCR
 (0xFFFD02FC)

2031 
	#AT91C_CAN_MB7_MDH
 (0xFFFD02F8)

2032 
	#AT91C_CAN_MB7_MFID
 (0xFFFD02EC)

2033 
	#AT91C_CAN_MB7_MDL
 (0xFFFD02F4)

2034 
	#AT91C_CAN_MB7_MID
 (0xFFFD02E8)

2035 
	#AT91C_CAN_MB7_MMR
 (0xFFFD02E0)

2036 
	#AT91C_CAN_MB7_MAM
 (0xFFFD02E4)

2037 
	#AT91C_CAN_MB7_MSR
 (0xFFFD02F0)

2039 
	#AT91C_CAN_TCR
 (0xFFFD0024)

2040 
	#AT91C_CAN_IMR
 (0xFFFD000C)

2041 
	#AT91C_CAN_IER
 (0xFFFD0004)

2042 
	#AT91C_CAN_ECR
 (0xFFFD0020)

2043 
	#AT91C_CAN_TIMESTP
 (0xFFFD001C)

2044 
	#AT91C_CAN_MR
 (0xFFFD0000)

2045 
	#AT91C_CAN_IDR
 (0xFFFD0008)

2046 
	#AT91C_CAN_ACR
 (0xFFFD0028)

2047 
	#AT91C_CAN_TIM
 (0xFFFD0018)

2048 
	#AT91C_CAN_SR
 (0xFFFD0010)

2049 
	#AT91C_CAN_BR
 (0xFFFD0014)

2050 
	#AT91C_CAN_VR
 (0xFFFD00FC)

2052 
	#AT91C_EMAC_ISR
 (0xFFFDC024)

2053 
	#AT91C_EMAC_SA4H
 (0xFFFDC0B4)

2054 
	#AT91C_EMAC_SA1L
 (0xFFFDC098)

2055 
	#AT91C_EMAC_ELE
 (0xFFFDC078)

2056 
	#AT91C_EMAC_LCOL
 (0xFFFDC05C)

2057 
	#AT91C_EMAC_RLE
 (0xFFFDC088)

2058 
	#AT91C_EMAC_WOL
 (0xFFFDC0C4)

2059 
	#AT91C_EMAC_DTF
 (0xFFFDC058)

2060 
	#AT91C_EMAC_TUND
 (0xFFFDC064)

2061 
	#AT91C_EMAC_NCR
 (0xFFFDC000)

2062 
	#AT91C_EMAC_SA4L
 (0xFFFDC0B0)

2063 
	#AT91C_EMAC_RSR
 (0xFFFDC020)

2064 
	#AT91C_EMAC_SA3L
 (0xFFFDC0A8)

2065 
	#AT91C_EMAC_TSR
 (0xFFFDC014)

2066 
	#AT91C_EMAC_IDR
 (0xFFFDC02C)

2067 
	#AT91C_EMAC_RSE
 (0xFFFDC074)

2068 
	#AT91C_EMAC_ECOL
 (0xFFFDC060)

2069 
	#AT91C_EMAC_TID
 (0xFFFDC0B8)

2070 
	#AT91C_EMAC_HRB
 (0xFFFDC090)

2071 
	#AT91C_EMAC_TBQP
 (0xFFFDC01C)

2072 
	#AT91C_EMAC_USRIO
 (0xFFFDC0C0)

2073 
	#AT91C_EMAC_PTR
 (0xFFFDC038)

2074 
	#AT91C_EMAC_SA2H
 (0xFFFDC0A4)

2075 
	#AT91C_EMAC_ROV
 (0xFFFDC070)

2076 
	#AT91C_EMAC_ALE
 (0xFFFDC054)

2077 
	#AT91C_EMAC_RJA
 (0xFFFDC07C)

2078 
	#AT91C_EMAC_RBQP
 (0xFFFDC018)

2079 
	#AT91C_EMAC_TPF
 (0xFFFDC08C)

2080 
	#AT91C_EMAC_NCFGR
 (0xFFFDC004)

2081 
	#AT91C_EMAC_HRT
 (0xFFFDC094)

2082 
	#AT91C_EMAC_USF
 (0xFFFDC080)

2083 
	#AT91C_EMAC_FCSE
 (0xFFFDC050)

2084 
	#AT91C_EMAC_TPQ
 (0xFFFDC0BC)

2085 
	#AT91C_EMAC_MAN
 (0xFFFDC034)

2086 
	#AT91C_EMAC_FTO
 (0xFFFDC040)

2087 
	#AT91C_EMAC_REV
 (0xFFFDC0FC)

2088 
	#AT91C_EMAC_IMR
 (0xFFFDC030)

2089 
	#AT91C_EMAC_SCF
 (0xFFFDC044)

2090 
	#AT91C_EMAC_PFR
 (0xFFFDC03C)

2091 
	#AT91C_EMAC_MCF
 (0xFFFDC048)

2092 
	#AT91C_EMAC_NSR
 (0xFFFDC008)

2093 
	#AT91C_EMAC_SA2L
 (0xFFFDC0A0)

2094 
	#AT91C_EMAC_FRO
 (0xFFFDC04C)

2095 
	#AT91C_EMAC_IER
 (0xFFFDC028)

2096 
	#AT91C_EMAC_SA1H
 (0xFFFDC09C)

2097 
	#AT91C_EMAC_CSE
 (0xFFFDC068)

2098 
	#AT91C_EMAC_SA3H
 (0xFFFDC0AC)

2099 
	#AT91C_EMAC_RRE
 (0xFFFDC06C)

2100 
	#AT91C_EMAC_STE
 (0xFFFDC084)

2102 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

2103 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

2104 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

2105 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

2106 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

2107 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

2108 
	#AT91C_ADC_RPR
 (0xFFFD8100)

2109 
	#AT91C_ADC_TCR
 (0xFFFD810C)

2110 
	#AT91C_ADC_TPR
 (0xFFFD8108)

2111 
	#AT91C_ADC_RCR
 (0xFFFD8104)

2113 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

2114 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

2115 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

2116 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

2117 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

2118 
	#AT91C_ADC_SR
 (0xFFFD801C)

2119 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

2120 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

2121 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

2122 
	#AT91C_ADC_IDR
 (0xFFFD8028)

2123 
	#AT91C_ADC_CR
 (0xFFFD8000)

2124 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

2125 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

2126 
	#AT91C_ADC_IER
 (0xFFFD8024)

2127 
	#AT91C_ADC_CHER
 (0xFFFD8010)

2128 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

2129 
	#AT91C_ADC_MR
 (0xFFFD8004)

2130 
	#AT91C_ADC_IMR
 (0xFFFD802C)

2132 
	#AT91C_AES_TPR
 (0xFFFA4108)

2133 
	#AT91C_AES_PTCR
 (0xFFFA4120)

2134 
	#AT91C_AES_RNPR
 (0xFFFA4110)

2135 
	#AT91C_AES_TNCR
 (0xFFFA411C)

2136 
	#AT91C_AES_TCR
 (0xFFFA410C)

2137 
	#AT91C_AES_RCR
 (0xFFFA4104)

2138 
	#AT91C_AES_RNCR
 (0xFFFA4114)

2139 
	#AT91C_AES_TNPR
 (0xFFFA4118)

2140 
	#AT91C_AES_RPR
 (0xFFFA4100)

2141 
	#AT91C_AES_PTSR
 (0xFFFA4124)

2143 
	#AT91C_AES_IVxR
 (0xFFFA4060)

2144 
	#AT91C_AES_MR
 (0xFFFA4004)

2145 
	#AT91C_AES_VR
 (0xFFFA40FC)

2146 
	#AT91C_AES_ODATAxR
 (0xFFFA4050)

2147 
	#AT91C_AES_IDATAxR
 (0xFFFA4040)

2148 
	#AT91C_AES_CR
 (0xFFFA4000)

2149 
	#AT91C_AES_IDR
 (0xFFFA4014)

2150 
	#AT91C_AES_IMR
 (0xFFFA4018)

2151 
	#AT91C_AES_IER
 (0xFFFA4010)

2152 
	#AT91C_AES_KEYWxR
 (0xFFFA4020)

2153 
	#AT91C_AES_ISR
 (0xFFFA401C)

2155 
	#AT91C_TDES_RNCR
 (0xFFFA8114)

2156 
	#AT91C_TDES_TCR
 (0xFFFA810C)

2157 
	#AT91C_TDES_RCR
 (0xFFFA8104)

2158 
	#AT91C_TDES_TNPR
 (0xFFFA8118)

2159 
	#AT91C_TDES_RNPR
 (0xFFFA8110)

2160 
	#AT91C_TDES_RPR
 (0xFFFA8100)

2161 
	#AT91C_TDES_TNCR
 (0xFFFA811C)

2162 
	#AT91C_TDES_TPR
 (0xFFFA8108)

2163 
	#AT91C_TDES_PTSR
 (0xFFFA8124)

2164 
	#AT91C_TDES_PTCR
 (0xFFFA8120)

2166 
	#AT91C_TDES_KEY2WxR
 (0xFFFA8028)

2167 
	#AT91C_TDES_KEY3WxR
 (0xFFFA8030)

2168 
	#AT91C_TDES_IDR
 (0xFFFA8014)

2169 
	#AT91C_TDES_VR
 (0xFFFA80FC)

2170 
	#AT91C_TDES_IVxR
 (0xFFFA8060)

2171 
	#AT91C_TDES_ODATAxR
 (0xFFFA8050)

2172 
	#AT91C_TDES_IMR
 (0xFFFA8018)

2173 
	#AT91C_TDES_MR
 (0xFFFA8004)

2174 
	#AT91C_TDES_CR
 (0xFFFA8000)

2175 
	#AT91C_TDES_IER
 (0xFFFA8010)

2176 
	#AT91C_TDES_ISR
 (0xFFFA801C)

2177 
	#AT91C_TDES_IDATAxR
 (0xFFFA8040)

2178 
	#AT91C_TDES_KEY1WxR
 (0xFFFA8020)

2179 

	)

2183 
	#AT91C_PIO_PA0
 (1 << 0)

2184 
	#AT91C_PA0_RXD0
 (
AT91C_PIO_PA0
)

2185 
	#AT91C_PIO_PA1
 (1 << 1)

2186 
	#AT91C_PA1_TXD0
 (
AT91C_PIO_PA1
)

2187 
	#AT91C_PIO_PA10
 (1 << 10)

2188 
	#AT91C_PA10_TWD
 (
AT91C_PIO_PA10
)

2189 
	#AT91C_PIO_PA11
 (1 << 11)

2190 
	#AT91C_PA11_TWCK
 (
AT91C_PIO_PA11
)

2191 
	#AT91C_PIO_PA12
 (1 << 12)

2192 
	#AT91C_PA12_NPCS00
 (
AT91C_PIO_PA12
)

2193 
	#AT91C_PIO_PA13
 (1 << 13)

2194 
	#AT91C_PA13_NPCS01
 (
AT91C_PIO_PA13
)

2195 
	#AT91C_PA13_PCK1
 (
AT91C_PIO_PA13
)

2196 
	#AT91C_PIO_PA14
 (1 << 14)

2197 
	#AT91C_PA14_NPCS02
 (
AT91C_PIO_PA14
)

2198 
	#AT91C_PA14_IRQ1
 (
AT91C_PIO_PA14
)

2199 
	#AT91C_PIO_PA15
 (1 << 15)

2200 
	#AT91C_PA15_NPCS03
 (
AT91C_PIO_PA15
)

2201 
	#AT91C_PA15_TCLK2
 (
AT91C_PIO_PA15
)

2202 
	#AT91C_PIO_PA16
 (1 << 16)

2203 
	#AT91C_PA16_MISO0
 (
AT91C_PIO_PA16
)

2204 
	#AT91C_PIO_PA17
 (1 << 17)

2205 
	#AT91C_PA17_MOSI0
 (
AT91C_PIO_PA17
)

2206 
	#AT91C_PIO_PA18
 (1 << 18)

2207 
	#AT91C_PA18_SPCK0
 (
AT91C_PIO_PA18
)

2208 
	#AT91C_PIO_PA19
 (1 << 19)

2209 
	#AT91C_PA19_CANRX
 (
AT91C_PIO_PA19
)

2210 
	#AT91C_PIO_PA2
 (1 << 2)

2211 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

2212 
	#AT91C_PA2_NPCS11
 (
AT91C_PIO_PA2
)

2213 
	#AT91C_PIO_PA20
 (1 << 20)

2214 
	#AT91C_PA20_CANTX
 (
AT91C_PIO_PA20
)

2215 
	#AT91C_PIO_PA21
 (1 << 21)

2216 
	#AT91C_PA21_TF
 (
AT91C_PIO_PA21
)

2217 
	#AT91C_PA21_NPCS10
 (
AT91C_PIO_PA21
)

2218 
	#AT91C_PIO_PA22
 (1 << 22)

2219 
	#AT91C_PA22_TK
 (
AT91C_PIO_PA22
)

2220 
	#AT91C_PA22_SPCK1
 (
AT91C_PIO_PA22
)

2221 
	#AT91C_PIO_PA23
 (1 << 23)

2222 
	#AT91C_PA23_TD
 (
AT91C_PIO_PA23
)

2223 
	#AT91C_PA23_MOSI1
 (
AT91C_PIO_PA23
)

2224 
	#AT91C_PIO_PA24
 (1 << 24)

2225 
	#AT91C_PA24_RD
 (
AT91C_PIO_PA24
)

2226 
	#AT91C_PA24_MISO1
 (
AT91C_PIO_PA24
)

2227 
	#AT91C_PIO_PA25
 (1 << 25)

2228 
	#AT91C_PA25_RK
 (
AT91C_PIO_PA25
)

2229 
	#AT91C_PA25_NPCS11
 (
AT91C_PIO_PA25
)

2230 
	#AT91C_PIO_PA26
 (1 << 26)

2231 
	#AT91C_PA26_RF
 (
AT91C_PIO_PA26
)

2232 
	#AT91C_PA26_NPCS12
 (
AT91C_PIO_PA26
)

2233 
	#AT91C_PIO_PA27
 (1 << 27)

2234 
	#AT91C_PA27_DRXD
 (
AT91C_PIO_PA27
)

2235 
	#AT91C_PA27_PCK3
 (
AT91C_PIO_PA27
)

2236 
	#AT91C_PIO_PA28
 (1 << 28)

2237 
	#AT91C_PA28_DTXD
 (
AT91C_PIO_PA28
)

2238 
	#AT91C_PIO_PA29
 (1 << 29)

2239 
	#AT91C_PA29_FIQ
 (
AT91C_PIO_PA29
)

2240 
	#AT91C_PA29_NPCS13
 (
AT91C_PIO_PA29
)

2241 
	#AT91C_PIO_PA3
 (1 << 3)

2242 
	#AT91C_PA3_RTS0
 (
AT91C_PIO_PA3
)

2243 
	#AT91C_PA3_NPCS12
 (
AT91C_PIO_PA3
)

2244 
	#AT91C_PIO_PA30
 (1 << 30)

2245 
	#AT91C_PA30_IRQ0
 (
AT91C_PIO_PA30
)

2246 
	#AT91C_PA30_PCK2
 (
AT91C_PIO_PA30
)

2247 
	#AT91C_PIO_PA4
 (1 << 4)

2248 
	#AT91C_PA4_CTS0
 (
AT91C_PIO_PA4
)

2249 
	#AT91C_PA4_NPCS13
 (
AT91C_PIO_PA4
)

2250 
	#AT91C_PIO_PA5
 (1 << 5)

2251 
	#AT91C_PA5_RXD1
 (
AT91C_PIO_PA5
)

2252 
	#AT91C_PIO_PA6
 (1 << 6)

2253 
	#AT91C_PA6_TXD1
 (
AT91C_PIO_PA6
)

2254 
	#AT91C_PIO_PA7
 (1 << 7)

2255 
	#AT91C_PA7_SCK1
 (
AT91C_PIO_PA7
)

2256 
	#AT91C_PA7_NPCS01
 (
AT91C_PIO_PA7
)

2257 
	#AT91C_PIO_PA8
 (1 << 8)

2258 
	#AT91C_PA8_RTS1
 (
AT91C_PIO_PA8
)

2259 
	#AT91C_PA8_NPCS02
 (
AT91C_PIO_PA8
)

2260 
	#AT91C_PIO_PA9
 (1 << 9)

2261 
	#AT91C_PA9_CTS1
 (
AT91C_PIO_PA9
)

2262 
	#AT91C_PA9_NPCS03
 (
AT91C_PIO_PA9
)

2263 
	#AT91C_PIO_PB0
 (1 << 0)

2264 
	#AT91C_PB0_ETXCK_EREFCK
 (
AT91C_PIO_PB0
)

2265 
	#AT91C_PB0_PCK0
 (
AT91C_PIO_PB0
)

2266 
	#AT91C_PIO_PB1
 (1 << 1)

2267 
	#AT91C_PB1_ETXEN
 (
AT91C_PIO_PB1
)

2268 
	#AT91C_PIO_PB10
 (1 << 10)

2269 
	#AT91C_PB10_ETX2
 (
AT91C_PIO_PB10
)

2270 
	#AT91C_PB10_NPCS11
 (
AT91C_PIO_PB10
)

2271 
	#AT91C_PIO_PB11
 (1 << 11)

2272 
	#AT91C_PB11_ETX3
 (
AT91C_PIO_PB11
)

2273 
	#AT91C_PB11_NPCS12
 (
AT91C_PIO_PB11
)

2274 
	#AT91C_PIO_PB12
 (1 << 12)

2275 
	#AT91C_PB12_ETXER
 (
AT91C_PIO_PB12
)

2276 
	#AT91C_PB12_TCLK0
 (
AT91C_PIO_PB12
)

2277 
	#AT91C_PIO_PB13
 (1 << 13)

2278 
	#AT91C_PB13_ERX2
 (
AT91C_PIO_PB13
)

2279 
	#AT91C_PB13_NPCS01
 (
AT91C_PIO_PB13
)

2280 
	#AT91C_PIO_PB14
 (1 << 14)

2281 
	#AT91C_PB14_ERX3
 (
AT91C_PIO_PB14
)

2282 
	#AT91C_PB14_NPCS02
 (
AT91C_PIO_PB14
)

2283 
	#AT91C_PIO_PB15
 (1 << 15)

2284 
	#AT91C_PB15_ERXDV
 (
AT91C_PIO_PB15
)

2285 
	#AT91C_PIO_PB16
 (1 << 16)

2286 
	#AT91C_PB16_ECOL
 (
AT91C_PIO_PB16
)

2287 
	#AT91C_PB16_NPCS13
 (
AT91C_PIO_PB16
)

2288 
	#AT91C_PIO_PB17
 (1 << 17)

2289 
	#AT91C_PB17_ERXCK
 (
AT91C_PIO_PB17
)

2290 
	#AT91C_PB17_NPCS03
 (
AT91C_PIO_PB17
)

2291 
	#AT91C_PIO_PB18
 (1 << 18)

2292 
	#AT91C_PB18_EF100
 (
AT91C_PIO_PB18
)

2293 
	#AT91C_PB18_ADTRG
 (
AT91C_PIO_PB18
)

2294 
	#AT91C_PIO_PB19
 (1 << 19)

2295 
	#AT91C_PB19_PWM0
 (
AT91C_PIO_PB19
)

2296 
	#AT91C_PB19_TCLK1
 (
AT91C_PIO_PB19
)

2297 
	#AT91C_PIO_PB2
 (1 << 2)

2298 
	#AT91C_PB2_ETX0
 (
AT91C_PIO_PB2
)

2299 
	#AT91C_PIO_PB20
 (1 << 20)

2300 
	#AT91C_PB20_PWM1
 (
AT91C_PIO_PB20
)

2301 
	#AT91C_PB20_PCK0
 (
AT91C_PIO_PB20
)

2302 
	#AT91C_PIO_PB21
 (1 << 21)

2303 
	#AT91C_PB21_PWM2
 (
AT91C_PIO_PB21
)

2304 
	#AT91C_PB21_PCK1
 (
AT91C_PIO_PB21
)

2305 
	#AT91C_PIO_PB22
 (1 << 22)

2306 
	#AT91C_PB22_PWM3
 (
AT91C_PIO_PB22
)

2307 
	#AT91C_PB22_PCK2
 (
AT91C_PIO_PB22
)

2308 
	#AT91C_PIO_PB23
 (1 << 23)

2309 
	#AT91C_PB23_TIOA0
 (
AT91C_PIO_PB23
)

2310 
	#AT91C_PB23_DCD1
 (
AT91C_PIO_PB23
)

2311 
	#AT91C_PIO_PB24
 (1 << 24)

2312 
	#AT91C_PB24_TIOB0
 (
AT91C_PIO_PB24
)

2313 
	#AT91C_PB24_DSR1
 (
AT91C_PIO_PB24
)

2314 
	#AT91C_PIO_PB25
 (1 << 25)

2315 
	#AT91C_PB25_TIOA1
 (
AT91C_PIO_PB25
)

2316 
	#AT91C_PB25_DTR1
 (
AT91C_PIO_PB25
)

2317 
	#AT91C_PIO_PB26
 (1 << 26)

2318 
	#AT91C_PB26_TIOB1
 (
AT91C_PIO_PB26
)

2319 
	#AT91C_PB26_RI1
 (
AT91C_PIO_PB26
)

2320 
	#AT91C_PIO_PB27
 (1 << 27)

2321 
	#AT91C_PB27_TIOA2
 (
AT91C_PIO_PB27
)

2322 
	#AT91C_PB27_PWM0
 (
AT91C_PIO_PB27
)

2323 
	#AT91C_PIO_PB28
 (1 << 28)

2324 
	#AT91C_PB28_TIOB2
 (
AT91C_PIO_PB28
)

2325 
	#AT91C_PB28_PWM1
 (
AT91C_PIO_PB28
)

2326 
	#AT91C_PIO_PB29
 (1 << 29)

2327 
	#AT91C_PB29_PCK1
 (
AT91C_PIO_PB29
)

2328 
	#AT91C_PB29_PWM2
 (
AT91C_PIO_PB29
)

2329 
	#AT91C_PIO_PB3
 (1 << 3)

2330 
	#AT91C_PB3_ETX1
 (
AT91C_PIO_PB3
)

2331 
	#AT91C_PIO_PB30
 (1 << 30)

2332 
	#AT91C_PB30_PCK2
 (
AT91C_PIO_PB30
)

2333 
	#AT91C_PB30_PWM3
 (
AT91C_PIO_PB30
)

2334 
	#AT91C_PIO_PB4
 (1 << 4)

2335 
	#AT91C_PB4_ECRS_ECRSDV
 (
AT91C_PIO_PB4
)

2336 
	#AT91C_PIO_PB5
 (1 << 5)

2337 
	#AT91C_PB5_ERX0
 (
AT91C_PIO_PB5
)

2338 
	#AT91C_PIO_PB6
 (1 << 6)

2339 
	#AT91C_PB6_ERX1
 (
AT91C_PIO_PB6
)

2340 
	#AT91C_PIO_PB7
 (1 << 7)

2341 
	#AT91C_PB7_ERXER
 (
AT91C_PIO_PB7
)

2342 
	#AT91C_PIO_PB8
 (1 << 8)

2343 
	#AT91C_PB8_EMDC
 (
AT91C_PIO_PB8
)

2344 
	#AT91C_PIO_PB9
 (1 << 9)

2345 
	#AT91C_PB9_EMDIO
 (
AT91C_PIO_PB9
)

2346 

	)

2350 
	#AT91C_ID_FIQ
 ( 0)

2351 
	#AT91C_ID_SYS
 ( 1)

2352 
	#AT91C_ID_PIOA
 ( 2)

2353 
	#AT91C_ID_PIOB
 ( 3)

2354 
	#AT91C_ID_SPI0
 ( 4)

2355 
	#AT91C_ID_SPI1
 ( 5)

2356 
	#AT91C_ID_US0
 ( 6)

2357 
	#AT91C_ID_US1
 ( 7)

2358 
	#AT91C_ID_SSC
 ( 8)

2359 
	#AT91C_ID_TWI
 ( 9)

2360 
	#AT91C_ID_PWMC
 (10)

2361 
	#AT91C_ID_UDP
 (11)

2362 
	#AT91C_ID_TC0
 (12)

2363 
	#AT91C_ID_TC1
 (13)

2364 
	#AT91C_ID_TC2
 (14)

2365 
	#AT91C_ID_CAN
 (15)

2366 
	#AT91C_ID_EMAC
 (16)

2367 
	#AT91C_ID_ADC
 (17)

2368 
	#AT91C_ID_AES
 (18)

2369 
	#AT91C_ID_TDES
 (19)

2370 
	#AT91C_ID_20_Re£rved
 (20)

2371 
	#AT91C_ID_21_Re£rved
 (21)

2372 
	#AT91C_ID_22_Re£rved
 (22)

2373 
	#AT91C_ID_23_Re£rved
 (23)

2374 
	#AT91C_ID_24_Re£rved
 (24)

2375 
	#AT91C_ID_25_Re£rved
 (25)

2376 
	#AT91C_ID_26_Re£rved
 (26)

2377 
	#AT91C_ID_27_Re£rved
 (27)

2378 
	#AT91C_ID_28_Re£rved
 (28)

2379 
	#AT91C_ID_29_Re£rved
 (29)

2380 
	#AT91C_ID_IRQ0
 (30)

2381 
	#AT91C_ID_IRQ1
 (31)

2382 

	)

2386 
	#AT91C_BASE_SYS
 (0xFFFFF000)

2387 
	#AT91C_BASE_AIC
 (0xFFFFF000)

2388 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

2389 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

2390 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

2391 
	#AT91C_BASE_PIOB
 (0xFFFFF600)

2392 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

2393 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

2394 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

2395 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

2396 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

2397 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

2398 
	#AT91C_BASE_VREG
 (0xFFFFFD60)

2399 
	#AT91C_BASE_MC
 (0xFFFFFF00)

2400 
	#AT91C_BASE_PDC_SPI1
 (0xFFFE4100)

2401 
	#AT91C_BASE_SPI1
 (0xFFFE4000)

2402 
	#AT91C_BASE_PDC_SPI0
 (0xFFFE0100)

2403 
	#AT91C_BASE_SPI0
 (0xFFFE0000)

2404 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

2405 
	#AT91C_BASE_US1
 (0xFFFC4000)

2406 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

2407 
	#AT91C_BASE_US0
 (0xFFFC0000)

2408 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

2409 
	#AT91C_BASE_SSC
 (0xFFFD4000)

2410 
	#AT91C_BASE_TWI
 (0xFFFB8000)

2411 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

2412 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

2413 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

2414 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

2415 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

2416 
	#AT91C_BASE_UDP
 (0xFFFB0000)

2417 
	#AT91C_BASE_TC0
 (0xFFFA0000)

2418 
	#AT91C_BASE_TC1
 (0xFFFA0040)

2419 
	#AT91C_BASE_TC2
 (0xFFFA0080)

2420 
	#AT91C_BASE_TCB
 (0xFFFA0000)

2421 
	#AT91C_BASE_CAN_MB0
 (0xFFFD0200)

2422 
	#AT91C_BASE_CAN_MB1
 (0xFFFD0220)

2423 
	#AT91C_BASE_CAN_MB2
 (0xFFFD0240)

2424 
	#AT91C_BASE_CAN_MB3
 (0xFFFD0260)

2425 
	#AT91C_BASE_CAN_MB4
 (0xFFFD0280)

2426 
	#AT91C_BASE_CAN_MB5
 (0xFFFD02A0)

2427 
	#AT91C_BASE_CAN_MB6
 (0xFFFD02C0)

2428 
	#AT91C_BASE_CAN_MB7
 (0xFFFD02E0)

2429 
	#AT91C_BASE_CAN
 (0xFFFD0000)

2430 
	#AT91C_BASE_EMAC
 (0xFFFDC000)

2431 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

2432 
	#AT91C_BASE_ADC
 (0xFFFD8000)

2433 
	#AT91C_BASE_PDC_AES
 (0xFFFA4100)

2434 
	#AT91C_BASE_AES
 (0xFFFA4000)

2435 
	#AT91C_BASE_PDC_TDES
 (0xFFFA8100)

2436 
	#AT91C_BASE_TDES
 (0xFFFA8000)

2437 

	)

2441 
	#AT91C_ISRAM
 (0x00200000)

2442 
	#AT91C_ISRAM_SIZE
 (0x00008000)

2443 
	#AT91C_IFLASH
 (0x00100000)

2444 
	#AT91C_IFLASH_SIZE
 (0x00020000)

2445 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7X256.h

46 #iâdeà
AT91SAM7X256_H


47 
	#AT91SAM7X256_H


	)

49 vŞ©
	tAT91_REG
;

54 
	s_AT91S_SYS
 {

55 
AT91_REG
 
	mAIC_SMR
[32];

56 
AT91_REG
 
	mAIC_SVR
[32];

57 
AT91_REG
 
	mAIC_IVR
;

58 
AT91_REG
 
	mAIC_FVR
;

59 
AT91_REG
 
	mAIC_ISR
;

60 
AT91_REG
 
	mAIC_IPR
;

61 
AT91_REG
 
	mAIC_IMR
;

62 
AT91_REG
 
	mAIC_CISR
;

63 
AT91_REG
 
	mRe£rved0
[2];

64 
AT91_REG
 
	mAIC_IECR
;

65 
AT91_REG
 
	mAIC_IDCR
;

66 
AT91_REG
 
	mAIC_ICCR
;

67 
AT91_REG
 
	mAIC_ISCR
;

68 
AT91_REG
 
	mAIC_EOICR
;

69 
AT91_REG
 
	mAIC_SPU
;

70 
AT91_REG
 
	mAIC_DCR
;

71 
AT91_REG
 
	mRe£rved1
[1];

72 
AT91_REG
 
	mAIC_FFER
;

73 
AT91_REG
 
	mAIC_FFDR
;

74 
AT91_REG
 
	mAIC_FFSR
;

75 
AT91_REG
 
	mRe£rved2
[45];

76 
AT91_REG
 
	mDBGU_CR
;

77 
AT91_REG
 
	mDBGU_MR
;

78 
AT91_REG
 
	mDBGU_IER
;

79 
AT91_REG
 
	mDBGU_IDR
;

80 
AT91_REG
 
	mDBGU_IMR
;

81 
AT91_REG
 
	mDBGU_CSR
;

82 
AT91_REG
 
	mDBGU_RHR
;

83 
AT91_REG
 
	mDBGU_THR
;

84 
AT91_REG
 
	mDBGU_BRGR
;

85 
AT91_REG
 
	mRe£rved3
[7];

86 
AT91_REG
 
	mDBGU_CIDR
;

87 
AT91_REG
 
	mDBGU_EXID
;

88 
AT91_REG
 
	mDBGU_FNTR
;

89 
AT91_REG
 
	mRe£rved4
[45];

90 
AT91_REG
 
	mDBGU_RPR
;

91 
AT91_REG
 
	mDBGU_RCR
;

92 
AT91_REG
 
	mDBGU_TPR
;

93 
AT91_REG
 
	mDBGU_TCR
;

94 
AT91_REG
 
	mDBGU_RNPR
;

95 
AT91_REG
 
	mDBGU_RNCR
;

96 
AT91_REG
 
	mDBGU_TNPR
;

97 
AT91_REG
 
	mDBGU_TNCR
;

98 
AT91_REG
 
	mDBGU_PTCR
;

99 
AT91_REG
 
	mDBGU_PTSR
;

100 
AT91_REG
 
	mRe£rved5
[54];

101 
AT91_REG
 
	mPIOA_PER
;

102 
AT91_REG
 
	mPIOA_PDR
;

103 
AT91_REG
 
	mPIOA_PSR
;

104 
AT91_REG
 
	mRe£rved6
[1];

105 
AT91_REG
 
	mPIOA_OER
;

106 
AT91_REG
 
	mPIOA_ODR
;

107 
AT91_REG
 
	mPIOA_OSR
;

108 
AT91_REG
 
	mRe£rved7
[1];

109 
AT91_REG
 
	mPIOA_IFER
;

110 
AT91_REG
 
	mPIOA_IFDR
;

111 
AT91_REG
 
	mPIOA_IFSR
;

112 
AT91_REG
 
	mRe£rved8
[1];

113 
AT91_REG
 
	mPIOA_SODR
;

114 
AT91_REG
 
	mPIOA_CODR
;

115 
AT91_REG
 
	mPIOA_ODSR
;

116 
AT91_REG
 
	mPIOA_PDSR
;

117 
AT91_REG
 
	mPIOA_IER
;

118 
AT91_REG
 
	mPIOA_IDR
;

119 
AT91_REG
 
	mPIOA_IMR
;

120 
AT91_REG
 
	mPIOA_ISR
;

121 
AT91_REG
 
	mPIOA_MDER
;

122 
AT91_REG
 
	mPIOA_MDDR
;

123 
AT91_REG
 
	mPIOA_MDSR
;

124 
AT91_REG
 
	mRe£rved9
[1];

125 
AT91_REG
 
	mPIOA_PPUDR
;

126 
AT91_REG
 
	mPIOA_PPUER
;

127 
AT91_REG
 
	mPIOA_PPUSR
;

128 
AT91_REG
 
	mRe£rved10
[1];

129 
AT91_REG
 
	mPIOA_ASR
;

130 
AT91_REG
 
	mPIOA_BSR
;

131 
AT91_REG
 
	mPIOA_ABSR
;

132 
AT91_REG
 
	mRe£rved11
[9];

133 
AT91_REG
 
	mPIOA_OWER
;

134 
AT91_REG
 
	mPIOA_OWDR
;

135 
AT91_REG
 
	mPIOA_OWSR
;

136 
AT91_REG
 
	mRe£rved12
[85];

137 
AT91_REG
 
	mPIOB_PER
;

138 
AT91_REG
 
	mPIOB_PDR
;

139 
AT91_REG
 
	mPIOB_PSR
;

140 
AT91_REG
 
	mRe£rved13
[1];

141 
AT91_REG
 
	mPIOB_OER
;

142 
AT91_REG
 
	mPIOB_ODR
;

143 
AT91_REG
 
	mPIOB_OSR
;

144 
AT91_REG
 
	mRe£rved14
[1];

145 
AT91_REG
 
	mPIOB_IFER
;

146 
AT91_REG
 
	mPIOB_IFDR
;

147 
AT91_REG
 
	mPIOB_IFSR
;

148 
AT91_REG
 
	mRe£rved15
[1];

149 
AT91_REG
 
	mPIOB_SODR
;

150 
AT91_REG
 
	mPIOB_CODR
;

151 
AT91_REG
 
	mPIOB_ODSR
;

152 
AT91_REG
 
	mPIOB_PDSR
;

153 
AT91_REG
 
	mPIOB_IER
;

154 
AT91_REG
 
	mPIOB_IDR
;

155 
AT91_REG
 
	mPIOB_IMR
;

156 
AT91_REG
 
	mPIOB_ISR
;

157 
AT91_REG
 
	mPIOB_MDER
;

158 
AT91_REG
 
	mPIOB_MDDR
;

159 
AT91_REG
 
	mPIOB_MDSR
;

160 
AT91_REG
 
	mRe£rved16
[1];

161 
AT91_REG
 
	mPIOB_PPUDR
;

162 
AT91_REG
 
	mPIOB_PPUER
;

163 
AT91_REG
 
	mPIOB_PPUSR
;

164 
AT91_REG
 
	mRe£rved17
[1];

165 
AT91_REG
 
	mPIOB_ASR
;

166 
AT91_REG
 
	mPIOB_BSR
;

167 
AT91_REG
 
	mPIOB_ABSR
;

168 
AT91_REG
 
	mRe£rved18
[9];

169 
AT91_REG
 
	mPIOB_OWER
;

170 
AT91_REG
 
	mPIOB_OWDR
;

171 
AT91_REG
 
	mPIOB_OWSR
;

172 
AT91_REG
 
	mRe£rved19
[341];

173 
AT91_REG
 
	mPMC_SCER
;

174 
AT91_REG
 
	mPMC_SCDR
;

175 
AT91_REG
 
	mPMC_SCSR
;

176 
AT91_REG
 
	mRe£rved20
[1];

177 
AT91_REG
 
	mPMC_PCER
;

178 
AT91_REG
 
	mPMC_PCDR
;

179 
AT91_REG
 
	mPMC_PCSR
;

180 
AT91_REG
 
	mRe£rved21
[1];

181 
AT91_REG
 
	mPMC_MOR
;

182 
AT91_REG
 
	mPMC_MCFR
;

183 
AT91_REG
 
	mRe£rved22
[1];

184 
AT91_REG
 
	mPMC_PLLR
;

185 
AT91_REG
 
	mPMC_MCKR
;

186 
AT91_REG
 
	mRe£rved23
[3];

187 
AT91_REG
 
	mPMC_PCKR
[4];

188 
AT91_REG
 
	mRe£rved24
[4];

189 
AT91_REG
 
	mPMC_IER
;

190 
AT91_REG
 
	mPMC_IDR
;

191 
AT91_REG
 
	mPMC_SR
;

192 
AT91_REG
 
	mPMC_IMR
;

193 
AT91_REG
 
	mRe£rved25
[36];

194 
AT91_REG
 
	mRSTC_RCR
;

195 
AT91_REG
 
	mRSTC_RSR
;

196 
AT91_REG
 
	mRSTC_RMR
;

197 
AT91_REG
 
	mRe£rved26
[5];

198 
AT91_REG
 
	mRTTC_RTMR
;

199 
AT91_REG
 
	mRTTC_RTAR
;

200 
AT91_REG
 
	mRTTC_RTVR
;

201 
AT91_REG
 
	mRTTC_RTSR
;

202 
AT91_REG
 
	mPITC_PIMR
;

203 
AT91_REG
 
	mPITC_PISR
;

204 
AT91_REG
 
	mPITC_PIVR
;

205 
AT91_REG
 
	mPITC_PIIR
;

206 
AT91_REG
 
	mWDTC_WDCR
;

207 
AT91_REG
 
	mWDTC_WDMR
;

208 
AT91_REG
 
	mWDTC_WDSR
;

209 
AT91_REG
 
	mRe£rved27
[5];

210 
AT91_REG
 
	mVREG_MR
;

211 } 
	tAT91S_SYS
, *
	tAT91PS_SYS
;

217 
	s_AT91S_AIC
 {

218 
AT91_REG
 
	mAIC_SMR
[32];

219 
AT91_REG
 
	mAIC_SVR
[32];

220 
AT91_REG
 
	mAIC_IVR
;

221 
AT91_REG
 
	mAIC_FVR
;

222 
AT91_REG
 
	mAIC_ISR
;

223 
AT91_REG
 
	mAIC_IPR
;

224 
AT91_REG
 
	mAIC_IMR
;

225 
AT91_REG
 
	mAIC_CISR
;

226 
AT91_REG
 
	mRe£rved0
[2];

227 
AT91_REG
 
	mAIC_IECR
;

228 
AT91_REG
 
	mAIC_IDCR
;

229 
AT91_REG
 
	mAIC_ICCR
;

230 
AT91_REG
 
	mAIC_ISCR
;

231 
AT91_REG
 
	mAIC_EOICR
;

232 
AT91_REG
 
	mAIC_SPU
;

233 
AT91_REG
 
	mAIC_DCR
;

234 
AT91_REG
 
	mRe£rved1
[1];

235 
AT91_REG
 
	mAIC_FFER
;

236 
AT91_REG
 
	mAIC_FFDR
;

237 
AT91_REG
 
	mAIC_FFSR
;

238 } 
	tAT91S_AIC
, *
	tAT91PS_AIC
;

241 
	#AT91C_AIC_PRIOR
 (() 0x7 << 0)

242 
	#AT91C_AIC_PRIOR_LOWEST
 (() 0x0)

243 
	#AT91C_AIC_PRIOR_HIGHEST
 (() 0x7)

244 
	#AT91C_AIC_SRCTYPE
 (() 0x3 << 5)

245 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (() 0x0 << 5)

246 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (() 0x0 << 5)

247 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (() 0x1 << 5)

248 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (() 0x1 << 5)

249 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (() 0x2 << 5)

250 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (() 0x3 << 5)

252 
	#AT91C_AIC_NFIQ
 (() 0x1 << 0)

253 
	#AT91C_AIC_NIRQ
 (() 0x1 << 1)

255 
	#AT91C_AIC_DCR_PROT
 (() 0x1 << 0)

256 
	#AT91C_AIC_DCR_GMSK
 (() 0x1 << 1)

257 

	)

261 
	s_AT91S_PDC
 {

262 
AT91_REG
 
	mPDC_RPR
;

263 
AT91_REG
 
	mPDC_RCR
;

264 
AT91_REG
 
	mPDC_TPR
;

265 
AT91_REG
 
	mPDC_TCR
;

266 
AT91_REG
 
	mPDC_RNPR
;

267 
AT91_REG
 
	mPDC_RNCR
;

268 
AT91_REG
 
	mPDC_TNPR
;

269 
AT91_REG
 
	mPDC_TNCR
;

270 
AT91_REG
 
	mPDC_PTCR
;

271 
AT91_REG
 
	mPDC_PTSR
;

272 } 
	tAT91S_PDC
, *
	tAT91PS_PDC
;

275 
	#AT91C_PDC_RXTEN
 (() 0x1 << 0)

276 
	#AT91C_PDC_RXTDIS
 (() 0x1 << 1)

277 
	#AT91C_PDC_TXTEN
 (() 0x1 << 8)

278 
	#AT91C_PDC_TXTDIS
 (() 0x1 << 9)

280 

	)

284 
	s_AT91S_DBGU
 {

285 
AT91_REG
 
	mDBGU_CR
;

286 
AT91_REG
 
	mDBGU_MR
;

287 
AT91_REG
 
	mDBGU_IER
;

288 
AT91_REG
 
	mDBGU_IDR
;

289 
AT91_REG
 
	mDBGU_IMR
;

290 
AT91_REG
 
	mDBGU_CSR
;

291 
AT91_REG
 
	mDBGU_RHR
;

292 
AT91_REG
 
	mDBGU_THR
;

293 
AT91_REG
 
	mDBGU_BRGR
;

294 
AT91_REG
 
	mRe£rved0
[7];

295 
AT91_REG
 
	mDBGU_CIDR
;

296 
AT91_REG
 
	mDBGU_EXID
;

297 
AT91_REG
 
	mDBGU_FNTR
;

298 
AT91_REG
 
	mRe£rved1
[45];

299 
AT91_REG
 
	mDBGU_RPR
;

300 
AT91_REG
 
	mDBGU_RCR
;

301 
AT91_REG
 
	mDBGU_TPR
;

302 
AT91_REG
 
	mDBGU_TCR
;

303 
AT91_REG
 
	mDBGU_RNPR
;

304 
AT91_REG
 
	mDBGU_RNCR
;

305 
AT91_REG
 
	mDBGU_TNPR
;

306 
AT91_REG
 
	mDBGU_TNCR
;

307 
AT91_REG
 
	mDBGU_PTCR
;

308 
AT91_REG
 
	mDBGU_PTSR
;

309 } 
	tAT91S_DBGU
, *
	tAT91PS_DBGU
;

312 
	#AT91C_US_RSTRX
 (() 0x1 << 2)

313 
	#AT91C_US_RSTTX
 (() 0x1 << 3)

314 
	#AT91C_US_RXEN
 (() 0x1 << 4)

315 
	#AT91C_US_RXDIS
 (() 0x1 << 5)

316 
	#AT91C_US_TXEN
 (() 0x1 << 6)

317 
	#AT91C_US_TXDIS
 (() 0x1 << 7)

318 
	#AT91C_US_RSTSTA
 (() 0x1 << 8)

320 
	#AT91C_US_PAR
 (() 0x7 << 9)

321 
	#AT91C_US_PAR_EVEN
 (() 0x0 << 9)

322 
	#AT91C_US_PAR_ODD
 (() 0x1 << 9)

323 
	#AT91C_US_PAR_SPACE
 (() 0x2 << 9)

324 
	#AT91C_US_PAR_MARK
 (() 0x3 << 9)

325 
	#AT91C_US_PAR_NONE
 (() 0x4 << 9)

326 
	#AT91C_US_PAR_MULTI_DROP
 (() 0x6 << 9)

327 
	#AT91C_US_CHMODE
 (() 0x3 << 14)

328 
	#AT91C_US_CHMODE_NORMAL
 (() 0x0 << 14)

329 
	#AT91C_US_CHMODE_AUTO
 (() 0x1 << 14)

330 
	#AT91C_US_CHMODE_LOCAL
 (() 0x2 << 14)

331 
	#AT91C_US_CHMODE_REMOTE
 (() 0x3 << 14)

333 
	#AT91C_US_RXRDY
 (() 0x1 << 0)

334 
	#AT91C_US_TXRDY
 (() 0x1 << 1)

335 
	#AT91C_US_ENDRX
 (() 0x1 << 3)

336 
	#AT91C_US_ENDTX
 (() 0x1 << 4)

337 
	#AT91C_US_OVRE
 (() 0x1 << 5)

338 
	#AT91C_US_FRAME
 (() 0x1 << 6)

339 
	#AT91C_US_PARE
 (() 0x1 << 7)

340 
	#AT91C_US_TXEMPTY
 (() 0x1 << 9)

341 
	#AT91C_US_TXBUFE
 (() 0x1 << 11)

342 
	#AT91C_US_RXBUFF
 (() 0x1 << 12)

343 
	#AT91C_US_COMM_TX
 (() 0x1 << 30)

344 
	#AT91C_US_COMM_RX
 (() 0x1 << 31)

349 
	#AT91C_US_FORCE_NTRST
 (() 0x1 << 0)

350 

	)

354 
	s_AT91S_PIO
 {

355 
AT91_REG
 
	mPIO_PER
;

356 
AT91_REG
 
	mPIO_PDR
;

357 
AT91_REG
 
	mPIO_PSR
;

358 
AT91_REG
 
	mRe£rved0
[1];

359 
AT91_REG
 
	mPIO_OER
;

360 
AT91_REG
 
	mPIO_ODR
;

361 
AT91_REG
 
	mPIO_OSR
;

362 
AT91_REG
 
	mRe£rved1
[1];

363 
AT91_REG
 
	mPIO_IFER
;

364 
AT91_REG
 
	mPIO_IFDR
;

365 
AT91_REG
 
	mPIO_IFSR
;

366 
AT91_REG
 
	mRe£rved2
[1];

367 
AT91_REG
 
	mPIO_SODR
;

368 
AT91_REG
 
	mPIO_CODR
;

369 
AT91_REG
 
	mPIO_ODSR
;

370 
AT91_REG
 
	mPIO_PDSR
;

371 
AT91_REG
 
	mPIO_IER
;

372 
AT91_REG
 
	mPIO_IDR
;

373 
AT91_REG
 
	mPIO_IMR
;

374 
AT91_REG
 
	mPIO_ISR
;

375 
AT91_REG
 
	mPIO_MDER
;

376 
AT91_REG
 
	mPIO_MDDR
;

377 
AT91_REG
 
	mPIO_MDSR
;

378 
AT91_REG
 
	mRe£rved3
[1];

379 
AT91_REG
 
	mPIO_PPUDR
;

380 
AT91_REG
 
	mPIO_PPUER
;

381 
AT91_REG
 
	mPIO_PPUSR
;

382 
AT91_REG
 
	mRe£rved4
[1];

383 
AT91_REG
 
	mPIO_ASR
;

384 
AT91_REG
 
	mPIO_BSR
;

385 
AT91_REG
 
	mPIO_ABSR
;

386 
AT91_REG
 
	mRe£rved5
[9];

387 
AT91_REG
 
	mPIO_OWER
;

388 
AT91_REG
 
	mPIO_OWDR
;

389 
AT91_REG
 
	mPIO_OWSR
;

390 } 
	tAT91S_PIO
, *
	tAT91PS_PIO
;

396 
	s_AT91S_CKGR
 {

397 
AT91_REG
 
	mCKGR_MOR
;

398 
AT91_REG
 
	mCKGR_MCFR
;

399 
AT91_REG
 
	mRe£rved0
[1];

400 
AT91_REG
 
	mCKGR_PLLR
;

401 } 
	tAT91S_CKGR
, *
	tAT91PS_CKGR
;

404 
	#AT91C_CKGR_MOSCEN
 (() 0x1 << 0)

405 
	#AT91C_CKGR_OSCBYPASS
 (() 0x1 << 1)

406 
	#AT91C_CKGR_OSCOUNT
 (() 0xFF << 8)

408 
	#AT91C_CKGR_MAINF
 (() 0xFFFF << 0)

409 
	#AT91C_CKGR_MAINRDY
 (() 0x1 << 16)

411 
	#AT91C_CKGR_DIV
 (() 0xFF << 0)

412 
	#AT91C_CKGR_DIV_0
 (() 0x0)

413 
	#AT91C_CKGR_DIV_BYPASS
 (() 0x1)

414 
	#AT91C_CKGR_PLLCOUNT
 (() 0x3F << 8)

415 
	#AT91C_CKGR_OUT
 (() 0x3 << 14)

416 
	#AT91C_CKGR_OUT_0
 (() 0x0 << 14)

417 
	#AT91C_CKGR_OUT_1
 (() 0x1 << 14)

418 
	#AT91C_CKGR_OUT_2
 (() 0x2 << 14)

419 
	#AT91C_CKGR_OUT_3
 (() 0x3 << 14)

420 
	#AT91C_CKGR_MUL
 (() 0x7FF << 16)

421 
	#AT91C_CKGR_USBDIV
 (() 0x3 << 28)

422 
	#AT91C_CKGR_USBDIV_0
 (() 0x0 << 28)

423 
	#AT91C_CKGR_USBDIV_1
 (() 0x1 << 28)

424 
	#AT91C_CKGR_USBDIV_2
 (() 0x2 << 28)

425 

	)

429 
	s_AT91S_PMC
 {

430 
AT91_REG
 
	mPMC_SCER
;

431 
AT91_REG
 
	mPMC_SCDR
;

432 
AT91_REG
 
	mPMC_SCSR
;

433 
AT91_REG
 
	mRe£rved0
[1];

434 
AT91_REG
 
	mPMC_PCER
;

435 
AT91_REG
 
	mPMC_PCDR
;

436 
AT91_REG
 
	mPMC_PCSR
;

437 
AT91_REG
 
	mRe£rved1
[1];

438 
AT91_REG
 
	mPMC_MOR
;

439 
AT91_REG
 
	mPMC_MCFR
;

440 
AT91_REG
 
	mRe£rved2
[1];

441 
AT91_REG
 
	mPMC_PLLR
;

442 
AT91_REG
 
	mPMC_MCKR
;

443 
AT91_REG
 
	mRe£rved3
[3];

444 
AT91_REG
 
	mPMC_PCKR
[4];

445 
AT91_REG
 
	mRe£rved4
[4];

446 
AT91_REG
 
	mPMC_IER
;

447 
AT91_REG
 
	mPMC_IDR
;

448 
AT91_REG
 
	mPMC_SR
;

449 
AT91_REG
 
	mPMC_IMR
;

450 } 
	tAT91S_PMC
, *
	tAT91PS_PMC
;

453 
	#AT91C_PMC_PCK
 (() 0x1 << 0)

454 
	#AT91C_PMC_UDP
 (() 0x1 << 7)

455 
	#AT91C_PMC_PCK0
 (() 0x1 << 8)

456 
	#AT91C_PMC_PCK1
 (() 0x1 << 9)

457 
	#AT91C_PMC_PCK2
 (() 0x1 << 10)

458 
	#AT91C_PMC_PCK3
 (() 0x1 << 11)

465 
	#AT91C_PMC_CSS
 (() 0x3 << 0)

466 
	#AT91C_PMC_CSS_SLOW_CLK
 (() 0x0)

467 
	#AT91C_PMC_CSS_MAIN_CLK
 (() 0x1)

468 
	#AT91C_PMC_CSS_PLL_CLK
 (() 0x3)

469 
	#AT91C_PMC_PRES
 (() 0x7 << 2)

470 
	#AT91C_PMC_PRES_CLK
 (() 0x0 << 2)

471 
	#AT91C_PMC_PRES_CLK_2
 (() 0x1 << 2)

472 
	#AT91C_PMC_PRES_CLK_4
 (() 0x2 << 2)

473 
	#AT91C_PMC_PRES_CLK_8
 (() 0x3 << 2)

474 
	#AT91C_PMC_PRES_CLK_16
 (() 0x4 << 2)

475 
	#AT91C_PMC_PRES_CLK_32
 (() 0x5 << 2)

476 
	#AT91C_PMC_PRES_CLK_64
 (() 0x6 << 2)

479 
	#AT91C_PMC_MOSCS
 (() 0x1 << 0)

480 
	#AT91C_PMC_LOCK
 (() 0x1 << 2)

481 
	#AT91C_PMC_MCKRDY
 (() 0x1 << 3)

482 
	#AT91C_PMC_PCK0RDY
 (() 0x1 << 8)

483 
	#AT91C_PMC_PCK1RDY
 (() 0x1 << 9)

484 
	#AT91C_PMC_PCK2RDY
 (() 0x1 << 10)

485 
	#AT91C_PMC_PCK3RDY
 (() 0x1 << 11)

489 

	)

493 
	s_AT91S_RSTC
 {

494 
AT91_REG
 
	mRSTC_RCR
;

495 
AT91_REG
 
	mRSTC_RSR
;

496 
AT91_REG
 
	mRSTC_RMR
;

497 } 
	tAT91S_RSTC
, *
	tAT91PS_RSTC
;

500 
	#AT91C_RSTC_PROCRST
 (() 0x1 << 0)

501 
	#AT91C_RSTC_PERRST
 (() 0x1 << 2)

502 
	#AT91C_RSTC_EXTRST
 (() 0x1 << 3)

503 
	#AT91C_RSTC_KEY
 (() 0xFF << 24)

505 
	#AT91C_RSTC_URSTS
 (() 0x1 << 0)

506 
	#AT91C_RSTC_BODSTS
 (() 0x1 << 1)

507 
	#AT91C_RSTC_RSTTYP
 (() 0x7 << 8)

508 
	#AT91C_RSTC_RSTTYP_POWERUP
 (() 0x0 << 8)

509 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (() 0x1 << 8)

510 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (() 0x2 << 8)

511 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (() 0x3 << 8)

512 
	#AT91C_RSTC_RSTTYP_USER
 (() 0x4 << 8)

513 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (() 0x5 << 8)

514 
	#AT91C_RSTC_NRSTL
 (() 0x1 << 16)

515 
	#AT91C_RSTC_SRCMP
 (() 0x1 << 17)

517 
	#AT91C_RSTC_URSTEN
 (() 0x1 << 0)

518 
	#AT91C_RSTC_URSTIEN
 (() 0x1 << 4)

519 
	#AT91C_RSTC_ERSTL
 (() 0xF << 8)

520 
	#AT91C_RSTC_BODIEN
 (() 0x1 << 16)

521 

	)

525 
	s_AT91S_RTTC
 {

526 
AT91_REG
 
	mRTTC_RTMR
;

527 
AT91_REG
 
	mRTTC_RTAR
;

528 
AT91_REG
 
	mRTTC_RTVR
;

529 
AT91_REG
 
	mRTTC_RTSR
;

530 } 
	tAT91S_RTTC
, *
	tAT91PS_RTTC
;

533 
	#AT91C_RTTC_RTPRES
 (() 0xFFFF << 0)

534 
	#AT91C_RTTC_ALMIEN
 (() 0x1 << 16)

535 
	#AT91C_RTTC_RTTINCIEN
 (() 0x1 << 17)

536 
	#AT91C_RTTC_RTTRST
 (() 0x1 << 18)

538 
	#AT91C_RTTC_ALMV
 (() 0x0 << 0)

540 
	#AT91C_RTTC_CRTV
 (() 0x0 << 0)

542 
	#AT91C_RTTC_ALMS
 (() 0x1 << 0)

543 
	#AT91C_RTTC_RTTINC
 (() 0x1 << 1)

544 

	)

548 
	s_AT91S_PITC
 {

549 
AT91_REG
 
	mPITC_PIMR
;

550 
AT91_REG
 
	mPITC_PISR
;

551 
AT91_REG
 
	mPITC_PIVR
;

552 
AT91_REG
 
	mPITC_PIIR
;

553 } 
	tAT91S_PITC
, *
	tAT91PS_PITC
;

556 
	#AT91C_PITC_PIV
 (() 0xFFFFF << 0)

557 
	#AT91C_PITC_PITEN
 (() 0x1 << 24)

558 
	#AT91C_PITC_PITIEN
 (() 0x1 << 25)

560 
	#AT91C_PITC_PITS
 (() 0x1 << 0)

562 
	#AT91C_PITC_CPIV
 (() 0xFFFFF << 0)

563 
	#AT91C_PITC_PICNT
 (() 0xFFF << 20)

565 

	)

569 
	s_AT91S_WDTC
 {

570 
AT91_REG
 
	mWDTC_WDCR
;

571 
AT91_REG
 
	mWDTC_WDMR
;

572 
AT91_REG
 
	mWDTC_WDSR
;

573 } 
	tAT91S_WDTC
, *
	tAT91PS_WDTC
;

576 
	#AT91C_WDTC_WDRSTT
 (() 0x1 << 0)

577 
	#AT91C_WDTC_KEY
 (() 0xFF << 24)

579 
	#AT91C_WDTC_WDV
 (() 0xFFF << 0)

580 
	#AT91C_WDTC_WDFIEN
 (() 0x1 << 12)

581 
	#AT91C_WDTC_WDRSTEN
 (() 0x1 << 13)

582 
	#AT91C_WDTC_WDRPROC
 (() 0x1 << 14)

583 
	#AT91C_WDTC_WDDIS
 (() 0x1 << 15)

584 
	#AT91C_WDTC_WDD
 (() 0xFFF << 16)

585 
	#AT91C_WDTC_WDDBGHLT
 (() 0x1 << 28)

586 
	#AT91C_WDTC_WDIDLEHLT
 (() 0x1 << 29)

588 
	#AT91C_WDTC_WDUNF
 (() 0x1 << 0)

589 
	#AT91C_WDTC_WDERR
 (() 0x1 << 1)

590 

	)

594 
	s_AT91S_VREG
 {

595 
AT91_REG
 
	mVREG_MR
;

596 } 
	tAT91S_VREG
, *
	tAT91PS_VREG
;

599 
	#AT91C_VREG_PSTDBY
 (() 0x1 << 0)

600 

	)

604 
	s_AT91S_MC
 {

605 
AT91_REG
 
	mMC_RCR
;

606 
AT91_REG
 
	mMC_ASR
;

607 
AT91_REG
 
	mMC_AASR
;

608 
AT91_REG
 
	mRe£rved0
[21];

609 
AT91_REG
 
	mMC_FMR
;

610 
AT91_REG
 
	mMC_FCR
;

611 
AT91_REG
 
	mMC_FSR
;

612 } 
	tAT91S_MC
, *
	tAT91PS_MC
;

615 
	#AT91C_MC_RCB
 (() 0x1 << 0)

617 
	#AT91C_MC_UNDADD
 (() 0x1 << 0)

618 
	#AT91C_MC_MISADD
 (() 0x1 << 1)

619 
	#AT91C_MC_ABTSZ
 (() 0x3 << 8)

620 
	#AT91C_MC_ABTSZ_BYTE
 (() 0x0 << 8)

621 
	#AT91C_MC_ABTSZ_HWORD
 (() 0x1 << 8)

622 
	#AT91C_MC_ABTSZ_WORD
 (() 0x2 << 8)

623 
	#AT91C_MC_ABTTYP
 (() 0x3 << 10)

624 
	#AT91C_MC_ABTTYP_DATAR
 (() 0x0 << 10)

625 
	#AT91C_MC_ABTTYP_DATAW
 (() 0x1 << 10)

626 
	#AT91C_MC_ABTTYP_FETCH
 (() 0x2 << 10)

627 
	#AT91C_MC_MST0
 (() 0x1 << 16)

628 
	#AT91C_MC_MST1
 (() 0x1 << 17)

629 
	#AT91C_MC_SVMST0
 (() 0x1 << 24)

630 
	#AT91C_MC_SVMST1
 (() 0x1 << 25)

632 
	#AT91C_MC_FRDY
 (() 0x1 << 0)

633 
	#AT91C_MC_LOCKE
 (() 0x1 << 2)

634 
	#AT91C_MC_PROGE
 (() 0x1 << 3)

635 
	#AT91C_MC_NEBP
 (() 0x1 << 7)

636 
	#AT91C_MC_FWS
 (() 0x3 << 8)

637 
	#AT91C_MC_FWS_0FWS
 (() 0x0 << 8)

638 
	#AT91C_MC_FWS_1FWS
 (() 0x1 << 8)

639 
	#AT91C_MC_FWS_2FWS
 (() 0x2 << 8)

640 
	#AT91C_MC_FWS_3FWS
 (() 0x3 << 8)

641 
	#AT91C_MC_FMCN
 (() 0xFF << 16)

643 
	#AT91C_MC_FCMD
 (() 0xF << 0)

644 
	#AT91C_MC_FCMD_START_PROG
 (() 0x1)

645 
	#AT91C_MC_FCMD_LOCK
 (() 0x2)

646 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (() 0x3)

647 
	#AT91C_MC_FCMD_UNLOCK
 (() 0x4)

648 
	#AT91C_MC_FCMD_ERASE_ALL
 (() 0x8)

649 
	#AT91C_MC_FCMD_SET_GP_NVM
 (() 0xB)

650 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (() 0xD)

651 
	#AT91C_MC_FCMD_SET_SECURITY
 (() 0xF)

652 
	#AT91C_MC_PAGEN
 (() 0x3FF << 8)

653 
	#AT91C_MC_KEY
 (() 0xFF << 24)

655 
	#AT91C_MC_SECURITY
 (() 0x1 << 4)

656 
	#AT91C_MC_GPNVM0
 (() 0x1 << 8)

657 
	#AT91C_MC_GPNVM1
 (() 0x1 << 9)

658 
	#AT91C_MC_GPNVM2
 (() 0x1 << 10)

659 
	#AT91C_MC_GPNVM3
 (() 0x1 << 11)

660 
	#AT91C_MC_GPNVM4
 (() 0x1 << 12)

661 
	#AT91C_MC_GPNVM5
 (() 0x1 << 13)

662 
	#AT91C_MC_GPNVM6
 (() 0x1 << 14)

663 
	#AT91C_MC_GPNVM7
 (() 0x1 << 15)

664 
	#AT91C_MC_LOCKS0
 (() 0x1 << 16)

665 
	#AT91C_MC_LOCKS1
 (() 0x1 << 17)

666 
	#AT91C_MC_LOCKS2
 (() 0x1 << 18)

667 
	#AT91C_MC_LOCKS3
 (() 0x1 << 19)

668 
	#AT91C_MC_LOCKS4
 (() 0x1 << 20)

669 
	#AT91C_MC_LOCKS5
 (() 0x1 << 21)

670 
	#AT91C_MC_LOCKS6
 (() 0x1 << 22)

671 
	#AT91C_MC_LOCKS7
 (() 0x1 << 23)

672 
	#AT91C_MC_LOCKS8
 (() 0x1 << 24)

673 
	#AT91C_MC_LOCKS9
 (() 0x1 << 25)

674 
	#AT91C_MC_LOCKS10
 (() 0x1 << 26)

675 
	#AT91C_MC_LOCKS11
 (() 0x1 << 27)

676 
	#AT91C_MC_LOCKS12
 (() 0x1 << 28)

677 
	#AT91C_MC_LOCKS13
 (() 0x1 << 29)

678 
	#AT91C_MC_LOCKS14
 (() 0x1 << 30)

679 
	#AT91C_MC_LOCKS15
 (() 0x1 << 31)

680 

	)

684 
	s_AT91S_SPI
 {

685 
AT91_REG
 
	mSPI_CR
;

686 
AT91_REG
 
	mSPI_MR
;

687 
AT91_REG
 
	mSPI_RDR
;

688 
AT91_REG
 
	mSPI_TDR
;

689 
AT91_REG
 
	mSPI_SR
;

690 
AT91_REG
 
	mSPI_IER
;

691 
AT91_REG
 
	mSPI_IDR
;

692 
AT91_REG
 
	mSPI_IMR
;

693 
AT91_REG
 
	mRe£rved0
[4];

694 
AT91_REG
 
	mSPI_CSR
[4];

695 
AT91_REG
 
	mRe£rved1
[48];

696 
AT91_REG
 
	mSPI_RPR
;

697 
AT91_REG
 
	mSPI_RCR
;

698 
AT91_REG
 
	mSPI_TPR
;

699 
AT91_REG
 
	mSPI_TCR
;

700 
AT91_REG
 
	mSPI_RNPR
;

701 
AT91_REG
 
	mSPI_RNCR
;

702 
AT91_REG
 
	mSPI_TNPR
;

703 
AT91_REG
 
	mSPI_TNCR
;

704 
AT91_REG
 
	mSPI_PTCR
;

705 
AT91_REG
 
	mSPI_PTSR
;

706 } 
	tAT91S_SPI
, *
	tAT91PS_SPI
;

709 
	#AT91C_SPI_SPIEN
 (() 0x1 << 0)

710 
	#AT91C_SPI_SPIDIS
 (() 0x1 << 1)

711 
	#AT91C_SPI_SWRST
 (() 0x1 << 7)

712 
	#AT91C_SPI_LASTXFER
 (() 0x1 << 24)

714 
	#AT91C_SPI_MSTR
 (() 0x1 << 0)

715 
	#AT91C_SPI_PS
 (() 0x1 << 1)

716 
	#AT91C_SPI_PS_FIXED
 (() 0x0 << 1)

717 
	#AT91C_SPI_PS_VARIABLE
 (() 0x1 << 1)

718 
	#AT91C_SPI_PCSDEC
 (() 0x1 << 2)

719 
	#AT91C_SPI_FDIV
 (() 0x1 << 3)

720 
	#AT91C_SPI_MODFDIS
 (() 0x1 << 4)

721 
	#AT91C_SPI_LLB
 (() 0x1 << 7)

722 
	#AT91C_SPI_PCS
 (() 0xF << 16)

723 
	#AT91C_SPI_DLYBCS
 (() 0xFF << 24)

725 
	#AT91C_SPI_RD
 (() 0xFFFF << 0)

726 
	#AT91C_SPI_RPCS
 (() 0xF << 16)

728 
	#AT91C_SPI_TD
 (() 0xFFFF << 0)

729 
	#AT91C_SPI_TPCS
 (() 0xF << 16)

731 
	#AT91C_SPI_RDRF
 (() 0x1 << 0)

732 
	#AT91C_SPI_TDRE
 (() 0x1 << 1)

733 
	#AT91C_SPI_MODF
 (() 0x1 << 2)

734 
	#AT91C_SPI_OVRES
 (() 0x1 << 3)

735 
	#AT91C_SPI_ENDRX
 (() 0x1 << 4)

736 
	#AT91C_SPI_ENDTX
 (() 0x1 << 5)

737 
	#AT91C_SPI_RXBUFF
 (() 0x1 << 6)

738 
	#AT91C_SPI_TXBUFE
 (() 0x1 << 7)

739 
	#AT91C_SPI_NSSR
 (() 0x1 << 8)

740 
	#AT91C_SPI_TXEMPTY
 (() 0x1 << 9)

741 
	#AT91C_SPI_SPIENS
 (() 0x1 << 16)

746 
	#AT91C_SPI_CPOL
 (() 0x1 << 0)

747 
	#AT91C_SPI_NCPHA
 (() 0x1 << 1)

748 
	#AT91C_SPI_CSAAT
 (() 0x1 << 3)

749 
	#AT91C_SPI_BITS
 (() 0xF << 4)

750 
	#AT91C_SPI_BITS_8
 (() 0x0 << 4)

751 
	#AT91C_SPI_BITS_9
 (() 0x1 << 4)

752 
	#AT91C_SPI_BITS_10
 (() 0x2 << 4)

753 
	#AT91C_SPI_BITS_11
 (() 0x3 << 4)

754 
	#AT91C_SPI_BITS_12
 (() 0x4 << 4)

755 
	#AT91C_SPI_BITS_13
 (() 0x5 << 4)

756 
	#AT91C_SPI_BITS_14
 (() 0x6 << 4)

757 
	#AT91C_SPI_BITS_15
 (() 0x7 << 4)

758 
	#AT91C_SPI_BITS_16
 (() 0x8 << 4)

759 
	#AT91C_SPI_SCBR
 (() 0xFF << 8)

760 
	#AT91C_SPI_DLYBS
 (() 0xFF << 16)

761 
	#AT91C_SPI_DLYBCT
 (() 0xFF << 24)

762 

	)

766 
	s_AT91S_USART
 {

767 
AT91_REG
 
	mUS_CR
;

768 
AT91_REG
 
	mUS_MR
;

769 
AT91_REG
 
	mUS_IER
;

770 
AT91_REG
 
	mUS_IDR
;

771 
AT91_REG
 
	mUS_IMR
;

772 
AT91_REG
 
	mUS_CSR
;

773 
AT91_REG
 
	mUS_RHR
;

774 
AT91_REG
 
	mUS_THR
;

775 
AT91_REG
 
	mUS_BRGR
;

776 
AT91_REG
 
	mUS_RTOR
;

777 
AT91_REG
 
	mUS_TTGR
;

778 
AT91_REG
 
	mRe£rved0
[5];

779 
AT91_REG
 
	mUS_FIDI
;

780 
AT91_REG
 
	mUS_NER
;

781 
AT91_REG
 
	mRe£rved1
[1];

782 
AT91_REG
 
	mUS_IF
;

783 
AT91_REG
 
	mRe£rved2
[44];

784 
AT91_REG
 
	mUS_RPR
;

785 
AT91_REG
 
	mUS_RCR
;

786 
AT91_REG
 
	mUS_TPR
;

787 
AT91_REG
 
	mUS_TCR
;

788 
AT91_REG
 
	mUS_RNPR
;

789 
AT91_REG
 
	mUS_RNCR
;

790 
AT91_REG
 
	mUS_TNPR
;

791 
AT91_REG
 
	mUS_TNCR
;

792 
AT91_REG
 
	mUS_PTCR
;

793 
AT91_REG
 
	mUS_PTSR
;

794 } 
	tAT91S_USART
, *
	tAT91PS_USART
;

797 
	#AT91C_US_STTBRK
 (() 0x1 << 9)

798 
	#AT91C_US_STPBRK
 (() 0x1 << 10)

799 
	#AT91C_US_STTTO
 (() 0x1 << 11)

800 
	#AT91C_US_SENDA
 (() 0x1 << 12)

801 
	#AT91C_US_RSTIT
 (() 0x1 << 13)

802 
	#AT91C_US_RSTNACK
 (() 0x1 << 14)

803 
	#AT91C_US_RETTO
 (() 0x1 << 15)

804 
	#AT91C_US_DTREN
 (() 0x1 << 16)

805 
	#AT91C_US_DTRDIS
 (() 0x1 << 17)

806 
	#AT91C_US_RTSEN
 (() 0x1 << 18)

807 
	#AT91C_US_RTSDIS
 (() 0x1 << 19)

809 
	#AT91C_US_USMODE
 (() 0xF << 0)

810 
	#AT91C_US_USMODE_NORMAL
 (() 0x0)

811 
	#AT91C_US_USMODE_RS485
 (() 0x1)

812 
	#AT91C_US_USMODE_HWHSH
 (() 0x2)

813 
	#AT91C_US_USMODE_MODEM
 (() 0x3)

814 
	#AT91C_US_USMODE_ISO7816_0
 (() 0x4)

815 
	#AT91C_US_USMODE_ISO7816_1
 (() 0x6)

816 
	#AT91C_US_USMODE_IRDA
 (() 0x8)

817 
	#AT91C_US_USMODE_SWHSH
 (() 0xC)

818 
	#AT91C_US_CLKS
 (() 0x3 << 4)

819 
	#AT91C_US_CLKS_CLOCK
 (() 0x0 << 4)

820 
	#AT91C_US_CLKS_FDIV1
 (() 0x1 << 4)

821 
	#AT91C_US_CLKS_SLOW
 (() 0x2 << 4)

822 
	#AT91C_US_CLKS_EXT
 (() 0x3 << 4)

823 
	#AT91C_US_CHRL
 (() 0x3 << 6)

824 
	#AT91C_US_CHRL_5_BITS
 (() 0x0 << 6)

825 
	#AT91C_US_CHRL_6_BITS
 (() 0x1 << 6)

826 
	#AT91C_US_CHRL_7_BITS
 (() 0x2 << 6)

827 
	#AT91C_US_CHRL_8_BITS
 (() 0x3 << 6)

828 
	#AT91C_US_SYNC
 (() 0x1 << 8)

829 
	#AT91C_US_NBSTOP
 (() 0x3 << 12)

830 
	#AT91C_US_NBSTOP_1_BIT
 (() 0x0 << 12)

831 
	#AT91C_US_NBSTOP_15_BIT
 (() 0x1 << 12)

832 
	#AT91C_US_NBSTOP_2_BIT
 (() 0x2 << 12)

833 
	#AT91C_US_MSBF
 (() 0x1 << 16)

834 
	#AT91C_US_MODE9
 (() 0x1 << 17)

835 
	#AT91C_US_CKLO
 (() 0x1 << 18)

836 
	#AT91C_US_OVER
 (() 0x1 << 19)

837 
	#AT91C_US_INACK
 (() 0x1 << 20)

838 
	#AT91C_US_DSNACK
 (() 0x1 << 21)

839 
	#AT91C_US_MAX_ITER
 (() 0x1 << 24)

840 
	#AT91C_US_FILTER
 (() 0x1 << 28)

842 
	#AT91C_US_RXBRK
 (() 0x1 << 2)

843 
	#AT91C_US_TIMEOUT
 (() 0x1 << 8)

844 
	#AT91C_US_ITERATION
 (() 0x1 << 10)

845 
	#AT91C_US_NACK
 (() 0x1 << 13)

846 
	#AT91C_US_RIIC
 (() 0x1 << 16)

847 
	#AT91C_US_DSRIC
 (() 0x1 << 17)

848 
	#AT91C_US_DCDIC
 (() 0x1 << 18)

849 
	#AT91C_US_CTSIC
 (() 0x1 << 19)

853 
	#AT91C_US_RI
 (() 0x1 << 20)

854 
	#AT91C_US_DSR
 (() 0x1 << 21)

855 
	#AT91C_US_DCD
 (() 0x1 << 22)

856 
	#AT91C_US_CTS
 (() 0x1 << 23)

857 

	)

861 
	s_AT91S_SSC
 {

862 
AT91_REG
 
	mSSC_CR
;

863 
AT91_REG
 
	mSSC_CMR
;

864 
AT91_REG
 
	mRe£rved0
[2];

865 
AT91_REG
 
	mSSC_RCMR
;

866 
AT91_REG
 
	mSSC_RFMR
;

867 
AT91_REG
 
	mSSC_TCMR
;

868 
AT91_REG
 
	mSSC_TFMR
;

869 
AT91_REG
 
	mSSC_RHR
;

870 
AT91_REG
 
	mSSC_THR
;

871 
AT91_REG
 
	mRe£rved1
[2];

872 
AT91_REG
 
	mSSC_RSHR
;

873 
AT91_REG
 
	mSSC_TSHR
;

874 
AT91_REG
 
	mRe£rved2
[2];

875 
AT91_REG
 
	mSSC_SR
;

876 
AT91_REG
 
	mSSC_IER
;

877 
AT91_REG
 
	mSSC_IDR
;

878 
AT91_REG
 
	mSSC_IMR
;

879 
AT91_REG
 
	mRe£rved3
[44];

880 
AT91_REG
 
	mSSC_RPR
;

881 
AT91_REG
 
	mSSC_RCR
;

882 
AT91_REG
 
	mSSC_TPR
;

883 
AT91_REG
 
	mSSC_TCR
;

884 
AT91_REG
 
	mSSC_RNPR
;

885 
AT91_REG
 
	mSSC_RNCR
;

886 
AT91_REG
 
	mSSC_TNPR
;

887 
AT91_REG
 
	mSSC_TNCR
;

888 
AT91_REG
 
	mSSC_PTCR
;

889 
AT91_REG
 
	mSSC_PTSR
;

890 } 
	tAT91S_SSC
, *
	tAT91PS_SSC
;

893 
	#AT91C_SSC_RXEN
 (() 0x1 << 0)

894 
	#AT91C_SSC_RXDIS
 (() 0x1 << 1)

895 
	#AT91C_SSC_TXEN
 (() 0x1 << 8)

896 
	#AT91C_SSC_TXDIS
 (() 0x1 << 9)

897 
	#AT91C_SSC_SWRST
 (() 0x1 << 15)

899 
	#AT91C_SSC_CKS
 (() 0x3 << 0)

900 
	#AT91C_SSC_CKS_DIV
 (() 0x0)

901 
	#AT91C_SSC_CKS_TK
 (() 0x1)

902 
	#AT91C_SSC_CKS_RK
 (() 0x2)

903 
	#AT91C_SSC_CKO
 (() 0x7 << 2)

904 
	#AT91C_SSC_CKO_NONE
 (() 0x0 << 2)

905 
	#AT91C_SSC_CKO_CONTINOUS
 (() 0x1 << 2)

906 
	#AT91C_SSC_CKO_DATA_TX
 (() 0x2 << 2)

907 
	#AT91C_SSC_CKI
 (() 0x1 << 5)

908 
	#AT91C_SSC_START
 (() 0xF << 8)

909 
	#AT91C_SSC_START_CONTINOUS
 (() 0x0 << 8)

910 
	#AT91C_SSC_START_TX
 (() 0x1 << 8)

911 
	#AT91C_SSC_START_LOW_RF
 (() 0x2 << 8)

912 
	#AT91C_SSC_START_HIGH_RF
 (() 0x3 << 8)

913 
	#AT91C_SSC_START_FALL_RF
 (() 0x4 << 8)

914 
	#AT91C_SSC_START_RISE_RF
 (() 0x5 << 8)

915 
	#AT91C_SSC_START_LEVEL_RF
 (() 0x6 << 8)

916 
	#AT91C_SSC_START_EDGE_RF
 (() 0x7 << 8)

917 
	#AT91C_SSC_START_0
 (() 0x8 << 8)

918 
	#AT91C_SSC_STTDLY
 (() 0xFF << 16)

919 
	#AT91C_SSC_PERIOD
 (() 0xFF << 24)

921 
	#AT91C_SSC_DATLEN
 (() 0x1F << 0)

922 
	#AT91C_SSC_LOOP
 (() 0x1 << 5)

923 
	#AT91C_SSC_MSBF
 (() 0x1 << 7)

924 
	#AT91C_SSC_DATNB
 (() 0xF << 8)

925 
	#AT91C_SSC_FSLEN
 (() 0xF << 16)

926 
	#AT91C_SSC_FSOS
 (() 0x7 << 20)

927 
	#AT91C_SSC_FSOS_NONE
 (() 0x0 << 20)

928 
	#AT91C_SSC_FSOS_NEGATIVE
 (() 0x1 << 20)

929 
	#AT91C_SSC_FSOS_POSITIVE
 (() 0x2 << 20)

930 
	#AT91C_SSC_FSOS_LOW
 (() 0x3 << 20)

931 
	#AT91C_SSC_FSOS_HIGH
 (() 0x4 << 20)

932 
	#AT91C_SSC_FSOS_TOGGLE
 (() 0x5 << 20)

933 
	#AT91C_SSC_FSEDGE
 (() 0x1 << 24)

936 
	#AT91C_SSC_DATDEF
 (() 0x1 << 5)

937 
	#AT91C_SSC_FSDEN
 (() 0x1 << 23)

939 
	#AT91C_SSC_TXRDY
 (() 0x1 << 0)

940 
	#AT91C_SSC_TXEMPTY
 (() 0x1 << 1)

941 
	#AT91C_SSC_ENDTX
 (() 0x1 << 2)

942 
	#AT91C_SSC_TXBUFE
 (() 0x1 << 3)

943 
	#AT91C_SSC_RXRDY
 (() 0x1 << 4)

944 
	#AT91C_SSC_OVRUN
 (() 0x1 << 5)

945 
	#AT91C_SSC_ENDRX
 (() 0x1 << 6)

946 
	#AT91C_SSC_RXBUFF
 (() 0x1 << 7)

947 
	#AT91C_SSC_TXSYN
 (() 0x1 << 10)

948 
	#AT91C_SSC_RXSYN
 (() 0x1 << 11)

949 
	#AT91C_SSC_TXENA
 (() 0x1 << 16)

950 
	#AT91C_SSC_RXENA
 (() 0x1 << 17)

954 

	)

958 
	s_AT91S_TWI
 {

959 
AT91_REG
 
	mTWI_CR
;

960 
AT91_REG
 
	mTWI_MMR
;

961 
AT91_REG
 
	mRe£rved0
[1];

962 
AT91_REG
 
	mTWI_IADR
;

963 
AT91_REG
 
	mTWI_CWGR
;

964 
AT91_REG
 
	mRe£rved1
[3];

965 
AT91_REG
 
	mTWI_SR
;

966 
AT91_REG
 
	mTWI_IER
;

967 
AT91_REG
 
	mTWI_IDR
;

968 
AT91_REG
 
	mTWI_IMR
;

969 
AT91_REG
 
	mTWI_RHR
;

970 
AT91_REG
 
	mTWI_THR
;

971 } 
	tAT91S_TWI
, *
	tAT91PS_TWI
;

974 
	#AT91C_TWI_START
 (() 0x1 << 0)

975 
	#AT91C_TWI_STOP
 (() 0x1 << 1)

976 
	#AT91C_TWI_MSEN
 (() 0x1 << 2)

977 
	#AT91C_TWI_MSDIS
 (() 0x1 << 3)

978 
	#AT91C_TWI_SWRST
 (() 0x1 << 7)

980 
	#AT91C_TWI_IADRSZ
 (() 0x3 << 8)

981 
	#AT91C_TWI_IADRSZ_NO
 (() 0x0 << 8)

982 
	#AT91C_TWI_IADRSZ_1_BYTE
 (() 0x1 << 8)

983 
	#AT91C_TWI_IADRSZ_2_BYTE
 (() 0x2 << 8)

984 
	#AT91C_TWI_IADRSZ_3_BYTE
 (() 0x3 << 8)

985 
	#AT91C_TWI_MREAD
 (() 0x1 << 12)

986 
	#AT91C_TWI_DADR
 (() 0x7F << 16)

988 
	#AT91C_TWI_CLDIV
 (() 0xFF << 0)

989 
	#AT91C_TWI_CHDIV
 (() 0xFF << 8)

990 
	#AT91C_TWI_CKDIV
 (() 0x7 << 16)

992 
	#AT91C_TWI_TXCOMP
 (() 0x1 << 0)

993 
	#AT91C_TWI_RXRDY
 (() 0x1 << 1)

994 
	#AT91C_TWI_TXRDY
 (() 0x1 << 2)

995 
	#AT91C_TWI_OVRE
 (() 0x1 << 6)

996 
	#AT91C_TWI_UNRE
 (() 0x1 << 7)

997 
	#AT91C_TWI_NACK
 (() 0x1 << 8)

1001 

	)

1005 
	s_AT91S_PWMC_CH
 {

1006 
AT91_REG
 
	mPWMC_CMR
;

1007 
AT91_REG
 
	mPWMC_CDTYR
;

1008 
AT91_REG
 
	mPWMC_CPRDR
;

1009 
AT91_REG
 
	mPWMC_CCNTR
;

1010 
AT91_REG
 
	mPWMC_CUPDR
;

1011 
AT91_REG
 
	mPWMC_Re£rved
[3];

1012 } 
	tAT91S_PWMC_CH
, *
	tAT91PS_PWMC_CH
;

1015 
	#AT91C_PWMC_CPRE
 (() 0xF << 0)

1016 
	#AT91C_PWMC_CPRE_MCK
 (() 0x0)

1017 
	#AT91C_PWMC_CPRE_MCKA
 (() 0xB)

1018 
	#AT91C_PWMC_CPRE_MCKB
 (() 0xC)

1019 
	#AT91C_PWMC_CALG
 (() 0x1 << 8)

1020 
	#AT91C_PWMC_CPOL
 (() 0x1 << 9)

1021 
	#AT91C_PWMC_CPD
 (() 0x1 << 10)

1023 
	#AT91C_PWMC_CDTY
 (() 0x0 << 0)

1025 
	#AT91C_PWMC_CPRD
 (() 0x0 << 0)

1027 
	#AT91C_PWMC_CCNT
 (() 0x0 << 0)

1029 
	#AT91C_PWMC_CUPD
 (() 0x0 << 0)

1030 

	)

1034 
	s_AT91S_PWMC
 {

1035 
AT91_REG
 
	mPWMC_MR
;

1036 
AT91_REG
 
	mPWMC_ENA
;

1037 
AT91_REG
 
	mPWMC_DIS
;

1038 
AT91_REG
 
	mPWMC_SR
;

1039 
AT91_REG
 
	mPWMC_IER
;

1040 
AT91_REG
 
	mPWMC_IDR
;

1041 
AT91_REG
 
	mPWMC_IMR
;

1042 
AT91_REG
 
	mPWMC_ISR
;

1043 
AT91_REG
 
	mRe£rved0
[55];

1044 
AT91_REG
 
	mPWMC_VR
;

1045 
AT91_REG
 
	mRe£rved1
[64];

1046 
AT91S_PWMC_CH
 
	mPWMC_CH
[4];

1047 } 
	tAT91S_PWMC
, *
	tAT91PS_PWMC
;

1050 
	#AT91C_PWMC_DIVA
 (() 0xFF << 0)

1051 
	#AT91C_PWMC_PREA
 (() 0xF << 8)

1052 
	#AT91C_PWMC_PREA_MCK
 (() 0x0 << 8)

1053 
	#AT91C_PWMC_DIVB
 (() 0xFF << 16)

1054 
	#AT91C_PWMC_PREB
 (() 0xF << 24)

1055 
	#AT91C_PWMC_PREB_MCK
 (() 0x0 << 24)

1057 
	#AT91C_PWMC_CHID0
 (() 0x1 << 0)

1058 
	#AT91C_PWMC_CHID1
 (() 0x1 << 1)

1059 
	#AT91C_PWMC_CHID2
 (() 0x1 << 2)

1060 
	#AT91C_PWMC_CHID3
 (() 0x1 << 3)

1067 

	)

1071 
	s_AT91S_UDP
 {

1072 
AT91_REG
 
	mUDP_NUM
;

1073 
AT91_REG
 
	mUDP_GLBSTATE
;

1074 
AT91_REG
 
	mUDP_FADDR
;

1075 
AT91_REG
 
	mRe£rved0
[1];

1076 
AT91_REG
 
	mUDP_IER
;

1077 
AT91_REG
 
	mUDP_IDR
;

1078 
AT91_REG
 
	mUDP_IMR
;

1079 
AT91_REG
 
	mUDP_ISR
;

1080 
AT91_REG
 
	mUDP_ICR
;

1081 
AT91_REG
 
	mRe£rved1
[1];

1082 
AT91_REG
 
	mUDP_RSTEP
;

1083 
AT91_REG
 
	mRe£rved2
[1];

1084 
AT91_REG
 
	mUDP_CSR
[6];

1085 
AT91_REG
 
	mRe£rved3
[2];

1086 
AT91_REG
 
	mUDP_FDR
[6];

1087 
AT91_REG
 
	mRe£rved4
[3];

1088 
AT91_REG
 
	mUDP_TXVC
;

1089 } 
	tAT91S_UDP
, *
	tAT91PS_UDP
;

1092 
	#AT91C_UDP_FRM_NUM
 (() 0x7FF << 0)

1093 
	#AT91C_UDP_FRM_ERR
 (() 0x1 << 16)

1094 
	#AT91C_UDP_FRM_OK
 (() 0x1 << 17)

1096 
	#AT91C_UDP_FADDEN
 (() 0x1 << 0)

1097 
	#AT91C_UDP_CONFG
 (() 0x1 << 1)

1098 
	#AT91C_UDP_ESR
 (() 0x1 << 2)

1099 
	#AT91C_UDP_RSMINPR
 (() 0x1 << 3)

1100 
	#AT91C_UDP_RMWUPE
 (() 0x1 << 4)

1102 
	#AT91C_UDP_FADD
 (() 0xFF << 0)

1103 
	#AT91C_UDP_FEN
 (() 0x1 << 8)

1105 
	#AT91C_UDP_EPINT0
 (() 0x1 << 0)

1106 
	#AT91C_UDP_EPINT1
 (() 0x1 << 1)

1107 
	#AT91C_UDP_EPINT2
 (() 0x1 << 2)

1108 
	#AT91C_UDP_EPINT3
 (() 0x1 << 3)

1109 
	#AT91C_UDP_EPINT4
 (() 0x1 << 4)

1110 
	#AT91C_UDP_EPINT5
 (() 0x1 << 5)

1111 
	#AT91C_UDP_RXSUSP
 (() 0x1 << 8)

1112 
	#AT91C_UDP_RXRSM
 (() 0x1 << 9)

1113 
	#AT91C_UDP_EXTRSM
 (() 0x1 << 10)

1114 
	#AT91C_UDP_SOFINT
 (() 0x1 << 11)

1115 
	#AT91C_UDP_WAKEUP
 (() 0x1 << 13)

1119 
	#AT91C_UDP_ENDBUSRES
 (() 0x1 << 12)

1122 
	#AT91C_UDP_EP0
 (() 0x1 << 0)

1123 
	#AT91C_UDP_EP1
 (() 0x1 << 1)

1124 
	#AT91C_UDP_EP2
 (() 0x1 << 2)

1125 
	#AT91C_UDP_EP3
 (() 0x1 << 3)

1126 
	#AT91C_UDP_EP4
 (() 0x1 << 4)

1127 
	#AT91C_UDP_EP5
 (() 0x1 << 5)

1129 
	#AT91C_UDP_TXCOMP
 (() 0x1 << 0)

1130 
	#AT91C_UDP_RX_DATA_BK0
 (() 0x1 << 1)

1131 
	#AT91C_UDP_RXSETUP
 (() 0x1 << 2)

1132 
	#AT91C_UDP_ISOERROR
 (() 0x1 << 3)

1133 
	#AT91C_UDP_TXPKTRDY
 (() 0x1 << 4)

1134 
	#AT91C_UDP_FORCESTALL
 (() 0x1 << 5)

1135 
	#AT91C_UDP_RX_DATA_BK1
 (() 0x1 << 6)

1136 
	#AT91C_UDP_DIR
 (() 0x1 << 7)

1137 
	#AT91C_UDP_EPTYPE
 (() 0x7 << 8)

1138 
	#AT91C_UDP_EPTYPE_CTRL
 (() 0x0 << 8)

1139 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (() 0x1 << 8)

1140 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (() 0x2 << 8)

1141 
	#AT91C_UDP_EPTYPE_INT_OUT
 (() 0x3 << 8)

1142 
	#AT91C_UDP_EPTYPE_ISO_IN
 (() 0x5 << 8)

1143 
	#AT91C_UDP_EPTYPE_BULK_IN
 (() 0x6 << 8)

1144 
	#AT91C_UDP_EPTYPE_INT_IN
 (() 0x7 << 8)

1145 
	#AT91C_UDP_DTGLE
 (() 0x1 << 11)

1146 
	#AT91C_UDP_EPEDS
 (() 0x1 << 15)

1147 
	#AT91C_UDP_RXBYTECNT
 (() 0x7FF << 16)

1149 
	#AT91C_UDP_TXVDIS
 (() 0x1 << 8)

1150 
	#AT91C_UDP_PUON
 (() 0x1 << 9)

1151 

	)

1155 
	s_AT91S_TC
 {

1156 
AT91_REG
 
	mTC_CCR
;

1157 
AT91_REG
 
	mTC_CMR
;

1158 
AT91_REG
 
	mRe£rved0
[2];

1159 
AT91_REG
 
	mTC_CV
;

1160 
AT91_REG
 
	mTC_RA
;

1161 
AT91_REG
 
	mTC_RB
;

1162 
AT91_REG
 
	mTC_RC
;

1163 
AT91_REG
 
	mTC_SR
;

1164 
AT91_REG
 
	mTC_IER
;

1165 
AT91_REG
 
	mTC_IDR
;

1166 
AT91_REG
 
	mTC_IMR
;

1167 } 
	tAT91S_TC
, *
	tAT91PS_TC
;

1170 
	#AT91C_TC_CLKEN
 (() 0x1 << 0)

1171 
	#AT91C_TC_CLKDIS
 (() 0x1 << 1)

1172 
	#AT91C_TC_SWTRG
 (() 0x1 << 2)

1174 
	#AT91C_TC_CLKS
 (() 0x7 << 0)

1175 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (() 0x0)

1176 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (() 0x1)

1177 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (() 0x2)

1178 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (() 0x3)

1179 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (() 0x4)

1180 
	#AT91C_TC_CLKS_XC0
 (() 0x5)

1181 
	#AT91C_TC_CLKS_XC1
 (() 0x6)

1182 
	#AT91C_TC_CLKS_XC2
 (() 0x7)

1183 
	#AT91C_TC_CLKI
 (() 0x1 << 3)

1184 
	#AT91C_TC_BURST
 (() 0x3 << 4)

1185 
	#AT91C_TC_BURST_NONE
 (() 0x0 << 4)

1186 
	#AT91C_TC_BURST_XC0
 (() 0x1 << 4)

1187 
	#AT91C_TC_BURST_XC1
 (() 0x2 << 4)

1188 
	#AT91C_TC_BURST_XC2
 (() 0x3 << 4)

1189 
	#AT91C_TC_CPCSTOP
 (() 0x1 << 6)

1190 
	#AT91C_TC_LDBSTOP
 (() 0x1 << 6)

1191 
	#AT91C_TC_CPCDIS
 (() 0x1 << 7)

1192 
	#AT91C_TC_LDBDIS
 (() 0x1 << 7)

1193 
	#AT91C_TC_ETRGEDG
 (() 0x3 << 8)

1194 
	#AT91C_TC_ETRGEDG_NONE
 (() 0x0 << 8)

1195 
	#AT91C_TC_ETRGEDG_RISING
 (() 0x1 << 8)

1196 
	#AT91C_TC_ETRGEDG_FALLING
 (() 0x2 << 8)

1197 
	#AT91C_TC_ETRGEDG_BOTH
 (() 0x3 << 8)

1198 
	#AT91C_TC_EEVTEDG
 (() 0x3 << 8)

1199 
	#AT91C_TC_EEVTEDG_NONE
 (() 0x0 << 8)

1200 
	#AT91C_TC_EEVTEDG_RISING
 (() 0x1 << 8)

1201 
	#AT91C_TC_EEVTEDG_FALLING
 (() 0x2 << 8)

1202 
	#AT91C_TC_EEVTEDG_BOTH
 (() 0x3 << 8)

1203 
	#AT91C_TC_EEVT
 (() 0x3 << 10)

1204 
	#AT91C_TC_EEVT_TIOB
 (() 0x0 << 10)

1205 
	#AT91C_TC_EEVT_XC0
 (() 0x1 << 10)

1206 
	#AT91C_TC_EEVT_XC1
 (() 0x2 << 10)

1207 
	#AT91C_TC_EEVT_XC2
 (() 0x3 << 10)

1208 
	#AT91C_TC_ABETRG
 (() 0x1 << 10)

1209 
	#AT91C_TC_ENETRG
 (() 0x1 << 12)

1210 
	#AT91C_TC_WAVESEL
 (() 0x3 << 13)

1211 
	#AT91C_TC_WAVESEL_UP
 (() 0x0 << 13)

1212 
	#AT91C_TC_WAVESEL_UPDOWN
 (() 0x1 << 13)

1213 
	#AT91C_TC_WAVESEL_UP_AUTO
 (() 0x2 << 13)

1214 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (() 0x3 << 13)

1215 
	#AT91C_TC_CPCTRG
 (() 0x1 << 14)

1216 
	#AT91C_TC_WAVE
 (() 0x1 << 15)

1217 
	#AT91C_TC_ACPA
 (() 0x3 << 16)

1218 
	#AT91C_TC_ACPA_NONE
 (() 0x0 << 16)

1219 
	#AT91C_TC_ACPA_SET
 (() 0x1 << 16)

1220 
	#AT91C_TC_ACPA_CLEAR
 (() 0x2 << 16)

1221 
	#AT91C_TC_ACPA_TOGGLE
 (() 0x3 << 16)

1222 
	#AT91C_TC_LDRA
 (() 0x3 << 16)

1223 
	#AT91C_TC_LDRA_NONE
 (() 0x0 << 16)

1224 
	#AT91C_TC_LDRA_RISING
 (() 0x1 << 16)

1225 
	#AT91C_TC_LDRA_FALLING
 (() 0x2 << 16)

1226 
	#AT91C_TC_LDRA_BOTH
 (() 0x3 << 16)

1227 
	#AT91C_TC_ACPC
 (() 0x3 << 18)

1228 
	#AT91C_TC_ACPC_NONE
 (() 0x0 << 18)

1229 
	#AT91C_TC_ACPC_SET
 (() 0x1 << 18)

1230 
	#AT91C_TC_ACPC_CLEAR
 (() 0x2 << 18)

1231 
	#AT91C_TC_ACPC_TOGGLE
 (() 0x3 << 18)

1232 
	#AT91C_TC_LDRB
 (() 0x3 << 18)

1233 
	#AT91C_TC_LDRB_NONE
 (() 0x0 << 18)

1234 
	#AT91C_TC_LDRB_RISING
 (() 0x1 << 18)

1235 
	#AT91C_TC_LDRB_FALLING
 (() 0x2 << 18)

1236 
	#AT91C_TC_LDRB_BOTH
 (() 0x3 << 18)

1237 
	#AT91C_TC_AEEVT
 (() 0x3 << 20)

1238 
	#AT91C_TC_AEEVT_NONE
 (() 0x0 << 20)

1239 
	#AT91C_TC_AEEVT_SET
 (() 0x1 << 20)

1240 
	#AT91C_TC_AEEVT_CLEAR
 (() 0x2 << 20)

1241 
	#AT91C_TC_AEEVT_TOGGLE
 (() 0x3 << 20)

1242 
	#AT91C_TC_ASWTRG
 (() 0x3 << 22)

1243 
	#AT91C_TC_ASWTRG_NONE
 (() 0x0 << 22)

1244 
	#AT91C_TC_ASWTRG_SET
 (() 0x1 << 22)

1245 
	#AT91C_TC_ASWTRG_CLEAR
 (() 0x2 << 22)

1246 
	#AT91C_TC_ASWTRG_TOGGLE
 (() 0x3 << 22)

1247 
	#AT91C_TC_BCPB
 (() 0x3 << 24)

1248 
	#AT91C_TC_BCPB_NONE
 (() 0x0 << 24)

1249 
	#AT91C_TC_BCPB_SET
 (() 0x1 << 24)

1250 
	#AT91C_TC_BCPB_CLEAR
 (() 0x2 << 24)

1251 
	#AT91C_TC_BCPB_TOGGLE
 (() 0x3 << 24)

1252 
	#AT91C_TC_BCPC
 (() 0x3 << 26)

1253 
	#AT91C_TC_BCPC_NONE
 (() 0x0 << 26)

1254 
	#AT91C_TC_BCPC_SET
 (() 0x1 << 26)

1255 
	#AT91C_TC_BCPC_CLEAR
 (() 0x2 << 26)

1256 
	#AT91C_TC_BCPC_TOGGLE
 (() 0x3 << 26)

1257 
	#AT91C_TC_BEEVT
 (() 0x3 << 28)

1258 
	#AT91C_TC_BEEVT_NONE
 (() 0x0 << 28)

1259 
	#AT91C_TC_BEEVT_SET
 (() 0x1 << 28)

1260 
	#AT91C_TC_BEEVT_CLEAR
 (() 0x2 << 28)

1261 
	#AT91C_TC_BEEVT_TOGGLE
 (() 0x3 << 28)

1262 
	#AT91C_TC_BSWTRG
 (() 0x3 << 30)

1263 
	#AT91C_TC_BSWTRG_NONE
 (() 0x0 << 30)

1264 
	#AT91C_TC_BSWTRG_SET
 (() 0x1 << 30)

1265 
	#AT91C_TC_BSWTRG_CLEAR
 (() 0x2 << 30)

1266 
	#AT91C_TC_BSWTRG_TOGGLE
 (() 0x3 << 30)

1268 
	#AT91C_TC_COVFS
 (() 0x1 << 0)

1269 
	#AT91C_TC_LOVRS
 (() 0x1 << 1)

1270 
	#AT91C_TC_CPAS
 (() 0x1 << 2)

1271 
	#AT91C_TC_CPBS
 (() 0x1 << 3)

1272 
	#AT91C_TC_CPCS
 (() 0x1 << 4)

1273 
	#AT91C_TC_LDRAS
 (() 0x1 << 5)

1274 
	#AT91C_TC_LDRBS
 (() 0x1 << 6)

1275 
	#AT91C_TC_ETRGS
 (() 0x1 << 7)

1276 
	#AT91C_TC_CLKSTA
 (() 0x1 << 16)

1277 
	#AT91C_TC_MTIOA
 (() 0x1 << 17)

1278 
	#AT91C_TC_MTIOB
 (() 0x1 << 18)

1282 

	)

1286 
	s_AT91S_TCB
 {

1287 
AT91S_TC
 
	mTCB_TC0
;

1288 
AT91_REG
 
	mRe£rved0
[4];

1289 
AT91S_TC
 
	mTCB_TC1
;

1290 
AT91_REG
 
	mRe£rved1
[4];

1291 
AT91S_TC
 
	mTCB_TC2
;

1292 
AT91_REG
 
	mRe£rved2
[4];

1293 
AT91_REG
 
	mTCB_BCR
;

1294 
AT91_REG
 
	mTCB_BMR
;

1295 } 
	tAT91S_TCB
, *
	tAT91PS_TCB
;

1298 
	#AT91C_TCB_SYNC
 (() 0x1 << 0)

1300 
	#AT91C_TCB_TC0XC0S
 (() 0x3 << 0)

1301 
	#AT91C_TCB_TC0XC0S_TCLK0
 (() 0x0)

1302 
	#AT91C_TCB_TC0XC0S_NONE
 (() 0x1)

1303 
	#AT91C_TCB_TC0XC0S_TIOA1
 (() 0x2)

1304 
	#AT91C_TCB_TC0XC0S_TIOA2
 (() 0x3)

1305 
	#AT91C_TCB_TC1XC1S
 (() 0x3 << 2)

1306 
	#AT91C_TCB_TC1XC1S_TCLK1
 (() 0x0 << 2)

1307 
	#AT91C_TCB_TC1XC1S_NONE
 (() 0x1 << 2)

1308 
	#AT91C_TCB_TC1XC1S_TIOA0
 (() 0x2 << 2)

1309 
	#AT91C_TCB_TC1XC1S_TIOA2
 (() 0x3 << 2)

1310 
	#AT91C_TCB_TC2XC2S
 (() 0x3 << 4)

1311 
	#AT91C_TCB_TC2XC2S_TCLK2
 (() 0x0 << 4)

1312 
	#AT91C_TCB_TC2XC2S_NONE
 (() 0x1 << 4)

1313 
	#AT91C_TCB_TC2XC2S_TIOA0
 (() 0x2 << 4)

1314 
	#AT91C_TCB_TC2XC2S_TIOA1
 (() 0x3 << 4)

1315 

	)

1319 
	s_AT91S_CAN_MB
 {

1320 
AT91_REG
 
	mCAN_MB_MMR
;

1321 
AT91_REG
 
	mCAN_MB_MAM
;

1322 
AT91_REG
 
	mCAN_MB_MID
;

1323 
AT91_REG
 
	mCAN_MB_MFID
;

1324 
AT91_REG
 
	mCAN_MB_MSR
;

1325 
AT91_REG
 
	mCAN_MB_MDL
;

1326 
AT91_REG
 
	mCAN_MB_MDH
;

1327 
AT91_REG
 
	mCAN_MB_MCR
;

1328 } 
	tAT91S_CAN_MB
, *
	tAT91PS_CAN_MB
;

1331 
	#AT91C_CAN_MTIMEMARK
 (() 0xFFFF << 0)

1332 
	#AT91C_CAN_PRIOR
 (() 0xF << 16)

1333 
	#AT91C_CAN_MOT
 (() 0x7 << 24)

1334 
	#AT91C_CAN_MOT_DIS
 (() 0x0 << 24)

1335 
	#AT91C_CAN_MOT_RX
 (() 0x1 << 24)

1336 
	#AT91C_CAN_MOT_RXOVERWRITE
 (() 0x2 << 24)

1337 
	#AT91C_CAN_MOT_TX
 (() 0x3 << 24)

1338 
	#AT91C_CAN_MOT_CONSUMER
 (() 0x4 << 24)

1339 
	#AT91C_CAN_MOT_PRODUCER
 (() 0x5 << 24)

1341 
	#AT91C_CAN_MIDvB
 (() 0x3FFFF << 0)

1342 
	#AT91C_CAN_MIDvA
 (() 0x7FF << 18)

1343 
	#AT91C_CAN_MIDE
 (() 0x1 << 29)

1347 
	#AT91C_CAN_MTIMESTAMP
 (() 0xFFFF << 0)

1348 
	#AT91C_CAN_MDLC
 (() 0xF << 16)

1349 
	#AT91C_CAN_MRTR
 (() 0x1 << 20)

1350 
	#AT91C_CAN_MABT
 (() 0x1 << 22)

1351 
	#AT91C_CAN_MRDY
 (() 0x1 << 23)

1352 
	#AT91C_CAN_MMI
 (() 0x1 << 24)

1356 
	#AT91C_CAN_MACR
 (() 0x1 << 22)

1357 
	#AT91C_CAN_MTCR
 (() 0x1 << 23)

1358 

	)

1362 
	s_AT91S_CAN
 {

1363 
AT91_REG
 
	mCAN_MR
;

1364 
AT91_REG
 
	mCAN_IER
;

1365 
AT91_REG
 
	mCAN_IDR
;

1366 
AT91_REG
 
	mCAN_IMR
;

1367 
AT91_REG
 
	mCAN_SR
;

1368 
AT91_REG
 
	mCAN_BR
;

1369 
AT91_REG
 
	mCAN_TIM
;

1370 
AT91_REG
 
	mCAN_TIMESTP
;

1371 
AT91_REG
 
	mCAN_ECR
;

1372 
AT91_REG
 
	mCAN_TCR
;

1373 
AT91_REG
 
	mCAN_ACR
;

1374 
AT91_REG
 
	mRe£rved0
[52];

1375 
AT91_REG
 
	mCAN_VR
;

1376 
AT91_REG
 
	mRe£rved1
[64];

1377 
AT91S_CAN_MB
 
	mCAN_MB0
;

1378 
AT91S_CAN_MB
 
	mCAN_MB1
;

1379 
AT91S_CAN_MB
 
	mCAN_MB2
;

1380 
AT91S_CAN_MB
 
	mCAN_MB3
;

1381 
AT91S_CAN_MB
 
	mCAN_MB4
;

1382 
AT91S_CAN_MB
 
	mCAN_MB5
;

1383 
AT91S_CAN_MB
 
	mCAN_MB6
;

1384 
AT91S_CAN_MB
 
	mCAN_MB7
;

1385 
AT91S_CAN_MB
 
	mCAN_MB8
;

1386 
AT91S_CAN_MB
 
	mCAN_MB9
;

1387 
AT91S_CAN_MB
 
	mCAN_MB10
;

1388 
AT91S_CAN_MB
 
	mCAN_MB11
;

1389 
AT91S_CAN_MB
 
	mCAN_MB12
;

1390 
AT91S_CAN_MB
 
	mCAN_MB13
;

1391 
AT91S_CAN_MB
 
	mCAN_MB14
;

1392 
AT91S_CAN_MB
 
	mCAN_MB15
;

1393 } 
	tAT91S_CAN
, *
	tAT91PS_CAN
;

1396 
	#AT91C_CAN_CANEN
 (() 0x1 << 0)

1397 
	#AT91C_CAN_LPM
 (() 0x1 << 1)

1398 
	#AT91C_CAN_ABM
 (() 0x1 << 2)

1399 
	#AT91C_CAN_OVL
 (() 0x1 << 3)

1400 
	#AT91C_CAN_TEOF
 (() 0x1 << 4)

1401 
	#AT91C_CAN_TTM
 (() 0x1 << 5)

1402 
	#AT91C_CAN_TIMFRZ
 (() 0x1 << 6)

1403 
	#AT91C_CAN_DRPT
 (() 0x1 << 7)

1405 
	#AT91C_CAN_MB0
 (() 0x1 << 0)

1406 
	#AT91C_CAN_MB1
 (() 0x1 << 1)

1407 
	#AT91C_CAN_MB2
 (() 0x1 << 2)

1408 
	#AT91C_CAN_MB3
 (() 0x1 << 3)

1409 
	#AT91C_CAN_MB4
 (() 0x1 << 4)

1410 
	#AT91C_CAN_MB5
 (() 0x1 << 5)

1411 
	#AT91C_CAN_MB6
 (() 0x1 << 6)

1412 
	#AT91C_CAN_MB7
 (() 0x1 << 7)

1413 
	#AT91C_CAN_MB8
 (() 0x1 << 8)

1414 
	#AT91C_CAN_MB9
 (() 0x1 << 9)

1415 
	#AT91C_CAN_MB10
 (() 0x1 << 10)

1416 
	#AT91C_CAN_MB11
 (() 0x1 << 11)

1417 
	#AT91C_CAN_MB12
 (() 0x1 << 12)

1418 
	#AT91C_CAN_MB13
 (() 0x1 << 13)

1419 
	#AT91C_CAN_MB14
 (() 0x1 << 14)

1420 
	#AT91C_CAN_MB15
 (() 0x1 << 15)

1421 
	#AT91C_CAN_ERRA
 (() 0x1 << 16)

1422 
	#AT91C_CAN_WARN
 (() 0x1 << 17)

1423 
	#AT91C_CAN_ERRP
 (() 0x1 << 18)

1424 
	#AT91C_CAN_BOFF
 (() 0x1 << 19)

1425 
	#AT91C_CAN_SLEEP
 (() 0x1 << 20)

1426 
	#AT91C_CAN_WAKEUP
 (() 0x1 << 21)

1427 
	#AT91C_CAN_TOVF
 (() 0x1 << 22)

1428 
	#AT91C_CAN_TSTP
 (() 0x1 << 23)

1429 
	#AT91C_CAN_CERR
 (() 0x1 << 24)

1430 
	#AT91C_CAN_SERR
 (() 0x1 << 25)

1431 
	#AT91C_CAN_AERR
 (() 0x1 << 26)

1432 
	#AT91C_CAN_FERR
 (() 0x1 << 27)

1433 
	#AT91C_CAN_BERR
 (() 0x1 << 28)

1437 
	#AT91C_CAN_RBSY
 (() 0x1 << 29)

1438 
	#AT91C_CAN_TBSY
 (() 0x1 << 30)

1439 
	#AT91C_CAN_OVLY
 (() 0x1 << 31)

1441 
	#AT91C_CAN_PHASE2
 (() 0x7 << 0)

1442 
	#AT91C_CAN_PHASE1
 (() 0x7 << 4)

1443 
	#AT91C_CAN_PROPAG
 (() 0x7 << 8)

1444 
	#AT91C_CAN_SYNC
 (() 0x3 << 12)

1445 
	#AT91C_CAN_BRP
 (() 0x7F << 16)

1446 
	#AT91C_CAN_SMP
 (() 0x1 << 24)

1448 
	#AT91C_CAN_TIMER
 (() 0xFFFF << 0)

1451 
	#AT91C_CAN_REC
 (() 0xFF << 0)

1452 
	#AT91C_CAN_TEC
 (() 0xFF << 16)

1454 
	#AT91C_CAN_TIMRST
 (() 0x1 << 31)

1456 

	)

1460 
	s_AT91S_EMAC
 {

1461 
AT91_REG
 
	mEMAC_NCR
;

1462 
AT91_REG
 
	mEMAC_NCFGR
;

1463 
AT91_REG
 
	mEMAC_NSR
;

1464 
AT91_REG
 
	mRe£rved0
[2];

1465 
AT91_REG
 
	mEMAC_TSR
;

1466 
AT91_REG
 
	mEMAC_RBQP
;

1467 
AT91_REG
 
	mEMAC_TBQP
;

1468 
AT91_REG
 
	mEMAC_RSR
;

1469 
AT91_REG
 
	mEMAC_ISR
;

1470 
AT91_REG
 
	mEMAC_IER
;

1471 
AT91_REG
 
	mEMAC_IDR
;

1472 
AT91_REG
 
	mEMAC_IMR
;

1473 
AT91_REG
 
	mEMAC_MAN
;

1474 
AT91_REG
 
	mEMAC_PTR
;

1475 
AT91_REG
 
	mEMAC_PFR
;

1476 
AT91_REG
 
	mEMAC_FTO
;

1477 
AT91_REG
 
	mEMAC_SCF
;

1478 
AT91_REG
 
	mEMAC_MCF
;

1479 
AT91_REG
 
	mEMAC_FRO
;

1480 
AT91_REG
 
	mEMAC_FCSE
;

1481 
AT91_REG
 
	mEMAC_ALE
;

1482 
AT91_REG
 
	mEMAC_DTF
;

1483 
AT91_REG
 
	mEMAC_LCOL
;

1484 
AT91_REG
 
	mEMAC_ECOL
;

1485 
AT91_REG
 
	mEMAC_TUND
;

1486 
AT91_REG
 
	mEMAC_CSE
;

1487 
AT91_REG
 
	mEMAC_RRE
;

1488 
AT91_REG
 
	mEMAC_ROV
;

1489 
AT91_REG
 
	mEMAC_RSE
;

1490 
AT91_REG
 
	mEMAC_ELE
;

1491 
AT91_REG
 
	mEMAC_RJA
;

1492 
AT91_REG
 
	mEMAC_USF
;

1493 
AT91_REG
 
	mEMAC_STE
;

1494 
AT91_REG
 
	mEMAC_RLE
;

1495 
AT91_REG
 
	mEMAC_TPF
;

1496 
AT91_REG
 
	mEMAC_HRB
;

1497 
AT91_REG
 
	mEMAC_HRT
;

1498 
AT91_REG
 
	mEMAC_SA1L
;

1499 
AT91_REG
 
	mEMAC_SA1H
;

1500 
AT91_REG
 
	mEMAC_SA2L
;

1501 
AT91_REG
 
	mEMAC_SA2H
;

1502 
AT91_REG
 
	mEMAC_SA3L
;

1503 
AT91_REG
 
	mEMAC_SA3H
;

1504 
AT91_REG
 
	mEMAC_SA4L
;

1505 
AT91_REG
 
	mEMAC_SA4H
;

1506 
AT91_REG
 
	mEMAC_TID
;

1507 
AT91_REG
 
	mEMAC_TPQ
;

1508 
AT91_REG
 
	mEMAC_USRIO
;

1509 
AT91_REG
 
	mEMAC_WOL
;

1510 
AT91_REG
 
	mRe£rved1
[13];

1511 
AT91_REG
 
	mEMAC_REV
;

1512 } 
	tAT91S_EMAC
, *
	tAT91PS_EMAC
;

1515 
	#AT91C_EMAC_LB
 (() 0x1 << 0)

1516 
	#AT91C_EMAC_LLB
 (() 0x1 << 1)

1517 
	#AT91C_EMAC_RE
 (() 0x1 << 2)

1518 
	#AT91C_EMAC_TE
 (() 0x1 << 3)

1519 
	#AT91C_EMAC_MPE
 (() 0x1 << 4)

1520 
	#AT91C_EMAC_CLRSTAT
 (() 0x1 << 5)

1521 
	#AT91C_EMAC_INCSTAT
 (() 0x1 << 6)

1522 
	#AT91C_EMAC_WESTAT
 (() 0x1 << 7)

1523 
	#AT91C_EMAC_BP
 (() 0x1 << 8)

1524 
	#AT91C_EMAC_TSTART
 (() 0x1 << 9)

1525 
	#AT91C_EMAC_THALT
 (() 0x1 << 10)

1526 
	#AT91C_EMAC_TPFR
 (() 0x1 << 11)

1527 
	#AT91C_EMAC_TZQ
 (() 0x1 << 12)

1529 
	#AT91C_EMAC_SPD
 (() 0x1 << 0)

1530 
	#AT91C_EMAC_FD
 (() 0x1 << 1)

1531 
	#AT91C_EMAC_JFRAME
 (() 0x1 << 3)

1532 
	#AT91C_EMAC_CAF
 (() 0x1 << 4)

1533 
	#AT91C_EMAC_NBC
 (() 0x1 << 5)

1534 
	#AT91C_EMAC_MTI
 (() 0x1 << 6)

1535 
	#AT91C_EMAC_UNI
 (() 0x1 << 7)

1536 
	#AT91C_EMAC_BIG
 (() 0x1 << 8)

1537 
	#AT91C_EMAC_EAE
 (() 0x1 << 9)

1538 
	#AT91C_EMAC_CLK
 (() 0x3 << 10)

1539 
	#AT91C_EMAC_CLK_HCLK_8
 (() 0x0 << 10)

1540 
	#AT91C_EMAC_CLK_HCLK_16
 (() 0x1 << 10)

1541 
	#AT91C_EMAC_CLK_HCLK_32
 (() 0x2 << 10)

1542 
	#AT91C_EMAC_CLK_HCLK_64
 (() 0x3 << 10)

1543 
	#AT91C_EMAC_RTY
 (() 0x1 << 12)

1544 
	#AT91C_EMAC_PAE
 (() 0x1 << 13)

1545 
	#AT91C_EMAC_RBOF
 (() 0x3 << 14)

1546 
	#AT91C_EMAC_RBOF_OFFSET_0
 (() 0x0 << 14)

1547 
	#AT91C_EMAC_RBOF_OFFSET_1
 (() 0x1 << 14)

1548 
	#AT91C_EMAC_RBOF_OFFSET_2
 (() 0x2 << 14)

1549 
	#AT91C_EMAC_RBOF_OFFSET_3
 (() 0x3 << 14)

1550 
	#AT91C_EMAC_RLCE
 (() 0x1 << 16)

1551 
	#AT91C_EMAC_DRFCS
 (() 0x1 << 17)

1552 
	#AT91C_EMAC_EFRHD
 (() 0x1 << 18)

1553 
	#AT91C_EMAC_IRXFCS
 (() 0x1 << 19)

1555 
	#AT91C_EMAC_LINKR
 (() 0x1 << 0)

1556 
	#AT91C_EMAC_MDIO
 (() 0x1 << 1)

1557 
	#AT91C_EMAC_IDLE
 (() 0x1 << 2)

1559 
	#AT91C_EMAC_UBR
 (() 0x1 << 0)

1560 
	#AT91C_EMAC_COL
 (() 0x1 << 1)

1561 
	#AT91C_EMAC_RLES
 (() 0x1 << 2)

1562 
	#AT91C_EMAC_TGO
 (() 0x1 << 3)

1563 
	#AT91C_EMAC_BEX
 (() 0x1 << 4)

1564 
	#AT91C_EMAC_COMP
 (() 0x1 << 5)

1565 
	#AT91C_EMAC_UND
 (() 0x1 << 6)

1567 
	#AT91C_EMAC_BNA
 (() 0x1 << 0)

1568 
	#AT91C_EMAC_REC
 (() 0x1 << 1)

1569 
	#AT91C_EMAC_OVR
 (() 0x1 << 2)

1571 
	#AT91C_EMAC_MFD
 (() 0x1 << 0)

1572 
	#AT91C_EMAC_RCOMP
 (() 0x1 << 1)

1573 
	#AT91C_EMAC_RXUBR
 (() 0x1 << 2)

1574 
	#AT91C_EMAC_TXUBR
 (() 0x1 << 3)

1575 
	#AT91C_EMAC_TUNDR
 (() 0x1 << 4)

1576 
	#AT91C_EMAC_RLEX
 (() 0x1 << 5)

1577 
	#AT91C_EMAC_TXERR
 (() 0x1 << 6)

1578 
	#AT91C_EMAC_TCOMP
 (() 0x1 << 7)

1579 
	#AT91C_EMAC_LINK
 (() 0x1 << 9)

1580 
	#AT91C_EMAC_ROVR
 (() 0x1 << 10)

1581 
	#AT91C_EMAC_HRESP
 (() 0x1 << 11)

1582 
	#AT91C_EMAC_PFRE
 (() 0x1 << 12)

1583 
	#AT91C_EMAC_PTZ
 (() 0x1 << 13)

1588 
	#AT91C_EMAC_DATA
 (() 0xFFFF << 0)

1589 
	#AT91C_EMAC_CODE
 (() 0x3 << 16)

1590 
	#AT91C_EMAC_REGA
 (() 0x1F << 18)

1591 
	#AT91C_EMAC_PHYA
 (() 0x1F << 23)

1592 
	#AT91C_EMAC_RW
 (() 0x3 << 28)

1593 
	#AT91C_EMAC_SOF
 (() 0x3 << 30)

1595 
	#AT91C_EMAC_RMII
 (() 0x1 << 0)

1597 
	#AT91C_EMAC_IP
 (() 0xFFFF << 0)

1598 
	#AT91C_EMAC_MAG
 (() 0x1 << 16)

1599 
	#AT91C_EMAC_ARP
 (() 0x1 << 17)

1600 
	#AT91C_EMAC_SA1
 (() 0x1 << 18)

1602 
	#AT91C_EMAC_REVREF
 (() 0xFFFF << 0)

1603 
	#AT91C_EMAC_PARTREF
 (() 0xFFFF << 16)

1604 

	)

1608 
	s_AT91S_ADC
 {

1609 
AT91_REG
 
	mADC_CR
;

1610 
AT91_REG
 
	mADC_MR
;

1611 
AT91_REG
 
	mRe£rved0
[2];

1612 
AT91_REG
 
	mADC_CHER
;

1613 
AT91_REG
 
	mADC_CHDR
;

1614 
AT91_REG
 
	mADC_CHSR
;

1615 
AT91_REG
 
	mADC_SR
;

1616 
AT91_REG
 
	mADC_LCDR
;

1617 
AT91_REG
 
	mADC_IER
;

1618 
AT91_REG
 
	mADC_IDR
;

1619 
AT91_REG
 
	mADC_IMR
;

1620 
AT91_REG
 
	mADC_CDR0
;

1621 
AT91_REG
 
	mADC_CDR1
;

1622 
AT91_REG
 
	mADC_CDR2
;

1623 
AT91_REG
 
	mADC_CDR3
;

1624 
AT91_REG
 
	mADC_CDR4
;

1625 
AT91_REG
 
	mADC_CDR5
;

1626 
AT91_REG
 
	mADC_CDR6
;

1627 
AT91_REG
 
	mADC_CDR7
;

1628 
AT91_REG
 
	mRe£rved1
[44];

1629 
AT91_REG
 
	mADC_RPR
;

1630 
AT91_REG
 
	mADC_RCR
;

1631 
AT91_REG
 
	mADC_TPR
;

1632 
AT91_REG
 
	mADC_TCR
;

1633 
AT91_REG
 
	mADC_RNPR
;

1634 
AT91_REG
 
	mADC_RNCR
;

1635 
AT91_REG
 
	mADC_TNPR
;

1636 
AT91_REG
 
	mADC_TNCR
;

1637 
AT91_REG
 
	mADC_PTCR
;

1638 
AT91_REG
 
	mADC_PTSR
;

1639 } 
	tAT91S_ADC
, *
	tAT91PS_ADC
;

1642 
	#AT91C_ADC_SWRST
 (() 0x1 << 0)

1643 
	#AT91C_ADC_START
 (() 0x1 << 1)

1645 
	#AT91C_ADC_TRGEN
 (() 0x1 << 0)

1646 
	#AT91C_ADC_TRGEN_DIS
 (() 0x0)

1647 
	#AT91C_ADC_TRGEN_EN
 (() 0x1)

1648 
	#AT91C_ADC_TRGSEL
 (() 0x7 << 1)

1649 
	#AT91C_ADC_TRGSEL_TIOA0
 (() 0x0 << 1)

1650 
	#AT91C_ADC_TRGSEL_TIOA1
 (() 0x1 << 1)

1651 
	#AT91C_ADC_TRGSEL_TIOA2
 (() 0x2 << 1)

1652 
	#AT91C_ADC_TRGSEL_TIOA3
 (() 0x3 << 1)

1653 
	#AT91C_ADC_TRGSEL_TIOA4
 (() 0x4 << 1)

1654 
	#AT91C_ADC_TRGSEL_TIOA5
 (() 0x5 << 1)

1655 
	#AT91C_ADC_TRGSEL_EXT
 (() 0x6 << 1)

1656 
	#AT91C_ADC_LOWRES
 (() 0x1 << 4)

1657 
	#AT91C_ADC_LOWRES_10_BIT
 (() 0x0 << 4)

1658 
	#AT91C_ADC_LOWRES_8_BIT
 (() 0x1 << 4)

1659 
	#AT91C_ADC_SLEEP
 (() 0x1 << 5)

1660 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (() 0x0 << 5)

1661 
	#AT91C_ADC_SLEEP_MODE
 (() 0x1 << 5)

1662 
	#AT91C_ADC_PRESCAL
 (() 0x3F << 8)

1663 
	#AT91C_ADC_STARTUP
 (() 0x1F << 16)

1664 
	#AT91C_ADC_SHTIM
 (() 0xF << 24)

1666 
	#AT91C_ADC_CH0
 (() 0x1 << 0)

1667 
	#AT91C_ADC_CH1
 (() 0x1 << 1)

1668 
	#AT91C_ADC_CH2
 (() 0x1 << 2)

1669 
	#AT91C_ADC_CH3
 (() 0x1 << 3)

1670 
	#AT91C_ADC_CH4
 (() 0x1 << 4)

1671 
	#AT91C_ADC_CH5
 (() 0x1 << 5)

1672 
	#AT91C_ADC_CH6
 (() 0x1 << 6)

1673 
	#AT91C_ADC_CH7
 (() 0x1 << 7)

1677 
	#AT91C_ADC_EOC0
 (() 0x1 << 0)

1678 
	#AT91C_ADC_EOC1
 (() 0x1 << 1)

1679 
	#AT91C_ADC_EOC2
 (() 0x1 << 2)

1680 
	#AT91C_ADC_EOC3
 (() 0x1 << 3)

1681 
	#AT91C_ADC_EOC4
 (() 0x1 << 4)

1682 
	#AT91C_ADC_EOC5
 (() 0x1 << 5)

1683 
	#AT91C_ADC_EOC6
 (() 0x1 << 6)

1684 
	#AT91C_ADC_EOC7
 (() 0x1 << 7)

1685 
	#AT91C_ADC_OVRE0
 (() 0x1 << 8)

1686 
	#AT91C_ADC_OVRE1
 (() 0x1 << 9)

1687 
	#AT91C_ADC_OVRE2
 (() 0x1 << 10)

1688 
	#AT91C_ADC_OVRE3
 (() 0x1 << 11)

1689 
	#AT91C_ADC_OVRE4
 (() 0x1 << 12)

1690 
	#AT91C_ADC_OVRE5
 (() 0x1 << 13)

1691 
	#AT91C_ADC_OVRE6
 (() 0x1 << 14)

1692 
	#AT91C_ADC_OVRE7
 (() 0x1 << 15)

1693 
	#AT91C_ADC_DRDY
 (() 0x1 << 16)

1694 
	#AT91C_ADC_GOVRE
 (() 0x1 << 17)

1695 
	#AT91C_ADC_ENDRX
 (() 0x1 << 18)

1696 
	#AT91C_ADC_RXBUFF
 (() 0x1 << 19)

1698 
	#AT91C_ADC_LDATA
 (() 0x3FF << 0)

1703 
	#AT91C_ADC_DATA
 (() 0x3FF << 0)

1711 

	)

1715 
	s_AT91S_AES
 {

1716 
AT91_REG
 
	mAES_CR
;

1717 
AT91_REG
 
	mAES_MR
;

1718 
AT91_REG
 
	mRe£rved0
[2];

1719 
AT91_REG
 
	mAES_IER
;

1720 
AT91_REG
 
	mAES_IDR
;

1721 
AT91_REG
 
	mAES_IMR
;

1722 
AT91_REG
 
	mAES_ISR
;

1723 
AT91_REG
 
	mAES_KEYWxR
[4];

1724 
AT91_REG
 
	mRe£rved1
[4];

1725 
AT91_REG
 
	mAES_IDATAxR
[4];

1726 
AT91_REG
 
	mAES_ODATAxR
[4];

1727 
AT91_REG
 
	mAES_IVxR
[4];

1728 
AT91_REG
 
	mRe£rved2
[35];

1729 
AT91_REG
 
	mAES_VR
;

1730 
AT91_REG
 
	mAES_RPR
;

1731 
AT91_REG
 
	mAES_RCR
;

1732 
AT91_REG
 
	mAES_TPR
;

1733 
AT91_REG
 
	mAES_TCR
;

1734 
AT91_REG
 
	mAES_RNPR
;

1735 
AT91_REG
 
	mAES_RNCR
;

1736 
AT91_REG
 
	mAES_TNPR
;

1737 
AT91_REG
 
	mAES_TNCR
;

1738 
AT91_REG
 
	mAES_PTCR
;

1739 
AT91_REG
 
	mAES_PTSR
;

1740 } 
	tAT91S_AES
, *
	tAT91PS_AES
;

1743 
	#AT91C_AES_START
 (() 0x1 << 0)

1744 
	#AT91C_AES_SWRST
 (() 0x1 << 8)

1745 
	#AT91C_AES_LOADSEED
 (() 0x1 << 16)

1747 
	#AT91C_AES_CIPHER
 (() 0x1 << 0)

1748 
	#AT91C_AES_PROCDLY
 (() 0xF << 4)

1749 
	#AT91C_AES_SMOD
 (() 0x3 << 8)

1750 
	#AT91C_AES_SMOD_MANUAL
 (() 0x0 << 8)

1751 
	#AT91C_AES_SMOD_AUTO
 (() 0x1 << 8)

1752 
	#AT91C_AES_SMOD_PDC
 (() 0x2 << 8)

1753 
	#AT91C_AES_OPMOD
 (() 0x7 << 12)

1754 
	#AT91C_AES_OPMOD_ECB
 (() 0x0 << 12)

1755 
	#AT91C_AES_OPMOD_CBC
 (() 0x1 << 12)

1756 
	#AT91C_AES_OPMOD_OFB
 (() 0x2 << 12)

1757 
	#AT91C_AES_OPMOD_CFB
 (() 0x3 << 12)

1758 
	#AT91C_AES_OPMOD_CTR
 (() 0x4 << 12)

1759 
	#AT91C_AES_LOD
 (() 0x1 << 15)

1760 
	#AT91C_AES_CFBS
 (() 0x7 << 16)

1761 
	#AT91C_AES_CFBS_128_BIT
 (() 0x0 << 16)

1762 
	#AT91C_AES_CFBS_64_BIT
 (() 0x1 << 16)

1763 
	#AT91C_AES_CFBS_32_BIT
 (() 0x2 << 16)

1764 
	#AT91C_AES_CFBS_16_BIT
 (() 0x3 << 16)

1765 
	#AT91C_AES_CFBS_8_BIT
 (() 0x4 << 16)

1766 
	#AT91C_AES_CKEY
 (() 0xF << 20)

1767 
	#AT91C_AES_CTYPE
 (() 0x1F << 24)

1768 
	#AT91C_AES_CTYPE_TYPE1_EN
 (() 0x1 << 24)

1769 
	#AT91C_AES_CTYPE_TYPE2_EN
 (() 0x2 << 24)

1770 
	#AT91C_AES_CTYPE_TYPE3_EN
 (() 0x4 << 24)

1771 
	#AT91C_AES_CTYPE_TYPE4_EN
 (() 0x8 << 24)

1772 
	#AT91C_AES_CTYPE_TYPE5_EN
 (() 0x10 << 24)

1774 
	#AT91C_AES_DATRDY
 (() 0x1 << 0)

1775 
	#AT91C_AES_ENDRX
 (() 0x1 << 1)

1776 
	#AT91C_AES_ENDTX
 (() 0x1 << 2)

1777 
	#AT91C_AES_RXBUFF
 (() 0x1 << 3)

1778 
	#AT91C_AES_TXBUFE
 (() 0x1 << 4)

1779 
	#AT91C_AES_URAD
 (() 0x1 << 8)

1783 
	#AT91C_AES_URAT
 (() 0x7 << 12)

1784 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1785 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1786 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1787 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (() 0x3 << 12)

1788 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (() 0x4 << 12)

1789 
	#AT91C_AES_URAT_WO_REG_READ
 (() 0x5 << 12)

1790 

	)

1794 
	s_AT91S_TDES
 {

1795 
AT91_REG
 
	mTDES_CR
;

1796 
AT91_REG
 
	mTDES_MR
;

1797 
AT91_REG
 
	mRe£rved0
[2];

1798 
AT91_REG
 
	mTDES_IER
;

1799 
AT91_REG
 
	mTDES_IDR
;

1800 
AT91_REG
 
	mTDES_IMR
;

1801 
AT91_REG
 
	mTDES_ISR
;

1802 
AT91_REG
 
	mTDES_KEY1WxR
[2];

1803 
AT91_REG
 
	mTDES_KEY2WxR
[2];

1804 
AT91_REG
 
	mTDES_KEY3WxR
[2];

1805 
AT91_REG
 
	mRe£rved1
[2];

1806 
AT91_REG
 
	mTDES_IDATAxR
[2];

1807 
AT91_REG
 
	mRe£rved2
[2];

1808 
AT91_REG
 
	mTDES_ODATAxR
[2];

1809 
AT91_REG
 
	mRe£rved3
[2];

1810 
AT91_REG
 
	mTDES_IVxR
[2];

1811 
AT91_REG
 
	mRe£rved4
[37];

1812 
AT91_REG
 
	mTDES_VR
;

1813 
AT91_REG
 
	mTDES_RPR
;

1814 
AT91_REG
 
	mTDES_RCR
;

1815 
AT91_REG
 
	mTDES_TPR
;

1816 
AT91_REG
 
	mTDES_TCR
;

1817 
AT91_REG
 
	mTDES_RNPR
;

1818 
AT91_REG
 
	mTDES_RNCR
;

1819 
AT91_REG
 
	mTDES_TNPR
;

1820 
AT91_REG
 
	mTDES_TNCR
;

1821 
AT91_REG
 
	mTDES_PTCR
;

1822 
AT91_REG
 
	mTDES_PTSR
;

1823 } 
	tAT91S_TDES
, *
	tAT91PS_TDES
;

1826 
	#AT91C_TDES_START
 (() 0x1 << 0)

1827 
	#AT91C_TDES_SWRST
 (() 0x1 << 8)

1829 
	#AT91C_TDES_CIPHER
 (() 0x1 << 0)

1830 
	#AT91C_TDES_TDESMOD
 (() 0x1 << 1)

1831 
	#AT91C_TDES_KEYMOD
 (() 0x1 << 4)

1832 
	#AT91C_TDES_SMOD
 (() 0x3 << 8)

1833 
	#AT91C_TDES_SMOD_MANUAL
 (() 0x0 << 8)

1834 
	#AT91C_TDES_SMOD_AUTO
 (() 0x1 << 8)

1835 
	#AT91C_TDES_SMOD_PDC
 (() 0x2 << 8)

1836 
	#AT91C_TDES_OPMOD
 (() 0x3 << 12)

1837 
	#AT91C_TDES_OPMOD_ECB
 (() 0x0 << 12)

1838 
	#AT91C_TDES_OPMOD_CBC
 (() 0x1 << 12)

1839 
	#AT91C_TDES_OPMOD_OFB
 (() 0x2 << 12)

1840 
	#AT91C_TDES_OPMOD_CFB
 (() 0x3 << 12)

1841 
	#AT91C_TDES_LOD
 (() 0x1 << 15)

1842 
	#AT91C_TDES_CFBS
 (() 0x3 << 16)

1843 
	#AT91C_TDES_CFBS_64_BIT
 (() 0x0 << 16)

1844 
	#AT91C_TDES_CFBS_32_BIT
 (() 0x1 << 16)

1845 
	#AT91C_TDES_CFBS_16_BIT
 (() 0x2 << 16)

1846 
	#AT91C_TDES_CFBS_8_BIT
 (() 0x3 << 16)

1848 
	#AT91C_TDES_DATRDY
 (() 0x1 << 0)

1849 
	#AT91C_TDES_ENDRX
 (() 0x1 << 1)

1850 
	#AT91C_TDES_ENDTX
 (() 0x1 << 2)

1851 
	#AT91C_TDES_RXBUFF
 (() 0x1 << 3)

1852 
	#AT91C_TDES_TXBUFE
 (() 0x1 << 4)

1853 
	#AT91C_TDES_URAD
 (() 0x1 << 8)

1857 
	#AT91C_TDES_URAT
 (() 0x3 << 12)

1858 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (() 0x0 << 12)

1859 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (() 0x1 << 12)

1860 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (() 0x2 << 12)

1861 
	#AT91C_TDES_URAT_WO_REG_READ
 (() 0x3 << 12)

1862 

	)

1868 
	#AT91C_AIC_IVR
 ((
AT91_REG
 *) 0xFFFFF100)

1869 
	#AT91C_AIC_SMR
 ((
AT91_REG
 *) 0xFFFFF000)

1870 
	#AT91C_AIC_FVR
 ((
AT91_REG
 *) 0xFFFFF104)

1871 
	#AT91C_AIC_DCR
 ((
AT91_REG
 *) 0xFFFFF138)

1872 
	#AT91C_AIC_EOICR
 ((
AT91_REG
 *) 0xFFFFF130)

1873 
	#AT91C_AIC_SVR
 ((
AT91_REG
 *) 0xFFFFF080)

1874 
	#AT91C_AIC_FFSR
 ((
AT91_REG
 *) 0xFFFFF148)

1875 
	#AT91C_AIC_ICCR
 ((
AT91_REG
 *) 0xFFFFF128)

1876 
	#AT91C_AIC_ISR
 ((
AT91_REG
 *) 0xFFFFF108)

1877 
	#AT91C_AIC_IMR
 ((
AT91_REG
 *) 0xFFFFF110)

1878 
	#AT91C_AIC_IPR
 ((
AT91_REG
 *) 0xFFFFF10C)

1879 
	#AT91C_AIC_FFER
 ((
AT91_REG
 *) 0xFFFFF140)

1880 
	#AT91C_AIC_IECR
 ((
AT91_REG
 *) 0xFFFFF120)

1881 
	#AT91C_AIC_ISCR
 ((
AT91_REG
 *) 0xFFFFF12C)

1882 
	#AT91C_AIC_FFDR
 ((
AT91_REG
 *) 0xFFFFF144)

1883 
	#AT91C_AIC_CISR
 ((
AT91_REG
 *) 0xFFFFF114)

1884 
	#AT91C_AIC_IDCR
 ((
AT91_REG
 *) 0xFFFFF124)

1885 
	#AT91C_AIC_SPU
 ((
AT91_REG
 *) 0xFFFFF134)

1887 
	#AT91C_DBGU_TCR
 ((
AT91_REG
 *) 0xFFFFF30C)

1888 
	#AT91C_DBGU_RNPR
 ((
AT91_REG
 *) 0xFFFFF310)

1889 
	#AT91C_DBGU_TNPR
 ((
AT91_REG
 *) 0xFFFFF318)

1890 
	#AT91C_DBGU_TPR
 ((
AT91_REG
 *) 0xFFFFF308)

1891 
	#AT91C_DBGU_RPR
 ((
AT91_REG
 *) 0xFFFFF300)

1892 
	#AT91C_DBGU_RCR
 ((
AT91_REG
 *) 0xFFFFF304)

1893 
	#AT91C_DBGU_RNCR
 ((
AT91_REG
 *) 0xFFFFF314)

1894 
	#AT91C_DBGU_PTCR
 ((
AT91_REG
 *) 0xFFFFF320)

1895 
	#AT91C_DBGU_PTSR
 ((
AT91_REG
 *) 0xFFFFF324)

1896 
	#AT91C_DBGU_TNCR
 ((
AT91_REG
 *) 0xFFFFF31C)

1898 
	#AT91C_DBGU_EXID
 ((
AT91_REG
 *) 0xFFFFF244)

1899 
	#AT91C_DBGU_BRGR
 ((
AT91_REG
 *) 0xFFFFF220)

1900 
	#AT91C_DBGU_IDR
 ((
AT91_REG
 *) 0xFFFFF20C)

1901 
	#AT91C_DBGU_CSR
 ((
AT91_REG
 *) 0xFFFFF214)

1902 
	#AT91C_DBGU_CIDR
 ((
AT91_REG
 *) 0xFFFFF240)

1903 
	#AT91C_DBGU_MR
 ((
AT91_REG
 *) 0xFFFFF204)

1904 
	#AT91C_DBGU_IMR
 ((
AT91_REG
 *) 0xFFFFF210)

1905 
	#AT91C_DBGU_CR
 ((
AT91_REG
 *) 0xFFFFF200)

1906 
	#AT91C_DBGU_FNTR
 ((
AT91_REG
 *) 0xFFFFF248)

1907 
	#AT91C_DBGU_THR
 ((
AT91_REG
 *) 0xFFFFF21C)

1908 
	#AT91C_DBGU_RHR
 ((
AT91_REG
 *) 0xFFFFF218)

1909 
	#AT91C_DBGU_IER
 ((
AT91_REG
 *) 0xFFFFF208)

1911 
	#AT91C_PIOA_ODR
 ((
AT91_REG
 *) 0xFFFFF414)

1912 
	#AT91C_PIOA_SODR
 ((
AT91_REG
 *) 0xFFFFF430)

1913 
	#AT91C_PIOA_ISR
 ((
AT91_REG
 *) 0xFFFFF44C)

1914 
	#AT91C_PIOA_ABSR
 ((
AT91_REG
 *) 0xFFFFF478)

1915 
	#AT91C_PIOA_IER
 ((
AT91_REG
 *) 0xFFFFF440)

1916 
	#AT91C_PIOA_PPUDR
 ((
AT91_REG
 *) 0xFFFFF460)

1917 
	#AT91C_PIOA_IMR
 ((
AT91_REG
 *) 0xFFFFF448)

1918 
	#AT91C_PIOA_PER
 ((
AT91_REG
 *) 0xFFFFF400)

1919 
	#AT91C_PIOA_IFDR
 ((
AT91_REG
 *) 0xFFFFF424)

1920 
	#AT91C_PIOA_OWDR
 ((
AT91_REG
 *) 0xFFFFF4A4)

1921 
	#AT91C_PIOA_MDSR
 ((
AT91_REG
 *) 0xFFFFF458)

1922 
	#AT91C_PIOA_IDR
 ((
AT91_REG
 *) 0xFFFFF444)

1923 
	#AT91C_PIOA_ODSR
 ((
AT91_REG
 *) 0xFFFFF438)

1924 
	#AT91C_PIOA_PPUSR
 ((
AT91_REG
 *) 0xFFFFF468)

1925 
	#AT91C_PIOA_OWSR
 ((
AT91_REG
 *) 0xFFFFF4A8)

1926 
	#AT91C_PIOA_BSR
 ((
AT91_REG
 *) 0xFFFFF474)

1927 
	#AT91C_PIOA_OWER
 ((
AT91_REG
 *) 0xFFFFF4A0)

1928 
	#AT91C_PIOA_IFER
 ((
AT91_REG
 *) 0xFFFFF420)

1929 
	#AT91C_PIOA_PDSR
 ((
AT91_REG
 *) 0xFFFFF43C)

1930 
	#AT91C_PIOA_PPUER
 ((
AT91_REG
 *) 0xFFFFF464)

1931 
	#AT91C_PIOA_OSR
 ((
AT91_REG
 *) 0xFFFFF418)

1932 
	#AT91C_PIOA_ASR
 ((
AT91_REG
 *) 0xFFFFF470)

1933 
	#AT91C_PIOA_MDDR
 ((
AT91_REG
 *) 0xFFFFF454)

1934 
	#AT91C_PIOA_CODR
 ((
AT91_REG
 *) 0xFFFFF434)

1935 
	#AT91C_PIOA_MDER
 ((
AT91_REG
 *) 0xFFFFF450)

1936 
	#AT91C_PIOA_PDR
 ((
AT91_REG
 *) 0xFFFFF404)

1937 
	#AT91C_PIOA_IFSR
 ((
AT91_REG
 *) 0xFFFFF428)

1938 
	#AT91C_PIOA_OER
 ((
AT91_REG
 *) 0xFFFFF410)

1939 
	#AT91C_PIOA_PSR
 ((
AT91_REG
 *) 0xFFFFF408)

1941 
	#AT91C_PIOB_OWDR
 ((
AT91_REG
 *) 0xFFFFF6A4)

1942 
	#AT91C_PIOB_MDER
 ((
AT91_REG
 *) 0xFFFFF650)

1943 
	#AT91C_PIOB_PPUSR
 ((
AT91_REG
 *) 0xFFFFF668)

1944 
	#AT91C_PIOB_IMR
 ((
AT91_REG
 *) 0xFFFFF648)

1945 
	#AT91C_PIOB_ASR
 ((
AT91_REG
 *) 0xFFFFF670)

1946 
	#AT91C_PIOB_PPUDR
 ((
AT91_REG
 *) 0xFFFFF660)

1947 
	#AT91C_PIOB_PSR
 ((
AT91_REG
 *) 0xFFFFF608)

1948 
	#AT91C_PIOB_IER
 ((
AT91_REG
 *) 0xFFFFF640)

1949 
	#AT91C_PIOB_CODR
 ((
AT91_REG
 *) 0xFFFFF634)

1950 
	#AT91C_PIOB_OWER
 ((
AT91_REG
 *) 0xFFFFF6A0)

1951 
	#AT91C_PIOB_ABSR
 ((
AT91_REG
 *) 0xFFFFF678)

1952 
	#AT91C_PIOB_IFDR
 ((
AT91_REG
 *) 0xFFFFF624)

1953 
	#AT91C_PIOB_PDSR
 ((
AT91_REG
 *) 0xFFFFF63C)

1954 
	#AT91C_PIOB_IDR
 ((
AT91_REG
 *) 0xFFFFF644)

1955 
	#AT91C_PIOB_OWSR
 ((
AT91_REG
 *) 0xFFFFF6A8)

1956 
	#AT91C_PIOB_PDR
 ((
AT91_REG
 *) 0xFFFFF604)

1957 
	#AT91C_PIOB_ODR
 ((
AT91_REG
 *) 0xFFFFF614)

1958 
	#AT91C_PIOB_IFSR
 ((
AT91_REG
 *) 0xFFFFF628)

1959 
	#AT91C_PIOB_PPUER
 ((
AT91_REG
 *) 0xFFFFF664)

1960 
	#AT91C_PIOB_SODR
 ((
AT91_REG
 *) 0xFFFFF630)

1961 
	#AT91C_PIOB_ISR
 ((
AT91_REG
 *) 0xFFFFF64C)

1962 
	#AT91C_PIOB_ODSR
 ((
AT91_REG
 *) 0xFFFFF638)

1963 
	#AT91C_PIOB_OSR
 ((
AT91_REG
 *) 0xFFFFF618)

1964 
	#AT91C_PIOB_MDSR
 ((
AT91_REG
 *) 0xFFFFF658)

1965 
	#AT91C_PIOB_IFER
 ((
AT91_REG
 *) 0xFFFFF620)

1966 
	#AT91C_PIOB_BSR
 ((
AT91_REG
 *) 0xFFFFF674)

1967 
	#AT91C_PIOB_MDDR
 ((
AT91_REG
 *) 0xFFFFF654)

1968 
	#AT91C_PIOB_OER
 ((
AT91_REG
 *) 0xFFFFF610)

1969 
	#AT91C_PIOB_PER
 ((
AT91_REG
 *) 0xFFFFF600)

1971 
	#AT91C_CKGR_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1972 
	#AT91C_CKGR_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1973 
	#AT91C_CKGR_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1975 
	#AT91C_PMC_IDR
 ((
AT91_REG
 *) 0xFFFFFC64)

1976 
	#AT91C_PMC_MOR
 ((
AT91_REG
 *) 0xFFFFFC20)

1977 
	#AT91C_PMC_PLLR
 ((
AT91_REG
 *) 0xFFFFFC2C)

1978 
	#AT91C_PMC_PCER
 ((
AT91_REG
 *) 0xFFFFFC10)

1979 
	#AT91C_PMC_PCKR
 ((
AT91_REG
 *) 0xFFFFFC40)

1980 
	#AT91C_PMC_MCKR
 ((
AT91_REG
 *) 0xFFFFFC30)

1981 
	#AT91C_PMC_SCDR
 ((
AT91_REG
 *) 0xFFFFFC04)

1982 
	#AT91C_PMC_PCDR
 ((
AT91_REG
 *) 0xFFFFFC14)

1983 
	#AT91C_PMC_SCSR
 ((
AT91_REG
 *) 0xFFFFFC08)

1984 
	#AT91C_PMC_PCSR
 ((
AT91_REG
 *) 0xFFFFFC18)

1985 
	#AT91C_PMC_MCFR
 ((
AT91_REG
 *) 0xFFFFFC24)

1986 
	#AT91C_PMC_SCER
 ((
AT91_REG
 *) 0xFFFFFC00)

1987 
	#AT91C_PMC_IMR
 ((
AT91_REG
 *) 0xFFFFFC6C)

1988 
	#AT91C_PMC_IER
 ((
AT91_REG
 *) 0xFFFFFC60)

1989 
	#AT91C_PMC_SR
 ((
AT91_REG
 *) 0xFFFFFC68)

1991 
	#AT91C_RSTC_RCR
 ((
AT91_REG
 *) 0xFFFFFD00)

1992 
	#AT91C_RSTC_RMR
 ((
AT91_REG
 *) 0xFFFFFD08)

1993 
	#AT91C_RSTC_RSR
 ((
AT91_REG
 *) 0xFFFFFD04)

1995 
	#AT91C_RTTC_RTSR
 ((
AT91_REG
 *) 0xFFFFFD2C)

1996 
	#AT91C_RTTC_RTMR
 ((
AT91_REG
 *) 0xFFFFFD20)

1997 
	#AT91C_RTTC_RTVR
 ((
AT91_REG
 *) 0xFFFFFD28)

1998 
	#AT91C_RTTC_RTAR
 ((
AT91_REG
 *) 0xFFFFFD24)

2000 
	#AT91C_PITC_PIVR
 ((
AT91_REG
 *) 0xFFFFFD38)

2001 
	#AT91C_PITC_PISR
 ((
AT91_REG
 *) 0xFFFFFD34)

2002 
	#AT91C_PITC_PIIR
 ((
AT91_REG
 *) 0xFFFFFD3C)

2003 
	#AT91C_PITC_PIMR
 ((
AT91_REG
 *) 0xFFFFFD30)

2005 
	#AT91C_WDTC_WDCR
 ((
AT91_REG
 *) 0xFFFFFD40)

2006 
	#AT91C_WDTC_WDSR
 ((
AT91_REG
 *) 0xFFFFFD48)

2007 
	#AT91C_WDTC_WDMR
 ((
AT91_REG
 *) 0xFFFFFD44)

2009 
	#AT91C_VREG_MR
 ((
AT91_REG
 *) 0xFFFFFD60)

2011 
	#AT91C_MC_ASR
 ((
AT91_REG
 *) 0xFFFFFF04)

2012 
	#AT91C_MC_RCR
 ((
AT91_REG
 *) 0xFFFFFF00)

2013 
	#AT91C_MC_FCR
 ((
AT91_REG
 *) 0xFFFFFF64)

2014 
	#AT91C_MC_AASR
 ((
AT91_REG
 *) 0xFFFFFF08)

2015 
	#AT91C_MC_FSR
 ((
AT91_REG
 *) 0xFFFFFF68)

2016 
	#AT91C_MC_FMR
 ((
AT91_REG
 *) 0xFFFFFF60)

2018 
	#AT91C_SPI1_PTCR
 ((
AT91_REG
 *) 0xFFFE4120)

2019 
	#AT91C_SPI1_RPR
 ((
AT91_REG
 *) 0xFFFE4100)

2020 
	#AT91C_SPI1_TNCR
 ((
AT91_REG
 *) 0xFFFE411C)

2021 
	#AT91C_SPI1_TPR
 ((
AT91_REG
 *) 0xFFFE4108)

2022 
	#AT91C_SPI1_TNPR
 ((
AT91_REG
 *) 0xFFFE4118)

2023 
	#AT91C_SPI1_TCR
 ((
AT91_REG
 *) 0xFFFE410C)

2024 
	#AT91C_SPI1_RCR
 ((
AT91_REG
 *) 0xFFFE4104)

2025 
	#AT91C_SPI1_RNPR
 ((
AT91_REG
 *) 0xFFFE4110)

2026 
	#AT91C_SPI1_RNCR
 ((
AT91_REG
 *) 0xFFFE4114)

2027 
	#AT91C_SPI1_PTSR
 ((
AT91_REG
 *) 0xFFFE4124)

2029 
	#AT91C_SPI1_IMR
 ((
AT91_REG
 *) 0xFFFE401C)

2030 
	#AT91C_SPI1_IER
 ((
AT91_REG
 *) 0xFFFE4014)

2031 
	#AT91C_SPI1_MR
 ((
AT91_REG
 *) 0xFFFE4004)

2032 
	#AT91C_SPI1_RDR
 ((
AT91_REG
 *) 0xFFFE4008)

2033 
	#AT91C_SPI1_IDR
 ((
AT91_REG
 *) 0xFFFE4018)

2034 
	#AT91C_SPI1_SR
 ((
AT91_REG
 *) 0xFFFE4010)

2035 
	#AT91C_SPI1_TDR
 ((
AT91_REG
 *) 0xFFFE400C)

2036 
	#AT91C_SPI1_CR
 ((
AT91_REG
 *) 0xFFFE4000)

2037 
	#AT91C_SPI1_CSR
 ((
AT91_REG
 *) 0xFFFE4030)

2039 
	#AT91C_SPI0_PTCR
 ((
AT91_REG
 *) 0xFFFE0120)

2040 
	#AT91C_SPI0_TPR
 ((
AT91_REG
 *) 0xFFFE0108)

2041 
	#AT91C_SPI0_TCR
 ((
AT91_REG
 *) 0xFFFE010C)

2042 
	#AT91C_SPI0_RCR
 ((
AT91_REG
 *) 0xFFFE0104)

2043 
	#AT91C_SPI0_PTSR
 ((
AT91_REG
 *) 0xFFFE0124)

2044 
	#AT91C_SPI0_RNPR
 ((
AT91_REG
 *) 0xFFFE0110)

2045 
	#AT91C_SPI0_RPR
 ((
AT91_REG
 *) 0xFFFE0100)

2046 
	#AT91C_SPI0_TNCR
 ((
AT91_REG
 *) 0xFFFE011C)

2047 
	#AT91C_SPI0_RNCR
 ((
AT91_REG
 *) 0xFFFE0114)

2048 
	#AT91C_SPI0_TNPR
 ((
AT91_REG
 *) 0xFFFE0118)

2050 
	#AT91C_SPI0_IER
 ((
AT91_REG
 *) 0xFFFE0014)

2051 
	#AT91C_SPI0_SR
 ((
AT91_REG
 *) 0xFFFE0010)

2052 
	#AT91C_SPI0_IDR
 ((
AT91_REG
 *) 0xFFFE0018)

2053 
	#AT91C_SPI0_CR
 ((
AT91_REG
 *) 0xFFFE0000)

2054 
	#AT91C_SPI0_MR
 ((
AT91_REG
 *) 0xFFFE0004)

2055 
	#AT91C_SPI0_IMR
 ((
AT91_REG
 *) 0xFFFE001C)

2056 
	#AT91C_SPI0_TDR
 ((
AT91_REG
 *) 0xFFFE000C)

2057 
	#AT91C_SPI0_RDR
 ((
AT91_REG
 *) 0xFFFE0008)

2058 
	#AT91C_SPI0_CSR
 ((
AT91_REG
 *) 0xFFFE0030)

2060 
	#AT91C_US1_RNCR
 ((
AT91_REG
 *) 0xFFFC4114)

2061 
	#AT91C_US1_PTCR
 ((
AT91_REG
 *) 0xFFFC4120)

2062 
	#AT91C_US1_TCR
 ((
AT91_REG
 *) 0xFFFC410C)

2063 
	#AT91C_US1_PTSR
 ((
AT91_REG
 *) 0xFFFC4124)

2064 
	#AT91C_US1_TNPR
 ((
AT91_REG
 *) 0xFFFC4118)

2065 
	#AT91C_US1_RCR
 ((
AT91_REG
 *) 0xFFFC4104)

2066 
	#AT91C_US1_RNPR
 ((
AT91_REG
 *) 0xFFFC4110)

2067 
	#AT91C_US1_RPR
 ((
AT91_REG
 *) 0xFFFC4100)

2068 
	#AT91C_US1_TNCR
 ((
AT91_REG
 *) 0xFFFC411C)

2069 
	#AT91C_US1_TPR
 ((
AT91_REG
 *) 0xFFFC4108)

2071 
	#AT91C_US1_IF
 ((
AT91_REG
 *) 0xFFFC404C)

2072 
	#AT91C_US1_NER
 ((
AT91_REG
 *) 0xFFFC4044)

2073 
	#AT91C_US1_RTOR
 ((
AT91_REG
 *) 0xFFFC4024)

2074 
	#AT91C_US1_CSR
 ((
AT91_REG
 *) 0xFFFC4014)

2075 
	#AT91C_US1_IDR
 ((
AT91_REG
 *) 0xFFFC400C)

2076 
	#AT91C_US1_IER
 ((
AT91_REG
 *) 0xFFFC4008)

2077 
	#AT91C_US1_THR
 ((
AT91_REG
 *) 0xFFFC401C)

2078 
	#AT91C_US1_TTGR
 ((
AT91_REG
 *) 0xFFFC4028)

2079 
	#AT91C_US1_RHR
 ((
AT91_REG
 *) 0xFFFC4018)

2080 
	#AT91C_US1_BRGR
 ((
AT91_REG
 *) 0xFFFC4020)

2081 
	#AT91C_US1_IMR
 ((
AT91_REG
 *) 0xFFFC4010)

2082 
	#AT91C_US1_FIDI
 ((
AT91_REG
 *) 0xFFFC4040)

2083 
	#AT91C_US1_CR
 ((
AT91_REG
 *) 0xFFFC4000)

2084 
	#AT91C_US1_MR
 ((
AT91_REG
 *) 0xFFFC4004)

2086 
	#AT91C_US0_TNPR
 ((
AT91_REG
 *) 0xFFFC0118)

2087 
	#AT91C_US0_RNPR
 ((
AT91_REG
 *) 0xFFFC0110)

2088 
	#AT91C_US0_TCR
 ((
AT91_REG
 *) 0xFFFC010C)

2089 
	#AT91C_US0_PTCR
 ((
AT91_REG
 *) 0xFFFC0120)

2090 
	#AT91C_US0_PTSR
 ((
AT91_REG
 *) 0xFFFC0124)

2091 
	#AT91C_US0_TNCR
 ((
AT91_REG
 *) 0xFFFC011C)

2092 
	#AT91C_US0_TPR
 ((
AT91_REG
 *) 0xFFFC0108)

2093 
	#AT91C_US0_RCR
 ((
AT91_REG
 *) 0xFFFC0104)

2094 
	#AT91C_US0_RPR
 ((
AT91_REG
 *) 0xFFFC0100)

2095 
	#AT91C_US0_RNCR
 ((
AT91_REG
 *) 0xFFFC0114)

2097 
	#AT91C_US0_BRGR
 ((
AT91_REG
 *) 0xFFFC0020)

2098 
	#AT91C_US0_NER
 ((
AT91_REG
 *) 0xFFFC0044)

2099 
	#AT91C_US0_CR
 ((
AT91_REG
 *) 0xFFFC0000)

2100 
	#AT91C_US0_IMR
 ((
AT91_REG
 *) 0xFFFC0010)

2101 
	#AT91C_US0_FIDI
 ((
AT91_REG
 *) 0xFFFC0040)

2102 
	#AT91C_US0_TTGR
 ((
AT91_REG
 *) 0xFFFC0028)

2103 
	#AT91C_US0_MR
 ((
AT91_REG
 *) 0xFFFC0004)

2104 
	#AT91C_US0_RTOR
 ((
AT91_REG
 *) 0xFFFC0024)

2105 
	#AT91C_US0_CSR
 ((
AT91_REG
 *) 0xFFFC0014)

2106 
	#AT91C_US0_RHR
 ((
AT91_REG
 *) 0xFFFC0018)

2107 
	#AT91C_US0_IDR
 ((
AT91_REG
 *) 0xFFFC000C)

2108 
	#AT91C_US0_THR
 ((
AT91_REG
 *) 0xFFFC001C)

2109 
	#AT91C_US0_IF
 ((
AT91_REG
 *) 0xFFFC004C)

2110 
	#AT91C_US0_IER
 ((
AT91_REG
 *) 0xFFFC0008)

2112 
	#AT91C_SSC_TNCR
 ((
AT91_REG
 *) 0xFFFD411C)

2113 
	#AT91C_SSC_RPR
 ((
AT91_REG
 *) 0xFFFD4100)

2114 
	#AT91C_SSC_RNCR
 ((
AT91_REG
 *) 0xFFFD4114)

2115 
	#AT91C_SSC_TPR
 ((
AT91_REG
 *) 0xFFFD4108)

2116 
	#AT91C_SSC_PTCR
 ((
AT91_REG
 *) 0xFFFD4120)

2117 
	#AT91C_SSC_TCR
 ((
AT91_REG
 *) 0xFFFD410C)

2118 
	#AT91C_SSC_RCR
 ((
AT91_REG
 *) 0xFFFD4104)

2119 
	#AT91C_SSC_RNPR
 ((
AT91_REG
 *) 0xFFFD4110)

2120 
	#AT91C_SSC_TNPR
 ((
AT91_REG
 *) 0xFFFD4118)

2121 
	#AT91C_SSC_PTSR
 ((
AT91_REG
 *) 0xFFFD4124)

2123 
	#AT91C_SSC_RHR
 ((
AT91_REG
 *) 0xFFFD4020)

2124 
	#AT91C_SSC_RSHR
 ((
AT91_REG
 *) 0xFFFD4030)

2125 
	#AT91C_SSC_TFMR
 ((
AT91_REG
 *) 0xFFFD401C)

2126 
	#AT91C_SSC_IDR
 ((
AT91_REG
 *) 0xFFFD4048)

2127 
	#AT91C_SSC_THR
 ((
AT91_REG
 *) 0xFFFD4024)

2128 
	#AT91C_SSC_RCMR
 ((
AT91_REG
 *) 0xFFFD4010)

2129 
	#AT91C_SSC_IER
 ((
AT91_REG
 *) 0xFFFD4044)

2130 
	#AT91C_SSC_TSHR
 ((
AT91_REG
 *) 0xFFFD4034)

2131 
	#AT91C_SSC_SR
 ((
AT91_REG
 *) 0xFFFD4040)

2132 
	#AT91C_SSC_CMR
 ((
AT91_REG
 *) 0xFFFD4004)

2133 
	#AT91C_SSC_TCMR
 ((
AT91_REG
 *) 0xFFFD4018)

2134 
	#AT91C_SSC_CR
 ((
AT91_REG
 *) 0xFFFD4000)

2135 
	#AT91C_SSC_IMR
 ((
AT91_REG
 *) 0xFFFD404C)

2136 
	#AT91C_SSC_RFMR
 ((
AT91_REG
 *) 0xFFFD4014)

2138 
	#AT91C_TWI_IER
 ((
AT91_REG
 *) 0xFFFB8024)

2139 
	#AT91C_TWI_CR
 ((
AT91_REG
 *) 0xFFFB8000)

2140 
	#AT91C_TWI_SR
 ((
AT91_REG
 *) 0xFFFB8020)

2141 
	#AT91C_TWI_IMR
 ((
AT91_REG
 *) 0xFFFB802C)

2142 
	#AT91C_TWI_THR
 ((
AT91_REG
 *) 0xFFFB8034)

2143 
	#AT91C_TWI_IDR
 ((
AT91_REG
 *) 0xFFFB8028)

2144 
	#AT91C_TWI_IADR
 ((
AT91_REG
 *) 0xFFFB800C)

2145 
	#AT91C_TWI_MMR
 ((
AT91_REG
 *) 0xFFFB8004)

2146 
	#AT91C_TWI_CWGR
 ((
AT91_REG
 *) 0xFFFB8010)

2147 
	#AT91C_TWI_RHR
 ((
AT91_REG
 *) 0xFFFB8030)

2149 
	#AT91C_PWMC_CH3_CUPDR
 ((
AT91_REG
 *) 0xFFFCC270)

2150 
	#AT91C_PWMC_CH3_Re£rved
 ((
AT91_REG
 *) 0xFFFCC274)

2151 
	#AT91C_PWMC_CH3_CPRDR
 ((
AT91_REG
 *) 0xFFFCC268)

2152 
	#AT91C_PWMC_CH3_CDTYR
 ((
AT91_REG
 *) 0xFFFCC264)

2153 
	#AT91C_PWMC_CH3_CCNTR
 ((
AT91_REG
 *) 0xFFFCC26C)

2154 
	#AT91C_PWMC_CH3_CMR
 ((
AT91_REG
 *) 0xFFFCC260)

2156 
	#AT91C_PWMC_CH2_Re£rved
 ((
AT91_REG
 *) 0xFFFCC254)

2157 
	#AT91C_PWMC_CH2_CMR
 ((
AT91_REG
 *) 0xFFFCC240)

2158 
	#AT91C_PWMC_CH2_CCNTR
 ((
AT91_REG
 *) 0xFFFCC24C)

2159 
	#AT91C_PWMC_CH2_CPRDR
 ((
AT91_REG
 *) 0xFFFCC248)

2160 
	#AT91C_PWMC_CH2_CUPDR
 ((
AT91_REG
 *) 0xFFFCC250)

2161 
	#AT91C_PWMC_CH2_CDTYR
 ((
AT91_REG
 *) 0xFFFCC244)

2163 
	#AT91C_PWMC_CH1_Re£rved
 ((
AT91_REG
 *) 0xFFFCC234)

2164 
	#AT91C_PWMC_CH1_CUPDR
 ((
AT91_REG
 *) 0xFFFCC230)

2165 
	#AT91C_PWMC_CH1_CPRDR
 ((
AT91_REG
 *) 0xFFFCC228)

2166 
	#AT91C_PWMC_CH1_CCNTR
 ((
AT91_REG
 *) 0xFFFCC22C)

2167 
	#AT91C_PWMC_CH1_CDTYR
 ((
AT91_REG
 *) 0xFFFCC224)

2168 
	#AT91C_PWMC_CH1_CMR
 ((
AT91_REG
 *) 0xFFFCC220)

2170 
	#AT91C_PWMC_CH0_Re£rved
 ((
AT91_REG
 *) 0xFFFCC214)

2171 
	#AT91C_PWMC_CH0_CPRDR
 ((
AT91_REG
 *) 0xFFFCC208)

2172 
	#AT91C_PWMC_CH0_CDTYR
 ((
AT91_REG
 *) 0xFFFCC204)

2173 
	#AT91C_PWMC_CH0_CMR
 ((
AT91_REG
 *) 0xFFFCC200)

2174 
	#AT91C_PWMC_CH0_CUPDR
 ((
AT91_REG
 *) 0xFFFCC210)

2175 
	#AT91C_PWMC_CH0_CCNTR
 ((
AT91_REG
 *) 0xFFFCC20C)

2177 
	#AT91C_PWMC_IDR
 ((
AT91_REG
 *) 0xFFFCC014)

2178 
	#AT91C_PWMC_DIS
 ((
AT91_REG
 *) 0xFFFCC008)

2179 
	#AT91C_PWMC_IER
 ((
AT91_REG
 *) 0xFFFCC010)

2180 
	#AT91C_PWMC_VR
 ((
AT91_REG
 *) 0xFFFCC0FC)

2181 
	#AT91C_PWMC_ISR
 ((
AT91_REG
 *) 0xFFFCC01C)

2182 
	#AT91C_PWMC_SR
 ((
AT91_REG
 *) 0xFFFCC00C)

2183 
	#AT91C_PWMC_IMR
 ((
AT91_REG
 *) 0xFFFCC018)

2184 
	#AT91C_PWMC_MR
 ((
AT91_REG
 *) 0xFFFCC000)

2185 
	#AT91C_PWMC_ENA
 ((
AT91_REG
 *) 0xFFFCC004)

2187 
	#AT91C_UDP_IMR
 ((
AT91_REG
 *) 0xFFFB0018)

2188 
	#AT91C_UDP_FADDR
 ((
AT91_REG
 *) 0xFFFB0008)

2189 
	#AT91C_UDP_NUM
 ((
AT91_REG
 *) 0xFFFB0000)

2190 
	#AT91C_UDP_FDR
 ((
AT91_REG
 *) 0xFFFB0050)

2191 
	#AT91C_UDP_ISR
 ((
AT91_REG
 *) 0xFFFB001C)

2192 
	#AT91C_UDP_CSR
 ((
AT91_REG
 *) 0xFFFB0030)

2193 
	#AT91C_UDP_IDR
 ((
AT91_REG
 *) 0xFFFB0014)

2194 
	#AT91C_UDP_ICR
 ((
AT91_REG
 *) 0xFFFB0020)

2195 
	#AT91C_UDP_RSTEP
 ((
AT91_REG
 *) 0xFFFB0028)

2196 
	#AT91C_UDP_TXVC
 ((
AT91_REG
 *) 0xFFFB0074)

2197 
	#AT91C_UDP_GLBSTATE
 ((
AT91_REG
 *) 0xFFFB0004)

2198 
	#AT91C_UDP_IER
 ((
AT91_REG
 *) 0xFFFB0010)

2200 
	#AT91C_TC0_SR
 ((
AT91_REG
 *) 0xFFFA0020)

2201 
	#AT91C_TC0_RC
 ((
AT91_REG
 *) 0xFFFA001C)

2202 
	#AT91C_TC0_RB
 ((
AT91_REG
 *) 0xFFFA0018)

2203 
	#AT91C_TC0_CCR
 ((
AT91_REG
 *) 0xFFFA0000)

2204 
	#AT91C_TC0_CMR
 ((
AT91_REG
 *) 0xFFFA0004)

2205 
	#AT91C_TC0_IER
 ((
AT91_REG
 *) 0xFFFA0024)

2206 
	#AT91C_TC0_RA
 ((
AT91_REG
 *) 0xFFFA0014)

2207 
	#AT91C_TC0_IDR
 ((
AT91_REG
 *) 0xFFFA0028)

2208 
	#AT91C_TC0_CV
 ((
AT91_REG
 *) 0xFFFA0010)

2209 
	#AT91C_TC0_IMR
 ((
AT91_REG
 *) 0xFFFA002C)

2211 
	#AT91C_TC1_RB
 ((
AT91_REG
 *) 0xFFFA0058)

2212 
	#AT91C_TC1_CCR
 ((
AT91_REG
 *) 0xFFFA0040)

2213 
	#AT91C_TC1_IER
 ((
AT91_REG
 *) 0xFFFA0064)

2214 
	#AT91C_TC1_IDR
 ((
AT91_REG
 *) 0xFFFA0068)

2215 
	#AT91C_TC1_SR
 ((
AT91_REG
 *) 0xFFFA0060)

2216 
	#AT91C_TC1_CMR
 ((
AT91_REG
 *) 0xFFFA0044)

2217 
	#AT91C_TC1_RA
 ((
AT91_REG
 *) 0xFFFA0054)

2218 
	#AT91C_TC1_RC
 ((
AT91_REG
 *) 0xFFFA005C)

2219 
	#AT91C_TC1_IMR
 ((
AT91_REG
 *) 0xFFFA006C)

2220 
	#AT91C_TC1_CV
 ((
AT91_REG
 *) 0xFFFA0050)

2222 
	#AT91C_TC2_CMR
 ((
AT91_REG
 *) 0xFFFA0084)

2223 
	#AT91C_TC2_CCR
 ((
AT91_REG
 *) 0xFFFA0080)

2224 
	#AT91C_TC2_CV
 ((
AT91_REG
 *) 0xFFFA0090)

2225 
	#AT91C_TC2_RA
 ((
AT91_REG
 *) 0xFFFA0094)

2226 
	#AT91C_TC2_RB
 ((
AT91_REG
 *) 0xFFFA0098)

2227 
	#AT91C_TC2_IDR
 ((
AT91_REG
 *) 0xFFFA00A8)

2228 
	#AT91C_TC2_IMR
 ((
AT91_REG
 *) 0xFFFA00AC)

2229 
	#AT91C_TC2_RC
 ((
AT91_REG
 *) 0xFFFA009C)

2230 
	#AT91C_TC2_IER
 ((
AT91_REG
 *) 0xFFFA00A4)

2231 
	#AT91C_TC2_SR
 ((
AT91_REG
 *) 0xFFFA00A0)

2233 
	#AT91C_TCB_BMR
 ((
AT91_REG
 *) 0xFFFA00C4)

2234 
	#AT91C_TCB_BCR
 ((
AT91_REG
 *) 0xFFFA00C0)

2236 
	#AT91C_CAN_MB0_MDL
 ((
AT91_REG
 *) 0xFFFD0214)

2237 
	#AT91C_CAN_MB0_MAM
 ((
AT91_REG
 *) 0xFFFD0204)

2238 
	#AT91C_CAN_MB0_MCR
 ((
AT91_REG
 *) 0xFFFD021C)

2239 
	#AT91C_CAN_MB0_MID
 ((
AT91_REG
 *) 0xFFFD0208)

2240 
	#AT91C_CAN_MB0_MSR
 ((
AT91_REG
 *) 0xFFFD0210)

2241 
	#AT91C_CAN_MB0_MFID
 ((
AT91_REG
 *) 0xFFFD020C)

2242 
	#AT91C_CAN_MB0_MDH
 ((
AT91_REG
 *) 0xFFFD0218)

2243 
	#AT91C_CAN_MB0_MMR
 ((
AT91_REG
 *) 0xFFFD0200)

2245 
	#AT91C_CAN_MB1_MDL
 ((
AT91_REG
 *) 0xFFFD0234)

2246 
	#AT91C_CAN_MB1_MID
 ((
AT91_REG
 *) 0xFFFD0228)

2247 
	#AT91C_CAN_MB1_MMR
 ((
AT91_REG
 *) 0xFFFD0220)

2248 
	#AT91C_CAN_MB1_MSR
 ((
AT91_REG
 *) 0xFFFD0230)

2249 
	#AT91C_CAN_MB1_MAM
 ((
AT91_REG
 *) 0xFFFD0224)

2250 
	#AT91C_CAN_MB1_MDH
 ((
AT91_REG
 *) 0xFFFD0238)

2251 
	#AT91C_CAN_MB1_MCR
 ((
AT91_REG
 *) 0xFFFD023C)

2252 
	#AT91C_CAN_MB1_MFID
 ((
AT91_REG
 *) 0xFFFD022C)

2254 
	#AT91C_CAN_MB2_MCR
 ((
AT91_REG
 *) 0xFFFD025C)

2255 
	#AT91C_CAN_MB2_MDH
 ((
AT91_REG
 *) 0xFFFD0258)

2256 
	#AT91C_CAN_MB2_MID
 ((
AT91_REG
 *) 0xFFFD0248)

2257 
	#AT91C_CAN_MB2_MDL
 ((
AT91_REG
 *) 0xFFFD0254)

2258 
	#AT91C_CAN_MB2_MMR
 ((
AT91_REG
 *) 0xFFFD0240)

2259 
	#AT91C_CAN_MB2_MAM
 ((
AT91_REG
 *) 0xFFFD0244)

2260 
	#AT91C_CAN_MB2_MFID
 ((
AT91_REG
 *) 0xFFFD024C)

2261 
	#AT91C_CAN_MB2_MSR
 ((
AT91_REG
 *) 0xFFFD0250)

2263 
	#AT91C_CAN_MB3_MFID
 ((
AT91_REG
 *) 0xFFFD026C)

2264 
	#AT91C_CAN_MB3_MAM
 ((
AT91_REG
 *) 0xFFFD0264)

2265 
	#AT91C_CAN_MB3_MID
 ((
AT91_REG
 *) 0xFFFD0268)

2266 
	#AT91C_CAN_MB3_MCR
 ((
AT91_REG
 *) 0xFFFD027C)

2267 
	#AT91C_CAN_MB3_MMR
 ((
AT91_REG
 *) 0xFFFD0260)

2268 
	#AT91C_CAN_MB3_MSR
 ((
AT91_REG
 *) 0xFFFD0270)

2269 
	#AT91C_CAN_MB3_MDL
 ((
AT91_REG
 *) 0xFFFD0274)

2270 
	#AT91C_CAN_MB3_MDH
 ((
AT91_REG
 *) 0xFFFD0278)

2272 
	#AT91C_CAN_MB4_MID
 ((
AT91_REG
 *) 0xFFFD0288)

2273 
	#AT91C_CAN_MB4_MMR
 ((
AT91_REG
 *) 0xFFFD0280)

2274 
	#AT91C_CAN_MB4_MDH
 ((
AT91_REG
 *) 0xFFFD0298)

2275 
	#AT91C_CAN_MB4_MFID
 ((
AT91_REG
 *) 0xFFFD028C)

2276 
	#AT91C_CAN_MB4_MSR
 ((
AT91_REG
 *) 0xFFFD0290)

2277 
	#AT91C_CAN_MB4_MCR
 ((
AT91_REG
 *) 0xFFFD029C)

2278 
	#AT91C_CAN_MB4_MDL
 ((
AT91_REG
 *) 0xFFFD0294)

2279 
	#AT91C_CAN_MB4_MAM
 ((
AT91_REG
 *) 0xFFFD0284)

2281 
	#AT91C_CAN_MB5_MSR
 ((
AT91_REG
 *) 0xFFFD02B0)

2282 
	#AT91C_CAN_MB5_MCR
 ((
AT91_REG
 *) 0xFFFD02BC)

2283 
	#AT91C_CAN_MB5_MFID
 ((
AT91_REG
 *) 0xFFFD02AC)

2284 
	#AT91C_CAN_MB5_MDH
 ((
AT91_REG
 *) 0xFFFD02B8)

2285 
	#AT91C_CAN_MB5_MID
 ((
AT91_REG
 *) 0xFFFD02A8)

2286 
	#AT91C_CAN_MB5_MMR
 ((
AT91_REG
 *) 0xFFFD02A0)

2287 
	#AT91C_CAN_MB5_MDL
 ((
AT91_REG
 *) 0xFFFD02B4)

2288 
	#AT91C_CAN_MB5_MAM
 ((
AT91_REG
 *) 0xFFFD02A4)

2290 
	#AT91C_CAN_MB6_MFID
 ((
AT91_REG
 *) 0xFFFD02CC)

2291 
	#AT91C_CAN_MB6_MID
 ((
AT91_REG
 *) 0xFFFD02C8)

2292 
	#AT91C_CAN_MB6_MAM
 ((
AT91_REG
 *) 0xFFFD02C4)

2293 
	#AT91C_CAN_MB6_MSR
 ((
AT91_REG
 *) 0xFFFD02D0)

2294 
	#AT91C_CAN_MB6_MDL
 ((
AT91_REG
 *) 0xFFFD02D4)

2295 
	#AT91C_CAN_MB6_MCR
 ((
AT91_REG
 *) 0xFFFD02DC)

2296 
	#AT91C_CAN_MB6_MDH
 ((
AT91_REG
 *) 0xFFFD02D8)

2297 
	#AT91C_CAN_MB6_MMR
 ((
AT91_REG
 *) 0xFFFD02C0)

2299 
	#AT91C_CAN_MB7_MCR
 ((
AT91_REG
 *) 0xFFFD02FC)

2300 
	#AT91C_CAN_MB7_MDH
 ((
AT91_REG
 *) 0xFFFD02F8)

2301 
	#AT91C_CAN_MB7_MFID
 ((
AT91_REG
 *) 0xFFFD02EC)

2302 
	#AT91C_CAN_MB7_MDL
 ((
AT91_REG
 *) 0xFFFD02F4)

2303 
	#AT91C_CAN_MB7_MID
 ((
AT91_REG
 *) 0xFFFD02E8)

2304 
	#AT91C_CAN_MB7_MMR
 ((
AT91_REG
 *) 0xFFFD02E0)

2305 
	#AT91C_CAN_MB7_MAM
 ((
AT91_REG
 *) 0xFFFD02E4)

2306 
	#AT91C_CAN_MB7_MSR
 ((
AT91_REG
 *) 0xFFFD02F0)

2308 
	#AT91C_CAN_TCR
 ((
AT91_REG
 *) 0xFFFD0024)

2309 
	#AT91C_CAN_IMR
 ((
AT91_REG
 *) 0xFFFD000C)

2310 
	#AT91C_CAN_IER
 ((
AT91_REG
 *) 0xFFFD0004)

2311 
	#AT91C_CAN_ECR
 ((
AT91_REG
 *) 0xFFFD0020)

2312 
	#AT91C_CAN_TIMESTP
 ((
AT91_REG
 *) 0xFFFD001C)

2313 
	#AT91C_CAN_MR
 ((
AT91_REG
 *) 0xFFFD0000)

2314 
	#AT91C_CAN_IDR
 ((
AT91_REG
 *) 0xFFFD0008)

2315 
	#AT91C_CAN_ACR
 ((
AT91_REG
 *) 0xFFFD0028)

2316 
	#AT91C_CAN_TIM
 ((
AT91_REG
 *) 0xFFFD0018)

2317 
	#AT91C_CAN_SR
 ((
AT91_REG
 *) 0xFFFD0010)

2318 
	#AT91C_CAN_BR
 ((
AT91_REG
 *) 0xFFFD0014)

2319 
	#AT91C_CAN_VR
 ((
AT91_REG
 *) 0xFFFD00FC)

2321 
	#AT91C_EMAC_ISR
 ((
AT91_REG
 *) 0xFFFDC024)

2322 
	#AT91C_EMAC_SA4H
 ((
AT91_REG
 *) 0xFFFDC0B4)

2323 
	#AT91C_EMAC_SA1L
 ((
AT91_REG
 *) 0xFFFDC098)

2324 
	#AT91C_EMAC_ELE
 ((
AT91_REG
 *) 0xFFFDC078)

2325 
	#AT91C_EMAC_LCOL
 ((
AT91_REG
 *) 0xFFFDC05C)

2326 
	#AT91C_EMAC_RLE
 ((
AT91_REG
 *) 0xFFFDC088)

2327 
	#AT91C_EMAC_WOL
 ((
AT91_REG
 *) 0xFFFDC0C4)

2328 
	#AT91C_EMAC_DTF
 ((
AT91_REG
 *) 0xFFFDC058)

2329 
	#AT91C_EMAC_TUND
 ((
AT91_REG
 *) 0xFFFDC064)

2330 
	#AT91C_EMAC_NCR
 ((
AT91_REG
 *) 0xFFFDC000)

2331 
	#AT91C_EMAC_SA4L
 ((
AT91_REG
 *) 0xFFFDC0B0)

2332 
	#AT91C_EMAC_RSR
 ((
AT91_REG
 *) 0xFFFDC020)

2333 
	#AT91C_EMAC_SA3L
 ((
AT91_REG
 *) 0xFFFDC0A8)

2334 
	#AT91C_EMAC_TSR
 ((
AT91_REG
 *) 0xFFFDC014)

2335 
	#AT91C_EMAC_IDR
 ((
AT91_REG
 *) 0xFFFDC02C)

2336 
	#AT91C_EMAC_RSE
 ((
AT91_REG
 *) 0xFFFDC074)

2337 
	#AT91C_EMAC_ECOL
 ((
AT91_REG
 *) 0xFFFDC060)

2338 
	#AT91C_EMAC_TID
 ((
AT91_REG
 *) 0xFFFDC0B8)

2339 
	#AT91C_EMAC_HRB
 ((
AT91_REG
 *) 0xFFFDC090)

2340 
	#AT91C_EMAC_TBQP
 ((
AT91_REG
 *) 0xFFFDC01C)

2341 
	#AT91C_EMAC_USRIO
 ((
AT91_REG
 *) 0xFFFDC0C0)

2342 
	#AT91C_EMAC_PTR
 ((
AT91_REG
 *) 0xFFFDC038)

2343 
	#AT91C_EMAC_SA2H
 ((
AT91_REG
 *) 0xFFFDC0A4)

2344 
	#AT91C_EMAC_ROV
 ((
AT91_REG
 *) 0xFFFDC070)

2345 
	#AT91C_EMAC_ALE
 ((
AT91_REG
 *) 0xFFFDC054)

2346 
	#AT91C_EMAC_RJA
 ((
AT91_REG
 *) 0xFFFDC07C)

2347 
	#AT91C_EMAC_RBQP
 ((
AT91_REG
 *) 0xFFFDC018)

2348 
	#AT91C_EMAC_TPF
 ((
AT91_REG
 *) 0xFFFDC08C)

2349 
	#AT91C_EMAC_NCFGR
 ((
AT91_REG
 *) 0xFFFDC004)

2350 
	#AT91C_EMAC_HRT
 ((
AT91_REG
 *) 0xFFFDC094)

2351 
	#AT91C_EMAC_USF
 ((
AT91_REG
 *) 0xFFFDC080)

2352 
	#AT91C_EMAC_FCSE
 ((
AT91_REG
 *) 0xFFFDC050)

2353 
	#AT91C_EMAC_TPQ
 ((
AT91_REG
 *) 0xFFFDC0BC)

2354 
	#AT91C_EMAC_MAN
 ((
AT91_REG
 *) 0xFFFDC034)

2355 
	#AT91C_EMAC_FTO
 ((
AT91_REG
 *) 0xFFFDC040)

2356 
	#AT91C_EMAC_REV
 ((
AT91_REG
 *) 0xFFFDC0FC)

2357 
	#AT91C_EMAC_IMR
 ((
AT91_REG
 *) 0xFFFDC030)

2358 
	#AT91C_EMAC_SCF
 ((
AT91_REG
 *) 0xFFFDC044)

2359 
	#AT91C_EMAC_PFR
 ((
AT91_REG
 *) 0xFFFDC03C)

2360 
	#AT91C_EMAC_MCF
 ((
AT91_REG
 *) 0xFFFDC048)

2361 
	#AT91C_EMAC_NSR
 ((
AT91_REG
 *) 0xFFFDC008)

2362 
	#AT91C_EMAC_SA2L
 ((
AT91_REG
 *) 0xFFFDC0A0)

2363 
	#AT91C_EMAC_FRO
 ((
AT91_REG
 *) 0xFFFDC04C)

2364 
	#AT91C_EMAC_IER
 ((
AT91_REG
 *) 0xFFFDC028)

2365 
	#AT91C_EMAC_SA1H
 ((
AT91_REG
 *) 0xFFFDC09C)

2366 
	#AT91C_EMAC_CSE
 ((
AT91_REG
 *) 0xFFFDC068)

2367 
	#AT91C_EMAC_SA3H
 ((
AT91_REG
 *) 0xFFFDC0AC)

2368 
	#AT91C_EMAC_RRE
 ((
AT91_REG
 *) 0xFFFDC06C)

2369 
	#AT91C_EMAC_STE
 ((
AT91_REG
 *) 0xFFFDC084)

2371 
	#AT91C_ADC_PTSR
 ((
AT91_REG
 *) 0xFFFD8124)

2372 
	#AT91C_ADC_PTCR
 ((
AT91_REG
 *) 0xFFFD8120)

2373 
	#AT91C_ADC_TNPR
 ((
AT91_REG
 *) 0xFFFD8118)

2374 
	#AT91C_ADC_TNCR
 ((
AT91_REG
 *) 0xFFFD811C)

2375 
	#AT91C_ADC_RNPR
 ((
AT91_REG
 *) 0xFFFD8110)

2376 
	#AT91C_ADC_RNCR
 ((
AT91_REG
 *) 0xFFFD8114)

2377 
	#AT91C_ADC_RPR
 ((
AT91_REG
 *) 0xFFFD8100)

2378 
	#AT91C_ADC_TCR
 ((
AT91_REG
 *) 0xFFFD810C)

2379 
	#AT91C_ADC_TPR
 ((
AT91_REG
 *) 0xFFFD8108)

2380 
	#AT91C_ADC_RCR
 ((
AT91_REG
 *) 0xFFFD8104)

2382 
	#AT91C_ADC_CDR2
 ((
AT91_REG
 *) 0xFFFD8038)

2383 
	#AT91C_ADC_CDR3
 ((
AT91_REG
 *) 0xFFFD803C)

2384 
	#AT91C_ADC_CDR0
 ((
AT91_REG
 *) 0xFFFD8030)

2385 
	#AT91C_ADC_CDR5
 ((
AT91_REG
 *) 0xFFFD8044)

2386 
	#AT91C_ADC_CHDR
 ((
AT91_REG
 *) 0xFFFD8014)

2387 
	#AT91C_ADC_SR
 ((
AT91_REG
 *) 0xFFFD801C)

2388 
	#AT91C_ADC_CDR4
 ((
AT91_REG
 *) 0xFFFD8040)

2389 
	#AT91C_ADC_CDR1
 ((
AT91_REG
 *) 0xFFFD8034)

2390 
	#AT91C_ADC_LCDR
 ((
AT91_REG
 *) 0xFFFD8020)

2391 
	#AT91C_ADC_IDR
 ((
AT91_REG
 *) 0xFFFD8028)

2392 
	#AT91C_ADC_CR
 ((
AT91_REG
 *) 0xFFFD8000)

2393 
	#AT91C_ADC_CDR7
 ((
AT91_REG
 *) 0xFFFD804C)

2394 
	#AT91C_ADC_CDR6
 ((
AT91_REG
 *) 0xFFFD8048)

2395 
	#AT91C_ADC_IER
 ((
AT91_REG
 *) 0xFFFD8024)

2396 
	#AT91C_ADC_CHER
 ((
AT91_REG
 *) 0xFFFD8010)

2397 
	#AT91C_ADC_CHSR
 ((
AT91_REG
 *) 0xFFFD8018)

2398 
	#AT91C_ADC_MR
 ((
AT91_REG
 *) 0xFFFD8004)

2399 
	#AT91C_ADC_IMR
 ((
AT91_REG
 *) 0xFFFD802C)

2401 
	#AT91C_AES_TPR
 ((
AT91_REG
 *) 0xFFFA4108)

2402 
	#AT91C_AES_PTCR
 ((
AT91_REG
 *) 0xFFFA4120)

2403 
	#AT91C_AES_RNPR
 ((
AT91_REG
 *) 0xFFFA4110)

2404 
	#AT91C_AES_TNCR
 ((
AT91_REG
 *) 0xFFFA411C)

2405 
	#AT91C_AES_TCR
 ((
AT91_REG
 *) 0xFFFA410C)

2406 
	#AT91C_AES_RCR
 ((
AT91_REG
 *) 0xFFFA4104)

2407 
	#AT91C_AES_RNCR
 ((
AT91_REG
 *) 0xFFFA4114)

2408 
	#AT91C_AES_TNPR
 ((
AT91_REG
 *) 0xFFFA4118)

2409 
	#AT91C_AES_RPR
 ((
AT91_REG
 *) 0xFFFA4100)

2410 
	#AT91C_AES_PTSR
 ((
AT91_REG
 *) 0xFFFA4124)

2412 
	#AT91C_AES_IVxR
 ((
AT91_REG
 *) 0xFFFA4060)

2413 
	#AT91C_AES_MR
 ((
AT91_REG
 *) 0xFFFA4004)

2414 
	#AT91C_AES_VR
 ((
AT91_REG
 *) 0xFFFA40FC)

2415 
	#AT91C_AES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA4050)

2416 
	#AT91C_AES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA4040)

2417 
	#AT91C_AES_CR
 ((
AT91_REG
 *) 0xFFFA4000)

2418 
	#AT91C_AES_IDR
 ((
AT91_REG
 *) 0xFFFA4014)

2419 
	#AT91C_AES_IMR
 ((
AT91_REG
 *) 0xFFFA4018)

2420 
	#AT91C_AES_IER
 ((
AT91_REG
 *) 0xFFFA4010)

2421 
	#AT91C_AES_KEYWxR
 ((
AT91_REG
 *) 0xFFFA4020)

2422 
	#AT91C_AES_ISR
 ((
AT91_REG
 *) 0xFFFA401C)

2424 
	#AT91C_TDES_RNCR
 ((
AT91_REG
 *) 0xFFFA8114)

2425 
	#AT91C_TDES_TCR
 ((
AT91_REG
 *) 0xFFFA810C)

2426 
	#AT91C_TDES_RCR
 ((
AT91_REG
 *) 0xFFFA8104)

2427 
	#AT91C_TDES_TNPR
 ((
AT91_REG
 *) 0xFFFA8118)

2428 
	#AT91C_TDES_RNPR
 ((
AT91_REG
 *) 0xFFFA8110)

2429 
	#AT91C_TDES_RPR
 ((
AT91_REG
 *) 0xFFFA8100)

2430 
	#AT91C_TDES_TNCR
 ((
AT91_REG
 *) 0xFFFA811C)

2431 
	#AT91C_TDES_TPR
 ((
AT91_REG
 *) 0xFFFA8108)

2432 
	#AT91C_TDES_PTSR
 ((
AT91_REG
 *) 0xFFFA8124)

2433 
	#AT91C_TDES_PTCR
 ((
AT91_REG
 *) 0xFFFA8120)

2435 
	#AT91C_TDES_KEY2WxR
 ((
AT91_REG
 *) 0xFFFA8028)

2436 
	#AT91C_TDES_KEY3WxR
 ((
AT91_REG
 *) 0xFFFA8030)

2437 
	#AT91C_TDES_IDR
 ((
AT91_REG
 *) 0xFFFA8014)

2438 
	#AT91C_TDES_VR
 ((
AT91_REG
 *) 0xFFFA80FC)

2439 
	#AT91C_TDES_IVxR
 ((
AT91_REG
 *) 0xFFFA8060)

2440 
	#AT91C_TDES_ODATAxR
 ((
AT91_REG
 *) 0xFFFA8050)

2441 
	#AT91C_TDES_IMR
 ((
AT91_REG
 *) 0xFFFA8018)

2442 
	#AT91C_TDES_MR
 ((
AT91_REG
 *) 0xFFFA8004)

2443 
	#AT91C_TDES_CR
 ((
AT91_REG
 *) 0xFFFA8000)

2444 
	#AT91C_TDES_IER
 ((
AT91_REG
 *) 0xFFFA8010)

2445 
	#AT91C_TDES_ISR
 ((
AT91_REG
 *) 0xFFFA801C)

2446 
	#AT91C_TDES_IDATAxR
 ((
AT91_REG
 *) 0xFFFA8040)

2447 
	#AT91C_TDES_KEY1WxR
 ((
AT91_REG
 *) 0xFFFA8020)

2448 

	)

2452 
	#AT91C_PIO_PA0
 (() 1 << 0)

2453 
	#AT91C_PA0_RXD0
 ((è
AT91C_PIO_PA0
)

2454 
	#AT91C_PIO_PA1
 (() 1 << 1)

2455 
	#AT91C_PA1_TXD0
 ((è
AT91C_PIO_PA1
)

2456 
	#AT91C_PIO_PA10
 (() 1 << 10)

2457 
	#AT91C_PA10_TWD
 ((è
AT91C_PIO_PA10
)

2458 
	#AT91C_PIO_PA11
 (() 1 << 11)

2459 
	#AT91C_PA11_TWCK
 ((è
AT91C_PIO_PA11
)

2460 
	#AT91C_PIO_PA12
 (() 1 << 12)

2461 
	#AT91C_PA12_NPCS00
 ((è
AT91C_PIO_PA12
)

2462 
	#AT91C_PIO_PA13
 (() 1 << 13)

2463 
	#AT91C_PA13_NPCS01
 ((è
AT91C_PIO_PA13
)

2464 
	#AT91C_PA13_PCK1
 ((è
AT91C_PIO_PA13
)

2465 
	#AT91C_PIO_PA14
 (() 1 << 14)

2466 
	#AT91C_PA14_NPCS02
 ((è
AT91C_PIO_PA14
)

2467 
	#AT91C_PA14_IRQ1
 ((è
AT91C_PIO_PA14
)

2468 
	#AT91C_PIO_PA15
 (() 1 << 15)

2469 
	#AT91C_PA15_NPCS03
 ((è
AT91C_PIO_PA15
)

2470 
	#AT91C_PA15_TCLK2
 ((è
AT91C_PIO_PA15
)

2471 
	#AT91C_PIO_PA16
 (() 1 << 16)

2472 
	#AT91C_PA16_MISO0
 ((è
AT91C_PIO_PA16
)

2473 
	#AT91C_PIO_PA17
 (() 1 << 17)

2474 
	#AT91C_PA17_MOSI0
 ((è
AT91C_PIO_PA17
)

2475 
	#AT91C_PIO_PA18
 (() 1 << 18)

2476 
	#AT91C_PA18_SPCK0
 ((è
AT91C_PIO_PA18
)

2477 
	#AT91C_PIO_PA19
 (() 1 << 19)

2478 
	#AT91C_PA19_CANRX
 ((è
AT91C_PIO_PA19
)

2479 
	#AT91C_PIO_PA2
 (() 1 << 2)

2480 
	#AT91C_PA2_SCK0
 ((è
AT91C_PIO_PA2
)

2481 
	#AT91C_PA2_NPCS11
 ((è
AT91C_PIO_PA2
)

2482 
	#AT91C_PIO_PA20
 (() 1 << 20)

2483 
	#AT91C_PA20_CANTX
 ((è
AT91C_PIO_PA20
)

2484 
	#AT91C_PIO_PA21
 (() 1 << 21)

2485 
	#AT91C_PA21_TF
 ((è
AT91C_PIO_PA21
)

2486 
	#AT91C_PA21_NPCS10
 ((è
AT91C_PIO_PA21
)

2487 
	#AT91C_PIO_PA22
 (() 1 << 22)

2488 
	#AT91C_PA22_TK
 ((è
AT91C_PIO_PA22
)

2489 
	#AT91C_PA22_SPCK1
 ((è
AT91C_PIO_PA22
)

2490 
	#AT91C_PIO_PA23
 (() 1 << 23)

2491 
	#AT91C_PA23_TD
 ((è
AT91C_PIO_PA23
)

2492 
	#AT91C_PA23_MOSI1
 ((è
AT91C_PIO_PA23
)

2493 
	#AT91C_PIO_PA24
 (() 1 << 24)

2494 
	#AT91C_PA24_RD
 ((è
AT91C_PIO_PA24
)

2495 
	#AT91C_PA24_MISO1
 ((è
AT91C_PIO_PA24
)

2496 
	#AT91C_PIO_PA25
 (() 1 << 25)

2497 
	#AT91C_PA25_RK
 ((è
AT91C_PIO_PA25
)

2498 
	#AT91C_PA25_NPCS11
 ((è
AT91C_PIO_PA25
)

2499 
	#AT91C_PIO_PA26
 (() 1 << 26)

2500 
	#AT91C_PA26_RF
 ((è
AT91C_PIO_PA26
)

2501 
	#AT91C_PA26_NPCS12
 ((è
AT91C_PIO_PA26
)

2502 
	#AT91C_PIO_PA27
 (() 1 << 27)

2503 
	#AT91C_PA27_DRXD
 ((è
AT91C_PIO_PA27
)

2504 
	#AT91C_PA27_PCK3
 ((è
AT91C_PIO_PA27
)

2505 
	#AT91C_PIO_PA28
 (() 1 << 28)

2506 
	#AT91C_PA28_DTXD
 ((è
AT91C_PIO_PA28
)

2507 
	#AT91C_PIO_PA29
 (() 1 << 29)

2508 
	#AT91C_PA29_FIQ
 ((è
AT91C_PIO_PA29
)

2509 
	#AT91C_PA29_NPCS13
 ((è
AT91C_PIO_PA29
)

2510 
	#AT91C_PIO_PA3
 (() 1 << 3)

2511 
	#AT91C_PA3_RTS0
 ((è
AT91C_PIO_PA3
)

2512 
	#AT91C_PA3_NPCS12
 ((è
AT91C_PIO_PA3
)

2513 
	#AT91C_PIO_PA30
 (() 1 << 30)

2514 
	#AT91C_PA30_IRQ0
 ((è
AT91C_PIO_PA30
)

2515 
	#AT91C_PA30_PCK2
 ((è
AT91C_PIO_PA30
)

2516 
	#AT91C_PIO_PA4
 (() 1 << 4)

2517 
	#AT91C_PA4_CTS0
 ((è
AT91C_PIO_PA4
)

2518 
	#AT91C_PA4_NPCS13
 ((è
AT91C_PIO_PA4
)

2519 
	#AT91C_PIO_PA5
 (() 1 << 5)

2520 
	#AT91C_PA5_RXD1
 ((è
AT91C_PIO_PA5
)

2521 
	#AT91C_PIO_PA6
 (() 1 << 6)

2522 
	#AT91C_PA6_TXD1
 ((è
AT91C_PIO_PA6
)

2523 
	#AT91C_PIO_PA7
 (() 1 << 7)

2524 
	#AT91C_PA7_SCK1
 ((è
AT91C_PIO_PA7
)

2525 
	#AT91C_PA7_NPCS01
 ((è
AT91C_PIO_PA7
)

2526 
	#AT91C_PIO_PA8
 (() 1 << 8)

2527 
	#AT91C_PA8_RTS1
 ((è
AT91C_PIO_PA8
)

2528 
	#AT91C_PA8_NPCS02
 ((è
AT91C_PIO_PA8
)

2529 
	#AT91C_PIO_PA9
 (() 1 << 9)

2530 
	#AT91C_PA9_CTS1
 ((è
AT91C_PIO_PA9
)

2531 
	#AT91C_PA9_NPCS03
 ((è
AT91C_PIO_PA9
)

2532 
	#AT91C_PIO_PB0
 (() 1 << 0)

2533 
	#AT91C_PB0_ETXCK_EREFCK
 ((è
AT91C_PIO_PB0
)

2534 
	#AT91C_PB0_PCK0
 ((è
AT91C_PIO_PB0
)

2535 
	#AT91C_PIO_PB1
 (() 1 << 1)

2536 
	#AT91C_PB1_ETXEN
 ((è
AT91C_PIO_PB1
)

2537 
	#AT91C_PIO_PB10
 (() 1 << 10)

2538 
	#AT91C_PB10_ETX2
 ((è
AT91C_PIO_PB10
)

2539 
	#AT91C_PB10_NPCS11
 ((è
AT91C_PIO_PB10
)

2540 
	#AT91C_PIO_PB11
 (() 1 << 11)

2541 
	#AT91C_PB11_ETX3
 ((è
AT91C_PIO_PB11
)

2542 
	#AT91C_PB11_NPCS12
 ((è
AT91C_PIO_PB11
)

2543 
	#AT91C_PIO_PB12
 (() 1 << 12)

2544 
	#AT91C_PB12_ETXER
 ((è
AT91C_PIO_PB12
)

2545 
	#AT91C_PB12_TCLK0
 ((è
AT91C_PIO_PB12
)

2546 
	#AT91C_PIO_PB13
 (() 1 << 13)

2547 
	#AT91C_PB13_ERX2
 ((è
AT91C_PIO_PB13
)

2548 
	#AT91C_PB13_NPCS01
 ((è
AT91C_PIO_PB13
)

2549 
	#AT91C_PIO_PB14
 (() 1 << 14)

2550 
	#AT91C_PB14_ERX3
 ((è
AT91C_PIO_PB14
)

2551 
	#AT91C_PB14_NPCS02
 ((è
AT91C_PIO_PB14
)

2552 
	#AT91C_PIO_PB15
 (() 1 << 15)

2553 
	#AT91C_PB15_ERXDV
 ((è
AT91C_PIO_PB15
)

2554 
	#AT91C_PIO_PB16
 (() 1 << 16)

2555 
	#AT91C_PB16_ECOL
 ((è
AT91C_PIO_PB16
)

2556 
	#AT91C_PB16_NPCS13
 ((è
AT91C_PIO_PB16
)

2557 
	#AT91C_PIO_PB17
 (() 1 << 17)

2558 
	#AT91C_PB17_ERXCK
 ((è
AT91C_PIO_PB17
)

2559 
	#AT91C_PB17_NPCS03
 ((è
AT91C_PIO_PB17
)

2560 
	#AT91C_PIO_PB18
 (() 1 << 18)

2561 
	#AT91C_PB18_EF100
 ((è
AT91C_PIO_PB18
)

2562 
	#AT91C_PB18_ADTRG
 ((è
AT91C_PIO_PB18
)

2563 
	#AT91C_PIO_PB19
 (() 1 << 19)

2564 
	#AT91C_PB19_PWM0
 ((è
AT91C_PIO_PB19
)

2565 
	#AT91C_PB19_TCLK1
 ((è
AT91C_PIO_PB19
)

2566 
	#AT91C_PIO_PB2
 (() 1 << 2)

2567 
	#AT91C_PB2_ETX0
 ((è
AT91C_PIO_PB2
)

2568 
	#AT91C_PIO_PB20
 (() 1 << 20)

2569 
	#AT91C_PB20_PWM1
 ((è
AT91C_PIO_PB20
)

2570 
	#AT91C_PB20_PCK0
 ((è
AT91C_PIO_PB20
)

2571 
	#AT91C_PIO_PB21
 (() 1 << 21)

2572 
	#AT91C_PB21_PWM2
 ((è
AT91C_PIO_PB21
)

2573 
	#AT91C_PB21_PCK1
 ((è
AT91C_PIO_PB21
)

2574 
	#AT91C_PIO_PB22
 (() 1 << 22)

2575 
	#AT91C_PB22_PWM3
 ((è
AT91C_PIO_PB22
)

2576 
	#AT91C_PB22_PCK2
 ((è
AT91C_PIO_PB22
)

2577 
	#AT91C_PIO_PB23
 (() 1 << 23)

2578 
	#AT91C_PB23_TIOA0
 ((è
AT91C_PIO_PB23
)

2579 
	#AT91C_PB23_DCD1
 ((è
AT91C_PIO_PB23
)

2580 
	#AT91C_PIO_PB24
 (() 1 << 24)

2581 
	#AT91C_PB24_TIOB0
 ((è
AT91C_PIO_PB24
)

2582 
	#AT91C_PB24_DSR1
 ((è
AT91C_PIO_PB24
)

2583 
	#AT91C_PIO_PB25
 (() 1 << 25)

2584 
	#AT91C_PB25_TIOA1
 ((è
AT91C_PIO_PB25
)

2585 
	#AT91C_PB25_DTR1
 ((è
AT91C_PIO_PB25
)

2586 
	#AT91C_PIO_PB26
 (() 1 << 26)

2587 
	#AT91C_PB26_TIOB1
 ((è
AT91C_PIO_PB26
)

2588 
	#AT91C_PB26_RI1
 ((è
AT91C_PIO_PB26
)

2589 
	#AT91C_PIO_PB27
 (() 1 << 27)

2590 
	#AT91C_PB27_TIOA2
 ((è
AT91C_PIO_PB27
)

2591 
	#AT91C_PB27_PWM0
 ((è
AT91C_PIO_PB27
)

2592 
	#AT91C_PIO_PB28
 (() 1 << 28)

2593 
	#AT91C_PB28_TIOB2
 ((è
AT91C_PIO_PB28
)

2594 
	#AT91C_PB28_PWM1
 ((è
AT91C_PIO_PB28
)

2595 
	#AT91C_PIO_PB29
 (() 1 << 29)

2596 
	#AT91C_PB29_PCK1
 ((è
AT91C_PIO_PB29
)

2597 
	#AT91C_PB29_PWM2
 ((è
AT91C_PIO_PB29
)

2598 
	#AT91C_PIO_PB3
 (() 1 << 3)

2599 
	#AT91C_PB3_ETX1
 ((è
AT91C_PIO_PB3
)

2600 
	#AT91C_PIO_PB30
 (() 1 << 30)

2601 
	#AT91C_PB30_PCK2
 ((è
AT91C_PIO_PB30
)

2602 
	#AT91C_PB30_PWM3
 ((è
AT91C_PIO_PB30
)

2603 
	#AT91C_PIO_PB4
 (() 1 << 4)

2604 
	#AT91C_PB4_ECRS_ECRSDV
 ((è
AT91C_PIO_PB4
)

2605 
	#AT91C_PIO_PB5
 (() 1 << 5)

2606 
	#AT91C_PB5_ERX0
 ((è
AT91C_PIO_PB5
)

2607 
	#AT91C_PIO_PB6
 (() 1 << 6)

2608 
	#AT91C_PB6_ERX1
 ((è
AT91C_PIO_PB6
)

2609 
	#AT91C_PIO_PB7
 (() 1 << 7)

2610 
	#AT91C_PB7_ERXER
 ((è
AT91C_PIO_PB7
)

2611 
	#AT91C_PIO_PB8
 (() 1 << 8)

2612 
	#AT91C_PB8_EMDC
 ((è
AT91C_PIO_PB8
)

2613 
	#AT91C_PIO_PB9
 (() 1 << 9)

2614 
	#AT91C_PB9_EMDIO
 ((è
AT91C_PIO_PB9
)

2615 

	)

2619 
	#AT91C_ID_FIQ
 (() 0)

2620 
	#AT91C_ID_SYS
 (() 1)

2621 
	#AT91C_ID_PIOA
 (() 2)

2622 
	#AT91C_ID_PIOB
 (() 3)

2623 
	#AT91C_ID_SPI0
 (() 4)

2624 
	#AT91C_ID_SPI1
 (() 5)

2625 
	#AT91C_ID_US0
 (() 6)

2626 
	#AT91C_ID_US1
 (() 7)

2627 
	#AT91C_ID_SSC
 (() 8)

2628 
	#AT91C_ID_TWI
 (() 9)

2629 
	#AT91C_ID_PWMC
 (() 10)

2630 
	#AT91C_ID_UDP
 (() 11)

2631 
	#AT91C_ID_TC0
 (() 12)

2632 
	#AT91C_ID_TC1
 (() 13)

2633 
	#AT91C_ID_TC2
 (() 14)

2634 
	#AT91C_ID_CAN
 (() 15)

2635 
	#AT91C_ID_EMAC
 (() 16)

2636 
	#AT91C_ID_ADC
 (() 17)

2637 
	#AT91C_ID_AES
 (() 18)

2638 
	#AT91C_ID_TDES
 (() 19)

2639 
	#AT91C_ID_20_Re£rved
 (() 20)

2640 
	#AT91C_ID_21_Re£rved
 (() 21)

2641 
	#AT91C_ID_22_Re£rved
 (() 22)

2642 
	#AT91C_ID_23_Re£rved
 (() 23)

2643 
	#AT91C_ID_24_Re£rved
 (() 24)

2644 
	#AT91C_ID_25_Re£rved
 (() 25)

2645 
	#AT91C_ID_26_Re£rved
 (() 26)

2646 
	#AT91C_ID_27_Re£rved
 (() 27)

2647 
	#AT91C_ID_28_Re£rved
 (() 28)

2648 
	#AT91C_ID_29_Re£rved
 (() 29)

2649 
	#AT91C_ID_IRQ0
 (() 30)

2650 
	#AT91C_ID_IRQ1
 (() 31)

2651 

	)

2655 
	#AT91C_BASE_SYS
 ((
AT91PS_SYS
) 0xFFFFF000)

2656 
	#AT91C_BASE_AIC
 ((
AT91PS_AIC
) 0xFFFFF000)

2657 
	#AT91C_BASE_PDC_DBGU
 ((
AT91PS_PDC
) 0xFFFFF300)

2658 
	#AT91C_BASE_DBGU
 ((
AT91PS_DBGU
) 0xFFFFF200)

2659 
	#AT91C_BASE_PIOA
 ((
AT91PS_PIO
) 0xFFFFF400)

2660 
	#AT91C_BASE_PIOB
 ((
AT91PS_PIO
) 0xFFFFF600)

2661 
	#AT91C_BASE_CKGR
 ((
AT91PS_CKGR
) 0xFFFFFC20)

2662 
	#AT91C_BASE_PMC
 ((
AT91PS_PMC
) 0xFFFFFC00)

2663 
	#AT91C_BASE_RSTC
 ((
AT91PS_RSTC
) 0xFFFFFD00)

2664 
	#AT91C_BASE_RTTC
 ((
AT91PS_RTTC
) 0xFFFFFD20)

2665 
	#AT91C_BASE_PITC
 ((
AT91PS_PITC
) 0xFFFFFD30)

2666 
	#AT91C_BASE_WDTC
 ((
AT91PS_WDTC
) 0xFFFFFD40)

2667 
	#AT91C_BASE_VREG
 ((
AT91PS_VREG
) 0xFFFFFD60)

2668 
	#AT91C_BASE_MC
 ((
AT91PS_MC
) 0xFFFFFF00)

2669 
	#AT91C_BASE_PDC_SPI1
 ((
AT91PS_PDC
) 0xFFFE4100)

2670 
	#AT91C_BASE_SPI1
 ((
AT91PS_SPI
) 0xFFFE4000)

2671 
	#AT91C_BASE_PDC_SPI0
 ((
AT91PS_PDC
) 0xFFFE0100)

2672 
	#AT91C_BASE_SPI0
 ((
AT91PS_SPI
) 0xFFFE0000)

2673 
	#AT91C_BASE_PDC_US1
 ((
AT91PS_PDC
) 0xFFFC4100)

2674 
	#AT91C_BASE_US1
 ((
AT91PS_USART
) 0xFFFC4000)

2675 
	#AT91C_BASE_PDC_US0
 ((
AT91PS_PDC
) 0xFFFC0100)

2676 
	#AT91C_BASE_US0
 ((
AT91PS_USART
) 0xFFFC0000)

2677 
	#AT91C_BASE_PDC_SSC
 ((
AT91PS_PDC
) 0xFFFD4100)

2678 
	#AT91C_BASE_SSC
 ((
AT91PS_SSC
) 0xFFFD4000)

2679 
	#AT91C_BASE_TWI
 ((
AT91PS_TWI
) 0xFFFB8000)

2680 
	#AT91C_BASE_PWMC_CH3
 ((
AT91PS_PWMC_CH
) 0xFFFCC260)

2681 
	#AT91C_BASE_PWMC_CH2
 ((
AT91PS_PWMC_CH
) 0xFFFCC240)

2682 
	#AT91C_BASE_PWMC_CH1
 ((
AT91PS_PWMC_CH
) 0xFFFCC220)

2683 
	#AT91C_BASE_PWMC_CH0
 ((
AT91PS_PWMC_CH
) 0xFFFCC200)

2684 
	#AT91C_BASE_PWMC
 ((
AT91PS_PWMC
) 0xFFFCC000)

2685 
	#AT91C_BASE_UDP
 ((
AT91PS_UDP
) 0xFFFB0000)

2686 
	#AT91C_BASE_TC0
 ((
AT91PS_TC
) 0xFFFA0000)

2687 
	#AT91C_BASE_TC1
 ((
AT91PS_TC
) 0xFFFA0040)

2688 
	#AT91C_BASE_TC2
 ((
AT91PS_TC
) 0xFFFA0080)

2689 
	#AT91C_BASE_TCB
 ((
AT91PS_TCB
) 0xFFFA0000)

2690 
	#AT91C_BASE_CAN_MB0
 ((
AT91PS_CAN_MB
) 0xFFFD0200)

2691 
	#AT91C_BASE_CAN_MB1
 ((
AT91PS_CAN_MB
) 0xFFFD0220)

2692 
	#AT91C_BASE_CAN_MB2
 ((
AT91PS_CAN_MB
) 0xFFFD0240)

2693 
	#AT91C_BASE_CAN_MB3
 ((
AT91PS_CAN_MB
) 0xFFFD0260)

2694 
	#AT91C_BASE_CAN_MB4
 ((
AT91PS_CAN_MB
) 0xFFFD0280)

2695 
	#AT91C_BASE_CAN_MB5
 ((
AT91PS_CAN_MB
) 0xFFFD02A0)

2696 
	#AT91C_BASE_CAN_MB6
 ((
AT91PS_CAN_MB
) 0xFFFD02C0)

2697 
	#AT91C_BASE_CAN_MB7
 ((
AT91PS_CAN_MB
) 0xFFFD02E0)

2698 
	#AT91C_BASE_CAN
 ((
AT91PS_CAN
) 0xFFFD0000)

2699 
	#AT91C_BASE_EMAC
 ((
AT91PS_EMAC
) 0xFFFDC000)

2700 
	#AT91C_BASE_PDC_ADC
 ((
AT91PS_PDC
) 0xFFFD8100)

2701 
	#AT91C_BASE_ADC
 ((
AT91PS_ADC
) 0xFFFD8000)

2702 
	#AT91C_BASE_PDC_AES
 ((
AT91PS_PDC
) 0xFFFA4100)

2703 
	#AT91C_BASE_AES
 ((
AT91PS_AES
) 0xFFFA4000)

2704 
	#AT91C_BASE_PDC_TDES
 ((
AT91PS_PDC
) 0xFFFA8100)

2705 
	#AT91C_BASE_TDES
 ((
AT91PS_TDES
) 0xFFFA8000)

2706 

	)

2710 
	#AT91C_ISRAM
 ((*) 0x00200000)

2711 
	#AT91C_ISRAM_SIZE
 (() 0x00010000)

2712 
	#AT91C_IFLASH
 ((*) 0x00100000)

2713 
	#AT91C_IFLASH_SIZE
 (() 0x00040000)

2714 

	)

	@portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h

56 
	#AIC_SMR
 ( 0)

57 
	#AIC_SVR
 (128)

58 
	#AIC_IVR
 (256)

59 
	#AIC_FVR
 (260)

60 
	#AIC_ISR
 (264)

61 
	#AIC_IPR
 (268)

62 
	#AIC_IMR
 (272)

63 
	#AIC_CISR
 (276)

64 
	#AIC_IECR
 (288)

65 
	#AIC_IDCR
 (292)

66 
	#AIC_ICCR
 (296)

67 
	#AIC_ISCR
 (300)

68 
	#AIC_EOICR
 (304)

69 
	#AIC_SPU
 (308)

70 
	#AIC_DCR
 (312)

71 
	#AIC_FFER
 (320)

72 
	#AIC_FFDR
 (324)

73 
	#AIC_FFSR
 (328)

75 
	#AT91C_AIC_PRIOR
 (0x7 << 0)

76 
	#AT91C_AIC_PRIOR_LOWEST
 (0x0)

77 
	#AT91C_AIC_PRIOR_HIGHEST
 (0x7)

78 
	#AT91C_AIC_SRCTYPE
 (0x3 << 5)

79 
	#AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL
 (0x0 << 5)

80 
	#AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL
 (0x0 << 5)

81 
	#AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE
 (0x1 << 5)

82 
	#AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE
 (0x1 << 5)

83 
	#AT91C_AIC_SRCTYPE_HIGH_LEVEL
 (0x2 << 5)

84 
	#AT91C_AIC_SRCTYPE_POSITIVE_EDGE
 (0x3 << 5)

86 
	#AT91C_AIC_NFIQ
 (0x1 << 0)

87 
	#AT91C_AIC_NIRQ
 (0x1 << 1)

89 
	#AT91C_AIC_DCR_PROT
 (0x1 << 0)

90 
	#AT91C_AIC_DCR_GMSK
 (0x1 << 1)

91 

	)

96 
	#PDC_RPR
 ( 0)

97 
	#PDC_RCR
 ( 4)

98 
	#PDC_TPR
 ( 8)

99 
	#PDC_TCR
 (12)

100 
	#PDC_RNPR
 (16)

101 
	#PDC_RNCR
 (20)

102 
	#PDC_TNPR
 (24)

103 
	#PDC_TNCR
 (28)

104 
	#PDC_PTCR
 (32)

105 
	#PDC_PTSR
 (36)

107 
	#AT91C_PDC_RXTEN
 (0x1 << 0)

108 
	#AT91C_PDC_RXTDIS
 (0x1 << 1)

109 
	#AT91C_PDC_TXTEN
 (0x1 << 8)

110 
	#AT91C_PDC_TXTDIS
 (0x1 << 9)

112 

	)

117 
	#DBGU_CR
 ( 0)

118 
	#DBGU_MR
 ( 4)

119 
	#DBGU_IER
 ( 8)

120 
	#DBGU_IDR
 (12)

121 
	#DBGU_IMR
 (16)

122 
	#DBGU_CSR
 (20)

123 
	#DBGU_RHR
 (24)

124 
	#DBGU_THR
 (28)

125 
	#DBGU_BRGR
 (32)

126 
	#DBGU_CIDR
 (64)

127 
	#DBGU_EXID
 (68)

128 
	#DBGU_FNTR
 (72)

129 
	#DBGU_RPR
 (256)

130 
	#DBGU_RCR
 (260)

131 
	#DBGU_TPR
 (264)

132 
	#DBGU_TCR
 (268)

133 
	#DBGU_RNPR
 (272)

134 
	#DBGU_RNCR
 (276)

135 
	#DBGU_TNPR
 (280)

136 
	#DBGU_TNCR
 (284)

137 
	#DBGU_PTCR
 (288)

138 
	#DBGU_PTSR
 (292)

140 
	#AT91C_US_RSTRX
 (0x1 << 2)

141 
	#AT91C_US_RSTTX
 (0x1 << 3)

142 
	#AT91C_US_RXEN
 (0x1 << 4)

143 
	#AT91C_US_RXDIS
 (0x1 << 5)

144 
	#AT91C_US_TXEN
 (0x1 << 6)

145 
	#AT91C_US_TXDIS
 (0x1 << 7)

146 
	#AT91C_US_RSTSTA
 (0x1 << 8)

148 
	#AT91C_US_PAR
 (0x7 << 9)

149 
	#AT91C_US_PAR_EVEN
 (0x0 << 9)

150 
	#AT91C_US_PAR_ODD
 (0x1 << 9)

151 
	#AT91C_US_PAR_SPACE
 (0x2 << 9)

152 
	#AT91C_US_PAR_MARK
 (0x3 << 9)

153 
	#AT91C_US_PAR_NONE
 (0x4 << 9)

154 
	#AT91C_US_PAR_MULTI_DROP
 (0x6 << 9)

155 
	#AT91C_US_CHMODE
 (0x3 << 14)

156 
	#AT91C_US_CHMODE_NORMAL
 (0x0 << 14)

157 
	#AT91C_US_CHMODE_AUTO
 (0x1 << 14)

158 
	#AT91C_US_CHMODE_LOCAL
 (0x2 << 14)

159 
	#AT91C_US_CHMODE_REMOTE
 (0x3 << 14)

161 
	#AT91C_US_RXRDY
 (0x1 << 0)

162 
	#AT91C_US_TXRDY
 (0x1 << 1)

163 
	#AT91C_US_ENDRX
 (0x1 << 3)

164 
	#AT91C_US_ENDTX
 (0x1 << 4)

165 
	#AT91C_US_OVRE
 (0x1 << 5)

166 
	#AT91C_US_FRAME
 (0x1 << 6)

167 
	#AT91C_US_PARE
 (0x1 << 7)

168 
	#AT91C_US_TXEMPTY
 (0x1 << 9)

169 
	#AT91C_US_TXBUFE
 (0x1 << 11)

170 
	#AT91C_US_RXBUFF
 (0x1 << 12)

171 
	#AT91C_US_COMM_TX
 (0x1 << 30)

172 
	#AT91C_US_COMM_RX
 (0x1 << 31)

177 
	#AT91C_US_FORCE_NTRST
 (0x1 << 0)

178 

	)

183 
	#PIO_PER
 ( 0)

184 
	#PIO_PDR
 ( 4)

185 
	#PIO_PSR
 ( 8)

186 
	#PIO_OER
 (16)

187 
	#PIO_ODR
 (20)

188 
	#PIO_OSR
 (24)

189 
	#PIO_IFER
 (32)

190 
	#PIO_IFDR
 (36)

191 
	#PIO_IFSR
 (40)

192 
	#PIO_SODR
 (48)

193 
	#PIO_CODR
 (52)

194 
	#PIO_ODSR
 (56)

195 
	#PIO_PDSR
 (60)

196 
	#PIO_IER
 (64)

197 
	#PIO_IDR
 (68)

198 
	#PIO_IMR
 (72)

199 
	#PIO_ISR
 (76)

200 
	#PIO_MDER
 (80)

201 
	#PIO_MDDR
 (84)

202 
	#PIO_MDSR
 (88)

203 
	#PIO_PPUDR
 (96)

204 
	#PIO_PPUER
 (100)

205 
	#PIO_PPUSR
 (104)

206 
	#PIO_ASR
 (112)

207 
	#PIO_BSR
 (116)

208 
	#PIO_ABSR
 (120)

209 
	#PIO_OWER
 (160)

210 
	#PIO_OWDR
 (164)

211 
	#PIO_OWSR
 (168)

212 

	)

217 
	#CKGR_MOR
 ( 0)

218 
	#CKGR_MCFR
 ( 4)

219 
	#CKGR_PLLR
 (12)

221 
	#AT91C_CKGR_MOSCEN
 (0x1 << 0)

222 
	#AT91C_CKGR_OSCBYPASS
 (0x1 << 1)

223 
	#AT91C_CKGR_OSCOUNT
 (0xFF << 8)

225 
	#AT91C_CKGR_MAINF
 (0xFFFF << 0)

226 
	#AT91C_CKGR_MAINRDY
 (0x1 << 16)

228 
	#AT91C_CKGR_DIV
 (0xFF << 0)

229 
	#AT91C_CKGR_DIV_0
 (0x0)

230 
	#AT91C_CKGR_DIV_BYPASS
 (0x1)

231 
	#AT91C_CKGR_PLLCOUNT
 (0x3F << 8)

232 
	#AT91C_CKGR_OUT
 (0x3 << 14)

233 
	#AT91C_CKGR_OUT_0
 (0x0 << 14)

234 
	#AT91C_CKGR_OUT_1
 (0x1 << 14)

235 
	#AT91C_CKGR_OUT_2
 (0x2 << 14)

236 
	#AT91C_CKGR_OUT_3
 (0x3 << 14)

237 
	#AT91C_CKGR_MUL
 (0x7FF << 16)

238 
	#AT91C_CKGR_USBDIV
 (0x3 << 28)

239 
	#AT91C_CKGR_USBDIV_0
 (0x0 << 28)

240 
	#AT91C_CKGR_USBDIV_1
 (0x1 << 28)

241 
	#AT91C_CKGR_USBDIV_2
 (0x2 << 28)

242 

	)

247 
	#PMC_SCER
 ( 0)

248 
	#PMC_SCDR
 ( 4)

249 
	#PMC_SCSR
 ( 8)

250 
	#PMC_PCER
 (16)

251 
	#PMC_PCDR
 (20)

252 
	#PMC_PCSR
 (24)

253 
	#PMC_MOR
 (32)

254 
	#PMC_MCFR
 (36)

255 
	#PMC_PLLR
 (44)

256 
	#PMC_MCKR
 (48)

257 
	#PMC_PCKR
 (64)

258 
	#PMC_IER
 (96)

259 
	#PMC_IDR
 (100)

260 
	#PMC_SR
 (104)

261 
	#PMC_IMR
 (108)

263 
	#AT91C_PMC_PCK
 (0x1 << 0)

264 
	#AT91C_PMC_UDP
 (0x1 << 7)

265 
	#AT91C_PMC_PCK0
 (0x1 << 8)

266 
	#AT91C_PMC_PCK1
 (0x1 << 9)

267 
	#AT91C_PMC_PCK2
 (0x1 << 10)

268 
	#AT91C_PMC_PCK3
 (0x1 << 11)

275 
	#AT91C_PMC_CSS
 (0x3 << 0)

276 
	#AT91C_PMC_CSS_SLOW_CLK
 (0x0)

277 
	#AT91C_PMC_CSS_MAIN_CLK
 (0x1)

278 
	#AT91C_PMC_CSS_PLL_CLK
 (0x3)

279 
	#AT91C_PMC_PRES
 (0x7 << 2)

280 
	#AT91C_PMC_PRES_CLK
 (0x0 << 2)

281 
	#AT91C_PMC_PRES_CLK_2
 (0x1 << 2)

282 
	#AT91C_PMC_PRES_CLK_4
 (0x2 << 2)

283 
	#AT91C_PMC_PRES_CLK_8
 (0x3 << 2)

284 
	#AT91C_PMC_PRES_CLK_16
 (0x4 << 2)

285 
	#AT91C_PMC_PRES_CLK_32
 (0x5 << 2)

286 
	#AT91C_PMC_PRES_CLK_64
 (0x6 << 2)

289 
	#AT91C_PMC_MOSCS
 (0x1 << 0)

290 
	#AT91C_PMC_LOCK
 (0x1 << 2)

291 
	#AT91C_PMC_MCKRDY
 (0x1 << 3)

292 
	#AT91C_PMC_PCK0RDY
 (0x1 << 8)

293 
	#AT91C_PMC_PCK1RDY
 (0x1 << 9)

294 
	#AT91C_PMC_PCK2RDY
 (0x1 << 10)

295 
	#AT91C_PMC_PCK3RDY
 (0x1 << 11)

299 

	)

304 
	#RSTC_RCR
 ( 0)

305 
	#RSTC_RSR
 ( 4)

306 
	#RSTC_RMR
 ( 8)

308 
	#AT91C_RSTC_PROCRST
 (0x1 << 0)

309 
	#AT91C_RSTC_PERRST
 (0x1 << 2)

310 
	#AT91C_RSTC_EXTRST
 (0x1 << 3)

311 
	#AT91C_RSTC_KEY
 (0xFF << 24)

313 
	#AT91C_RSTC_URSTS
 (0x1 << 0)

314 
	#AT91C_RSTC_BODSTS
 (0x1 << 1)

315 
	#AT91C_RSTC_RSTTYP
 (0x7 << 8)

316 
	#AT91C_RSTC_RSTTYP_POWERUP
 (0x0 << 8)

317 
	#AT91C_RSTC_RSTTYP_WAKEUP
 (0x1 << 8)

318 
	#AT91C_RSTC_RSTTYP_WATCHDOG
 (0x2 << 8)

319 
	#AT91C_RSTC_RSTTYP_SOFTWARE
 (0x3 << 8)

320 
	#AT91C_RSTC_RSTTYP_USER
 (0x4 << 8)

321 
	#AT91C_RSTC_RSTTYP_BROWNOUT
 (0x5 << 8)

322 
	#AT91C_RSTC_NRSTL
 (0x1 << 16)

323 
	#AT91C_RSTC_SRCMP
 (0x1 << 17)

325 
	#AT91C_RSTC_URSTEN
 (0x1 << 0)

326 
	#AT91C_RSTC_URSTIEN
 (0x1 << 4)

327 
	#AT91C_RSTC_ERSTL
 (0xF << 8)

328 
	#AT91C_RSTC_BODIEN
 (0x1 << 16)

329 

	)

334 
	#RTTC_RTMR
 ( 0)

335 
	#RTTC_RTAR
 ( 4)

336 
	#RTTC_RTVR
 ( 8)

337 
	#RTTC_RTSR
 (12)

339 
	#AT91C_RTTC_RTPRES
 (0xFFFF << 0)

340 
	#AT91C_RTTC_ALMIEN
 (0x1 << 16)

341 
	#AT91C_RTTC_RTTINCIEN
 (0x1 << 17)

342 
	#AT91C_RTTC_RTTRST
 (0x1 << 18)

344 
	#AT91C_RTTC_ALMV
 (0x0 << 0)

346 
	#AT91C_RTTC_CRTV
 (0x0 << 0)

348 
	#AT91C_RTTC_ALMS
 (0x1 << 0)

349 
	#AT91C_RTTC_RTTINC
 (0x1 << 1)

350 

	)

355 
	#PITC_PIMR
 ( 0)

356 
	#PITC_PISR
 ( 4)

357 
	#PITC_PIVR
 ( 8)

358 
	#PITC_PIIR
 (12)

360 
	#AT91C_PITC_PIV
 (0xFFFFF << 0)

361 
	#AT91C_PITC_PITEN
 (0x1 << 24)

362 
	#AT91C_PITC_PITIEN
 (0x1 << 25)

364 
	#AT91C_PITC_PITS
 (0x1 << 0)

366 
	#AT91C_PITC_CPIV
 (0xFFFFF << 0)

367 
	#AT91C_PITC_PICNT
 (0xFFF << 20)

369 

	)

374 
	#WDTC_WDCR
 ( 0)

375 
	#WDTC_WDMR
 ( 4)

376 
	#WDTC_WDSR
 ( 8)

378 
	#AT91C_WDTC_WDRSTT
 (0x1 << 0)

379 
	#AT91C_WDTC_KEY
 (0xFF << 24)

381 
	#AT91C_WDTC_WDV
 (0xFFF << 0)

382 
	#AT91C_WDTC_WDFIEN
 (0x1 << 12)

383 
	#AT91C_WDTC_WDRSTEN
 (0x1 << 13)

384 
	#AT91C_WDTC_WDRPROC
 (0x1 << 14)

385 
	#AT91C_WDTC_WDDIS
 (0x1 << 15)

386 
	#AT91C_WDTC_WDD
 (0xFFF << 16)

387 
	#AT91C_WDTC_WDDBGHLT
 (0x1 << 28)

388 
	#AT91C_WDTC_WDIDLEHLT
 (0x1 << 29)

390 
	#AT91C_WDTC_WDUNF
 (0x1 << 0)

391 
	#AT91C_WDTC_WDERR
 (0x1 << 1)

392 

	)

397 
	#VREG_MR
 ( 0)

399 
	#AT91C_VREG_PSTDBY
 (0x1 << 0)

400 

	)

405 
	#MC_RCR
 ( 0)

406 
	#MC_ASR
 ( 4)

407 
	#MC_AASR
 ( 8)

408 
	#MC_FMR
 (96)

409 
	#MC_FCR
 (100)

410 
	#MC_FSR
 (104)

412 
	#AT91C_MC_RCB
 (0x1 << 0)

414 
	#AT91C_MC_UNDADD
 (0x1 << 0)

415 
	#AT91C_MC_MISADD
 (0x1 << 1)

416 
	#AT91C_MC_ABTSZ
 (0x3 << 8)

417 
	#AT91C_MC_ABTSZ_BYTE
 (0x0 << 8)

418 
	#AT91C_MC_ABTSZ_HWORD
 (0x1 << 8)

419 
	#AT91C_MC_ABTSZ_WORD
 (0x2 << 8)

420 
	#AT91C_MC_ABTTYP
 (0x3 << 10)

421 
	#AT91C_MC_ABTTYP_DATAR
 (0x0 << 10)

422 
	#AT91C_MC_ABTTYP_DATAW
 (0x1 << 10)

423 
	#AT91C_MC_ABTTYP_FETCH
 (0x2 << 10)

424 
	#AT91C_MC_MST0
 (0x1 << 16)

425 
	#AT91C_MC_MST1
 (0x1 << 17)

426 
	#AT91C_MC_SVMST0
 (0x1 << 24)

427 
	#AT91C_MC_SVMST1
 (0x1 << 25)

429 
	#AT91C_MC_FRDY
 (0x1 << 0)

430 
	#AT91C_MC_LOCKE
 (0x1 << 2)

431 
	#AT91C_MC_PROGE
 (0x1 << 3)

432 
	#AT91C_MC_NEBP
 (0x1 << 7)

433 
	#AT91C_MC_FWS
 (0x3 << 8)

434 
	#AT91C_MC_FWS_0FWS
 (0x0 << 8)

435 
	#AT91C_MC_FWS_1FWS
 (0x1 << 8)

436 
	#AT91C_MC_FWS_2FWS
 (0x2 << 8)

437 
	#AT91C_MC_FWS_3FWS
 (0x3 << 8)

438 
	#AT91C_MC_FMCN
 (0xFF << 16)

440 
	#AT91C_MC_FCMD
 (0xF << 0)

441 
	#AT91C_MC_FCMD_START_PROG
 (0x1)

442 
	#AT91C_MC_FCMD_LOCK
 (0x2)

443 
	#AT91C_MC_FCMD_PROG_AND_LOCK
 (0x3)

444 
	#AT91C_MC_FCMD_UNLOCK
 (0x4)

445 
	#AT91C_MC_FCMD_ERASE_ALL
 (0x8)

446 
	#AT91C_MC_FCMD_SET_GP_NVM
 (0xB)

447 
	#AT91C_MC_FCMD_CLR_GP_NVM
 (0xD)

448 
	#AT91C_MC_FCMD_SET_SECURITY
 (0xF)

449 
	#AT91C_MC_PAGEN
 (0x3FF << 8)

450 
	#AT91C_MC_KEY
 (0xFF << 24)

452 
	#AT91C_MC_SECURITY
 (0x1 << 4)

453 
	#AT91C_MC_GPNVM0
 (0x1 << 8)

454 
	#AT91C_MC_GPNVM1
 (0x1 << 9)

455 
	#AT91C_MC_GPNVM2
 (0x1 << 10)

456 
	#AT91C_MC_GPNVM3
 (0x1 << 11)

457 
	#AT91C_MC_GPNVM4
 (0x1 << 12)

458 
	#AT91C_MC_GPNVM5
 (0x1 << 13)

459 
	#AT91C_MC_GPNVM6
 (0x1 << 14)

460 
	#AT91C_MC_GPNVM7
 (0x1 << 15)

461 
	#AT91C_MC_LOCKS0
 (0x1 << 16)

462 
	#AT91C_MC_LOCKS1
 (0x1 << 17)

463 
	#AT91C_MC_LOCKS2
 (0x1 << 18)

464 
	#AT91C_MC_LOCKS3
 (0x1 << 19)

465 
	#AT91C_MC_LOCKS4
 (0x1 << 20)

466 
	#AT91C_MC_LOCKS5
 (0x1 << 21)

467 
	#AT91C_MC_LOCKS6
 (0x1 << 22)

468 
	#AT91C_MC_LOCKS7
 (0x1 << 23)

469 
	#AT91C_MC_LOCKS8
 (0x1 << 24)

470 
	#AT91C_MC_LOCKS9
 (0x1 << 25)

471 
	#AT91C_MC_LOCKS10
 (0x1 << 26)

472 
	#AT91C_MC_LOCKS11
 (0x1 << 27)

473 
	#AT91C_MC_LOCKS12
 (0x1 << 28)

474 
	#AT91C_MC_LOCKS13
 (0x1 << 29)

475 
	#AT91C_MC_LOCKS14
 (0x1 << 30)

476 
	#AT91C_MC_LOCKS15
 (0x1 << 31)

477 

	)

482 
	#SPI_CR
 ( 0)

483 
	#SPI_MR
 ( 4)

484 
	#SPI_RDR
 ( 8)

485 
	#SPI_TDR
 (12)

486 
	#SPI_SR
 (16)

487 
	#SPI_IER
 (20)

488 
	#SPI_IDR
 (24)

489 
	#SPI_IMR
 (28)

490 
	#SPI_CSR
 (48)

491 
	#SPI_RPR
 (256)

492 
	#SPI_RCR
 (260)

493 
	#SPI_TPR
 (264)

494 
	#SPI_TCR
 (268)

495 
	#SPI_RNPR
 (272)

496 
	#SPI_RNCR
 (276)

497 
	#SPI_TNPR
 (280)

498 
	#SPI_TNCR
 (284)

499 
	#SPI_PTCR
 (288)

500 
	#SPI_PTSR
 (292)

502 
	#AT91C_SPI_SPIEN
 (0x1 << 0)

503 
	#AT91C_SPI_SPIDIS
 (0x1 << 1)

504 
	#AT91C_SPI_SWRST
 (0x1 << 7)

505 
	#AT91C_SPI_LASTXFER
 (0x1 << 24)

507 
	#AT91C_SPI_MSTR
 (0x1 << 0)

508 
	#AT91C_SPI_PS
 (0x1 << 1)

509 
	#AT91C_SPI_PS_FIXED
 (0x0 << 1)

510 
	#AT91C_SPI_PS_VARIABLE
 (0x1 << 1)

511 
	#AT91C_SPI_PCSDEC
 (0x1 << 2)

512 
	#AT91C_SPI_FDIV
 (0x1 << 3)

513 
	#AT91C_SPI_MODFDIS
 (0x1 << 4)

514 
	#AT91C_SPI_LLB
 (0x1 << 7)

515 
	#AT91C_SPI_PCS
 (0xF << 16)

516 
	#AT91C_SPI_DLYBCS
 (0xFF << 24)

518 
	#AT91C_SPI_RD
 (0xFFFF << 0)

519 
	#AT91C_SPI_RPCS
 (0xF << 16)

521 
	#AT91C_SPI_TD
 (0xFFFF << 0)

522 
	#AT91C_SPI_TPCS
 (0xF << 16)

524 
	#AT91C_SPI_RDRF
 (0x1 << 0)

525 
	#AT91C_SPI_TDRE
 (0x1 << 1)

526 
	#AT91C_SPI_MODF
 (0x1 << 2)

527 
	#AT91C_SPI_OVRES
 (0x1 << 3)

528 
	#AT91C_SPI_ENDRX
 (0x1 << 4)

529 
	#AT91C_SPI_ENDTX
 (0x1 << 5)

530 
	#AT91C_SPI_RXBUFF
 (0x1 << 6)

531 
	#AT91C_SPI_TXBUFE
 (0x1 << 7)

532 
	#AT91C_SPI_NSSR
 (0x1 << 8)

533 
	#AT91C_SPI_TXEMPTY
 (0x1 << 9)

534 
	#AT91C_SPI_SPIENS
 (0x1 << 16)

539 
	#AT91C_SPI_CPOL
 (0x1 << 0)

540 
	#AT91C_SPI_NCPHA
 (0x1 << 1)

541 
	#AT91C_SPI_CSAAT
 (0x1 << 3)

542 
	#AT91C_SPI_BITS
 (0xF << 4)

543 
	#AT91C_SPI_BITS_8
 (0x0 << 4)

544 
	#AT91C_SPI_BITS_9
 (0x1 << 4)

545 
	#AT91C_SPI_BITS_10
 (0x2 << 4)

546 
	#AT91C_SPI_BITS_11
 (0x3 << 4)

547 
	#AT91C_SPI_BITS_12
 (0x4 << 4)

548 
	#AT91C_SPI_BITS_13
 (0x5 << 4)

549 
	#AT91C_SPI_BITS_14
 (0x6 << 4)

550 
	#AT91C_SPI_BITS_15
 (0x7 << 4)

551 
	#AT91C_SPI_BITS_16
 (0x8 << 4)

552 
	#AT91C_SPI_SCBR
 (0xFF << 8)

553 
	#AT91C_SPI_DLYBS
 (0xFF << 16)

554 
	#AT91C_SPI_DLYBCT
 (0xFF << 24)

555 

	)

560 
	#US_CR
 ( 0)

561 
	#US_MR
 ( 4)

562 
	#US_IER
 ( 8)

563 
	#US_IDR
 (12)

564 
	#US_IMR
 (16)

565 
	#US_CSR
 (20)

566 
	#US_RHR
 (24)

567 
	#US_THR
 (28)

568 
	#US_BRGR
 (32)

569 
	#US_RTOR
 (36)

570 
	#US_TTGR
 (40)

571 
	#US_FIDI
 (64)

572 
	#US_NER
 (68)

573 
	#US_IF
 (76)

574 
	#US_RPR
 (256)

575 
	#US_RCR
 (260)

576 
	#US_TPR
 (264)

577 
	#US_TCR
 (268)

578 
	#US_RNPR
 (272)

579 
	#US_RNCR
 (276)

580 
	#US_TNPR
 (280)

581 
	#US_TNCR
 (284)

582 
	#US_PTCR
 (288)

583 
	#US_PTSR
 (292)

585 
	#AT91C_US_STTBRK
 (0x1 << 9)

586 
	#AT91C_US_STPBRK
 (0x1 << 10)

587 
	#AT91C_US_STTTO
 (0x1 << 11)

588 
	#AT91C_US_SENDA
 (0x1 << 12)

589 
	#AT91C_US_RSTIT
 (0x1 << 13)

590 
	#AT91C_US_RSTNACK
 (0x1 << 14)

591 
	#AT91C_US_RETTO
 (0x1 << 15)

592 
	#AT91C_US_DTREN
 (0x1 << 16)

593 
	#AT91C_US_DTRDIS
 (0x1 << 17)

594 
	#AT91C_US_RTSEN
 (0x1 << 18)

595 
	#AT91C_US_RTSDIS
 (0x1 << 19)

597 
	#AT91C_US_USMODE
 (0xF << 0)

598 
	#AT91C_US_USMODE_NORMAL
 (0x0)

599 
	#AT91C_US_USMODE_RS485
 (0x1)

600 
	#AT91C_US_USMODE_HWHSH
 (0x2)

601 
	#AT91C_US_USMODE_MODEM
 (0x3)

602 
	#AT91C_US_USMODE_ISO7816_0
 (0x4)

603 
	#AT91C_US_USMODE_ISO7816_1
 (0x6)

604 
	#AT91C_US_USMODE_IRDA
 (0x8)

605 
	#AT91C_US_USMODE_SWHSH
 (0xC)

606 
	#AT91C_US_CLKS
 (0x3 << 4)

607 
	#AT91C_US_CLKS_CLOCK
 (0x0 << 4)

608 
	#AT91C_US_CLKS_FDIV1
 (0x1 << 4)

609 
	#AT91C_US_CLKS_SLOW
 (0x2 << 4)

610 
	#AT91C_US_CLKS_EXT
 (0x3 << 4)

611 
	#AT91C_US_CHRL
 (0x3 << 6)

612 
	#AT91C_US_CHRL_5_BITS
 (0x0 << 6)

613 
	#AT91C_US_CHRL_6_BITS
 (0x1 << 6)

614 
	#AT91C_US_CHRL_7_BITS
 (0x2 << 6)

615 
	#AT91C_US_CHRL_8_BITS
 (0x3 << 6)

616 
	#AT91C_US_SYNC
 (0x1 << 8)

617 
	#AT91C_US_NBSTOP
 (0x3 << 12)

618 
	#AT91C_US_NBSTOP_1_BIT
 (0x0 << 12)

619 
	#AT91C_US_NBSTOP_15_BIT
 (0x1 << 12)

620 
	#AT91C_US_NBSTOP_2_BIT
 (0x2 << 12)

621 
	#AT91C_US_MSBF
 (0x1 << 16)

622 
	#AT91C_US_MODE9
 (0x1 << 17)

623 
	#AT91C_US_CKLO
 (0x1 << 18)

624 
	#AT91C_US_OVER
 (0x1 << 19)

625 
	#AT91C_US_INACK
 (0x1 << 20)

626 
	#AT91C_US_DSNACK
 (0x1 << 21)

627 
	#AT91C_US_MAX_ITER
 (0x1 << 24)

628 
	#AT91C_US_FILTER
 (0x1 << 28)

630 
	#AT91C_US_RXBRK
 (0x1 << 2)

631 
	#AT91C_US_TIMEOUT
 (0x1 << 8)

632 
	#AT91C_US_ITERATION
 (0x1 << 10)

633 
	#AT91C_US_NACK
 (0x1 << 13)

634 
	#AT91C_US_RIIC
 (0x1 << 16)

635 
	#AT91C_US_DSRIC
 (0x1 << 17)

636 
	#AT91C_US_DCDIC
 (0x1 << 18)

637 
	#AT91C_US_CTSIC
 (0x1 << 19)

641 
	#AT91C_US_RI
 (0x1 << 20)

642 
	#AT91C_US_DSR
 (0x1 << 21)

643 
	#AT91C_US_DCD
 (0x1 << 22)

644 
	#AT91C_US_CTS
 (0x1 << 23)

645 

	)

650 
	#SSC_CR
 ( 0)

651 
	#SSC_CMR
 ( 4)

652 
	#SSC_RCMR
 (16)

653 
	#SSC_RFMR
 (20)

654 
	#SSC_TCMR
 (24)

655 
	#SSC_TFMR
 (28)

656 
	#SSC_RHR
 (32)

657 
	#SSC_THR
 (36)

658 
	#SSC_RSHR
 (48)

659 
	#SSC_TSHR
 (52)

660 
	#SSC_SR
 (64)

661 
	#SSC_IER
 (68)

662 
	#SSC_IDR
 (72)

663 
	#SSC_IMR
 (76)

664 
	#SSC_RPR
 (256)

665 
	#SSC_RCR
 (260)

666 
	#SSC_TPR
 (264)

667 
	#SSC_TCR
 (268)

668 
	#SSC_RNPR
 (272)

669 
	#SSC_RNCR
 (276)

670 
	#SSC_TNPR
 (280)

671 
	#SSC_TNCR
 (284)

672 
	#SSC_PTCR
 (288)

673 
	#SSC_PTSR
 (292)

675 
	#AT91C_SSC_RXEN
 (0x1 << 0)

676 
	#AT91C_SSC_RXDIS
 (0x1 << 1)

677 
	#AT91C_SSC_TXEN
 (0x1 << 8)

678 
	#AT91C_SSC_TXDIS
 (0x1 << 9)

679 
	#AT91C_SSC_SWRST
 (0x1 << 15)

681 
	#AT91C_SSC_CKS
 (0x3 << 0)

682 
	#AT91C_SSC_CKS_DIV
 (0x0)

683 
	#AT91C_SSC_CKS_TK
 (0x1)

684 
	#AT91C_SSC_CKS_RK
 (0x2)

685 
	#AT91C_SSC_CKO
 (0x7 << 2)

686 
	#AT91C_SSC_CKO_NONE
 (0x0 << 2)

687 
	#AT91C_SSC_CKO_CONTINOUS
 (0x1 << 2)

688 
	#AT91C_SSC_CKO_DATA_TX
 (0x2 << 2)

689 
	#AT91C_SSC_CKI
 (0x1 << 5)

690 
	#AT91C_SSC_START
 (0xF << 8)

691 
	#AT91C_SSC_START_CONTINOUS
 (0x0 << 8)

692 
	#AT91C_SSC_START_TX
 (0x1 << 8)

693 
	#AT91C_SSC_START_LOW_RF
 (0x2 << 8)

694 
	#AT91C_SSC_START_HIGH_RF
 (0x3 << 8)

695 
	#AT91C_SSC_START_FALL_RF
 (0x4 << 8)

696 
	#AT91C_SSC_START_RISE_RF
 (0x5 << 8)

697 
	#AT91C_SSC_START_LEVEL_RF
 (0x6 << 8)

698 
	#AT91C_SSC_START_EDGE_RF
 (0x7 << 8)

699 
	#AT91C_SSC_START_0
 (0x8 << 8)

700 
	#AT91C_SSC_STTDLY
 (0xFF << 16)

701 
	#AT91C_SSC_PERIOD
 (0xFF << 24)

703 
	#AT91C_SSC_DATLEN
 (0x1F << 0)

704 
	#AT91C_SSC_LOOP
 (0x1 << 5)

705 
	#AT91C_SSC_MSBF
 (0x1 << 7)

706 
	#AT91C_SSC_DATNB
 (0xF << 8)

707 
	#AT91C_SSC_FSLEN
 (0xF << 16)

708 
	#AT91C_SSC_FSOS
 (0x7 << 20)

709 
	#AT91C_SSC_FSOS_NONE
 (0x0 << 20)

710 
	#AT91C_SSC_FSOS_NEGATIVE
 (0x1 << 20)

711 
	#AT91C_SSC_FSOS_POSITIVE
 (0x2 << 20)

712 
	#AT91C_SSC_FSOS_LOW
 (0x3 << 20)

713 
	#AT91C_SSC_FSOS_HIGH
 (0x4 << 20)

714 
	#AT91C_SSC_FSOS_TOGGLE
 (0x5 << 20)

715 
	#AT91C_SSC_FSEDGE
 (0x1 << 24)

718 
	#AT91C_SSC_DATDEF
 (0x1 << 5)

719 
	#AT91C_SSC_FSDEN
 (0x1 << 23)

721 
	#AT91C_SSC_TXRDY
 (0x1 << 0)

722 
	#AT91C_SSC_TXEMPTY
 (0x1 << 1)

723 
	#AT91C_SSC_ENDTX
 (0x1 << 2)

724 
	#AT91C_SSC_TXBUFE
 (0x1 << 3)

725 
	#AT91C_SSC_RXRDY
 (0x1 << 4)

726 
	#AT91C_SSC_OVRUN
 (0x1 << 5)

727 
	#AT91C_SSC_ENDRX
 (0x1 << 6)

728 
	#AT91C_SSC_RXBUFF
 (0x1 << 7)

729 
	#AT91C_SSC_TXSYN
 (0x1 << 10)

730 
	#AT91C_SSC_RXSYN
 (0x1 << 11)

731 
	#AT91C_SSC_TXENA
 (0x1 << 16)

732 
	#AT91C_SSC_RXENA
 (0x1 << 17)

736 

	)

741 
	#TWI_CR
 ( 0)

742 
	#TWI_MMR
 ( 4)

743 
	#TWI_IADR
 (12)

744 
	#TWI_CWGR
 (16)

745 
	#TWI_SR
 (32)

746 
	#TWI_IER
 (36)

747 
	#TWI_IDR
 (40)

748 
	#TWI_IMR
 (44)

749 
	#TWI_RHR
 (48)

750 
	#TWI_THR
 (52)

752 
	#AT91C_TWI_START
 (0x1 << 0)

753 
	#AT91C_TWI_STOP
 (0x1 << 1)

754 
	#AT91C_TWI_MSEN
 (0x1 << 2)

755 
	#AT91C_TWI_MSDIS
 (0x1 << 3)

756 
	#AT91C_TWI_SWRST
 (0x1 << 7)

758 
	#AT91C_TWI_IADRSZ
 (0x3 << 8)

759 
	#AT91C_TWI_IADRSZ_NO
 (0x0 << 8)

760 
	#AT91C_TWI_IADRSZ_1_BYTE
 (0x1 << 8)

761 
	#AT91C_TWI_IADRSZ_2_BYTE
 (0x2 << 8)

762 
	#AT91C_TWI_IADRSZ_3_BYTE
 (0x3 << 8)

763 
	#AT91C_TWI_MREAD
 (0x1 << 12)

764 
	#AT91C_TWI_DADR
 (0x7F << 16)

766 
	#AT91C_TWI_CLDIV
 (0xFF << 0)

767 
	#AT91C_TWI_CHDIV
 (0xFF << 8)

768 
	#AT91C_TWI_CKDIV
 (0x7 << 16)

770 
	#AT91C_TWI_TXCOMP
 (0x1 << 0)

771 
	#AT91C_TWI_RXRDY
 (0x1 << 1)

772 
	#AT91C_TWI_TXRDY
 (0x1 << 2)

773 
	#AT91C_TWI_OVRE
 (0x1 << 6)

774 
	#AT91C_TWI_UNRE
 (0x1 << 7)

775 
	#AT91C_TWI_NACK
 (0x1 << 8)

779 

	)

784 
	#PWMC_CMR
 ( 0)

785 
	#PWMC_CDTYR
 ( 4)

786 
	#PWMC_CPRDR
 ( 8)

787 
	#PWMC_CCNTR
 (12)

788 
	#PWMC_CUPDR
 (16)

789 
	#PWMC_Re£rved
 (20)

791 
	#AT91C_PWMC_CPRE
 (0xF << 0)

792 
	#AT91C_PWMC_CPRE_MCK
 (0x0)

793 
	#AT91C_PWMC_CPRE_MCKA
 (0xB)

794 
	#AT91C_PWMC_CPRE_MCKB
 (0xC)

795 
	#AT91C_PWMC_CALG
 (0x1 << 8)

796 
	#AT91C_PWMC_CPOL
 (0x1 << 9)

797 
	#AT91C_PWMC_CPD
 (0x1 << 10)

799 
	#AT91C_PWMC_CDTY
 (0x0 << 0)

801 
	#AT91C_PWMC_CPRD
 (0x0 << 0)

803 
	#AT91C_PWMC_CCNT
 (0x0 << 0)

805 
	#AT91C_PWMC_CUPD
 (0x0 << 0)

806 

	)

811 
	#PWMC_MR
 ( 0)

812 
	#PWMC_ENA
 ( 4)

813 
	#PWMC_DIS
 ( 8)

814 
	#PWMC_SR
 (12)

815 
	#PWMC_IER
 (16)

816 
	#PWMC_IDR
 (20)

817 
	#PWMC_IMR
 (24)

818 
	#PWMC_ISR
 (28)

819 
	#PWMC_VR
 (252)

820 
	#PWMC_CH
 (512)

822 
	#AT91C_PWMC_DIVA
 (0xFF << 0)

823 
	#AT91C_PWMC_PREA
 (0xF << 8)

824 
	#AT91C_PWMC_PREA_MCK
 (0x0 << 8)

825 
	#AT91C_PWMC_DIVB
 (0xFF << 16)

826 
	#AT91C_PWMC_PREB
 (0xF << 24)

827 
	#AT91C_PWMC_PREB_MCK
 (0x0 << 24)

829 
	#AT91C_PWMC_CHID0
 (0x1 << 0)

830 
	#AT91C_PWMC_CHID1
 (0x1 << 1)

831 
	#AT91C_PWMC_CHID2
 (0x1 << 2)

832 
	#AT91C_PWMC_CHID3
 (0x1 << 3)

839 

	)

844 
	#UDP_NUM
 ( 0)

845 
	#UDP_GLBSTATE
 ( 4)

846 
	#UDP_FADDR
 ( 8)

847 
	#UDP_IER
 (16)

848 
	#UDP_IDR
 (20)

849 
	#UDP_IMR
 (24)

850 
	#UDP_ISR
 (28)

851 
	#UDP_ICR
 (32)

852 
	#UDP_RSTEP
 (40)

853 
	#UDP_CSR
 (48)

854 
	#UDP_FDR
 (80)

855 
	#UDP_TXVC
 (116)

857 
	#AT91C_UDP_FRM_NUM
 (0x7FF << 0)

858 
	#AT91C_UDP_FRM_ERR
 (0x1 << 16)

859 
	#AT91C_UDP_FRM_OK
 (0x1 << 17)

861 
	#AT91C_UDP_FADDEN
 (0x1 << 0)

862 
	#AT91C_UDP_CONFG
 (0x1 << 1)

863 
	#AT91C_UDP_ESR
 (0x1 << 2)

864 
	#AT91C_UDP_RSMINPR
 (0x1 << 3)

865 
	#AT91C_UDP_RMWUPE
 (0x1 << 4)

867 
	#AT91C_UDP_FADD
 (0xFF << 0)

868 
	#AT91C_UDP_FEN
 (0x1 << 8)

870 
	#AT91C_UDP_EPINT0
 (0x1 << 0)

871 
	#AT91C_UDP_EPINT1
 (0x1 << 1)

872 
	#AT91C_UDP_EPINT2
 (0x1 << 2)

873 
	#AT91C_UDP_EPINT3
 (0x1 << 3)

874 
	#AT91C_UDP_EPINT4
 (0x1 << 4)

875 
	#AT91C_UDP_EPINT5
 (0x1 << 5)

876 
	#AT91C_UDP_RXSUSP
 (0x1 << 8)

877 
	#AT91C_UDP_RXRSM
 (0x1 << 9)

878 
	#AT91C_UDP_EXTRSM
 (0x1 << 10)

879 
	#AT91C_UDP_SOFINT
 (0x1 << 11)

880 
	#AT91C_UDP_WAKEUP
 (0x1 << 13)

884 
	#AT91C_UDP_ENDBUSRES
 (0x1 << 12)

887 
	#AT91C_UDP_EP0
 (0x1 << 0)

888 
	#AT91C_UDP_EP1
 (0x1 << 1)

889 
	#AT91C_UDP_EP2
 (0x1 << 2)

890 
	#AT91C_UDP_EP3
 (0x1 << 3)

891 
	#AT91C_UDP_EP4
 (0x1 << 4)

892 
	#AT91C_UDP_EP5
 (0x1 << 5)

894 
	#AT91C_UDP_TXCOMP
 (0x1 << 0)

895 
	#AT91C_UDP_RX_DATA_BK0
 (0x1 << 1)

896 
	#AT91C_UDP_RXSETUP
 (0x1 << 2)

897 
	#AT91C_UDP_ISOERROR
 (0x1 << 3)

898 
	#AT91C_UDP_TXPKTRDY
 (0x1 << 4)

899 
	#AT91C_UDP_FORCESTALL
 (0x1 << 5)

900 
	#AT91C_UDP_RX_DATA_BK1
 (0x1 << 6)

901 
	#AT91C_UDP_DIR
 (0x1 << 7)

902 
	#AT91C_UDP_EPTYPE
 (0x7 << 8)

903 
	#AT91C_UDP_EPTYPE_CTRL
 (0x0 << 8)

904 
	#AT91C_UDP_EPTYPE_ISO_OUT
 (0x1 << 8)

905 
	#AT91C_UDP_EPTYPE_BULK_OUT
 (0x2 << 8)

906 
	#AT91C_UDP_EPTYPE_INT_OUT
 (0x3 << 8)

907 
	#AT91C_UDP_EPTYPE_ISO_IN
 (0x5 << 8)

908 
	#AT91C_UDP_EPTYPE_BULK_IN
 (0x6 << 8)

909 
	#AT91C_UDP_EPTYPE_INT_IN
 (0x7 << 8)

910 
	#AT91C_UDP_DTGLE
 (0x1 << 11)

911 
	#AT91C_UDP_EPEDS
 (0x1 << 15)

912 
	#AT91C_UDP_RXBYTECNT
 (0x7FF << 16)

914 
	#AT91C_UDP_TXVDIS
 (0x1 << 8)

915 
	#AT91C_UDP_PUON
 (0x1 << 9)

916 

	)

921 
	#TC_CCR
 ( 0)

922 
	#TC_CMR
 ( 4)

923 
	#TC_CV
 (16)

924 
	#TC_RA
 (20)

925 
	#TC_RB
 (24)

926 
	#TC_RC
 (28)

927 
	#TC_SR
 (32)

928 
	#TC_IER
 (36)

929 
	#TC_IDR
 (40)

930 
	#TC_IMR
 (44)

932 
	#AT91C_TC_CLKEN
 (0x1 << 0)

933 
	#AT91C_TC_CLKDIS
 (0x1 << 1)

934 
	#AT91C_TC_SWTRG
 (0x1 << 2)

936 
	#AT91C_TC_CLKS
 (0x7 << 0)

937 
	#AT91C_TC_CLKS_TIMER_DIV1_CLOCK
 (0x0)

938 
	#AT91C_TC_CLKS_TIMER_DIV2_CLOCK
 (0x1)

939 
	#AT91C_TC_CLKS_TIMER_DIV3_CLOCK
 (0x2)

940 
	#AT91C_TC_CLKS_TIMER_DIV4_CLOCK
 (0x3)

941 
	#AT91C_TC_CLKS_TIMER_DIV5_CLOCK
 (0x4)

942 
	#AT91C_TC_CLKS_XC0
 (0x5)

943 
	#AT91C_TC_CLKS_XC1
 (0x6)

944 
	#AT91C_TC_CLKS_XC2
 (0x7)

945 
	#AT91C_TC_CLKI
 (0x1 << 3)

946 
	#AT91C_TC_BURST
 (0x3 << 4)

947 
	#AT91C_TC_BURST_NONE
 (0x0 << 4)

948 
	#AT91C_TC_BURST_XC0
 (0x1 << 4)

949 
	#AT91C_TC_BURST_XC1
 (0x2 << 4)

950 
	#AT91C_TC_BURST_XC2
 (0x3 << 4)

951 
	#AT91C_TC_CPCSTOP
 (0x1 << 6)

952 
	#AT91C_TC_LDBSTOP
 (0x1 << 6)

953 
	#AT91C_TC_CPCDIS
 (0x1 << 7)

954 
	#AT91C_TC_LDBDIS
 (0x1 << 7)

955 
	#AT91C_TC_ETRGEDG
 (0x3 << 8)

956 
	#AT91C_TC_ETRGEDG_NONE
 (0x0 << 8)

957 
	#AT91C_TC_ETRGEDG_RISING
 (0x1 << 8)

958 
	#AT91C_TC_ETRGEDG_FALLING
 (0x2 << 8)

959 
	#AT91C_TC_ETRGEDG_BOTH
 (0x3 << 8)

960 
	#AT91C_TC_EEVTEDG
 (0x3 << 8)

961 
	#AT91C_TC_EEVTEDG_NONE
 (0x0 << 8)

962 
	#AT91C_TC_EEVTEDG_RISING
 (0x1 << 8)

963 
	#AT91C_TC_EEVTEDG_FALLING
 (0x2 << 8)

964 
	#AT91C_TC_EEVTEDG_BOTH
 (0x3 << 8)

965 
	#AT91C_TC_EEVT
 (0x3 << 10)

966 
	#AT91C_TC_EEVT_TIOB
 (0x0 << 10)

967 
	#AT91C_TC_EEVT_XC0
 (0x1 << 10)

968 
	#AT91C_TC_EEVT_XC1
 (0x2 << 10)

969 
	#AT91C_TC_EEVT_XC2
 (0x3 << 10)

970 
	#AT91C_TC_ABETRG
 (0x1 << 10)

971 
	#AT91C_TC_ENETRG
 (0x1 << 12)

972 
	#AT91C_TC_WAVESEL
 (0x3 << 13)

973 
	#AT91C_TC_WAVESEL_UP
 (0x0 << 13)

974 
	#AT91C_TC_WAVESEL_UPDOWN
 (0x1 << 13)

975 
	#AT91C_TC_WAVESEL_UP_AUTO
 (0x2 << 13)

976 
	#AT91C_TC_WAVESEL_UPDOWN_AUTO
 (0x3 << 13)

977 
	#AT91C_TC_CPCTRG
 (0x1 << 14)

978 
	#AT91C_TC_WAVE
 (0x1 << 15)

979 
	#AT91C_TC_ACPA
 (0x3 << 16)

980 
	#AT91C_TC_ACPA_NONE
 (0x0 << 16)

981 
	#AT91C_TC_ACPA_SET
 (0x1 << 16)

982 
	#AT91C_TC_ACPA_CLEAR
 (0x2 << 16)

983 
	#AT91C_TC_ACPA_TOGGLE
 (0x3 << 16)

984 
	#AT91C_TC_LDRA
 (0x3 << 16)

985 
	#AT91C_TC_LDRA_NONE
 (0x0 << 16)

986 
	#AT91C_TC_LDRA_RISING
 (0x1 << 16)

987 
	#AT91C_TC_LDRA_FALLING
 (0x2 << 16)

988 
	#AT91C_TC_LDRA_BOTH
 (0x3 << 16)

989 
	#AT91C_TC_ACPC
 (0x3 << 18)

990 
	#AT91C_TC_ACPC_NONE
 (0x0 << 18)

991 
	#AT91C_TC_ACPC_SET
 (0x1 << 18)

992 
	#AT91C_TC_ACPC_CLEAR
 (0x2 << 18)

993 
	#AT91C_TC_ACPC_TOGGLE
 (0x3 << 18)

994 
	#AT91C_TC_LDRB
 (0x3 << 18)

995 
	#AT91C_TC_LDRB_NONE
 (0x0 << 18)

996 
	#AT91C_TC_LDRB_RISING
 (0x1 << 18)

997 
	#AT91C_TC_LDRB_FALLING
 (0x2 << 18)

998 
	#AT91C_TC_LDRB_BOTH
 (0x3 << 18)

999 
	#AT91C_TC_AEEVT
 (0x3 << 20)

1000 
	#AT91C_TC_AEEVT_NONE
 (0x0 << 20)

1001 
	#AT91C_TC_AEEVT_SET
 (0x1 << 20)

1002 
	#AT91C_TC_AEEVT_CLEAR
 (0x2 << 20)

1003 
	#AT91C_TC_AEEVT_TOGGLE
 (0x3 << 20)

1004 
	#AT91C_TC_ASWTRG
 (0x3 << 22)

1005 
	#AT91C_TC_ASWTRG_NONE
 (0x0 << 22)

1006 
	#AT91C_TC_ASWTRG_SET
 (0x1 << 22)

1007 
	#AT91C_TC_ASWTRG_CLEAR
 (0x2 << 22)

1008 
	#AT91C_TC_ASWTRG_TOGGLE
 (0x3 << 22)

1009 
	#AT91C_TC_BCPB
 (0x3 << 24)

1010 
	#AT91C_TC_BCPB_NONE
 (0x0 << 24)

1011 
	#AT91C_TC_BCPB_SET
 (0x1 << 24)

1012 
	#AT91C_TC_BCPB_CLEAR
 (0x2 << 24)

1013 
	#AT91C_TC_BCPB_TOGGLE
 (0x3 << 24)

1014 
	#AT91C_TC_BCPC
 (0x3 << 26)

1015 
	#AT91C_TC_BCPC_NONE
 (0x0 << 26)

1016 
	#AT91C_TC_BCPC_SET
 (0x1 << 26)

1017 
	#AT91C_TC_BCPC_CLEAR
 (0x2 << 26)

1018 
	#AT91C_TC_BCPC_TOGGLE
 (0x3 << 26)

1019 
	#AT91C_TC_BEEVT
 (0x3 << 28)

1020 
	#AT91C_TC_BEEVT_NONE
 (0x0 << 28)

1021 
	#AT91C_TC_BEEVT_SET
 (0x1 << 28)

1022 
	#AT91C_TC_BEEVT_CLEAR
 (0x2 << 28)

1023 
	#AT91C_TC_BEEVT_TOGGLE
 (0x3 << 28)

1024 
	#AT91C_TC_BSWTRG
 (0x3 << 30)

1025 
	#AT91C_TC_BSWTRG_NONE
 (0x0 << 30)

1026 
	#AT91C_TC_BSWTRG_SET
 (0x1 << 30)

1027 
	#AT91C_TC_BSWTRG_CLEAR
 (0x2 << 30)

1028 
	#AT91C_TC_BSWTRG_TOGGLE
 (0x3 << 30)

1030 
	#AT91C_TC_COVFS
 (0x1 << 0)

1031 
	#AT91C_TC_LOVRS
 (0x1 << 1)

1032 
	#AT91C_TC_CPAS
 (0x1 << 2)

1033 
	#AT91C_TC_CPBS
 (0x1 << 3)

1034 
	#AT91C_TC_CPCS
 (0x1 << 4)

1035 
	#AT91C_TC_LDRAS
 (0x1 << 5)

1036 
	#AT91C_TC_LDRBS
 (0x1 << 6)

1037 
	#AT91C_TC_ETRGS
 (0x1 << 7)

1038 
	#AT91C_TC_CLKSTA
 (0x1 << 16)

1039 
	#AT91C_TC_MTIOA
 (0x1 << 17)

1040 
	#AT91C_TC_MTIOB
 (0x1 << 18)

1044 

	)

1049 
	#TCB_TC0
 ( 0)

1050 
	#TCB_TC1
 (64)

1051 
	#TCB_TC2
 (128)

1052 
	#TCB_BCR
 (192)

1053 
	#TCB_BMR
 (196)

1055 
	#AT91C_TCB_SYNC
 (0x1 << 0)

1057 
	#AT91C_TCB_TC0XC0S
 (0x3 << 0)

1058 
	#AT91C_TCB_TC0XC0S_TCLK0
 (0x0)

1059 
	#AT91C_TCB_TC0XC0S_NONE
 (0x1)

1060 
	#AT91C_TCB_TC0XC0S_TIOA1
 (0x2)

1061 
	#AT91C_TCB_TC0XC0S_TIOA2
 (0x3)

1062 
	#AT91C_TCB_TC1XC1S
 (0x3 << 2)

1063 
	#AT91C_TCB_TC1XC1S_TCLK1
 (0x0 << 2)

1064 
	#AT91C_TCB_TC1XC1S_NONE
 (0x1 << 2)

1065 
	#AT91C_TCB_TC1XC1S_TIOA0
 (0x2 << 2)

1066 
	#AT91C_TCB_TC1XC1S_TIOA2
 (0x3 << 2)

1067 
	#AT91C_TCB_TC2XC2S
 (0x3 << 4)

1068 
	#AT91C_TCB_TC2XC2S_TCLK2
 (0x0 << 4)

1069 
	#AT91C_TCB_TC2XC2S_NONE
 (0x1 << 4)

1070 
	#AT91C_TCB_TC2XC2S_TIOA0
 (0x2 << 4)

1071 
	#AT91C_TCB_TC2XC2S_TIOA1
 (0x3 << 4)

1072 

	)

1077 
	#CAN_MB_MMR
 ( 0)

1078 
	#CAN_MB_MAM
 ( 4)

1079 
	#CAN_MB_MID
 ( 8)

1080 
	#CAN_MB_MFID
 (12)

1081 
	#CAN_MB_MSR
 (16)

1082 
	#CAN_MB_MDL
 (20)

1083 
	#CAN_MB_MDH
 (24)

1084 
	#CAN_MB_MCR
 (28)

1086 
	#AT91C_CAN_MTIMEMARK
 (0xFFFF << 0)

1087 
	#AT91C_CAN_PRIOR
 (0xF << 16)

1088 
	#AT91C_CAN_MOT
 (0x7 << 24)

1089 
	#AT91C_CAN_MOT_DIS
 (0x0 << 24)

1090 
	#AT91C_CAN_MOT_RX
 (0x1 << 24)

1091 
	#AT91C_CAN_MOT_RXOVERWRITE
 (0x2 << 24)

1092 
	#AT91C_CAN_MOT_TX
 (0x3 << 24)

1093 
	#AT91C_CAN_MOT_CONSUMER
 (0x4 << 24)

1094 
	#AT91C_CAN_MOT_PRODUCER
 (0x5 << 24)

1096 
	#AT91C_CAN_MIDvB
 (0x3FFFF << 0)

1097 
	#AT91C_CAN_MIDvA
 (0x7FF << 18)

1098 
	#AT91C_CAN_MIDE
 (0x1 << 29)

1102 
	#AT91C_CAN_MTIMESTAMP
 (0xFFFF << 0)

1103 
	#AT91C_CAN_MDLC
 (0xF << 16)

1104 
	#AT91C_CAN_MRTR
 (0x1 << 20)

1105 
	#AT91C_CAN_MABT
 (0x1 << 22)

1106 
	#AT91C_CAN_MRDY
 (0x1 << 23)

1107 
	#AT91C_CAN_MMI
 (0x1 << 24)

1111 
	#AT91C_CAN_MACR
 (0x1 << 22)

1112 
	#AT91C_CAN_MTCR
 (0x1 << 23)

1113 

	)

1118 
	#CAN_MR
 ( 0)

1119 
	#CAN_IER
 ( 4)

1120 
	#CAN_IDR
 ( 8)

1121 
	#CAN_IMR
 (12)

1122 
	#CAN_SR
 (16)

1123 
	#CAN_BR
 (20)

1124 
	#CAN_TIM
 (24)

1125 
	#CAN_TIMESTP
 (28)

1126 
	#CAN_ECR
 (32)

1127 
	#CAN_TCR
 (36)

1128 
	#CAN_ACR
 (40)

1129 
	#CAN_VR
 (252)

1130 
	#CAN_MB0
 (512)

1131 
	#CAN_MB1
 (544)

1132 
	#CAN_MB2
 (576)

1133 
	#CAN_MB3
 (608)

1134 
	#CAN_MB4
 (640)

1135 
	#CAN_MB5
 (672)

1136 
	#CAN_MB6
 (704)

1137 
	#CAN_MB7
 (736)

1138 
	#CAN_MB8
 (768)

1139 
	#CAN_MB9
 (800)

1140 
	#CAN_MB10
 (832)

1141 
	#CAN_MB11
 (864)

1142 
	#CAN_MB12
 (896)

1143 
	#CAN_MB13
 (928)

1144 
	#CAN_MB14
 (960)

1145 
	#CAN_MB15
 (992)

1147 
	#AT91C_CAN_CANEN
 (0x1 << 0)

1148 
	#AT91C_CAN_LPM
 (0x1 << 1)

1149 
	#AT91C_CAN_ABM
 (0x1 << 2)

1150 
	#AT91C_CAN_OVL
 (0x1 << 3)

1151 
	#AT91C_CAN_TEOF
 (0x1 << 4)

1152 
	#AT91C_CAN_TTM
 (0x1 << 5)

1153 
	#AT91C_CAN_TIMFRZ
 (0x1 << 6)

1154 
	#AT91C_CAN_DRPT
 (0x1 << 7)

1156 
	#AT91C_CAN_MB0
 (0x1 << 0)

1157 
	#AT91C_CAN_MB1
 (0x1 << 1)

1158 
	#AT91C_CAN_MB2
 (0x1 << 2)

1159 
	#AT91C_CAN_MB3
 (0x1 << 3)

1160 
	#AT91C_CAN_MB4
 (0x1 << 4)

1161 
	#AT91C_CAN_MB5
 (0x1 << 5)

1162 
	#AT91C_CAN_MB6
 (0x1 << 6)

1163 
	#AT91C_CAN_MB7
 (0x1 << 7)

1164 
	#AT91C_CAN_MB8
 (0x1 << 8)

1165 
	#AT91C_CAN_MB9
 (0x1 << 9)

1166 
	#AT91C_CAN_MB10
 (0x1 << 10)

1167 
	#AT91C_CAN_MB11
 (0x1 << 11)

1168 
	#AT91C_CAN_MB12
 (0x1 << 12)

1169 
	#AT91C_CAN_MB13
 (0x1 << 13)

1170 
	#AT91C_CAN_MB14
 (0x1 << 14)

1171 
	#AT91C_CAN_MB15
 (0x1 << 15)

1172 
	#AT91C_CAN_ERRA
 (0x1 << 16)

1173 
	#AT91C_CAN_WARN
 (0x1 << 17)

1174 
	#AT91C_CAN_ERRP
 (0x1 << 18)

1175 
	#AT91C_CAN_BOFF
 (0x1 << 19)

1176 
	#AT91C_CAN_SLEEP
 (0x1 << 20)

1177 
	#AT91C_CAN_WAKEUP
 (0x1 << 21)

1178 
	#AT91C_CAN_TOVF
 (0x1 << 22)

1179 
	#AT91C_CAN_TSTP
 (0x1 << 23)

1180 
	#AT91C_CAN_CERR
 (0x1 << 24)

1181 
	#AT91C_CAN_SERR
 (0x1 << 25)

1182 
	#AT91C_CAN_AERR
 (0x1 << 26)

1183 
	#AT91C_CAN_FERR
 (0x1 << 27)

1184 
	#AT91C_CAN_BERR
 (0x1 << 28)

1188 
	#AT91C_CAN_RBSY
 (0x1 << 29)

1189 
	#AT91C_CAN_TBSY
 (0x1 << 30)

1190 
	#AT91C_CAN_OVLY
 (0x1 << 31)

1192 
	#AT91C_CAN_PHASE2
 (0x7 << 0)

1193 
	#AT91C_CAN_PHASE1
 (0x7 << 4)

1194 
	#AT91C_CAN_PROPAG
 (0x7 << 8)

1195 
	#AT91C_CAN_SYNC
 (0x3 << 12)

1196 
	#AT91C_CAN_BRP
 (0x7F << 16)

1197 
	#AT91C_CAN_SMP
 (0x1 << 24)

1199 
	#AT91C_CAN_TIMER
 (0xFFFF << 0)

1202 
	#AT91C_CAN_REC
 (0xFF << 0)

1203 
	#AT91C_CAN_TEC
 (0xFF << 16)

1205 
	#AT91C_CAN_TIMRST
 (0x1 << 31)

1207 

	)

1212 
	#EMAC_NCR
 ( 0)

1213 
	#EMAC_NCFGR
 ( 4)

1214 
	#EMAC_NSR
 ( 8)

1215 
	#EMAC_TSR
 (20)

1216 
	#EMAC_RBQP
 (24)

1217 
	#EMAC_TBQP
 (28)

1218 
	#EMAC_RSR
 (32)

1219 
	#EMAC_ISR
 (36)

1220 
	#EMAC_IER
 (40)

1221 
	#EMAC_IDR
 (44)

1222 
	#EMAC_IMR
 (48)

1223 
	#EMAC_MAN
 (52)

1224 
	#EMAC_PTR
 (56)

1225 
	#EMAC_PFR
 (60)

1226 
	#EMAC_FTO
 (64)

1227 
	#EMAC_SCF
 (68)

1228 
	#EMAC_MCF
 (72)

1229 
	#EMAC_FRO
 (76)

1230 
	#EMAC_FCSE
 (80)

1231 
	#EMAC_ALE
 (84)

1232 
	#EMAC_DTF
 (88)

1233 
	#EMAC_LCOL
 (92)

1234 
	#EMAC_ECOL
 (96)

1235 
	#EMAC_TUND
 (100)

1236 
	#EMAC_CSE
 (104)

1237 
	#EMAC_RRE
 (108)

1238 
	#EMAC_ROV
 (112)

1239 
	#EMAC_RSE
 (116)

1240 
	#EMAC_ELE
 (120)

1241 
	#EMAC_RJA
 (124)

1242 
	#EMAC_USF
 (128)

1243 
	#EMAC_STE
 (132)

1244 
	#EMAC_RLE
 (136)

1245 
	#EMAC_TPF
 (140)

1246 
	#EMAC_HRB
 (144)

1247 
	#EMAC_HRT
 (148)

1248 
	#EMAC_SA1L
 (152)

1249 
	#EMAC_SA1H
 (156)

1250 
	#EMAC_SA2L
 (160)

1251 
	#EMAC_SA2H
 (164)

1252 
	#EMAC_SA3L
 (168)

1253 
	#EMAC_SA3H
 (172)

1254 
	#EMAC_SA4L
 (176)

1255 
	#EMAC_SA4H
 (180)

1256 
	#EMAC_TID
 (184)

1257 
	#EMAC_TPQ
 (188)

1258 
	#EMAC_USRIO
 (192)

1259 
	#EMAC_WOL
 (196)

1260 
	#EMAC_REV
 (252)

1262 
	#AT91C_EMAC_LB
 (0x1 << 0)

1263 
	#AT91C_EMAC_LLB
 (0x1 << 1)

1264 
	#AT91C_EMAC_RE
 (0x1 << 2)

1265 
	#AT91C_EMAC_TE
 (0x1 << 3)

1266 
	#AT91C_EMAC_MPE
 (0x1 << 4)

1267 
	#AT91C_EMAC_CLRSTAT
 (0x1 << 5)

1268 
	#AT91C_EMAC_INCSTAT
 (0x1 << 6)

1269 
	#AT91C_EMAC_WESTAT
 (0x1 << 7)

1270 
	#AT91C_EMAC_BP
 (0x1 << 8)

1271 
	#AT91C_EMAC_TSTART
 (0x1 << 9)

1272 
	#AT91C_EMAC_THALT
 (0x1 << 10)

1273 
	#AT91C_EMAC_TPFR
 (0x1 << 11)

1274 
	#AT91C_EMAC_TZQ
 (0x1 << 12)

1276 
	#AT91C_EMAC_SPD
 (0x1 << 0)

1277 
	#AT91C_EMAC_FD
 (0x1 << 1)

1278 
	#AT91C_EMAC_JFRAME
 (0x1 << 3)

1279 
	#AT91C_EMAC_CAF
 (0x1 << 4)

1280 
	#AT91C_EMAC_NBC
 (0x1 << 5)

1281 
	#AT91C_EMAC_MTI
 (0x1 << 6)

1282 
	#AT91C_EMAC_UNI
 (0x1 << 7)

1283 
	#AT91C_EMAC_BIG
 (0x1 << 8)

1284 
	#AT91C_EMAC_EAE
 (0x1 << 9)

1285 
	#AT91C_EMAC_CLK
 (0x3 << 10)

1286 
	#AT91C_EMAC_CLK_HCLK_8
 (0x0 << 10)

1287 
	#AT91C_EMAC_CLK_HCLK_16
 (0x1 << 10)

1288 
	#AT91C_EMAC_CLK_HCLK_32
 (0x2 << 10)

1289 
	#AT91C_EMAC_CLK_HCLK_64
 (0x3 << 10)

1290 
	#AT91C_EMAC_RTY
 (0x1 << 12)

1291 
	#AT91C_EMAC_PAE
 (0x1 << 13)

1292 
	#AT91C_EMAC_RBOF
 (0x3 << 14)

1293 
	#AT91C_EMAC_RBOF_OFFSET_0
 (0x0 << 14)

1294 
	#AT91C_EMAC_RBOF_OFFSET_1
 (0x1 << 14)

1295 
	#AT91C_EMAC_RBOF_OFFSET_2
 (0x2 << 14)

1296 
	#AT91C_EMAC_RBOF_OFFSET_3
 (0x3 << 14)

1297 
	#AT91C_EMAC_RLCE
 (0x1 << 16)

1298 
	#AT91C_EMAC_DRFCS
 (0x1 << 17)

1299 
	#AT91C_EMAC_EFRHD
 (0x1 << 18)

1300 
	#AT91C_EMAC_IRXFCS
 (0x1 << 19)

1302 
	#AT91C_EMAC_LINKR
 (0x1 << 0)

1303 
	#AT91C_EMAC_MDIO
 (0x1 << 1)

1304 
	#AT91C_EMAC_IDLE
 (0x1 << 2)

1306 
	#AT91C_EMAC_UBR
 (0x1 << 0)

1307 
	#AT91C_EMAC_COL
 (0x1 << 1)

1308 
	#AT91C_EMAC_RLES
 (0x1 << 2)

1309 
	#AT91C_EMAC_TGO
 (0x1 << 3)

1310 
	#AT91C_EMAC_BEX
 (0x1 << 4)

1311 
	#AT91C_EMAC_COMP
 (0x1 << 5)

1312 
	#AT91C_EMAC_UND
 (0x1 << 6)

1314 
	#AT91C_EMAC_BNA
 (0x1 << 0)

1315 
	#AT91C_EMAC_REC
 (0x1 << 1)

1316 
	#AT91C_EMAC_OVR
 (0x1 << 2)

1318 
	#AT91C_EMAC_MFD
 (0x1 << 0)

1319 
	#AT91C_EMAC_RCOMP
 (0x1 << 1)

1320 
	#AT91C_EMAC_RXUBR
 (0x1 << 2)

1321 
	#AT91C_EMAC_TXUBR
 (0x1 << 3)

1322 
	#AT91C_EMAC_TUNDR
 (0x1 << 4)

1323 
	#AT91C_EMAC_RLEX
 (0x1 << 5)

1324 
	#AT91C_EMAC_TXERR
 (0x1 << 6)

1325 
	#AT91C_EMAC_TCOMP
 (0x1 << 7)

1326 
	#AT91C_EMAC_LINK
 (0x1 << 9)

1327 
	#AT91C_EMAC_ROVR
 (0x1 << 10)

1328 
	#AT91C_EMAC_HRESP
 (0x1 << 11)

1329 
	#AT91C_EMAC_PFRE
 (0x1 << 12)

1330 
	#AT91C_EMAC_PTZ
 (0x1 << 13)

1335 
	#AT91C_EMAC_DATA
 (0xFFFF << 0)

1336 
	#AT91C_EMAC_CODE
 (0x3 << 16)

1337 
	#AT91C_EMAC_REGA
 (0x1F << 18)

1338 
	#AT91C_EMAC_PHYA
 (0x1F << 23)

1339 
	#AT91C_EMAC_RW
 (0x3 << 28)

1340 
	#AT91C_EMAC_SOF
 (0x3 << 30)

1342 
	#AT91C_EMAC_RMII
 (0x1 << 0)

1344 
	#AT91C_EMAC_IP
 (0xFFFF << 0)

1345 
	#AT91C_EMAC_MAG
 (0x1 << 16)

1346 
	#AT91C_EMAC_ARP
 (0x1 << 17)

1347 
	#AT91C_EMAC_SA1
 (0x1 << 18)

1349 
	#AT91C_EMAC_REVREF
 (0xFFFF << 0)

1350 
	#AT91C_EMAC_PARTREF
 (0xFFFF << 16)

1351 

	)

1356 
	#ADC_CR
 ( 0)

1357 
	#ADC_MR
 ( 4)

1358 
	#ADC_CHER
 (16)

1359 
	#ADC_CHDR
 (20)

1360 
	#ADC_CHSR
 (24)

1361 
	#ADC_SR
 (28)

1362 
	#ADC_LCDR
 (32)

1363 
	#ADC_IER
 (36)

1364 
	#ADC_IDR
 (40)

1365 
	#ADC_IMR
 (44)

1366 
	#ADC_CDR0
 (48)

1367 
	#ADC_CDR1
 (52)

1368 
	#ADC_CDR2
 (56)

1369 
	#ADC_CDR3
 (60)

1370 
	#ADC_CDR4
 (64)

1371 
	#ADC_CDR5
 (68)

1372 
	#ADC_CDR6
 (72)

1373 
	#ADC_CDR7
 (76)

1374 
	#ADC_RPR
 (256)

1375 
	#ADC_RCR
 (260)

1376 
	#ADC_TPR
 (264)

1377 
	#ADC_TCR
 (268)

1378 
	#ADC_RNPR
 (272)

1379 
	#ADC_RNCR
 (276)

1380 
	#ADC_TNPR
 (280)

1381 
	#ADC_TNCR
 (284)

1382 
	#ADC_PTCR
 (288)

1383 
	#ADC_PTSR
 (292)

1385 
	#AT91C_ADC_SWRST
 (0x1 << 0)

1386 
	#AT91C_ADC_START
 (0x1 << 1)

1388 
	#AT91C_ADC_TRGEN
 (0x1 << 0)

1389 
	#AT91C_ADC_TRGEN_DIS
 (0x0)

1390 
	#AT91C_ADC_TRGEN_EN
 (0x1)

1391 
	#AT91C_ADC_TRGSEL
 (0x7 << 1)

1392 
	#AT91C_ADC_TRGSEL_TIOA0
 (0x0 << 1)

1393 
	#AT91C_ADC_TRGSEL_TIOA1
 (0x1 << 1)

1394 
	#AT91C_ADC_TRGSEL_TIOA2
 (0x2 << 1)

1395 
	#AT91C_ADC_TRGSEL_TIOA3
 (0x3 << 1)

1396 
	#AT91C_ADC_TRGSEL_TIOA4
 (0x4 << 1)

1397 
	#AT91C_ADC_TRGSEL_TIOA5
 (0x5 << 1)

1398 
	#AT91C_ADC_TRGSEL_EXT
 (0x6 << 1)

1399 
	#AT91C_ADC_LOWRES
 (0x1 << 4)

1400 
	#AT91C_ADC_LOWRES_10_BIT
 (0x0 << 4)

1401 
	#AT91C_ADC_LOWRES_8_BIT
 (0x1 << 4)

1402 
	#AT91C_ADC_SLEEP
 (0x1 << 5)

1403 
	#AT91C_ADC_SLEEP_NORMAL_MODE
 (0x0 << 5)

1404 
	#AT91C_ADC_SLEEP_MODE
 (0x1 << 5)

1405 
	#AT91C_ADC_PRESCAL
 (0x3F << 8)

1406 
	#AT91C_ADC_STARTUP
 (0x1F << 16)

1407 
	#AT91C_ADC_SHTIM
 (0xF << 24)

1409 
	#AT91C_ADC_CH0
 (0x1 << 0)

1410 
	#AT91C_ADC_CH1
 (0x1 << 1)

1411 
	#AT91C_ADC_CH2
 (0x1 << 2)

1412 
	#AT91C_ADC_CH3
 (0x1 << 3)

1413 
	#AT91C_ADC_CH4
 (0x1 << 4)

1414 
	#AT91C_ADC_CH5
 (0x1 << 5)

1415 
	#AT91C_ADC_CH6
 (0x1 << 6)

1416 
	#AT91C_ADC_CH7
 (0x1 << 7)

1420 
	#AT91C_ADC_EOC0
 (0x1 << 0)

1421 
	#AT91C_ADC_EOC1
 (0x1 << 1)

1422 
	#AT91C_ADC_EOC2
 (0x1 << 2)

1423 
	#AT91C_ADC_EOC3
 (0x1 << 3)

1424 
	#AT91C_ADC_EOC4
 (0x1 << 4)

1425 
	#AT91C_ADC_EOC5
 (0x1 << 5)

1426 
	#AT91C_ADC_EOC6
 (0x1 << 6)

1427 
	#AT91C_ADC_EOC7
 (0x1 << 7)

1428 
	#AT91C_ADC_OVRE0
 (0x1 << 8)

1429 
	#AT91C_ADC_OVRE1
 (0x1 << 9)

1430 
	#AT91C_ADC_OVRE2
 (0x1 << 10)

1431 
	#AT91C_ADC_OVRE3
 (0x1 << 11)

1432 
	#AT91C_ADC_OVRE4
 (0x1 << 12)

1433 
	#AT91C_ADC_OVRE5
 (0x1 << 13)

1434 
	#AT91C_ADC_OVRE6
 (0x1 << 14)

1435 
	#AT91C_ADC_OVRE7
 (0x1 << 15)

1436 
	#AT91C_ADC_DRDY
 (0x1 << 16)

1437 
	#AT91C_ADC_GOVRE
 (0x1 << 17)

1438 
	#AT91C_ADC_ENDRX
 (0x1 << 18)

1439 
	#AT91C_ADC_RXBUFF
 (0x1 << 19)

1441 
	#AT91C_ADC_LDATA
 (0x3FF << 0)

1446 
	#AT91C_ADC_DATA
 (0x3FF << 0)

1454 

	)

1459 
	#AES_CR
 ( 0)

1460 
	#AES_MR
 ( 4)

1461 
	#AES_IER
 (16)

1462 
	#AES_IDR
 (20)

1463 
	#AES_IMR
 (24)

1464 
	#AES_ISR
 (28)

1465 
	#AES_KEYWxR
 (32)

1466 
	#AES_IDATAxR
 (64)

1467 
	#AES_ODATAxR
 (80)

1468 
	#AES_IVxR
 (96)

1469 
	#AES_VR
 (252)

1470 
	#AES_RPR
 (256)

1471 
	#AES_RCR
 (260)

1472 
	#AES_TPR
 (264)

1473 
	#AES_TCR
 (268)

1474 
	#AES_RNPR
 (272)

1475 
	#AES_RNCR
 (276)

1476 
	#AES_TNPR
 (280)

1477 
	#AES_TNCR
 (284)

1478 
	#AES_PTCR
 (288)

1479 
	#AES_PTSR
 (292)

1481 
	#AT91C_AES_START
 (0x1 << 0)

1482 
	#AT91C_AES_SWRST
 (0x1 << 8)

1483 
	#AT91C_AES_LOADSEED
 (0x1 << 16)

1485 
	#AT91C_AES_CIPHER
 (0x1 << 0)

1486 
	#AT91C_AES_PROCDLY
 (0xF << 4)

1487 
	#AT91C_AES_SMOD
 (0x3 << 8)

1488 
	#AT91C_AES_SMOD_MANUAL
 (0x0 << 8)

1489 
	#AT91C_AES_SMOD_AUTO
 (0x1 << 8)

1490 
	#AT91C_AES_SMOD_PDC
 (0x2 << 8)

1491 
	#AT91C_AES_OPMOD
 (0x7 << 12)

1492 
	#AT91C_AES_OPMOD_ECB
 (0x0 << 12)

1493 
	#AT91C_AES_OPMOD_CBC
 (0x1 << 12)

1494 
	#AT91C_AES_OPMOD_OFB
 (0x2 << 12)

1495 
	#AT91C_AES_OPMOD_CFB
 (0x3 << 12)

1496 
	#AT91C_AES_OPMOD_CTR
 (0x4 << 12)

1497 
	#AT91C_AES_LOD
 (0x1 << 15)

1498 
	#AT91C_AES_CFBS
 (0x7 << 16)

1499 
	#AT91C_AES_CFBS_128_BIT
 (0x0 << 16)

1500 
	#AT91C_AES_CFBS_64_BIT
 (0x1 << 16)

1501 
	#AT91C_AES_CFBS_32_BIT
 (0x2 << 16)

1502 
	#AT91C_AES_CFBS_16_BIT
 (0x3 << 16)

1503 
	#AT91C_AES_CFBS_8_BIT
 (0x4 << 16)

1504 
	#AT91C_AES_CKEY
 (0xF << 20)

1505 
	#AT91C_AES_CTYPE
 (0x1F << 24)

1506 
	#AT91C_AES_CTYPE_TYPE1_EN
 (0x1 << 24)

1507 
	#AT91C_AES_CTYPE_TYPE2_EN
 (0x2 << 24)

1508 
	#AT91C_AES_CTYPE_TYPE3_EN
 (0x4 << 24)

1509 
	#AT91C_AES_CTYPE_TYPE4_EN
 (0x8 << 24)

1510 
	#AT91C_AES_CTYPE_TYPE5_EN
 (0x10 << 24)

1512 
	#AT91C_AES_DATRDY
 (0x1 << 0)

1513 
	#AT91C_AES_ENDRX
 (0x1 << 1)

1514 
	#AT91C_AES_ENDTX
 (0x1 << 2)

1515 
	#AT91C_AES_RXBUFF
 (0x1 << 3)

1516 
	#AT91C_AES_TXBUFE
 (0x1 << 4)

1517 
	#AT91C_AES_URAD
 (0x1 << 8)

1521 
	#AT91C_AES_URAT
 (0x7 << 12)

1522 
	#AT91C_AES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1523 
	#AT91C_AES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1524 
	#AT91C_AES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1525 
	#AT91C_AES_URAT_OUT_DAT_READ_SUBKEY
 (0x3 << 12)

1526 
	#AT91C_AES_URAT_MODEREG_WRITE_SUBKEY
 (0x4 << 12)

1527 
	#AT91C_AES_URAT_WO_REG_READ
 (0x5 << 12)

1528 

	)

1533 
	#TDES_CR
 ( 0)

1534 
	#TDES_MR
 ( 4)

1535 
	#TDES_IER
 (16)

1536 
	#TDES_IDR
 (20)

1537 
	#TDES_IMR
 (24)

1538 
	#TDES_ISR
 (28)

1539 
	#TDES_KEY1WxR
 (32)

1540 
	#TDES_KEY2WxR
 (40)

1541 
	#TDES_KEY3WxR
 (48)

1542 
	#TDES_IDATAxR
 (64)

1543 
	#TDES_ODATAxR
 (80)

1544 
	#TDES_IVxR
 (96)

1545 
	#TDES_VR
 (252)

1546 
	#TDES_RPR
 (256)

1547 
	#TDES_RCR
 (260)

1548 
	#TDES_TPR
 (264)

1549 
	#TDES_TCR
 (268)

1550 
	#TDES_RNPR
 (272)

1551 
	#TDES_RNCR
 (276)

1552 
	#TDES_TNPR
 (280)

1553 
	#TDES_TNCR
 (284)

1554 
	#TDES_PTCR
 (288)

1555 
	#TDES_PTSR
 (292)

1557 
	#AT91C_TDES_START
 (0x1 << 0)

1558 
	#AT91C_TDES_SWRST
 (0x1 << 8)

1560 
	#AT91C_TDES_CIPHER
 (0x1 << 0)

1561 
	#AT91C_TDES_TDESMOD
 (0x1 << 1)

1562 
	#AT91C_TDES_KEYMOD
 (0x1 << 4)

1563 
	#AT91C_TDES_SMOD
 (0x3 << 8)

1564 
	#AT91C_TDES_SMOD_MANUAL
 (0x0 << 8)

1565 
	#AT91C_TDES_SMOD_AUTO
 (0x1 << 8)

1566 
	#AT91C_TDES_SMOD_PDC
 (0x2 << 8)

1567 
	#AT91C_TDES_OPMOD
 (0x3 << 12)

1568 
	#AT91C_TDES_OPMOD_ECB
 (0x0 << 12)

1569 
	#AT91C_TDES_OPMOD_CBC
 (0x1 << 12)

1570 
	#AT91C_TDES_OPMOD_OFB
 (0x2 << 12)

1571 
	#AT91C_TDES_OPMOD_CFB
 (0x3 << 12)

1572 
	#AT91C_TDES_LOD
 (0x1 << 15)

1573 
	#AT91C_TDES_CFBS
 (0x3 << 16)

1574 
	#AT91C_TDES_CFBS_64_BIT
 (0x0 << 16)

1575 
	#AT91C_TDES_CFBS_32_BIT
 (0x1 << 16)

1576 
	#AT91C_TDES_CFBS_16_BIT
 (0x2 << 16)

1577 
	#AT91C_TDES_CFBS_8_BIT
 (0x3 << 16)

1579 
	#AT91C_TDES_DATRDY
 (0x1 << 0)

1580 
	#AT91C_TDES_ENDRX
 (0x1 << 1)

1581 
	#AT91C_TDES_ENDTX
 (0x1 << 2)

1582 
	#AT91C_TDES_RXBUFF
 (0x1 << 3)

1583 
	#AT91C_TDES_TXBUFE
 (0x1 << 4)

1584 
	#AT91C_TDES_URAD
 (0x1 << 8)

1588 
	#AT91C_TDES_URAT
 (0x3 << 12)

1589 
	#AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC
 (0x0 << 12)

1590 
	#AT91C_TDES_URAT_OUT_DAT_READ_DATPROC
 (0x1 << 12)

1591 
	#AT91C_TDES_URAT_MODEREG_WRITE_DATPROC
 (0x2 << 12)

1592 
	#AT91C_TDES_URAT_WO_REG_READ
 (0x3 << 12)

1593 

	)

1599 
	#AT91C_AIC_IVR
 (0xFFFFF100)

1600 
	#AT91C_AIC_SMR
 (0xFFFFF000)

1601 
	#AT91C_AIC_FVR
 (0xFFFFF104)

1602 
	#AT91C_AIC_DCR
 (0xFFFFF138)

1603 
	#AT91C_AIC_EOICR
 (0xFFFFF130)

1604 
	#AT91C_AIC_SVR
 (0xFFFFF080)

1605 
	#AT91C_AIC_FFSR
 (0xFFFFF148)

1606 
	#AT91C_AIC_ICCR
 (0xFFFFF128)

1607 
	#AT91C_AIC_ISR
 (0xFFFFF108)

1608 
	#AT91C_AIC_IMR
 (0xFFFFF110)

1609 
	#AT91C_AIC_IPR
 (0xFFFFF10C)

1610 
	#AT91C_AIC_FFER
 (0xFFFFF140)

1611 
	#AT91C_AIC_IECR
 (0xFFFFF120)

1612 
	#AT91C_AIC_ISCR
 (0xFFFFF12C)

1613 
	#AT91C_AIC_FFDR
 (0xFFFFF144)

1614 
	#AT91C_AIC_CISR
 (0xFFFFF114)

1615 
	#AT91C_AIC_IDCR
 (0xFFFFF124)

1616 
	#AT91C_AIC_SPU
 (0xFFFFF134)

1618 
	#AT91C_DBGU_TCR
 (0xFFFFF30C)

1619 
	#AT91C_DBGU_RNPR
 (0xFFFFF310)

1620 
	#AT91C_DBGU_TNPR
 (0xFFFFF318)

1621 
	#AT91C_DBGU_TPR
 (0xFFFFF308)

1622 
	#AT91C_DBGU_RPR
 (0xFFFFF300)

1623 
	#AT91C_DBGU_RCR
 (0xFFFFF304)

1624 
	#AT91C_DBGU_RNCR
 (0xFFFFF314)

1625 
	#AT91C_DBGU_PTCR
 (0xFFFFF320)

1626 
	#AT91C_DBGU_PTSR
 (0xFFFFF324)

1627 
	#AT91C_DBGU_TNCR
 (0xFFFFF31C)

1629 
	#AT91C_DBGU_EXID
 (0xFFFFF244)

1630 
	#AT91C_DBGU_BRGR
 (0xFFFFF220)

1631 
	#AT91C_DBGU_IDR
 (0xFFFFF20C)

1632 
	#AT91C_DBGU_CSR
 (0xFFFFF214)

1633 
	#AT91C_DBGU_CIDR
 (0xFFFFF240)

1634 
	#AT91C_DBGU_MR
 (0xFFFFF204)

1635 
	#AT91C_DBGU_IMR
 (0xFFFFF210)

1636 
	#AT91C_DBGU_CR
 (0xFFFFF200)

1637 
	#AT91C_DBGU_FNTR
 (0xFFFFF248)

1638 
	#AT91C_DBGU_THR
 (0xFFFFF21C)

1639 
	#AT91C_DBGU_RHR
 (0xFFFFF218)

1640 
	#AT91C_DBGU_IER
 (0xFFFFF208)

1642 
	#AT91C_PIOA_ODR
 (0xFFFFF414)

1643 
	#AT91C_PIOA_SODR
 (0xFFFFF430)

1644 
	#AT91C_PIOA_ISR
 (0xFFFFF44C)

1645 
	#AT91C_PIOA_ABSR
 (0xFFFFF478)

1646 
	#AT91C_PIOA_IER
 (0xFFFFF440)

1647 
	#AT91C_PIOA_PPUDR
 (0xFFFFF460)

1648 
	#AT91C_PIOA_IMR
 (0xFFFFF448)

1649 
	#AT91C_PIOA_PER
 (0xFFFFF400)

1650 
	#AT91C_PIOA_IFDR
 (0xFFFFF424)

1651 
	#AT91C_PIOA_OWDR
 (0xFFFFF4A4)

1652 
	#AT91C_PIOA_MDSR
 (0xFFFFF458)

1653 
	#AT91C_PIOA_IDR
 (0xFFFFF444)

1654 
	#AT91C_PIOA_ODSR
 (0xFFFFF438)

1655 
	#AT91C_PIOA_PPUSR
 (0xFFFFF468)

1656 
	#AT91C_PIOA_OWSR
 (0xFFFFF4A8)

1657 
	#AT91C_PIOA_BSR
 (0xFFFFF474)

1658 
	#AT91C_PIOA_OWER
 (0xFFFFF4A0)

1659 
	#AT91C_PIOA_IFER
 (0xFFFFF420)

1660 
	#AT91C_PIOA_PDSR
 (0xFFFFF43C)

1661 
	#AT91C_PIOA_PPUER
 (0xFFFFF464)

1662 
	#AT91C_PIOA_OSR
 (0xFFFFF418)

1663 
	#AT91C_PIOA_ASR
 (0xFFFFF470)

1664 
	#AT91C_PIOA_MDDR
 (0xFFFFF454)

1665 
	#AT91C_PIOA_CODR
 (0xFFFFF434)

1666 
	#AT91C_PIOA_MDER
 (0xFFFFF450)

1667 
	#AT91C_PIOA_PDR
 (0xFFFFF404)

1668 
	#AT91C_PIOA_IFSR
 (0xFFFFF428)

1669 
	#AT91C_PIOA_OER
 (0xFFFFF410)

1670 
	#AT91C_PIOA_PSR
 (0xFFFFF408)

1672 
	#AT91C_PIOB_OWDR
 (0xFFFFF6A4)

1673 
	#AT91C_PIOB_MDER
 (0xFFFFF650)

1674 
	#AT91C_PIOB_PPUSR
 (0xFFFFF668)

1675 
	#AT91C_PIOB_IMR
 (0xFFFFF648)

1676 
	#AT91C_PIOB_ASR
 (0xFFFFF670)

1677 
	#AT91C_PIOB_PPUDR
 (0xFFFFF660)

1678 
	#AT91C_PIOB_PSR
 (0xFFFFF608)

1679 
	#AT91C_PIOB_IER
 (0xFFFFF640)

1680 
	#AT91C_PIOB_CODR
 (0xFFFFF634)

1681 
	#AT91C_PIOB_OWER
 (0xFFFFF6A0)

1682 
	#AT91C_PIOB_ABSR
 (0xFFFFF678)

1683 
	#AT91C_PIOB_IFDR
 (0xFFFFF624)

1684 
	#AT91C_PIOB_PDSR
 (0xFFFFF63C)

1685 
	#AT91C_PIOB_IDR
 (0xFFFFF644)

1686 
	#AT91C_PIOB_OWSR
 (0xFFFFF6A8)

1687 
	#AT91C_PIOB_PDR
 (0xFFFFF604)

1688 
	#AT91C_PIOB_ODR
 (0xFFFFF614)

1689 
	#AT91C_PIOB_IFSR
 (0xFFFFF628)

1690 
	#AT91C_PIOB_PPUER
 (0xFFFFF664)

1691 
	#AT91C_PIOB_SODR
 (0xFFFFF630)

1692 
	#AT91C_PIOB_ISR
 (0xFFFFF64C)

1693 
	#AT91C_PIOB_ODSR
 (0xFFFFF638)

1694 
	#AT91C_PIOB_OSR
 (0xFFFFF618)

1695 
	#AT91C_PIOB_MDSR
 (0xFFFFF658)

1696 
	#AT91C_PIOB_IFER
 (0xFFFFF620)

1697 
	#AT91C_PIOB_BSR
 (0xFFFFF674)

1698 
	#AT91C_PIOB_MDDR
 (0xFFFFF654)

1699 
	#AT91C_PIOB_OER
 (0xFFFFF610)

1700 
	#AT91C_PIOB_PER
 (0xFFFFF600)

1702 
	#AT91C_CKGR_MOR
 (0xFFFFFC20)

1703 
	#AT91C_CKGR_PLLR
 (0xFFFFFC2C)

1704 
	#AT91C_CKGR_MCFR
 (0xFFFFFC24)

1706 
	#AT91C_PMC_IDR
 (0xFFFFFC64)

1707 
	#AT91C_PMC_MOR
 (0xFFFFFC20)

1708 
	#AT91C_PMC_PLLR
 (0xFFFFFC2C)

1709 
	#AT91C_PMC_PCER
 (0xFFFFFC10)

1710 
	#AT91C_PMC_PCKR
 (0xFFFFFC40)

1711 
	#AT91C_PMC_MCKR
 (0xFFFFFC30)

1712 
	#AT91C_PMC_SCDR
 (0xFFFFFC04)

1713 
	#AT91C_PMC_PCDR
 (0xFFFFFC14)

1714 
	#AT91C_PMC_SCSR
 (0xFFFFFC08)

1715 
	#AT91C_PMC_PCSR
 (0xFFFFFC18)

1716 
	#AT91C_PMC_MCFR
 (0xFFFFFC24)

1717 
	#AT91C_PMC_SCER
 (0xFFFFFC00)

1718 
	#AT91C_PMC_IMR
 (0xFFFFFC6C)

1719 
	#AT91C_PMC_IER
 (0xFFFFFC60)

1720 
	#AT91C_PMC_SR
 (0xFFFFFC68)

1722 
	#AT91C_RSTC_RCR
 (0xFFFFFD00)

1723 
	#AT91C_RSTC_RMR
 (0xFFFFFD08)

1724 
	#AT91C_RSTC_RSR
 (0xFFFFFD04)

1726 
	#AT91C_RTTC_RTSR
 (0xFFFFFD2C)

1727 
	#AT91C_RTTC_RTMR
 (0xFFFFFD20)

1728 
	#AT91C_RTTC_RTVR
 (0xFFFFFD28)

1729 
	#AT91C_RTTC_RTAR
 (0xFFFFFD24)

1731 
	#AT91C_PITC_PIVR
 (0xFFFFFD38)

1732 
	#AT91C_PITC_PISR
 (0xFFFFFD34)

1733 
	#AT91C_PITC_PIIR
 (0xFFFFFD3C)

1734 
	#AT91C_PITC_PIMR
 (0xFFFFFD30)

1736 
	#AT91C_WDTC_WDCR
 (0xFFFFFD40)

1737 
	#AT91C_WDTC_WDSR
 (0xFFFFFD48)

1738 
	#AT91C_WDTC_WDMR
 (0xFFFFFD44)

1740 
	#AT91C_VREG_MR
 (0xFFFFFD60)

1742 
	#AT91C_MC_ASR
 (0xFFFFFF04)

1743 
	#AT91C_MC_RCR
 (0xFFFFFF00)

1744 
	#AT91C_MC_FCR
 (0xFFFFFF64)

1745 
	#AT91C_MC_AASR
 (0xFFFFFF08)

1746 
	#AT91C_MC_FSR
 (0xFFFFFF68)

1747 
	#AT91C_MC_FMR
 (0xFFFFFF60)

1749 
	#AT91C_SPI1_PTCR
 (0xFFFE4120)

1750 
	#AT91C_SPI1_RPR
 (0xFFFE4100)

1751 
	#AT91C_SPI1_TNCR
 (0xFFFE411C)

1752 
	#AT91C_SPI1_TPR
 (0xFFFE4108)

1753 
	#AT91C_SPI1_TNPR
 (0xFFFE4118)

1754 
	#AT91C_SPI1_TCR
 (0xFFFE410C)

1755 
	#AT91C_SPI1_RCR
 (0xFFFE4104)

1756 
	#AT91C_SPI1_RNPR
 (0xFFFE4110)

1757 
	#AT91C_SPI1_RNCR
 (0xFFFE4114)

1758 
	#AT91C_SPI1_PTSR
 (0xFFFE4124)

1760 
	#AT91C_SPI1_IMR
 (0xFFFE401C)

1761 
	#AT91C_SPI1_IER
 (0xFFFE4014)

1762 
	#AT91C_SPI1_MR
 (0xFFFE4004)

1763 
	#AT91C_SPI1_RDR
 (0xFFFE4008)

1764 
	#AT91C_SPI1_IDR
 (0xFFFE4018)

1765 
	#AT91C_SPI1_SR
 (0xFFFE4010)

1766 
	#AT91C_SPI1_TDR
 (0xFFFE400C)

1767 
	#AT91C_SPI1_CR
 (0xFFFE4000)

1768 
	#AT91C_SPI1_CSR
 (0xFFFE4030)

1770 
	#AT91C_SPI0_PTCR
 (0xFFFE0120)

1771 
	#AT91C_SPI0_TPR
 (0xFFFE0108)

1772 
	#AT91C_SPI0_TCR
 (0xFFFE010C)

1773 
	#AT91C_SPI0_RCR
 (0xFFFE0104)

1774 
	#AT91C_SPI0_PTSR
 (0xFFFE0124)

1775 
	#AT91C_SPI0_RNPR
 (0xFFFE0110)

1776 
	#AT91C_SPI0_RPR
 (0xFFFE0100)

1777 
	#AT91C_SPI0_TNCR
 (0xFFFE011C)

1778 
	#AT91C_SPI0_RNCR
 (0xFFFE0114)

1779 
	#AT91C_SPI0_TNPR
 (0xFFFE0118)

1781 
	#AT91C_SPI0_IER
 (0xFFFE0014)

1782 
	#AT91C_SPI0_SR
 (0xFFFE0010)

1783 
	#AT91C_SPI0_IDR
 (0xFFFE0018)

1784 
	#AT91C_SPI0_CR
 (0xFFFE0000)

1785 
	#AT91C_SPI0_MR
 (0xFFFE0004)

1786 
	#AT91C_SPI0_IMR
 (0xFFFE001C)

1787 
	#AT91C_SPI0_TDR
 (0xFFFE000C)

1788 
	#AT91C_SPI0_RDR
 (0xFFFE0008)

1789 
	#AT91C_SPI0_CSR
 (0xFFFE0030)

1791 
	#AT91C_US1_RNCR
 (0xFFFC4114)

1792 
	#AT91C_US1_PTCR
 (0xFFFC4120)

1793 
	#AT91C_US1_TCR
 (0xFFFC410C)

1794 
	#AT91C_US1_PTSR
 (0xFFFC4124)

1795 
	#AT91C_US1_TNPR
 (0xFFFC4118)

1796 
	#AT91C_US1_RCR
 (0xFFFC4104)

1797 
	#AT91C_US1_RNPR
 (0xFFFC4110)

1798 
	#AT91C_US1_RPR
 (0xFFFC4100)

1799 
	#AT91C_US1_TNCR
 (0xFFFC411C)

1800 
	#AT91C_US1_TPR
 (0xFFFC4108)

1802 
	#AT91C_US1_IF
 (0xFFFC404C)

1803 
	#AT91C_US1_NER
 (0xFFFC4044)

1804 
	#AT91C_US1_RTOR
 (0xFFFC4024)

1805 
	#AT91C_US1_CSR
 (0xFFFC4014)

1806 
	#AT91C_US1_IDR
 (0xFFFC400C)

1807 
	#AT91C_US1_IER
 (0xFFFC4008)

1808 
	#AT91C_US1_THR
 (0xFFFC401C)

1809 
	#AT91C_US1_TTGR
 (0xFFFC4028)

1810 
	#AT91C_US1_RHR
 (0xFFFC4018)

1811 
	#AT91C_US1_BRGR
 (0xFFFC4020)

1812 
	#AT91C_US1_IMR
 (0xFFFC4010)

1813 
	#AT91C_US1_FIDI
 (0xFFFC4040)

1814 
	#AT91C_US1_CR
 (0xFFFC4000)

1815 
	#AT91C_US1_MR
 (0xFFFC4004)

1817 
	#AT91C_US0_TNPR
 (0xFFFC0118)

1818 
	#AT91C_US0_RNPR
 (0xFFFC0110)

1819 
	#AT91C_US0_TCR
 (0xFFFC010C)

1820 
	#AT91C_US0_PTCR
 (0xFFFC0120)

1821 
	#AT91C_US0_PTSR
 (0xFFFC0124)

1822 
	#AT91C_US0_TNCR
 (0xFFFC011C)

1823 
	#AT91C_US0_TPR
 (0xFFFC0108)

1824 
	#AT91C_US0_RCR
 (0xFFFC0104)

1825 
	#AT91C_US0_RPR
 (0xFFFC0100)

1826 
	#AT91C_US0_RNCR
 (0xFFFC0114)

1828 
	#AT91C_US0_BRGR
 (0xFFFC0020)

1829 
	#AT91C_US0_NER
 (0xFFFC0044)

1830 
	#AT91C_US0_CR
 (0xFFFC0000)

1831 
	#AT91C_US0_IMR
 (0xFFFC0010)

1832 
	#AT91C_US0_FIDI
 (0xFFFC0040)

1833 
	#AT91C_US0_TTGR
 (0xFFFC0028)

1834 
	#AT91C_US0_MR
 (0xFFFC0004)

1835 
	#AT91C_US0_RTOR
 (0xFFFC0024)

1836 
	#AT91C_US0_CSR
 (0xFFFC0014)

1837 
	#AT91C_US0_RHR
 (0xFFFC0018)

1838 
	#AT91C_US0_IDR
 (0xFFFC000C)

1839 
	#AT91C_US0_THR
 (0xFFFC001C)

1840 
	#AT91C_US0_IF
 (0xFFFC004C)

1841 
	#AT91C_US0_IER
 (0xFFFC0008)

1843 
	#AT91C_SSC_TNCR
 (0xFFFD411C)

1844 
	#AT91C_SSC_RPR
 (0xFFFD4100)

1845 
	#AT91C_SSC_RNCR
 (0xFFFD4114)

1846 
	#AT91C_SSC_TPR
 (0xFFFD4108)

1847 
	#AT91C_SSC_PTCR
 (0xFFFD4120)

1848 
	#AT91C_SSC_TCR
 (0xFFFD410C)

1849 
	#AT91C_SSC_RCR
 (0xFFFD4104)

1850 
	#AT91C_SSC_RNPR
 (0xFFFD4110)

1851 
	#AT91C_SSC_TNPR
 (0xFFFD4118)

1852 
	#AT91C_SSC_PTSR
 (0xFFFD4124)

1854 
	#AT91C_SSC_RHR
 (0xFFFD4020)

1855 
	#AT91C_SSC_RSHR
 (0xFFFD4030)

1856 
	#AT91C_SSC_TFMR
 (0xFFFD401C)

1857 
	#AT91C_SSC_IDR
 (0xFFFD4048)

1858 
	#AT91C_SSC_THR
 (0xFFFD4024)

1859 
	#AT91C_SSC_RCMR
 (0xFFFD4010)

1860 
	#AT91C_SSC_IER
 (0xFFFD4044)

1861 
	#AT91C_SSC_TSHR
 (0xFFFD4034)

1862 
	#AT91C_SSC_SR
 (0xFFFD4040)

1863 
	#AT91C_SSC_CMR
 (0xFFFD4004)

1864 
	#AT91C_SSC_TCMR
 (0xFFFD4018)

1865 
	#AT91C_SSC_CR
 (0xFFFD4000)

1866 
	#AT91C_SSC_IMR
 (0xFFFD404C)

1867 
	#AT91C_SSC_RFMR
 (0xFFFD4014)

1869 
	#AT91C_TWI_IER
 (0xFFFB8024)

1870 
	#AT91C_TWI_CR
 (0xFFFB8000)

1871 
	#AT91C_TWI_SR
 (0xFFFB8020)

1872 
	#AT91C_TWI_IMR
 (0xFFFB802C)

1873 
	#AT91C_TWI_THR
 (0xFFFB8034)

1874 
	#AT91C_TWI_IDR
 (0xFFFB8028)

1875 
	#AT91C_TWI_IADR
 (0xFFFB800C)

1876 
	#AT91C_TWI_MMR
 (0xFFFB8004)

1877 
	#AT91C_TWI_CWGR
 (0xFFFB8010)

1878 
	#AT91C_TWI_RHR
 (0xFFFB8030)

1880 
	#AT91C_PWMC_CH3_CUPDR
 (0xFFFCC270)

1881 
	#AT91C_PWMC_CH3_Re£rved
 (0xFFFCC274)

1882 
	#AT91C_PWMC_CH3_CPRDR
 (0xFFFCC268)

1883 
	#AT91C_PWMC_CH3_CDTYR
 (0xFFFCC264)

1884 
	#AT91C_PWMC_CH3_CCNTR
 (0xFFFCC26C)

1885 
	#AT91C_PWMC_CH3_CMR
 (0xFFFCC260)

1887 
	#AT91C_PWMC_CH2_Re£rved
 (0xFFFCC254)

1888 
	#AT91C_PWMC_CH2_CMR
 (0xFFFCC240)

1889 
	#AT91C_PWMC_CH2_CCNTR
 (0xFFFCC24C)

1890 
	#AT91C_PWMC_CH2_CPRDR
 (0xFFFCC248)

1891 
	#AT91C_PWMC_CH2_CUPDR
 (0xFFFCC250)

1892 
	#AT91C_PWMC_CH2_CDTYR
 (0xFFFCC244)

1894 
	#AT91C_PWMC_CH1_Re£rved
 (0xFFFCC234)

1895 
	#AT91C_PWMC_CH1_CUPDR
 (0xFFFCC230)

1896 
	#AT91C_PWMC_CH1_CPRDR
 (0xFFFCC228)

1897 
	#AT91C_PWMC_CH1_CCNTR
 (0xFFFCC22C)

1898 
	#AT91C_PWMC_CH1_CDTYR
 (0xFFFCC224)

1899 
	#AT91C_PWMC_CH1_CMR
 (0xFFFCC220)

1901 
	#AT91C_PWMC_CH0_Re£rved
 (0xFFFCC214)

1902 
	#AT91C_PWMC_CH0_CPRDR
 (0xFFFCC208)

1903 
	#AT91C_PWMC_CH0_CDTYR
 (0xFFFCC204)

1904 
	#AT91C_PWMC_CH0_CMR
 (0xFFFCC200)

1905 
	#AT91C_PWMC_CH0_CUPDR
 (0xFFFCC210)

1906 
	#AT91C_PWMC_CH0_CCNTR
 (0xFFFCC20C)

1908 
	#AT91C_PWMC_IDR
 (0xFFFCC014)

1909 
	#AT91C_PWMC_DIS
 (0xFFFCC008)

1910 
	#AT91C_PWMC_IER
 (0xFFFCC010)

1911 
	#AT91C_PWMC_VR
 (0xFFFCC0FC)

1912 
	#AT91C_PWMC_ISR
 (0xFFFCC01C)

1913 
	#AT91C_PWMC_SR
 (0xFFFCC00C)

1914 
	#AT91C_PWMC_IMR
 (0xFFFCC018)

1915 
	#AT91C_PWMC_MR
 (0xFFFCC000)

1916 
	#AT91C_PWMC_ENA
 (0xFFFCC004)

1918 
	#AT91C_UDP_IMR
 (0xFFFB0018)

1919 
	#AT91C_UDP_FADDR
 (0xFFFB0008)

1920 
	#AT91C_UDP_NUM
 (0xFFFB0000)

1921 
	#AT91C_UDP_FDR
 (0xFFFB0050)

1922 
	#AT91C_UDP_ISR
 (0xFFFB001C)

1923 
	#AT91C_UDP_CSR
 (0xFFFB0030)

1924 
	#AT91C_UDP_IDR
 (0xFFFB0014)

1925 
	#AT91C_UDP_ICR
 (0xFFFB0020)

1926 
	#AT91C_UDP_RSTEP
 (0xFFFB0028)

1927 
	#AT91C_UDP_TXVC
 (0xFFFB0074)

1928 
	#AT91C_UDP_GLBSTATE
 (0xFFFB0004)

1929 
	#AT91C_UDP_IER
 (0xFFFB0010)

1931 
	#AT91C_TC0_SR
 (0xFFFA0020)

1932 
	#AT91C_TC0_RC
 (0xFFFA001C)

1933 
	#AT91C_TC0_RB
 (0xFFFA0018)

1934 
	#AT91C_TC0_CCR
 (0xFFFA0000)

1935 
	#AT91C_TC0_CMR
 (0xFFFA0004)

1936 
	#AT91C_TC0_IER
 (0xFFFA0024)

1937 
	#AT91C_TC0_RA
 (0xFFFA0014)

1938 
	#AT91C_TC0_IDR
 (0xFFFA0028)

1939 
	#AT91C_TC0_CV
 (0xFFFA0010)

1940 
	#AT91C_TC0_IMR
 (0xFFFA002C)

1942 
	#AT91C_TC1_RB
 (0xFFFA0058)

1943 
	#AT91C_TC1_CCR
 (0xFFFA0040)

1944 
	#AT91C_TC1_IER
 (0xFFFA0064)

1945 
	#AT91C_TC1_IDR
 (0xFFFA0068)

1946 
	#AT91C_TC1_SR
 (0xFFFA0060)

1947 
	#AT91C_TC1_CMR
 (0xFFFA0044)

1948 
	#AT91C_TC1_RA
 (0xFFFA0054)

1949 
	#AT91C_TC1_RC
 (0xFFFA005C)

1950 
	#AT91C_TC1_IMR
 (0xFFFA006C)

1951 
	#AT91C_TC1_CV
 (0xFFFA0050)

1953 
	#AT91C_TC2_CMR
 (0xFFFA0084)

1954 
	#AT91C_TC2_CCR
 (0xFFFA0080)

1955 
	#AT91C_TC2_CV
 (0xFFFA0090)

1956 
	#AT91C_TC2_RA
 (0xFFFA0094)

1957 
	#AT91C_TC2_RB
 (0xFFFA0098)

1958 
	#AT91C_TC2_IDR
 (0xFFFA00A8)

1959 
	#AT91C_TC2_IMR
 (0xFFFA00AC)

1960 
	#AT91C_TC2_RC
 (0xFFFA009C)

1961 
	#AT91C_TC2_IER
 (0xFFFA00A4)

1962 
	#AT91C_TC2_SR
 (0xFFFA00A0)

1964 
	#AT91C_TCB_BMR
 (0xFFFA00C4)

1965 
	#AT91C_TCB_BCR
 (0xFFFA00C0)

1967 
	#AT91C_CAN_MB0_MDL
 (0xFFFD0214)

1968 
	#AT91C_CAN_MB0_MAM
 (0xFFFD0204)

1969 
	#AT91C_CAN_MB0_MCR
 (0xFFFD021C)

1970 
	#AT91C_CAN_MB0_MID
 (0xFFFD0208)

1971 
	#AT91C_CAN_MB0_MSR
 (0xFFFD0210)

1972 
	#AT91C_CAN_MB0_MFID
 (0xFFFD020C)

1973 
	#AT91C_CAN_MB0_MDH
 (0xFFFD0218)

1974 
	#AT91C_CAN_MB0_MMR
 (0xFFFD0200)

1976 
	#AT91C_CAN_MB1_MDL
 (0xFFFD0234)

1977 
	#AT91C_CAN_MB1_MID
 (0xFFFD0228)

1978 
	#AT91C_CAN_MB1_MMR
 (0xFFFD0220)

1979 
	#AT91C_CAN_MB1_MSR
 (0xFFFD0230)

1980 
	#AT91C_CAN_MB1_MAM
 (0xFFFD0224)

1981 
	#AT91C_CAN_MB1_MDH
 (0xFFFD0238)

1982 
	#AT91C_CAN_MB1_MCR
 (0xFFFD023C)

1983 
	#AT91C_CAN_MB1_MFID
 (0xFFFD022C)

1985 
	#AT91C_CAN_MB2_MCR
 (0xFFFD025C)

1986 
	#AT91C_CAN_MB2_MDH
 (0xFFFD0258)

1987 
	#AT91C_CAN_MB2_MID
 (0xFFFD0248)

1988 
	#AT91C_CAN_MB2_MDL
 (0xFFFD0254)

1989 
	#AT91C_CAN_MB2_MMR
 (0xFFFD0240)

1990 
	#AT91C_CAN_MB2_MAM
 (0xFFFD0244)

1991 
	#AT91C_CAN_MB2_MFID
 (0xFFFD024C)

1992 
	#AT91C_CAN_MB2_MSR
 (0xFFFD0250)

1994 
	#AT91C_CAN_MB3_MFID
 (0xFFFD026C)

1995 
	#AT91C_CAN_MB3_MAM
 (0xFFFD0264)

1996 
	#AT91C_CAN_MB3_MID
 (0xFFFD0268)

1997 
	#AT91C_CAN_MB3_MCR
 (0xFFFD027C)

1998 
	#AT91C_CAN_MB3_MMR
 (0xFFFD0260)

1999 
	#AT91C_CAN_MB3_MSR
 (0xFFFD0270)

2000 
	#AT91C_CAN_MB3_MDL
 (0xFFFD0274)

2001 
	#AT91C_CAN_MB3_MDH
 (0xFFFD0278)

2003 
	#AT91C_CAN_MB4_MID
 (0xFFFD0288)

2004 
	#AT91C_CAN_MB4_MMR
 (0xFFFD0280)

2005 
	#AT91C_CAN_MB4_MDH
 (0xFFFD0298)

2006 
	#AT91C_CAN_MB4_MFID
 (0xFFFD028C)

2007 
	#AT91C_CAN_MB4_MSR
 (0xFFFD0290)

2008 
	#AT91C_CAN_MB4_MCR
 (0xFFFD029C)

2009 
	#AT91C_CAN_MB4_MDL
 (0xFFFD0294)

2010 
	#AT91C_CAN_MB4_MAM
 (0xFFFD0284)

2012 
	#AT91C_CAN_MB5_MSR
 (0xFFFD02B0)

2013 
	#AT91C_CAN_MB5_MCR
 (0xFFFD02BC)

2014 
	#AT91C_CAN_MB5_MFID
 (0xFFFD02AC)

2015 
	#AT91C_CAN_MB5_MDH
 (0xFFFD02B8)

2016 
	#AT91C_CAN_MB5_MID
 (0xFFFD02A8)

2017 
	#AT91C_CAN_MB5_MMR
 (0xFFFD02A0)

2018 
	#AT91C_CAN_MB5_MDL
 (0xFFFD02B4)

2019 
	#AT91C_CAN_MB5_MAM
 (0xFFFD02A4)

2021 
	#AT91C_CAN_MB6_MFID
 (0xFFFD02CC)

2022 
	#AT91C_CAN_MB6_MID
 (0xFFFD02C8)

2023 
	#AT91C_CAN_MB6_MAM
 (0xFFFD02C4)

2024 
	#AT91C_CAN_MB6_MSR
 (0xFFFD02D0)

2025 
	#AT91C_CAN_MB6_MDL
 (0xFFFD02D4)

2026 
	#AT91C_CAN_MB6_MCR
 (0xFFFD02DC)

2027 
	#AT91C_CAN_MB6_MDH
 (0xFFFD02D8)

2028 
	#AT91C_CAN_MB6_MMR
 (0xFFFD02C0)

2030 
	#AT91C_CAN_MB7_MCR
 (0xFFFD02FC)

2031 
	#AT91C_CAN_MB7_MDH
 (0xFFFD02F8)

2032 
	#AT91C_CAN_MB7_MFID
 (0xFFFD02EC)

2033 
	#AT91C_CAN_MB7_MDL
 (0xFFFD02F4)

2034 
	#AT91C_CAN_MB7_MID
 (0xFFFD02E8)

2035 
	#AT91C_CAN_MB7_MMR
 (0xFFFD02E0)

2036 
	#AT91C_CAN_MB7_MAM
 (0xFFFD02E4)

2037 
	#AT91C_CAN_MB7_MSR
 (0xFFFD02F0)

2039 
	#AT91C_CAN_TCR
 (0xFFFD0024)

2040 
	#AT91C_CAN_IMR
 (0xFFFD000C)

2041 
	#AT91C_CAN_IER
 (0xFFFD0004)

2042 
	#AT91C_CAN_ECR
 (0xFFFD0020)

2043 
	#AT91C_CAN_TIMESTP
 (0xFFFD001C)

2044 
	#AT91C_CAN_MR
 (0xFFFD0000)

2045 
	#AT91C_CAN_IDR
 (0xFFFD0008)

2046 
	#AT91C_CAN_ACR
 (0xFFFD0028)

2047 
	#AT91C_CAN_TIM
 (0xFFFD0018)

2048 
	#AT91C_CAN_SR
 (0xFFFD0010)

2049 
	#AT91C_CAN_BR
 (0xFFFD0014)

2050 
	#AT91C_CAN_VR
 (0xFFFD00FC)

2052 
	#AT91C_EMAC_ISR
 (0xFFFDC024)

2053 
	#AT91C_EMAC_SA4H
 (0xFFFDC0B4)

2054 
	#AT91C_EMAC_SA1L
 (0xFFFDC098)

2055 
	#AT91C_EMAC_ELE
 (0xFFFDC078)

2056 
	#AT91C_EMAC_LCOL
 (0xFFFDC05C)

2057 
	#AT91C_EMAC_RLE
 (0xFFFDC088)

2058 
	#AT91C_EMAC_WOL
 (0xFFFDC0C4)

2059 
	#AT91C_EMAC_DTF
 (0xFFFDC058)

2060 
	#AT91C_EMAC_TUND
 (0xFFFDC064)

2061 
	#AT91C_EMAC_NCR
 (0xFFFDC000)

2062 
	#AT91C_EMAC_SA4L
 (0xFFFDC0B0)

2063 
	#AT91C_EMAC_RSR
 (0xFFFDC020)

2064 
	#AT91C_EMAC_SA3L
 (0xFFFDC0A8)

2065 
	#AT91C_EMAC_TSR
 (0xFFFDC014)

2066 
	#AT91C_EMAC_IDR
 (0xFFFDC02C)

2067 
	#AT91C_EMAC_RSE
 (0xFFFDC074)

2068 
	#AT91C_EMAC_ECOL
 (0xFFFDC060)

2069 
	#AT91C_EMAC_TID
 (0xFFFDC0B8)

2070 
	#AT91C_EMAC_HRB
 (0xFFFDC090)

2071 
	#AT91C_EMAC_TBQP
 (0xFFFDC01C)

2072 
	#AT91C_EMAC_USRIO
 (0xFFFDC0C0)

2073 
	#AT91C_EMAC_PTR
 (0xFFFDC038)

2074 
	#AT91C_EMAC_SA2H
 (0xFFFDC0A4)

2075 
	#AT91C_EMAC_ROV
 (0xFFFDC070)

2076 
	#AT91C_EMAC_ALE
 (0xFFFDC054)

2077 
	#AT91C_EMAC_RJA
 (0xFFFDC07C)

2078 
	#AT91C_EMAC_RBQP
 (0xFFFDC018)

2079 
	#AT91C_EMAC_TPF
 (0xFFFDC08C)

2080 
	#AT91C_EMAC_NCFGR
 (0xFFFDC004)

2081 
	#AT91C_EMAC_HRT
 (0xFFFDC094)

2082 
	#AT91C_EMAC_USF
 (0xFFFDC080)

2083 
	#AT91C_EMAC_FCSE
 (0xFFFDC050)

2084 
	#AT91C_EMAC_TPQ
 (0xFFFDC0BC)

2085 
	#AT91C_EMAC_MAN
 (0xFFFDC034)

2086 
	#AT91C_EMAC_FTO
 (0xFFFDC040)

2087 
	#AT91C_EMAC_REV
 (0xFFFDC0FC)

2088 
	#AT91C_EMAC_IMR
 (0xFFFDC030)

2089 
	#AT91C_EMAC_SCF
 (0xFFFDC044)

2090 
	#AT91C_EMAC_PFR
 (0xFFFDC03C)

2091 
	#AT91C_EMAC_MCF
 (0xFFFDC048)

2092 
	#AT91C_EMAC_NSR
 (0xFFFDC008)

2093 
	#AT91C_EMAC_SA2L
 (0xFFFDC0A0)

2094 
	#AT91C_EMAC_FRO
 (0xFFFDC04C)

2095 
	#AT91C_EMAC_IER
 (0xFFFDC028)

2096 
	#AT91C_EMAC_SA1H
 (0xFFFDC09C)

2097 
	#AT91C_EMAC_CSE
 (0xFFFDC068)

2098 
	#AT91C_EMAC_SA3H
 (0xFFFDC0AC)

2099 
	#AT91C_EMAC_RRE
 (0xFFFDC06C)

2100 
	#AT91C_EMAC_STE
 (0xFFFDC084)

2102 
	#AT91C_ADC_PTSR
 (0xFFFD8124)

2103 
	#AT91C_ADC_PTCR
 (0xFFFD8120)

2104 
	#AT91C_ADC_TNPR
 (0xFFFD8118)

2105 
	#AT91C_ADC_TNCR
 (0xFFFD811C)

2106 
	#AT91C_ADC_RNPR
 (0xFFFD8110)

2107 
	#AT91C_ADC_RNCR
 (0xFFFD8114)

2108 
	#AT91C_ADC_RPR
 (0xFFFD8100)

2109 
	#AT91C_ADC_TCR
 (0xFFFD810C)

2110 
	#AT91C_ADC_TPR
 (0xFFFD8108)

2111 
	#AT91C_ADC_RCR
 (0xFFFD8104)

2113 
	#AT91C_ADC_CDR2
 (0xFFFD8038)

2114 
	#AT91C_ADC_CDR3
 (0xFFFD803C)

2115 
	#AT91C_ADC_CDR0
 (0xFFFD8030)

2116 
	#AT91C_ADC_CDR5
 (0xFFFD8044)

2117 
	#AT91C_ADC_CHDR
 (0xFFFD8014)

2118 
	#AT91C_ADC_SR
 (0xFFFD801C)

2119 
	#AT91C_ADC_CDR4
 (0xFFFD8040)

2120 
	#AT91C_ADC_CDR1
 (0xFFFD8034)

2121 
	#AT91C_ADC_LCDR
 (0xFFFD8020)

2122 
	#AT91C_ADC_IDR
 (0xFFFD8028)

2123 
	#AT91C_ADC_CR
 (0xFFFD8000)

2124 
	#AT91C_ADC_CDR7
 (0xFFFD804C)

2125 
	#AT91C_ADC_CDR6
 (0xFFFD8048)

2126 
	#AT91C_ADC_IER
 (0xFFFD8024)

2127 
	#AT91C_ADC_CHER
 (0xFFFD8010)

2128 
	#AT91C_ADC_CHSR
 (0xFFFD8018)

2129 
	#AT91C_ADC_MR
 (0xFFFD8004)

2130 
	#AT91C_ADC_IMR
 (0xFFFD802C)

2132 
	#AT91C_AES_TPR
 (0xFFFA4108)

2133 
	#AT91C_AES_PTCR
 (0xFFFA4120)

2134 
	#AT91C_AES_RNPR
 (0xFFFA4110)

2135 
	#AT91C_AES_TNCR
 (0xFFFA411C)

2136 
	#AT91C_AES_TCR
 (0xFFFA410C)

2137 
	#AT91C_AES_RCR
 (0xFFFA4104)

2138 
	#AT91C_AES_RNCR
 (0xFFFA4114)

2139 
	#AT91C_AES_TNPR
 (0xFFFA4118)

2140 
	#AT91C_AES_RPR
 (0xFFFA4100)

2141 
	#AT91C_AES_PTSR
 (0xFFFA4124)

2143 
	#AT91C_AES_IVxR
 (0xFFFA4060)

2144 
	#AT91C_AES_MR
 (0xFFFA4004)

2145 
	#AT91C_AES_VR
 (0xFFFA40FC)

2146 
	#AT91C_AES_ODATAxR
 (0xFFFA4050)

2147 
	#AT91C_AES_IDATAxR
 (0xFFFA4040)

2148 
	#AT91C_AES_CR
 (0xFFFA4000)

2149 
	#AT91C_AES_IDR
 (0xFFFA4014)

2150 
	#AT91C_AES_IMR
 (0xFFFA4018)

2151 
	#AT91C_AES_IER
 (0xFFFA4010)

2152 
	#AT91C_AES_KEYWxR
 (0xFFFA4020)

2153 
	#AT91C_AES_ISR
 (0xFFFA401C)

2155 
	#AT91C_TDES_RNCR
 (0xFFFA8114)

2156 
	#AT91C_TDES_TCR
 (0xFFFA810C)

2157 
	#AT91C_TDES_RCR
 (0xFFFA8104)

2158 
	#AT91C_TDES_TNPR
 (0xFFFA8118)

2159 
	#AT91C_TDES_RNPR
 (0xFFFA8110)

2160 
	#AT91C_TDES_RPR
 (0xFFFA8100)

2161 
	#AT91C_TDES_TNCR
 (0xFFFA811C)

2162 
	#AT91C_TDES_TPR
 (0xFFFA8108)

2163 
	#AT91C_TDES_PTSR
 (0xFFFA8124)

2164 
	#AT91C_TDES_PTCR
 (0xFFFA8120)

2166 
	#AT91C_TDES_KEY2WxR
 (0xFFFA8028)

2167 
	#AT91C_TDES_KEY3WxR
 (0xFFFA8030)

2168 
	#AT91C_TDES_IDR
 (0xFFFA8014)

2169 
	#AT91C_TDES_VR
 (0xFFFA80FC)

2170 
	#AT91C_TDES_IVxR
 (0xFFFA8060)

2171 
	#AT91C_TDES_ODATAxR
 (0xFFFA8050)

2172 
	#AT91C_TDES_IMR
 (0xFFFA8018)

2173 
	#AT91C_TDES_MR
 (0xFFFA8004)

2174 
	#AT91C_TDES_CR
 (0xFFFA8000)

2175 
	#AT91C_TDES_IER
 (0xFFFA8010)

2176 
	#AT91C_TDES_ISR
 (0xFFFA801C)

2177 
	#AT91C_TDES_IDATAxR
 (0xFFFA8040)

2178 
	#AT91C_TDES_KEY1WxR
 (0xFFFA8020)

2179 

	)

2183 
	#AT91C_PIO_PA0
 (1 << 0)

2184 
	#AT91C_PA0_RXD0
 (
AT91C_PIO_PA0
)

2185 
	#AT91C_PIO_PA1
 (1 << 1)

2186 
	#AT91C_PA1_TXD0
 (
AT91C_PIO_PA1
)

2187 
	#AT91C_PIO_PA10
 (1 << 10)

2188 
	#AT91C_PA10_TWD
 (
AT91C_PIO_PA10
)

2189 
	#AT91C_PIO_PA11
 (1 << 11)

2190 
	#AT91C_PA11_TWCK
 (
AT91C_PIO_PA11
)

2191 
	#AT91C_PIO_PA12
 (1 << 12)

2192 
	#AT91C_PA12_NPCS00
 (
AT91C_PIO_PA12
)

2193 
	#AT91C_PIO_PA13
 (1 << 13)

2194 
	#AT91C_PA13_NPCS01
 (
AT91C_PIO_PA13
)

2195 
	#AT91C_PA13_PCK1
 (
AT91C_PIO_PA13
)

2196 
	#AT91C_PIO_PA14
 (1 << 14)

2197 
	#AT91C_PA14_NPCS02
 (
AT91C_PIO_PA14
)

2198 
	#AT91C_PA14_IRQ1
 (
AT91C_PIO_PA14
)

2199 
	#AT91C_PIO_PA15
 (1 << 15)

2200 
	#AT91C_PA15_NPCS03
 (
AT91C_PIO_PA15
)

2201 
	#AT91C_PA15_TCLK2
 (
AT91C_PIO_PA15
)

2202 
	#AT91C_PIO_PA16
 (1 << 16)

2203 
	#AT91C_PA16_MISO0
 (
AT91C_PIO_PA16
)

2204 
	#AT91C_PIO_PA17
 (1 << 17)

2205 
	#AT91C_PA17_MOSI0
 (
AT91C_PIO_PA17
)

2206 
	#AT91C_PIO_PA18
 (1 << 18)

2207 
	#AT91C_PA18_SPCK0
 (
AT91C_PIO_PA18
)

2208 
	#AT91C_PIO_PA19
 (1 << 19)

2209 
	#AT91C_PA19_CANRX
 (
AT91C_PIO_PA19
)

2210 
	#AT91C_PIO_PA2
 (1 << 2)

2211 
	#AT91C_PA2_SCK0
 (
AT91C_PIO_PA2
)

2212 
	#AT91C_PA2_NPCS11
 (
AT91C_PIO_PA2
)

2213 
	#AT91C_PIO_PA20
 (1 << 20)

2214 
	#AT91C_PA20_CANTX
 (
AT91C_PIO_PA20
)

2215 
	#AT91C_PIO_PA21
 (1 << 21)

2216 
	#AT91C_PA21_TF
 (
AT91C_PIO_PA21
)

2217 
	#AT91C_PA21_NPCS10
 (
AT91C_PIO_PA21
)

2218 
	#AT91C_PIO_PA22
 (1 << 22)

2219 
	#AT91C_PA22_TK
 (
AT91C_PIO_PA22
)

2220 
	#AT91C_PA22_SPCK1
 (
AT91C_PIO_PA22
)

2221 
	#AT91C_PIO_PA23
 (1 << 23)

2222 
	#AT91C_PA23_TD
 (
AT91C_PIO_PA23
)

2223 
	#AT91C_PA23_MOSI1
 (
AT91C_PIO_PA23
)

2224 
	#AT91C_PIO_PA24
 (1 << 24)

2225 
	#AT91C_PA24_RD
 (
AT91C_PIO_PA24
)

2226 
	#AT91C_PA24_MISO1
 (
AT91C_PIO_PA24
)

2227 
	#AT91C_PIO_PA25
 (1 << 25)

2228 
	#AT91C_PA25_RK
 (
AT91C_PIO_PA25
)

2229 
	#AT91C_PA25_NPCS11
 (
AT91C_PIO_PA25
)

2230 
	#AT91C_PIO_PA26
 (1 << 26)

2231 
	#AT91C_PA26_RF
 (
AT91C_PIO_PA26
)

2232 
	#AT91C_PA26_NPCS12
 (
AT91C_PIO_PA26
)

2233 
	#AT91C_PIO_PA27
 (1 << 27)

2234 
	#AT91C_PA27_DRXD
 (
AT91C_PIO_PA27
)

2235 
	#AT91C_PA27_PCK3
 (
AT91C_PIO_PA27
)

2236 
	#AT91C_PIO_PA28
 (1 << 28)

2237 
	#AT91C_PA28_DTXD
 (
AT91C_PIO_PA28
)

2238 
	#AT91C_PIO_PA29
 (1 << 29)

2239 
	#AT91C_PA29_FIQ
 (
AT91C_PIO_PA29
)

2240 
	#AT91C_PA29_NPCS13
 (
AT91C_PIO_PA29
)

2241 
	#AT91C_PIO_PA3
 (1 << 3)

2242 
	#AT91C_PA3_RTS0
 (
AT91C_PIO_PA3
)

2243 
	#AT91C_PA3_NPCS12
 (
AT91C_PIO_PA3
)

2244 
	#AT91C_PIO_PA30
 (1 << 30)

2245 
	#AT91C_PA30_IRQ0
 (
AT91C_PIO_PA30
)

2246 
	#AT91C_PA30_PCK2
 (
AT91C_PIO_PA30
)

2247 
	#AT91C_PIO_PA4
 (1 << 4)

2248 
	#AT91C_PA4_CTS0
 (
AT91C_PIO_PA4
)

2249 
	#AT91C_PA4_NPCS13
 (
AT91C_PIO_PA4
)

2250 
	#AT91C_PIO_PA5
 (1 << 5)

2251 
	#AT91C_PA5_RXD1
 (
AT91C_PIO_PA5
)

2252 
	#AT91C_PIO_PA6
 (1 << 6)

2253 
	#AT91C_PA6_TXD1
 (
AT91C_PIO_PA6
)

2254 
	#AT91C_PIO_PA7
 (1 << 7)

2255 
	#AT91C_PA7_SCK1
 (
AT91C_PIO_PA7
)

2256 
	#AT91C_PA7_NPCS01
 (
AT91C_PIO_PA7
)

2257 
	#AT91C_PIO_PA8
 (1 << 8)

2258 
	#AT91C_PA8_RTS1
 (
AT91C_PIO_PA8
)

2259 
	#AT91C_PA8_NPCS02
 (
AT91C_PIO_PA8
)

2260 
	#AT91C_PIO_PA9
 (1 << 9)

2261 
	#AT91C_PA9_CTS1
 (
AT91C_PIO_PA9
)

2262 
	#AT91C_PA9_NPCS03
 (
AT91C_PIO_PA9
)

2263 
	#AT91C_PIO_PB0
 (1 << 0)

2264 
	#AT91C_PB0_ETXCK_EREFCK
 (
AT91C_PIO_PB0
)

2265 
	#AT91C_PB0_PCK0
 (
AT91C_PIO_PB0
)

2266 
	#AT91C_PIO_PB1
 (1 << 1)

2267 
	#AT91C_PB1_ETXEN
 (
AT91C_PIO_PB1
)

2268 
	#AT91C_PIO_PB10
 (1 << 10)

2269 
	#AT91C_PB10_ETX2
 (
AT91C_PIO_PB10
)

2270 
	#AT91C_PB10_NPCS11
 (
AT91C_PIO_PB10
)

2271 
	#AT91C_PIO_PB11
 (1 << 11)

2272 
	#AT91C_PB11_ETX3
 (
AT91C_PIO_PB11
)

2273 
	#AT91C_PB11_NPCS12
 (
AT91C_PIO_PB11
)

2274 
	#AT91C_PIO_PB12
 (1 << 12)

2275 
	#AT91C_PB12_ETXER
 (
AT91C_PIO_PB12
)

2276 
	#AT91C_PB12_TCLK0
 (
AT91C_PIO_PB12
)

2277 
	#AT91C_PIO_PB13
 (1 << 13)

2278 
	#AT91C_PB13_ERX2
 (
AT91C_PIO_PB13
)

2279 
	#AT91C_PB13_NPCS01
 (
AT91C_PIO_PB13
)

2280 
	#AT91C_PIO_PB14
 (1 << 14)

2281 
	#AT91C_PB14_ERX3
 (
AT91C_PIO_PB14
)

2282 
	#AT91C_PB14_NPCS02
 (
AT91C_PIO_PB14
)

2283 
	#AT91C_PIO_PB15
 (1 << 15)

2284 
	#AT91C_PB15_ERXDV
 (
AT91C_PIO_PB15
)

2285 
	#AT91C_PIO_PB16
 (1 << 16)

2286 
	#AT91C_PB16_ECOL
 (
AT91C_PIO_PB16
)

2287 
	#AT91C_PB16_NPCS13
 (
AT91C_PIO_PB16
)

2288 
	#AT91C_PIO_PB17
 (1 << 17)

2289 
	#AT91C_PB17_ERXCK
 (
AT91C_PIO_PB17
)

2290 
	#AT91C_PB17_NPCS03
 (
AT91C_PIO_PB17
)

2291 
	#AT91C_PIO_PB18
 (1 << 18)

2292 
	#AT91C_PB18_EF100
 (
AT91C_PIO_PB18
)

2293 
	#AT91C_PB18_ADTRG
 (
AT91C_PIO_PB18
)

2294 
	#AT91C_PIO_PB19
 (1 << 19)

2295 
	#AT91C_PB19_PWM0
 (
AT91C_PIO_PB19
)

2296 
	#AT91C_PB19_TCLK1
 (
AT91C_PIO_PB19
)

2297 
	#AT91C_PIO_PB2
 (1 << 2)

2298 
	#AT91C_PB2_ETX0
 (
AT91C_PIO_PB2
)

2299 
	#AT91C_PIO_PB20
 (1 << 20)

2300 
	#AT91C_PB20_PWM1
 (
AT91C_PIO_PB20
)

2301 
	#AT91C_PB20_PCK0
 (
AT91C_PIO_PB20
)

2302 
	#AT91C_PIO_PB21
 (1 << 21)

2303 
	#AT91C_PB21_PWM2
 (
AT91C_PIO_PB21
)

2304 
	#AT91C_PB21_PCK1
 (
AT91C_PIO_PB21
)

2305 
	#AT91C_PIO_PB22
 (1 << 22)

2306 
	#AT91C_PB22_PWM3
 (
AT91C_PIO_PB22
)

2307 
	#AT91C_PB22_PCK2
 (
AT91C_PIO_PB22
)

2308 
	#AT91C_PIO_PB23
 (1 << 23)

2309 
	#AT91C_PB23_TIOA0
 (
AT91C_PIO_PB23
)

2310 
	#AT91C_PB23_DCD1
 (
AT91C_PIO_PB23
)

2311 
	#AT91C_PIO_PB24
 (1 << 24)

2312 
	#AT91C_PB24_TIOB0
 (
AT91C_PIO_PB24
)

2313 
	#AT91C_PB24_DSR1
 (
AT91C_PIO_PB24
)

2314 
	#AT91C_PIO_PB25
 (1 << 25)

2315 
	#AT91C_PB25_TIOA1
 (
AT91C_PIO_PB25
)

2316 
	#AT91C_PB25_DTR1
 (
AT91C_PIO_PB25
)

2317 
	#AT91C_PIO_PB26
 (1 << 26)

2318 
	#AT91C_PB26_TIOB1
 (
AT91C_PIO_PB26
)

2319 
	#AT91C_PB26_RI1
 (
AT91C_PIO_PB26
)

2320 
	#AT91C_PIO_PB27
 (1 << 27)

2321 
	#AT91C_PB27_TIOA2
 (
AT91C_PIO_PB27
)

2322 
	#AT91C_PB27_PWM0
 (
AT91C_PIO_PB27
)

2323 
	#AT91C_PIO_PB28
 (1 << 28)

2324 
	#AT91C_PB28_TIOB2
 (
AT91C_PIO_PB28
)

2325 
	#AT91C_PB28_PWM1
 (
AT91C_PIO_PB28
)

2326 
	#AT91C_PIO_PB29
 (1 << 29)

2327 
	#AT91C_PB29_PCK1
 (
AT91C_PIO_PB29
)

2328 
	#AT91C_PB29_PWM2
 (
AT91C_PIO_PB29
)

2329 
	#AT91C_PIO_PB3
 (1 << 3)

2330 
	#AT91C_PB3_ETX1
 (
AT91C_PIO_PB3
)

2331 
	#AT91C_PIO_PB30
 (1 << 30)

2332 
	#AT91C_PB30_PCK2
 (
AT91C_PIO_PB30
)

2333 
	#AT91C_PB30_PWM3
 (
AT91C_PIO_PB30
)

2334 
	#AT91C_PIO_PB4
 (1 << 4)

2335 
	#AT91C_PB4_ECRS_ECRSDV
 (
AT91C_PIO_PB4
)

2336 
	#AT91C_PIO_PB5
 (1 << 5)

2337 
	#AT91C_PB5_ERX0
 (
AT91C_PIO_PB5
)

2338 
	#AT91C_PIO_PB6
 (1 << 6)

2339 
	#AT91C_PB6_ERX1
 (
AT91C_PIO_PB6
)

2340 
	#AT91C_PIO_PB7
 (1 << 7)

2341 
	#AT91C_PB7_ERXER
 (
AT91C_PIO_PB7
)

2342 
	#AT91C_PIO_PB8
 (1 << 8)

2343 
	#AT91C_PB8_EMDC
 (
AT91C_PIO_PB8
)

2344 
	#AT91C_PIO_PB9
 (1 << 9)

2345 
	#AT91C_PB9_EMDIO
 (
AT91C_PIO_PB9
)

2346 

	)

2350 
	#AT91C_ID_FIQ
 ( 0)

2351 
	#AT91C_ID_SYS
 ( 1)

2352 
	#AT91C_ID_PIOA
 ( 2)

2353 
	#AT91C_ID_PIOB
 ( 3)

2354 
	#AT91C_ID_SPI0
 ( 4)

2355 
	#AT91C_ID_SPI1
 ( 5)

2356 
	#AT91C_ID_US0
 ( 6)

2357 
	#AT91C_ID_US1
 ( 7)

2358 
	#AT91C_ID_SSC
 ( 8)

2359 
	#AT91C_ID_TWI
 ( 9)

2360 
	#AT91C_ID_PWMC
 (10)

2361 
	#AT91C_ID_UDP
 (11)

2362 
	#AT91C_ID_TC0
 (12)

2363 
	#AT91C_ID_TC1
 (13)

2364 
	#AT91C_ID_TC2
 (14)

2365 
	#AT91C_ID_CAN
 (15)

2366 
	#AT91C_ID_EMAC
 (16)

2367 
	#AT91C_ID_ADC
 (17)

2368 
	#AT91C_ID_AES
 (18)

2369 
	#AT91C_ID_TDES
 (19)

2370 
	#AT91C_ID_20_Re£rved
 (20)

2371 
	#AT91C_ID_21_Re£rved
 (21)

2372 
	#AT91C_ID_22_Re£rved
 (22)

2373 
	#AT91C_ID_23_Re£rved
 (23)

2374 
	#AT91C_ID_24_Re£rved
 (24)

2375 
	#AT91C_ID_25_Re£rved
 (25)

2376 
	#AT91C_ID_26_Re£rved
 (26)

2377 
	#AT91C_ID_27_Re£rved
 (27)

2378 
	#AT91C_ID_28_Re£rved
 (28)

2379 
	#AT91C_ID_29_Re£rved
 (29)

2380 
	#AT91C_ID_IRQ0
 (30)

2381 
	#AT91C_ID_IRQ1
 (31)

2382 

	)

2386 
	#AT91C_BASE_SYS
 (0xFFFFF000)

2387 
	#AT91C_BASE_AIC
 (0xFFFFF000)

2388 
	#AT91C_BASE_PDC_DBGU
 (0xFFFFF300)

2389 
	#AT91C_BASE_DBGU
 (0xFFFFF200)

2390 
	#AT91C_BASE_PIOA
 (0xFFFFF400)

2391 
	#AT91C_BASE_PIOB
 (0xFFFFF600)

2392 
	#AT91C_BASE_CKGR
 (0xFFFFFC20)

2393 
	#AT91C_BASE_PMC
 (0xFFFFFC00)

2394 
	#AT91C_BASE_RSTC
 (0xFFFFFD00)

2395 
	#AT91C_BASE_RTTC
 (0xFFFFFD20)

2396 
	#AT91C_BASE_PITC
 (0xFFFFFD30)

2397 
	#AT91C_BASE_WDTC
 (0xFFFFFD40)

2398 
	#AT91C_BASE_VREG
 (0xFFFFFD60)

2399 
	#AT91C_BASE_MC
 (0xFFFFFF00)

2400 
	#AT91C_BASE_PDC_SPI1
 (0xFFFE4100)

2401 
	#AT91C_BASE_SPI1
 (0xFFFE4000)

2402 
	#AT91C_BASE_PDC_SPI0
 (0xFFFE0100)

2403 
	#AT91C_BASE_SPI0
 (0xFFFE0000)

2404 
	#AT91C_BASE_PDC_US1
 (0xFFFC4100)

2405 
	#AT91C_BASE_US1
 (0xFFFC4000)

2406 
	#AT91C_BASE_PDC_US0
 (0xFFFC0100)

2407 
	#AT91C_BASE_US0
 (0xFFFC0000)

2408 
	#AT91C_BASE_PDC_SSC
 (0xFFFD4100)

2409 
	#AT91C_BASE_SSC
 (0xFFFD4000)

2410 
	#AT91C_BASE_TWI
 (0xFFFB8000)

2411 
	#AT91C_BASE_PWMC_CH3
 (0xFFFCC260)

2412 
	#AT91C_BASE_PWMC_CH2
 (0xFFFCC240)

2413 
	#AT91C_BASE_PWMC_CH1
 (0xFFFCC220)

2414 
	#AT91C_BASE_PWMC_CH0
 (0xFFFCC200)

2415 
	#AT91C_BASE_PWMC
 (0xFFFCC000)

2416 
	#AT91C_BASE_UDP
 (0xFFFB0000)

2417 
	#AT91C_BASE_TC0
 (0xFFFA0000)

2418 
	#AT91C_BASE_TC1
 (0xFFFA0040)

2419 
	#AT91C_BASE_TC2
 (0xFFFA0080)

2420 
	#AT91C_BASE_TCB
 (0xFFFA0000)

2421 
	#AT91C_BASE_CAN_MB0
 (0xFFFD0200)

2422 
	#AT91C_BASE_CAN_MB1
 (0xFFFD0220)

2423 
	#AT91C_BASE_CAN_MB2
 (0xFFFD0240)

2424 
	#AT91C_BASE_CAN_MB3
 (0xFFFD0260)

2425 
	#AT91C_BASE_CAN_MB4
 (0xFFFD0280)

2426 
	#AT91C_BASE_CAN_MB5
 (0xFFFD02A0)

2427 
	#AT91C_BASE_CAN_MB6
 (0xFFFD02C0)

2428 
	#AT91C_BASE_CAN_MB7
 (0xFFFD02E0)

2429 
	#AT91C_BASE_CAN
 (0xFFFD0000)

2430 
	#AT91C_BASE_EMAC
 (0xFFFDC000)

2431 
	#AT91C_BASE_PDC_ADC
 (0xFFFD8100)

2432 
	#AT91C_BASE_ADC
 (0xFFFD8000)

2433 
	#AT91C_BASE_PDC_AES
 (0xFFFA4100)

2434 
	#AT91C_BASE_AES
 (0xFFFA4000)

2435 
	#AT91C_BASE_PDC_TDES
 (0xFFFA8100)

2436 
	#AT91C_BASE_TDES
 (0xFFFA8000)

2437 

	)

2441 
	#AT91C_ISRAM
 (0x00200000)

2442 
	#AT91C_ISRAM_SIZE
 (0x00010000)

2443 
	#AT91C_IFLASH
 (0x00100000)

2444 
	#AT91C_IFLASH_SIZE
 (0x00040000)

2445 

	)

	@portable/IAR/AtmelSAM7S64/ISR_Support.h

54 
EXTERN
 
pxCu¼’tTCB


55 
EXTERN
 
	gulCr™iÿlNe¡šg


58 ; 
CÚ‹xt
 
§ve
 
ªd
 
»¡Üe
 
maüo
 
	gdefš™iÚs


61 
pÜtSAVE_CONTEXT
 
	gMACRO


63 ; 
Push
 
R0
 
as
 
we
 
¬e
 
gošg
 
to
 
u£
 
the
 .

64 
STMDB
 
	gSP
!, {
	gR0
}

66 ; 
S‘
 
R0
 
to
 
pošt
Ø
the
 
sk
 
¡ack
 
	gpoš‹r
.

67 
STMDB
 
	gSP
, {SP}^

68 
NOP


69 
SUB
 
	gSP
, SP, #4

70 
LDMIA
 
	gSP
!, {
	gR0
}

72 ; 
Push
 
the
  
add»ss
 
Úto
h
	g¡ack
.

73 
STMDB
 
	gR0
!, {
	gLR
}

75 ; 
Now
 
we
 
have
 
§ved
 
LR
 w
ÿn
 
u£
 
™
 
š¡—d
 
of
 
	gR0
.

76 
MOV
 
	gLR
, 
	gR0


78 ; 
Pİ
 
R0
 
so
 
we
 
ÿn
 
§ve
 
™
 
Úto
 
the
 
sy¡em
 
mode
 
	g¡ack
.

79 
LDMIA
 
	gSP
!, {
	gR0
}

81 ; 
Push
 
®l
 
the
 
sy¡em
 
mode
 
»gi¡”s
 
Úto
h
sk
 
	g¡ack
.

82 
STMDB
 
	gLR
, {
	gR0
-LR}^

83 
NOP


84 
SUB
 
	gLR
, LR, #60

86 ; 
Push
 
the
 
SPSR
 
Úto
h
sk
 
	g¡ack
.

87 
MRS
 
	gR0
, 
SPSR


88 
STMDB
 
	gLR
!, {
	gR0
}

90 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


91 
LDR
 
R0
, [R0]

92 
STMDB
 
	gLR
!, {
	gR0
}

94 ; 
StÜe
 
the
 
Ãw
 
tİ
 
of
 
¡ack
 th
	gsk
.

95 
LDR
 
	gR1
, =
pxCu¼’tTCB


96 
LDR
 
R0
, [
R1
]

97 
STR
 
	gLR
, [
R0
]

99 
ENDM


102 
pÜtRESTORE_CONTEXT
 
	gMACRO


104 ; 
S‘
 
the
 
LR
 
to
h
sk
 
	g¡ack
.

105 
LDR
 
	gR1
, =
pxCu¼’tTCB


106 
LDR
 
R0
, [
R1
]

107 
LDR
 
	gLR
, [
R0
]

109 ; 
The
 
ü™iÿl
 
Ã¡šg
 
d•th
 
is
 
the
 
fœ¡
 
™em
 
Ú
h
	g¡ack
.

110 ; 
Lßd
 
™
 
što
 
the
 
ulCr™iÿlNe¡šg
 
	gv¬ŸbË
.

111 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


112 
LDMFD
 
LR
!, {
	gR1
}

113 
STR
 
	gR1
, [
R0
]

115 ; 
G‘
 
the
 
SPSR
 
äom
h
	g¡ack
.

116 
LDMFD
 
	gLR
!, {
	gR0
}

117 
MSR
 
	gSPSR_cxsf
, 
	gR0


119 ; 
Re¡Üe
 
®l
 
sy¡em
 
mode
 
»gi¡”s
 
the
 
	gsk
.

120 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

121 
	gNOP


123 ; 
Re¡Üe
 
the
  
	gadd»ss
.

124 
LDR
 
	gLR
, [
LR
, #+60]

126 ; 
And
  - 
cÜ»ùšg
 
the
 
off£t
 
š
h
LR
 
to
 
obš
 
	gthe


127 ; 
cÜ»ù
 
	gadd»ss
.

128 
SUBS
 
	gPC
, 
	gLR
, #4

130 
	gENDM


	@portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h

30 #iâdeà
lib_AT91SAM7S64_H


31 
	#lib_AT91SAM7S64_H


	)

37 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

38 

	)

43 
__šlše
 
	$AT91F_MC_Rem­
 ()

45 
AT91PS_MC
 
pMC
 = (AT91PS_MCè
AT91C_BASE_MC
;

47 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

48 
	}
}

54 
__šlše
 
	$AT91F_MC_EFC_CfgModeReg
 (

55 
AT91PS_MC
 
pMC
,

56 
mode
)

59 
pMC
->
MC_FMR
 = 
mode
;

60 
	}
}

66 
__šlše
 
	$AT91F_MC_EFC_G‘ModeReg
(

67 
AT91PS_MC
 
pMC
)

69  
pMC
->
MC_FMR
;

70 
	}
}

76 
__šlše
 
	$AT91F_MC_EFC_Compu‹FMCN
(

77 
ma¡”_şock
)

79  (
ma¡”_şock
/1000000 +2);

80 
	}
}

86 
__šlše
 
	$AT91F_MC_EFC_P”fÜmCmd
 (

87 
AT91PS_MC
 
pMC
,

88 
Œªsãr_cmd
)

90 
pMC
->
MC_FCR
 = 
Œªsãr_cmd
;

91 
	}
}

97 
__šlše
 
	$AT91F_MC_EFC_G‘Stus
(

98 
AT91PS_MC
 
pMC
)

100  
pMC
->
MC_FSR
;

101 
	}
}

107 
__šlše
 
	$AT91F_MC_EFC_IsIÁ”ru±Masked
(

108 
AT91PS_MC
 
pMC
,

109 
æag
)

111  (
	`AT91F_MC_EFC_G‘ModeReg
(
pMC
è& 
æag
);

112 
	}
}

118 
__šlše
 
	$AT91F_MC_EFC_IsIÁ”ru±S‘
(

119 
AT91PS_MC
 
pMC
,

120 
æag
)

122  (
	`AT91F_MC_EFC_G‘Stus
(
pMC
è& 
æag
);

123 
	}
}

132 
__šlše
 
	$AT91F_PDC_S‘NextRx
 (

133 
AT91PS_PDC
 
pPDC
,

134 *
add»ss
,

135 
by‹s
)

137 
pPDC
->
PDC_RNPR
 = (è
add»ss
;

138 
pPDC
->
PDC_RNCR
 = 
by‹s
;

139 
	}
}

145 
__šlše
 
	$AT91F_PDC_S‘NextTx
 (

146 
AT91PS_PDC
 
pPDC
,

147 *
add»ss
,

148 
by‹s
)

150 
pPDC
->
PDC_TNPR
 = (è
add»ss
;

151 
pPDC
->
PDC_TNCR
 = 
by‹s
;

152 
	}
}

158 
__šlše
 
	$AT91F_PDC_S‘Rx
 (

159 
AT91PS_PDC
 
pPDC
,

160 *
add»ss
,

161 
by‹s
)

163 
pPDC
->
PDC_RPR
 = (è
add»ss
;

164 
pPDC
->
PDC_RCR
 = 
by‹s
;

165 
	}
}

171 
__šlše
 
	$AT91F_PDC_S‘Tx
 (

172 
AT91PS_PDC
 
pPDC
,

173 *
add»ss
,

174 
by‹s
)

176 
pPDC
->
PDC_TPR
 = (è
add»ss
;

177 
pPDC
->
PDC_TCR
 = 
by‹s
;

178 
	}
}

184 
__šlše
 
	$AT91F_PDC_EÇbËTx
 (

185 
AT91PS_PDC
 
pPDC
 )

187 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

188 
	}
}

194 
__šlše
 
	$AT91F_PDC_EÇbËRx
 (

195 
AT91PS_PDC
 
pPDC
 )

197 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

198 
	}
}

204 
__šlše
 
	$AT91F_PDC_Di§bËTx
 (

205 
AT91PS_PDC
 
pPDC
 )

207 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

208 
	}
}

214 
__šlše
 
	$AT91F_PDC_Di§bËRx
 (

215 
AT91PS_PDC
 
pPDC
 )

217 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

218 
	}
}

224 
__šlše
 
	$AT91F_PDC_IsTxEm±y
 (

225 
AT91PS_PDC
 
pPDC
 )

227  !(
pPDC
->
PDC_TCR
);

228 
	}
}

234 
__šlše
 
	$AT91F_PDC_IsNextTxEm±y
 (

235 
AT91PS_PDC
 
pPDC
 )

237  !(
pPDC
->
PDC_TNCR
);

238 
	}
}

244 
__šlše
 
	$AT91F_PDC_IsRxEm±y
 (

245 
AT91PS_PDC
 
pPDC
 )

247  !(
pPDC
->
PDC_RCR
);

248 
	}
}

254 
__šlše
 
	$AT91F_PDC_IsNextRxEm±y
 (

255 
AT91PS_PDC
 
pPDC
 )

257  !(
pPDC
->
PDC_RNCR
);

258 
	}
}

264 
__šlše
 
	$AT91F_PDC_O³n
 (

265 
AT91PS_PDC
 
pPDC
)

268 
	`AT91F_PDC_Di§bËRx
(
pPDC
);

269 
	`AT91F_PDC_Di§bËTx
(
pPDC
);

272 
	`AT91F_PDC_S‘NextTx
(
pPDC
, (*) 0, 0);

273 
	`AT91F_PDC_S‘NextRx
(
pPDC
, (*) 0, 0);

274 
	`AT91F_PDC_S‘Tx
(
pPDC
, (*) 0, 0);

275 
	`AT91F_PDC_S‘Rx
(
pPDC
, (*) 0, 0);

278 
	`AT91F_PDC_EÇbËRx
(
pPDC
);

279 
	`AT91F_PDC_EÇbËTx
(
pPDC
);

280 
	}
}

286 
__šlše
 
	$AT91F_PDC_Clo£
 (

287 
AT91PS_PDC
 
pPDC
)

290 
	`AT91F_PDC_Di§bËRx
(
pPDC
);

291 
	`AT91F_PDC_Di§bËTx
(
pPDC
);

294 
	`AT91F_PDC_S‘NextTx
(
pPDC
, (*) 0, 0);

295 
	`AT91F_PDC_S‘NextRx
(
pPDC
, (*) 0, 0);

296 
	`AT91F_PDC_S‘Tx
(
pPDC
, (*) 0, 0);

297 
	`AT91F_PDC_S‘Rx
(
pPDC
, (*) 0, 0);

299 
	}
}

305 
__šlše
 
	$AT91F_PDC_S’dF¿me
(

306 
AT91PS_PDC
 
pPDC
,

307 *
pBufãr
,

308 
szBufãr
,

309 *
pNextBufãr
,

310 
szNextBufãr
 )

312 ià(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

314 
	`AT91F_PDC_S‘Tx
(
pPDC
, 
pBufãr
, 
szBufãr
);

315 
	`AT91F_PDC_S‘NextTx
(
pPDC
, 
pNextBufãr
, 
szNextBufãr
);

318 ià(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

320 
	`AT91F_PDC_S‘NextTx
(
pPDC
, 
pBufãr
, 
szBufãr
);

327 
	}
}

333 
__šlše
 
	$AT91F_PDC_ReûiveF¿me
 (

334 
AT91PS_PDC
 
pPDC
,

335 *
pBufãr
,

336 
szBufãr
,

337 *
pNextBufãr
,

338 
szNextBufãr
 )

340 ià(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

342 
	`AT91F_PDC_S‘Rx
(
pPDC
, 
pBufãr
, 
szBufãr
);

343 
	`AT91F_PDC_S‘NextRx
(
pPDC
, 
pNextBufãr
, 
szNextBufãr
);

346 ià(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

348 
	`AT91F_PDC_S‘NextRx
(
pPDC
, 
pBufãr
, 
szBufãr
);

355 
	}
}

363 
__šlše
 
	$AT91F_DBGU_IÁ”ru±EÇbË
(

364 
AT91PS_DBGU
 
pDbgu
,

365 
æag
)

367 
pDbgu
->
DBGU_IER
 = 
æag
;

368 
	}
}

374 
__šlše
 
	$AT91F_DBGU_IÁ”ru±Di§bË
(

375 
AT91PS_DBGU
 
pDbgu
,

376 
æag
)

378 
pDbgu
->
DBGU_IDR
 = 
æag
;

379 
	}
}

385 
__šlše
 
	$AT91F_DBGU_G‘IÁ”ru±MaskStus
(

386 
AT91PS_DBGU
 
pDbgu
)

388  
pDbgu
->
DBGU_IMR
;

389 
	}
}

395 
__šlše
 
	$AT91F_DBGU_IsIÁ”ru±Masked
(

396 
AT91PS_DBGU
 
pDbgu
,

397 
æag
)

399  (
	`AT91F_DBGU_G‘IÁ”ru±MaskStus
(
pDbgu
è& 
æag
);

400 
	}
}

410 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_b™_by_¦Ù
, 
nb_¦Ù_by_äame
)Ğ+\

	)

411 
	gAT91C_SSC_CKS_DIV
 +\

412 
	gAT91C_SSC_CKO_CONTINOUS
 +\

413 
	gAT91C_SSC_CKG_NONE
 +\

414 
	gAT91C_SSC_START_FALL_RF
 +\

415 
	gAT91C_SSC_STTOUT
 +\

416 ((1<<16è& 
	gAT91C_SSC_STTDLY
) +\

417 ((((
nb_b™_by_¦Ù
*
	gnb_¦Ù_by_äame
)/2)-1) <<24))

423 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_b™_by_¦Ù
, 
nb_¦Ù_by_äame
)Ğ+\

	)

424 (
	gnb_b™_by_¦Ù
-1) +\

425 
	gAT91C_SSC_MSBF
 +\

426 (((
	gnb_¦Ù_by_äame
-1)<<8è& 
	gAT91C_SSC_DATNB
) +\

427 (((
	gnb_b™_by_¦Ù
-1)<<16è& 
	gAT91C_SSC_FSLEN
) +\

428 
	gAT91C_SSC_FSOS_NEGATIVE
)

435 
__šlše
 
	$AT91F_SSC_S‘Baud¿‹
 (

436 
AT91PS_SSC
 
pSSC
,

437 
mašClock
,

438 
¥“d
)

440 
baud_v®ue
;

442 ià(
¥“d
 == 0)

443 
baud_v®ue
 = 0;

446 
baud_v®ue
 = (è(
mašClock
 * 10)/(2*
¥“d
);

447 ià((
baud_v®ue
 % 10) >= 5)

448 
baud_v®ue
 = (baud_value / 10) + 1;

450 
baud_v®ue
 /= 10;

453 
pSSC
->
SSC_CMR
 = 
baud_v®ue
;

454 
	}
}

460 
__šlše
 
	$AT91F_SSC_CÚfigu»
 (

461 
AT91PS_SSC
 
pSSC
,

462 
sy¡_şock
,

463 
baud_¿‹
,

464 
şock_rx
,

465 
mode_rx
,

466 
şock_tx
,

467 
mode_tx
)

470 
pSSC
->
SSC_IDR
 = () -1;

473 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

476 
	`AT91F_SSC_S‘Baud¿‹
(
pSSC
, 
sy¡_şock
, 
baud_¿‹
);

479 
pSSC
->
SSC_RCMR
 = 
şock_rx
;

482 
pSSC
->
SSC_TCMR
 = 
şock_tx
;

485 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

488 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

491 
	`AT91F_PDC_O³n
((
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
));

494 
	}
}

500 
__šlše
 
	$AT91F_SSC_EÇbËRx
 (

501 
AT91PS_SSC
 
pSSC
)

504 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

505 
	}
}

511 
__šlše
 
	$AT91F_SSC_Di§bËRx
 (

512 
AT91PS_SSC
 
pSSC
)

515 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

516 
	}
}

522 
__šlše
 
	$AT91F_SSC_EÇbËTx
 (

523 
AT91PS_SSC
 
pSSC
)

526 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

527 
	}
}

533 
__šlše
 
	$AT91F_SSC_Di§bËTx
 (

534 
AT91PS_SSC
 
pSSC
)

537 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

538 
	}
}

544 
__šlše
 
	$AT91F_SSC_EÇbËIt
 (

545 
AT91PS_SSC
 
pSSC
,

546 
æag
)

549 
pSSC
->
SSC_IER
 = 
æag
;

550 
	}
}

556 
__šlše
 
	$AT91F_SSC_Di§bËIt
 (

557 
AT91PS_SSC
 
pSSC
,

558 
æag
)

561 
pSSC
->
SSC_IDR
 = 
æag
;

562 
	}
}

568 
__šlše
 
	$AT91F_SSC_ReûiveF¿me
 (

569 
AT91PS_SSC
 
pSSC
,

570 *
pBufãr
,

571 
szBufãr
,

572 *
pNextBufãr
,

573 
szNextBufãr
 )

575  
	`AT91F_PDC_ReûiveF¿me
(

576 (
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
),

577 
pBufãr
,

578 
szBufãr
,

579 
pNextBufãr
,

580 
szNextBufãr
);

581 
	}
}

587 
__šlše
 
	$AT91F_SSC_S’dF¿me
(

588 
AT91PS_SSC
 
pSSC
,

589 *
pBufãr
,

590 
szBufãr
,

591 *
pNextBufãr
,

592 
szNextBufãr
 )

594  
	`AT91F_PDC_S’dF¿me
(

595 (
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
),

596 
pBufãr
,

597 
szBufãr
,

598 
pNextBufãr
,

599 
szNextBufãr
);

600 
	}
}

606 
__šlše
 
	$AT91F_SSC_G‘IÁ”ru±MaskStus
(

607 
AT91PS_SSC
 
pSsc
)

609  
pSsc
->
SSC_IMR
;

610 
	}
}

616 
__šlše
 
	$AT91F_SSC_IsIÁ”ru±Masked
(

617 
AT91PS_SSC
 
pSsc
,

618 
æag
)

620  (
	`AT91F_SSC_G‘IÁ”ru±MaskStus
(
pSsc
è& 
æag
);

621 
	}
}

630 
__šlše
 
	$AT91F_SPI_O³n
 (

631 cÚ¡ 
nuÎ
)

635 
	}
}

641 
__šlše
 
	$AT91F_SPI_CfgCs
 (

642 
AT91PS_SPI
 
pSPI
,

643 
cs
,

644 
v®
)

647 *(
pSPI
->
SPI_CSR
 + 
cs
èğ
v®
;

648 
	}
}

654 
__šlše
 
	$AT91F_SPI_EÇbËIt
 (

655 
AT91PS_SPI
 
pSPI
,

656 
æag
)

659 
pSPI
->
SPI_IER
 = 
æag
;

660 
	}
}

666 
__šlše
 
	$AT91F_SPI_Di§bËIt
 (

667 
AT91PS_SPI
 
pSPI
,

668 
æag
)

671 
pSPI
->
SPI_IDR
 = 
æag
;

672 
	}
}

678 
__šlše
 
	$AT91F_SPI_Re£t
 (

679 
AT91PS_SPI
 
pSPI


683 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

684 
	}
}

690 
__šlše
 
	$AT91F_SPI_EÇbË
 (

691 
AT91PS_SPI
 
pSPI


695 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

696 
	}
}

702 
__šlše
 
	$AT91F_SPI_Di§bË
 (

703 
AT91PS_SPI
 
pSPI


707 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

708 
	}
}

714 
__šlše
 
	$AT91F_SPI_CfgMode
 (

715 
AT91PS_SPI
 
pSPI
,

716 
mode
)

719 
pSPI
->
SPI_MR
 = 
mode
;

720 
	}
}

726 
__šlše
 
	$AT91F_SPI_CfgPCS
 (

727 
AT91PS_SPI
 
pSPI
,

728 
PCS_Deviû
)

731 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

732 
pSPI
->
SPI_MR
 |ğĞ(
PCS_Deviû
<<16è& 
AT91C_SPI_PCS
 );

733 
	}
}

739 
__šlše
 
	$AT91F_SPI_ReûiveF¿me
 (

740 
AT91PS_SPI
 
pSPI
,

741 *
pBufãr
,

742 
szBufãr
,

743 *
pNextBufãr
,

744 
szNextBufãr
 )

746  
	`AT91F_PDC_ReûiveF¿me
(

747 (
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
),

748 
pBufãr
,

749 
szBufãr
,

750 
pNextBufãr
,

751 
szNextBufãr
);

752 
	}
}

758 
__šlše
 
	$AT91F_SPI_S’dF¿me
(

759 
AT91PS_SPI
 
pSPI
,

760 *
pBufãr
,

761 
szBufãr
,

762 *
pNextBufãr
,

763 
szNextBufãr
 )

765  
	`AT91F_PDC_S’dF¿me
(

766 (
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
),

767 
pBufãr
,

768 
szBufãr
,

769 
pNextBufãr
,

770 
szNextBufãr
);

771 
	}
}

777 
__šlše
 
	$AT91F_SPI_Clo£
 (

778 
AT91PS_SPI
 
pSPI
)

781 
pSPI
->
SPI_CSR
[0] = 0 ;

782 
pSPI
->
SPI_CSR
[1] = 0 ;

783 
pSPI
->
SPI_CSR
[2] = 0 ;

784 
pSPI
->
SPI_CSR
[3] = 0 ;

787 
pSPI
->
SPI_MR
 = 0 ;

790 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

793 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
));

796 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

797 
	}
}

803 
__šlše
 
	$AT91F_SPI_PutCh¬
 (

804 
AT91PS_SPI
 
pSPI
,

805 
ch¬aù”
,

806 
cs_numb”
 )

808 
v®ue_fÜ_cs
;

809 
v®ue_fÜ_cs
 = (~(1 << 
cs_numb”
)) & 0xF;

810 
pSPI
->
SPI_TDR
 = (
ch¬aù”
 & 0xFFFFè| (
v®ue_fÜ_cs
 << 16);

811 
	}
}

817 
__šlše
 
	$AT91F_SPI_G‘Ch¬
 (

818 cÚ¡ 
AT91PS_SPI
 
pSPI
)

820 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

821 
	}
}

827 
__šlše
 
	$AT91F_SPI_G‘IÁ”ru±MaskStus
(

828 
AT91PS_SPI
 
pSpi
)

830  
pSpi
->
SPI_IMR
;

831 
	}
}

837 
__šlše
 
	$AT91F_SPI_IsIÁ”ru±Masked
(

838 
AT91PS_SPI
 
pSpi
,

839 
æag
)

841  (
	`AT91F_SPI_G‘IÁ”ru±MaskStus
(
pSpi
è& 
æag
);

842 
	}
}

851 
__šlše
 
	$AT91F_PWMC_G‘Stus
(

852 
AT91PS_PWMC
 
pPWM
)

854  
pPWM
->
PWMC_SR
;

855 
	}
}

861 
__šlše
 
	$AT91F_PWMC_IÁ”ru±EÇbË
(

862 
AT91PS_PWMC
 
pPwm
,

863 
æag
)

865 
pPwm
->
PWMC_IER
 = 
æag
;

866 
	}
}

872 
__šlše
 
	$AT91F_PWMC_IÁ”ru±Di§bË
(

873 
AT91PS_PWMC
 
pPwm
,

874 
æag
)

876 
pPwm
->
PWMC_IDR
 = 
æag
;

877 
	}
}

883 
__šlše
 
	$AT91F_PWMC_G‘IÁ”ru±MaskStus
(

884 
AT91PS_PWMC
 
pPwm
)

886  
pPwm
->
PWMC_IMR
;

887 
	}
}

893 
__šlše
 
	$AT91F_PWMC_IsIÁ”ru±Masked
(

894 
AT91PS_PWMC
 
pPWM
,

895 
æag
)

897  (
	`AT91F_PWMC_G‘IÁ”ru±MaskStus
(
pPWM
è& 
æag
);

898 
	}
}

904 
__šlše
 
	$AT91F_PWMC_IsStusS‘
(

905 
AT91PS_PWMC
 
pPWM
,

906 
æag
)

908  (
	`AT91F_PWMC_G‘Stus
(
pPWM
è& 
æag
);

909 
	}
}

915 
__šlše
 
	$AT91F_PWMC_CfgChªÃl
(

916 
AT91PS_PWMC
 
pPWM
,

917 
chªÃlId
,

918 
mode
,

919 
³riod
,

920 
duty
)

922 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CMR
 = 
mode
;

923 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CDTYR
 = 
duty
;

924 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CPRDR
 = 
³riod
;

925 
	}
}

931 
__šlše
 
	$AT91F_PWMC_S¹ChªÃl
(

932 
AT91PS_PWMC
 
pPWM
,

933 
æag
)

935 
pPWM
->
PWMC_ENA
 = 
æag
;

936 
	}
}

942 
__šlše
 
	$AT91F_PWMC_StİChªÃl
(

943 
AT91PS_PWMC
 
pPWM
,

944 
æag
)

946 
pPWM
->
PWMC_DIS
 = 
æag
;

947 
	}
}

953 
__šlše
 
	$AT91F_PWMC_Upd©eChªÃl
(

954 
AT91PS_PWMC
 
pPWM
,

955 
chªÃlId
,

956 
upd©e
)

958 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CUPDR
 = 
upd©e
;

959 
	}
}

968 
__šlše
 
	$AT91F_TC_IÁ”ru±EÇbË
(

969 
AT91PS_TC
 
pTc
,

970 
æag
)

972 
pTc
->
TC_IER
 = 
æag
;

973 
	}
}

979 
__šlše
 
	$AT91F_TC_IÁ”ru±Di§bË
(

980 
AT91PS_TC
 
pTc
,

981 
æag
)

983 
pTc
->
TC_IDR
 = 
æag
;

984 
	}
}

990 
__šlše
 
	$AT91F_TC_G‘IÁ”ru±MaskStus
(

991 
AT91PS_TC
 
pTc
)

993  
pTc
->
TC_IMR
;

994 
	}
}

1000 
__šlše
 
	$AT91F_TC_IsIÁ”ru±Masked
(

1001 
AT91PS_TC
 
pTc
,

1002 
æag
)

1004  (
	`AT91F_TC_G‘IÁ”ru±MaskStus
(
pTc
è& 
æag
);

1005 
	}
}

1014 
__šlše
 
	$AT91F_PMC_CfgSysClkEÇbËReg
 (

1015 
AT91PS_PMC
 
pPMC
,

1016 
mode
)

1019 
pPMC
->
PMC_SCER
 = 
mode
;

1020 
	}
}

1026 
__šlše
 
	$AT91F_PMC_CfgSysClkDi§bËReg
 (

1027 
AT91PS_PMC
 
pPMC
,

1028 
mode
)

1031 
pPMC
->
PMC_SCDR
 = 
mode
;

1032 
	}
}

1038 
__šlše
 
	$AT91F_PMC_G‘SysClkStusReg
 (

1039 
AT91PS_PMC
 
pPMC


1042  
pPMC
->
PMC_SCSR
;

1043 
	}
}

1049 
__šlše
 
	$AT91F_PMC_EÇbËP”hClock
 (

1050 
AT91PS_PMC
 
pPMC
,

1051 
³rhIds
)

1053 
pPMC
->
PMC_PCER
 = 
³rhIds
;

1054 
	}
}

1060 
__šlše
 
	$AT91F_PMC_Di§bËP”hClock
 (

1061 
AT91PS_PMC
 
pPMC
,

1062 
³rhIds
)

1064 
pPMC
->
PMC_PCDR
 = 
³rhIds
;

1065 
	}
}

1071 
__šlše
 
	$AT91F_PMC_G‘P”hClock
 (

1072 
AT91PS_PMC
 
pPMC
)

1074  
pPMC
->
PMC_PCSR
;

1075 
	}
}

1081 
__šlše
 
	$AT91F_CKGR_CfgMašOscÏtÜReg
 (

1082 
AT91PS_CKGR
 
pCKGR
,

1083 
mode
)

1085 
pCKGR
->
CKGR_MOR
 = 
mode
;

1086 
	}
}

1092 
__šlše
 
	$AT91F_CKGR_G‘MašOscÏtÜReg
 (

1093 
AT91PS_CKGR
 
pCKGR
)

1095  
pCKGR
->
CKGR_MOR
;

1096 
	}
}

1102 
__šlše
 
	$AT91F_CKGR_EÇbËMašOscÏtÜ
(

1103 
AT91PS_CKGR
 
pCKGR
)

1105 
pCKGR
->
CKGR_MOR
 |ğ
AT91C_CKGR_MOSCEN
;

1106 
	}
}

1112 
__šlše
 
	$AT91F_CKGR_Di§bËMašOscÏtÜ
 (

1113 
AT91PS_CKGR
 
pCKGR
)

1115 
pCKGR
->
CKGR_MOR
 &ğ~
AT91C_CKGR_MOSCEN
;

1116 
	}
}

1122 
__šlše
 
	$AT91F_CKGR_CfgMašOscS¹UpTime
 (

1123 
AT91PS_CKGR
 
pCKGR
,

1124 
¡¬tup_time
,

1125 
¦owClock
)

1127 
pCKGR
->
CKGR_MOR
 &ğ~
AT91C_CKGR_OSCOUNT
;

1128 
pCKGR
->
CKGR_MOR
 |ğ((
¦owClock
 * 
¡¬tup_time
)/(8*1000000)) << 8;

1129 
	}
}

1135 
__šlše
 
	$AT91F_CKGR_G‘MašClockF»qReg
 (

1136 
AT91PS_CKGR
 
pCKGR
)

1138  
pCKGR
->
CKGR_MCFR
;

1139 
	}
}

1145 
__šlše
 
	$AT91F_CKGR_G‘MašClock
 (

1146 
AT91PS_CKGR
 
pCKGR
,

1147 
¦owClock
)

1149  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
è* 
¦owClock
) >> 4;

1150 
	}
}

1156 
__šlše
 
	$AT91F_PMC_CfgMCKReg
 (

1157 
AT91PS_PMC
 
pPMC
,

1158 
mode
)

1160 
pPMC
->
PMC_MCKR
 = 
mode
;

1161 
	}
}

1167 
__šlše
 
	$AT91F_PMC_G‘MCKReg
(

1168 
AT91PS_PMC
 
pPMC
)

1170  
pPMC
->
PMC_MCKR
;

1171 
	}
}

1177 
__šlše
 
	$AT91F_PMC_G‘Ma¡”Clock
 (

1178 
AT91PS_PMC
 
pPMC
,

1179 
AT91PS_CKGR
 
pCKGR
,

1180 
¦owClock
)

1182 
»g
 = 
pPMC
->
PMC_MCKR
;

1183 
´esÿËr
 = (1 << ((
»g
 & 
AT91C_PMC_PRES
) >> 2));

1184 
¶lDivid”
, 
¶lMuÉl›r
;

1186 
»g
 & 
AT91C_PMC_CSS
) {

1187 
AT91C_PMC_CSS_SLOW_CLK
:

1188  
¦owClock
 / 
´esÿËr
;

1189 
AT91C_PMC_CSS_MAIN_CLK
:

1190  
	`AT91F_CKGR_G‘MašClock
(
pCKGR
, 
¦owClock
è/ 
´esÿËr
;

1191 
AT91C_PMC_CSS_PLL_CLK
:

1192 
»g
 = 
pCKGR
->
CKGR_PLLR
;

1193 
¶lDivid”
 = (
»g
 & 
AT91C_CKGR_DIV
);

1194 
¶lMuÉl›r
 = ((
»g
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1195  
	`AT91F_CKGR_G‘MašClock
(
pCKGR
, 
¦owClock
è/ 
¶lDivid”
 * 
¶lMuÉl›r
 / 
´esÿËr
;

1198 
	}
}

1204 
__šlše
 
	$AT91F_PMC_EÇbËPCK
 (

1205 
AT91PS_PMC
 
pPMC
,

1206 
pck
,

1207 
mode
)

1209 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1210 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1211 
	}
}

1217 
__šlše
 
	$AT91F_PMC_Di§bËPCK
 (

1218 
AT91PS_PMC
 
pPMC
,

1219 
pck
)

1221 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1222 
	}
}

1228 
__šlše
 
	$AT91F_PMC_EÇbËIt
 (

1229 
AT91PS_PMC
 
pPMC
,

1230 
æag
)

1233 
pPMC
->
PMC_IER
 = 
æag
;

1234 
	}
}

1240 
__šlše
 
	$AT91F_PMC_Di§bËIt
 (

1241 
AT91PS_PMC
 
pPMC
,

1242 
æag
)

1245 
pPMC
->
PMC_IDR
 = 
æag
;

1246 
	}
}

1252 
__šlše
 
	$AT91F_PMC_G‘Stus
(

1253 
AT91PS_PMC
 
pPMC
)

1255  
pPMC
->
PMC_SR
;

1256 
	}
}

1262 
__šlše
 
	$AT91F_PMC_G‘IÁ”ru±MaskStus
(

1263 
AT91PS_PMC
 
pPMC
)

1265  
pPMC
->
PMC_IMR
;

1266 
	}
}

1272 
__šlše
 
	$AT91F_PMC_IsIÁ”ru±Masked
(

1273 
AT91PS_PMC
 
pPMC
,

1274 
æag
)

1276  (
	`AT91F_PMC_G‘IÁ”ru±MaskStus
(
pPMC
è& 
æag
);

1277 
	}
}

1283 
__šlše
 
	$AT91F_PMC_IsStusS‘
(

1284 
AT91PS_PMC
 
pPMC
,

1285 
æag
)

1287  (
	`AT91F_PMC_G‘Stus
(
pPMC
è& 
æag
);

1288 
	}
}

1295 
__šlše
 
	$AT91F_ADC_EÇbËIt
 (

1296 
AT91PS_ADC
 
pADC
,

1297 
æag
)

1300 
pADC
->
ADC_IER
 = 
æag
;

1301 
	}
}

1307 
__šlše
 
	$AT91F_ADC_Di§bËIt
 (

1308 
AT91PS_ADC
 
pADC
,

1309 
æag
)

1312 
pADC
->
ADC_IDR
 = 
æag
;

1313 
	}
}

1319 
__šlše
 
	$AT91F_ADC_G‘Stus
(

1320 
AT91PS_ADC
 
pADC
)

1322  
pADC
->
ADC_SR
;

1323 
	}
}

1329 
__šlše
 
	$AT91F_ADC_G‘IÁ”ru±MaskStus
(

1330 
AT91PS_ADC
 
pADC
)

1332  
pADC
->
ADC_IMR
;

1333 
	}
}

1339 
__šlše
 
	$AT91F_ADC_IsIÁ”ru±Masked
(

1340 
AT91PS_ADC
 
pADC
,

1341 
æag
)

1343  (
	`AT91F_ADC_G‘IÁ”ru±MaskStus
(
pADC
è& 
æag
);

1344 
	}
}

1350 
__šlše
 
	$AT91F_ADC_IsStusS‘
(

1351 
AT91PS_ADC
 
pADC
,

1352 
æag
)

1354  (
	`AT91F_ADC_G‘Stus
(
pADC
è& 
æag
);

1355 
	}
}

1361 
__šlše
 
	$AT91F_ADC_CfgModeReg
 (

1362 
AT91PS_ADC
 
pADC
,

1363 
mode
)

1366 
pADC
->
ADC_MR
 = 
mode
;

1367 
	}
}

1373 
__šlše
 
	$AT91F_ADC_G‘ModeReg
 (

1374 
AT91PS_ADC
 
pADC


1377  
pADC
->
ADC_MR
;

1378 
	}
}

1384 
__šlše
 
	$AT91F_ADC_CfgTimšgs
 (

1385 
AT91PS_ADC
 
pADC
,

1386 
mck_şock
,

1387 
adc_şock
,

1388 
¡¬tup_time
,

1389 
§m¶e_ªd_hŞd_time
)

1391 
´esÿl
,
¡¬tup
,
shtim
;

1393 
´esÿl
 = 
mck_şock
/(2*
adc_şock
) - 1;

1394 
¡¬tup
 = 
adc_şock
*
¡¬tup_time
/8 - 1;

1395 
shtim
 = 
adc_şock
*
§m¶e_ªd_hŞd_time
/1000 - 1;

1398 
pADC
->
ADC_MR
 = ( (
´esÿl
<<8è& 
AT91C_ADC_PRESCAL
è| ( (
¡¬tup
<<16è& 
AT91C_ADC_STARTUP
è| ( (
shtim
<<24è& 
AT91C_ADC_SHTIM
);

1399 
	}
}

1405 
__šlše
 
	$AT91F_ADC_EÇbËChªÃl
 (

1406 
AT91PS_ADC
 
pADC
,

1407 
chªÃl
)

1410 
pADC
->
ADC_CHER
 = 
chªÃl
;

1411 
	}
}

1417 
__šlše
 
	$AT91F_ADC_Di§bËChªÃl
 (

1418 
AT91PS_ADC
 
pADC
,

1419 
chªÃl
)

1422 
pADC
->
ADC_CHDR
 = 
chªÃl
;

1423 
	}
}

1429 
__šlše
 
	$AT91F_ADC_G‘ChªÃlStus
 (

1430 
AT91PS_ADC
 
pADC


1433  
pADC
->
ADC_CHSR
;

1434 
	}
}

1440 
__šlše
 
	$AT91F_ADC_S¹CÚv”siÚ
 (

1441 
AT91PS_ADC
 
pADC


1444 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

1445 
	}
}

1451 
__šlše
 
	$AT91F_ADC_SoáRe£t
 (

1452 
AT91PS_ADC
 
pADC


1455 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

1456 
	}
}

1462 
__šlše
 
	$AT91F_ADC_G‘La¡CÚv”‹dD©a
 (

1463 
AT91PS_ADC
 
pADC


1466  
pADC
->
ADC_LCDR
;

1467 
	}
}

1473 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH0
 (

1474 
AT91PS_ADC
 
pADC


1477  
pADC
->
ADC_CDR0
;

1478 
	}
}

1484 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH1
 (

1485 
AT91PS_ADC
 
pADC


1488  
pADC
->
ADC_CDR1
;

1489 
	}
}

1495 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH2
 (

1496 
AT91PS_ADC
 
pADC


1499  
pADC
->
ADC_CDR2
;

1500 
	}
}

1506 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH3
 (

1507 
AT91PS_ADC
 
pADC


1510  
pADC
->
ADC_CDR3
;

1511 
	}
}

1517 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH4
 (

1518 
AT91PS_ADC
 
pADC


1521  
pADC
->
ADC_CDR4
;

1522 
	}
}

1528 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH5
 (

1529 
AT91PS_ADC
 
pADC


1532  
pADC
->
ADC_CDR5
;

1533 
	}
}

1539 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH6
 (

1540 
AT91PS_ADC
 
pADC


1543  
pADC
->
ADC_CDR6
;

1544 
	}
}

1550 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH7
 (

1551 
AT91PS_ADC
 
pADC


1554  
pADC
->
ADC_CDR7
;

1555 
	}
}

1564 
__šlše
 
	$AT91F_PIO_CfgP”h
(

1565 
AT91PS_PIO
 
pPio
,

1566 
³rhAEÇbË
,

1567 
³rhBEÇbË
)

1570 
pPio
->
PIO_ASR
 = 
³rhAEÇbË
;

1571 
pPio
->
PIO_BSR
 = 
³rhBEÇbË
;

1572 
pPio
->
PIO_PDR
 = (
³rhAEÇbË
 | 
³rhBEÇbË
);

1573 
	}
}

1579 
__šlše
 
	$AT91F_PIO_CfgOuut
(

1580 
AT91PS_PIO
 
pPio
,

1581 
pioEÇbË
)

1583 
pPio
->
PIO_PER
 = 
pioEÇbË
;

1584 
pPio
->
PIO_OER
 = 
pioEÇbË
;

1585 
	}
}

1591 
__šlše
 
	$AT91F_PIO_CfgIÅut
(

1592 
AT91PS_PIO
 
pPio
,

1593 
šputEÇbË
)

1596 
pPio
->
PIO_ODR
 = 
šputEÇbË
;

1597 
pPio
->
PIO_PER
 = 
šputEÇbË
;

1598 
	}
}

1604 
__šlše
 
	$AT91F_PIO_CfgO³nd¿š
(

1605 
AT91PS_PIO
 
pPio
,

1606 
muÉiDrvEÇbË
)

1609 
pPio
->
PIO_MDDR
 = ~
muÉiDrvEÇbË
;

1610 
pPio
->
PIO_MDER
 = 
muÉiDrvEÇbË
;

1611 
	}
}

1617 
__šlše
 
	$AT91F_PIO_CfgPuÎup
(

1618 
AT91PS_PIO
 
pPio
,

1619 
puÎupEÇbË
)

1622 
pPio
->
PIO_PPUDR
 = ~
puÎupEÇbË
;

1623 
pPio
->
PIO_PPUER
 = 
puÎupEÇbË
;

1624 
	}
}

1630 
__šlše
 
	$AT91F_PIO_CfgDœeùDrive
(

1631 
AT91PS_PIO
 
pPio
,

1632 
dœeùDrive
)

1636 
pPio
->
PIO_OWDR
 = ~
dœeùDrive
;

1637 
pPio
->
PIO_OWER
 = 
dœeùDrive
;

1638 
	}
}

1644 
__šlše
 
	$AT91F_PIO_CfgIÅutF‹r
(

1645 
AT91PS_PIO
 
pPio
,

1646 
šputF‹r
)

1650 
pPio
->
PIO_IFDR
 = ~
šputF‹r
;

1651 
pPio
->
PIO_IFER
 = 
šputF‹r
;

1652 
	}
}

1658 
__šlše
 
	$AT91F_PIO_G‘IÅut
(

1659 
AT91PS_PIO
 
pPio
)

1661  
pPio
->
PIO_PDSR
;

1662 
	}
}

1668 
__šlše
 
	$AT91F_PIO_IsIÅutS‘
(

1669 
AT91PS_PIO
 
pPio
,

1670 
æag
)

1672  (
	`AT91F_PIO_G‘IÅut
(
pPio
è& 
æag
);

1673 
	}
}

1680 
__šlše
 
	$AT91F_PIO_S‘Ouut
(

1681 
AT91PS_PIO
 
pPio
,

1682 
æag
)

1684 
pPio
->
PIO_SODR
 = 
æag
;

1685 
	}
}

1691 
__šlše
 
	$AT91F_PIO_CË¬Ouut
(

1692 
AT91PS_PIO
 
pPio
,

1693 
æag
)

1695 
pPio
->
PIO_CODR
 = 
æag
;

1696 
	}
}

1702 
__šlše
 
	$AT91F_PIO_FÜûOuut
(

1703 
AT91PS_PIO
 
pPio
,

1704 
æag
)

1706 
pPio
->
PIO_ODSR
 = 
æag
;

1707 
	}
}

1713 
__šlše
 
	$AT91F_PIO_EÇbË
(

1714 
AT91PS_PIO
 
pPio
,

1715 
æag
)

1717 
pPio
->
PIO_PER
 = 
æag
;

1718 
	}
}

1724 
__šlše
 
	$AT91F_PIO_Di§bË
(

1725 
AT91PS_PIO
 
pPio
,

1726 
æag
)

1728 
pPio
->
PIO_PDR
 = 
æag
;

1729 
	}
}

1735 
__šlše
 
	$AT91F_PIO_G‘Stus
(

1736 
AT91PS_PIO
 
pPio
)

1738  
pPio
->
PIO_PSR
;

1739 
	}
}

1745 
__šlše
 
	$AT91F_PIO_IsS‘
(

1746 
AT91PS_PIO
 
pPio
,

1747 
æag
)

1749  (
	`AT91F_PIO_G‘Stus
(
pPio
è& 
æag
);

1750 
	}
}

1756 
__šlše
 
	$AT91F_PIO_OuutEÇbË
(

1757 
AT91PS_PIO
 
pPio
,

1758 
æag
)

1760 
pPio
->
PIO_OER
 = 
æag
;

1761 
	}
}

1767 
__šlše
 
	$AT91F_PIO_OuutDi§bË
(

1768 
AT91PS_PIO
 
pPio
,

1769 
æag
)

1771 
pPio
->
PIO_ODR
 = 
æag
;

1772 
	}
}

1778 
__šlše
 
	$AT91F_PIO_G‘OuutStus
(

1779 
AT91PS_PIO
 
pPio
)

1781  
pPio
->
PIO_OSR
;

1782 
	}
}

1788 
__šlše
 
	$AT91F_PIO_IsOuutS‘
(

1789 
AT91PS_PIO
 
pPio
,

1790 
æag
)

1792  (
	`AT91F_PIO_G‘OuutStus
(
pPio
è& 
æag
);

1793 
	}
}

1799 
__šlše
 
	$AT91F_PIO_IÅutF‹rEÇbË
(

1800 
AT91PS_PIO
 
pPio
,

1801 
æag
)

1803 
pPio
->
PIO_IFER
 = 
æag
;

1804 
	}
}

1810 
__šlše
 
	$AT91F_PIO_IÅutF‹rDi§bË
(

1811 
AT91PS_PIO
 
pPio
,

1812 
æag
)

1814 
pPio
->
PIO_IFDR
 = 
æag
;

1815 
	}
}

1821 
__šlše
 
	$AT91F_PIO_G‘IÅutF‹rStus
(

1822 
AT91PS_PIO
 
pPio
)

1824  
pPio
->
PIO_IFSR
;

1825 
	}
}

1831 
__šlše
 
	$AT91F_PIO_IsIÅutF‹rS‘
(

1832 
AT91PS_PIO
 
pPio
,

1833 
æag
)

1835  (
	`AT91F_PIO_G‘IÅutF‹rStus
(
pPio
è& 
æag
);

1836 
	}
}

1842 
__šlše
 
	$AT91F_PIO_G‘OuutD©aStus
(

1843 
AT91PS_PIO
 
pPio
)

1845  
pPio
->
PIO_ODSR
;

1846 
	}
}

1852 
__šlše
 
	$AT91F_PIO_IÁ”ru±EÇbË
(

1853 
AT91PS_PIO
 
pPio
,

1854 
æag
)

1856 
pPio
->
PIO_IER
 = 
æag
;

1857 
	}
}

1863 
__šlše
 
	$AT91F_PIO_IÁ”ru±Di§bË
(

1864 
AT91PS_PIO
 
pPio
,

1865 
æag
)

1867 
pPio
->
PIO_IDR
 = 
æag
;

1868 
	}
}

1874 
__šlše
 
	$AT91F_PIO_G‘IÁ”ru±MaskStus
(

1875 
AT91PS_PIO
 
pPio
)

1877  
pPio
->
PIO_IMR
;

1878 
	}
}

1884 
__šlše
 
	$AT91F_PIO_G‘IÁ”ru±Stus
(

1885 
AT91PS_PIO
 
pPio
)

1887  
pPio
->
PIO_ISR
;

1888 
	}
}

1894 
__šlše
 
	$AT91F_PIO_IsIÁ”ru±Masked
(

1895 
AT91PS_PIO
 
pPio
,

1896 
æag
)

1898  (
	`AT91F_PIO_G‘IÁ”ru±MaskStus
(
pPio
è& 
æag
);

1899 
	}
}

1905 
__šlše
 
	$AT91F_PIO_IsIÁ”ru±S‘
(

1906 
AT91PS_PIO
 
pPio
,

1907 
æag
)

1909  (
	`AT91F_PIO_G‘IÁ”ru±Stus
(
pPio
è& 
æag
);

1910 
	}
}

1916 
__šlše
 
	$AT91F_PIO_MuÉiDriv”EÇbË
(

1917 
AT91PS_PIO
 
pPio
,

1918 
æag
)

1920 
pPio
->
PIO_MDER
 = 
æag
;

1921 
	}
}

1927 
__šlše
 
	$AT91F_PIO_MuÉiDriv”Di§bË
(

1928 
AT91PS_PIO
 
pPio
,

1929 
æag
)

1931 
pPio
->
PIO_MDDR
 = 
æag
;

1932 
	}
}

1938 
__šlše
 
	$AT91F_PIO_G‘MuÉiDriv”Stus
(

1939 
AT91PS_PIO
 
pPio
)

1941  
pPio
->
PIO_MDSR
;

1942 
	}
}

1948 
__šlše
 
	$AT91F_PIO_IsMuÉiDriv”S‘
(

1949 
AT91PS_PIO
 
pPio
,

1950 
æag
)

1952  (
	`AT91F_PIO_G‘MuÉiDriv”Stus
(
pPio
è& 
æag
);

1953 
	}
}

1959 
__šlše
 
	$AT91F_PIO_A_Regi¡”S–eùiÚ
(

1960 
AT91PS_PIO
 
pPio
,

1961 
æag
)

1963 
pPio
->
PIO_ASR
 = 
æag
;

1964 
	}
}

1970 
__šlše
 
	$AT91F_PIO_B_Regi¡”S–eùiÚ
(

1971 
AT91PS_PIO
 
pPio
,

1972 
æag
)

1974 
pPio
->
PIO_BSR
 = 
æag
;

1975 
	}
}

1981 
__šlše
 
	$AT91F_PIO_G‘_AB_Regi¡”Stus
(

1982 
AT91PS_PIO
 
pPio
)

1984  
pPio
->
PIO_ABSR
;

1985 
	}
}

1991 
__šlše
 
	$AT91F_PIO_IsAB_Regi¡”S‘
(

1992 
AT91PS_PIO
 
pPio
,

1993 
æag
)

1995  (
	`AT91F_PIO_G‘_AB_Regi¡”Stus
(
pPio
è& 
æag
);

1996 
	}
}

2002 
__šlše
 
	$AT91F_PIO_OuutWr™eEÇbË
(

2003 
AT91PS_PIO
 
pPio
,

2004 
æag
)

2006 
pPio
->
PIO_OWER
 = 
æag
;

2007 
	}
}

2013 
__šlše
 
	$AT91F_PIO_OuutWr™eDi§bË
(

2014 
AT91PS_PIO
 
pPio
,

2015 
æag
)

2017 
pPio
->
PIO_OWDR
 = 
æag
;

2018 
	}
}

2024 
__šlše
 
	$AT91F_PIO_G‘OuutWr™eStus
(

2025 
AT91PS_PIO
 
pPio
)

2027  
pPio
->
PIO_OWSR
;

2028 
	}
}

2034 
__šlše
 
	$AT91F_PIO_IsOuutWr™eS‘
(

2035 
AT91PS_PIO
 
pPio
,

2036 
æag
)

2038  (
	`AT91F_PIO_G‘OuutWr™eStus
(
pPio
è& 
æag
);

2039 
	}
}

2045 
__šlše
 
	$AT91F_PIO_G‘CfgPuÎup
(

2046 
AT91PS_PIO
 
pPio
)

2048  
pPio
->
PIO_PPUSR
;

2049 
	}
}

2055 
__šlše
 
	$AT91F_PIO_IsOuutD©aStusS‘
(

2056 
AT91PS_PIO
 
pPio
,

2057 
æag
)

2059  (
	`AT91F_PIO_G‘OuutD©aStus
(
pPio
è& 
æag
);

2060 
	}
}

2066 
__šlše
 
	$AT91F_PIO_IsCfgPuÎupStusS‘
(

2067 
AT91PS_PIO
 
pPio
,

2068 
æag
)

2070  (~
	`AT91F_PIO_G‘CfgPuÎup
(
pPio
è& 
æag
);

2071 
	}
}

2080 
__šlše
 
	$AT91F_TWI_EÇbËIt
 (

2081 
AT91PS_TWI
 
pTWI
,

2082 
æag
)

2085 
pTWI
->
TWI_IER
 = 
æag
;

2086 
	}
}

2092 
__šlše
 
	$AT91F_TWI_Di§bËIt
 (

2093 
AT91PS_TWI
 
pTWI
,

2094 
æag
)

2097 
pTWI
->
TWI_IDR
 = 
æag
;

2098 
	}
}

2104 
__šlše
 
	$AT91F_TWI_CÚfigu»
 ( 
AT91PS_TWI
 
pTWI
 )

2107 
pTWI
->
TWI_IDR
 = () -1;

2110 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2113 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
 | 
AT91C_TWI_SVDIS
;

2115 
	}
}

2121 
__šlše
 
	$AT91F_TWI_G‘IÁ”ru±MaskStus
(

2122 
AT91PS_TWI
 
pTwi
)

2124  
pTwi
->
TWI_IMR
;

2125 
	}
}

2131 
__šlše
 
	$AT91F_TWI_IsIÁ”ru±Masked
(

2132 
AT91PS_TWI
 
pTwi
,

2133 
æag
)

2135  (
	`AT91F_TWI_G‘IÁ”ru±MaskStus
(
pTwi
è& 
æag
);

2136 
	}
}

2145 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

2146 
	gAT91C_US_NBSTOP_1_BIT
 + \

2147 
	gAT91C_US_PAR_NONE
 + \

2148 
	gAT91C_US_CHRL_8_BITS
 + \

2149 
	gAT91C_US_CLKS_CLOCK
 )

2152 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

2153 
	gAT91C_US_NBSTOP_1_BIT
 + \

2154 
	gAT91C_US_PAR_NONE
 + \

2155 
	gAT91C_US_CHRL_8_BITS
 + \

2156 
	gAT91C_US_CLKS_EXT
 )

2159 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

	)

2160 
	gAT91C_US_USMODE_NORMAL
 + \

2161 
	gAT91C_US_NBSTOP_1_BIT
 + \

2162 
	gAT91C_US_PAR_NONE
 + \

2163 
	gAT91C_US_CHRL_8_BITS
 + \

2164 
	gAT91C_US_CLKS_CLOCK
 )

2167 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

2170 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

	)

2171 
	gAT91C_US_CLKS_CLOCK
 +\

2172 
	gAT91C_US_NBSTOP_1_BIT
 + \

2173 
	gAT91C_US_PAR_EVEN
 + \

2174 
	gAT91C_US_CHRL_8_BITS
 + \

2175 
	gAT91C_US_CKLO
 +\

2176 
	gAT91C_US_OVER
)

2179 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

	)

2180 
	gAT91C_US_NBSTOP_1_BIT
 + \

2181 
	gAT91C_US_PAR_NONE
 + \

2182 
	gAT91C_US_CHRL_8_BITS
 + \

2183 
	gAT91C_US_CLKS_CLOCK
 )

2189 
__šlše
 
	$AT91F_US_Baud¿‹
 (

2190 cÚ¡ 
maš_şock
,

2191 cÚ¡ 
baud_¿‹
)

2193 
baud_v®ue
 = ((
maš_şock
*10)/(
baud_¿‹
 * 16));

2194 ià((
baud_v®ue
 % 10) >= 5)

2195 
baud_v®ue
 = (baud_value / 10) + 1;

2197 
baud_v®ue
 /= 10;

2198  
baud_v®ue
;

2199 
	}
}

2205 
__šlše
 
	$AT91F_US_S‘Baud¿‹
 (

2206 
AT91PS_USART
 
pUSART
,

2207 
mašClock
,

2208 
¥“d
)

2211 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baud¿‹
(
mašClock
, 
¥“d
);

2212 
	}
}

2218 
__šlše
 
	$AT91F_US_S‘Timegu¬d
 (

2219 
AT91PS_USART
 
pUSART
,

2220 
timegu¬d
)

2223 
pUSART
->
US_TTGR
 = 
timegu¬d
 ;

2224 
	}
}

2230 
__šlše
 
	$AT91F_US_EÇbËIt
 (

2231 
AT91PS_USART
 
pUSART
,

2232 
æag
)

2235 
pUSART
->
US_IER
 = 
æag
;

2236 
	}
}

2242 
__šlše
 
	$AT91F_US_Di§bËIt
 (

2243 
AT91PS_USART
 
pUSART
,

2244 
æag
)

2247 
pUSART
->
US_IDR
 = 
æag
;

2248 
	}
}

2254 
__šlše
 
	$AT91F_US_CÚfigu»
 (

2255 
AT91PS_USART
 
pUSART
,

2256 
mašClock
,

2257 
mode
 ,

2258 
baudR©e
 ,

2259 
timegu¬d
 )

2262 
pUSART
->
US_IDR
 = () -1;

2265 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2268 
	`AT91F_US_S‘Baud¿‹
(
pUSART
, 
mašClock
, 
baudR©e
);

2271 
	`AT91F_US_S‘Timegu¬d
(
pUSART
, 
timegu¬d
);

2274 
	`AT91F_PDC_O³n
((
AT91PS_PDC
è&(
pUSART
->
US_RPR
));

2277 
pUSART
->
US_MR
 = 
mode
 ;

2279 
	}
}

2285 
__šlše
 
	$AT91F_US_EÇbËRx
 (

2286 
AT91PS_USART
 
pUSART
)

2289 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2290 
	}
}

2296 
__šlše
 
	$AT91F_US_EÇbËTx
 (

2297 
AT91PS_USART
 
pUSART
)

2300 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2301 
	}
}

2307 
__šlše
 
	$AT91F_US_Re£tRx
 (

2308 
AT91PS_USART
 
pUSART
)

2311 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2313 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2314 
	}
}

2320 
__šlše
 
	$AT91F_US_Re£tTx
 (

2321 
AT91PS_USART
 
pUSART
)

2324 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2326 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2327 
	}
}

2333 
__šlše
 
	$AT91F_US_Di§bËRx
 (

2334 
AT91PS_USART
 
pUSART
)

2337 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2338 
	}
}

2344 
__šlše
 
	$AT91F_US_Di§bËTx
 (

2345 
AT91PS_USART
 
pUSART
)

2348 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2349 
	}
}

2355 
__šlše
 
	$AT91F_US_Clo£
 (

2356 
AT91PS_USART
 
pUSART
)

2359 
pUSART
->
US_BRGR
 = 0 ;

2362 
pUSART
->
US_MR
 = 0 ;

2365 
pUSART
->
US_TTGR
 = 0;

2368 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2371 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
è&(
pUSART
->
US_RPR
));

2374 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2375 
	}
}

2381 
__šlše
 
	$AT91F_US_TxR—dy
 (

2382 
AT91PS_USART
 
pUSART
 )

2384  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2385 
	}
}

2391 
__šlše
 
	$AT91F_US_RxR—dy
 (

2392 
AT91PS_USART
 
pUSART
 )

2394  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2395 
	}
}

2401 
__šlše
 
	$AT91F_US_E¼Ü
 (

2402 
AT91PS_USART
 
pUSART
 )

2404  (
pUSART
->
US_CSR
 &

2405 (
AT91C_US_OVRE
 |

2406 
AT91C_US_FRAME
 |

2407 
AT91C_US_PARE
));

2408 
	}
}

2414 
__šlše
 
	$AT91F_US_PutCh¬
 (

2415 
AT91PS_USART
 
pUSART
,

2416 
ch¬aù”
 )

2418 
pUSART
->
US_THR
 = (
ch¬aù”
 & 0x1FF);

2419 
	}
}

2425 
__šlše
 
	$AT91F_US_G‘Ch¬
 (

2426 cÚ¡ 
AT91PS_USART
 
pUSART
)

2428 ((
pUSART
->
US_RHR
) & 0x1FF);

2429 
	}
}

2435 
__šlše
 
	$AT91F_US_S’dF¿me
(

2436 
AT91PS_USART
 
pUSART
,

2437 *
pBufãr
,

2438 
szBufãr
,

2439 *
pNextBufãr
,

2440 
szNextBufãr
 )

2442  
	`AT91F_PDC_S’dF¿me
(

2443 (
AT91PS_PDC
è&(
pUSART
->
US_RPR
),

2444 
pBufãr
,

2445 
szBufãr
,

2446 
pNextBufãr
,

2447 
szNextBufãr
);

2448 
	}
}

2454 
__šlše
 
	$AT91F_US_ReûiveF¿me
 (

2455 
AT91PS_USART
 
pUSART
,

2456 *
pBufãr
,

2457 
szBufãr
,

2458 *
pNextBufãr
,

2459 
szNextBufãr
 )

2461  
	`AT91F_PDC_ReûiveF¿me
(

2462 (
AT91PS_PDC
è&(
pUSART
->
US_RPR
),

2463 
pBufãr
,

2464 
szBufãr
,

2465 
pNextBufãr
,

2466 
szNextBufãr
);

2467 
	}
}

2473 
__šlše
 
	$AT91F_US_S‘IrdaF‹r
 (

2474 
AT91PS_USART
 
pUSART
,

2475 
v®ue


2478 
pUSART
->
US_IF
 = 
v®ue
;

2479 
	}
}

2488 
__šlše
 
	$AT91F_UDP_EÇbËIt
 (

2489 
AT91PS_UDP
 
pUDP
,

2490 
æag
)

2493 
pUDP
->
UDP_IER
 = 
æag
;

2494 
	}
}

2500 
__šlše
 
	$AT91F_UDP_Di§bËIt
 (

2501 
AT91PS_UDP
 
pUDP
,

2502 
æag
)

2505 
pUDP
->
UDP_IDR
 = 
æag
;

2506 
	}
}

2512 
__šlše
 
	$AT91F_UDP_S‘Add»ss
 (

2513 
AT91PS_UDP
 
pUDP
,

2514 
add»ss
)

2516 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
add»ss
);

2517 
	}
}

2523 
__šlše
 
	$AT91F_UDP_EÇbËEp
 (

2524 
AT91PS_UDP
 
pUDP
,

2525 
æag
)

2527 
pUDP
->
UDP_GLBSTATE
 |ğ
æag
;

2528 
	}
}

2534 
__šlše
 
	$AT91F_UDP_Di§bËEp
 (

2535 
AT91PS_UDP
 
pUDP
,

2536 
æag
)

2538 
pUDP
->
UDP_GLBSTATE
 &ğ~(
æag
);

2539 
	}
}

2545 
__šlše
 
	$AT91F_UDP_S‘S‹
 (

2546 
AT91PS_UDP
 
pUDP
,

2547 
æag
)

2549 
pUDP
->
UDP_GLBSTATE
 &ğ~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2550 
pUDP
->
UDP_GLBSTATE
 |ğ
æag
;

2551 
	}
}

2557 
__šlše
 
	$AT91F_UDP_G‘S‹
 (

2558 
AT91PS_UDP
 
pUDP
)

2560  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2561 
	}
}

2567 
__šlše
 
	$AT91F_UDP_Re£tEp
 (

2568 
AT91PS_UDP
 
pUDP
,

2569 
æag
)

2571 
pUDP
->
UDP_RSTEP
 = 
æag
;

2572 
	}
}

2578 
__šlše
 
	$AT91F_UDP_EpSÎ
(

2579 
AT91PS_UDP
 
pUDP
,

2580 
’dpošt
)

2582 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_FORCESTALL
;

2583 
	}
}

2589 
__šlše
 
	$AT91F_UDP_EpWr™e
(

2590 
AT91PS_UDP
 
pUDP
,

2591 
’dpošt
,

2592 
v®ue
)

2594 
pUDP
->
UDP_FDR
[
’dpošt
] = 
v®ue
;

2595 
	}
}

2601 
__šlše
 
	$AT91F_UDP_EpR—d
(

2602 
AT91PS_UDP
 
pUDP
,

2603 
’dpošt
)

2605  
pUDP
->
UDP_FDR
[
’dpošt
];

2606 
	}
}

2612 
__šlše
 
	$AT91F_UDP_EpEndOfWr
(

2613 
AT91PS_UDP
 
pUDP
,

2614 
’dpošt
)

2616 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_TXPKTRDY
;

2617 
	}
}

2623 
__šlše
 
	$AT91F_UDP_EpCË¬
(

2624 
AT91PS_UDP
 
pUDP
,

2625 
’dpošt
,

2626 
æag
)

2628 
pUDP
->
UDP_CSR
[
’dpošt
] &ğ~(
æag
);

2629 
	}
}

2635 
__šlše
 
	$AT91F_UDP_EpS‘
(

2636 
AT91PS_UDP
 
pUDP
,

2637 
’dpošt
,

2638 
æag
)

2640 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
æag
;

2641 
	}
}

2647 
__šlše
 
	$AT91F_UDP_EpStus
(

2648 
AT91PS_UDP
 
pUDP
,

2649 
’dpošt
)

2651  
pUDP
->
UDP_CSR
[
’dpošt
];

2652 
	}
}

2658 
__šlše
 
	$AT91F_UDP_G‘IÁ”ru±MaskStus
(

2659 
AT91PS_UDP
 
pUdp
)

2661  
pUdp
->
UDP_IMR
;

2662 
	}
}

2668 
__šlše
 
	$AT91F_UDP_IsIÁ”ru±Masked
(

2669 
AT91PS_UDP
 
pUdp
,

2670 
æag
)

2672  (
	`AT91F_UDP_G‘IÁ”ru±MaskStus
(
pUdp
è& 
æag
);

2673 
	}
}

2678 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

2679 

	)

2684 
__šlše
 
AT91F_AIC_CÚfigu»It
 (

2685 
AT91PS_AIC
 
pAic
,

2686 
œq_id
,

2687 
´iÜ™y
,

2688 
¤c_ty³
,

2689 (*
ÃwHªdËr
) () )

2691 
ŞdHªdËr
;

2692 
mask
 ;

2694 
ŞdHªdËr
 = 
pAic
->
AIC_SVR
[
œq_id
];

2696 
mask
 = 0x1 << 
œq_id
 ;

2698 
pAic
->
AIC_IDCR
 = 
mask
 ;

2700 
pAic
->
AIC_SVR
[
œq_id
] = (è
ÃwHªdËr
 ;

2702 
pAic
->
AIC_SMR
[
œq_id
] = 
¤c_ty³
 | 
´iÜ™y
 ;

2704 
pAic
->
AIC_ICCR
 = 
mask
 ;

2706  
ŞdHªdËr
;

2707 
	}
}

2713 
__šlše
 
	$AT91F_AIC_EÇbËIt
 (

2714 
AT91PS_AIC
 
pAic
,

2715 
œq_id
 )

2718 
pAic
->
AIC_IECR
 = 0x1 << 
œq_id
 ;

2719 
	}
}

2725 
__šlše
 
	$AT91F_AIC_Di§bËIt
 (

2726 
AT91PS_AIC
 
pAic
,

2727 
œq_id
 )

2729 
mask
 = 0x1 << 
œq_id
;

2731 
pAic
->
AIC_IDCR
 = 
mask
 ;

2733 
pAic
->
AIC_ICCR
 = 
mask
 ;

2734 
	}
}

2740 
__šlše
 
	$AT91F_AIC_CË¬It
 (

2741 
AT91PS_AIC
 
pAic
,

2742 
œq_id
)

2745 
pAic
->
AIC_ICCR
 = (0x1 << 
œq_id
);

2746 
	}
}

2752 
__šlše
 
	$AT91F_AIC_AcknowËdgeIt
 (

2753 
AT91PS_AIC
 
pAic
)

2755 
pAic
->
AIC_EOICR
 =…Aic->AIC_EOICR;

2756 
	}
}

2762 
__šlše
 
AT91F_AIC_S‘Exû±iÚVeùÜ
 (

2763 *
pVeùÜ
,

2764 (*
HªdËr
) () )

2766 
ŞdVeùÜ
 = *
pVeùÜ
;

2768 ià((è
HªdËr
 =ğ(è
AT91C_AIC_BRANCH_OPCODE
)

2769 *
pVeùÜ
 = (è
AT91C_AIC_BRANCH_OPCODE
;

2771 *
pVeùÜ
 = (((((è
HªdËr
) - (()…Vector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

2773  
ŞdVeùÜ
;

2774 
	}
}

2780 
__šlše
 
	$AT91F_AIC_Trig
 (

2781 
AT91PS_AIC
 
pAic
,

2782 
œq_id
)

2784 
pAic
->
AIC_ISCR
 = (0x1 << 
œq_id
) ;

2785 
	}
}

2791 
__šlše
 
	$AT91F_AIC_IsAùive
 (

2792 
AT91PS_AIC
 
pAic
,

2793 
œq_id
)

2795  (
pAic
->
AIC_ISR
 & (0x1 << 
œq_id
));

2796 
	}
}

2802 
__šlše
 
	$AT91F_AIC_IsP’dšg
 (

2803 
AT91PS_AIC
 
pAic
,

2804 
œq_id
)

2806  (
pAic
->
AIC_IPR
 & (0x1 << 
œq_id
));

2807 
	}
}

2813 
__šlše
 
AT91F_AIC_O³n
(

2814 
AT91PS_AIC
 
pAic
,

2815 (*
IrqHªdËr
) (),

2816 (*
FiqHªdËr
) (),

2817 (*
DeçuÉHªdËr
) (),

2818 (*
SpuriousHªdËr
) (),

2819 
´ÙeùMode
)

2821 
	gi
;

2824 
	gi
 = 0; i < 32; ++i) {

2825 
AT91F_AIC_Di§bËIt
(
pAic
, 
i
);

2826 
AT91F_AIC_CÚfigu»It
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE
, 
DeçuÉHªdËr
);

2830 
AT91F_AIC_S‘Exû±iÚVeùÜ
((*è0x18, 
IrqHªdËr
);

2832 
AT91F_AIC_S‘Exû±iÚVeùÜ
((*è0x1C, 
FiqHªdËr
);

2834 
	gpAic
->
	gAIC_SPU
 = (è
SpuriousHªdËr
;

2835 
	gpAic
->
	gAIC_DCR
 = 
´ÙeùMode
;

2841 
__šlše
 
	$AT91F_MC_CfgPMC
 ()

2843 
	`AT91F_PMC_EÇbËP”hClock
(

2844 
AT91C_BASE_PMC
,

2845 ((è1 << 
AT91C_ID_SYS
));

2846 
	}
}

2852 
__šlše
 
	$AT91F_DBGU_CfgPMC
 ()

2854 
	`AT91F_PMC_EÇbËP”hClock
(

2855 
AT91C_BASE_PMC
,

2856 ((è1 << 
AT91C_ID_SYS
));

2857 
	}
}

2863 
__šlše
 
	$AT91F_DBGU_CfgPIO
 ()

2866 
	`AT91F_PIO_CfgP”h
(

2867 
AT91C_BASE_PIOA
,

2868 ((è
AT91C_PA10_DTXD
 ) |

2869 ((è
AT91C_PA9_DRXD
 ),

2871 
	}
}

2877 
__šlše
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

2880 
	`AT91F_PIO_CfgP”h
(

2881 
AT91C_BASE_PIOA
,

2883 ((è
AT91C_PA14_PWM3
 ) |

2884 ((è
AT91C_PA7_PWM3
 ));

2885 
	}
}

2891 
__šlše
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

2894 
	`AT91F_PIO_CfgP”h
(

2895 
AT91C_BASE_PIOA
,

2896 ((è
AT91C_PA2_PWM2
 ),

2897 ((è
AT91C_PA25_PWM2
 ) |

2898 ((è
AT91C_PA13_PWM2
 ));

2899 
	}
}

2905 
__šlše
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

2908 
	`AT91F_PIO_CfgP”h
(

2909 
AT91C_BASE_PIOA
,

2910 ((è
AT91C_PA1_PWM1
 ),

2911 ((è
AT91C_PA24_PWM1
 ) |

2912 ((è
AT91C_PA12_PWM1
 ));

2913 
	}
}

2919 
__šlše
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

2922 
	`AT91F_PIO_CfgP”h
(

2923 
AT91C_BASE_PIOA
,

2924 ((è
AT91C_PA0_PWM0
 ),

2925 ((è
AT91C_PA23_PWM0
 ) |

2926 ((è
AT91C_PA11_PWM0
 ));

2927 
	}
}

2933 
__šlše
 
	$AT91F_SSC_CfgPMC
 ()

2935 
	`AT91F_PMC_EÇbËP”hClock
(

2936 
AT91C_BASE_PMC
,

2937 ((è1 << 
AT91C_ID_SSC
));

2938 
	}
}

2944 
__šlše
 
	$AT91F_SSC_CfgPIO
 ()

2947 
	`AT91F_PIO_CfgP”h
(

2948 
AT91C_BASE_PIOA
,

2949 ((è
AT91C_PA17_TD
 ) |

2950 ((è
AT91C_PA15_TF
 ) |

2951 ((è
AT91C_PA19_RK
 ) |

2952 ((è
AT91C_PA18_RD
 ) |

2953 ((è
AT91C_PA20_RF
 ) |

2954 ((è
AT91C_PA16_TK
 ),

2956 
	}
}

2962 
__šlše
 
	$AT91F_SPI_CfgPMC
 ()

2964 
	`AT91F_PMC_EÇbËP”hClock
(

2965 
AT91C_BASE_PMC
,

2966 ((è1 << 
AT91C_ID_SPI
));

2967 
	}
}

2973 
__šlše
 
	$AT91F_SPI_CfgPIO
 ()

2976 
	`AT91F_PIO_CfgP”h
(

2977 
AT91C_BASE_PIOA
,

2978 ((è
AT91C_PA11_NPCS0
 ) |

2979 ((è
AT91C_PA13_MOSI
 ) |

2980 ((è
AT91C_PA31_NPCS1
 ) |

2981 ((è
AT91C_PA12_MISO
 ) |

2982 ((è
AT91C_PA14_SPCK
 ),

2983 ((è
AT91C_PA9_NPCS1
 ) |

2984 ((è
AT91C_PA30_NPCS2
 ) |

2985 ((è
AT91C_PA10_NPCS2
 ) |

2986 ((è
AT91C_PA22_NPCS3
 ) |

2987 ((è
AT91C_PA3_NPCS3
 ) |

2988 ((è
AT91C_PA5_NPCS3
 ));

2989 
	}
}

2995 
__šlše
 
	$AT91F_PWMC_CfgPMC
 ()

2997 
	`AT91F_PMC_EÇbËP”hClock
(

2998 
AT91C_BASE_PMC
,

2999 ((è1 << 
AT91C_ID_PWMC
));

3000 
	}
}

3006 
__šlše
 
	$AT91F_TC2_CfgPMC
 ()

3008 
	`AT91F_PMC_EÇbËP”hClock
(

3009 
AT91C_BASE_PMC
,

3010 ((è1 << 
AT91C_ID_TC2
));

3011 
	}
}

3017 
__šlše
 
	$AT91F_TC2_CfgPIO
 ()

3020 
	`AT91F_PIO_CfgP”h
(

3021 
AT91C_BASE_PIOA
,

3023 ((è
AT91C_PA26_TIOA2
 ) |

3024 ((è
AT91C_PA27_TIOB2
 ) |

3025 ((è
AT91C_PA29_TCLK2
 ));

3026 
	}
}

3032 
__šlše
 
	$AT91F_TC1_CfgPMC
 ()

3034 
	`AT91F_PMC_EÇbËP”hClock
(

3035 
AT91C_BASE_PMC
,

3036 ((è1 << 
AT91C_ID_TC1
));

3037 
	}
}

3043 
__šlše
 
	$AT91F_TC1_CfgPIO
 ()

3046 
	`AT91F_PIO_CfgP”h
(

3047 
AT91C_BASE_PIOA
,

3049 ((è
AT91C_PA15_TIOA1
 ) |

3050 ((è
AT91C_PA16_TIOB1
 ) |

3051 ((è
AT91C_PA28_TCLK1
 ));

3052 
	}
}

3058 
__šlše
 
	$AT91F_TC0_CfgPMC
 ()

3060 
	`AT91F_PMC_EÇbËP”hClock
(

3061 
AT91C_BASE_PMC
,

3062 ((è1 << 
AT91C_ID_TC0
));

3063 
	}
}

3069 
__šlše
 
	$AT91F_TC0_CfgPIO
 ()

3072 
	`AT91F_PIO_CfgP”h
(

3073 
AT91C_BASE_PIOA
,

3075 ((è
AT91C_PA0_TIOA0
 ) |

3076 ((è
AT91C_PA1_TIOB0
 ) |

3077 ((è
AT91C_PA4_TCLK0
 ));

3078 
	}
}

3084 
__šlše
 
	$AT91F_PMC_CfgPMC
 ()

3086 
	`AT91F_PMC_EÇbËP”hClock
(

3087 
AT91C_BASE_PMC
,

3088 ((è1 << 
AT91C_ID_SYS
));

3089 
	}
}

3095 
__šlše
 
	$AT91F_PMC_CfgPIO
 ()

3098 
	`AT91F_PIO_CfgP”h
(

3099 
AT91C_BASE_PIOA
,

3101 ((è
AT91C_PA17_PCK1
 ) |

3102 ((è
AT91C_PA21_PCK1
 ) |

3103 ((è
AT91C_PA31_PCK2
 ) |

3104 ((è
AT91C_PA18_PCK2
 ) |

3105 ((è
AT91C_PA6_PCK0
 ));

3106 
	}
}

3112 
__šlše
 
	$AT91F_ADC_CfgPMC
 ()

3114 
	`AT91F_PMC_EÇbËP”hClock
(

3115 
AT91C_BASE_PMC
,

3116 ((è1 << 
AT91C_ID_ADC
));

3117 
	}
}

3123 
__šlše
 
	$AT91F_ADC_CfgPIO
 ()

3126 
	`AT91F_PIO_CfgP”h
(

3127 
AT91C_BASE_PIOA
,

3129 ((è
AT91C_PA8_ADTRG
 ));

3130 
	}
}

3136 
__šlše
 
	$AT91F_PIOA_CfgPMC
 ()

3138 
	`AT91F_PMC_EÇbËP”hClock
(

3139 
AT91C_BASE_PMC
,

3140 ((è1 << 
AT91C_ID_PIOA
));

3141 
	}
}

3147 
__šlše
 
	$AT91F_TWI_CfgPMC
 ()

3149 
	`AT91F_PMC_EÇbËP”hClock
(

3150 
AT91C_BASE_PMC
,

3151 ((è1 << 
AT91C_ID_TWI
));

3152 
	}
}

3158 
__šlše
 
	$AT91F_TWI_CfgPIO
 ()

3161 
	`AT91F_PIO_CfgP”h
(

3162 
AT91C_BASE_PIOA
,

3163 ((è
AT91C_PA3_TWD
 ) |

3164 ((è
AT91C_PA4_TWCK
 ),

3166 
	}
}

3172 
__šlše
 
	$AT91F_US1_CfgPMC
 ()

3174 
	`AT91F_PMC_EÇbËP”hClock
(

3175 
AT91C_BASE_PMC
,

3176 ((è1 << 
AT91C_ID_US1
));

3177 
	}
}

3183 
__šlše
 
	$AT91F_US1_CfgPIO
 ()

3186 
	`AT91F_PIO_CfgP”h
(

3187 
AT91C_BASE_PIOA
,

3188 ((è
AT91C_PA21_RXD1
 ) |

3189 ((è
AT91C_PA27_DTR1
 ) |

3190 ((è
AT91C_PA26_DCD1
 ) |

3191 ((è
AT91C_PA22_TXD1
 ) |

3192 ((è
AT91C_PA24_RTS1
 ) |

3193 ((è
AT91C_PA23_SCK1
 ) |

3194 ((è
AT91C_PA28_DSR1
 ) |

3195 ((è
AT91C_PA29_RI1
 ) |

3196 ((è
AT91C_PA25_CTS1
 ),

3198 
	}
}

3204 
__šlše
 
	$AT91F_US0_CfgPMC
 ()

3206 
	`AT91F_PMC_EÇbËP”hClock
(

3207 
AT91C_BASE_PMC
,

3208 ((è1 << 
AT91C_ID_US0
));

3209 
	}
}

3215 
__šlše
 
	$AT91F_US0_CfgPIO
 ()

3218 
	`AT91F_PIO_CfgP”h
(

3219 
AT91C_BASE_PIOA
,

3220 ((è
AT91C_PA5_RXD0
 ) |

3221 ((è
AT91C_PA6_TXD0
 ) |

3222 ((è
AT91C_PA7_RTS0
 ) |

3223 ((è
AT91C_PA8_CTS0
 ),

3224 ((è
AT91C_PA2_SCK0
 ));

3225 
	}
}

3231 
__šlše
 
	$AT91F_UDP_CfgPMC
 ()

3233 
	`AT91F_PMC_EÇbËP”hClock
(

3234 
AT91C_BASE_PMC
,

3235 ((è1 << 
AT91C_ID_UDP
));

3236 
	}
}

3242 
__šlše
 
	$AT91F_AIC_CfgPMC
 ()

3244 
	`AT91F_PMC_EÇbËP”hClock
(

3245 
AT91C_BASE_PMC
,

3246 ((è1 << 
AT91C_ID_IRQ0
) |

3247 ((è1 << 
AT91C_ID_FIQ
) |

3248 ((è1 << 
AT91C_ID_IRQ1
));

3249 
	}
}

3255 
__šlše
 
	$AT91F_AIC_CfgPIO
 ()

3258 
	`AT91F_PIO_CfgP”h
(

3259 
AT91C_BASE_PIOA
,

3260 ((è
AT91C_PA30_IRQ1
 ),

3261 ((è
AT91C_PA20_IRQ0
 ) |

3262 ((è
AT91C_PA19_FIQ
 ));

3263 
	}
}

	@portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h

43 #iâdeà
lib_AT91SAM7X128_H


44 
	#lib_AT91SAM7X128_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__šlše
 
AT91F_AIC_CÚfigu»It
 (

56 
AT91PS_AIC
 
pAic
,

57 
œq_id
,

58 
´iÜ™y
,

59 
¤c_ty³
,

60 (*
ÃwHªdËr
) () )

62 
ŞdHªdËr
;

63 
mask
 ;

65 
ŞdHªdËr
 = 
pAic
->
AIC_SVR
[
œq_id
];

67 
mask
 = 0x1 << 
œq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
œq_id
] = (è
ÃwHªdËr
 ;

73 
pAic
->
AIC_SMR
[
œq_id
] = 
¤c_ty³
 | 
´iÜ™y
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ŞdHªdËr
;

78 
	}
}

84 
__šlše
 
	$AT91F_AIC_EÇbËIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
œq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
œq_id
 ;

90 
	}
}

96 
__šlše
 
	$AT91F_AIC_Di§bËIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
œq_id
 )

100 
mask
 = 0x1 << 
œq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__šlše
 
	$AT91F_AIC_CË¬It
 (

112 
AT91PS_AIC
 
pAic
,

113 
œq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
œq_id
);

117 
	}
}

123 
__šlše
 
	$AT91F_AIC_AcknowËdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =…Aic->AIC_EOICR;

127 
	}
}

133 
__šlše
 
AT91F_AIC_S‘Exû±iÚVeùÜ
 (

134 *
pVeùÜ
,

135 (*
HªdËr
) () )

137 
ŞdVeùÜ
 = *
pVeùÜ
;

139 ià((è
HªdËr
 =ğ(è
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVeùÜ
 = (è
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVeùÜ
 = (((((è
HªdËr
) - (()…Vector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ŞdVeùÜ
;

145 
	}
}

151 
__šlše
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
œq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
œq_id
) ;

156 
	}
}

162 
__šlše
 
	$AT91F_AIC_IsAùive
 (

163 
AT91PS_AIC
 
pAic
,

164 
œq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
œq_id
));

167 
	}
}

173 
__šlše
 
	$AT91F_AIC_IsP’dšg
 (

174 
AT91PS_AIC
 
pAic
,

175 
œq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
œq_id
));

178 
	}
}

184 
__šlše
 
AT91F_AIC_O³n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqHªdËr
) (),

187 (*
FiqHªdËr
) (),

188 (*
DeçuÉHªdËr
) (),

189 (*
SpuriousHªdËr
) (),

190 
´ÙeùMode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_Di§bËIt
(
pAic
, 
i
);

197 
AT91F_AIC_CÚfigu»It
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeçuÉHªdËr
);

201 
AT91F_AIC_S‘Exû±iÚVeùÜ
((*è0x18, 
IrqHªdËr
);

203 
AT91F_AIC_S‘Exû±iÚVeùÜ
((*è0x1C, 
FiqHªdËr
);

205 
	gpAic
->
	gAIC_SPU
 = (è
SpuriousHªdËr
;

206 
	gpAic
->
	gAIC_DCR
 = 
´ÙeùMode
;

215 
__šlše
 
	$AT91F_PDC_S‘NextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
add»ss
,

218 
by‹s
)

220 
pPDC
->
PDC_RNPR
 = (è
add»ss
;

221 
pPDC
->
PDC_RNCR
 = 
by‹s
;

222 
	}
}

228 
__šlše
 
	$AT91F_PDC_S‘NextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
add»ss
,

231 
by‹s
)

233 
pPDC
->
PDC_TNPR
 = (è
add»ss
;

234 
pPDC
->
PDC_TNCR
 = 
by‹s
;

235 
	}
}

241 
__šlše
 
	$AT91F_PDC_S‘Rx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
add»ss
,

244 
by‹s
)

246 
pPDC
->
PDC_RPR
 = (è
add»ss
;

247 
pPDC
->
PDC_RCR
 = 
by‹s
;

248 
	}
}

254 
__šlše
 
	$AT91F_PDC_S‘Tx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
add»ss
,

257 
by‹s
)

259 
pPDC
->
PDC_TPR
 = (è
add»ss
;

260 
pPDC
->
PDC_TCR
 = 
by‹s
;

261 
	}
}

267 
__šlše
 
	$AT91F_PDC_EÇbËTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__šlše
 
	$AT91F_PDC_EÇbËRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__šlše
 
	$AT91F_PDC_Di§bËTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__šlše
 
	$AT91F_PDC_Di§bËRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__šlše
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__šlše
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__šlše
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__šlše
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__šlše
 
	$AT91F_PDC_O³n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_Di§bËRx
(
pPDC
);

352 
	`AT91F_PDC_Di§bËTx
(
pPDC
);

355 
	`AT91F_PDC_S‘NextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_S‘NextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_S‘Tx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_S‘Rx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_EÇbËRx
(
pPDC
);

362 
	`AT91F_PDC_EÇbËTx
(
pPDC
);

363 
	}
}

369 
__šlše
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_Di§bËRx
(
pPDC
);

374 
	`AT91F_PDC_Di§bËTx
(
pPDC
);

377 
	`AT91F_PDC_S‘NextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_S‘NextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_S‘Tx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_S‘Rx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__šlše
 
	$AT91F_PDC_S’dF¿me
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBufãr
,

391 
szBufãr
,

392 *
pNextBufãr
,

393 
szNextBufãr
 )

395 ià(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_S‘Tx
(
pPDC
, 
pBufãr
, 
szBufãr
);

398 
	`AT91F_PDC_S‘NextTx
(
pPDC
, 
pNextBufãr
, 
szNextBufãr
);

401 ià(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_S‘NextTx
(
pPDC
, 
pBufãr
, 
szBufãr
);

410 
	}
}

416 
__šlše
 
	$AT91F_PDC_ReûiveF¿me
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBufãr
,

419 
szBufãr
,

420 *
pNextBufãr
,

421 
szNextBufãr
 )

423 ià(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_S‘Rx
(
pPDC
, 
pBufãr
, 
szBufãr
);

426 
	`AT91F_PDC_S‘NextRx
(
pPDC
, 
pNextBufãr
, 
szNextBufãr
);

429 ià(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_S‘NextRx
(
pPDC
, 
pBufãr
, 
szBufãr
);

438 
	}
}

446 
__šlše
 
	$AT91F_DBGU_IÁ”ru±EÇbË
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
æag
)

450 
pDbgu
->
DBGU_IER
 = 
æag
;

451 
	}
}

457 
__šlše
 
	$AT91F_DBGU_IÁ”ru±Di§bË
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
æag
)

461 
pDbgu
->
DBGU_IDR
 = 
æag
;

462 
	}
}

468 
__šlše
 
	$AT91F_DBGU_G‘IÁ”ru±MaskStus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__šlše
 
	$AT91F_DBGU_IsIÁ”ru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
æag
)

482  (
	`AT91F_DBGU_G‘IÁ”ru±MaskStus
(
pDbgu
è& 
æag
);

483 
	}
}

492 
__šlše
 
	$AT91F_PIO_CfgP”h
(

493 
AT91PS_PIO
 
pPio
,

494 
³rhAEÇbË
,

495 
³rhBEÇbË
)

498 
pPio
->
PIO_ASR
 = 
³rhAEÇbË
;

499 
pPio
->
PIO_BSR
 = 
³rhBEÇbË
;

500 
pPio
->
PIO_PDR
 = (
³rhAEÇbË
 | 
³rhBEÇbË
);

501 
	}
}

507 
__šlše
 
	$AT91F_PIO_CfgOuut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioEÇbË
)

511 
pPio
->
PIO_PER
 = 
pioEÇbË
;

512 
pPio
->
PIO_OER
 = 
pioEÇbË
;

513 
	}
}

519 
__šlše
 
	$AT91F_PIO_CfgIÅut
(

520 
AT91PS_PIO
 
pPio
,

521 
šputEÇbË
)

524 
pPio
->
PIO_ODR
 = 
šputEÇbË
;

525 
pPio
->
PIO_PER
 = 
šputEÇbË
;

526 
	}
}

532 
__šlše
 
	$AT91F_PIO_CfgO³nd¿š
(

533 
AT91PS_PIO
 
pPio
,

534 
muÉiDrvEÇbË
)

537 
pPio
->
PIO_MDDR
 = ~
muÉiDrvEÇbË
;

538 
pPio
->
PIO_MDER
 = 
muÉiDrvEÇbË
;

539 
	}
}

545 
__šlše
 
	$AT91F_PIO_CfgPuÎup
(

546 
AT91PS_PIO
 
pPio
,

547 
puÎupEÇbË
)

550 
pPio
->
PIO_PPUDR
 = ~
puÎupEÇbË
;

551 
pPio
->
PIO_PPUER
 = 
puÎupEÇbË
;

552 
	}
}

558 
__šlše
 
	$AT91F_PIO_CfgDœeùDrive
(

559 
AT91PS_PIO
 
pPio
,

560 
dœeùDrive
)

564 
pPio
->
PIO_OWDR
 = ~
dœeùDrive
;

565 
pPio
->
PIO_OWER
 = 
dœeùDrive
;

566 
	}
}

572 
__šlše
 
	$AT91F_PIO_CfgIÅutF‹r
(

573 
AT91PS_PIO
 
pPio
,

574 
šputF‹r
)

578 
pPio
->
PIO_IFDR
 = ~
šputF‹r
;

579 
pPio
->
PIO_IFER
 = 
šputF‹r
;

580 
	}
}

586 
__šlše
 
	$AT91F_PIO_G‘IÅut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__šlše
 
	$AT91F_PIO_IsIÅutS‘
(

597 
AT91PS_PIO
 
pPio
,

598 
æag
)

600  (
	`AT91F_PIO_G‘IÅut
(
pPio
è& 
æag
);

601 
	}
}

608 
__šlše
 
	$AT91F_PIO_S‘Ouut
(

609 
AT91PS_PIO
 
pPio
,

610 
æag
)

612 
pPio
->
PIO_SODR
 = 
æag
;

613 
	}
}

619 
__šlše
 
	$AT91F_PIO_CË¬Ouut
(

620 
AT91PS_PIO
 
pPio
,

621 
æag
)

623 
pPio
->
PIO_CODR
 = 
æag
;

624 
	}
}

630 
__šlše
 
	$AT91F_PIO_FÜûOuut
(

631 
AT91PS_PIO
 
pPio
,

632 
æag
)

634 
pPio
->
PIO_ODSR
 = 
æag
;

635 
	}
}

641 
__šlše
 
	$AT91F_PIO_EÇbË
(

642 
AT91PS_PIO
 
pPio
,

643 
æag
)

645 
pPio
->
PIO_PER
 = 
æag
;

646 
	}
}

652 
__šlše
 
	$AT91F_PIO_Di§bË
(

653 
AT91PS_PIO
 
pPio
,

654 
æag
)

656 
pPio
->
PIO_PDR
 = 
æag
;

657 
	}
}

663 
__šlše
 
	$AT91F_PIO_G‘Stus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__šlše
 
	$AT91F_PIO_IsS‘
(

674 
AT91PS_PIO
 
pPio
,

675 
æag
)

677  (
	`AT91F_PIO_G‘Stus
(
pPio
è& 
æag
);

678 
	}
}

684 
__šlše
 
	$AT91F_PIO_OuutEÇbË
(

685 
AT91PS_PIO
 
pPio
,

686 
æag
)

688 
pPio
->
PIO_OER
 = 
æag
;

689 
	}
}

695 
__šlše
 
	$AT91F_PIO_OuutDi§bË
(

696 
AT91PS_PIO
 
pPio
,

697 
æag
)

699 
pPio
->
PIO_ODR
 = 
æag
;

700 
	}
}

706 
__šlše
 
	$AT91F_PIO_G‘OuutStus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__šlše
 
	$AT91F_PIO_IsOuutS‘
(

717 
AT91PS_PIO
 
pPio
,

718 
æag
)

720  (
	`AT91F_PIO_G‘OuutStus
(
pPio
è& 
æag
);

721 
	}
}

727 
__šlše
 
	$AT91F_PIO_IÅutF‹rEÇbË
(

728 
AT91PS_PIO
 
pPio
,

729 
æag
)

731 
pPio
->
PIO_IFER
 = 
æag
;

732 
	}
}

738 
__šlše
 
	$AT91F_PIO_IÅutF‹rDi§bË
(

739 
AT91PS_PIO
 
pPio
,

740 
æag
)

742 
pPio
->
PIO_IFDR
 = 
æag
;

743 
	}
}

749 
__šlše
 
	$AT91F_PIO_G‘IÅutF‹rStus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__šlše
 
	$AT91F_PIO_IsIÅutF‹rS‘
(

760 
AT91PS_PIO
 
pPio
,

761 
æag
)

763  (
	`AT91F_PIO_G‘IÅutF‹rStus
(
pPio
è& 
æag
);

764 
	}
}

770 
__šlše
 
	$AT91F_PIO_G‘OuutD©aStus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__šlše
 
	$AT91F_PIO_IÁ”ru±EÇbË
(

781 
AT91PS_PIO
 
pPio
,

782 
æag
)

784 
pPio
->
PIO_IER
 = 
æag
;

785 
	}
}

791 
__šlše
 
	$AT91F_PIO_IÁ”ru±Di§bË
(

792 
AT91PS_PIO
 
pPio
,

793 
æag
)

795 
pPio
->
PIO_IDR
 = 
æag
;

796 
	}
}

802 
__šlše
 
	$AT91F_PIO_G‘IÁ”ru±MaskStus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__šlše
 
	$AT91F_PIO_G‘IÁ”ru±Stus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__šlše
 
	$AT91F_PIO_IsIÁ”ru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
æag
)

826  (
	`AT91F_PIO_G‘IÁ”ru±MaskStus
(
pPio
è& 
æag
);

827 
	}
}

833 
__šlše
 
	$AT91F_PIO_IsIÁ”ru±S‘
(

834 
AT91PS_PIO
 
pPio
,

835 
æag
)

837  (
	`AT91F_PIO_G‘IÁ”ru±Stus
(
pPio
è& 
æag
);

838 
	}
}

844 
__šlše
 
	$AT91F_PIO_MuÉiDriv”EÇbË
(

845 
AT91PS_PIO
 
pPio
,

846 
æag
)

848 
pPio
->
PIO_MDER
 = 
æag
;

849 
	}
}

855 
__šlše
 
	$AT91F_PIO_MuÉiDriv”Di§bË
(

856 
AT91PS_PIO
 
pPio
,

857 
æag
)

859 
pPio
->
PIO_MDDR
 = 
æag
;

860 
	}
}

866 
__šlše
 
	$AT91F_PIO_G‘MuÉiDriv”Stus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__šlše
 
	$AT91F_PIO_IsMuÉiDriv”S‘
(

877 
AT91PS_PIO
 
pPio
,

878 
æag
)

880  (
	`AT91F_PIO_G‘MuÉiDriv”Stus
(
pPio
è& 
æag
);

881 
	}
}

887 
__šlše
 
	$AT91F_PIO_A_Regi¡”S–eùiÚ
(

888 
AT91PS_PIO
 
pPio
,

889 
æag
)

891 
pPio
->
PIO_ASR
 = 
æag
;

892 
	}
}

898 
__šlše
 
	$AT91F_PIO_B_Regi¡”S–eùiÚ
(

899 
AT91PS_PIO
 
pPio
,

900 
æag
)

902 
pPio
->
PIO_BSR
 = 
æag
;

903 
	}
}

909 
__šlše
 
	$AT91F_PIO_G‘_AB_Regi¡”Stus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__šlše
 
	$AT91F_PIO_IsAB_Regi¡”S‘
(

920 
AT91PS_PIO
 
pPio
,

921 
æag
)

923  (
	`AT91F_PIO_G‘_AB_Regi¡”Stus
(
pPio
è& 
æag
);

924 
	}
}

930 
__šlše
 
	$AT91F_PIO_OuutWr™eEÇbË
(

931 
AT91PS_PIO
 
pPio
,

932 
æag
)

934 
pPio
->
PIO_OWER
 = 
æag
;

935 
	}
}

941 
__šlše
 
	$AT91F_PIO_OuutWr™eDi§bË
(

942 
AT91PS_PIO
 
pPio
,

943 
æag
)

945 
pPio
->
PIO_OWDR
 = 
æag
;

946 
	}
}

952 
__šlše
 
	$AT91F_PIO_G‘OuutWr™eStus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__šlše
 
	$AT91F_PIO_IsOuutWr™eS‘
(

963 
AT91PS_PIO
 
pPio
,

964 
æag
)

966  (
	`AT91F_PIO_G‘OuutWr™eStus
(
pPio
è& 
æag
);

967 
	}
}

973 
__šlše
 
	$AT91F_PIO_G‘CfgPuÎup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__šlše
 
	$AT91F_PIO_IsOuutD©aStusS‘
(

984 
AT91PS_PIO
 
pPio
,

985 
æag
)

987  (
	`AT91F_PIO_G‘OuutD©aStus
(
pPio
è& 
æag
);

988 
	}
}

994 
__šlše
 
	$AT91F_PIO_IsCfgPuÎupStusS‘
(

995 
AT91PS_PIO
 
pPio
,

996 
æag
)

998  (~
	`AT91F_PIO_G‘CfgPuÎup
(
pPio
è& 
æag
);

999 
	}
}

1008 
__šlše
 
	$AT91F_PMC_CfgSysClkEÇbËReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__šlše
 
	$AT91F_PMC_CfgSysClkDi§bËReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__šlše
 
	$AT91F_PMC_G‘SysClkStusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__šlše
 
	$AT91F_PMC_EÇbËP”hClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
³rhIds
)

1047 
pPMC
->
PMC_PCER
 = 
³rhIds
;

1048 
	}
}

1054 
__šlše
 
	$AT91F_PMC_Di§bËP”hClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
³rhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
³rhIds
;

1059 
	}
}

1065 
__šlše
 
	$AT91F_PMC_G‘P”hClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__šlše
 
	$AT91F_CKGR_CfgMašOscÏtÜReg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__šlše
 
	$AT91F_CKGR_G‘MašOscÏtÜReg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__šlše
 
	$AT91F_CKGR_EÇbËMašOscÏtÜ
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |ğ
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__šlše
 
	$AT91F_CKGR_Di§bËMašOscÏtÜ
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &ğ~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__šlše
 
	$AT91F_CKGR_CfgMašOscS¹UpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
¡¬tup_time
,

1119 
¦owClock
)

1121 
pCKGR
->
CKGR_MOR
 &ğ~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |ğ((
¦owClock
 * 
¡¬tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__šlše
 
	$AT91F_CKGR_G‘MašClockF»qReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__šlše
 
	$AT91F_CKGR_G‘MašClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¦owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
è* 
¦owClock
) >> 4;

1144 
	}
}

1150 
__šlše
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__šlše
 
	$AT91F_PMC_G‘MCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__šlše
 
	$AT91F_PMC_G‘Ma¡”Clock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¦owClock
)

1176 
»g
 = 
pPMC
->
PMC_MCKR
;

1177 
´esÿËr
 = (1 << ((
»g
 & 
AT91C_PMC_PRES
) >> 2));

1178 
¶lDivid”
, 
¶lMuÉl›r
;

1180 
»g
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¦owClock
 / 
´esÿËr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_G‘MašClock
(
pCKGR
, 
¦owClock
è/ 
´esÿËr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
»g
 = 
pCKGR
->
CKGR_PLLR
;

1187 
¶lDivid”
 = (
»g
 & 
AT91C_CKGR_DIV
);

1188 
¶lMuÉl›r
 = ((
»g
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_G‘MašClock
(
pCKGR
, 
¦owClock
è/ 
¶lDivid”
 * 
¶lMuÉl›r
 / 
´esÿËr
;

1192 
	}
}

1198 
__šlše
 
	$AT91F_PMC_EÇbËPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__šlše
 
	$AT91F_PMC_Di§bËPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__šlše
 
	$AT91F_PMC_EÇbËIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
æag
)

1227 
pPMC
->
PMC_IER
 = 
æag
;

1228 
	}
}

1234 
__šlše
 
	$AT91F_PMC_Di§bËIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
æag
)

1239 
pPMC
->
PMC_IDR
 = 
æag
;

1240 
	}
}

1246 
__šlše
 
	$AT91F_PMC_G‘Stus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__šlše
 
	$AT91F_PMC_G‘IÁ”ru±MaskStus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__šlše
 
	$AT91F_PMC_IsIÁ”ru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
æag
)

1270  (
	`AT91F_PMC_G‘IÁ”ru±MaskStus
(
pPMC
è& 
æag
);

1271 
	}
}

1277 
__šlše
 
	$AT91F_PMC_IsStusS‘
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
æag
)

1281  (
	`AT91F_PMC_G‘Stus
(
pPMC
è& 
æag
);

1282 
	}
}

1289 
__šlše
 
	$AT91F_RSTSoáRe£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
»£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
»£t
);

1294 
	}
}

1300 
__šlše
 
	$AT91F_RSTS‘Mode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__šlše
 
	$AT91F_RSTG‘Mode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__šlše
 
	$AT91F_RSTG‘Stus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__šlše
 
	$AT91F_RSTIsSoáR¡Aùive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
è& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__šlše
 
	$AT91F_RTTS‘TimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 ià(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |ğ(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__šlše
 
	$AT91F_RTTS‘P»sÿËr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
¹´es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |ğ(
¹´es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__šlše
 
	$AT91F_RTTRe¡¬t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__šlše
 
	$AT91F_RTTS‘AÏrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__šlše
 
	$AT91F_RTTCË¬AÏrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &ğ~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__šlše
 
	$AT91F_RTTS‘R‰IncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__šlše
 
	$AT91F_RTTCË¬R‰IncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &ğ~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__šlše
 
	$AT91F_RTTS‘AÏrmV®ue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
®¬m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
®¬m
;

1426 
	}
}

1432 
__šlše
 
	$AT91F_RTTG‘AÏrmV®ue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__šlše
 
	$AT91F_RTTG‘Stus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__šlše
 
	$AT91F_RTTR—dV®ue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vŞ©
v®1
,
v®2
;

1458 
v®1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
v®2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
v®1
 !ğ
v®2
);

1462 (
v®1
);

1463 
	}
}

1471 
__šlše
 
	$AT91F_PITIn™
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
³riod
,

1474 
p™_äequ’cy
)

1476 
pPITC
->
PITC_PIMR
 = 
³riod
? (³riod * 
p™_äequ’cy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |ğ
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__šlše
 
	$AT91F_PITS‘PIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__šlše
 
	$AT91F_PITEÇbËIÁ
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |ğ
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__šlše
 
	$AT91F_PITDi§bËIÁ
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &ğ~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__šlše
 
	$AT91F_PITG‘Mode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__šlše
 
	$AT91F_PITG‘Stus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__šlše
 
	$AT91F_PITG‘PIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__šlše
 
	$AT91F_PITG‘PIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__šlše
 
	$AT91F_WDTS‘Mode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__šlše
 
	$AT91F_WDTRe¡¬t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__šlše
 
	$AT91F_WDTSG‘tus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__šlše
 
	$AT91F_WDTG‘P”iod
(
ms
)

1590 ià((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__šlše
 
	$AT91F_VREG_EÇbË_LowPow”Mode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |ğ
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__šlše
 
	$AT91F_VREG_Di§bË_LowPow”Mode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &ğ~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__šlše
 
	$AT91F_MC_Rem­
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCè
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__šlše
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__šlše
 
	$AT91F_MC_EFC_G‘ModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__šlše
 
	$AT91F_MC_EFC_Compu‹FMCN
(

1659 
ma¡”_şock
)

1661  (
ma¡”_şock
/1000000 +2);

1662 
	}
}

1668 
__šlše
 
	$AT91F_MC_EFC_P”fÜmCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
Œªsãr_cmd
)

1672 
pMC
->
MC_FCR
 = 
Œªsãr_cmd
;

1673 
	}
}

1679 
__šlše
 
	$AT91F_MC_EFC_G‘Stus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__šlše
 
	$AT91F_MC_EFC_IsIÁ”ru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
æag
)

1693  (
	`AT91F_MC_EFC_G‘ModeReg
(
pMC
è& 
æag
);

1694 
	}
}

1700 
__šlše
 
	$AT91F_MC_EFC_IsIÁ”ru±S‘
(

1701 
AT91PS_MC
 
pMC
,

1702 
æag
)

1704  (
	`AT91F_MC_EFC_G‘Stus
(
pMC
è& 
æag
);

1705 
	}
}

1714 
__šlše
 
	$AT91F_SPI_O³n
 (

1715 cÚ¡ 
nuÎ
)

1719 
	}
}

1725 
__šlše
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
v®
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
èğ
v®
;

1732 
	}
}

1738 
__šlše
 
	$AT91F_SPI_EÇbËIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
æag
)

1743 
pSPI
->
SPI_IER
 = 
æag
;

1744 
	}
}

1750 
__šlše
 
	$AT91F_SPI_Di§bËIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
æag
)

1755 
pSPI
->
SPI_IDR
 = 
æag
;

1756 
	}
}

1762 
__šlše
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__šlše
 
	$AT91F_SPI_EÇbË
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__šlše
 
	$AT91F_SPI_Di§bË
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__šlše
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__šlše
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Deviû
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |ğĞ(
PCS_Deviû
<<16è& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__šlše
 
	$AT91F_SPI_ReûiveF¿me
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBufãr
,

1826 
szBufãr
,

1827 *
pNextBufãr
,

1828 
szNextBufãr
 )

1830  
	`AT91F_PDC_ReûiveF¿me
(

1831 (
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
),

1832 
pBufãr
,

1833 
szBufãr
,

1834 
pNextBufãr
,

1835 
szNextBufãr
);

1836 
	}
}

1842 
__šlše
 
	$AT91F_SPI_S’dF¿me
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBufãr
,

1845 
szBufãr
,

1846 *
pNextBufãr
,

1847 
szNextBufãr
 )

1849  
	`AT91F_PDC_S’dF¿me
(

1850 (
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
),

1851 
pBufãr
,

1852 
szBufãr
,

1853 
pNextBufãr
,

1854 
szNextBufãr
);

1855 
	}
}

1861 
__šlše
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__šlše
 
	$AT91F_SPI_PutCh¬
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¬aù”
,

1890 
cs_numb”
 )

1892 
v®ue_fÜ_cs
;

1893 
v®ue_fÜ_cs
 = (~(1 << 
cs_numb”
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¬aù”
 & 0xFFFFè| (
v®ue_fÜ_cs
 << 16);

1895 
	}
}

1901 
__šlše
 
	$AT91F_SPI_G‘Ch¬
 (

1902 cÚ¡ 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__šlše
 
	$AT91F_SPI_G‘IÁ”ru±MaskStus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__šlše
 
	$AT91F_SPI_IsIÁ”ru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
æag
)

1925  (
	`AT91F_SPI_G‘IÁ”ru±MaskStus
(
pSpi
è& 
æag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1936 
	gAT91C_US_NBSTOP_1_BIT
 + \

1937 
	gAT91C_US_PAR_NONE
 + \

1938 
	gAT91C_US_CHRL_8_BITS
 + \

1939 
	gAT91C_US_CLKS_CLOCK
 )

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1943 
	gAT91C_US_NBSTOP_1_BIT
 + \

1944 
	gAT91C_US_PAR_NONE
 + \

1945 
	gAT91C_US_CHRL_8_BITS
 + \

1946 
	gAT91C_US_CLKS_EXT
 )

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

	)

1950 
	gAT91C_US_USMODE_NORMAL
 + \

1951 
	gAT91C_US_NBSTOP_1_BIT
 + \

1952 
	gAT91C_US_PAR_NONE
 + \

1953 
	gAT91C_US_CHRL_8_BITS
 + \

1954 
	gAT91C_US_CLKS_CLOCK
 )

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

	)

1961 
	gAT91C_US_CLKS_CLOCK
 +\

1962 
	gAT91C_US_NBSTOP_1_BIT
 + \

1963 
	gAT91C_US_PAR_EVEN
 + \

1964 
	gAT91C_US_CHRL_8_BITS
 + \

1965 
	gAT91C_US_CKLO
 +\

1966 
	gAT91C_US_OVER
)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

	)

1970 
	gAT91C_US_NBSTOP_1_BIT
 + \

1971 
	gAT91C_US_PAR_NONE
 + \

1972 
	gAT91C_US_CHRL_8_BITS
 + \

1973 
	gAT91C_US_CLKS_CLOCK
 )

1979 
__šlše
 
	$AT91F_US_Baud¿‹
 (

1980 cÚ¡ 
maš_şock
,

1981 cÚ¡ 
baud_¿‹
)

1983 
baud_v®ue
 = ((
maš_şock
*10)/(
baud_¿‹
 * 16));

1984 ià((
baud_v®ue
 % 10) >= 5)

1985 
baud_v®ue
 = (baud_value / 10) + 1;

1987 
baud_v®ue
 /= 10;

1988  
baud_v®ue
;

1989 
	}
}

1995 
__šlše
 
	$AT91F_US_S‘Baud¿‹
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
mašClock
,

1998 
¥“d
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baud¿‹
(
mašClock
, 
¥“d
);

2002 
	}
}

2008 
__šlše
 
	$AT91F_US_S‘Timegu¬d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¬d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¬d
 ;

2014 
	}
}

2020 
__šlše
 
	$AT91F_US_EÇbËIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
æag
)

2025 
pUSART
->
US_IER
 = 
æag
;

2026 
	}
}

2032 
__šlše
 
	$AT91F_US_Di§bËIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
æag
)

2037 
pUSART
->
US_IDR
 = 
æag
;

2038 
	}
}

2044 
__šlše
 
	$AT91F_US_CÚfigu»
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
mašClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¬d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_S‘Baud¿‹
(
pUSART
, 
mašClock
, 
baudR©e
);

2061 
	`AT91F_US_S‘Timegu¬d
(
pUSART
, 
timegu¬d
);

2064 
	`AT91F_PDC_O³n
((
AT91PS_PDC
è&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__šlše
 
	$AT91F_US_EÇbËRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__šlše
 
	$AT91F_US_EÇbËTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__šlše
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__šlše
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__šlše
 
	$AT91F_US_Di§bËRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__šlše
 
	$AT91F_US_Di§bËTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__šlše
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
è&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__šlše
 
	$AT91F_US_TxR—dy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__šlše
 
	$AT91F_US_RxR—dy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__šlše
 
	$AT91F_US_E¼Ü
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__šlše
 
	$AT91F_US_PutCh¬
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¬aù”
 )

2208 
pUSART
->
US_THR
 = (
ch¬aù”
 & 0x1FF);

2209 
	}
}

2215 
__šlše
 
	$AT91F_US_G‘Ch¬
 (

2216 cÚ¡ 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__šlše
 
	$AT91F_US_S’dF¿me
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBufãr
,

2228 
szBufãr
,

2229 *
pNextBufãr
,

2230 
szNextBufãr
 )

2232  
	`AT91F_PDC_S’dF¿me
(

2233 (
AT91PS_PDC
è&(
pUSART
->
US_RPR
),

2234 
pBufãr
,

2235 
szBufãr
,

2236 
pNextBufãr
,

2237 
szNextBufãr
);

2238 
	}
}

2244 
__šlše
 
	$AT91F_US_ReûiveF¿me
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBufãr
,

2247 
szBufãr
,

2248 *
pNextBufãr
,

2249 
szNextBufãr
 )

2251  
	`AT91F_PDC_ReûiveF¿me
(

2252 (
AT91PS_PDC
è&(
pUSART
->
US_RPR
),

2253 
pBufãr
,

2254 
szBufãr
,

2255 
pNextBufãr
,

2256 
szNextBufãr
);

2257 
	}
}

2263 
__šlše
 
	$AT91F_US_S‘IrdaF‹r
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
v®ue


2268 
pUSART
->
US_IF
 = 
v®ue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_b™_by_¦Ù
, 
nb_¦Ù_by_äame
)Ğ+\

	)

2280 
	gAT91C_SSC_CKS_DIV
 +\

2281 
	gAT91C_SSC_CKO_CONTINOUS
 +\

2282 
	gAT91C_SSC_CKG_NONE
 +\

2283 
	gAT91C_SSC_START_FALL_RF
 +\

2284 
	gAT91C_SSC_STTOUT
 +\

2285 ((1<<16è& 
	gAT91C_SSC_STTDLY
) +\

2286 ((((
nb_b™_by_¦Ù
*
	gnb_¦Ù_by_äame
)/2)-1) <<24))

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_b™_by_¦Ù
, 
nb_¦Ù_by_äame
)Ğ+\

	)

2293 (
	gnb_b™_by_¦Ù
-1) +\

2294 
	gAT91C_SSC_MSBF
 +\

2295 (((
	gnb_¦Ù_by_äame
-1)<<8è& 
	gAT91C_SSC_DATNB
) +\

2296 (((
	gnb_b™_by_¦Ù
-1)<<16è& 
	gAT91C_SSC_FSLEN
) +\

2297 
	gAT91C_SSC_FSOS_NEGATIVE
)

2304 
__šlše
 
	$AT91F_SSC_S‘Baud¿‹
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
mašClock
,

2307 
¥“d
)

2309 
baud_v®ue
;

2311 ià(
¥“d
 == 0)

2312 
baud_v®ue
 = 0;

2315 
baud_v®ue
 = (è(
mašClock
 * 10)/(2*
¥“d
);

2316 ià((
baud_v®ue
 % 10) >= 5)

2317 
baud_v®ue
 = (baud_value / 10) + 1;

2319 
baud_v®ue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_v®ue
;

2323 
	}
}

2329 
__šlše
 
	$AT91F_SSC_CÚfigu»
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy¡_şock
,

2332 
baud_¿‹
,

2333 
şock_rx
,

2334 
mode_rx
,

2335 
şock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_S‘Baud¿‹
(
pSSC
, 
sy¡_şock
, 
baud_¿‹
);

2348 
pSSC
->
SSC_RCMR
 = 
şock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
şock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O³n
((
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__šlše
 
	$AT91F_SSC_EÇbËRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__šlše
 
	$AT91F_SSC_Di§bËRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__šlše
 
	$AT91F_SSC_EÇbËTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__šlše
 
	$AT91F_SSC_Di§bËTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__šlše
 
	$AT91F_SSC_EÇbËIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
æag
)

2418 
pSSC
->
SSC_IER
 = 
æag
;

2419 
	}
}

2425 
__šlše
 
	$AT91F_SSC_Di§bËIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
æag
)

2430 
pSSC
->
SSC_IDR
 = 
æag
;

2431 
	}
}

2437 
__šlše
 
	$AT91F_SSC_ReûiveF¿me
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBufãr
,

2440 
szBufãr
,

2441 *
pNextBufãr
,

2442 
szNextBufãr
 )

2444  
	`AT91F_PDC_ReûiveF¿me
(

2445 (
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
),

2446 
pBufãr
,

2447 
szBufãr
,

2448 
pNextBufãr
,

2449 
szNextBufãr
);

2450 
	}
}

2456 
__šlše
 
	$AT91F_SSC_S’dF¿me
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBufãr
,

2459 
szBufãr
,

2460 *
pNextBufãr
,

2461 
szNextBufãr
 )

2463  
	`AT91F_PDC_S’dF¿me
(

2464 (
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
),

2465 
pBufãr
,

2466 
szBufãr
,

2467 
pNextBufãr
,

2468 
szNextBufãr
);

2469 
	}
}

2475 
__šlše
 
	$AT91F_SSC_G‘IÁ”ru±MaskStus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__šlše
 
	$AT91F_SSC_IsIÁ”ru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
æag
)

2489  (
	`AT91F_SSC_G‘IÁ”ru±MaskStus
(
pSsc
è& 
æag
);

2490 
	}
}

2499 
__šlše
 
	$AT91F_TWI_EÇbËIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
æag
)

2504 
pTWI
->
TWI_IER
 = 
æag
;

2505 
	}
}

2511 
__šlše
 
	$AT91F_TWI_Di§bËIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
æag
)

2516 
pTWI
->
TWI_IDR
 = 
æag
;

2517 
	}
}

2523 
__šlše
 
	$AT91F_TWI_CÚfigu»
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__šlše
 
	$AT91F_TWI_G‘IÁ”ru±MaskStus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__šlše
 
	$AT91F_TWI_IsIÁ”ru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
æag
)

2554  (
	`AT91F_TWI_G‘IÁ”ru±MaskStus
(
pTwi
è& 
æag
);

2555 
	}
}

2564 
__šlše
 
	$AT91F_PWMC_G‘Stus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__šlše
 
	$AT91F_PWMC_IÁ”ru±EÇbË
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
æag
)

2578 
pPwm
->
PWMC_IER
 = 
æag
;

2579 
	}
}

2585 
__šlše
 
	$AT91F_PWMC_IÁ”ru±Di§bË
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
æag
)

2589 
pPwm
->
PWMC_IDR
 = 
æag
;

2590 
	}
}

2596 
__šlše
 
	$AT91F_PWMC_G‘IÁ”ru±MaskStus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__šlše
 
	$AT91F_PWMC_IsIÁ”ru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
æag
)

2610  (
	`AT91F_PWMC_G‘IÁ”ru±MaskStus
(
pPWM
è& 
æag
);

2611 
	}
}

2617 
__šlše
 
	$AT91F_PWMC_IsStusS‘
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
æag
)

2621  (
	`AT91F_PWMC_G‘Stus
(
pPWM
è& 
æag
);

2622 
	}
}

2628 
__šlše
 
	$AT91F_PWMC_CfgChªÃl
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
chªÃlId
,

2631 
mode
,

2632 
³riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CPRDR
 = 
³riod
;

2638 
	}
}

2644 
__šlše
 
	$AT91F_PWMC_S¹ChªÃl
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
æag
)

2648 
pPWM
->
PWMC_ENA
 = 
æag
;

2649 
	}
}

2655 
__šlše
 
	$AT91F_PWMC_StİChªÃl
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
æag
)

2659 
pPWM
->
PWMC_DIS
 = 
æag
;

2660 
	}
}

2666 
__šlše
 
	$AT91F_PWMC_Upd©eChªÃl
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
chªÃlId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__šlše
 
	$AT91F_UDP_EÇbËIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
æag
)

2686 
pUDP
->
UDP_IER
 = 
æag
;

2687 
	}
}

2693 
__šlše
 
	$AT91F_UDP_Di§bËIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
æag
)

2698 
pUDP
->
UDP_IDR
 = 
æag
;

2699 
	}
}

2705 
__šlše
 
	$AT91F_UDP_S‘Add»ss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
add»ss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
add»ss
);

2710 
	}
}

2716 
__šlše
 
	$AT91F_UDP_EÇbËEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
’dpošt
)

2720 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__šlše
 
	$AT91F_UDP_Di§bËEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
’dpošt
)

2731 
pUDP
->
UDP_CSR
[
’dpošt
] &ğ~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__šlše
 
	$AT91F_UDP_S‘S‹
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
æag
)

2742 
pUDP
->
UDP_GLBSTATE
 &ğ~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |ğ
æag
;

2744 
	}
}

2750 
__šlše
 
	$AT91F_UDP_G‘S‹
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__šlše
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
æag
)

2764 
pUDP
->
UDP_RSTEP
 = 
æag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__šlše
 
	$AT91F_UDP_EpSÎ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
’dpošt
)

2776 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__šlše
 
	$AT91F_UDP_EpWr™e
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
’dpošt
,

2786 
v®ue
)

2788 
pUDP
->
UDP_FDR
[
’dpošt
] = 
v®ue
;

2789 
	}
}

2795 
__šlše
 
	$AT91F_UDP_EpR—d
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
’dpošt
)

2799  
pUDP
->
UDP_FDR
[
’dpošt
];

2800 
	}
}

2806 
__šlše
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
’dpošt
)

2810 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__šlše
 
	$AT91F_UDP_EpCË¬
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
’dpošt
,

2820 
æag
)

2822 
pUDP
->
UDP_CSR
[
’dpošt
] &ğ~(
æag
);

2823 
	}
}

2829 
__šlše
 
	$AT91F_UDP_EpS‘
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
’dpošt
,

2832 
æag
)

2834 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
æag
;

2835 
	}
}

2841 
__šlše
 
	$AT91F_UDP_EpStus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
’dpošt
)

2845  
pUDP
->
UDP_CSR
[
’dpošt
];

2846 
	}
}

2852 
__šlše
 
	$AT91F_UDP_G‘IÁ”ru±MaskStus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__šlše
 
	$AT91F_UDP_IsIÁ”ru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
æag
)

2866  (
	`AT91F_UDP_G‘IÁ”ru±MaskStus
(
pUdp
è& 
æag
);

2867 
	}
}

2876 
__šlše
 
	$AT91F_TC_IÁ”ru±EÇbË
(

2877 
AT91PS_TC
 
pTc
,

2878 
æag
)

2880 
pTc
->
TC_IER
 = 
æag
;

2881 
	}
}

2887 
__šlše
 
	$AT91F_TC_IÁ”ru±Di§bË
(

2888 
AT91PS_TC
 
pTc
,

2889 
æag
)

2891 
pTc
->
TC_IDR
 = 
æag
;

2892 
	}
}

2898 
__šlše
 
	$AT91F_TC_G‘IÁ”ru±MaskStus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__šlše
 
	$AT91F_TC_IsIÁ”ru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
æag
)

2912  (
	`AT91F_TC_G‘IÁ”ru±MaskStus
(
pTc
è& 
æag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__šlše
 
	$AT91F_In™MaboxRegi¡”s
(
AT91PS_CAN_MB
 
CAN_Mabox
,

2926 
mode_»g
,

2927 
acû±ªû_mask_»g
,

2928 
id_»g
,

2929 
d©a_low_»g
,

2930 
d©a_high_»g
,

2931 
cÚŒŞ_»g
)

2933 
CAN_Mabox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Mabox
->
CAN_MB_MMR
 = 
mode_»g
;

2935 
CAN_Mabox
->
CAN_MB_MAM
 = 
acû±ªû_mask_»g
;

2936 
CAN_Mabox
->
CAN_MB_MID
 = 
id_»g
;

2937 
CAN_Mabox
->
CAN_MB_MDL
 = 
d©a_low_»g
;

2938 
CAN_Mabox
->
CAN_MB_MDH
 = 
d©a_high_»g
;

2939 
CAN_Mabox
->
CAN_MB_MCR
 = 
cÚŒŞ_»g
;

2940 
	}
}

2946 
__šlše
 
	$AT91F_EÇbËCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |ğ
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__šlše
 
	$AT91F_Di§bËCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &ğ~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__šlše
 
	$AT91F_CAN_EÇbËIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
æag
)

2974 
pCAN
->
CAN_IER
 = 
æag
;

2975 
	}
}

2981 
__šlše
 
	$AT91F_CAN_Di§bËIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
æag
)

2986 
pCAN
->
CAN_IDR
 = 
æag
;

2987 
	}
}

2993 
__šlše
 
	$AT91F_CAN_G‘Stus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__šlše
 
	$AT91F_CAN_G‘IÁ”ru±MaskStus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__šlše
 
	$AT91F_CAN_IsIÁ”ru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
æag
)

3017  (
	`AT91F_CAN_G‘IÁ”ru±MaskStus
(
pCAN
è& 
æag
);

3018 
	}
}

3024 
__šlše
 
	$AT91F_CAN_IsStusS‘
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
æag
)

3028  (
	`AT91F_CAN_G‘Stus
(
pCAN
è& 
æag
);

3029 
	}
}

3035 
__šlše
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__šlše
 
	$AT91F_CAN_G‘ModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__šlše
 
	$AT91F_CAN_CfgBaud¿‹Reg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baud¿‹_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baud¿‹_cfg
;

3064 
	}
}

3070 
__šlše
 
	$AT91F_CAN_G‘Baud¿‹
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__šlše
 
	$AT91F_CAN_G‘IÁ”ÇlCouÁ”
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__šlše
 
	$AT91F_CAN_G‘Time¡amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__šlše
 
	$AT91F_CAN_G‘E¼ÜCouÁ”
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__šlše
 
	$AT91F_CAN_In™T¿nsãrReque¡
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
Œªsãr_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
Œªsãr_cmd
;

3119 
	}
}

3125 
__šlše
 
	$AT91F_CAN_In™AbÜtReque¡
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
abÜt_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
abÜt_cmd
;

3130 
	}
}

3136 
__šlše
 
	$AT91F_CAN_CfgMes§geModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Mabox
,

3138 
mode
)

3140 
CAN_Mabox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__šlše
 
	$AT91F_CAN_G‘Mes§geModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Mabox
)

3150  
CAN_Mabox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__šlše
 
	$AT91F_CAN_CfgMes§geIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Mabox
,

3160 
id
,

3161 
v”siÚ
)

3163 if(
v”siÚ
==0)

3164 
CAN_Mabox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Mabox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__šlše
 
	$AT91F_CAN_G‘Mes§geIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Mabox
)

3176  
CAN_Mabox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__šlše
 
	$AT91F_CAN_CfgMes§geAcû±ªûMaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Mabox
,

3185 
mask
)

3187 
CAN_Mabox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__šlše
 
	$AT91F_CAN_G‘Mes§geAcû±ªûMaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Mabox
)

3197  
CAN_Mabox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__šlše
 
	$AT91F_CAN_G‘FamyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Mabox
)

3207  
CAN_Mabox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__šlše
 
	$AT91F_CAN_CfgMes§geCŒlReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Mabox
,

3216 
mes§ge_ù¾_cmd
)

3218 
CAN_Mabox
->
CAN_MB_MCR
 = 
mes§ge_ù¾_cmd
;

3219 
	}
}

3225 
__šlše
 
	$AT91F_CAN_G‘Mes§geStus
 (

3226 
AT91PS_CAN_MB
 
CAN_Mabox
)

3228  
CAN_Mabox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__šlše
 
	$AT91F_CAN_CfgMes§geD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Mabox
,

3237 
d©a
)

3239 
CAN_Mabox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__šlše
 
	$AT91F_CAN_G‘Mes§geD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Mabox
)

3249  
CAN_Mabox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__šlše
 
	$AT91F_CAN_CfgMes§geD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Mabox
,

3258 
d©a
)

3260 
CAN_Mabox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__šlše
 
	$AT91F_CAN_G‘Mes§geD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Mabox
)

3270  
CAN_Mabox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__šlše
 
	$AT91F_CAN_O³n
 (

3278 cÚ¡ 
nuÎ
)

3282 
	}
}

3290 
__šlše
 
	$AT91F_ADC_EÇbËIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
æag
)

3295 
pADC
->
ADC_IER
 = 
æag
;

3296 
	}
}

3302 
__šlše
 
	$AT91F_ADC_Di§bËIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
æag
)

3307 
pADC
->
ADC_IDR
 = 
æag
;

3308 
	}
}

3314 
__šlše
 
	$AT91F_ADC_G‘Stus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__šlše
 
	$AT91F_ADC_G‘IÁ”ru±MaskStus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__šlše
 
	$AT91F_ADC_IsIÁ”ru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
æag
)

3338  (
	`AT91F_ADC_G‘IÁ”ru±MaskStus
(
pADC
è& 
æag
);

3339 
	}
}

3345 
__šlše
 
	$AT91F_ADC_IsStusS‘
(

3346 
AT91PS_ADC
 
pADC
,

3347 
æag
)

3349  (
	`AT91F_ADC_G‘Stus
(
pADC
è& 
æag
);

3350 
	}
}

3356 
__šlše
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__šlše
 
	$AT91F_ADC_G‘ModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__šlše
 
	$AT91F_ADC_CfgTimšgs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_şock
,

3382 
adc_şock
,

3383 
¡¬tup_time
,

3384 
§m¶e_ªd_hŞd_time
)

3386 
´esÿl
,
¡¬tup
,
shtim
;

3388 
´esÿl
 = 
mck_şock
/(2*
adc_şock
) - 1;

3389 
¡¬tup
 = 
adc_şock
*
¡¬tup_time
/8 - 1;

3390 
shtim
 = 
adc_şock
*
§m¶e_ªd_hŞd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
´esÿl
<<8è& 
AT91C_ADC_PRESCAL
è| ( (
¡¬tup
<<16è& 
AT91C_ADC_STARTUP
è| ( (
shtim
<<24è& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__šlše
 
	$AT91F_ADC_EÇbËChªÃl
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
chªÃl
)

3405 
pADC
->
ADC_CHER
 = 
chªÃl
;

3406 
	}
}

3412 
__šlše
 
	$AT91F_ADC_Di§bËChªÃl
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
chªÃl
)

3417 
pADC
->
ADC_CHDR
 = 
chªÃl
;

3418 
	}
}

3424 
__šlše
 
	$AT91F_ADC_G‘ChªÃlStus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__šlše
 
	$AT91F_ADC_S¹CÚv”siÚ
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__šlše
 
	$AT91F_ADC_SoáRe£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__šlše
 
	$AT91F_ADC_G‘La¡CÚv”‹dD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__šlše
 
	$AT91F_AES_EÇbËIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
æag
)

3564 
pAES
->
AES_IER
 = 
æag
;

3565 
	}
}

3571 
__šlše
 
	$AT91F_AES_Di§bËIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
æag
)

3576 
pAES
->
AES_IDR
 = 
æag
;

3577 
	}
}

3583 
__šlše
 
	$AT91F_AES_G‘Stus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__šlše
 
	$AT91F_AES_G‘IÁ”ru±MaskStus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__šlše
 
	$AT91F_AES_IsIÁ”ru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
æag
)

3607  (
	`AT91F_AES_G‘IÁ”ru±MaskStus
(
pAES
è& 
æag
);

3608 
	}
}

3614 
__šlše
 
	$AT91F_AES_IsStusS‘
(

3615 
AT91PS_AES
 
pAES
,

3616 
æag
)

3618  (
	`AT91F_AES_G‘Stus
(
pAES
è& 
æag
);

3619 
	}
}

3625 
__šlše
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__šlše
 
	$AT91F_AES_G‘ModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__šlše
 
	$AT91F_AES_S¹Proûssšg
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__šlše
 
	$AT91F_AES_SoáRe£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__šlše
 
	$AT91F_AES_LßdNewS“d
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__šlše
 
	$AT91F_AES_S‘Cry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
šdex
,

3684 
keywÜd


3687 
pAES
->
AES_KEYWxR
[
šdex
] = 
keywÜd
;

3688 
	}
}

3694 
__šlše
 
	$AT91F_AES_IÅutD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
šdex
,

3697 
šd©a


3700 
pAES
->
AES_IDATAxR
[
šdex
] = 
šd©a
;

3701 
	}
}

3707 
__šlše
 
	$AT91F_AES_G‘OuutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
šdex


3712  
pAES
->
AES_ODATAxR
[
šdex
];

3713 
	}
}

3719 
__šlše
 
	$AT91F_AES_S‘In™Ÿliz©iÚVeùÜ
 (

3720 
AT91PS_AES
 
pAES
,

3721 
šdex
,

3722 
š™veùÜ


3725 
pAES
->
AES_IVxR
[
šdex
] = 
š™veùÜ
;

3726 
	}
}

3735 
__šlše
 
	$AT91F_TDES_EÇbËIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
æag
)

3740 
pTDES
->
TDES_IER
 = 
æag
;

3741 
	}
}

3747 
__šlše
 
	$AT91F_TDES_Di§bËIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
æag
)

3752 
pTDES
->
TDES_IDR
 = 
æag
;

3753 
	}
}

3759 
__šlše
 
	$AT91F_TDES_G‘Stus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__šlše
 
	$AT91F_TDES_G‘IÁ”ru±MaskStus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__šlše
 
	$AT91F_TDES_IsIÁ”ru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
æag
)

3783  (
	`AT91F_TDES_G‘IÁ”ru±MaskStus
(
pTDES
è& 
æag
);

3784 
	}
}

3790 
__šlše
 
	$AT91F_TDES_IsStusS‘
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
æag
)

3794  (
	`AT91F_TDES_G‘Stus
(
pTDES
è& 
æag
);

3795 
	}
}

3801 
__šlše
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__šlše
 
	$AT91F_TDES_G‘ModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__šlše
 
	$AT91F_TDES_S¹Proûssšg
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__šlše
 
	$AT91F_TDES_SoáRe£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
šdex
,

3849 
keywÜd


3852 
pTDES
->
TDES_KEY1WxR
[
šdex
] = 
keywÜd
;

3853 
	}
}

3859 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
šdex
,

3862 
keywÜd


3865 
pTDES
->
TDES_KEY2WxR
[
šdex
] = 
keywÜd
;

3866 
	}
}

3872 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
šdex
,

3875 
keywÜd


3878 
pTDES
->
TDES_KEY3WxR
[
šdex
] = 
keywÜd
;

3879 
	}
}

3885 
__šlše
 
	$AT91F_TDES_IÅutD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
šdex
,

3888 
šd©a


3891 
pTDES
->
TDES_IDATAxR
[
šdex
] = 
šd©a
;

3892 
	}
}

3898 
__šlše
 
	$AT91F_TDES_G‘OuutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
šdex


3903  
pTDES
->
TDES_ODATAxR
[
šdex
];

3904 
	}
}

3910 
__šlše
 
	$AT91F_TDES_S‘In™Ÿliz©iÚVeùÜ
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
šdex
,

3913 
š™veùÜ


3916 
pTDES
->
TDES_IVxR
[
šdex
] = 
š™veùÜ
;

3917 
	}
}

3923 
__šlše
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_EÇbËP”hClock
(

3926 
AT91C_BASE_PMC
,

3927 ((è1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__šlše
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgP”h
(

3938 
AT91C_BASE_PIOA
,

3939 ((è
AT91C_PA27_DRXD
 ) |

3940 ((è
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__šlše
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_EÇbËP”hClock
(

3951 
AT91C_BASE_PMC
,

3952 ((è1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__šlše
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgP”h
(

3963 
AT91C_BASE_PIOB
,

3964 ((è
AT91C_PB30_PCK2
 ) |

3965 ((è
AT91C_PB29_PCK1
 ),

3966 ((è
AT91C_PB20_PCK0
 ) |

3967 ((è
AT91C_PB0_PCK0
 ) |

3968 ((è
AT91C_PB22_PCK2
 ) |

3969 ((è
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgP”h
(

3972 
AT91C_BASE_PIOA
,

3974 ((è
AT91C_PA30_PCK2
 ) |

3975 ((è
AT91C_PA13_PCK1
 ) |

3976 ((è
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__šlše
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_EÇbËP”hClock
(

3986 
AT91C_BASE_PMC
,

3987 ((è1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__šlše
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_EÇbËP”hClock
(

3997 
AT91C_BASE_PMC
,

3998 ((è1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__šlše
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_EÇbËP”hClock
(

4008 
AT91C_BASE_PMC
,

4009 ((è1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__šlše
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgP”h
(

4020 
AT91C_BASE_PIOA
,

4021 ((è
AT91C_PA25_RK
 ) |

4022 ((è
AT91C_PA22_TK
 ) |

4023 ((è
AT91C_PA21_TF
 ) |

4024 ((è
AT91C_PA24_RD
 ) |

4025 ((è
AT91C_PA26_RF
 ) |

4026 ((è
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__šlše
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_EÇbËP”hClock
(

4037 
AT91C_BASE_PMC
,

4038 ((è1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__šlše
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_EÇbËP”hClock
(

4048 
AT91C_BASE_PMC
,

4049 ((è1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__šlše
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgP”h
(

4060 
AT91C_BASE_PIOB
,

4062 ((è
AT91C_PB26_RI1
 ) |

4063 ((è
AT91C_PB24_DSR1
 ) |

4064 ((è
AT91C_PB23_DCD1
 ) |

4065 ((è
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgP”h
(

4068 
AT91C_BASE_PIOA
,

4069 ((è
AT91C_PA7_SCK1
 ) |

4070 ((è
AT91C_PA8_RTS1
 ) |

4071 ((è
AT91C_PA6_TXD1
 ) |

4072 ((è
AT91C_PA5_RXD1
 ) |

4073 ((è
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__šlše
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_EÇbËP”hClock
(

4084 
AT91C_BASE_PMC
,

4085 ((è1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__šlše
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgP”h
(

4096 
AT91C_BASE_PIOA
,

4097 ((è
AT91C_PA0_RXD0
 ) |

4098 ((è
AT91C_PA4_CTS0
 ) |

4099 ((è
AT91C_PA3_RTS0
 ) |

4100 ((è
AT91C_PA2_SCK0
 ) |

4101 ((è
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__šlše
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_EÇbËP”hClock
(

4112 
AT91C_BASE_PMC
,

4113 ((è1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__šlše
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgP”h
(

4124 
AT91C_BASE_PIOB
,

4126 ((è
AT91C_PB16_NPCS13
 ) |

4127 ((è
AT91C_PB10_NPCS11
 ) |

4128 ((è
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgP”h
(

4131 
AT91C_BASE_PIOA
,

4133 ((è
AT91C_PA4_NPCS13
 ) |

4134 ((è
AT91C_PA29_NPCS13
 ) |

4135 ((è
AT91C_PA21_NPCS10
 ) |

4136 ((è
AT91C_PA22_SPCK1
 ) |

4137 ((è
AT91C_PA25_NPCS11
 ) |

4138 ((è
AT91C_PA2_NPCS11
 ) |

4139 ((è
AT91C_PA24_MISO1
 ) |

4140 ((è
AT91C_PA3_NPCS12
 ) |

4141 ((è
AT91C_PA26_NPCS12
 ) |

4142 ((è
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__šlše
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_EÇbËP”hClock
(

4152 
AT91C_BASE_PMC
,

4153 ((è1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__šlše
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgP”h
(

4164 
AT91C_BASE_PIOB
,

4166 ((è
AT91C_PB13_NPCS01
 ) |

4167 ((è
AT91C_PB17_NPCS03
 ) |

4168 ((è
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgP”h
(

4171 
AT91C_BASE_PIOA
,

4172 ((è
AT91C_PA16_MISO0
 ) |

4173 ((è
AT91C_PA13_NPCS01
 ) |

4174 ((è
AT91C_PA15_NPCS03
 ) |

4175 ((è
AT91C_PA17_MOSI0
 ) |

4176 ((è
AT91C_PA18_SPCK0
 ) |

4177 ((è
AT91C_PA14_NPCS02
 ) |

4178 ((è
AT91C_PA12_NPCS00
 ),

4179 ((è
AT91C_PA7_NPCS01
 ) |

4180 ((è
AT91C_PA9_NPCS03
 ) |

4181 ((è
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__šlše
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_EÇbËP”hClock
(

4191 
AT91C_BASE_PMC
,

4192 ((è1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__šlše
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_EÇbËP”hClock
(

4202 
AT91C_BASE_PMC
,

4203 ((è1 << 
AT91C_ID_FIQ
) |

4204 ((è1 << 
AT91C_ID_IRQ0
) |

4205 ((è1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__šlše
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgP”h
(

4216 
AT91C_BASE_PIOA
,

4217 ((è
AT91C_PA30_IRQ0
 ) |

4218 ((è
AT91C_PA29_FIQ
 ),

4219 ((è
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__šlše
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_EÇbËP”hClock
(

4229 
AT91C_BASE_PMC
,

4230 ((è1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__šlše
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_EÇbËP”hClock
(

4240 
AT91C_BASE_PMC
,

4241 ((è1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__šlše
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgP”h
(

4252 
AT91C_BASE_PIOA
,

4253 ((è
AT91C_PA11_TWCK
 ) |

4254 ((è
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__šlše
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_EÇbËP”hClock
(

4265 
AT91C_BASE_PMC
,

4266 ((è1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__šlše
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgP”h
(

4277 
AT91C_BASE_PIOB
,

4279 ((è
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__šlše
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgP”h
(

4290 
AT91C_BASE_PIOB
,

4291 ((è
AT91C_PB22_PWM3
 ),

4292 ((è
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__šlše
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgP”h
(

4303 
AT91C_BASE_PIOB
,

4304 ((è
AT91C_PB21_PWM2
 ),

4305 ((è
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__šlše
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgP”h
(

4316 
AT91C_BASE_PIOB
,

4317 ((è
AT91C_PB20_PWM1
 ),

4318 ((è
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__šlše
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgP”h
(

4329 
AT91C_BASE_PIOB
,

4330 ((è
AT91C_PB19_PWM0
 ),

4331 ((è
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__šlše
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_EÇbËP”hClock
(

4341 
AT91C_BASE_PMC
,

4342 ((è1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__šlše
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_EÇbËP”hClock
(

4352 
AT91C_BASE_PMC
,

4353 ((è1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__šlše
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_EÇbËP”hClock
(

4363 
AT91C_BASE_PMC
,

4364 ((è1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__šlše
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_EÇbËP”hClock
(

4374 
AT91C_BASE_PMC
,

4375 ((è1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__šlše
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgP”h
(

4386 
AT91C_BASE_PIOB
,

4387 ((è
AT91C_PB2_ETX0
 ) |

4388 ((è
AT91C_PB12_ETXER
 ) |

4389 ((è
AT91C_PB16_ECOL
 ) |

4390 ((è
AT91C_PB11_ETX3
 ) |

4391 ((è
AT91C_PB6_ERX1
 ) |

4392 ((è
AT91C_PB15_ERXDV
 ) |

4393 ((è
AT91C_PB13_ERX2
 ) |

4394 ((è
AT91C_PB3_ETX1
 ) |

4395 ((è
AT91C_PB8_EMDC
 ) |

4396 ((è
AT91C_PB5_ERX0
 ) |

4398 ((è
AT91C_PB14_ERX3
 ) |

4399 ((è
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((è
AT91C_PB1_ETXEN
 ) |

4401 ((è
AT91C_PB10_ETX2
 ) |

4402 ((è
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((è
AT91C_PB9_EMDIO
 ) |

4404 ((è
AT91C_PB7_ERXER
 ) |

4405 ((è
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__šlše
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_EÇbËP”hClock
(

4416 
AT91C_BASE_PMC
,

4417 ((è1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__šlše
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgP”h
(

4428 
AT91C_BASE_PIOB
,

4429 ((è
AT91C_PB23_TIOA0
 ) |

4430 ((è
AT91C_PB24_TIOB0
 ),

4431 ((è
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__šlše
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_EÇbËP”hClock
(

4441 
AT91C_BASE_PMC
,

4442 ((è1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__šlše
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgP”h
(

4453 
AT91C_BASE_PIOB
,

4454 ((è
AT91C_PB25_TIOA1
 ) |

4455 ((è
AT91C_PB26_TIOB1
 ),

4456 ((è
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__šlše
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_EÇbËP”hClock
(

4466 
AT91C_BASE_PMC
,

4467 ((è1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__šlše
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgP”h
(

4478 
AT91C_BASE_PIOB
,

4479 ((è
AT91C_PB28_TIOB2
 ) |

4480 ((è
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgP”h
(

4484 
AT91C_BASE_PIOA
,

4486 ((è
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__šlše
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_EÇbËP”hClock
(

4496 
AT91C_BASE_PMC
,

4497 ((è1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__šlše
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_EÇbËP”hClock
(

4507 
AT91C_BASE_PMC
,

4508 ((è1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__šlše
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_EÇbËP”hClock
(

4518 
AT91C_BASE_PMC
,

4519 ((è1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__šlše
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_EÇbËP”hClock
(

4529 
AT91C_BASE_PMC
,

4530 ((è1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__šlše
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgP”h
(

4541 
AT91C_BASE_PIOA
,

4542 ((è
AT91C_PA20_CANTX
 ) |

4543 ((è
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__šlše
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_EÇbËP”hClock
(

4554 
AT91C_BASE_PMC
,

4555 ((è1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h

43 #iâdeà
lib_AT91SAM7X256_H


44 
	#lib_AT91SAM7X256_H


	)

49 
	#AT91C_AIC_BRANCH_OPCODE
 (((*) ()) 0xE51FFF20)

50 

	)

55 
__šlše
 
AT91F_AIC_CÚfigu»It
 (

56 
AT91PS_AIC
 
pAic
,

57 
œq_id
,

58 
´iÜ™y
,

59 
¤c_ty³
,

60 (*
ÃwHªdËr
) () )

62 
ŞdHªdËr
;

63 
mask
 ;

65 
ŞdHªdËr
 = 
pAic
->
AIC_SVR
[
œq_id
];

67 
mask
 = 0x1 << 
œq_id
 ;

69 
pAic
->
AIC_IDCR
 = 
mask
 ;

71 
pAic
->
AIC_SVR
[
œq_id
] = (è
ÃwHªdËr
 ;

73 
pAic
->
AIC_SMR
[
œq_id
] = 
¤c_ty³
 | 
´iÜ™y
 ;

75 
pAic
->
AIC_ICCR
 = 
mask
 ;

77  
ŞdHªdËr
;

78 
	}
}

84 
__šlše
 
	$AT91F_AIC_EÇbËIt
 (

85 
AT91PS_AIC
 
pAic
,

86 
œq_id
 )

89 
pAic
->
AIC_IECR
 = 0x1 << 
œq_id
 ;

90 
	}
}

96 
__šlše
 
	$AT91F_AIC_Di§bËIt
 (

97 
AT91PS_AIC
 
pAic
,

98 
œq_id
 )

100 
mask
 = 0x1 << 
œq_id
;

102 
pAic
->
AIC_IDCR
 = 
mask
 ;

104 
pAic
->
AIC_ICCR
 = 
mask
 ;

105 
	}
}

111 
__šlše
 
	$AT91F_AIC_CË¬It
 (

112 
AT91PS_AIC
 
pAic
,

113 
œq_id
)

116 
pAic
->
AIC_ICCR
 = (0x1 << 
œq_id
);

117 
	}
}

123 
__šlše
 
	$AT91F_AIC_AcknowËdgeIt
 (

124 
AT91PS_AIC
 
pAic
)

126 
pAic
->
AIC_EOICR
 =…Aic->AIC_EOICR;

127 
	}
}

133 
__šlše
 
AT91F_AIC_S‘Exû±iÚVeùÜ
 (

134 *
pVeùÜ
,

135 (*
HªdËr
) () )

137 
ŞdVeùÜ
 = *
pVeùÜ
;

139 ià((è
HªdËr
 =ğ(è
AT91C_AIC_BRANCH_OPCODE
)

140 *
pVeùÜ
 = (è
AT91C_AIC_BRANCH_OPCODE
;

142 *
pVeùÜ
 = (((((è
HªdËr
) - (()…Vector) - 0x8) >> 2) & 0x00FFFFFF) | 0xEA000000;

144  
ŞdVeùÜ
;

145 
	}
}

151 
__šlše
 
	$AT91F_AIC_Trig
 (

152 
AT91PS_AIC
 
pAic
,

153 
œq_id
)

155 
pAic
->
AIC_ISCR
 = (0x1 << 
œq_id
) ;

156 
	}
}

162 
__šlše
 
	$AT91F_AIC_IsAùive
 (

163 
AT91PS_AIC
 
pAic
,

164 
œq_id
)

166  (
pAic
->
AIC_ISR
 & (0x1 << 
œq_id
));

167 
	}
}

173 
__šlše
 
	$AT91F_AIC_IsP’dšg
 (

174 
AT91PS_AIC
 
pAic
,

175 
œq_id
)

177  (
pAic
->
AIC_IPR
 & (0x1 << 
œq_id
));

178 
	}
}

184 
__šlše
 
AT91F_AIC_O³n
(

185 
AT91PS_AIC
 
pAic
,

186 (*
IrqHªdËr
) (),

187 (*
FiqHªdËr
) (),

188 (*
DeçuÉHªdËr
) (),

189 (*
SpuriousHªdËr
) (),

190 
´ÙeùMode
)

192 
	gi
;

195 
	gi
 = 0; i < 32; ++i) {

196 
AT91F_AIC_Di§bËIt
(
pAic
, 
i
);

197 
AT91F_AIC_CÚfigu»It
(
pAic
, 
i
, 
AT91C_AIC_PRIOR_LOWEST
, 
AT91C_AIC_SRCTYPE_HIGH_LEVEL
, 
DeçuÉHªdËr
);

201 
AT91F_AIC_S‘Exû±iÚVeùÜ
((*è0x18, 
IrqHªdËr
);

203 
AT91F_AIC_S‘Exû±iÚVeùÜ
((*è0x1C, 
FiqHªdËr
);

205 
	gpAic
->
	gAIC_SPU
 = (è
SpuriousHªdËr
;

206 
	gpAic
->
	gAIC_DCR
 = 
´ÙeùMode
;

215 
__šlše
 
	$AT91F_PDC_S‘NextRx
 (

216 
AT91PS_PDC
 
pPDC
,

217 *
add»ss
,

218 
by‹s
)

220 
pPDC
->
PDC_RNPR
 = (è
add»ss
;

221 
pPDC
->
PDC_RNCR
 = 
by‹s
;

222 
	}
}

228 
__šlše
 
	$AT91F_PDC_S‘NextTx
 (

229 
AT91PS_PDC
 
pPDC
,

230 *
add»ss
,

231 
by‹s
)

233 
pPDC
->
PDC_TNPR
 = (è
add»ss
;

234 
pPDC
->
PDC_TNCR
 = 
by‹s
;

235 
	}
}

241 
__šlše
 
	$AT91F_PDC_S‘Rx
 (

242 
AT91PS_PDC
 
pPDC
,

243 *
add»ss
,

244 
by‹s
)

246 
pPDC
->
PDC_RPR
 = (è
add»ss
;

247 
pPDC
->
PDC_RCR
 = 
by‹s
;

248 
	}
}

254 
__šlše
 
	$AT91F_PDC_S‘Tx
 (

255 
AT91PS_PDC
 
pPDC
,

256 *
add»ss
,

257 
by‹s
)

259 
pPDC
->
PDC_TPR
 = (è
add»ss
;

260 
pPDC
->
PDC_TCR
 = 
by‹s
;

261 
	}
}

267 
__šlše
 
	$AT91F_PDC_EÇbËTx
 (

268 
AT91PS_PDC
 
pPDC
 )

270 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTEN
;

271 
	}
}

277 
__šlše
 
	$AT91F_PDC_EÇbËRx
 (

278 
AT91PS_PDC
 
pPDC
 )

280 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTEN
;

281 
	}
}

287 
__šlše
 
	$AT91F_PDC_Di§bËTx
 (

288 
AT91PS_PDC
 
pPDC
 )

290 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_TXTDIS
;

291 
	}
}

297 
__šlše
 
	$AT91F_PDC_Di§bËRx
 (

298 
AT91PS_PDC
 
pPDC
 )

300 
pPDC
->
PDC_PTCR
 = 
AT91C_PDC_RXTDIS
;

301 
	}
}

307 
__šlše
 
	$AT91F_PDC_IsTxEm±y
 (

308 
AT91PS_PDC
 
pPDC
 )

310  !(
pPDC
->
PDC_TCR
);

311 
	}
}

317 
__šlše
 
	$AT91F_PDC_IsNextTxEm±y
 (

318 
AT91PS_PDC
 
pPDC
 )

320  !(
pPDC
->
PDC_TNCR
);

321 
	}
}

327 
__šlše
 
	$AT91F_PDC_IsRxEm±y
 (

328 
AT91PS_PDC
 
pPDC
 )

330  !(
pPDC
->
PDC_RCR
);

331 
	}
}

337 
__šlše
 
	$AT91F_PDC_IsNextRxEm±y
 (

338 
AT91PS_PDC
 
pPDC
 )

340  !(
pPDC
->
PDC_RNCR
);

341 
	}
}

347 
__šlše
 
	$AT91F_PDC_O³n
 (

348 
AT91PS_PDC
 
pPDC
)

351 
	`AT91F_PDC_Di§bËRx
(
pPDC
);

352 
	`AT91F_PDC_Di§bËTx
(
pPDC
);

355 
	`AT91F_PDC_S‘NextTx
(
pPDC
, (*) 0, 0);

356 
	`AT91F_PDC_S‘NextRx
(
pPDC
, (*) 0, 0);

357 
	`AT91F_PDC_S‘Tx
(
pPDC
, (*) 0, 0);

358 
	`AT91F_PDC_S‘Rx
(
pPDC
, (*) 0, 0);

361 
	`AT91F_PDC_EÇbËRx
(
pPDC
);

362 
	`AT91F_PDC_EÇbËTx
(
pPDC
);

363 
	}
}

369 
__šlše
 
	$AT91F_PDC_Clo£
 (

370 
AT91PS_PDC
 
pPDC
)

373 
	`AT91F_PDC_Di§bËRx
(
pPDC
);

374 
	`AT91F_PDC_Di§bËTx
(
pPDC
);

377 
	`AT91F_PDC_S‘NextTx
(
pPDC
, (*) 0, 0);

378 
	`AT91F_PDC_S‘NextRx
(
pPDC
, (*) 0, 0);

379 
	`AT91F_PDC_S‘Tx
(
pPDC
, (*) 0, 0);

380 
	`AT91F_PDC_S‘Rx
(
pPDC
, (*) 0, 0);

382 
	}
}

388 
__šlše
 
	$AT91F_PDC_S’dF¿me
(

389 
AT91PS_PDC
 
pPDC
,

390 *
pBufãr
,

391 
szBufãr
,

392 *
pNextBufãr
,

393 
szNextBufãr
 )

395 ià(
	`AT91F_PDC_IsTxEm±y
(
pPDC
)) {

397 
	`AT91F_PDC_S‘Tx
(
pPDC
, 
pBufãr
, 
szBufãr
);

398 
	`AT91F_PDC_S‘NextTx
(
pPDC
, 
pNextBufãr
, 
szNextBufãr
);

401 ià(
	`AT91F_PDC_IsNextTxEm±y
(
pPDC
)) {

403 
	`AT91F_PDC_S‘NextTx
(
pPDC
, 
pBufãr
, 
szBufãr
);

410 
	}
}

416 
__šlše
 
	$AT91F_PDC_ReûiveF¿me
 (

417 
AT91PS_PDC
 
pPDC
,

418 *
pBufãr
,

419 
szBufãr
,

420 *
pNextBufãr
,

421 
szNextBufãr
 )

423 ià(
	`AT91F_PDC_IsRxEm±y
(
pPDC
)) {

425 
	`AT91F_PDC_S‘Rx
(
pPDC
, 
pBufãr
, 
szBufãr
);

426 
	`AT91F_PDC_S‘NextRx
(
pPDC
, 
pNextBufãr
, 
szNextBufãr
);

429 ià(
	`AT91F_PDC_IsNextRxEm±y
(
pPDC
)) {

431 
	`AT91F_PDC_S‘NextRx
(
pPDC
, 
pBufãr
, 
szBufãr
);

438 
	}
}

446 
__šlše
 
	$AT91F_DBGU_IÁ”ru±EÇbË
(

447 
AT91PS_DBGU
 
pDbgu
,

448 
æag
)

450 
pDbgu
->
DBGU_IER
 = 
æag
;

451 
	}
}

457 
__šlše
 
	$AT91F_DBGU_IÁ”ru±Di§bË
(

458 
AT91PS_DBGU
 
pDbgu
,

459 
æag
)

461 
pDbgu
->
DBGU_IDR
 = 
æag
;

462 
	}
}

468 
__šlše
 
	$AT91F_DBGU_G‘IÁ”ru±MaskStus
(

469 
AT91PS_DBGU
 
pDbgu
)

471  
pDbgu
->
DBGU_IMR
;

472 
	}
}

478 
__šlše
 
	$AT91F_DBGU_IsIÁ”ru±Masked
(

479 
AT91PS_DBGU
 
pDbgu
,

480 
æag
)

482  (
	`AT91F_DBGU_G‘IÁ”ru±MaskStus
(
pDbgu
è& 
æag
);

483 
	}
}

492 
__šlše
 
	$AT91F_PIO_CfgP”h
(

493 
AT91PS_PIO
 
pPio
,

494 
³rhAEÇbË
,

495 
³rhBEÇbË
)

498 
pPio
->
PIO_ASR
 = 
³rhAEÇbË
;

499 
pPio
->
PIO_BSR
 = 
³rhBEÇbË
;

500 
pPio
->
PIO_PDR
 = (
³rhAEÇbË
 | 
³rhBEÇbË
);

501 
	}
}

507 
__šlše
 
	$AT91F_PIO_CfgOuut
(

508 
AT91PS_PIO
 
pPio
,

509 
pioEÇbË
)

511 
pPio
->
PIO_PER
 = 
pioEÇbË
;

512 
pPio
->
PIO_OER
 = 
pioEÇbË
;

513 
	}
}

519 
__šlše
 
	$AT91F_PIO_CfgIÅut
(

520 
AT91PS_PIO
 
pPio
,

521 
šputEÇbË
)

524 
pPio
->
PIO_ODR
 = 
šputEÇbË
;

525 
pPio
->
PIO_PER
 = 
šputEÇbË
;

526 
	}
}

532 
__šlše
 
	$AT91F_PIO_CfgO³nd¿š
(

533 
AT91PS_PIO
 
pPio
,

534 
muÉiDrvEÇbË
)

537 
pPio
->
PIO_MDDR
 = ~
muÉiDrvEÇbË
;

538 
pPio
->
PIO_MDER
 = 
muÉiDrvEÇbË
;

539 
	}
}

545 
__šlše
 
	$AT91F_PIO_CfgPuÎup
(

546 
AT91PS_PIO
 
pPio
,

547 
puÎupEÇbË
)

550 
pPio
->
PIO_PPUDR
 = ~
puÎupEÇbË
;

551 
pPio
->
PIO_PPUER
 = 
puÎupEÇbË
;

552 
	}
}

558 
__šlše
 
	$AT91F_PIO_CfgDœeùDrive
(

559 
AT91PS_PIO
 
pPio
,

560 
dœeùDrive
)

564 
pPio
->
PIO_OWDR
 = ~
dœeùDrive
;

565 
pPio
->
PIO_OWER
 = 
dœeùDrive
;

566 
	}
}

572 
__šlše
 
	$AT91F_PIO_CfgIÅutF‹r
(

573 
AT91PS_PIO
 
pPio
,

574 
šputF‹r
)

578 
pPio
->
PIO_IFDR
 = ~
šputF‹r
;

579 
pPio
->
PIO_IFER
 = 
šputF‹r
;

580 
	}
}

586 
__šlše
 
	$AT91F_PIO_G‘IÅut
(

587 
AT91PS_PIO
 
pPio
)

589  
pPio
->
PIO_PDSR
;

590 
	}
}

596 
__šlše
 
	$AT91F_PIO_IsIÅutS‘
(

597 
AT91PS_PIO
 
pPio
,

598 
æag
)

600  (
	`AT91F_PIO_G‘IÅut
(
pPio
è& 
æag
);

601 
	}
}

608 
__šlše
 
	$AT91F_PIO_S‘Ouut
(

609 
AT91PS_PIO
 
pPio
,

610 
æag
)

612 
pPio
->
PIO_SODR
 = 
æag
;

613 
	}
}

619 
__šlše
 
	$AT91F_PIO_CË¬Ouut
(

620 
AT91PS_PIO
 
pPio
,

621 
æag
)

623 
pPio
->
PIO_CODR
 = 
æag
;

624 
	}
}

630 
__šlše
 
	$AT91F_PIO_FÜûOuut
(

631 
AT91PS_PIO
 
pPio
,

632 
æag
)

634 
pPio
->
PIO_ODSR
 = 
æag
;

635 
	}
}

641 
__šlše
 
	$AT91F_PIO_EÇbË
(

642 
AT91PS_PIO
 
pPio
,

643 
æag
)

645 
pPio
->
PIO_PER
 = 
æag
;

646 
	}
}

652 
__šlše
 
	$AT91F_PIO_Di§bË
(

653 
AT91PS_PIO
 
pPio
,

654 
æag
)

656 
pPio
->
PIO_PDR
 = 
æag
;

657 
	}
}

663 
__šlše
 
	$AT91F_PIO_G‘Stus
(

664 
AT91PS_PIO
 
pPio
)

666  
pPio
->
PIO_PSR
;

667 
	}
}

673 
__šlše
 
	$AT91F_PIO_IsS‘
(

674 
AT91PS_PIO
 
pPio
,

675 
æag
)

677  (
	`AT91F_PIO_G‘Stus
(
pPio
è& 
æag
);

678 
	}
}

684 
__šlše
 
	$AT91F_PIO_OuutEÇbË
(

685 
AT91PS_PIO
 
pPio
,

686 
æag
)

688 
pPio
->
PIO_OER
 = 
æag
;

689 
	}
}

695 
__šlše
 
	$AT91F_PIO_OuutDi§bË
(

696 
AT91PS_PIO
 
pPio
,

697 
æag
)

699 
pPio
->
PIO_ODR
 = 
æag
;

700 
	}
}

706 
__šlše
 
	$AT91F_PIO_G‘OuutStus
(

707 
AT91PS_PIO
 
pPio
)

709  
pPio
->
PIO_OSR
;

710 
	}
}

716 
__šlše
 
	$AT91F_PIO_IsOuutS‘
(

717 
AT91PS_PIO
 
pPio
,

718 
æag
)

720  (
	`AT91F_PIO_G‘OuutStus
(
pPio
è& 
æag
);

721 
	}
}

727 
__šlše
 
	$AT91F_PIO_IÅutF‹rEÇbË
(

728 
AT91PS_PIO
 
pPio
,

729 
æag
)

731 
pPio
->
PIO_IFER
 = 
æag
;

732 
	}
}

738 
__šlše
 
	$AT91F_PIO_IÅutF‹rDi§bË
(

739 
AT91PS_PIO
 
pPio
,

740 
æag
)

742 
pPio
->
PIO_IFDR
 = 
æag
;

743 
	}
}

749 
__šlše
 
	$AT91F_PIO_G‘IÅutF‹rStus
(

750 
AT91PS_PIO
 
pPio
)

752  
pPio
->
PIO_IFSR
;

753 
	}
}

759 
__šlše
 
	$AT91F_PIO_IsIÅutF‹rS‘
(

760 
AT91PS_PIO
 
pPio
,

761 
æag
)

763  (
	`AT91F_PIO_G‘IÅutF‹rStus
(
pPio
è& 
æag
);

764 
	}
}

770 
__šlše
 
	$AT91F_PIO_G‘OuutD©aStus
(

771 
AT91PS_PIO
 
pPio
)

773  
pPio
->
PIO_ODSR
;

774 
	}
}

780 
__šlše
 
	$AT91F_PIO_IÁ”ru±EÇbË
(

781 
AT91PS_PIO
 
pPio
,

782 
æag
)

784 
pPio
->
PIO_IER
 = 
æag
;

785 
	}
}

791 
__šlše
 
	$AT91F_PIO_IÁ”ru±Di§bË
(

792 
AT91PS_PIO
 
pPio
,

793 
æag
)

795 
pPio
->
PIO_IDR
 = 
æag
;

796 
	}
}

802 
__šlše
 
	$AT91F_PIO_G‘IÁ”ru±MaskStus
(

803 
AT91PS_PIO
 
pPio
)

805  
pPio
->
PIO_IMR
;

806 
	}
}

812 
__šlše
 
	$AT91F_PIO_G‘IÁ”ru±Stus
(

813 
AT91PS_PIO
 
pPio
)

815  
pPio
->
PIO_ISR
;

816 
	}
}

822 
__šlše
 
	$AT91F_PIO_IsIÁ”ru±Masked
(

823 
AT91PS_PIO
 
pPio
,

824 
æag
)

826  (
	`AT91F_PIO_G‘IÁ”ru±MaskStus
(
pPio
è& 
æag
);

827 
	}
}

833 
__šlše
 
	$AT91F_PIO_IsIÁ”ru±S‘
(

834 
AT91PS_PIO
 
pPio
,

835 
æag
)

837  (
	`AT91F_PIO_G‘IÁ”ru±Stus
(
pPio
è& 
æag
);

838 
	}
}

844 
__šlše
 
	$AT91F_PIO_MuÉiDriv”EÇbË
(

845 
AT91PS_PIO
 
pPio
,

846 
æag
)

848 
pPio
->
PIO_MDER
 = 
æag
;

849 
	}
}

855 
__šlše
 
	$AT91F_PIO_MuÉiDriv”Di§bË
(

856 
AT91PS_PIO
 
pPio
,

857 
æag
)

859 
pPio
->
PIO_MDDR
 = 
æag
;

860 
	}
}

866 
__šlše
 
	$AT91F_PIO_G‘MuÉiDriv”Stus
(

867 
AT91PS_PIO
 
pPio
)

869  
pPio
->
PIO_MDSR
;

870 
	}
}

876 
__šlše
 
	$AT91F_PIO_IsMuÉiDriv”S‘
(

877 
AT91PS_PIO
 
pPio
,

878 
æag
)

880  (
	`AT91F_PIO_G‘MuÉiDriv”Stus
(
pPio
è& 
æag
);

881 
	}
}

887 
__šlše
 
	$AT91F_PIO_A_Regi¡”S–eùiÚ
(

888 
AT91PS_PIO
 
pPio
,

889 
æag
)

891 
pPio
->
PIO_ASR
 = 
æag
;

892 
	}
}

898 
__šlše
 
	$AT91F_PIO_B_Regi¡”S–eùiÚ
(

899 
AT91PS_PIO
 
pPio
,

900 
æag
)

902 
pPio
->
PIO_BSR
 = 
æag
;

903 
	}
}

909 
__šlše
 
	$AT91F_PIO_G‘_AB_Regi¡”Stus
(

910 
AT91PS_PIO
 
pPio
)

912  
pPio
->
PIO_ABSR
;

913 
	}
}

919 
__šlše
 
	$AT91F_PIO_IsAB_Regi¡”S‘
(

920 
AT91PS_PIO
 
pPio
,

921 
æag
)

923  (
	`AT91F_PIO_G‘_AB_Regi¡”Stus
(
pPio
è& 
æag
);

924 
	}
}

930 
__šlše
 
	$AT91F_PIO_OuutWr™eEÇbË
(

931 
AT91PS_PIO
 
pPio
,

932 
æag
)

934 
pPio
->
PIO_OWER
 = 
æag
;

935 
	}
}

941 
__šlše
 
	$AT91F_PIO_OuutWr™eDi§bË
(

942 
AT91PS_PIO
 
pPio
,

943 
æag
)

945 
pPio
->
PIO_OWDR
 = 
æag
;

946 
	}
}

952 
__šlše
 
	$AT91F_PIO_G‘OuutWr™eStus
(

953 
AT91PS_PIO
 
pPio
)

955  
pPio
->
PIO_OWSR
;

956 
	}
}

962 
__šlše
 
	$AT91F_PIO_IsOuutWr™eS‘
(

963 
AT91PS_PIO
 
pPio
,

964 
æag
)

966  (
	`AT91F_PIO_G‘OuutWr™eStus
(
pPio
è& 
æag
);

967 
	}
}

973 
__šlše
 
	$AT91F_PIO_G‘CfgPuÎup
(

974 
AT91PS_PIO
 
pPio
)

976  
pPio
->
PIO_PPUSR
;

977 
	}
}

983 
__šlše
 
	$AT91F_PIO_IsOuutD©aStusS‘
(

984 
AT91PS_PIO
 
pPio
,

985 
æag
)

987  (
	`AT91F_PIO_G‘OuutD©aStus
(
pPio
è& 
æag
);

988 
	}
}

994 
__šlše
 
	$AT91F_PIO_IsCfgPuÎupStusS‘
(

995 
AT91PS_PIO
 
pPio
,

996 
æag
)

998  (~
	`AT91F_PIO_G‘CfgPuÎup
(
pPio
è& 
æag
);

999 
	}
}

1008 
__šlše
 
	$AT91F_PMC_CfgSysClkEÇbËReg
 (

1009 
AT91PS_PMC
 
pPMC
,

1010 
mode
)

1013 
pPMC
->
PMC_SCER
 = 
mode
;

1014 
	}
}

1020 
__šlše
 
	$AT91F_PMC_CfgSysClkDi§bËReg
 (

1021 
AT91PS_PMC
 
pPMC
,

1022 
mode
)

1025 
pPMC
->
PMC_SCDR
 = 
mode
;

1026 
	}
}

1032 
__šlše
 
	$AT91F_PMC_G‘SysClkStusReg
 (

1033 
AT91PS_PMC
 
pPMC


1036  
pPMC
->
PMC_SCSR
;

1037 
	}
}

1043 
__šlše
 
	$AT91F_PMC_EÇbËP”hClock
 (

1044 
AT91PS_PMC
 
pPMC
,

1045 
³rhIds
)

1047 
pPMC
->
PMC_PCER
 = 
³rhIds
;

1048 
	}
}

1054 
__šlše
 
	$AT91F_PMC_Di§bËP”hClock
 (

1055 
AT91PS_PMC
 
pPMC
,

1056 
³rhIds
)

1058 
pPMC
->
PMC_PCDR
 = 
³rhIds
;

1059 
	}
}

1065 
__šlše
 
	$AT91F_PMC_G‘P”hClock
 (

1066 
AT91PS_PMC
 
pPMC
)

1068  
pPMC
->
PMC_PCSR
;

1069 
	}
}

1075 
__šlše
 
	$AT91F_CKGR_CfgMašOscÏtÜReg
 (

1076 
AT91PS_CKGR
 
pCKGR
,

1077 
mode
)

1079 
pCKGR
->
CKGR_MOR
 = 
mode
;

1080 
	}
}

1086 
__šlše
 
	$AT91F_CKGR_G‘MašOscÏtÜReg
 (

1087 
AT91PS_CKGR
 
pCKGR
)

1089  
pCKGR
->
CKGR_MOR
;

1090 
	}
}

1096 
__šlše
 
	$AT91F_CKGR_EÇbËMašOscÏtÜ
(

1097 
AT91PS_CKGR
 
pCKGR
)

1099 
pCKGR
->
CKGR_MOR
 |ğ
AT91C_CKGR_MOSCEN
;

1100 
	}
}

1106 
__šlše
 
	$AT91F_CKGR_Di§bËMašOscÏtÜ
 (

1107 
AT91PS_CKGR
 
pCKGR
)

1109 
pCKGR
->
CKGR_MOR
 &ğ~
AT91C_CKGR_MOSCEN
;

1110 
	}
}

1116 
__šlše
 
	$AT91F_CKGR_CfgMašOscS¹UpTime
 (

1117 
AT91PS_CKGR
 
pCKGR
,

1118 
¡¬tup_time
,

1119 
¦owClock
)

1121 
pCKGR
->
CKGR_MOR
 &ğ~
AT91C_CKGR_OSCOUNT
;

1122 
pCKGR
->
CKGR_MOR
 |ğ((
¦owClock
 * 
¡¬tup_time
)/(8*1000000)) << 8;

1123 
	}
}

1129 
__šlše
 
	$AT91F_CKGR_G‘MašClockF»qReg
 (

1130 
AT91PS_CKGR
 
pCKGR
)

1132  
pCKGR
->
CKGR_MCFR
;

1133 
	}
}

1139 
__šlše
 
	$AT91F_CKGR_G‘MašClock
 (

1140 
AT91PS_CKGR
 
pCKGR
,

1141 
¦owClock
)

1143  ((
pCKGR
->
CKGR_MCFR
 & 
AT91C_CKGR_MAINF
è* 
¦owClock
) >> 4;

1144 
	}
}

1150 
__šlše
 
	$AT91F_PMC_CfgMCKReg
 (

1151 
AT91PS_PMC
 
pPMC
,

1152 
mode
)

1154 
pPMC
->
PMC_MCKR
 = 
mode
;

1155 
	}
}

1161 
__šlše
 
	$AT91F_PMC_G‘MCKReg
(

1162 
AT91PS_PMC
 
pPMC
)

1164  
pPMC
->
PMC_MCKR
;

1165 
	}
}

1171 
__šlše
 
	$AT91F_PMC_G‘Ma¡”Clock
 (

1172 
AT91PS_PMC
 
pPMC
,

1173 
AT91PS_CKGR
 
pCKGR
,

1174 
¦owClock
)

1176 
»g
 = 
pPMC
->
PMC_MCKR
;

1177 
´esÿËr
 = (1 << ((
»g
 & 
AT91C_PMC_PRES
) >> 2));

1178 
¶lDivid”
, 
¶lMuÉl›r
;

1180 
»g
 & 
AT91C_PMC_CSS
) {

1181 
AT91C_PMC_CSS_SLOW_CLK
:

1182  
¦owClock
 / 
´esÿËr
;

1183 
AT91C_PMC_CSS_MAIN_CLK
:

1184  
	`AT91F_CKGR_G‘MašClock
(
pCKGR
, 
¦owClock
è/ 
´esÿËr
;

1185 
AT91C_PMC_CSS_PLL_CLK
:

1186 
»g
 = 
pCKGR
->
CKGR_PLLR
;

1187 
¶lDivid”
 = (
»g
 & 
AT91C_CKGR_DIV
);

1188 
¶lMuÉl›r
 = ((
»g
 & 
AT91C_CKGR_MUL
) >> 16) + 1;

1189  
	`AT91F_CKGR_G‘MašClock
(
pCKGR
, 
¦owClock
è/ 
¶lDivid”
 * 
¶lMuÉl›r
 / 
´esÿËr
;

1192 
	}
}

1198 
__šlše
 
	$AT91F_PMC_EÇbËPCK
 (

1199 
AT91PS_PMC
 
pPMC
,

1200 
pck
,

1201 
mode
)

1203 
pPMC
->
PMC_PCKR
[
pck
] = 
mode
;

1204 
pPMC
->
PMC_SCER
 = (1 << 
pck
) << 8;

1205 
	}
}

1211 
__šlše
 
	$AT91F_PMC_Di§bËPCK
 (

1212 
AT91PS_PMC
 
pPMC
,

1213 
pck
)

1215 
pPMC
->
PMC_SCDR
 = (1 << 
pck
) << 8;

1216 
	}
}

1222 
__šlše
 
	$AT91F_PMC_EÇbËIt
 (

1223 
AT91PS_PMC
 
pPMC
,

1224 
æag
)

1227 
pPMC
->
PMC_IER
 = 
æag
;

1228 
	}
}

1234 
__šlše
 
	$AT91F_PMC_Di§bËIt
 (

1235 
AT91PS_PMC
 
pPMC
,

1236 
æag
)

1239 
pPMC
->
PMC_IDR
 = 
æag
;

1240 
	}
}

1246 
__šlše
 
	$AT91F_PMC_G‘Stus
(

1247 
AT91PS_PMC
 
pPMC
)

1249  
pPMC
->
PMC_SR
;

1250 
	}
}

1256 
__šlše
 
	$AT91F_PMC_G‘IÁ”ru±MaskStus
(

1257 
AT91PS_PMC
 
pPMC
)

1259  
pPMC
->
PMC_IMR
;

1260 
	}
}

1266 
__šlše
 
	$AT91F_PMC_IsIÁ”ru±Masked
(

1267 
AT91PS_PMC
 
pPMC
,

1268 
æag
)

1270  (
	`AT91F_PMC_G‘IÁ”ru±MaskStus
(
pPMC
è& 
æag
);

1271 
	}
}

1277 
__šlše
 
	$AT91F_PMC_IsStusS‘
(

1278 
AT91PS_PMC
 
pPMC
,

1279 
æag
)

1281  (
	`AT91F_PMC_G‘Stus
(
pPMC
è& 
æag
);

1282 
	}
}

1289 
__šlše
 
	$AT91F_RSTSoáRe£t
(

1290 
AT91PS_RSTC
 
pRSTC
,

1291 
»£t
)

1293 
pRSTC
->
RSTC_RCR
 = (0xA5000000 | 
»£t
);

1294 
	}
}

1300 
__šlše
 
	$AT91F_RSTS‘Mode
(

1301 
AT91PS_RSTC
 
pRSTC
,

1302 
mode
)

1304 
pRSTC
->
RSTC_RMR
 = (0xA5000000 | 
mode
);

1305 
	}
}

1311 
__šlše
 
	$AT91F_RSTG‘Mode
(

1312 
AT91PS_RSTC
 
pRSTC
)

1314  (
pRSTC
->
RSTC_RMR
);

1315 
	}
}

1321 
__šlše
 
	$AT91F_RSTG‘Stus
(

1322 
AT91PS_RSTC
 
pRSTC
)

1324  (
pRSTC
->
RSTC_RSR
);

1325 
	}
}

1331 
__šlše
 
	$AT91F_RSTIsSoáR¡Aùive
(

1332 
AT91PS_RSTC
 
pRSTC
)

1334  ((
pRSTC
->
RSTC_RSR
è& 
AT91C_RSTC_SRCMP
);

1335 
	}
}

1343 
__šlše
 
	$AT91F_RTTS‘TimeBa£
(

1344 
AT91PS_RTTC
 
pRTTC
,

1345 
ms
)

1347 ià(
ms
 > 2000)

1349 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1350 
pRTTC
->
RTTC_RTMR
 |ğ(((
ms
 << 15) /1000) & 0xFFFF);

1352 
	}
}

1358 
__šlše
 
	$AT91F_RTTS‘P»sÿËr
(

1359 
AT91PS_RTTC
 
pRTTC
,

1360 
¹´es
)

1362 
pRTTC
->
RTTC_RTMR
 &= ~0xFFFF;

1363 
pRTTC
->
RTTC_RTMR
 |ğ(
¹´es
 & 0xFFFF);

1364  (
pRTTC
->
RTTC_RTMR
);

1365 
	}
}

1371 
__šlše
 
	$AT91F_RTTRe¡¬t
(

1372 
AT91PS_RTTC
 
pRTTC
)

1374 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_RTTRST
;

1375 
	}
}

1382 
__šlše
 
	$AT91F_RTTS‘AÏrmINT
(

1383 
AT91PS_RTTC
 
pRTTC
)

1385 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_ALMIEN
;

1386 
	}
}

1392 
__šlše
 
	$AT91F_RTTCË¬AÏrmINT
(

1393 
AT91PS_RTTC
 
pRTTC
)

1395 
pRTTC
->
RTTC_RTMR
 &ğ~
AT91C_RTTC_ALMIEN
;

1396 
	}
}

1402 
__šlše
 
	$AT91F_RTTS‘R‰IncINT
(

1403 
AT91PS_RTTC
 
pRTTC
)

1405 
pRTTC
->
RTTC_RTMR
 |ğ
AT91C_RTTC_RTTINCIEN
;

1406 
	}
}

1412 
__šlše
 
	$AT91F_RTTCË¬R‰IncINT
(

1413 
AT91PS_RTTC
 
pRTTC
)

1415 
pRTTC
->
RTTC_RTMR
 &ğ~
AT91C_RTTC_RTTINCIEN
;

1416 
	}
}

1422 
__šlše
 
	$AT91F_RTTS‘AÏrmV®ue
(

1423 
AT91PS_RTTC
 
pRTTC
, 
®¬m
)

1425 
pRTTC
->
RTTC_RTAR
 = 
®¬m
;

1426 
	}
}

1432 
__šlše
 
	$AT91F_RTTG‘AÏrmV®ue
(

1433 
AT91PS_RTTC
 
pRTTC
)

1435 (
pRTTC
->
RTTC_RTAR
);

1436 
	}
}

1442 
__šlše
 
	$AT91F_RTTG‘Stus
(

1443 
AT91PS_RTTC
 
pRTTC
)

1445 (
pRTTC
->
RTTC_RTSR
);

1446 
	}
}

1452 
__šlše
 
	$AT91F_RTTR—dV®ue
(

1453 
AT91PS_RTTC
 
pRTTC
)

1455 vŞ©
v®1
,
v®2
;

1458 
v®1
 = 
pRTTC
->
RTTC_RTVR
;

1459 
v®2
 = 
pRTTC
->
RTTC_RTVR
;

1461 
v®1
 !ğ
v®2
);

1462 (
v®1
);

1463 
	}
}

1471 
__šlše
 
	$AT91F_PITIn™
(

1472 
AT91PS_PITC
 
pPITC
,

1473 
³riod
,

1474 
p™_äequ’cy
)

1476 
pPITC
->
PITC_PIMR
 = 
³riod
? (³riod * 
p™_äequ’cy
 + 8) >> 4 : 0;

1477 
pPITC
->
PITC_PIMR
 |ğ
AT91C_PITC_PITEN
;

1478 
	}
}

1484 
__šlše
 
	$AT91F_PITS‘PIV
(

1485 
AT91PS_PITC
 
pPITC
,

1486 
piv
)

1488 
pPITC
->
PITC_PIMR
 = 
piv
 | (pPITC->PITC_PIMR & (
AT91C_PITC_PITEN
 | 
AT91C_PITC_PITIEN
));

1489 
	}
}

1495 
__šlše
 
	$AT91F_PITEÇbËIÁ
(

1496 
AT91PS_PITC
 
pPITC
)

1498 
pPITC
->
PITC_PIMR
 |ğ
AT91C_PITC_PITIEN
;

1499 
	}
}

1505 
__šlše
 
	$AT91F_PITDi§bËIÁ
(

1506 
AT91PS_PITC
 
pPITC
)

1508 
pPITC
->
PITC_PIMR
 &ğ~
AT91C_PITC_PITIEN
;

1509 
	}
}

1515 
__šlše
 
	$AT91F_PITG‘Mode
(

1516 
AT91PS_PITC
 
pPITC
)

1518 (
pPITC
->
PITC_PIMR
);

1519 
	}
}

1525 
__šlše
 
	$AT91F_PITG‘Stus
(

1526 
AT91PS_PITC
 
pPITC
)

1528 (
pPITC
->
PITC_PISR
);

1529 
	}
}

1535 
__šlše
 
	$AT91F_PITG‘PIIR
(

1536 
AT91PS_PITC
 
pPITC
)

1538 (
pPITC
->
PITC_PIIR
);

1539 
	}
}

1545 
__šlše
 
	$AT91F_PITG‘PIVR
(

1546 
AT91PS_PITC
 
pPITC
)

1548 (
pPITC
->
PITC_PIVR
);

1549 
	}
}

1557 
__šlše
 
	$AT91F_WDTS‘Mode
(

1558 
AT91PS_WDTC
 
pWDTC
,

1559 
Mode
)

1561 
pWDTC
->
WDTC_WDMR
 = 
Mode
;

1562 
	}
}

1568 
__šlše
 
	$AT91F_WDTRe¡¬t
(

1569 
AT91PS_WDTC
 
pWDTC
)

1571 
pWDTC
->
WDTC_WDCR
 = 0xA5000001;

1572 
	}
}

1578 
__šlše
 
	$AT91F_WDTSG‘tus
(

1579 
AT91PS_WDTC
 
pWDTC
)

1581 (
pWDTC
->
WDTC_WDSR
 & 0x3);

1582 
	}
}

1588 
__šlše
 
	$AT91F_WDTG‘P”iod
(
ms
)

1590 ià((
ms
 < 4) || (ms > 16000))

1592 ((
ms
 << 8) / 1000);

1593 
	}
}

1601 
__šlše
 
	$AT91F_VREG_EÇbË_LowPow”Mode
(

1602 
AT91PS_VREG
 
pVREG
)

1604 
pVREG
->
VREG_MR
 |ğ
AT91C_VREG_PSTDBY
;

1605 
	}
}

1611 
__šlše
 
	$AT91F_VREG_Di§bË_LowPow”Mode
(

1612 
AT91PS_VREG
 
pVREG
)

1614 
pVREG
->
VREG_MR
 &ğ~
AT91C_VREG_PSTDBY
;

1615 
	}
}

1619 
	#AT91C_MC_CORRECT_KEY
 (() 0x5A << 24)

1620 

	)

1625 
__šlše
 
	$AT91F_MC_Rem­
 ()

1627 
AT91PS_MC
 
pMC
 = (AT91PS_MCè
AT91C_BASE_MC
;

1629 
pMC
->
MC_RCR
 = 
AT91C_MC_RCB
;

1630 
	}
}

1636 
__šlše
 
	$AT91F_MC_EFC_CfgModeReg
 (

1637 
AT91PS_MC
 
pMC
,

1638 
mode
)

1641 
pMC
->
MC_FMR
 = 
mode
;

1642 
	}
}

1648 
__šlše
 
	$AT91F_MC_EFC_G‘ModeReg
(

1649 
AT91PS_MC
 
pMC
)

1651  
pMC
->
MC_FMR
;

1652 
	}
}

1658 
__šlše
 
	$AT91F_MC_EFC_Compu‹FMCN
(

1659 
ma¡”_şock
)

1661  (
ma¡”_şock
/1000000 +2);

1662 
	}
}

1668 
__šlše
 
	$AT91F_MC_EFC_P”fÜmCmd
 (

1669 
AT91PS_MC
 
pMC
,

1670 
Œªsãr_cmd
)

1672 
pMC
->
MC_FCR
 = 
Œªsãr_cmd
;

1673 
	}
}

1679 
__šlše
 
	$AT91F_MC_EFC_G‘Stus
(

1680 
AT91PS_MC
 
pMC
)

1682  
pMC
->
MC_FSR
;

1683 
	}
}

1689 
__šlše
 
	$AT91F_MC_EFC_IsIÁ”ru±Masked
(

1690 
AT91PS_MC
 
pMC
,

1691 
æag
)

1693  (
	`AT91F_MC_EFC_G‘ModeReg
(
pMC
è& 
æag
);

1694 
	}
}

1700 
__šlše
 
	$AT91F_MC_EFC_IsIÁ”ru±S‘
(

1701 
AT91PS_MC
 
pMC
,

1702 
æag
)

1704  (
	`AT91F_MC_EFC_G‘Stus
(
pMC
è& 
æag
);

1705 
	}
}

1714 
__šlše
 
	$AT91F_SPI_O³n
 (

1715 cÚ¡ 
nuÎ
)

1719 
	}
}

1725 
__šlše
 
	$AT91F_SPI_CfgCs
 (

1726 
AT91PS_SPI
 
pSPI
,

1727 
cs
,

1728 
v®
)

1731 *(
pSPI
->
SPI_CSR
 + 
cs
èğ
v®
;

1732 
	}
}

1738 
__šlše
 
	$AT91F_SPI_EÇbËIt
 (

1739 
AT91PS_SPI
 
pSPI
,

1740 
æag
)

1743 
pSPI
->
SPI_IER
 = 
æag
;

1744 
	}
}

1750 
__šlše
 
	$AT91F_SPI_Di§bËIt
 (

1751 
AT91PS_SPI
 
pSPI
,

1752 
æag
)

1755 
pSPI
->
SPI_IDR
 = 
æag
;

1756 
	}
}

1762 
__šlše
 
	$AT91F_SPI_Re£t
 (

1763 
AT91PS_SPI
 
pSPI


1767 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SWRST
;

1768 
	}
}

1774 
__šlše
 
	$AT91F_SPI_EÇbË
 (

1775 
AT91PS_SPI
 
pSPI


1779 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIEN
;

1780 
	}
}

1786 
__šlše
 
	$AT91F_SPI_Di§bË
 (

1787 
AT91PS_SPI
 
pSPI


1791 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1792 
	}
}

1798 
__šlše
 
	$AT91F_SPI_CfgMode
 (

1799 
AT91PS_SPI
 
pSPI
,

1800 
mode
)

1803 
pSPI
->
SPI_MR
 = 
mode
;

1804 
	}
}

1810 
__šlše
 
	$AT91F_SPI_CfgPCS
 (

1811 
AT91PS_SPI
 
pSPI
,

1812 
PCS_Deviû
)

1815 
pSPI
->
SPI_MR
 &= 0xFFF0FFFF;

1816 
pSPI
->
SPI_MR
 |ğĞ(
PCS_Deviû
<<16è& 
AT91C_SPI_PCS
 );

1817 
	}
}

1823 
__šlše
 
	$AT91F_SPI_ReûiveF¿me
 (

1824 
AT91PS_SPI
 
pSPI
,

1825 *
pBufãr
,

1826 
szBufãr
,

1827 *
pNextBufãr
,

1828 
szNextBufãr
 )

1830  
	`AT91F_PDC_ReûiveF¿me
(

1831 (
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
),

1832 
pBufãr
,

1833 
szBufãr
,

1834 
pNextBufãr
,

1835 
szNextBufãr
);

1836 
	}
}

1842 
__šlše
 
	$AT91F_SPI_S’dF¿me
(

1843 
AT91PS_SPI
 
pSPI
,

1844 *
pBufãr
,

1845 
szBufãr
,

1846 *
pNextBufãr
,

1847 
szNextBufãr
 )

1849  
	`AT91F_PDC_S’dF¿me
(

1850 (
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
),

1851 
pBufãr
,

1852 
szBufãr
,

1853 
pNextBufãr
,

1854 
szNextBufãr
);

1855 
	}
}

1861 
__šlše
 
	$AT91F_SPI_Clo£
 (

1862 
AT91PS_SPI
 
pSPI
)

1865 
pSPI
->
SPI_CSR
[0] = 0 ;

1866 
pSPI
->
SPI_CSR
[1] = 0 ;

1867 
pSPI
->
SPI_CSR
[2] = 0 ;

1868 
pSPI
->
SPI_CSR
[3] = 0 ;

1871 
pSPI
->
SPI_MR
 = 0 ;

1874 
pSPI
->
SPI_IDR
 = 0xFFFFFFFF ;

1877 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
è&(
pSPI
->
SPI_RPR
));

1880 
pSPI
->
SPI_CR
 = 
AT91C_SPI_SPIDIS
;

1881 
	}
}

1887 
__šlše
 
	$AT91F_SPI_PutCh¬
 (

1888 
AT91PS_SPI
 
pSPI
,

1889 
ch¬aù”
,

1890 
cs_numb”
 )

1892 
v®ue_fÜ_cs
;

1893 
v®ue_fÜ_cs
 = (~(1 << 
cs_numb”
)) & 0xF;

1894 
pSPI
->
SPI_TDR
 = (
ch¬aù”
 & 0xFFFFè| (
v®ue_fÜ_cs
 << 16);

1895 
	}
}

1901 
__šlše
 
	$AT91F_SPI_G‘Ch¬
 (

1902 cÚ¡ 
AT91PS_SPI
 
pSPI
)

1904 ((
pSPI
->
SPI_RDR
) & 0xFFFF);

1905 
	}
}

1911 
__šlše
 
	$AT91F_SPI_G‘IÁ”ru±MaskStus
(

1912 
AT91PS_SPI
 
pSpi
)

1914  
pSpi
->
SPI_IMR
;

1915 
	}
}

1921 
__šlše
 
	$AT91F_SPI_IsIÁ”ru±Masked
(

1922 
AT91PS_SPI
 
pSpi
,

1923 
æag
)

1925  (
	`AT91F_SPI_G‘IÁ”ru±MaskStus
(
pSpi
è& 
æag
);

1926 
	}
}

1935 
	#AT91C_US_ASYNC_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1936 
	gAT91C_US_NBSTOP_1_BIT
 + \

1937 
	gAT91C_US_PAR_NONE
 + \

1938 
	gAT91C_US_CHRL_8_BITS
 + \

1939 
	gAT91C_US_CLKS_CLOCK
 )

1942 
	#AT91C_US_ASYNC_SCK_MODE
 ( 
AT91C_US_USMODE_NORMAL
 + \

	)

1943 
	gAT91C_US_NBSTOP_1_BIT
 + \

1944 
	gAT91C_US_PAR_NONE
 + \

1945 
	gAT91C_US_CHRL_8_BITS
 + \

1946 
	gAT91C_US_CLKS_EXT
 )

1949 
	#AT91C_US_SYNC_MODE
 ( 
AT91C_US_SYNC
 + \

	)

1950 
	gAT91C_US_USMODE_NORMAL
 + \

1951 
	gAT91C_US_NBSTOP_1_BIT
 + \

1952 
	gAT91C_US_PAR_NONE
 + \

1953 
	gAT91C_US_CHRL_8_BITS
 + \

1954 
	gAT91C_US_CLKS_CLOCK
 )

1957 
	#AT91C_US_SCK_USED
 (
AT91C_US_CKLO
 | 
AT91C_US_CLKS_EXT
)

	)

1960 
	#AT91C_US_ISO_READER_MODE
 ( 
AT91C_US_USMODE_ISO7816_0
 + \

	)

1961 
	gAT91C_US_CLKS_CLOCK
 +\

1962 
	gAT91C_US_NBSTOP_1_BIT
 + \

1963 
	gAT91C_US_PAR_EVEN
 + \

1964 
	gAT91C_US_CHRL_8_BITS
 + \

1965 
	gAT91C_US_CKLO
 +\

1966 
	gAT91C_US_OVER
)

1969 
	#AT91C_US_ASYNC_IRDA_MODE
 ( 
AT91C_US_USMODE_IRDA
 + \

	)

1970 
	gAT91C_US_NBSTOP_1_BIT
 + \

1971 
	gAT91C_US_PAR_NONE
 + \

1972 
	gAT91C_US_CHRL_8_BITS
 + \

1973 
	gAT91C_US_CLKS_CLOCK
 )

1979 
__šlše
 
	$AT91F_US_Baud¿‹
 (

1980 cÚ¡ 
maš_şock
,

1981 cÚ¡ 
baud_¿‹
)

1983 
baud_v®ue
 = ((
maš_şock
*10)/(
baud_¿‹
 * 16));

1984 ià((
baud_v®ue
 % 10) >= 5)

1985 
baud_v®ue
 = (baud_value / 10) + 1;

1987 
baud_v®ue
 /= 10;

1988  
baud_v®ue
;

1989 
	}
}

1995 
__šlše
 
	$AT91F_US_S‘Baud¿‹
 (

1996 
AT91PS_USART
 
pUSART
,

1997 
mašClock
,

1998 
¥“d
)

2001 
pUSART
->
US_BRGR
 = 
	`AT91F_US_Baud¿‹
(
mašClock
, 
¥“d
);

2002 
	}
}

2008 
__šlše
 
	$AT91F_US_S‘Timegu¬d
 (

2009 
AT91PS_USART
 
pUSART
,

2010 
timegu¬d
)

2013 
pUSART
->
US_TTGR
 = 
timegu¬d
 ;

2014 
	}
}

2020 
__šlše
 
	$AT91F_US_EÇbËIt
 (

2021 
AT91PS_USART
 
pUSART
,

2022 
æag
)

2025 
pUSART
->
US_IER
 = 
æag
;

2026 
	}
}

2032 
__šlše
 
	$AT91F_US_Di§bËIt
 (

2033 
AT91PS_USART
 
pUSART
,

2034 
æag
)

2037 
pUSART
->
US_IDR
 = 
æag
;

2038 
	}
}

2044 
__šlše
 
	$AT91F_US_CÚfigu»
 (

2045 
AT91PS_USART
 
pUSART
,

2046 
mašClock
,

2047 
mode
 ,

2048 
baudR©e
 ,

2049 
timegu¬d
 )

2052 
pUSART
->
US_IDR
 = () -1;

2055 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RXDIS
 | 
AT91C_US_TXDIS
 ;

2058 
	`AT91F_US_S‘Baud¿‹
(
pUSART
, 
mašClock
, 
baudR©e
);

2061 
	`AT91F_US_S‘Timegu¬d
(
pUSART
, 
timegu¬d
);

2064 
	`AT91F_PDC_O³n
((
AT91PS_PDC
è&(
pUSART
->
US_RPR
));

2067 
pUSART
->
US_MR
 = 
mode
 ;

2069 
	}
}

2075 
__šlše
 
	$AT91F_US_EÇbËRx
 (

2076 
AT91PS_USART
 
pUSART
)

2079 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2080 
	}
}

2086 
__šlše
 
	$AT91F_US_EÇbËTx
 (

2087 
AT91PS_USART
 
pUSART
)

2090 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2091 
	}
}

2097 
__šlše
 
	$AT91F_US_Re£tRx
 (

2098 
AT91PS_USART
 
pUSART
)

2101 
pUSART
->
US_CR
 = 
AT91C_US_RSTRX
;

2103 
pUSART
->
US_CR
 = 
AT91C_US_RXEN
;

2104 
	}
}

2110 
__šlše
 
	$AT91F_US_Re£tTx
 (

2111 
AT91PS_USART
 
pUSART
)

2114 
pUSART
->
US_CR
 = 
AT91C_US_RSTTX
;

2116 
pUSART
->
US_CR
 = 
AT91C_US_TXEN
;

2117 
	}
}

2123 
__šlše
 
	$AT91F_US_Di§bËRx
 (

2124 
AT91PS_USART
 
pUSART
)

2127 
pUSART
->
US_CR
 = 
AT91C_US_RXDIS
;

2128 
	}
}

2134 
__šlše
 
	$AT91F_US_Di§bËTx
 (

2135 
AT91PS_USART
 
pUSART
)

2138 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
;

2139 
	}
}

2145 
__šlše
 
	$AT91F_US_Clo£
 (

2146 
AT91PS_USART
 
pUSART
)

2149 
pUSART
->
US_BRGR
 = 0 ;

2152 
pUSART
->
US_MR
 = 0 ;

2155 
pUSART
->
US_TTGR
 = 0;

2158 
pUSART
->
US_IDR
 = 0xFFFFFFFF ;

2161 
	`AT91F_PDC_Clo£
((
AT91PS_PDC
è&(
pUSART
->
US_RPR
));

2164 
pUSART
->
US_CR
 = 
AT91C_US_TXDIS
 | 
AT91C_US_RXDIS
 | 
AT91C_US_RSTTX
 | 
AT91C_US_RSTRX
 ;

2165 
	}
}

2171 
__šlše
 
	$AT91F_US_TxR—dy
 (

2172 
AT91PS_USART
 
pUSART
 )

2174  (
pUSART
->
US_CSR
 & 
AT91C_US_TXRDY
);

2175 
	}
}

2181 
__šlše
 
	$AT91F_US_RxR—dy
 (

2182 
AT91PS_USART
 
pUSART
 )

2184  (
pUSART
->
US_CSR
 & 
AT91C_US_RXRDY
);

2185 
	}
}

2191 
__šlše
 
	$AT91F_US_E¼Ü
 (

2192 
AT91PS_USART
 
pUSART
 )

2194  (
pUSART
->
US_CSR
 &

2195 (
AT91C_US_OVRE
 |

2196 
AT91C_US_FRAME
 |

2197 
AT91C_US_PARE
));

2198 
	}
}

2204 
__šlše
 
	$AT91F_US_PutCh¬
 (

2205 
AT91PS_USART
 
pUSART
,

2206 
ch¬aù”
 )

2208 
pUSART
->
US_THR
 = (
ch¬aù”
 & 0x1FF);

2209 
	}
}

2215 
__šlše
 
	$AT91F_US_G‘Ch¬
 (

2216 cÚ¡ 
AT91PS_USART
 
pUSART
)

2218 ((
pUSART
->
US_RHR
) & 0x1FF);

2219 
	}
}

2225 
__šlše
 
	$AT91F_US_S’dF¿me
(

2226 
AT91PS_USART
 
pUSART
,

2227 *
pBufãr
,

2228 
szBufãr
,

2229 *
pNextBufãr
,

2230 
szNextBufãr
 )

2232  
	`AT91F_PDC_S’dF¿me
(

2233 (
AT91PS_PDC
è&(
pUSART
->
US_RPR
),

2234 
pBufãr
,

2235 
szBufãr
,

2236 
pNextBufãr
,

2237 
szNextBufãr
);

2238 
	}
}

2244 
__šlše
 
	$AT91F_US_ReûiveF¿me
 (

2245 
AT91PS_USART
 
pUSART
,

2246 *
pBufãr
,

2247 
szBufãr
,

2248 *
pNextBufãr
,

2249 
szNextBufãr
 )

2251  
	`AT91F_PDC_ReûiveF¿me
(

2252 (
AT91PS_PDC
è&(
pUSART
->
US_RPR
),

2253 
pBufãr
,

2254 
szBufãr
,

2255 
pNextBufãr
,

2256 
szNextBufãr
);

2257 
	}
}

2263 
__šlše
 
	$AT91F_US_S‘IrdaF‹r
 (

2264 
AT91PS_USART
 
pUSART
,

2265 
v®ue


2268 
pUSART
->
US_IF
 = 
v®ue
;

2269 
	}
}

2279 
	#AT91C_I2S_ASY_MASTER_TX_SETTING
(
nb_b™_by_¦Ù
, 
nb_¦Ù_by_äame
)Ğ+\

	)

2280 
	gAT91C_SSC_CKS_DIV
 +\

2281 
	gAT91C_SSC_CKO_CONTINOUS
 +\

2282 
	gAT91C_SSC_CKG_NONE
 +\

2283 
	gAT91C_SSC_START_FALL_RF
 +\

2284 
	gAT91C_SSC_STTOUT
 +\

2285 ((1<<16è& 
	gAT91C_SSC_STTDLY
) +\

2286 ((((
nb_b™_by_¦Ù
*
	gnb_¦Ù_by_äame
)/2)-1) <<24))

2292 
	#AT91C_I2S_ASY_TX_FRAME_SETTING
(
nb_b™_by_¦Ù
, 
nb_¦Ù_by_äame
)Ğ+\

	)

2293 (
	gnb_b™_by_¦Ù
-1) +\

2294 
	gAT91C_SSC_MSBF
 +\

2295 (((
	gnb_¦Ù_by_äame
-1)<<8è& 
	gAT91C_SSC_DATNB
) +\

2296 (((
	gnb_b™_by_¦Ù
-1)<<16è& 
	gAT91C_SSC_FSLEN
) +\

2297 
	gAT91C_SSC_FSOS_NEGATIVE
)

2304 
__šlše
 
	$AT91F_SSC_S‘Baud¿‹
 (

2305 
AT91PS_SSC
 
pSSC
,

2306 
mašClock
,

2307 
¥“d
)

2309 
baud_v®ue
;

2311 ià(
¥“d
 == 0)

2312 
baud_v®ue
 = 0;

2315 
baud_v®ue
 = (è(
mašClock
 * 10)/(2*
¥“d
);

2316 ià((
baud_v®ue
 % 10) >= 5)

2317 
baud_v®ue
 = (baud_value / 10) + 1;

2319 
baud_v®ue
 /= 10;

2322 
pSSC
->
SSC_CMR
 = 
baud_v®ue
;

2323 
	}
}

2329 
__šlše
 
	$AT91F_SSC_CÚfigu»
 (

2330 
AT91PS_SSC
 
pSSC
,

2331 
sy¡_şock
,

2332 
baud_¿‹
,

2333 
şock_rx
,

2334 
mode_rx
,

2335 
şock_tx
,

2336 
mode_tx
)

2339 
pSSC
->
SSC_IDR
 = () -1;

2342 
pSSC
->
SSC_CR
 = 
AT91C_SSC_SWRST
 | 
AT91C_SSC_RXDIS
 | 
AT91C_SSC_TXDIS
 ;

2345 
	`AT91F_SSC_S‘Baud¿‹
(
pSSC
, 
sy¡_şock
, 
baud_¿‹
);

2348 
pSSC
->
SSC_RCMR
 = 
şock_rx
;

2351 
pSSC
->
SSC_TCMR
 = 
şock_tx
;

2354 
pSSC
->
SSC_RFMR
 = 
mode_rx
;

2357 
pSSC
->
SSC_TFMR
 = 
mode_tx
;

2360 
	`AT91F_PDC_O³n
((
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
));

2363 
	}
}

2369 
__šlše
 
	$AT91F_SSC_EÇbËRx
 (

2370 
AT91PS_SSC
 
pSSC
)

2373 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXEN
;

2374 
	}
}

2380 
__šlše
 
	$AT91F_SSC_Di§bËRx
 (

2381 
AT91PS_SSC
 
pSSC
)

2384 
pSSC
->
SSC_CR
 = 
AT91C_SSC_RXDIS
;

2385 
	}
}

2391 
__šlše
 
	$AT91F_SSC_EÇbËTx
 (

2392 
AT91PS_SSC
 
pSSC
)

2395 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXEN
;

2396 
	}
}

2402 
__šlše
 
	$AT91F_SSC_Di§bËTx
 (

2403 
AT91PS_SSC
 
pSSC
)

2406 
pSSC
->
SSC_CR
 = 
AT91C_SSC_TXDIS
;

2407 
	}
}

2413 
__šlše
 
	$AT91F_SSC_EÇbËIt
 (

2414 
AT91PS_SSC
 
pSSC
,

2415 
æag
)

2418 
pSSC
->
SSC_IER
 = 
æag
;

2419 
	}
}

2425 
__šlše
 
	$AT91F_SSC_Di§bËIt
 (

2426 
AT91PS_SSC
 
pSSC
,

2427 
æag
)

2430 
pSSC
->
SSC_IDR
 = 
æag
;

2431 
	}
}

2437 
__šlše
 
	$AT91F_SSC_ReûiveF¿me
 (

2438 
AT91PS_SSC
 
pSSC
,

2439 *
pBufãr
,

2440 
szBufãr
,

2441 *
pNextBufãr
,

2442 
szNextBufãr
 )

2444  
	`AT91F_PDC_ReûiveF¿me
(

2445 (
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
),

2446 
pBufãr
,

2447 
szBufãr
,

2448 
pNextBufãr
,

2449 
szNextBufãr
);

2450 
	}
}

2456 
__šlše
 
	$AT91F_SSC_S’dF¿me
(

2457 
AT91PS_SSC
 
pSSC
,

2458 *
pBufãr
,

2459 
szBufãr
,

2460 *
pNextBufãr
,

2461 
szNextBufãr
 )

2463  
	`AT91F_PDC_S’dF¿me
(

2464 (
AT91PS_PDC
è&(
pSSC
->
SSC_RPR
),

2465 
pBufãr
,

2466 
szBufãr
,

2467 
pNextBufãr
,

2468 
szNextBufãr
);

2469 
	}
}

2475 
__šlše
 
	$AT91F_SSC_G‘IÁ”ru±MaskStus
(

2476 
AT91PS_SSC
 
pSsc
)

2478  
pSsc
->
SSC_IMR
;

2479 
	}
}

2485 
__šlše
 
	$AT91F_SSC_IsIÁ”ru±Masked
(

2486 
AT91PS_SSC
 
pSsc
,

2487 
æag
)

2489  (
	`AT91F_SSC_G‘IÁ”ru±MaskStus
(
pSsc
è& 
æag
);

2490 
	}
}

2499 
__šlše
 
	$AT91F_TWI_EÇbËIt
 (

2500 
AT91PS_TWI
 
pTWI
,

2501 
æag
)

2504 
pTWI
->
TWI_IER
 = 
æag
;

2505 
	}
}

2511 
__šlše
 
	$AT91F_TWI_Di§bËIt
 (

2512 
AT91PS_TWI
 
pTWI
,

2513 
æag
)

2516 
pTWI
->
TWI_IDR
 = 
æag
;

2517 
	}
}

2523 
__šlše
 
	$AT91F_TWI_CÚfigu»
 ( 
AT91PS_TWI
 
pTWI
 )

2526 
pTWI
->
TWI_IDR
 = () -1;

2529 
pTWI
->
TWI_CR
 = 
AT91C_TWI_SWRST
;

2532 
pTWI
->
TWI_CR
 = 
AT91C_TWI_MSEN
;

2534 
	}
}

2540 
__šlše
 
	$AT91F_TWI_G‘IÁ”ru±MaskStus
(

2541 
AT91PS_TWI
 
pTwi
)

2543  
pTwi
->
TWI_IMR
;

2544 
	}
}

2550 
__šlše
 
	$AT91F_TWI_IsIÁ”ru±Masked
(

2551 
AT91PS_TWI
 
pTwi
,

2552 
æag
)

2554  (
	`AT91F_TWI_G‘IÁ”ru±MaskStus
(
pTwi
è& 
æag
);

2555 
	}
}

2564 
__šlše
 
	$AT91F_PWMC_G‘Stus
(

2565 
AT91PS_PWMC
 
pPWM
)

2567  
pPWM
->
PWMC_SR
;

2568 
	}
}

2574 
__šlše
 
	$AT91F_PWMC_IÁ”ru±EÇbË
(

2575 
AT91PS_PWMC
 
pPwm
,

2576 
æag
)

2578 
pPwm
->
PWMC_IER
 = 
æag
;

2579 
	}
}

2585 
__šlše
 
	$AT91F_PWMC_IÁ”ru±Di§bË
(

2586 
AT91PS_PWMC
 
pPwm
,

2587 
æag
)

2589 
pPwm
->
PWMC_IDR
 = 
æag
;

2590 
	}
}

2596 
__šlše
 
	$AT91F_PWMC_G‘IÁ”ru±MaskStus
(

2597 
AT91PS_PWMC
 
pPwm
)

2599  
pPwm
->
PWMC_IMR
;

2600 
	}
}

2606 
__šlše
 
	$AT91F_PWMC_IsIÁ”ru±Masked
(

2607 
AT91PS_PWMC
 
pPWM
,

2608 
æag
)

2610  (
	`AT91F_PWMC_G‘IÁ”ru±MaskStus
(
pPWM
è& 
æag
);

2611 
	}
}

2617 
__šlše
 
	$AT91F_PWMC_IsStusS‘
(

2618 
AT91PS_PWMC
 
pPWM
,

2619 
æag
)

2621  (
	`AT91F_PWMC_G‘Stus
(
pPWM
è& 
æag
);

2622 
	}
}

2628 
__šlše
 
	$AT91F_PWMC_CfgChªÃl
(

2629 
AT91PS_PWMC
 
pPWM
,

2630 
chªÃlId
,

2631 
mode
,

2632 
³riod
,

2633 
duty
)

2635 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CMR
 = 
mode
;

2636 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CDTYR
 = 
duty
;

2637 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CPRDR
 = 
³riod
;

2638 
	}
}

2644 
__šlše
 
	$AT91F_PWMC_S¹ChªÃl
(

2645 
AT91PS_PWMC
 
pPWM
,

2646 
æag
)

2648 
pPWM
->
PWMC_ENA
 = 
æag
;

2649 
	}
}

2655 
__šlše
 
	$AT91F_PWMC_StİChªÃl
(

2656 
AT91PS_PWMC
 
pPWM
,

2657 
æag
)

2659 
pPWM
->
PWMC_DIS
 = 
æag
;

2660 
	}
}

2666 
__šlše
 
	$AT91F_PWMC_Upd©eChªÃl
(

2667 
AT91PS_PWMC
 
pPWM
,

2668 
chªÃlId
,

2669 
upd©e
)

2671 
pPWM
->
PWMC_CH
[
chªÃlId
].
PWMC_CUPDR
 = 
upd©e
;

2672 
	}
}

2681 
__šlše
 
	$AT91F_UDP_EÇbËIt
 (

2682 
AT91PS_UDP
 
pUDP
,

2683 
æag
)

2686 
pUDP
->
UDP_IER
 = 
æag
;

2687 
	}
}

2693 
__šlše
 
	$AT91F_UDP_Di§bËIt
 (

2694 
AT91PS_UDP
 
pUDP
,

2695 
æag
)

2698 
pUDP
->
UDP_IDR
 = 
æag
;

2699 
	}
}

2705 
__šlše
 
	$AT91F_UDP_S‘Add»ss
 (

2706 
AT91PS_UDP
 
pUDP
,

2707 
add»ss
)

2709 
pUDP
->
UDP_FADDR
 = (
AT91C_UDP_FEN
 | 
add»ss
);

2710 
	}
}

2716 
__šlše
 
	$AT91F_UDP_EÇbËEp
 (

2717 
AT91PS_UDP
 
pUDP
,

2718 
’dpošt
)

2720 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_EPEDS
;

2721 
	}
}

2727 
__šlše
 
	$AT91F_UDP_Di§bËEp
 (

2728 
AT91PS_UDP
 
pUDP
,

2729 
’dpošt
)

2731 
pUDP
->
UDP_CSR
[
’dpošt
] &ğ~
AT91C_UDP_EPEDS
;

2732 
	}
}

2738 
__šlše
 
	$AT91F_UDP_S‘S‹
 (

2739 
AT91PS_UDP
 
pUDP
,

2740 
æag
)

2742 
pUDP
->
UDP_GLBSTATE
 &ğ~(
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
);

2743 
pUDP
->
UDP_GLBSTATE
 |ğ
æag
;

2744 
	}
}

2750 
__šlše
 
	$AT91F_UDP_G‘S‹
 (

2751 
AT91PS_UDP
 
pUDP
)

2753  (
pUDP
->
UDP_GLBSTATE
 & (
AT91C_UDP_FADDEN
 | 
AT91C_UDP_CONFG
));

2754 
	}
}

2760 
__šlše
 
	$AT91F_UDP_Re£tEp
 (

2761 
AT91PS_UDP
 
pUDP
,

2762 
æag
)

2764 
pUDP
->
UDP_RSTEP
 = 
æag
;

2765 
pUDP
->
UDP_RSTEP
 = 0;

2766 
	}
}

2772 
__šlše
 
	$AT91F_UDP_EpSÎ
(

2773 
AT91PS_UDP
 
pUDP
,

2774 
’dpošt
)

2776 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_FORCESTALL
;

2777 
	}
}

2783 
__šlše
 
	$AT91F_UDP_EpWr™e
(

2784 
AT91PS_UDP
 
pUDP
,

2785 
’dpošt
,

2786 
v®ue
)

2788 
pUDP
->
UDP_FDR
[
’dpošt
] = 
v®ue
;

2789 
	}
}

2795 
__šlše
 
	$AT91F_UDP_EpR—d
(

2796 
AT91PS_UDP
 
pUDP
,

2797 
’dpošt
)

2799  
pUDP
->
UDP_FDR
[
’dpošt
];

2800 
	}
}

2806 
__šlše
 
	$AT91F_UDP_EpEndOfWr
(

2807 
AT91PS_UDP
 
pUDP
,

2808 
’dpošt
)

2810 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
AT91C_UDP_TXPKTRDY
;

2811 
	}
}

2817 
__šlše
 
	$AT91F_UDP_EpCË¬
(

2818 
AT91PS_UDP
 
pUDP
,

2819 
’dpošt
,

2820 
æag
)

2822 
pUDP
->
UDP_CSR
[
’dpošt
] &ğ~(
æag
);

2823 
	}
}

2829 
__šlše
 
	$AT91F_UDP_EpS‘
(

2830 
AT91PS_UDP
 
pUDP
,

2831 
’dpošt
,

2832 
æag
)

2834 
pUDP
->
UDP_CSR
[
’dpošt
] |ğ
æag
;

2835 
	}
}

2841 
__šlše
 
	$AT91F_UDP_EpStus
(

2842 
AT91PS_UDP
 
pUDP
,

2843 
’dpošt
)

2845  
pUDP
->
UDP_CSR
[
’dpošt
];

2846 
	}
}

2852 
__šlše
 
	$AT91F_UDP_G‘IÁ”ru±MaskStus
(

2853 
AT91PS_UDP
 
pUdp
)

2855  
pUdp
->
UDP_IMR
;

2856 
	}
}

2862 
__šlše
 
	$AT91F_UDP_IsIÁ”ru±Masked
(

2863 
AT91PS_UDP
 
pUdp
,

2864 
æag
)

2866  (
	`AT91F_UDP_G‘IÁ”ru±MaskStus
(
pUdp
è& 
æag
);

2867 
	}
}

2876 
__šlše
 
	$AT91F_TC_IÁ”ru±EÇbË
(

2877 
AT91PS_TC
 
pTc
,

2878 
æag
)

2880 
pTc
->
TC_IER
 = 
æag
;

2881 
	}
}

2887 
__šlše
 
	$AT91F_TC_IÁ”ru±Di§bË
(

2888 
AT91PS_TC
 
pTc
,

2889 
æag
)

2891 
pTc
->
TC_IDR
 = 
æag
;

2892 
	}
}

2898 
__šlše
 
	$AT91F_TC_G‘IÁ”ru±MaskStus
(

2899 
AT91PS_TC
 
pTc
)

2901  
pTc
->
TC_IMR
;

2902 
	}
}

2908 
__šlše
 
	$AT91F_TC_IsIÁ”ru±Masked
(

2909 
AT91PS_TC
 
pTc
,

2910 
æag
)

2912  (
	`AT91F_TC_G‘IÁ”ru±MaskStus
(
pTc
è& 
æag
);

2913 
	}
}

2918 
	#STANDARD_FORMAT
 0

	)

2919 
	#EXTENDED_FORMAT
 1

	)

2925 
__šlše
 
	$AT91F_In™MaboxRegi¡”s
(
AT91PS_CAN_MB
 
CAN_Mabox
,

2926 
mode_»g
,

2927 
acû±ªû_mask_»g
,

2928 
id_»g
,

2929 
d©a_low_»g
,

2930 
d©a_high_»g
,

2931 
cÚŒŞ_»g
)

2933 
CAN_Mabox
->
CAN_MB_MCR
 = 0x0;

2934 
CAN_Mabox
->
CAN_MB_MMR
 = 
mode_»g
;

2935 
CAN_Mabox
->
CAN_MB_MAM
 = 
acû±ªû_mask_»g
;

2936 
CAN_Mabox
->
CAN_MB_MID
 = 
id_»g
;

2937 
CAN_Mabox
->
CAN_MB_MDL
 = 
d©a_low_»g
;

2938 
CAN_Mabox
->
CAN_MB_MDH
 = 
d©a_high_»g
;

2939 
CAN_Mabox
->
CAN_MB_MCR
 = 
cÚŒŞ_»g
;

2940 
	}
}

2946 
__šlše
 
	$AT91F_EÇbËCAN
(

2947 
AT91PS_CAN
 
pCAN
)

2949 
pCAN
->
CAN_MR
 |ğ
AT91C_CAN_CANEN
;

2952  (
pCAN
->
CAN_SR
 & 
AT91C_CAN_WAKEUP
) != AT91C_CAN_WAKEUP );

2953 
	}
}

2959 
__šlše
 
	$AT91F_Di§bËCAN
(

2960 
AT91PS_CAN
 
pCAN
)

2962 
pCAN
->
CAN_MR
 &ğ~
AT91C_CAN_CANEN
;

2963 
	}
}

2969 
__šlše
 
	$AT91F_CAN_EÇbËIt
 (

2970 
AT91PS_CAN
 
pCAN
,

2971 
æag
)

2974 
pCAN
->
CAN_IER
 = 
æag
;

2975 
	}
}

2981 
__šlše
 
	$AT91F_CAN_Di§bËIt
 (

2982 
AT91PS_CAN
 
pCAN
,

2983 
æag
)

2986 
pCAN
->
CAN_IDR
 = 
æag
;

2987 
	}
}

2993 
__šlše
 
	$AT91F_CAN_G‘Stus
(

2994 
AT91PS_CAN
 
pCAN
)

2996  
pCAN
->
CAN_SR
;

2997 
	}
}

3003 
__šlše
 
	$AT91F_CAN_G‘IÁ”ru±MaskStus
(

3004 
AT91PS_CAN
 
pCAN
)

3006  
pCAN
->
CAN_IMR
;

3007 
	}
}

3013 
__šlše
 
	$AT91F_CAN_IsIÁ”ru±Masked
(

3014 
AT91PS_CAN
 
pCAN
,

3015 
æag
)

3017  (
	`AT91F_CAN_G‘IÁ”ru±MaskStus
(
pCAN
è& 
æag
);

3018 
	}
}

3024 
__šlše
 
	$AT91F_CAN_IsStusS‘
(

3025 
AT91PS_CAN
 
pCAN
,

3026 
æag
)

3028  (
	`AT91F_CAN_G‘Stus
(
pCAN
è& 
æag
);

3029 
	}
}

3035 
__šlše
 
	$AT91F_CAN_CfgModeReg
 (

3036 
AT91PS_CAN
 
pCAN
,

3037 
mode
)

3040 
pCAN
->
CAN_MR
 = 
mode
;

3041 
	}
}

3047 
__šlše
 
	$AT91F_CAN_G‘ModeReg
 (

3048 
AT91PS_CAN
 
pCAN


3051  
pCAN
->
CAN_MR
;

3052 
	}
}

3058 
__šlše
 
	$AT91F_CAN_CfgBaud¿‹Reg
 (

3059 
AT91PS_CAN
 
pCAN
,

3060 
baud¿‹_cfg
)

3063 
pCAN
->
CAN_BR
 = 
baud¿‹_cfg
;

3064 
	}
}

3070 
__šlše
 
	$AT91F_CAN_G‘Baud¿‹
 (

3071 
AT91PS_CAN
 
pCAN


3074  
pCAN
->
CAN_BR
;

3075 
	}
}

3081 
__šlše
 
	$AT91F_CAN_G‘IÁ”ÇlCouÁ”
 (

3082 
AT91PS_CAN
 
pCAN


3085  
pCAN
->
CAN_TIM
;

3086 
	}
}

3092 
__šlše
 
	$AT91F_CAN_G‘Time¡amp
 (

3093 
AT91PS_CAN
 
pCAN


3096  
pCAN
->
CAN_TIMESTP
;

3097 
	}
}

3103 
__šlše
 
	$AT91F_CAN_G‘E¼ÜCouÁ”
 (

3104 
AT91PS_CAN
 
pCAN


3107  
pCAN
->
CAN_ECR
;

3108 
	}
}

3114 
__šlše
 
	$AT91F_CAN_In™T¿nsãrReque¡
 (

3115 
AT91PS_CAN
 
pCAN
,

3116 
Œªsãr_cmd
)

3118 
pCAN
->
CAN_TCR
 = 
Œªsãr_cmd
;

3119 
	}
}

3125 
__šlše
 
	$AT91F_CAN_In™AbÜtReque¡
 (

3126 
AT91PS_CAN
 
pCAN
,

3127 
abÜt_cmd
)

3129 
pCAN
->
CAN_ACR
 = 
abÜt_cmd
;

3130 
	}
}

3136 
__šlše
 
	$AT91F_CAN_CfgMes§geModeReg
 (

3137 
AT91PS_CAN_MB
 
CAN_Mabox
,

3138 
mode
)

3140 
CAN_Mabox
->
CAN_MB_MMR
 = 
mode
;

3141 
	}
}

3147 
__šlše
 
	$AT91F_CAN_G‘Mes§geModeReg
 (

3148 
AT91PS_CAN_MB
 
CAN_Mabox
)

3150  
CAN_Mabox
->
CAN_MB_MMR
;

3151 
	}
}

3158 
__šlše
 
	$AT91F_CAN_CfgMes§geIDReg
 (

3159 
AT91PS_CAN_MB
 
CAN_Mabox
,

3160 
id
,

3161 
v”siÚ
)

3163 if(
v”siÚ
==0)

3164 
CAN_Mabox
->
CAN_MB_MID
 = 
id
<<18;

3166 
CAN_Mabox
->
CAN_MB_MID
 = 
id
 | (1<<29);

3167 
	}
}

3173 
__šlše
 
	$AT91F_CAN_G‘Mes§geIDReg
 (

3174 
AT91PS_CAN_MB
 
CAN_Mabox
)

3176  
CAN_Mabox
->
CAN_MB_MID
;

3177 
	}
}

3183 
__šlše
 
	$AT91F_CAN_CfgMes§geAcû±ªûMaskReg
 (

3184 
AT91PS_CAN_MB
 
CAN_Mabox
,

3185 
mask
)

3187 
CAN_Mabox
->
CAN_MB_MAM
 = 
mask
;

3188 
	}
}

3194 
__šlše
 
	$AT91F_CAN_G‘Mes§geAcû±ªûMaskReg
 (

3195 
AT91PS_CAN_MB
 
CAN_Mabox
)

3197  
CAN_Mabox
->
CAN_MB_MAM
;

3198 
	}
}

3204 
__šlše
 
	$AT91F_CAN_G‘FamyID
 (

3205 
AT91PS_CAN_MB
 
CAN_Mabox
)

3207  
CAN_Mabox
->
CAN_MB_MFID
;

3208 
	}
}

3214 
__šlše
 
	$AT91F_CAN_CfgMes§geCŒlReg
 (

3215 
AT91PS_CAN_MB
 
CAN_Mabox
,

3216 
mes§ge_ù¾_cmd
)

3218 
CAN_Mabox
->
CAN_MB_MCR
 = 
mes§ge_ù¾_cmd
;

3219 
	}
}

3225 
__šlše
 
	$AT91F_CAN_G‘Mes§geStus
 (

3226 
AT91PS_CAN_MB
 
CAN_Mabox
)

3228  
CAN_Mabox
->
CAN_MB_MSR
;

3229 
	}
}

3235 
__šlše
 
	$AT91F_CAN_CfgMes§geD©aLow
 (

3236 
AT91PS_CAN_MB
 
CAN_Mabox
,

3237 
d©a
)

3239 
CAN_Mabox
->
CAN_MB_MDL
 = 
d©a
;

3240 
	}
}

3246 
__šlše
 
	$AT91F_CAN_G‘Mes§geD©aLow
 (

3247 
AT91PS_CAN_MB
 
CAN_Mabox
)

3249  
CAN_Mabox
->
CAN_MB_MDL
;

3250 
	}
}

3256 
__šlše
 
	$AT91F_CAN_CfgMes§geD©aHigh
 (

3257 
AT91PS_CAN_MB
 
CAN_Mabox
,

3258 
d©a
)

3260 
CAN_Mabox
->
CAN_MB_MDH
 = 
d©a
;

3261 
	}
}

3267 
__šlše
 
	$AT91F_CAN_G‘Mes§geD©aHigh
 (

3268 
AT91PS_CAN_MB
 
CAN_Mabox
)

3270  
CAN_Mabox
->
CAN_MB_MDH
;

3271 
	}
}

3277 
__šlše
 
	$AT91F_CAN_O³n
 (

3278 cÚ¡ 
nuÎ
)

3282 
	}
}

3290 
__šlše
 
	$AT91F_ADC_EÇbËIt
 (

3291 
AT91PS_ADC
 
pADC
,

3292 
æag
)

3295 
pADC
->
ADC_IER
 = 
æag
;

3296 
	}
}

3302 
__šlše
 
	$AT91F_ADC_Di§bËIt
 (

3303 
AT91PS_ADC
 
pADC
,

3304 
æag
)

3307 
pADC
->
ADC_IDR
 = 
æag
;

3308 
	}
}

3314 
__šlše
 
	$AT91F_ADC_G‘Stus
(

3315 
AT91PS_ADC
 
pADC
)

3317  
pADC
->
ADC_SR
;

3318 
	}
}

3324 
__šlše
 
	$AT91F_ADC_G‘IÁ”ru±MaskStus
(

3325 
AT91PS_ADC
 
pADC
)

3327  
pADC
->
ADC_IMR
;

3328 
	}
}

3334 
__šlše
 
	$AT91F_ADC_IsIÁ”ru±Masked
(

3335 
AT91PS_ADC
 
pADC
,

3336 
æag
)

3338  (
	`AT91F_ADC_G‘IÁ”ru±MaskStus
(
pADC
è& 
æag
);

3339 
	}
}

3345 
__šlše
 
	$AT91F_ADC_IsStusS‘
(

3346 
AT91PS_ADC
 
pADC
,

3347 
æag
)

3349  (
	`AT91F_ADC_G‘Stus
(
pADC
è& 
æag
);

3350 
	}
}

3356 
__šlše
 
	$AT91F_ADC_CfgModeReg
 (

3357 
AT91PS_ADC
 
pADC
,

3358 
mode
)

3361 
pADC
->
ADC_MR
 = 
mode
;

3362 
	}
}

3368 
__šlše
 
	$AT91F_ADC_G‘ModeReg
 (

3369 
AT91PS_ADC
 
pADC


3372  
pADC
->
ADC_MR
;

3373 
	}
}

3379 
__šlše
 
	$AT91F_ADC_CfgTimšgs
 (

3380 
AT91PS_ADC
 
pADC
,

3381 
mck_şock
,

3382 
adc_şock
,

3383 
¡¬tup_time
,

3384 
§m¶e_ªd_hŞd_time
)

3386 
´esÿl
,
¡¬tup
,
shtim
;

3388 
´esÿl
 = 
mck_şock
/(2*
adc_şock
) - 1;

3389 
¡¬tup
 = 
adc_şock
*
¡¬tup_time
/8 - 1;

3390 
shtim
 = 
adc_şock
*
§m¶e_ªd_hŞd_time
/1000 - 1;

3393 
pADC
->
ADC_MR
 = ( (
´esÿl
<<8è& 
AT91C_ADC_PRESCAL
è| ( (
¡¬tup
<<16è& 
AT91C_ADC_STARTUP
è| ( (
shtim
<<24è& 
AT91C_ADC_SHTIM
);

3394 
	}
}

3400 
__šlše
 
	$AT91F_ADC_EÇbËChªÃl
 (

3401 
AT91PS_ADC
 
pADC
,

3402 
chªÃl
)

3405 
pADC
->
ADC_CHER
 = 
chªÃl
;

3406 
	}
}

3412 
__šlše
 
	$AT91F_ADC_Di§bËChªÃl
 (

3413 
AT91PS_ADC
 
pADC
,

3414 
chªÃl
)

3417 
pADC
->
ADC_CHDR
 = 
chªÃl
;

3418 
	}
}

3424 
__šlše
 
	$AT91F_ADC_G‘ChªÃlStus
 (

3425 
AT91PS_ADC
 
pADC


3428  
pADC
->
ADC_CHSR
;

3429 
	}
}

3435 
__šlše
 
	$AT91F_ADC_S¹CÚv”siÚ
 (

3436 
AT91PS_ADC
 
pADC


3439 
pADC
->
ADC_CR
 = 
AT91C_ADC_START
;

3440 
	}
}

3446 
__šlše
 
	$AT91F_ADC_SoáRe£t
 (

3447 
AT91PS_ADC
 
pADC


3450 
pADC
->
ADC_CR
 = 
AT91C_ADC_SWRST
;

3451 
	}
}

3457 
__šlše
 
	$AT91F_ADC_G‘La¡CÚv”‹dD©a
 (

3458 
AT91PS_ADC
 
pADC


3461  
pADC
->
ADC_LCDR
;

3462 
	}
}

3468 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH0
 (

3469 
AT91PS_ADC
 
pADC


3472  
pADC
->
ADC_CDR0
;

3473 
	}
}

3479 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH1
 (

3480 
AT91PS_ADC
 
pADC


3483  
pADC
->
ADC_CDR1
;

3484 
	}
}

3490 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH2
 (

3491 
AT91PS_ADC
 
pADC


3494  
pADC
->
ADC_CDR2
;

3495 
	}
}

3501 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH3
 (

3502 
AT91PS_ADC
 
pADC


3505  
pADC
->
ADC_CDR3
;

3506 
	}
}

3512 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH4
 (

3513 
AT91PS_ADC
 
pADC


3516  
pADC
->
ADC_CDR4
;

3517 
	}
}

3523 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH5
 (

3524 
AT91PS_ADC
 
pADC


3527  
pADC
->
ADC_CDR5
;

3528 
	}
}

3534 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH6
 (

3535 
AT91PS_ADC
 
pADC


3538  
pADC
->
ADC_CDR6
;

3539 
	}
}

3545 
__šlše
 
	$AT91F_ADC_G‘CÚv”‹dD©aCH7
 (

3546 
AT91PS_ADC
 
pADC


3549  
pADC
->
ADC_CDR7
;

3550 
	}
}

3559 
__šlše
 
	$AT91F_AES_EÇbËIt
 (

3560 
AT91PS_AES
 
pAES
,

3561 
æag
)

3564 
pAES
->
AES_IER
 = 
æag
;

3565 
	}
}

3571 
__šlše
 
	$AT91F_AES_Di§bËIt
 (

3572 
AT91PS_AES
 
pAES
,

3573 
æag
)

3576 
pAES
->
AES_IDR
 = 
æag
;

3577 
	}
}

3583 
__šlše
 
	$AT91F_AES_G‘Stus
(

3584 
AT91PS_AES
 
pAES
)

3586  
pAES
->
AES_ISR
;

3587 
	}
}

3593 
__šlše
 
	$AT91F_AES_G‘IÁ”ru±MaskStus
(

3594 
AT91PS_AES
 
pAES
)

3596  
pAES
->
AES_IMR
;

3597 
	}
}

3603 
__šlše
 
	$AT91F_AES_IsIÁ”ru±Masked
(

3604 
AT91PS_AES
 
pAES
,

3605 
æag
)

3607  (
	`AT91F_AES_G‘IÁ”ru±MaskStus
(
pAES
è& 
æag
);

3608 
	}
}

3614 
__šlše
 
	$AT91F_AES_IsStusS‘
(

3615 
AT91PS_AES
 
pAES
,

3616 
æag
)

3618  (
	`AT91F_AES_G‘Stus
(
pAES
è& 
æag
);

3619 
	}
}

3625 
__šlše
 
	$AT91F_AES_CfgModeReg
 (

3626 
AT91PS_AES
 
pAES
,

3627 
mode
)

3630 
pAES
->
AES_MR
 = 
mode
;

3631 
	}
}

3637 
__šlše
 
	$AT91F_AES_G‘ModeReg
 (

3638 
AT91PS_AES
 
pAES


3641  
pAES
->
AES_MR
;

3642 
	}
}

3648 
__šlše
 
	$AT91F_AES_S¹Proûssšg
 (

3649 
AT91PS_AES
 
pAES


3652 
pAES
->
AES_CR
 = 
AT91C_AES_START
;

3653 
	}
}

3659 
__šlše
 
	$AT91F_AES_SoáRe£t
 (

3660 
AT91PS_AES
 
pAES


3663 
pAES
->
AES_CR
 = 
AT91C_AES_SWRST
;

3664 
	}
}

3670 
__šlše
 
	$AT91F_AES_LßdNewS“d
 (

3671 
AT91PS_AES
 
pAES


3674 
pAES
->
AES_CR
 = 
AT91C_AES_LOADSEED
;

3675 
	}
}

3681 
__šlše
 
	$AT91F_AES_S‘Cry±oKey
 (

3682 
AT91PS_AES
 
pAES
,

3683 
šdex
,

3684 
keywÜd


3687 
pAES
->
AES_KEYWxR
[
šdex
] = 
keywÜd
;

3688 
	}
}

3694 
__šlše
 
	$AT91F_AES_IÅutD©a
 (

3695 
AT91PS_AES
 
pAES
,

3696 
šdex
,

3697 
šd©a


3700 
pAES
->
AES_IDATAxR
[
šdex
] = 
šd©a
;

3701 
	}
}

3707 
__šlše
 
	$AT91F_AES_G‘OuutD©a
 (

3708 
AT91PS_AES
 
pAES
,

3709 
šdex


3712  
pAES
->
AES_ODATAxR
[
šdex
];

3713 
	}
}

3719 
__šlše
 
	$AT91F_AES_S‘In™Ÿliz©iÚVeùÜ
 (

3720 
AT91PS_AES
 
pAES
,

3721 
šdex
,

3722 
š™veùÜ


3725 
pAES
->
AES_IVxR
[
šdex
] = 
š™veùÜ
;

3726 
	}
}

3735 
__šlše
 
	$AT91F_TDES_EÇbËIt
 (

3736 
AT91PS_TDES
 
pTDES
,

3737 
æag
)

3740 
pTDES
->
TDES_IER
 = 
æag
;

3741 
	}
}

3747 
__šlše
 
	$AT91F_TDES_Di§bËIt
 (

3748 
AT91PS_TDES
 
pTDES
,

3749 
æag
)

3752 
pTDES
->
TDES_IDR
 = 
æag
;

3753 
	}
}

3759 
__šlše
 
	$AT91F_TDES_G‘Stus
(

3760 
AT91PS_TDES
 
pTDES
)

3762  
pTDES
->
TDES_ISR
;

3763 
	}
}

3769 
__šlše
 
	$AT91F_TDES_G‘IÁ”ru±MaskStus
(

3770 
AT91PS_TDES
 
pTDES
)

3772  
pTDES
->
TDES_IMR
;

3773 
	}
}

3779 
__šlše
 
	$AT91F_TDES_IsIÁ”ru±Masked
(

3780 
AT91PS_TDES
 
pTDES
,

3781 
æag
)

3783  (
	`AT91F_TDES_G‘IÁ”ru±MaskStus
(
pTDES
è& 
æag
);

3784 
	}
}

3790 
__šlše
 
	$AT91F_TDES_IsStusS‘
(

3791 
AT91PS_TDES
 
pTDES
,

3792 
æag
)

3794  (
	`AT91F_TDES_G‘Stus
(
pTDES
è& 
æag
);

3795 
	}
}

3801 
__šlše
 
	$AT91F_TDES_CfgModeReg
 (

3802 
AT91PS_TDES
 
pTDES
,

3803 
mode
)

3806 
pTDES
->
TDES_MR
 = 
mode
;

3807 
	}
}

3813 
__šlše
 
	$AT91F_TDES_G‘ModeReg
 (

3814 
AT91PS_TDES
 
pTDES


3817  
pTDES
->
TDES_MR
;

3818 
	}
}

3824 
__šlše
 
	$AT91F_TDES_S¹Proûssšg
 (

3825 
AT91PS_TDES
 
pTDES


3828 
pTDES
->
TDES_CR
 = 
AT91C_TDES_START
;

3829 
	}
}

3835 
__šlše
 
	$AT91F_TDES_SoáRe£t
 (

3836 
AT91PS_TDES
 
pTDES


3839 
pTDES
->
TDES_CR
 = 
AT91C_TDES_SWRST
;

3840 
	}
}

3846 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey1
 (

3847 
AT91PS_TDES
 
pTDES
,

3848 
šdex
,

3849 
keywÜd


3852 
pTDES
->
TDES_KEY1WxR
[
šdex
] = 
keywÜd
;

3853 
	}
}

3859 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey2
 (

3860 
AT91PS_TDES
 
pTDES
,

3861 
šdex
,

3862 
keywÜd


3865 
pTDES
->
TDES_KEY2WxR
[
šdex
] = 
keywÜd
;

3866 
	}
}

3872 
__šlše
 
	$AT91F_TDES_S‘Cry±oKey3
 (

3873 
AT91PS_TDES
 
pTDES
,

3874 
šdex
,

3875 
keywÜd


3878 
pTDES
->
TDES_KEY3WxR
[
šdex
] = 
keywÜd
;

3879 
	}
}

3885 
__šlše
 
	$AT91F_TDES_IÅutD©a
 (

3886 
AT91PS_TDES
 
pTDES
,

3887 
šdex
,

3888 
šd©a


3891 
pTDES
->
TDES_IDATAxR
[
šdex
] = 
šd©a
;

3892 
	}
}

3898 
__šlše
 
	$AT91F_TDES_G‘OuutD©a
 (

3899 
AT91PS_TDES
 
pTDES
,

3900 
šdex


3903  
pTDES
->
TDES_ODATAxR
[
šdex
];

3904 
	}
}

3910 
__šlše
 
	$AT91F_TDES_S‘In™Ÿliz©iÚVeùÜ
 (

3911 
AT91PS_TDES
 
pTDES
,

3912 
šdex
,

3913 
š™veùÜ


3916 
pTDES
->
TDES_IVxR
[
šdex
] = 
š™veùÜ
;

3917 
	}
}

3923 
__šlše
 
	$AT91F_DBGU_CfgPMC
 ()

3925 
	`AT91F_PMC_EÇbËP”hClock
(

3926 
AT91C_BASE_PMC
,

3927 ((è1 << 
AT91C_ID_SYS
));

3928 
	}
}

3934 
__šlše
 
	$AT91F_DBGU_CfgPIO
 ()

3937 
	`AT91F_PIO_CfgP”h
(

3938 
AT91C_BASE_PIOA
,

3939 ((è
AT91C_PA27_DRXD
 ) |

3940 ((è
AT91C_PA28_DTXD
 ),

3942 
	}
}

3948 
__šlše
 
	$AT91F_PMC_CfgPMC
 ()

3950 
	`AT91F_PMC_EÇbËP”hClock
(

3951 
AT91C_BASE_PMC
,

3952 ((è1 << 
AT91C_ID_SYS
));

3953 
	}
}

3959 
__šlše
 
	$AT91F_PMC_CfgPIO
 ()

3962 
	`AT91F_PIO_CfgP”h
(

3963 
AT91C_BASE_PIOB
,

3964 ((è
AT91C_PB30_PCK2
 ) |

3965 ((è
AT91C_PB29_PCK1
 ),

3966 ((è
AT91C_PB20_PCK0
 ) |

3967 ((è
AT91C_PB0_PCK0
 ) |

3968 ((è
AT91C_PB22_PCK2
 ) |

3969 ((è
AT91C_PB21_PCK1
 ));

3971 
	`AT91F_PIO_CfgP”h
(

3972 
AT91C_BASE_PIOA
,

3974 ((è
AT91C_PA30_PCK2
 ) |

3975 ((è
AT91C_PA13_PCK1
 ) |

3976 ((è
AT91C_PA27_PCK3
 ));

3977 
	}
}

3983 
__šlše
 
	$AT91F_VREG_CfgPMC
 ()

3985 
	`AT91F_PMC_EÇbËP”hClock
(

3986 
AT91C_BASE_PMC
,

3987 ((è1 << 
AT91C_ID_SYS
));

3988 
	}
}

3994 
__šlše
 
	$AT91F_RSTC_CfgPMC
 ()

3996 
	`AT91F_PMC_EÇbËP”hClock
(

3997 
AT91C_BASE_PMC
,

3998 ((è1 << 
AT91C_ID_SYS
));

3999 
	}
}

4005 
__šlše
 
	$AT91F_SSC_CfgPMC
 ()

4007 
	`AT91F_PMC_EÇbËP”hClock
(

4008 
AT91C_BASE_PMC
,

4009 ((è1 << 
AT91C_ID_SSC
));

4010 
	}
}

4016 
__šlše
 
	$AT91F_SSC_CfgPIO
 ()

4019 
	`AT91F_PIO_CfgP”h
(

4020 
AT91C_BASE_PIOA
,

4021 ((è
AT91C_PA25_RK
 ) |

4022 ((è
AT91C_PA22_TK
 ) |

4023 ((è
AT91C_PA21_TF
 ) |

4024 ((è
AT91C_PA24_RD
 ) |

4025 ((è
AT91C_PA26_RF
 ) |

4026 ((è
AT91C_PA23_TD
 ),

4028 
	}
}

4034 
__šlše
 
	$AT91F_WDTC_CfgPMC
 ()

4036 
	`AT91F_PMC_EÇbËP”hClock
(

4037 
AT91C_BASE_PMC
,

4038 ((è1 << 
AT91C_ID_SYS
));

4039 
	}
}

4045 
__šlše
 
	$AT91F_US1_CfgPMC
 ()

4047 
	`AT91F_PMC_EÇbËP”hClock
(

4048 
AT91C_BASE_PMC
,

4049 ((è1 << 
AT91C_ID_US1
));

4050 
	}
}

4056 
__šlše
 
	$AT91F_US1_CfgPIO
 ()

4059 
	`AT91F_PIO_CfgP”h
(

4060 
AT91C_BASE_PIOB
,

4062 ((è
AT91C_PB26_RI1
 ) |

4063 ((è
AT91C_PB24_DSR1
 ) |

4064 ((è
AT91C_PB23_DCD1
 ) |

4065 ((è
AT91C_PB25_DTR1
 ));

4067 
	`AT91F_PIO_CfgP”h
(

4068 
AT91C_BASE_PIOA
,

4069 ((è
AT91C_PA7_SCK1
 ) |

4070 ((è
AT91C_PA8_RTS1
 ) |

4071 ((è
AT91C_PA6_TXD1
 ) |

4072 ((è
AT91C_PA5_RXD1
 ) |

4073 ((è
AT91C_PA9_CTS1
 ),

4075 
	}
}

4081 
__šlše
 
	$AT91F_US0_CfgPMC
 ()

4083 
	`AT91F_PMC_EÇbËP”hClock
(

4084 
AT91C_BASE_PMC
,

4085 ((è1 << 
AT91C_ID_US0
));

4086 
	}
}

4092 
__šlše
 
	$AT91F_US0_CfgPIO
 ()

4095 
	`AT91F_PIO_CfgP”h
(

4096 
AT91C_BASE_PIOA
,

4097 ((è
AT91C_PA0_RXD0
 ) |

4098 ((è
AT91C_PA4_CTS0
 ) |

4099 ((è
AT91C_PA3_RTS0
 ) |

4100 ((è
AT91C_PA2_SCK0
 ) |

4101 ((è
AT91C_PA1_TXD0
 ),

4103 
	}
}

4109 
__šlše
 
	$AT91F_SPI1_CfgPMC
 ()

4111 
	`AT91F_PMC_EÇbËP”hClock
(

4112 
AT91C_BASE_PMC
,

4113 ((è1 << 
AT91C_ID_SPI1
));

4114 
	}
}

4120 
__šlše
 
	$AT91F_SPI1_CfgPIO
 ()

4123 
	`AT91F_PIO_CfgP”h
(

4124 
AT91C_BASE_PIOB
,

4126 ((è
AT91C_PB16_NPCS13
 ) |

4127 ((è
AT91C_PB10_NPCS11
 ) |

4128 ((è
AT91C_PB11_NPCS12
 ));

4130 
	`AT91F_PIO_CfgP”h
(

4131 
AT91C_BASE_PIOA
,

4133 ((è
AT91C_PA4_NPCS13
 ) |

4134 ((è
AT91C_PA29_NPCS13
 ) |

4135 ((è
AT91C_PA21_NPCS10
 ) |

4136 ((è
AT91C_PA22_SPCK1
 ) |

4137 ((è
AT91C_PA25_NPCS11
 ) |

4138 ((è
AT91C_PA2_NPCS11
 ) |

4139 ((è
AT91C_PA24_MISO1
 ) |

4140 ((è
AT91C_PA3_NPCS12
 ) |

4141 ((è
AT91C_PA26_NPCS12
 ) |

4142 ((è
AT91C_PA23_MOSI1
 ));

4143 
	}
}

4149 
__šlše
 
	$AT91F_SPI0_CfgPMC
 ()

4151 
	`AT91F_PMC_EÇbËP”hClock
(

4152 
AT91C_BASE_PMC
,

4153 ((è1 << 
AT91C_ID_SPI0
));

4154 
	}
}

4160 
__šlše
 
	$AT91F_SPI0_CfgPIO
 ()

4163 
	`AT91F_PIO_CfgP”h
(

4164 
AT91C_BASE_PIOB
,

4166 ((è
AT91C_PB13_NPCS01
 ) |

4167 ((è
AT91C_PB17_NPCS03
 ) |

4168 ((è
AT91C_PB14_NPCS02
 ));

4170 
	`AT91F_PIO_CfgP”h
(

4171 
AT91C_BASE_PIOA
,

4172 ((è
AT91C_PA16_MISO0
 ) |

4173 ((è
AT91C_PA13_NPCS01
 ) |

4174 ((è
AT91C_PA15_NPCS03
 ) |

4175 ((è
AT91C_PA17_MOSI0
 ) |

4176 ((è
AT91C_PA18_SPCK0
 ) |

4177 ((è
AT91C_PA14_NPCS02
 ) |

4178 ((è
AT91C_PA12_NPCS00
 ),

4179 ((è
AT91C_PA7_NPCS01
 ) |

4180 ((è
AT91C_PA9_NPCS03
 ) |

4181 ((è
AT91C_PA8_NPCS02
 ));

4182 
	}
}

4188 
__šlše
 
	$AT91F_PITC_CfgPMC
 ()

4190 
	`AT91F_PMC_EÇbËP”hClock
(

4191 
AT91C_BASE_PMC
,

4192 ((è1 << 
AT91C_ID_SYS
));

4193 
	}
}

4199 
__šlše
 
	$AT91F_AIC_CfgPMC
 ()

4201 
	`AT91F_PMC_EÇbËP”hClock
(

4202 
AT91C_BASE_PMC
,

4203 ((è1 << 
AT91C_ID_FIQ
) |

4204 ((è1 << 
AT91C_ID_IRQ0
) |

4205 ((è1 << 
AT91C_ID_IRQ1
));

4206 
	}
}

4212 
__šlše
 
	$AT91F_AIC_CfgPIO
 ()

4215 
	`AT91F_PIO_CfgP”h
(

4216 
AT91C_BASE_PIOA
,

4217 ((è
AT91C_PA30_IRQ0
 ) |

4218 ((è
AT91C_PA29_FIQ
 ),

4219 ((è
AT91C_PA14_IRQ1
 ));

4220 
	}
}

4226 
__šlše
 
	$AT91F_AES_CfgPMC
 ()

4228 
	`AT91F_PMC_EÇbËP”hClock
(

4229 
AT91C_BASE_PMC
,

4230 ((è1 << 
AT91C_ID_AES
));

4231 
	}
}

4237 
__šlše
 
	$AT91F_TWI_CfgPMC
 ()

4239 
	`AT91F_PMC_EÇbËP”hClock
(

4240 
AT91C_BASE_PMC
,

4241 ((è1 << 
AT91C_ID_TWI
));

4242 
	}
}

4248 
__šlše
 
	$AT91F_TWI_CfgPIO
 ()

4251 
	`AT91F_PIO_CfgP”h
(

4252 
AT91C_BASE_PIOA
,

4253 ((è
AT91C_PA11_TWCK
 ) |

4254 ((è
AT91C_PA10_TWD
 ),

4256 
	}
}

4262 
__šlše
 
	$AT91F_ADC_CfgPMC
 ()

4264 
	`AT91F_PMC_EÇbËP”hClock
(

4265 
AT91C_BASE_PMC
,

4266 ((è1 << 
AT91C_ID_ADC
));

4267 
	}
}

4273 
__šlše
 
	$AT91F_ADC_CfgPIO
 ()

4276 
	`AT91F_PIO_CfgP”h
(

4277 
AT91C_BASE_PIOB
,

4279 ((è
AT91C_PB18_ADTRG
 ));

4280 
	}
}

4286 
__šlše
 
	$AT91F_PWMC_CH3_CfgPIO
 ()

4289 
	`AT91F_PIO_CfgP”h
(

4290 
AT91C_BASE_PIOB
,

4291 ((è
AT91C_PB22_PWM3
 ),

4292 ((è
AT91C_PB30_PWM3
 ));

4293 
	}
}

4299 
__šlše
 
	$AT91F_PWMC_CH2_CfgPIO
 ()

4302 
	`AT91F_PIO_CfgP”h
(

4303 
AT91C_BASE_PIOB
,

4304 ((è
AT91C_PB21_PWM2
 ),

4305 ((è
AT91C_PB29_PWM2
 ));

4306 
	}
}

4312 
__šlše
 
	$AT91F_PWMC_CH1_CfgPIO
 ()

4315 
	`AT91F_PIO_CfgP”h
(

4316 
AT91C_BASE_PIOB
,

4317 ((è
AT91C_PB20_PWM1
 ),

4318 ((è
AT91C_PB28_PWM1
 ));

4319 
	}
}

4325 
__šlše
 
	$AT91F_PWMC_CH0_CfgPIO
 ()

4328 
	`AT91F_PIO_CfgP”h
(

4329 
AT91C_BASE_PIOB
,

4330 ((è
AT91C_PB19_PWM0
 ),

4331 ((è
AT91C_PB27_PWM0
 ));

4332 
	}
}

4338 
__šlše
 
	$AT91F_RTTC_CfgPMC
 ()

4340 
	`AT91F_PMC_EÇbËP”hClock
(

4341 
AT91C_BASE_PMC
,

4342 ((è1 << 
AT91C_ID_SYS
));

4343 
	}
}

4349 
__šlše
 
	$AT91F_UDP_CfgPMC
 ()

4351 
	`AT91F_PMC_EÇbËP”hClock
(

4352 
AT91C_BASE_PMC
,

4353 ((è1 << 
AT91C_ID_UDP
));

4354 
	}
}

4360 
__šlše
 
	$AT91F_TDES_CfgPMC
 ()

4362 
	`AT91F_PMC_EÇbËP”hClock
(

4363 
AT91C_BASE_PMC
,

4364 ((è1 << 
AT91C_ID_TDES
));

4365 
	}
}

4371 
__šlše
 
	$AT91F_EMAC_CfgPMC
 ()

4373 
	`AT91F_PMC_EÇbËP”hClock
(

4374 
AT91C_BASE_PMC
,

4375 ((è1 << 
AT91C_ID_EMAC
));

4376 
	}
}

4382 
__šlše
 
	$AT91F_EMAC_CfgPIO
 ()

4385 
	`AT91F_PIO_CfgP”h
(

4386 
AT91C_BASE_PIOB
,

4387 ((è
AT91C_PB2_ETX0
 ) |

4388 ((è
AT91C_PB12_ETXER
 ) |

4389 ((è
AT91C_PB16_ECOL
 ) |

4390 ((è
AT91C_PB11_ETX3
 ) |

4391 ((è
AT91C_PB6_ERX1
 ) |

4392 ((è
AT91C_PB15_ERXDV
 ) |

4393 ((è
AT91C_PB13_ERX2
 ) |

4394 ((è
AT91C_PB3_ETX1
 ) |

4395 ((è
AT91C_PB8_EMDC
 ) |

4396 ((è
AT91C_PB5_ERX0
 ) |

4398 ((è
AT91C_PB14_ERX3
 ) |

4399 ((è
AT91C_PB4_ECRS_ECRSDV
) |

4400 ((è
AT91C_PB1_ETXEN
 ) |

4401 ((è
AT91C_PB10_ETX2
 ) |

4402 ((è
AT91C_PB0_ETXCK_EREFCK
) |

4403 ((è
AT91C_PB9_EMDIO
 ) |

4404 ((è
AT91C_PB7_ERXER
 ) |

4405 ((è
AT91C_PB17_ERXCK
 ),

4407 
	}
}

4413 
__šlše
 
	$AT91F_TC0_CfgPMC
 ()

4415 
	`AT91F_PMC_EÇbËP”hClock
(

4416 
AT91C_BASE_PMC
,

4417 ((è1 << 
AT91C_ID_TC0
));

4418 
	}
}

4424 
__šlše
 
	$AT91F_TC0_CfgPIO
 ()

4427 
	`AT91F_PIO_CfgP”h
(

4428 
AT91C_BASE_PIOB
,

4429 ((è
AT91C_PB23_TIOA0
 ) |

4430 ((è
AT91C_PB24_TIOB0
 ),

4431 ((è
AT91C_PB12_TCLK0
 ));

4432 
	}
}

4438 
__šlše
 
	$AT91F_TC1_CfgPMC
 ()

4440 
	`AT91F_PMC_EÇbËP”hClock
(

4441 
AT91C_BASE_PMC
,

4442 ((è1 << 
AT91C_ID_TC1
));

4443 
	}
}

4449 
__šlše
 
	$AT91F_TC1_CfgPIO
 ()

4452 
	`AT91F_PIO_CfgP”h
(

4453 
AT91C_BASE_PIOB
,

4454 ((è
AT91C_PB25_TIOA1
 ) |

4455 ((è
AT91C_PB26_TIOB1
 ),

4456 ((è
AT91C_PB19_TCLK1
 ));

4457 
	}
}

4463 
__šlše
 
	$AT91F_TC2_CfgPMC
 ()

4465 
	`AT91F_PMC_EÇbËP”hClock
(

4466 
AT91C_BASE_PMC
,

4467 ((è1 << 
AT91C_ID_TC2
));

4468 
	}
}

4474 
__šlše
 
	$AT91F_TC2_CfgPIO
 ()

4477 
	`AT91F_PIO_CfgP”h
(

4478 
AT91C_BASE_PIOB
,

4479 ((è
AT91C_PB28_TIOB2
 ) |

4480 ((è
AT91C_PB27_TIOA2
 ),

4483 
	`AT91F_PIO_CfgP”h
(

4484 
AT91C_BASE_PIOA
,

4486 ((è
AT91C_PA15_TCLK2
 ));

4487 
	}
}

4493 
__šlše
 
	$AT91F_MC_CfgPMC
 ()

4495 
	`AT91F_PMC_EÇbËP”hClock
(

4496 
AT91C_BASE_PMC
,

4497 ((è1 << 
AT91C_ID_SYS
));

4498 
	}
}

4504 
__šlše
 
	$AT91F_PIOA_CfgPMC
 ()

4506 
	`AT91F_PMC_EÇbËP”hClock
(

4507 
AT91C_BASE_PMC
,

4508 ((è1 << 
AT91C_ID_PIOA
));

4509 
	}
}

4515 
__šlše
 
	$AT91F_PIOB_CfgPMC
 ()

4517 
	`AT91F_PMC_EÇbËP”hClock
(

4518 
AT91C_BASE_PMC
,

4519 ((è1 << 
AT91C_ID_PIOB
));

4520 
	}
}

4526 
__šlše
 
	$AT91F_CAN_CfgPMC
 ()

4528 
	`AT91F_PMC_EÇbËP”hClock
(

4529 
AT91C_BASE_PMC
,

4530 ((è1 << 
AT91C_ID_CAN
));

4531 
	}
}

4537 
__šlše
 
	$AT91F_CAN_CfgPIO
 ()

4540 
	`AT91F_PIO_CfgP”h
(

4541 
AT91C_BASE_PIOA
,

4542 ((è
AT91C_PA20_CANTX
 ) |

4543 ((è
AT91C_PA19_CANRX
 ),

4545 
	}
}

4551 
__šlše
 
	$AT91F_PWMC_CfgPMC
 ()

4553 
	`AT91F_PMC_EÇbËP”hClock
(

4554 
AT91C_BASE_PMC
,

4555 ((è1 << 
AT91C_ID_PWMC
));

4556 
	}
}

	@portable/IAR/AtmelSAM7S64/port.c

72 
	~<¡dlib.h
>

75 
	~"F»eRTOS.h
"

76 
	~"sk.h
"

79 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

80 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

81 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

84 
	#pÜtPIT_CLOCK_DIVISOR
 ( ( 
ušt32_t
 ) 16 )

	)

85 
	#pÜtPIT_COUNTER_VALUE
 ( ( ( 
cÚfigCPU_CLOCK_HZ
 / 
pÜtPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
pÜtTICK_PERIOD_MS
 )

	)

88 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

91 
	#pÜtINT_LEVEL_SENSITIVE
 0

	)

92 
	#pÜtPIT_ENABLE
 ( ( 
ušt16_t
 ) 0x1 << 24 )

	)

93 
	#pÜtPIT_INT_ENABLE
 ( ( 
ušt16_t
 ) 0x1 << 25 )

	)

97 
´vS‘upTim”IÁ”ru±
( );

102 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = ( uint32_t ) 9999;

112 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

114 
SckTy³_t
 *
pxOrigš®TOS
;

116 
pxOrigš®TOS
 = 
pxTİOfSck
;

120 
pxTİOfSck
--;

128 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

129 
pxTİOfSck
--;

131 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

132 
pxTİOfSck
--;

133 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

134 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

142 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

158 
pxTİOfSck
--;

162 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

163 
pxTİOfSck
--;

166 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

168 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00UL )

171 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

174 
pxTİOfSck
--;

179 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

181  
pxTİOfSck
;

182 
	}
}

185 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

187 
	`vPÜtS¹Fœ¡Task
( );

191 
	`´vS‘upTim”IÁ”ru±
();

194 
	`vPÜtS¹Fœ¡Task
();

198 
	}
}

201 
	$vPÜtEndScheduËr
( )

205 
	}
}

208 #ià
cÚfigUSE_PREEMPTION
 == 0

212 
__¬m
 
__œq
 
vPÜtNÚP»em±iveTick
( );

213 
__¬m
 
__œq
 
	$vPÜtNÚP»em±iveTick
( )

215 
ušt32_t
 
ulDummy
;

220 
	`xTaskInüem’tTick
();

223 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

226 
AT91C_BASE_AIC
->
AIC_EOICR
 = 
ulDummy
;

227 
	}
}

238 
	$´vS‘upTim”IÁ”ru±
( )

240 
AT91PS_PITC
 
pxPIT
 = 
AT91C_BASE_PITC
;

244 #ià
cÚfigUSE_PREEMPTION
 == 0

246 
	`AT91F_AIC_CÚfigu»It
Ğ
AT91C_BASE_AIC
, 
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
pÜtINT_LEVEL_SENSITIVE
, ( (*)(èè
vPÜtNÚP»em±iveTick
 );

250 Ğ
vPÜtP»em±iveTick
 )( );

251 
	`AT91F_AIC_CÚfigu»It
Ğ
AT91C_BASE_AIC
, 
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_HIGHEST
, 
pÜtINT_LEVEL_SENSITIVE
, ( (*)(èè
vPÜtP»em±iveTick
 );

256 
pxPIT
->
PITC_PIMR
 = 
pÜtPIT_ENABLE
 | 
pÜtPIT_INT_ENABLE
 | 
pÜtPIT_COUNTER_VALUE
;

260 
	`AT91F_AIC_EÇbËIt
Ğ
AT91C_BASE_AIC
, 
AT91C_ID_SYS
 );

261 
	}
}

264 
	$vPÜtEÁ”Cr™iÿl
( )

267 
	`__di§bË_š‹¼u±
();

272 
ulCr™iÿlNe¡šg
++;

273 
	}
}

276 
	$vPÜtEx™Cr™iÿl
( )

278 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

281 
ulCr™iÿlNe¡šg
--;

285 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

287 
	`__’abË_š‹¼u±
();

290 
	}
}

	@portable/IAR/AtmelSAM7S64/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

110 
	#pÜtYIELD
(è
	`asm
 ( "SWI 0" )

	)

111 
	#pÜtNOP
(è
	`asm
 ( "NOP" )

	)

115 
__¬m
 
__š‹rwÜk
 
vPÜtDi§bËIÁ”ru±sFromThumb
( );

116 
__¬m
 
__š‹rwÜk
 
vPÜtEÇbËIÁ”ru±sFromThumb
( );

117 
__¬m
 
__š‹rwÜk
 
vPÜtEÁ”Cr™iÿl
( );

118 
__¬m
 
__š‹rwÜk
 
vPÜtEx™Cr™iÿl
( );

120 
	#pÜtDISABLE_INTERRUPTS
(è
	`__di§bË_š‹¼u±
()

	)

121 
	#pÜtENABLE_INTERRUPTS
(è
	`__’abË_š‹¼u±
()

	)

122 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

123 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

127 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) \

	)

129 
vTaskSw™chCÚ‹xt
( ); \

131 ifĞ
	gxSw™chRequœed
 ) \

133 
vTaskSw™chCÚ‹xt
(); \

140 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

141 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

143 #ifdeà
__ılu¥lus


	@portable/IAR/AtmelSAM9XE/ISR_Support.h

1 
EXTERN
 
pxCu¼’tTCB


2 
EXTERN
 
	gulCr™iÿlNe¡šg


5 ; 
CÚ‹xt
 
§ve
 
ªd
 
»¡Üe
 
maüo
 
	gdefš™iÚs


8 
pÜtSAVE_CONTEXT
 
	gMACRO


10 ; 
Push
 
R0
 
as
 
we
 
¬e
 
gošg
 
to
 
u£
 
the
 .

11 
STMDB
 
	gSP
!, {
	gR0
}

13 ; 
S‘
 
R0
 
to
 
pošt
Ø
the
 
sk
 
¡ack
 
	gpoš‹r
.

14 
STMDB
 
	gSP
, {SP}^

15 
NOP


16 
SUB
 
	gSP
, SP, #4

17 
LDMIA
 
	gSP
!, {
	gR0
}

19 ; 
Push
 
the
  
add»ss
 
Úto
h
	g¡ack
.

20 
STMDB
 
	gR0
!, {
	gLR
}

22 ; 
Now
 
we
 
have
 
§ved
 
LR
 w
ÿn
 
u£
 
™
 
š¡—d
 
of
 
	gR0
.

23 
MOV
 
	gLR
, 
	gR0


25 ; 
Pİ
 
R0
 
so
 
we
 
ÿn
 
§ve
 
™
 
Úto
 
the
 
sy¡em
 
mode
 
	g¡ack
.

26 
LDMIA
 
	gSP
!, {
	gR0
}

28 ; 
Push
 
®l
 
the
 
sy¡em
 
mode
 
»gi¡”s
 
Úto
h
sk
 
	g¡ack
.

29 
STMDB
 
	gLR
, {
	gR0
-LR}^

30 
NOP


31 
SUB
 
	gLR
, LR, #60

33 ; 
Push
 
the
 
SPSR
 
Úto
h
sk
 
	g¡ack
.

34 
MRS
 
	gR0
, 
SPSR


35 
STMDB
 
	gLR
!, {
	gR0
}

37 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


38 
LDR
 
R0
, [R0]

39 
STMDB
 
	gLR
!, {
	gR0
}

41 ; 
StÜe
 
the
 
Ãw
 
tİ
 
of
 
¡ack
 th
	gsk
.

42 
LDR
 
	gR1
, =
pxCu¼’tTCB


43 
LDR
 
R0
, [
R1
]

44 
STR
 
	gLR
, [
R0
]

46 
ENDM


49 
pÜtRESTORE_CONTEXT
 
	gMACRO


51 ; 
S‘
 
the
 
LR
 
to
h
sk
 
	g¡ack
.

52 
LDR
 
	gR1
, =
pxCu¼’tTCB


53 
LDR
 
R0
, [
R1
]

54 
LDR
 
	gLR
, [
R0
]

56 ; 
The
 
ü™iÿl
 
Ã¡šg
 
d•th
 
is
 
the
 
fœ¡
 
™em
 
Ú
h
	g¡ack
.

57 ; 
Lßd
 
™
 
što
 
the
 
ulCr™iÿlNe¡šg
 
	gv¬ŸbË
.

58 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


59 
LDMFD
 
LR
!, {
	gR1
}

60 
STR
 
	gR1
, [
R0
]

62 ; 
G‘
 
the
 
SPSR
 
äom
h
	g¡ack
.

63 
LDMFD
 
	gLR
!, {
	gR0
}

64 
MSR
 
	gSPSR_cxsf
, 
	gR0


66 ; 
Re¡Üe
 
®l
 
sy¡em
 
mode
 
»gi¡”s
 
the
 
	gsk
.

67 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

68 
	gNOP


70 ; 
Re¡Üe
 
the
  
	gadd»ss
.

71 
LDR
 
	gLR
, [
LR
, #+60]

73 ; 
And
  - 
cÜ»ùšg
 
the
 
off£t
 
š
h
LR
 
to
 
obš
 
	gthe


74 ; 
cÜ»ù
 
	gadd»ss
.

75 
SUBS
 
	gPC
, 
	gLR
, #4

77 
	gENDM


	@portable/IAR/AtmelSAM9XE/port.c

72 
	~<¡dlib.h
>

75 
	~"F»eRTOS.h
"

76 
	~"sk.h
"

79 
	~<bßrd.h
>

80 
	~<pio/pio.h
>

81 
	~<pio/pio_™.h
>

82 
	~<p™/p™.h
>

83 
	~<aic/aic.h
>

84 
	~<tc/tc.h
>

85 
	~<ut™y/Ëd.h
>

86 
	~<ut™y/Œaû.h
>

91 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

92 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

93 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

96 
	#pÜt1MHz_IN_Hz
 ( 1000000uÈ)

	)

97 
	#pÜt1SECOND_IN_uS
 ( 1000000.0 )

	)

100 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

103 
	#pÜtINT_LEVEL_SENSITIVE
 0

	)

104 
	#pÜtPIT_ENABLE
 ( ( 
ušt16_t
 ) 0x1 << 24 )

	)

105 
	#pÜtPIT_INT_ENABLE
 ( ( 
ušt16_t
 ) 0x1 << 25 )

	)

109 
´vS‘upTim”IÁ”ru±
( );

112 
vPÜtTickISR
( );

117 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = ( uint32_t ) 9999;

127 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

129 
SckTy³_t
 *
pxOrigš®TOS
;

131 
pxOrigš®TOS
 = 
pxTİOfSck
;

135 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

144 
pxTİOfSck
--;

146 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

163 
pxTİOfSck
--;

164 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

165 
pxTİOfSck
--;

166 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

167 
pxTİOfSck
--;

168 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

169 
pxTİOfSck
--;

170 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

171 
pxTİOfSck
--;

172 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

173 
pxTİOfSck
--;

177 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

178 
pxTİOfSck
--;

181 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

183 #ifdeà
THUMB_INTERWORK


186 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

190 
pxTİOfSck
--;

195 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

197  
pxTİOfSck
;

198 
	}
}

201 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

203 
	`vPÜtS¹Fœ¡Task
( );

207 
	`´vS‘upTim”IÁ”ru±
();

210 
	`vPÜtS¹Fœ¡Task
();

214 
	}
}

217 
	$vPÜtEndScheduËr
( )

221 
	}
}

224 
__¬m
 
	$vPÜtTickISR
( )

226 vŞ©
ušt32_t
 
ulDummy
;

231 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

233 
	`vTaskSw™chCÚ‹xt
();

237 
ulDummy
 = 
AT91C_BASE_PITC
->
PITC_PIVR
;

240 Ğè
ulDummy
;

243 
	}
}

246 
	$´vS‘upTim”IÁ”ru±
( )

248 cÚ¡ 
ušt32_t
 
ulP”iodIn_uS
 = ( 1.0 / ( è
cÚfigTICK_RATE_HZ
 ) * 
pÜt1SECOND_IN_uS
;

251 
	`PIT_In™
Ğ
ulP”iodIn_uS
, 
BOARD_MCK
 / 
pÜt1MHz_IN_Hz
 );

254 
	`AIC_Di§bËIT
Ğ
AT91C_ID_SYS
 );

255 
	`AIC_CÚfigu»IT
Ğ
AT91C_ID_SYS
, 
AT91C_AIC_PRIOR_LOWEST
, 
vPÜtTickISR
 );

256 
	`AIC_EÇbËIT
Ğ
AT91C_ID_SYS
 );

257 
	`PIT_EÇbËIT
();

258 
	}
}

261 
	$vPÜtEÁ”Cr™iÿl
( )

264 
	`__di§bË_œq
();

269 
ulCr™iÿlNe¡šg
++;

270 
	}
}

273 
	$vPÜtEx™Cr™iÿl
( )

275 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

278 
ulCr™iÿlNe¡šg
--;

282 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

284 
	`__’abË_œq
();

287 
	}
}

	@portable/IAR/AtmelSAM9XE/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<šŒšsics.h
>

72 #ifdeà
__ılu¥lus


87 
	#pÜtCHAR
 

	)

88 
	#pÜtFLOAT
 

	)

89 
	#pÜtDOUBLE
 

	)

90 
	#pÜtLONG
 

	)

91 
	#pÜtSHORT
 

	)

92 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

93 
	#pÜtBASE_TYPE
 

	)

95 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

96 
	tBa£Ty³_t
;

97 
	tUBa£Ty³_t
;

100 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

101 
ušt16_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

104 
ušt32_t
 
	tTickTy³_t
;

105 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

110 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

111 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

112 
	#pÜtBYTE_ALIGNMENT
 8

	)

113 
	#pÜtYIELD
(è
	`asm
 ( "SWI 0" )

	)

114 
	#pÜtNOP
(è
	`asm
 ( "NOP" )

	)

118 
__¬m
 
__š‹rwÜk
 
vPÜtDi§bËIÁ”ru±sFromThumb
( );

119 
__¬m
 
__š‹rwÜk
 
vPÜtEÇbËIÁ”ru±sFromThumb
( );

120 
__¬m
 
__š‹rwÜk
 
vPÜtEÁ”Cr™iÿl
( );

121 
__¬m
 
__š‹rwÜk
 
vPÜtEx™Cr™iÿl
( );

123 
	#pÜtDISABLE_INTERRUPTS
(è
	`__di§bË_œq
()

	)

124 
	#pÜtENABLE_INTERRUPTS
(è
	`__’abË_œq
()

	)

125 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

126 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

130 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) \

	)

132 
vTaskSw™chCÚ‹xt
( ); \

134 ifĞ
	gxSw™chRequœed
 ) \

136 
vTaskSw™chCÚ‹xt
(); \

143 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

144 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

146 #ifdeà
__ılu¥lus


	@portable/IAR/LPC2000/ISR_Support.h

54 
EXTERN
 
pxCu¼’tTCB


55 
EXTERN
 
	gulCr™iÿlNe¡šg


58 ; 
CÚ‹xt
 
§ve
 
ªd
 
»¡Üe
 
maüo
 
	gdefš™iÚs


61 
pÜtSAVE_CONTEXT
 
	gMACRO


63 ; 
Push
 
R0
 
as
 
we
 
¬e
 
gošg
 
to
 
u£
 
the
 .

64 
STMDB
 
	gSP
!, {
	gR0
}

66 ; 
S‘
 
R0
 
to
 
pošt
Ø
the
 
sk
 
¡ack
 
	gpoš‹r
.

67 
STMDB
 
	gSP
, {SP}^

68 
NOP


69 
SUB
 
	gSP
, SP, #4

70 
LDMIA
 
	gSP
!, {
	gR0
}

72 ; 
Push
 
the
  
add»ss
 
Úto
h
	g¡ack
.

73 
STMDB
 
	gR0
!, {
	gLR
}

75 ; 
Now
 
we
 
have
 
§ved
 
LR
 w
ÿn
 
u£
 
™
 
š¡—d
 
of
 
	gR0
.

76 
MOV
 
	gLR
, 
	gR0


78 ; 
Pİ
 
R0
 
so
 
we
 
ÿn
 
§ve
 
™
 
Úto
 
the
 
sy¡em
 
mode
 
	g¡ack
.

79 
LDMIA
 
	gSP
!, {
	gR0
}

81 ; 
Push
 
®l
 
the
 
sy¡em
 
mode
 
»gi¡”s
 
Úto
h
sk
 
	g¡ack
.

82 
STMDB
 
	gLR
, {
	gR0
-LR}^

83 
NOP


84 
SUB
 
	gLR
, LR, #60

86 ; 
Push
 
the
 
SPSR
 
Úto
h
sk
 
	g¡ack
.

87 
MRS
 
	gR0
, 
SPSR


88 
STMDB
 
	gLR
!, {
	gR0
}

90 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


91 
LDR
 
R0
, [R0]

92 
STMDB
 
	gLR
!, {
	gR0
}

94 ; 
StÜe
 
the
 
Ãw
 
tİ
 
of
 
¡ack
 th
	gsk
.

95 
LDR
 
	gR1
, =
pxCu¼’tTCB


96 
LDR
 
R0
, [
R1
]

97 
STR
 
	gLR
, [
R0
]

99 
ENDM


102 
pÜtRESTORE_CONTEXT
 
	gMACRO


104 ; 
S‘
 
the
 
LR
 
to
h
sk
 
	g¡ack
.

105 
LDR
 
	gR1
, =
pxCu¼’tTCB


106 
LDR
 
R0
, [
R1
]

107 
LDR
 
	gLR
, [
R0
]

109 ; 
The
 
ü™iÿl
 
Ã¡šg
 
d•th
 
is
 
the
 
fœ¡
 
™em
 
Ú
h
	g¡ack
.

110 ; 
Lßd
 
™
 
što
 
the
 
ulCr™iÿlNe¡šg
 
	gv¬ŸbË
.

111 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


112 
LDMFD
 
LR
!, {
	gR1
}

113 
STR
 
	gR1
, [
R0
]

115 ; 
G‘
 
the
 
SPSR
 
äom
h
	g¡ack
.

116 
LDMFD
 
	gLR
!, {
	gR0
}

117 
MSR
 
	gSPSR_cxsf
, 
	gR0


119 ; 
Re¡Üe
 
®l
 
sy¡em
 
mode
 
»gi¡”s
 
the
 
	gsk
.

120 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

121 
	gNOP


123 ; 
Re¡Üe
 
the
  
	gadd»ss
.

124 
LDR
 
	gLR
, [
LR
, #+60]

126 ; 
And
  - 
cÜ»ùšg
 
the
 
off£t
 
š
h
LR
 
to
 
obš
 
	gthe


127 ; 
cÜ»ù
 
	gadd»ss
.

128 
SUBS
 
	gPC
, 
	gLR
, #4

130 
	gENDM


	@portable/IAR/LPC2000/port.c

79 
	~<¡dlib.h
>

80 
	~<šŒšsics.h
>

83 
	~"F»eRTOS.h
"

84 
	~"sk.h
"

87 
	#pÜtENABLE_TIMER
 ( ( 
ušt8_t
 ) 0x01 )

	)

88 
	#pÜtPRESCALE_VALUE
 0x00

	)

89 
	#pÜtINTERRUPT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x01 )

	)

90 
	#pÜtRESET_COUNT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x02 )

	)

93 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

94 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

95 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

98 
	#pÜtPIT_CLOCK_DIVISOR
 ( ( 
ušt32_t
 ) 16 )

	)

99 
	#pÜtPIT_COUNTER_VALUE
 ( ( ( 
cÚfigCPU_CLOCK_HZ
 / 
pÜtPIT_CLOCK_DIVISOR
 ) / 1000UL ) * 
pÜtTICK_PERIOD_MS
 )

	)

102 
	#pÜtTIMER_MATCH_ISR_BIT
 ( ( 
ušt8_t
 ) 0x01 )

	)

103 
	#pÜtCLEAR_VIC_INTERRUPT
 ( ( 
ušt32_t
 ) 0 )

	)

106 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

109 
	#pÜtINT_LEVEL_SENSITIVE
 0

	)

110 
	#pÜtPIT_ENABLE
 ( ( 
ušt16_t
 ) 0x1 << 24 )

	)

111 
	#pÜtPIT_INT_ENABLE
 ( ( 
ušt16_t
 ) 0x1 << 25 )

	)

114 
	#pÜtTIMER_VIC_CHANNEL
 ( ( 
ušt32_t
 ) 0x0004 )

	)

115 
	#pÜtTIMER_VIC_CHANNEL_BIT
 ( ( 
ušt32_t
 ) 0x0010 )

	)

116 
	#pÜtTIMER_VIC_ENABLE
 ( ( 
ušt32_t
 ) 0x0020 )

	)

121 
´vS‘upTim”IÁ”ru±
( );

126 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = ( uint32_t ) 9999;

136 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

138 
SckTy³_t
 *
pxOrigš®TOS
;

140 
pxOrigš®TOS
 = 
pxTİOfSck
;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

149 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

168 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

170 
pxTİOfSck
--;

171 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

172 
pxTİOfSck
--;

173 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

174 
pxTİOfSck
--;

175 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

176 
pxTİOfSck
--;

177 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

178 
pxTİOfSck
--;

182 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

183 
pxTİOfSck
--;

186 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

188 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00UL )

191 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

194 
pxTİOfSck
--;

199 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

201  
pxTİOfSck
;

202 
	}
}

205 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

207 
	`vPÜtS¹Fœ¡Task
( );

211 
	`´vS‘upTim”IÁ”ru±
();

214 
	`vPÜtS¹Fœ¡Task
();

218 
	}
}

221 
	$vPÜtEndScheduËr
( )

225 
	}
}

228 #ià
cÚfigUSE_PREEMPTION
 == 0

232 
__¬m
 
__œq
 
vPÜtNÚP»em±iveTick
( );

233 
__¬m
 
__œq
 
	$vPÜtNÚP»em±iveTick
( )

238 
	`xTaskInüem’tTick
();

241 
T0IR
 = 
pÜtTIMER_MATCH_ISR_BIT
;

242 
VICVeùAddr
 = 
pÜtCLEAR_VIC_INTERRUPT
;

243 
	}
}

249 
vPÜtP»em±iveTick
( );

250 
	$vPÜtP»em±iveTick
( )

253 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

258 
	`vTaskSw™chCÚ‹xt
();

262 
T0IR
 = 
pÜtTIMER_MATCH_ISR_BIT
;

263 
VICVeùAddr
 = 
pÜtCLEAR_VIC_INTERRUPT
;

264 
	}
}

270 
	$´vS‘upTim”IÁ”ru±
( )

272 
ušt32_t
 
ulCom·»M©ch
;

276 
T0PR
 = 
pÜtPRESCALE_VALUE
;

279 
ulCom·»M©ch
 = 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
;

283 #ià
pÜtPRESCALE_VALUE
 != 0

285 
ulCom·»M©ch
 /ğĞ
pÜtPRESCALE_VALUE
 + 1 );

289 
T0MR0
 = 
ulCom·»M©ch
;

292 
T0MCR
 = 
pÜtRESET_COUNT_ON_MATCH
 | 
pÜtINTERRUPT_ON_MATCH
;

295 
VICIÁS–eù
 &ğ~Ğ
pÜtTIMER_VIC_CHANNEL_BIT
 );

296 
VICIÁEÇbË
 |ğ
pÜtTIMER_VIC_CHANNEL_BIT
;

300 #ià
cÚfigUSE_PREEMPTION
 == 1

302 Ğ
vPÜtP»em±iveTickEÁry
 )( );

304 
VICVeùAddr0
 = ( 
ušt32_t
 ) 
vPÜtP»em±iveTickEÁry
;

308 Ğ
vNÚP»em±iveTick
 )( );

310 
VICVeùAddr0
 = ( 
št32_t
 ) 
vPÜtNÚP»em±iveTick
;

314 
VICVeùCÁl0
 = 
pÜtTIMER_VIC_CHANNEL
 | 
pÜtTIMER_VIC_ENABLE
;

318 
T0TCR
 = 
pÜtENABLE_TIMER
;

319 
	}
}

322 
	$vPÜtEÁ”Cr™iÿl
( )

325 
	`__di§bË_š‹¼u±
();

330 
ulCr™iÿlNe¡šg
++;

331 
	}
}

334 
	$vPÜtEx™Cr™iÿl
( )

336 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

339 
ulCr™iÿlNe¡šg
--;

343 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

345 
	`__’abË_š‹¼u±
();

348 
	}
}

	@portable/IAR/LPC2000/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<šŒšsics.h
>

72 #ifdeà
__ılu¥lus


87 
	#pÜtCHAR
 

	)

88 
	#pÜtFLOAT
 

	)

89 
	#pÜtDOUBLE
 

	)

90 
	#pÜtLONG
 

	)

91 
	#pÜtSHORT
 

	)

92 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

93 
	#pÜtBASE_TYPE
 

	)

95 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

96 
	tBa£Ty³_t
;

97 
	tUBa£Ty³_t
;

100 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

101 
ušt16_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

104 
ušt32_t
 
	tTickTy³_t
;

105 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

110 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

111 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

112 
	#pÜtBYTE_ALIGNMENT
 8

	)

113 
	#pÜtYIELD
(è
	`asm
 ( "SWI 0" )

	)

114 
	#pÜtNOP
(è
	`asm
 ( "NOP" )

	)

118 
__¬m
 
__š‹rwÜk
 
vPÜtDi§bËIÁ”ru±sFromThumb
( );

119 
__¬m
 
__š‹rwÜk
 
vPÜtEÇbËIÁ”ru±sFromThumb
( );

120 
__¬m
 
__š‹rwÜk
 
vPÜtEÁ”Cr™iÿl
( );

121 
__¬m
 
__š‹rwÜk
 
vPÜtEx™Cr™iÿl
( );

123 
	#pÜtDISABLE_INTERRUPTS
(è
	`__di§bË_š‹¼u±
()

	)

124 
	#pÜtENABLE_INTERRUPTS
(è
	`__’abË_š‹¼u±
()

	)

125 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

126 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

130 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) \

	)

132 
vTaskSw™chCÚ‹xt
( ); \

134 ifĞ
	gxSw™chRequœed
 ) \

136 
vTaskSw™chCÚ‹xt
(); \

142 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

143 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

145 #ifdeà
__ılu¥lus


	@portable/IAR/MSP430/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

76 
	#pÜtACLK_FREQUENCY_HZ
 ( ( 
TickTy³_t
 ) 32768 )

	)

77 
	#pÜtINITIAL_CRITICAL_NESTING
 ( ( 
ušt16_t
 ) 10 )

	)

78 
	#pÜtFLAGS_INT_ENABLED
 ( ( 
SckTy³_t
 ) 0x08 )

	)

82 
	tTCB_t
;

83 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

93 vŞ©
ušt16_t
 
	gusCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

101 
vPÜtS‘upTim”IÁ”ru±
( );

110 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

128 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

129 
pxTİOfSck
--;

130 *
pxTİOfSck
 = 
pÜtFLAGS_INT_ENABLED
;

131 
pxTİOfSck
--;

134 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x4444;

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x5555;

137 
pxTİOfSck
--;

138 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x6666;

139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x7777;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x8888;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x9999;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaa;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xbbbb;

149 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

154 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xdddd;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xeeee;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xffff;

161 
pxTİOfSck
--;

166 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

170  
pxTİOfSck
;

171 
	}
}

174 
	$vPÜtEndScheduËr
( )

178 
	}
}

185 
	$vPÜtS‘upTim”IÁ”ru±
( )

188 
TACTL
 = 0;

191 
TACTL
 = 
TASSEL_1
;

194 
TACTL
 |ğ
TACLR
;

197 
TACCR0
 = 
pÜtACLK_FREQUENCY_HZ
 / 
cÚfigTICK_RATE_HZ
;

200 
TACCTL0
 = 
CCIE
;

203 
TACTL
 |ğ
TACLR
;

206 
TACTL
 |ğ
MC_1
;

207 
	}
}

	@portable/IAR/MSP430/portasm.h

66 #iâdeà
PORTASM_H


67 
	#PORTASM_H


	)

69 
pÜtSAVE_CONTEXT
 
maüo


71 
IMPORT
 
pxCu¼’tTCB


72 
IMPORT
 
usCr™iÿlNe¡šg


75 
push
 
r4


76 
push
 
r5


77 
push
 
r6


78 
push
 
r7


79 
push
 
r8


80 
push
 
r9


81 
push
 
r10


82 
push
 
r11


83 
push
 
r12


84 
push
 
r13


85 
push
 
r14


86 
push
 
r15


87 
	gmov
.
	gw
 &
	gusCr™iÿlNe¡šg
, 
r14


88 
push
 
r14


89 
	gmov
.
	gw
 &
	gpxCu¼’tTCB
, 
r12


90 
	gmov
.
w
 
	gr1
, 0(
	gr12
)

91 
’dm


94 
pÜtRESTORE_CONTEXT
 
maüo


95 
	gmov
.
	gw
 &
	gpxCu¼’tTCB
, 
r12


96 
	gmov
.
	gw
 @
	gr12
, 
r1


97 
pİ
 
r15


98 
	gmov
.
w
 
	gr15
, &
usCr™iÿlNe¡šg


99 
pİ
 
r15


100 
pİ
 
r14


101 
pİ
 
r13


102 
pİ
 
r12


103 
pİ
 
r11


104 
pİ
 
r10


105 
pİ
 
r9


106 
pİ
 
r8


107 
pİ
 
r7


108 
pİ
 
r6


109 
pİ
 
r5


110 
pİ
 
r4


115 
	gbic
.
	gw
 #0
	gxf0
,0(
	gSP
)

117 
»ti


118 
	g’dm


	@portable/IAR/MSP430/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#pÜtCHAR
 

	)

81 
	#pÜtFLOAT
 

	)

82 
	#pÜtDOUBLE
 

	)

83 
	#pÜtLONG
 

	)

84 
	#pÜtSHORT
 

	)

85 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

86 
	#pÜtBASE_TYPE
 

	)

88 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

89 
	tBa£Ty³_t
;

90 
	tUBa£Ty³_t
;

93 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

94 
ušt16_t
 
	tTickTy³_t
;

95 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

97 
ušt32_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

104 
	#pÜtDISABLE_INTERRUPTS
(è
	`_DINT
(); 
	`_NOP
()

	)

105 
	#pÜtENABLE_INTERRUPTS
(è
	`_EINT
(); 
	`_NOP
()

	)

109 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
ušt16_t
 ) 0 )

	)

111 
	#pÜtENTER_CRITICAL
(è\

	)

113 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

115 
pÜtDISABLE_INTERRUPTS
(); \

120 
	gusCr™iÿlNe¡šg
++; \

123 
	#pÜtEXIT_CRITICAL
(è\

	)

125 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

127 ifĞ
	gusCr™iÿlNe¡šg
 > 
	gpÜtNO_CRITICAL_SECTION_NESTING
 ) \

130 
	gusCr™iÿlNe¡šg
--; \

134 ifĞ
	gusCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

136 
pÜtENABLE_INTERRUPTS
(); \

147 
vPÜtY›ld
( );

148 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

152 
	#pÜtBYTE_ALIGNMENT
 2

	)

153 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

154 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

155 
	#pÜtNOP
()

	)

159 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

160 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

162 #ià
cÚfigINTERRUPT_EXAMPLE_METHOD
 == 2

164 
vTaskSw™chCÚ‹xt
( );

165 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx ) 
	`vTaskSw™chCÚ‹xt
()

	)

	@portable/IAR/MSP430X/data_model.h

66 #iâdeà
DATA_MODEL_H


67 
	#DATA_MODEL_H


	)

69 #ifdeà
__DATA_MODEL_SMALL__


70 
	#pushm_x
 
pushm
.
w


	)

71 
	#pİm_x
 
pİm
.
w


	)

72 
	#push_x
 
push
.
w


	)

73 
	#pİ_x
 
pİ
.
w


	)

74 
	#mov_x
 
mov
.
w


	)

75 
	#cmp_x
 
cmp
.
w


	)

78 #ifdeà
__DATA_MODEL_MEDIUM__


79 
	#pushm_x
 
pushm
.
a


	)

80 
	#pİm_x
 
pİm
.
a


	)

81 
	#push_x
 
pushx
.
a


	)

82 
	#pİ_x
 
pİx
.
a


	)

83 
	#mov_x
 
mov
.
w


	)

84 
	#cmp_x
 
cmp
.
w


	)

87 #ifdeà
__DATA_MODEL_LARGE__


88 
	#pushm_x
 
pushm
.
a


	)

89 
	#pİm_x
 
pİm
.
a


	)

90 
	#push_x
 
pushx
.
a


	)

91 
	#pİ_x
 
pİx
.
a


	)

92 
	#mov_x
 
movx
.
a


	)

93 
	#cmp_x
 
cmpx
.
a


	)

96 #iâdeà
pushm_x


97 #”rÜ 
The
 
as£mbËr
 
İtiÚs
 
mu¡
 
defše
 
Úe
 
of
 
the
 
fŞlowšg
 
symbŞs
: 
__DATA_MODEL_SMALL__
, 
__DATA_MODEL_MEDIUM__
, 
Ü
 
__DATA_MODEL_LARGE__


	@portable/IAR/MSP430X/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

76 
	#pÜtACLK_FREQUENCY_HZ
 ( ( 
TickTy³_t
 ) 32768 )

	)

77 
	#pÜtINITIAL_CRITICAL_NESTING
 ( ( 
ušt16_t
 ) 10 )

	)

78 
	#pÜtFLAGS_INT_ENABLED
 ( ( 
SckTy³_t
 ) 0x08 )

	)

82 
	tTCB_t
;

83 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

93 vŞ©
ušt16_t
 
	gusCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

101 
vPÜtS‘upTim”IÁ”ru±
( );

110 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

112 
ušt16_t
 *
pusTİOfSck
;

113 
ušt32_t
 *
pulTİOfSck
;

130 ifĞĞ
SckTy³_t
 ) =ğĞ
ušt16_t
 ) )

133 
pusTİOfSck
 = ( 
ušt16_t
 * ) 
pxTİOfSck
;

134 
pusTİOfSck
--;

135 
pulTİOfSck
 = ( 
ušt32_t
 * ) 
pusTİOfSck
;

139 
pulTİOfSck
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

141 *
pulTİOfSck
 = ( 
ušt32_t
 ) 
pxCode
;

143 
pusTİOfSck
 = ( 
ušt16_t
 * ) 
pulTİOfSck
;

144 
pusTİOfSck
--;

145 *
pusTİOfSck
 = 
pÜtFLAGS_INT_ENABLED
;

146 
pusTİOfSck
 -ğĞĞ
SckTy³_t
 ) / 2 );

149 
pxTİOfSck
 = ( 
SckTy³_t
 * ) 
pusTİOfSck
;

152 #ifdeà
PRELOAD_REGISTER_VALUES


153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xffff;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xeeee;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xdddd;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xbbbb;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaa;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x9999;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x8888;

168 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x5555;

170 
pxTİOfSck
--;

171 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x6666;

172 
pxTİOfSck
--;

173 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x5555;

174 
pxTİOfSck
--;

175 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x4444;

176 
pxTİOfSck
--;

178 
pxTİOfSck
 -= 3;

179 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

180 
pxTİOfSck
 -= 9;

187 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

191  
pxTİOfSck
;

192 
	}
}

195 
	$vPÜtEndScheduËr
( )

199 
	}
}

205 
	$vPÜtS‘upTim”IÁ”ru±
( )

207 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
();

208 
	}
}

211 #´agm¨
veùÜ
=
cÚfigTICK_VECTOR


212 
__š‹¼u±
 
__¿w
 
	$vTickISREÁry
( )

214 
	`vPÜtTickISR
( );

216 
	`__bic_SR_»gi¡”_Ú_ex™
Ğ
SCG1
 + 
SCG0
 + 
OSCOFF
 + 
CPUOFF
 );

217 
	`vPÜtTickISR
();

218 
	}
}

	@portable/IAR/MSP430X/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	~"m¥430.h
"

83 
	#pÜtCHAR
 

	)

84 
	#pÜtFLOAT
 

	)

85 
	#pÜtDOUBLE
 

	)

86 
	#pÜtLONG
 

	)

87 
	#pÜtSHORT
 

	)

88 
	#pÜtBASE_TYPE
 

	)

91 #ifĞ
__DATA_MODEL__
 =ğ
__DATA_MODEL_SMALL__
 )

92 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

94 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

97 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

98 
	tBa£Ty³_t
;

99 
	tUBa£Ty³_t
;

101 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

102 
ušt16_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

105 
ušt32_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

112 
	#pÜtDISABLE_INTERRUPTS
(è
	`_DINT
();
	`_NOP
()

	)

113 
	#pÜtENABLE_INTERRUPTS
(è
	`_EINT
(); 
	`_NOP
()

	)

117 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
ušt16_t
 ) 0 )

	)

119 
	#pÜtENTER_CRITICAL
(è\

	)

121 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

123 
pÜtDISABLE_INTERRUPTS
(); \

128 
	gusCr™iÿlNe¡šg
++; \

131 
	#pÜtEXIT_CRITICAL
(è\

	)

133 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

135 ifĞ
	gusCr™iÿlNe¡šg
 > 
	gpÜtNO_CRITICAL_SECTION_NESTING
 ) \

138 
	gusCr™iÿlNe¡šg
--; \

142 ifĞ
	gusCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

144 
pÜtENABLE_INTERRUPTS
(); \

155 
vPÜtY›ld
( );

156 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

160 
	#pÜtBYTE_ALIGNMENT
 2

	)

161 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

162 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

163 
	#pÜtNOP
(è
	`__no_İ”©iÚ
()

	)

167 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

168 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

170 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx ) 
	`vPÜtY›ld
()

	)

172 
vAµliÿtiÚS‘upTim”IÁ”ru±
( );

176 
	#pÜtLU_PRINTF_SPECIFIER_REQUIRED


	)

	@portable/IAR/RL78/ISR_Support.h

56 
	~"F»eRTOSCÚfig.h
"

58 ; 
V¬ŸbËs
 
u£d
 
by
 
	gscheduËr


60 
EXTERN
 
pxCu¼’tTCB


61 
EXTERN
 
	gusCr™iÿlNe¡šg


64 ; 
pÜtSAVE_CONTEXT
 
	gMACRO


65 ; 
Saves
 
the
 
cÚ‹xt
 
of
h
g’”®
 
pu½o£
 
	g»gi¡”s
, 
CS
 
ªd
 
ES
 (
Úly
 
š
 
çr


66 ; 
memÜy
 
mode
è
»gi¡”s
 
the
 
usCr™iÿlNe¡šg
 
V®ue
 
ªd
h
Sck
 
	gPoš‹r


67 ; 
of
 
the
 
aùive
 
Task
 
Úto
h
sk
 
	g¡ack


69 
pÜtSAVE_CONTEXT
 
MACRO


71 
PUSH
 
	gAX
 ; 
Save
 
AX
 
Regi¡”
 
to
 
	g¡ack
.

72 
PUSH
 
	gHL


73 #ià
__DATA_MODEL__
 =ğ
__DATA_MODEL_FAR__


74 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

75 
XCH
 
	gA
, 
X


76 
MOV
 
	gA
, 
	gES
 ; 
Save
 
ES
 .

77 
PUSH
 
	gAX


79 
MOV
 
	gA
, 
	gCS
 ; 
Save
 
CS
 .

80 
PUSH
 
	gAX


82 
PUSH
 
	gDE
 ; 
Save
 
the
 
»maššg
 
g’”®
 
pu½o£
 
	g»gi¡”s
.

83 
PUSH
 
BC


84 
MOVW
 
	gAX
, 
	gusCr™iÿlNe¡šg
 ; 
Save
 
the
 
usCr™iÿlNe¡šg
 
	gv®ue
.

85 
PUSH
 
AX


86 
MOVW
 
	gAX
, 
	gpxCu¼’tTCB
 ; 
Save
 
the
 
Sck
 
	gpoš‹r
.

87 
MOVW
 
	gHL
, 
AX


88 
MOVW
 
	gAX
, 
SP


89 
	gMOVW
 [
HL
], 
AX


90 
	gENDM


94 ; 
pÜtRESTORE_CONTEXT
 
	gMACRO


95 ; 
Re¡Ües
 
the
 
sk
 
Sck
 
Poš‹r
 
th’
 
u£
 
this
 
to
 
»¡Üe
 
	gusCr™iÿlNe¡šg
,

96 ; 
g’”®
 
pu½o£
 
»gi¡”s
 
ªd
 
the
 
CS
‡nd 
ES
 (
Úly
 
š
 
çr
 
memÜy
 
mode
)

97 ; 
of
 
the
 
£Ëùed
 
sk
 
äom
hsk 
	g¡ack


99 
pÜtRESTORE_CONTEXT
 
MACRO


100 
MOVW
 
	gAX
, 
	gpxCu¼’tTCB
 ; 
Re¡Üe
 
the
 
Sck
 
	gpoš‹r
.

101 
MOVW
 
	gHL
, 
AX


102 
MOVW
 
	gAX
, [
HL
]

103 
MOVW
 
	gSP
, 
AX


104 
POP
 
	gAX
 ; 
Re¡Üe
 
usCr™iÿlNe¡šg
 
	gv®ue
.

105 
MOVW
 
	gusCr™iÿlNe¡šg
, 
AX


106 
POP
 
	gBC
 ; 
Re¡Üe
 
the
 
Ãûs§ry
 
g’”®
 
pu½o£
 
	g»gi¡”s
.

107 
POP
 
	gDE


108 #ià
__DATA_MODEL__
 =ğ
__DATA_MODEL_FAR__


109 
POP
 
	gAX
 ; 
Re¡Üe
 
the
 
ES
 .

110 
MOV
 
	gES
, 
A


111 
XCH
 
	gA
, 
	gX
 ; 
Re¡Üe
 
the
 
CS
 .

112 
MOV
 
	gCS
, 
	gA


114 
POP
 
AX


115 
MOV
 
	gCS
, 
	gA
 ; 
Re¡Üe
 
CS
 .

117 
POP
 
	gHL
 ; 
Re¡Üe
 
g’”®
 
pu½o£
 HL.

118 
POP
 
	gAX
 ; 
Re¡Üe
 AX.

119 
	gENDM


	@portable/IAR/RL78/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

72 
	#pÜtINITIAL_CRITICAL_NESTING
 ( ( 
ušt16_t
 ) 10 )

	)

85 
	#pÜtPSW
 ( 0xc6UL )

	)

89 
	tTCB_t
;

90 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

100 vŞ©
ušt16_t
 
	gusCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

110 
´vS‘upTim”IÁ”ru±
( );

111 #iâdeà
cÚfigSETUP_TICK_INTERRUPT


114 
	#cÚfigSETUP_TICK_INTERRUPT
(è
	`´vS‘upTim”IÁ”ru±
()

	)

121 
vPÜtS¹Fœ¡Task
( );

126 
´vTaskEx™E¼Ü
( );

136 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

138 
ušt32_t
 *
pulLoÿl
;

144 #ià
__DATA_MODEL__
 =ğ
__DATA_MODEL_FAR__


148 
pxTİOfSck
--;

151 
pulLoÿl
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

152 *
pulLoÿl
 = ( 
ušt32_t
 ) 
pvP¬am‘”s
;

153 
pxTİOfSck
--;

158 
pxTİOfSck
--;

159 
pulLoÿl
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

160 *
pulLoÿl
 = ( 
ušt32_t
 ) 
´vTaskEx™E¼Ü
;

161 
pxTİOfSck
--;

165 
pxTİOfSck
--;

168 
pulLoÿl
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

169 *
pulLoÿl
 = ( ( ( 
ušt32_t
 ) 
pxCode
 ) | ( 
pÜtPSW
 << 24UL ) );

170 
pxTİOfSck
--;

173 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1111;

174 
pxTİOfSck
--;

181 
pxTİOfSck
--;

182 
pulLoÿl
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

183 *
pulLoÿl
 = ( 
ušt32_t
 ) 
´vTaskEx™E¼Ü
;

184 
pxTİOfSck
--;

188 
pxTİOfSck
--;

191 
pulLoÿl
 = ( 
ušt32_t
 * ) 
pxTİOfSck
;

192 *
pulLoÿl
 = ( ( ( 
ušt32_t
 ) 
pxCode
 ) | ( 
pÜtPSW
 << 24UL ) );

193 
pxTİOfSck
--;

196 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

197 
pxTİOfSck
--;

202 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x2222;

203 
pxTİOfSck
--;

206 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0F00;

207 
pxTİOfSck
--;

210 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDEDE;

211 
pxTİOfSck
--;

212 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBCBC;

213 
pxTİOfSck
--;

217 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

221  
pxTİOfSck
;

222 
	}
}

225 
	$´vTaskEx™E¼Ü
( )

233 
	`cÚfigASSERT
Ğ
usCr™iÿlNe¡šg
 == ~0U );

234 
	`pÜtDISABLE_INTERRUPTS
();

236 
	}
}

239 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

243 
	`cÚfigSETUP_TICK_INTERRUPT
();

246 
	`vPÜtS¹Fœ¡Task
();

254 
	`´vS‘upTim”IÁ”ru±
();

255  
pdTRUE
;

256 
	}
}

259 
	$vPÜtEndScheduËr
( )

262 
	}
}

265 
	$´vS‘upTim”IÁ”ru±
( )

267 cÚ¡ 
ušt16_t
 
usClockHz
 = 15000UL;

268 cÚ¡ 
ušt16_t
 
usCom·»M©ch
 = ( 
usClockHz
 / 
cÚfigTICK_RATE_HZ
 ) + 1UL;

271 
OSMC
 = ( 
ušt8_t
 ) 0x16;

273 #ifdeà
RTCEN


276 
RTCEN
 = ( 
ušt8_t
 ) 1U;

279 
ITMK
 = ( 
ušt8_t
 ) 1;

282 
ITMC
 = ( 
ušt8_t
 ) 0x0000;

285 
ITIF
 = ( 
ušt8_t
 ) 0;

288 
ITMC
 = 
usCom·»M©ch
 | 0x8000U;

291 
ITMK
 = ( 
ušt8_t
 ) 0;

295 #ifdeà
TMKAEN


298 
TMKAEN
 = ( 
ušt8_t
 ) 1U;

301 
TMKAMK
 = ( 
ušt8_t
 ) 1;

304 
ITMC
 = ( 
ušt8_t
 ) 0x0000;

307 
TMKAIF
 = ( 
ušt8_t
 ) 0;

310 
ITMC
 = 
usCom·»M©ch
 | 0x8000U;

313 
TMKAMK
 = ( 
ušt8_t
 ) 0;

316 
	}
}

	@portable/IAR/RL78/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


83 #ià
__DATA_MODEL__
 =ğ
__DATA_MODEL_FAR__
 && 
__CODE_MODEL__
 =ğ
__CODE_MODEL_NEAR__


84 #w¬nšg 
This
 
pÜt
 
has
 
nÙ
 
b“n
 
‹¡ed
 
w™h
 
your
 
£Ëùed
 
memÜy
 
mod–
 
combš©iÚ
. 
If
 
a
 
çr
 
d©a
 mod– 
is
 
»quœed
 
™
 i 
»comm’ded
 
to
 
®so
 
u£
‡ f¬ 
code
 model.

87 #ià
__DATA_MODEL__
 =ğ
__DATA_MODEL_NEAR__
 && 
__CODE_MODEL__
 =ğ
__CODE_MODEL_FAR__


88 #w¬nšg 
This
 
pÜt
 
has
 
nÙ
 
b“n
 
‹¡ed
 
w™h
 
your
 
£Ëùed
 
memÜy
 
mod–
 
combš©iÚ
. 
If
 
a
 
çr
 
code
 mod– 
is
 
»quœed
 
™
 i 
»comm’ded
 
to
 
®so
 
u£
‡ f¬ 
d©a
 model.

93 
	#pÜtCHAR
 

	)

94 
	#pÜtFLOAT
 

	)

95 
	#pÜtDOUBLE
 

	)

96 
	#pÜtLONG
 

	)

97 
	#pÜtSHORT
 

	)

98 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

99 
	#pÜtBASE_TYPE
 

	)

101 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

102 
	tBa£Ty³_t
;

103 
	tUBa£Ty³_t
;

106 #ià
__DATA_MODEL__
 =ğ
__DATA_MODEL_FAR__


107 
	#pÜtPOINTER_SIZE_TYPE
 
ušt32_t


	)

109 
	#pÜtPOINTER_SIZE_TYPE
 
ušt16_t


	)

113 #iàĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

114 
	tTickTy³_t
;

115 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

117 
ušt32_t
 
	tTickTy³_t
;

118 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

123 
	#pÜtDISABLE_INTERRUPTS
(è
	`__asm
 ( "DI" )

	)

124 
	#pÜtENABLE_INTERRUPTS
(è
	`__asm
 ( "EI" )

	)

128 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
ušt16_t
 ) 0 )

	)

130 
	#pÜtENTER_CRITICAL
(è\

	)

132 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

134 
pÜtDISABLE_INTERRUPTS
(); \

139 
	gusCr™iÿlNe¡šg
++; \

142 
	#pÜtEXIT_CRITICAL
(è\

	)

144 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

146 ifĞ
	gusCr™iÿlNe¡šg
 > 
	gpÜtNO_CRITICAL_SECTION_NESTING
 ) \

149 
	gusCr™iÿlNe¡šg
--; \

153 ifĞ
	gusCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

155 
pÜtENABLE_INTERRUPTS
(); \

162 
	#pÜtYIELD
(è
	`__asm
Ğ"BRK" )

	)

163 
	#pÜtYIELD_FROM_ISR
Ğ
xHigh”PriÜ™yTaskWok’
 ) ifĞxHigh”PriÜ™yTaskWok’ ) 
	`vTaskSw™chCÚ‹xt
()

	)

164 
	#pÜtNOP
(è
	`__asm
Ğ"NOP" )

	)

168 
	#pÜtBYTE_ALIGNMENT
 2

	)

169 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

170 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

174 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

175 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

177 #ifdeà
__ılu¥lus


	@portable/IAR/RX100/port.c

71 
	~"lim™s.h
"

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

78 
	~"¡ršg.h
"

81 
	~"iÜx111.h
"

87 
	#pÜtINITIAL_PSW
 ( ( 
SckTy³_t
 ) 0x00030000 )

	)

91 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 == 0 )

93 
	#pÜtCLOCK_DIVISOR
 8UL

	)

94 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 12000000 )

95 
	#pÜtCLOCK_DIVISOR
 512UL

	)

96 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 6000000 )

97 
	#pÜtCLOCK_DIVISOR
 128UL

	)

98 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 1000000 )

99 
	#pÜtCLOCK_DIVISOR
 32UL

	)

101 
	#pÜtCLOCK_DIVISOR
 8UL

	)

107 
	#pÜtUNLOCK_KEY
 0xA50B

	)

108 
	#pÜtLOCK_KEY
 0xA500

	)

116 
´vS¹Fœ¡Task
( );

122 
__š‹¼u±
 
´vTickISR
( );

130 
´vS‘upTim”IÁ”ru±
( );

131 #iâdeà
cÚfigSETUP_TICK_INTERRUPT


134 
	#cÚfigSETUP_TICK_INTERRUPT
(è
	`´vS‘upTim”IÁ”ru±
()

	)

142 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

143 
´vSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

148 *
pxCu¼’tTCB
;

153 cÚ¡ 
ušt32_t
 
	gulM©chV®ueFÜOÃTick
 = ( ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) / 
cÚfigTICK_RATE_HZ
 );

155 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

161 cÚ¡ 
TickTy³_t
 
	gxMaximumPossibËSuµ»s£dTicks
 = 
USHRT_MAX
 / ( ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) / 
cÚfigTICK_RATE_HZ
 );

166 vŞ©
ušt32_t
 
	gulTickFÏg
 = 
pdFALSE
;

174 cÚ¡ 
ušt32_t
 
	gulStİ³dTim”Com³n§tiÚ
 = 100UL / ( 
cÚfigCPU_CLOCK_HZ
 / ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) );

183 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

186 
pxTİOfSck
--;

189 *
pxTİOfSck
 = 0x00;

190 
pxTİOfSck
--;

191 *
pxTİOfSck
 = 0x00;

192 
pxTİOfSck
--;

193 *
pxTİOfSck
 = 
pÜtINITIAL_PSW
;

194 
pxTİOfSck
--;

195 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

200 #ifdeà
USE_FULL_REGISTER_INITIALISATION


202 
pxTİOfSck
--;

203 *
pxTİOfSck
 = 0x12345678;

204 
pxTİOfSck
--;

205 *
pxTİOfSck
 = 0xaaaabbbb;

206 
pxTİOfSck
--;

207 *
pxTİOfSck
 = 0xdddddddd;

208 
pxTİOfSck
--;

209 *
pxTİOfSck
 = 0xcccccccc;

210 
pxTİOfSck
--;

211 *
pxTİOfSck
 = 0xbbbbbbbb;

212 
pxTİOfSck
--;

213 *
pxTİOfSck
 = 0xaaaaaaaa;

214 
pxTİOfSck
--;

215 *
pxTİOfSck
 = 0x99999999;

216 
pxTİOfSck
--;

217 *
pxTİOfSck
 = 0x88888888;

218 
pxTİOfSck
--;

219 *
pxTİOfSck
 = 0x77777777;

220 
pxTİOfSck
--;

221 *
pxTİOfSck
 = 0x66666666;

222 
pxTİOfSck
--;

223 *
pxTİOfSck
 = 0x55555555;

224 
pxTİOfSck
--;

225 *
pxTİOfSck
 = 0x44444444;

226 
pxTİOfSck
--;

227 *
pxTİOfSck
 = 0x33333333;

228 
pxTİOfSck
--;

229 *
pxTİOfSck
 = 0x22222222;

230 
pxTİOfSck
--;

236 
pxTİOfSck
 -= 15;

240 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

241 
pxTİOfSck
--;

242 *
pxTİOfSck
 = 0x12345678;

243 
pxTİOfSck
--;

244 *
pxTİOfSck
 = 0x87654321;

246  
pxTİOfSck
;

247 
	}
}

250 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

253 ifĞ
pxCu¼’tTCB
 !ğ
NULL
 )

260 
	`cÚfigSETUP_TICK_INTERRUPT
();

263 
	`_IEN
Ğ
_ICU_SWINT
 ) = 1;

266 
	`_IR
Ğ
_ICU_SWINT
 ) = 0;

269 
	`_IPR
Ğ
_ICU_SWINT
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

272 
	`´vS¹Fœ¡Task
();

281 
	`´vS‘upTim”IÁ”ru±
();

284  
pdFAIL
;

285 
	}
}

288 #´agm¨
veùÜ
 = 
cÚfigTICK_VECTOR


289 
__š‹¼u±
 
	$´vTickISR
( )

292 
	`__’abË_š‹¼u±
();

296 
	`__£t_š‹¼u±_Ëv–
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

298 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

300 
	`skYIELD
();

303 
	`__£t_š‹¼u±_Ëv–
Ğ
cÚfigKERNEL_INTERRUPT_PRIORITY
 );

305 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

308 
ulTickFÏg
 = 
pdTRUE
;

312 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ueFÜOÃTick
;

315 
	}
}

318 
	$vPÜtEndScheduËr
( )

322 
	`cÚfigASSERT
Ğ
pxCu¼’tTCB
 =ğ
NULL
 );

323 
	}
}

326 
	$´vS‘upTim”IÁ”ru±
( )

329 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

332 
	`MSTP
Ğ
CMT0
 ) = 0;

335 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

338 
CMT0
.
CMCR
.
BIT
.
CMIE
 = 1;

341 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ueFÜOÃTick
;

344 #ià
pÜtCLOCK_DIVISOR
 == 512

346 
CMT0
.
CMCR
.
BIT
.
CKS
 = 3;

348 #–ià
pÜtCLOCK_DIVISOR
 == 128

350 
CMT0
.
CMCR
.
BIT
.
CKS
 = 2;

352 #–ià
pÜtCLOCK_DIVISOR
 == 32

354 
CMT0
.
CMCR
.
BIT
.
CKS
 = 1;

356 #–ià
pÜtCLOCK_DIVISOR
 == 8

358 
CMT0
.
CMCR
.
BIT
.
CKS
 = 0;

362 #”rÜ 
Inv®id
 
pÜtCLOCK_DIVISOR
 
£‰šg


368 
	`_IEN
Ğ
_CMT0_CMI0
 ) = 1;

371 
	`_IPR
Ğ
_CMT0_CMI0
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

374 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

375 
	}
}

378 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

380 
	$´vSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

383 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

388 ifĞ
xEx³ùedIdËTime
 > 0 )

390 
	`__wa™_fÜ_š‹¼u±
();

394 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

395 
	}
}

400 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

402 
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

404 
ušt32_t
 
ulM©chV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCu¼’tCouÁ
;

405 
eSË•ModeStus
 
eSË•AùiÚ
;

410 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

412 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

417 
ulM©chV®ue
 = 
ulM©chV®ueFÜOÃTick
 * 
xEx³ùedIdËTime
;

418 ifĞ
ulM©chV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

422 
ulM©chV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

429 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

430  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

437 
	`__di§bË_š‹¼u±
();

442 
ulTickFÏg
 = 
pdFALSE
;

447 
eSË•AùiÚ
 = 
	`eTaskCÚfœmSË•ModeStus
();

448 ifĞ
eSË•AùiÚ
 =ğ
eAbÜtSË•
 )

451 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

452 
	`__’abË_š‹¼u±
();

454 ifĞ
eSË•AùiÚ
 =ğ
eNoTasksWa™šgTimeout
 )

457 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

460 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 1;

463 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

467 
	`´vSË•
Ğ
xEx³ùedIdËTime
 );

470 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

475 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

478 
SYSTEM
.
MSTPCRC
.
BIT
.
DSLPE
 = 1;

479 
SYSTEM
.
MSTPCRA
.
BIT
.
MSTPA28
 = 1;

480 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 0;

483 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

487 
ulM©chV®ue
 -ğĞ
ušt32_t
 ) 
CMT0
.
CMCNT
;

488 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

491 
CMT0
.
CMCNT
 = 0;

492 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

496 
	`´vSË•
Ğ
xEx³ùedIdËTime
 );

502 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

503  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

508 
ulCu¼’tCouÁ
 = ( 
ušt32_t
 ) 
CMT0
.
CMCNT
;

510 ifĞ
ulTickFÏg
 !ğ
pdFALSE
 )

517 
ulM©chV®ue
 = 
ulM©chV®ueFÜOÃTick
 - 
ulCu¼’tCouÁ
;

518 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

526 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

533 
ulCom¶‘eTickP”iods
 = 
ulCu¼’tCouÁ
 / 
ulM©chV®ueFÜOÃTick
;

537 
ulM©chV®ue
 = 
ulCu¼’tCouÁ
 - ( 
ulCom¶‘eTickP”iods
 * 
ulM©chV®ueFÜOÃTick
 );

538 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

544 
CMT0
.
CMCNT
 = 0;

545 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

549 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

551 
	}
}

	@portable/IAR/RX100/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<šŒšsics.h
>

72 #ifdeà
__ılu¥lus


77 
	~"machše.h
"

91 
	#pÜtCHAR
 

	)

92 
	#pÜtFLOAT
 

	)

93 
	#pÜtDOUBLE
 

	)

94 
	#pÜtLONG
 

	)

95 
	#pÜtSHORT
 

	)

96 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

97 
	#pÜtBASE_TYPE
 

	)

99 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

100 
	tBa£Ty³_t
;

101 
	tUBa£Ty³_t
;

104 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

105 
ušt16_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

108 
ušt32_t
 
	tTickTy³_t
;

109 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

114 
	#pÜtBYTE_ALIGNMENT
 8

	)

115 
	#pÜtSTACK_GROWTH
 -1

	)

116 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

117 
	#pÜtNOP
(è
	`__no_İ”©iÚ
()

	)

119 
	#pÜtYIELD
(è\

	)

120 
__asm
 volatile \

128 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞĞx ) !ğ
pdFALSE
 ) { 
	`pÜtYIELD
(); }

	)

139 
	#pÜtENABLE_INTERRUPTS
(è
	`__£t_š‹¼u±_Ëv–
ĞĞ
ušt8_t
 ) 0 )

	)

140 #ifdeà
cÚfigASSERT


141 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
ĞĞ
	`__g‘_š‹¼u±_Ëv–
(è<ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

142 
	#pÜtDISABLE_INTERRUPTS
(èifĞ
	`__g‘_š‹¼u±_Ëv–
(è< 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`__£t_š‹¼u±_Ëv–
ĞĞ
ušt8_t
 ) cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

144 
	#pÜtDISABLE_INTERRUPTS
(è
	`__£t_š‹¼u±_Ëv–
ĞĞ
ušt8_t
 ) 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

148 
	#pÜtCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

151 
vTaskEÁ”Cr™iÿl
( );

152 
vTaskEx™Cr™iÿl
( );

153 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

154 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

157 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`__g‘_š‹¼u±_Ëv–
(); 
	`pÜtDISABLE_INTERRUPTS
()

	)

158 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ) 
	`__£t_š‹¼u±_Ëv–
ĞĞ
ušt8_t
 ) ( uxSavedIÁ”ru±Stu è)

	)

161 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

162 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


163 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

164 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

171 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

172 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

174 #ifdeà
__ılu¥lus


	@portable/IAR/RX600/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	~"¡ršg.h
"

78 
	~<iÜx62n.h
>

84 
	#pÜtINITIAL_PSW
 ( ( 
SckTy³_t
 ) 0x00030000 )

	)

85 
	#pÜtINITIAL_FPSW
 ( ( 
SckTy³_t
 ) 0x00000100 )

	)

93 
´vS¹Fœ¡Task
( );

99 
__š‹¼u±
 
vTickISR
( );

103 *
pxCu¼’tTCB
;

110 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

114 *
pxTİOfSck
 = 0x00;

115 
pxTİOfSck
--;

116 *
pxTİOfSck
 = 
pÜtINITIAL_PSW
;

117 
pxTİOfSck
--;

118 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

123 #ifdeà
USE_FULL_REGISTER_INITIALISATION


125 
pxTİOfSck
--;

126 *
pxTİOfSck
 = 0xffffffff;

127 
pxTİOfSck
--;

128 *
pxTİOfSck
 = 0xeeeeeeee;

129 
pxTİOfSck
--;

130 *
pxTİOfSck
 = 0xdddddddd;

131 
pxTİOfSck
--;

132 *
pxTİOfSck
 = 0xcccccccc;

133 
pxTİOfSck
--;

134 *
pxTİOfSck
 = 0xbbbbbbbb;

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = 0xaaaaaaaa;

137 
pxTİOfSck
--;

138 *
pxTİOfSck
 = 0x99999999;

139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = 0x88888888;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = 0x77777777;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = 0x66666666;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = 0x55555555;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = 0x44444444;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = 0x33333333;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = 0x22222222;

153 
pxTİOfSck
--;

157 
pxTİOfSck
 -= 15;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = 
pÜtINITIAL_FPSW
;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = 0x12345678;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = 0x87654321;

169  
pxTİOfSck
;

170 
	}
}

173 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

175 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
( );

178 ifĞ
pxCu¼’tTCB
 !ğ
NULL
 )

183 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
();

186 
	`_IEN
Ğ
_ICU_SWINT
 ) = 1;

189 
	`_IR
Ğ
_ICU_SWINT
 ) = 0;

192 
	`_IPR
Ğ
_ICU_SWINT
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

195 
	`´vS¹Fœ¡Task
();

199  
pdFAIL
;

200 
	}
}

203 #´agm¨
veùÜ
 = 
cÚfigTICK_VECTOR


204 
__š‹¼u±
 
	$vTickISR
( )

207 
	`__’abË_š‹¼u±
();

211 
	`__£t_š‹¼u±_Ëv–
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

213 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

215 
	`skYIELD
();

218 
	`__£t_š‹¼u±_Ëv–
Ğ
cÚfigKERNEL_INTERRUPT_PRIORITY
 );

219 
	}
}

222 
	$vPÜtEndScheduËr
( )

226 
	`cÚfigASSERT
Ğ
pxCu¼’tTCB
 =ğ
NULL
 );

227 
	}
}

	@portable/IAR/RX600/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<šŒšsics.h
>

72 #ifdeà
__ılu¥lus


88 
	#pÜtCHAR
 

	)

89 
	#pÜtFLOAT
 

	)

90 
	#pÜtDOUBLE
 

	)

91 
	#pÜtLONG
 

	)

92 
	#pÜtSHORT
 

	)

93 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

94 
	#pÜtBASE_TYPE
 

	)

96 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

97 
	tBa£Ty³_t
;

98 
	tUBa£Ty³_t
;

101 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

102 
ušt16_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

105 
ušt32_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

111 
	#pÜtBYTE_ALIGNMENT
 8

	)

112 
	#pÜtSTACK_GROWTH
 -1

	)

113 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

114 
	#pÜtNOP
(è
	`__no_İ”©iÚ
()

	)

120 
	#pÜtYIELD
(è\

	)

121 
__asm
 volatile \

130 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞĞx ) !ğ
pdFALSE
 ) 
	`pÜtYIELD
()

	)

141 
	#pÜtENABLE_INTERRUPTS
(è
	`__£t_š‹¼u±_Ëv–
ĞĞ
ušt8_t
 ) 0 )

	)

142 #ifdeà
cÚfigASSERT


143 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
ĞĞ
	`__g‘_š‹¼u±_Ëv–
(è<ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

144 
	#pÜtDISABLE_INTERRUPTS
(èifĞ
	`__g‘_š‹¼u±_Ëv–
(è< 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`__£t_š‹¼u±_Ëv–
ĞĞ
ušt8_t
 ) cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

146 
	#pÜtDISABLE_INTERRUPTS
(è
	`__£t_š‹¼u±_Ëv–
ĞĞ
ušt8_t
 ) 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

150 
	#pÜtCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

153 
vTaskEÁ”Cr™iÿl
( );

154 
vTaskEx™Cr™iÿl
( );

155 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

156 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

159 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`__g‘_š‹¼u±_Ëv–
(); 
	`pÜtDISABLE_INTERRUPTS
()

	)

160 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ) 
	`__£t_š‹¼u±_Ëv–
ĞĞ
ušt8_t
 ) ( uxSavedIÁ”ru±Stu è)

	)

165 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

166 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

168 #ifdeà
__ılu¥lus


	@portable/IAR/STR71x/ISR_Support.h

54 
EXTERN
 
pxCu¼’tTCB


55 
EXTERN
 
	gulCr™iÿlNe¡šg


58 ; 
CÚ‹xt
 
§ve
 
ªd
 
»¡Üe
 
maüo
 
	gdefš™iÚs


61 
pÜtSAVE_CONTEXT
 
	gMACRO


63 ; 
Push
 
R0
 
as
 
we
 
¬e
 
gošg
 
to
 
u£
 
the
 .

64 
STMDB
 
	gSP
!, {
	gR0
}

66 ; 
S‘
 
R0
 
to
 
pošt
Ø
the
 
sk
 
¡ack
 
	gpoš‹r
.

67 
STMDB
 
	gSP
, {SP}^

68 
NOP


69 
SUB
 
	gSP
, SP, #4

70 
LDMIA
 
	gSP
!, {
	gR0
}

72 ; 
Push
 
the
  
add»ss
 
Úto
h
	g¡ack
.

73 
STMDB
 
	gR0
!, {
	gLR
}

75 ; 
Now
 
we
 
have
 
§ved
 
LR
 w
ÿn
 
u£
 
™
 
š¡—d
 
of
 
	gR0
.

76 
MOV
 
	gLR
, 
	gR0


78 ; 
Pİ
 
R0
 
so
 
we
 
ÿn
 
§ve
 
™
 
Úto
 
the
 
sy¡em
 
mode
 
	g¡ack
.

79 
LDMIA
 
	gSP
!, {
	gR0
}

81 ; 
Push
 
®l
 
the
 
sy¡em
 
mode
 
»gi¡”s
 
Úto
h
sk
 
	g¡ack
.

82 
STMDB
 
	gLR
, {
	gR0
-LR}^

83 
NOP


84 
SUB
 
	gLR
, LR, #60

86 ; 
Push
 
the
 
SPSR
 
Úto
h
sk
 
	g¡ack
.

87 
MRS
 
	gR0
, 
SPSR


88 
STMDB
 
	gLR
!, {
	gR0
}

90 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


91 
LDR
 
R0
, [R0]

92 
STMDB
 
	gLR
!, {
	gR0
}

94 ; 
StÜe
 
the
 
Ãw
 
tİ
 
of
 
¡ack
 th
	gsk
.

95 
LDR
 
	gR1
, =
pxCu¼’tTCB


96 
LDR
 
R0
, [
R1
]

97 
STR
 
	gLR
, [
R0
]

99 
ENDM


102 
pÜtRESTORE_CONTEXT
 
	gMACRO


104 ; 
S‘
 
the
 
LR
 
to
h
sk
 
	g¡ack
.

105 
LDR
 
	gR1
, =
pxCu¼’tTCB


106 
LDR
 
R0
, [
R1
]

107 
LDR
 
	gLR
, [
R0
]

109 ; 
The
 
ü™iÿl
 
Ã¡šg
 
d•th
 
is
 
the
 
fœ¡
 
™em
 
Ú
h
	g¡ack
.

110 ; 
Lßd
 
™
 
što
 
the
 
ulCr™iÿlNe¡šg
 
	gv¬ŸbË
.

111 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


112 
LDMFD
 
LR
!, {
	gR1
}

113 
STR
 
	gR1
, [
R0
]

115 ; 
G‘
 
the
 
SPSR
 
äom
h
	g¡ack
.

116 
LDMFD
 
	gLR
!, {
	gR0
}

117 
MSR
 
	gSPSR_cxsf
, 
	gR0


119 ; 
Re¡Üe
 
®l
 
sy¡em
 
mode
 
»gi¡”s
 
the
 
	gsk
.

120 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

121 
	gNOP


123 ; 
Re¡Üe
 
the
  
	gadd»ss
.

124 
LDR
 
	gLR
, [
LR
, #+60]

126 ; 
And
  - 
cÜ»ùšg
 
the
 
off£t
 
š
h
LR
 
to
 
obš
 
	gthe


127 ; 
cÜ»ù
 
	gadd»ss
.

128 
SUBS
 
	gPC
, 
	gLR
, #4

130 
	gENDM


	@portable/IAR/STR71x/port.c

72 
	~"wdg.h
"

73 
	~"eic.h
"

76 
	~<¡dlib.h
>

79 
	~"F»eRTOS.h
"

80 
	~"sk.h
"

83 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

84 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

85 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

88 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

90 
	#pÜtMICROS_PER_SECOND
 1000000

	)

95 
´vS‘upTim”IÁ”ru±
( );

100 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = ( uint32_t ) 9999;

105 
__¬m
 
__œq
 
vPÜtNÚP»em±iveTick
( );

106 
vPÜtP»em±iveTick
( );

116 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

118 
SckTy³_t
 *
pxOrigš®TOS
;

120 
pxOrigš®TOS
 = 
pxTİOfSck
;

124 
pxTİOfSck
--;

132 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

133 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

142 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

162 
pxTİOfSck
--;

166 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

167 
pxTİOfSck
--;

170 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

172 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00UL )

175 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

178 
pxTİOfSck
--;

183 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

185  
pxTİOfSck
;

186 
	}
}

189 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

191 
	`vPÜtS¹Fœ¡Task
( );

195 
	`´vS‘upTim”IÁ”ru±
();

198 
	`vPÜtS¹Fœ¡Task
();

202 
	}
}

205 
	$vPÜtEndScheduËr
( )

209 
	}
}

214 
__¬m
 
__œq
 
	$vPÜtNÚP»em±iveTick
( )

219 
	`xTaskInüem’tTick
();

222 
WDG
->
SR
 = 0x0000;

223 
	`pÜtCLEAR_EIC
();

224 
	}
}

229 
	$vPÜtP»em±iveTick
( )

232 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

235 
	`vTaskSw™chCÚ‹xt
();

239 
WDG
->
SR
 = 0x0000;

240 
	`pÜtCLEAR_EIC
();

241 
	}
}

244 
	$´vS‘upTim”IÁ”ru±
( )

247 
	`WDG_ECITCÚfig
Ğ
DISABLE
 );

248 
	`WDG_CÁOnOffCÚfig
Ğ
DISABLE
 );

249 
	`WDG_P”iodV®ueCÚfig
Ğ
pÜtMICROS_PER_SECOND
 / 
cÚfigTICK_RATE_HZ
 );

252 
	`EIC_IRQChªÃlPriÜ™yCÚfig
Ğ
WDG_IRQChªÃl
, 1 );

253 
	`EIC_IRQChªÃlCÚfig
Ğ
WDG_IRQChªÃl
, 
ENABLE
 );

254 
	`EIC_IRQCÚfig
Ğ
ENABLE
 );

255 
	`WDG_ECITCÚfig
Ğ
ENABLE
 );

259 
	`WDG_CÁOnOffCÚfig
Ğ
ENABLE
 );

260 
	}
}

263 
__¬m
 
__š‹rwÜk
 
	$vPÜtEÁ”Cr™iÿl
( )

266 
	`__di§bË_š‹¼u±
();

271 
ulCr™iÿlNe¡šg
++;

272 
	}
}

275 
__¬m
 
__š‹rwÜk
 
	$vPÜtEx™Cr™iÿl
( )

277 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

280 
ulCr™iÿlNe¡šg
--;

284 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

286 
	`__’abË_š‹¼u±
();

289 
	}
}

	@portable/IAR/STR71x/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

80 
	~<šŒšsics.h
>

82 #ifdeà
__ılu¥lus


88 
	#pÜtCHAR
 

	)

89 
	#pÜtFLOAT
 

	)

90 
	#pÜtDOUBLE
 

	)

91 
	#pÜtLONG
 

	)

92 
	#pÜtSHORT
 

	)

93 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

94 
	#pÜtBASE_TYPE
 

	)

96 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

97 
	tBa£Ty³_t
;

98 
	tUBa£Ty³_t
;

101 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

102 
ušt16_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

105 
ušt32_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

111 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

112 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

113 
	#pÜtBYTE_ALIGNMENT
 8

	)

114 
	#pÜtYIELD
(è
	`asm
 ( "SWI 0" )

	)

115 
	#pÜtNOP
(è
	`asm
 ( "NOP" )

	)

119 
__¬m
 
__š‹rwÜk
 
vPÜtDi§bËIÁ”ru±sFromThumb
( );

120 
__¬m
 
__š‹rwÜk
 
vPÜtEÇbËIÁ”ru±sFromThumb
( );

121 
__¬m
 
__š‹rwÜk
 
vPÜtEÁ”Cr™iÿl
( );

122 
__¬m
 
__š‹rwÜk
 
vPÜtEx™Cr™iÿl
( );

124 
	#pÜtDISABLE_INTERRUPTS
(è
	`__di§bË_š‹¼u±
()

	)

125 
	#pÜtENABLE_INTERRUPTS
(è
	`__’abË_š‹¼u±
()

	)

126 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

127 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

131 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) \

	)

133 
vTaskSw™chCÚ‹xt
( ); \

135 ifĞ
	gxSw™chRequœed
 ) \

137 
vTaskSw™chCÚ‹xt
(); \

143 
	#pÜtEIC_CICR_ADDR
 *ĞĞ
ušt32_t
 * ) 0xFFFFF804 )

	)

144 
	#pÜtEIC_IPR_ADDR
 *ĞĞ
ušt32_t
 * ) 0xFFFFF840 )

	)

145 
	#pÜtCLEAR_EIC
(è
pÜtEIC_IPR_ADDR
 = 0x01 << 
pÜtEIC_CICR_ADDR


	)

150 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

151 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

153 #ifdeà
__ılu¥lus


	@portable/IAR/STR75x/ISR_Support.h

55 
EXTERN
 
pxCu¼’tTCB


56 
EXTERN
 
	gulCr™iÿlNe¡šg


59 ; 
CÚ‹xt
 
§ve
 
ªd
 
»¡Üe
 
maüo
 
	gdefš™iÚs


62 
pÜtSAVE_CONTEXT
 
	gMACRO


64 ; 
Push
 
R0
 
as
 
we
 
¬e
 
gošg
 
to
 
u£
 
the
 .

65 
STMDB
 
	gSP
!, {
	gR0
}

67 ; 
S‘
 
R0
 
to
 
pošt
Ø
the
 
sk
 
¡ack
 
	gpoš‹r
.

68 
STMDB
 
	gSP
, {SP}^

69 
NOP


70 
SUB
 
	gSP
, SP, #4

71 
LDMIA
 
	gSP
!, {
	gR0
}

73 ; 
Push
 
the
  
add»ss
 
Úto
h
	g¡ack
.

74 
STMDB
 
	gR0
!, {
	gLR
}

76 ; 
Now
 
we
 
have
 
§ved
 
LR
 w
ÿn
 
u£
 
™
 
š¡—d
 
of
 
	gR0
.

77 
MOV
 
	gLR
, 
	gR0


79 ; 
Pİ
 
R0
 
so
 
we
 
ÿn
 
§ve
 
™
 
Úto
 
the
 
sy¡em
 
mode
 
	g¡ack
.

80 
LDMIA
 
	gSP
!, {
	gR0
}

82 ; 
Push
 
®l
 
the
 
sy¡em
 
mode
 
»gi¡”s
 
Úto
h
sk
 
	g¡ack
.

83 
STMDB
 
	gLR
, {
	gR0
-LR}^

84 
NOP


85 
SUB
 
	gLR
, LR, #60

87 ; 
Push
 
the
 
SPSR
 
Úto
h
sk
 
	g¡ack
.

88 
MRS
 
	gR0
, 
SPSR


89 
STMDB
 
	gLR
!, {
	gR0
}

91 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


92 
LDR
 
R0
, [R0]

93 
STMDB
 
	gLR
!, {
	gR0
}

95 ; 
StÜe
 
the
 
Ãw
 
tİ
 
of
 
¡ack
 th
	gsk
.

96 
LDR
 
	gR1
, =
pxCu¼’tTCB


97 
LDR
 
R0
, [
R1
]

98 
STR
 
	gLR
, [
R0
]

100 
ENDM


103 
pÜtRESTORE_CONTEXT
 
	gMACRO


105 ; 
S‘
 
the
 
LR
 
to
h
sk
 
	g¡ack
.

106 
LDR
 
	gR1
, =
pxCu¼’tTCB


107 
LDR
 
R0
, [
R1
]

108 
LDR
 
	gLR
, [
R0
]

110 ; 
The
 
ü™iÿl
 
Ã¡šg
 
d•th
 
is
 
the
 
fœ¡
 
™em
 
Ú
h
	g¡ack
.

111 ; 
Lßd
 
™
 
što
 
the
 
ulCr™iÿlNe¡šg
 
	gv¬ŸbË
.

112 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


113 
LDMFD
 
LR
!, {
	gR1
}

114 
STR
 
	gR1
, [
R0
]

116 ; 
G‘
 
the
 
SPSR
 
äom
h
	g¡ack
.

117 
LDMFD
 
	gLR
!, {
	gR0
}

118 
MSR
 
	gSPSR_cxsf
, 
	gR0


120 ; 
Re¡Üe
 
®l
 
sy¡em
 
mode
 
»gi¡”s
 
the
 
	gsk
.

121 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

122 
	gNOP


124 ; 
Re¡Üe
 
the
  
	gadd»ss
.

125 
LDR
 
	gLR
, [
LR
, #+60]

127 ; 
And
  - 
cÜ»ùšg
 
the
 
off£t
 
š
h
LR
 
to
 
obš
 
	gthe


128 ; 
cÜ»ù
 
	gadd»ss
.

129 
SUBS
 
	gPC
, 
	gLR
, #4

131 
	gENDM


	@portable/IAR/STR75x/port.c

72 
	~"75x_tb.h
"

73 
	~"75x_eic.h
"

76 
	~"F»eRTOS.h
"

77 
	~"sk.h
"

80 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x3àè

	)

81 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

84 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

87 
	#pÜtPRESCALE
 20

	)

93 
´vS‘upTim”IÁ”ru±
( );

98 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = ( uint32_t ) 9999;

101 
__¬m
 
vPÜtP»em±iveTick
( );

111 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

113 
SckTy³_t
 *
pxOrigš®TOS
;

115 
pxOrigš®TOS
 = 
pxTİOfSck
;

119 
pxTİOfSck
--;

127 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

128 
pxTİOfSck
--;

130 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

131 
pxTİOfSck
--;

132 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

133 
pxTİOfSck
--;

134 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

137 
pxTİOfSck
--;

138 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

157 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

162 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

166 
pxTİOfSck
--;

171 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

173  
pxTİOfSck
;

174 
	}
}

177 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

179 
	`vPÜtS¹Fœ¡Task
( );

183 
	`´vS‘upTim”IÁ”ru±
();

186 
	`vPÜtS¹Fœ¡Task
();

190 
	}
}

193 
	$vPÜtEndScheduËr
( )

197 
	}
}

200 
__¬m
 
	$vPÜtP»em±iveTick
( )

203 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

206 
	`vTaskSw™chCÚ‹xt
();

209 
	`TB_CË¬ITP’dšgB™
Ğ
TB_IT_Upd©e
 );

210 
	}
}

213 
	$´vS‘upTim”IÁ”ru±
( )

215 
EIC_IRQIn™Ty³Def
 
EIC_IRQIn™SŒuùu»
;

216 
TB_In™Ty³Def
 
TB_In™SŒuùu»
;

219 
EIC_IRQIn™SŒuùu»
.
EIC_IRQChªÃlCmd
 = 
ENABLE
;

220 
EIC_IRQIn™SŒuùu»
.
EIC_IRQChªÃl
 = 
TB_IRQChªÃl
;

221 
EIC_IRQIn™SŒuùu»
.
EIC_IRQChªÃlPriÜ™y
 = 1;

222 
	`EIC_IRQIn™
(&
EIC_IRQIn™SŒuùu»
);

225 
TB_In™SŒuùu»
.
TB_Mode
 = 
TB_Mode_Timšg
;

226 
TB_In™SŒuùu»
.
TB_CouÁ”Mode
 = 
TB_CouÁ”Mode_Down
;

227 
TB_In™SŒuùu»
.
TB_P»sÿËr
 = 
pÜtPRESCALE
 - 1;

228 
TB_In™SŒuùu»
.
TB_AutoR–ßd
 = ( ( 
cÚfigCPU_CLOCK_HZ
 / 
pÜtPRESCALE
 ) / 
cÚfigTICK_RATE_HZ
 );

229 
	`TB_In™
(&
TB_In™SŒuùu»
);

232 
	`TB_ITCÚfig
(
TB_IT_Upd©e
, 
ENABLE
);

235 
	`TB_CË¬ITP’dšgB™
(
TB_IT_Upd©e
);

238 
	`TB_Cmd
(
ENABLE
);

239 
	}
}

242 
__¬m
 
__š‹rwÜk
 
	$vPÜtEÁ”Cr™iÿl
( )

245 
	`__di§bË_š‹¼u±
();

250 
ulCr™iÿlNe¡šg
++;

251 
	}
}

254 
__¬m
 
__š‹rwÜk
 
	$vPÜtEx™Cr™iÿl
( )

256 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

259 
ulCr™iÿlNe¡šg
--;

263 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

265 
	`__’abË_š‹¼u±
();

268 
	}
}

	@portable/IAR/STR75x/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

80 
	~<šŒšsics.h
>

82 #ifdeà
__ılu¥lus


87 
	#pÜtCHAR
 

	)

88 
	#pÜtFLOAT
 

	)

89 
	#pÜtDOUBLE
 

	)

90 
	#pÜtLONG
 

	)

91 
	#pÜtSHORT
 

	)

92 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

93 
	#pÜtBASE_TYPE
 

	)

95 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

96 
	tBa£Ty³_t
;

97 
	tUBa£Ty³_t
;

100 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

101 
ušt16_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

104 
ušt32_t
 
	tTickTy³_t
;

105 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

110 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

111 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

112 
	#pÜtBYTE_ALIGNMENT
 8

	)

113 
	#pÜtYIELD
(è
	`asm
 ( "SWI 0" )

	)

114 
	#pÜtNOP
(è
	`asm
 ( "NOP" )

	)

118 
__¬m
 
__š‹rwÜk
 
vPÜtEÁ”Cr™iÿl
( );

119 
__¬m
 
__š‹rwÜk
 
vPÜtEx™Cr™iÿl
( );

121 
	#pÜtDISABLE_INTERRUPTS
(è
	`__di§bË_š‹¼u±
()

	)

122 
	#pÜtENABLE_INTERRUPTS
(è
	`__’abË_š‹¼u±
()

	)

123 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

124 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

128 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) \

	)

130 
vTaskSw™chCÚ‹xt
( ); \

132 ifĞ
	gxSw™chRequœed
 ) \

134 
vTaskSw™chCÚ‹xt
(); \

141 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

142 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

144 #ifdeà
__ılu¥lus


	@portable/IAR/STR91x/ISR_Support.h

66 
EXTERN
 
pxCu¼’tTCB


67 
EXTERN
 
	gulCr™iÿlNe¡šg


70 ; 
CÚ‹xt
 
§ve
 
ªd
 
»¡Üe
 
maüo
 
	gdefš™iÚs


73 
pÜtSAVE_CONTEXT
 
	gMACRO


75 ; 
Push
 
R0
 
as
 
we
 
¬e
 
gošg
 
to
 
u£
 
the
 .

76 
STMDB
 
	gSP
!, {
	gR0
}

78 ; 
S‘
 
R0
 
to
 
pošt
Ø
the
 
sk
 
¡ack
 
	gpoš‹r
.

79 
STMDB
 
	gSP
, {SP}^

80 
NOP


81 
SUB
 
	gSP
, SP, #4

82 
LDMIA
 
	gSP
!, {
	gR0
}

84 ; 
Push
 
the
  
add»ss
 
Úto
h
	g¡ack
.

85 
STMDB
 
	gR0
!, {
	gLR
}

87 ; 
Now
 
we
 
have
 
§ved
 
LR
 w
ÿn
 
u£
 
™
 
š¡—d
 
of
 
	gR0
.

88 
MOV
 
	gLR
, 
	gR0


90 ; 
Pİ
 
R0
 
so
 
we
 
ÿn
 
§ve
 
™
 
Úto
 
the
 
sy¡em
 
mode
 
	g¡ack
.

91 
LDMIA
 
	gSP
!, {
	gR0
}

93 ; 
Push
 
®l
 
the
 
sy¡em
 
mode
 
»gi¡”s
 
Úto
h
sk
 
	g¡ack
.

94 
STMDB
 
	gLR
, {
	gR0
-LR}^

95 
NOP


96 
SUB
 
	gLR
, LR, #60

98 ; 
Push
 
the
 
SPSR
 
Úto
h
sk
 
	g¡ack
.

99 
MRS
 
	gR0
, 
SPSR


100 
STMDB
 
	gLR
!, {
	gR0
}

102 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


103 
LDR
 
R0
, [R0]

104 
STMDB
 
	gLR
!, {
	gR0
}

106 ; 
StÜe
 
the
 
Ãw
 
tİ
 
of
 
¡ack
 th
	gsk
.

107 
LDR
 
	gR1
, =
pxCu¼’tTCB


108 
LDR
 
R0
, [
R1
]

109 
STR
 
	gLR
, [
R0
]

111 
ENDM


114 
pÜtRESTORE_CONTEXT
 
	gMACRO


116 ; 
S‘
 
the
 
LR
 
to
h
sk
 
	g¡ack
.

117 
LDR
 
	gR1
, =
pxCu¼’tTCB


118 
LDR
 
R0
, [
R1
]

119 
LDR
 
	gLR
, [
R0
]

121 ; 
The
 
ü™iÿl
 
Ã¡šg
 
d•th
 
is
 
the
 
fœ¡
 
™em
 
Ú
h
	g¡ack
.

122 ; 
Lßd
 
™
 
što
 
the
 
ulCr™iÿlNe¡šg
 
	gv¬ŸbË
.

123 
LDR
 
	gR0
, =
ulCr™iÿlNe¡šg


124 
LDMFD
 
LR
!, {
	gR1
}

125 
STR
 
	gR1
, [
R0
]

127 ; 
G‘
 
the
 
SPSR
 
äom
h
	g¡ack
.

128 
LDMFD
 
	gLR
!, {
	gR0
}

129 
MSR
 
	gSPSR_cxsf
, 
	gR0


131 ; 
Re¡Üe
 
®l
 
sy¡em
 
mode
 
»gi¡”s
 
the
 
	gsk
.

132 
LDMFD
 
	gLR
, {
	gR0
-
	gR14
}^

133 
	gNOP


135 ; 
Re¡Üe
 
the
  
	gadd»ss
.

136 
LDR
 
	gLR
, [
LR
, #+60]

138 ; 
And
  - 
cÜ»ùšg
 
the
 
off£t
 
š
h
LR
 
to
 
obš
 
	gthe


139 ; 
cÜ»ù
 
	gadd»ss
.

140 
SUBS
 
	gPC
, 
	gLR
, #4

142 
	gENDM


	@portable/IAR/STR91x/port.c

72 
	~"91x_lib.h
"

75 
	~<¡dlib.h
>

76 
	~<as£¹.h
>

79 
	~"F»eRTOS.h
"

80 
	~"sk.h
"

82 #iâdeà
cÚfigUSE_WATCHDOG_TICK


83 #”rÜ 
cÚfigUSE_WATCHDOG_TICK
 
mu¡
 
be
 
£t
 
to
 
e™h”
 1 
Ü
 0 
š
 
F»eRTOSCÚfig
.
h
Ø
u£
ƒ™h” 
the
 
W©chdog
 o¸
tim”
 2Ø
g’”©e
h
tick
 
š‹¼u±
 
»¥eùiv–y
.

87 #iâdeà
_RUN_TASK_IN_ARM_MODE_


88 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x3àè

	)

90 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

93 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

96 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

98 #iâdeà
abs


99 
	#abs
(
x
è((x)>0 ? (xè: -(x))

	)

114 
	#TOGGLE_LED
(
pÜt
,
pš
è\

	)

115 iàĞ((((
	gpÜt
)->
	gDR
[(
pš
)<<2])è& (
	gpš
)è!ğ
B™_RESET
 ) \

117 (
pÜt
)->
DR
[(
pš
) <<2] = 0x00; \

121 (
	gpÜt
)->
	gDR
[(
pš
) <<2] = (pin); \

128 
´vS‘upTim”IÁ”ru±
( );

133 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = ( uint32_t ) 9999;

138 
WDG_IRQHªdËr
( );

141 
´vDeçuÉHªdËr
( );

143 #ià
cÚfigUSE_WATCHDOG_TICK
 == 0

145 
u16
 
	gs_nPul£L’gth
;

156 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

158 
SckTy³_t
 *
pxOrigš®TOS
;

160 
pxOrigš®TOS
 = 
pxTİOfSck
;

164 
pxTİOfSck
--;

172 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

173 
pxTİOfSck
--;

175 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

176 
pxTİOfSck
--;

177 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

178 
pxTİOfSck
--;

179 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

180 
pxTİOfSck
--;

181 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

182 
pxTİOfSck
--;

183 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

184 
pxTİOfSck
--;

185 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

186 
pxTİOfSck
--;

187 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

188 
pxTİOfSck
--;

189 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

190 
pxTİOfSck
--;

191 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

192 
pxTİOfSck
--;

193 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

194 
pxTİOfSck
--;

195 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

196 
pxTİOfSck
--;

197 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

198 
pxTİOfSck
--;

199 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

200 
pxTİOfSck
--;

201 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

202 
pxTİOfSck
--;

206 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

207 
pxTİOfSck
--;

210 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

211 
pxTİOfSck
--;

216 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

218  
pxTİOfSck
;

219 
	}
}

222 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

224 
	`vPÜtS¹Fœ¡Task
( );

228 
	`´vS‘upTim”IÁ”ru±
();

231 
	`vPÜtS¹Fœ¡Task
();

235 
	}
}

238 
	$vPÜtEndScheduËr
( )

242 
	}
}

247 #ià
cÚfigUSE_WATCHDOG_TICK
 == 1

249 
	$´vFšdFaùÜs
(
u32
 
n
, 
u16
 *
a
, u32 *
b
)

254 
u32
 
b0
;

255 
u16
 
a0
;

256 
št32_t
 
”r
, 
”r_mš
=
n
;

258 *
a
 = 
a0
 = ((
n
-1)/65536ul) + 1;

259 *
b
 = 
b0
 = 
n
 / *
a
;

261 ; *
a
 <= 256; (*a)++)

263 *
b
 = 
n
 / *
a
;

264 
”r
 = (
št32_t
)*
a
 * (št32_t)*
b
 - (št32_t)
n
;

265 ià(
	`abs
(
”r
è> (*
a
 / 2))

267 (*
b
)++;

268 
”r
 = (
št32_t
)*
a
 * (št32_t)*
b
 - (št32_t)
n
;

270 ià(
	`abs
(
”r
è<‡bs(
”r_mš
))

272 
”r_mš
 = 
”r
;

273 
a0
 = *
a
;

274 
b0
 = *
b
;

275 ià(
”r
 == 0) ;

279 *
a
 = 
a0
;

280 *
b
 = 
b0
;

281 
	}
}

284 
	$´vS‘upTim”IÁ”ru±
( )

286 
WDG_In™Ty³Def
 
xWdg
;

287 
ušt16_t
 
a
;

288 
ušt32_t
 
n
 = 
cÚfigCPU_PERIPH_HZ
 / 
cÚfigTICK_RATE_HZ
, 
b
;

293 
	`SCU_APBP”hClockCÚfig
Ğ
__WDG
, 
ENABLE
 );

294 
	`WDG_DeIn™
();

295 
	`WDG_SŒuùIn™
(&
xWdg
);

296 
	`´vFšdFaùÜs
Ğ
n
, &
a
, &
b
 );

297 
xWdg
.
WDG_P»sÿËr
 = 
a
 - 1;

298 
xWdg
.
WDG_P»lßd
 = 
b
 - 1;

299 
	`WDG_In™
Ğ&
xWdg
 );

300 
	`WDG_ITCÚfig
(
ENABLE
);

303 
	`VIC_CÚfig
Ğ
WDG_ITLše
, 
VIC_IRQ
, 10 );

304 
	`VIC_ITCmd
Ğ
WDG_ITLše
, 
ENABLE
 );

307 
VIC0
->
DVAR
 = ( 
ušt32_t
 ) 
´vDeçuÉHªdËr
;

308 
VIC1
->
DVAR
 = ( 
ušt32_t
 ) 
´vDeçuÉHªdËr
;

310 
	`WDG_Cmd
(
ENABLE
);

311 
	}
}

314 
	$WDG_IRQHªdËr
( )

318 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

321 
	`vTaskSw™chCÚ‹xt
();

325 
WDG
->
SR
 &= ~0x0001;

327 
	}
}

331 
	$´vFšdFaùÜs
(
u32
 
n
, 
u8
 *
a
, 
u16
 *
b
)

336 
u16
 
b0
;

337 
u8
 
a0
;

338 
št32_t
 
”r
, 
”r_mš
=
n
;

341 *
a
 = 
a0
 = ((
n
-1)/256) + 1;

342 *
b
 = 
b0
 = 
n
 / *
a
;

344 ; *
a
 <= 256; (*a)++)

346 *
b
 = 
n
 / *
a
;

347 
”r
 = (
št32_t
)*
a
 * (št32_t)*
b
 - (št32_t)
n
;

348 ià(
	`abs
(
”r
è> (*
a
 / 2))

350 (*
b
)++;

351 
”r
 = (
št32_t
)*
a
 * (št32_t)*
b
 - (št32_t)
n
;

353 ià(
	`abs
(
”r
è<‡bs(
”r_mš
))

355 
”r_mš
 = 
”r
;

356 
a0
 = *
a
;

357 
b0
 = *
b
;

358 ià(
”r
 == 0) ;

362 *
a
 = 
a0
;

363 *
b
 = 
b0
;

364 
	}
}

367 
	$´vS‘upTim”IÁ”ru±
( )

369 
ušt8_t
 
a
;

370 
ušt16_t
 
b
;

371 
ušt32_t
 
n
 = 
cÚfigCPU_PERIPH_HZ
 / 
cÚfigTICK_RATE_HZ
;

373 
TIM_In™Ty³Def
 
tim”
;

375 
	`SCU_APBP”hClockCÚfig
Ğ
__TIM23
, 
ENABLE
 );

376 
	`TIM_DeIn™
(
TIM2
);

377 
	`TIM_SŒuùIn™
(&
tim”
);

378 
	`´vFšdFaùÜs
Ğ
n
, &
a
, &
b
 );

380 
tim”
.
TIM_Mode
 = 
TIM_OCM_CHANNEL_1
;

381 
tim”
.
TIM_OC1_Modes
 = 
TIM_TIMING
;

382 
tim”
.
TIM_Clock_Sourû
 = 
TIM_CLK_APB
;

383 
tim”
.
TIM_Clock_Edge
 = 
TIM_CLK_EDGE_RISING
;

384 
tim”
.
TIM_P»sÿËr
 = 
a
-1;

385 
tim”
.
TIM_Pul£_Lev–_1
 = 
TIM_HIGH
;

386 
tim”
.
TIM_Pul£_L’gth_1
 = 
s_nPul£L’gth
 = 
b
-1;

388 
	`TIM_In™
 (
TIM2
, &
tim”
);

389 
	`TIM_ITCÚfig
(
TIM2
, 
TIM_IT_OC1
, 
ENABLE
);

391 
	`VIC_CÚfig
Ğ
TIM2_ITLše
, 
VIC_IRQ
, 10 );

392 
	`VIC_ITCmd
Ğ
TIM2_ITLše
, 
ENABLE
 );

395 
VIC0
->
DVAR
 = ( 
ušt32_t
 ) 
´vDeçuÉHªdËr
;

396 
VIC1
->
DVAR
 = ( 
ušt32_t
 ) 
´vDeçuÉHªdËr
;

398 
	`TIM_CouÁ”Cmd
(
TIM2
, 
TIM_CLEAR
);

399 
	`TIM_CouÁ”Cmd
(
TIM2
, 
TIM_START
);

400 
	}
}

403 
	$TIM2_IRQHªdËr
( )

406 
TIM2
->
OC1R
 +ğ
s_nPul£L’gth
;

409 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

412 
	`vTaskSw™chCÚ‹xt
();

416 
TIM2
->
SR
 &ğ~
TIM_FLAG_OC1
;

417 
	}
}

423 
__¬m
 
__š‹rwÜk
 
	$vPÜtEÁ”Cr™iÿl
( )

426 
	`pÜtDISABLE_INTERRUPTS
();

431 
ulCr™iÿlNe¡šg
++;

432 
	}
}

435 
__¬m
 
__š‹rwÜk
 
	$vPÜtEx™Cr™iÿl
( )

437 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

440 
ulCr™iÿlNe¡šg
--;

444 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

446 
	`pÜtENABLE_INTERRUPTS
();

449 
	}
}

452 
	$´vDeçuÉHªdËr
( )

454 
	}
}

	@portable/IAR/STR91x/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

80 
	~<šŒšsics.h
>

82 #ifdeà
__ılu¥lus


87 
	#pÜtCHAR
 

	)

88 
	#pÜtFLOAT
 

	)

89 
	#pÜtDOUBLE
 

	)

90 
	#pÜtLONG
 

	)

91 
	#pÜtSHORT
 

	)

92 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

93 
	#pÜtBASE_TYPE
 

	)

95 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

96 
	tBa£Ty³_t
;

97 
	tUBa£Ty³_t
;

100 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

101 
ušt16_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

104 
ušt32_t
 
	tTickTy³_t
;

105 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

110 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

111 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

112 
	#pÜtBYTE_ALIGNMENT
 8

	)

113 
	#pÜtYIELD
(è
	`asm
 ( "SWI 0" )

	)

114 
	#pÜtNOP
(è
	`asm
 ( "NOP" )

	)

118 
__¬m
 
__š‹rwÜk
 
vPÜtEÁ”Cr™iÿl
( );

119 
__¬m
 
__š‹rwÜk
 
vPÜtEx™Cr™iÿl
( );

120 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

121 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

123 
	#pÜtDISABLE_INTERRUPTS
(è
	`__di§bË_š‹¼u±
()

	)

124 
	#pÜtENABLE_INTERRUPTS
(è
	`__’abË_š‹¼u±
()

	)

130 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) \

	)

132 
vTaskSw™chCÚ‹xt
( ); \

134 ifĞ
	gxSw™chRequœed
 ) \

136 
vTaskSw™chCÚ‹xt
(); \

143 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

144 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

146 #ifdeà
__ılu¥lus


	@portable/IAR/V850ES/ISR_Support.h

66 
EXTERN
 
pxCu¼’tTCB


67 
EXTERN
 
	gusCr™iÿlNe¡šg


69 
	~"F»eRTOSCÚfig.h
"

72 ; 
CÚ‹xt
 
§ve
 
ªd
 
»¡Üe
 
maüo
 
	gdefš™iÚs


75 
pÜtSAVE_CONTEXT
 
MACRO


77 
	gadd
 -0x0C,
	g¥
 ; 
´•¬e
 
¡ack
 
to
 
§ve
 
Ãûs§ry
 
v®ues


78 
	g¡
.
w
 
	gÍ
,8[
¥
] ; 
¡Üe
 
LP
 
to
 
¡ack


79 
	g¡¤
 0,
r31


80 
	g¡
.
w
 
	gÍ
,4[
¥
] ; 
¡Üe
 
EIPC
 
to
 
¡ack


81 
	g¡¤
 1,
Í


82 
	g¡
.
w
 
	gÍ
,0[
¥
] ; 
¡Üe
 
EIPSW
 
to
 
	g¡ack


83 #ià
cÚfigDATA_MODE
 =ğ1 ; 
Usšg
 
the
 
Tšy
 
d©a
 
mod–


84 
	g´•¬e
 {
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr25
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
},76,
	g¥
 ; 
§ve
 
g’”®
 
pu½o£
 
»gi¡”s


85 
	gs¡
.
w
 
	gr19
,72[
•
]

86 
	gs¡
.
w
 
	gr18
,68[
•
]

87 
	gs¡
.
w
 
	gr17
,64[
•
]

88 
	gs¡
.
w
 
	gr16
,60[
•
]

89 
	gs¡
.
w
 
	gr15
,56[
•
]

90 
	gs¡
.
w
 
	gr14
,52[
•
]

91 
	gs¡
.
w
 
	gr13
,48[
•
]

92 
	gs¡
.
w
 
	gr12
,44[
•
]

93 
	gs¡
.
w
 
	gr11
,40[
•
]

94 
	gs¡
.
w
 
	gr10
,36[
•
]

95 
	gs¡
.
w
 
	gr9
,32[
•
]

96 
	gs¡
.
w
 
	gr8
,28[
•
]

97 
	gs¡
.
w
 
	gr7
,24[
•
]

98 
	gs¡
.
w
 
	gr6
,20[
•
]

99 
	gs¡
.
w
 
	gr5
,16[
•
]

100 
	gs¡
.
w
 
	gr4
,12[
•
]

102 
	g´•¬e
 {
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
},72,
	g¥
 ; 
§ve
 
g’”®
 
pu½o£
 
»gi¡”s


103 
	gs¡
.
w
 
	gr19
,68[
•
]

104 
	gs¡
.
w
 
	gr18
,64[
•
]

105 
	gs¡
.
w
 
	gr17
,60[
•
]

106 
	gs¡
.
w
 
	gr16
,56[
•
]

107 
	gs¡
.
w
 
	gr15
,52[
•
]

108 
	gs¡
.
w
 
	gr14
,48[
•
]

109 
	gs¡
.
w
 
	gr13
,44[
•
]

110 
	gs¡
.
w
 
	gr12
,40[
•
]

111 
	gs¡
.
w
 
	gr11
,36[
•
]

112 
	gs¡
.
w
 
	gr10
,32[
•
]

113 
	gs¡
.
w
 
	gr9
,28[
•
]

114 
	gs¡
.
w
 
	gr8
,24[
•
]

115 
	gs¡
.
w
 
	gr7
,20[
•
]

116 
	gs¡
.
w
 
	gr6
,16[
•
]

117 
	gs¡
.
w
 
	gr5
,12[
•
]

119 
	gs¡
.
w
 
	gr2
,8[
•
]

120 
	gs¡
.
w
 
	gr1
,4[
•
]

121 
MOVHI
 
hi1
(
usCr™iÿlNe¡šg
),
	gr0
,
	gr1
 ; 
§ve
 usCr™iÿlNe¡šg 
v®ue
 
to
 
¡ack


122 
	gld
.
w
 
lw1
(
usCr™iÿlNe¡šg
)[
r1
],
r2


123 
	gs¡
.
w
 
	gr2
,0[
•
]

124 
MOVHI
 
hi1
(
pxCu¼’tTCB
),
	gr0
,
	gr1
 ; 
§ve
 
SP
 
to
 
tİ
 
of
 
cu¼’t
 
TCB


125 
	gld
.
w
 
lw1
(
pxCu¼’tTCB
)[
r1
],
r2


126 
	g¡
.
w
 
	g¥
,0[
r2
]

127 
ENDM


130 
pÜtRESTORE_CONTEXT
 
MACRO


132 
MOVHI
 
hi1
(
pxCu¼’tTCB
),
	gr0
,
	gr1
 ; 
g‘
 
Sckpoš‹r
 
add»ss


133 
	gld
.
w
 
lw1
(
pxCu¼’tTCB
)[
r1
],
¥


134 
MOV
 
	g¥
,
r1


135 
	gld
.
	gw
 0[
r1
],
	g¥
 ; 
lßd
 
¡ackpoš‹r


136 
MOV
 
	g¥
,
	g•
 ; 
£t
 
¡ack
 
poš‹r
 
to
 
–em’t
…ointer

137 
	g¦d
.
	gw
 0[
•
],
	gr1
 ; 
lßd
 
usCr™iÿlNe¡šg
 
v®ue
 
äom
 
¡ack


138 
MOVHI
 
hi1
(
usCr™iÿlNe¡šg
),
	gr0
,
r2


139 
	g¡
.
w
 
	gr1
,
lw1
(
usCr™iÿlNe¡šg
)[
r2
]

140 
	g¦d
.
	gw
 4[
•
],
	gr1
 ; 
»¡Üe
 
g’”®
 
pu½o£
 
»gi¡”s


141 
	g¦d
.
	gw
 8[
•
],
	gr2


142 #ià
cÚfigDATA_MODE
 =ğ1 ; 
Usšg
 
Tšy
 
d©a
 
mod–


143 
	g¦d
.
	gw
 12[
•
],
r4


144 
	g¦d
.
	gw
 16[
•
],
r5


145 
	g¦d
.
	gw
 20[
•
],
r6


146 
	g¦d
.
	gw
 24[
•
],
r7


147 
	g¦d
.
	gw
 28[
•
],
r8


148 
	g¦d
.
	gw
 32[
•
],
r9


149 
	g¦d
.
	gw
 36[
•
],
r10


150 
	g¦d
.
	gw
 40[
•
],
r11


151 
	g¦d
.
	gw
 44[
•
],
r12


152 
	g¦d
.
	gw
 48[
•
],
r13


153 
	g¦d
.
	gw
 52[
•
],
r14


154 
	g¦d
.
	gw
 56[
•
],
r15


155 
	g¦d
.
	gw
 60[
•
],
r16


156 
	g¦d
.
	gw
 64[
•
],
r17


157 
	g¦d
.
	gw
 68[
•
],
r18


158 
	g¦d
.
	gw
 72[
•
],
r19


159 
	gdi¥o£
 76,{
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr25
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
}

161 
	g¦d
.
	gw
 12[
•
],
r5


162 
	g¦d
.
	gw
 16[
•
],
r6


163 
	g¦d
.
	gw
 20[
•
],
r7


164 
	g¦d
.
	gw
 24[
•
],
r8


165 
	g¦d
.
	gw
 28[
•
],
r9


166 
	g¦d
.
	gw
 32[
•
],
r10


167 
	g¦d
.
	gw
 36[
•
],
r11


168 
	g¦d
.
	gw
 40[
•
],
r12


169 
	g¦d
.
	gw
 44[
•
],
r13


170 
	g¦d
.
	gw
 48[
•
],
r14


171 
	g¦d
.
	gw
 52[
•
],
r15


172 
	g¦d
.
	gw
 56[
•
],
r16


173 
	g¦d
.
	gw
 60[
•
],
r17


174 
	g¦d
.
	gw
 64[
•
],
r18


175 
	g¦d
.
	gw
 68[
•
],
r19


176 
	gdi¥o£
 72,{
	gr20
,
	gr21
,
	gr22
,
	gr23
,
	gr24
,
	gr26
,
	gr27
,
	gr28
,
	gr29
,
	gr30
}

178 
	gld
.
	gw
 0[
¥
],
	gÍ
 ; 
»¡Üe
 
EIPSW
 
äom
 
¡ack


179 
ld¤
 
	gÍ
,1

180 
	gld
.
	gw
 4[
¥
],
	gÍ
 ; 
»¡Üe
 
EIPC
 
äom
 
¡ack


181 
ld¤
 
	gÍ
,0

182 
	gld
.
	gw
 8[
¥
],
	gÍ
 ; 
»¡Üe
 
LP
 
äom
 
¡ack


183 
	gadd
 0x0C,
	g¥
 ; 
£t
 
SP
 
to
 
right
 
pos™iÚ


185 
RETI


187 
	gENDM


	@portable/IAR/V850ES/port.c

67 
	~<¡dlib.h
>

70 
	~"F»eRTOS.h
"

71 
	~"sk.h
"

75 
	#pÜtINITIAL_CRITICAL_NESTING
 (Ğ
SckTy³_t
 ) 10)

	)

78 
	#pÜtPSW
 (Ğ
SckTy³_t
 ) 0x00000000)

	)

82 
	tTCB_t
;

83 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

86 vŞ©
SckTy³_t
 
	gusCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

90 
´vS‘upTim”IÁ”ru±
( );

93 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

95 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

96 
pxTİOfSck
--;

97 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

98 
pxTİOfSck
--;

99 *
pxTİOfSck
 = 
pÜtPSW
;

100 
pxTİOfSck
--;

101 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x20202020;

102 
pxTİOfSck
--;

103 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x21212121;

104 
pxTİOfSck
--;

105 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x22222222;

106 
pxTİOfSck
--;

107 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x23232323;

108 
pxTİOfSck
--;

109 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x24242424;

110 
pxTİOfSck
--;

111 #ià(
__DATA_MODEL__
 == 0) || (__DATA_MODEL__ == 1)

112 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x25252525;

113 
pxTİOfSck
--;

115 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x26262626;

116 
pxTİOfSck
--;

117 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x27272727;

118 
pxTİOfSck
--;

119 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x28282828;

120 
pxTİOfSck
--;

121 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x29292929;

122 
pxTİOfSck
--;

123 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x30303030;

124 
pxTİOfSck
--;

125 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x19191919;

126 
pxTİOfSck
--;

127 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x18181818;

128 
pxTİOfSck
--;

129 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x17171717;

130 
pxTİOfSck
--;

131 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x16161616;

132 
pxTİOfSck
--;

133 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x15151515;

134 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x14141414;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x13131313;

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

142 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x99999999;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x88888888;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x77777777;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x66666666;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x55555555;

154 
pxTİOfSck
--;

155 #ià
__DATA_MODEL__
 == 0 || __DATA_MODEL__ == 1

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x44444444;

157 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x22222222;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

169  
pxTİOfSck
;

170 
	}
}

173 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

177 
	`´vS‘upTim”IÁ”ru±
();

180 
	`vPÜtS¹
();

183  
pdTRUE
;

184 
	}
}

187 
	$vPÜtEndScheduËr
( )

191 
	}
}

197 
	$´vS‘upTim”IÁ”ru±
( )

199 
TM0CE
 = 0;

200 
TM0EQMK0
 = 1;

201 
TM0EQIF0
 = 0;

203 #ifdeà
__IAR_V850ES_Fx3__


205 
TM0CMP0
 = (((
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
) / 2)-1);

209 
TM0CMP0
 = (
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
);

213 
TM0EQIC0
 &= 0xF8;

214 
TM0CTL0
 = 0x00;

215 
TM0EQIF0
 = 0;

216 
TM0EQMK0
 = 0;

217 
TM0CE
 = 1;

218 
	}
}

	@portable/IAR/V850ES/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 

	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

97 #ià(
cÚfigUSE_16_BIT_TICKS
==1)

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtDISABLE_INTERRUPTS
(è
	`__asm
 ( "DI" )

	)

108 
	#pÜtENABLE_INTERRUPTS
(è
	`__asm
 ( "EI" )

	)

112 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
UBa£Ty³_t
 ) 0 )

	)

114 
	#pÜtENTER_CRITICAL
(è\

	)

116 vŞ© 
pÜtSTACK_TYPE
 
usCr™iÿlNe¡šg
; \

118 
pÜtDISABLE_INTERRUPTS
(); \

123 
	gusCr™iÿlNe¡šg
++; \

126 
	#pÜtEXIT_CRITICAL
(è\

	)

128 vŞ© 
pÜtSTACK_TYPE
 
usCr™iÿlNe¡šg
; \

130 ifĞ
	gusCr™iÿlNe¡šg
 > 
	gpÜtNO_CRITICAL_SECTION_NESTING
 ) \

133 
	gusCr™iÿlNe¡šg
--; \

137 ifĞ
	gusCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

139 
pÜtENABLE_INTERRUPTS
(); \

146 
vPÜtY›ld
( );

147 
vPÜtS¹
( );

148 
pÜtSAVE_CONTEXT
( );

149 
pÜtRESTORE_CONTEXT
( );

150 
	#pÜtYIELD
(è
	`__asm
 ( "Œ­ 0" )

	)

151 
	#pÜtNOP
(è
	`__asm
 ( "NOP" )

	)

152 
vTaskSw™chCÚ‹xt
( );

153 
	#pÜtYIELD_FROM_ISR
Ğ
xHigh”PriÜ™yTaskWok’
 ) ifĞxHigh”PriÜ™yTaskWok’ ) 
	`vTaskSw™chCÚ‹xt
()

	)

158 
	#pÜtBYTE_ALIGNMENT
 4

	)

159 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

160 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

164 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

165 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

168 #ifdeà
__ılu¥lus


	@portable/MPLAB/PIC18F/port.c

96 
	~"F»eRTOS.h
"

97 
	~"sk.h
"

100 
	~"tim”s.h
"

107 
	#pÜtTIMER_FOSC_SCALE
 ( ( 
ušt32_t
 ) 4 )

	)

111 
	#pÜtINITAL_INTERRUPT_STATE
 0xc0

	)

114 
	#pÜtGLOBAL_INTERRUPT_FLAG
 0x80

	)

118 
	#pÜtINTERRUPTS_UNCHANGED
 0x00

	)

124 
	#pÜtCOMPILER_MANAGED_MEMORY_SIZE
 ( ( 
ušt8_t
 ) 0x13 )

	)

128 
	tTCB_t
;

129 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

132 
	#pÜtBIT_SET
 ( ( 
ušt8_t
 ) 1 )

	)

133 
	#pÜtBIT_CLEAR
 ( ( 
ušt8_t
 ) 0 )

	)

139 
vS”ŸlTxISR
( );

140 
vS”ŸlRxISR
( );

145 
´vS‘upTim”IÁ”ru±
( );

151 
´vTickISR
( );

157 
´vLowIÁ”ru±
( );

184 
	#pÜtSAVE_CONTEXT
Ğ
ucFÜûdIÁ”ru±FÏgs
 ) \

	)

186 
	g_asm
 \

189 
MOVFF
 
	gWREG
, 
	gPREINC1
 \

190 
MOVFF
 
	gSTATUS
, 
	gPREINC1
 \

193 
MOVFF
 
	gINTCON
, 
	gWREG
 \

194 
IORLW
 
	gucFÜûdIÁ”ru±FÏgs
 \

195 
MOVFF
 
	gWREG
, 
	gPREINC1
 \

196 
	g_’dasm
 \

198 
pÜtDISABLE_INTERRUPTS
(); \

200 
	g_asm
 \

202 
MOVFF
 
	gBSR
, 
	gPREINC1
 \

203 
MOVFF
 
	gFSR2L
, 
	gPREINC1
 \

204 
MOVFF
 
	gFSR2H
, 
	gPREINC1
 \

205 
MOVFF
 
	gFSR0L
, 
	gPREINC1
 \

206 
MOVFF
 
	gFSR0H
, 
	gPREINC1
 \

207 
MOVFF
 
	gTABLAT
, 
	gPREINC1
 \

208 
MOVFF
 
	gTBLPTRU
, 
	gPREINC1
 \

209 
MOVFF
 
	gTBLPTRH
, 
	gPREINC1
 \

210 
MOVFF
 
	gTBLPTRL
, 
	gPREINC1
 \

211 
MOVFF
 
	gPRODH
, 
	gPREINC1
 \

212 
MOVFF
 
	gPRODL
, 
	gPREINC1
 \

213 
MOVFF
 
	gPCLATU
, 
	gPREINC1
 \

214 
MOVFF
 
	gPCLATH
, 
	gPREINC1
 \

216 
CLRF
 
	gFSR0L
, 0 \

217 
CLRF
 
	gFSR0H
, 0 \

218 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

219 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

220 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

221 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

222 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

223 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

224 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

225 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

226 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

227 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

228 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

229 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

230 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

231 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

232 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

233 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

234 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

235 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

236 
MOVFF
 
	gPOSTINC0
, 
	gPREINC1
 \

237 
MOVFF
 
	gINDF0
, 
	gPREINC1
 \

238 
MOVFF
 
	gFSR0L
, 
	gPREINC1
 \

239 
MOVFF
 
	gFSR0H
, 
	gPREINC1
 \

242 
MOVFF
 
	gSTKPTR
, 
	gFSR0L
 \

243 
	g_’dasm
 \

246  
	gSTKPTR
 > ( 
	gušt8_t
 ) 0 ) \

248 
	g_asm
 \

249 
MOVFF
 
	gTOSL
, 
	gPREINC1
 \

250 
MOVFF
 
	gTOSH
, 
	gPREINC1
 \

251 
MOVFF
 
	gTOSU
, 
	gPREINC1
 \

252 
	gPOP
 \

253 
	g_’dasm
 \

256 
	g_asm
 \

259 
MOVFF
 
	gFSR0L
, 
	gPREINC1
 \

260 
MOVF
 
	gPREINC1
, 1, 0 \

261 
	g_’dasm
 \

264 
	g_asm
 \

265 
MOVFF
 
	gpxCu¼’tTCB
, 
	gFSR0L
 \

266 
MOVFF
 
	gpxCu¼’tTCB
 + 1, 
	gFSR0H
 \

267 
MOVFF
 
	gFSR1L
, 
	gPOSTINC0
 \

268 
MOVFF
 
	gFSR1H
, 
	gPOSTINC0
 \

269 
	g_’dasm
 \

277 
	#pÜtRESTORE_CONTEXT
(è\

	)

279 
	g_asm
 \

281 
MOVFF
 
	gpxCu¼’tTCB
, 
	gFSR0L
 \

282 
MOVFF
 
	gpxCu¼’tTCB
 + 1, 
	gFSR0H
 \

286 
MOVFF
 
	gPOSTINC0
, 
	gFSR1L
 \

287 
MOVFF
 
	gPOSTINC0
, 
	gFSR1H
 \

291 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0L
 \

292 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0L
 \

293 
	g_’dasm
 \

296 
	gSTKPTR
 = 0; \

298  
	gSTKPTR
 < 
	gFSR0L
 ) \

300 
	g_asm
 \

301 
	gPUSH
 \

302 
MOVF
 
	gPOSTDEC1
, 0, 0 \

303 
MOVWF
 
	gTOSU
, 0 \

304 
MOVF
 
	gPOSTDEC1
, 0, 0 \

305 
MOVWF
 
	gTOSH
, 0 \

306 
MOVF
 
	gPOSTDEC1
, 0, 0 \

307 
MOVWF
 
	gTOSL
, 0 \

308 
	g_’dasm
 \

311 
	g_asm
 \

313 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0H
 \

314 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0L
 \

315 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

316 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

317 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

318 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

319 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

320 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

321 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

322 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

323 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

324 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

325 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

326 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

327 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

328 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

329 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

330 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

331 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

332 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

333 
MOVFF
 
	gPOSTDEC1
, 
	gPOSTDEC0
 \

334 
MOVFF
 
	gPOSTDEC1
, 
	gINDF0
 \

336 
MOVFF
 
	gPOSTDEC1
, 
	gPCLATH
 \

337 
MOVFF
 
	gPOSTDEC1
, 
	gPCLATU
 \

338 
MOVFF
 
	gPOSTDEC1
, 
	gPRODL
 \

339 
MOVFF
 
	gPOSTDEC1
, 
	gPRODH
 \

340 
MOVFF
 
	gPOSTDEC1
, 
	gTBLPTRL
 \

341 
MOVFF
 
	gPOSTDEC1
, 
	gTBLPTRH
 \

342 
MOVFF
 
	gPOSTDEC1
, 
	gTBLPTRU
 \

343 
MOVFF
 
	gPOSTDEC1
, 
	gTABLAT
 \

344 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0H
 \

345 
MOVFF
 
	gPOSTDEC1
, 
	gFSR0L
 \

346 
MOVFF
 
	gPOSTDEC1
, 
	gFSR2H
 \

347 
MOVFF
 
	gPOSTDEC1
, 
	gFSR2L
 \

348 
MOVFF
 
	gPOSTDEC1
, 
	gBSR
 \

351 
MOVFF
 
	gPOSTDEC1
, 
	gWREG
 \

352 
	g_’dasm
 \

358 ifĞ
	gWREG
 & 
	gpÜtGLOBAL_INTERRUPT_FLAG
 ) \

360 
	g_asm
 \

361 
MOVFF
 
	gPOSTDEC1
, 
	gSTATUS
 \

362 
MOVFF
 
	gPOSTDEC1
, 
	gWREG
 \

364 
	gRETFIE
 0 \

365 
	g_’dasm
 \

369 
	g_asm
 \

370 
MOVFF
 
	gPOSTDEC1
, 
	gSTATUS
 \

371 
MOVFF
 
	gPOSTDEC1
, 
	gWREG
 \

374 
	gRETURN
 0 \

375 
	g_’dasm
 \

383 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

385 
ušt32_t
 
ulAdd»ss
;

386 
ušt8_t
 
ucBlock
;

391 *
pxTİOfSck
 = 0x11;

392 
pxTİOfSck
++;

393 *
pxTİOfSck
 = 0x22;

394 
pxTİOfSck
++;

395 *
pxTİOfSck
 = 0x33;

396 
pxTİOfSck
++;

404 
ulAdd»ss
 = ( 
ušt32_t
 ) 
pvP¬am‘”s
;

405 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulAdd»ss
 & ( 
ušt32_t
 ) 0x00ff );

406 
pxTİOfSck
++;

408 
ulAdd»ss
 >>= 8;

409 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulAdd»ss
 & ( 
ušt32_t
 ) 0x00ff );

410 
pxTİOfSck
++;

416 *
pxTİOfSck
 = 0x44;

417 
pxTİOfSck
++;

421 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x66;

422 
pxTİOfSck
++;

424 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xcc;

425 
pxTİOfSck
++;

428 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITAL_INTERRUPT_STATE
;

429 
pxTİOfSck
++;

431 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11;

432 
pxTİOfSck
++;

434 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x22;

435 
pxTİOfSck
++;

437 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x33;

438 
pxTİOfSck
++;

440 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x44;

441 
pxTİOfSck
++;

443 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x55;

444 
pxTİOfSck
++;

446 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x66;

447 
pxTİOfSck
++;

449 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

450 
pxTİOfSck
++;

452 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x88;

453 
pxTİOfSck
++;

455 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x99;

456 
pxTİOfSck
++;

458 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaa;

459 
pxTİOfSck
++;

461 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xbb;

462 
pxTİOfSck
++;

464 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

465 
pxTİOfSck
++;

467 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

468 
pxTİOfSck
++;

471  
ucBlock
 = 0; ucBlock <ğ
pÜtCOMPILER_MANAGED_MEMORY_SIZE
; ucBlock++ )

473 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ucBlock
;

474 *
pxTİOfSck
++;

478 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtCOMPILER_MANAGED_MEMORY_SIZE
;

479 
pxTİOfSck
++;

481 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00;

482 
pxTİOfSck
++;

486 
ulAdd»ss
 = ( 
ušt32_t
 ) 
pxCode
;

489 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulAdd»ss
 & ( 
ušt32_t
 ) 0x00ff );

490 
pxTİOfSck
++;

491 
ulAdd»ss
 >>= 8;

494 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulAdd»ss
 & ( 
ušt32_t
 ) 0x00ff );

495 
pxTİOfSck
++;

496 
ulAdd»ss
 >>= 8;

499 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulAdd»ss
 & ( 
ušt32_t
 ) 0x00ff );

500 
pxTİOfSck
++;

504 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 1;

505 
pxTİOfSck
++;

507  
pxTİOfSck
;

508 
	}
}

511 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

514 
	`´vS‘upTim”IÁ”ru±
();

517 
	`pÜtRESTORE_CONTEXT
();

520 Ğè
´vLowIÁ”ru±
;

521 Ğè
´vTickISR
;

523  
pdTRUE
;

524 
	}
}

527 
	$vPÜtEndScheduËr
( )

532 
	}
}

540 
	$vPÜtY›ld
( )

544 
	`pÜtSAVE_CONTEXT
Ğ
pÜtINTERRUPTS_UNCHANGED
 );

547 
	`vTaskSw™chCÚ‹xt
();

550 
	`pÜtRESTORE_CONTEXT
();

551 
	}
}

557 #´agm¨
code
 
high_veùÜ
=0x08

558 
	$´vLowIÁ”ru±
( )

561 ifĞ
PIR1b™s
.
CCP1IF
 )

563 
_asm


564 
´vTickISR


565 
_’dasm


569 ifĞ
PIR1b™s
.
RCIF
 )

571 
_asm


572 
vS”ŸlRxISR


573 
_’dasm


577 ifĞ
PIR1b™s
.
TXIF
 )

579 ifĞ
PIE1b™s
.
TXIE
 )

581 
_asm


582 
vS”ŸlTxISR


583 
_’dasm


586 
	}
}

587 #´agm¨
code


597 
	$´vTickISR
( )

601 
	`pÜtSAVE_CONTEXT
Ğ
pÜtGLOBAL_INTERRUPT_FLAG
 );

602 
PIR1b™s
.
CCP1IF
 = 0;

605 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

608 
	`vTaskSw™chCÚ‹xt
();

611 
	`pÜtRESTORE_CONTEXT
();

612 
	}
}

618 
	$´vS‘upTim”IÁ”ru±
( )

620 cÚ¡ 
ušt32_t
 
ulCÚ¡Com·»V®ue
 = ( ( 
cÚfigCPU_CLOCK_HZ
 / 
pÜtTIMER_FOSC_SCALE
 ) / 
cÚfigTICK_RATE_HZ
 );

621 
ušt32_t
 
ulCom·»V®ue
;

622 
ušt8_t
 
ucBy‹
;

630 
TMR1H
 = ( 
ušt8_t
 ) 0x00;

631 
TMR1L
 = ( 
ušt8_t
 ) 0x00;

634 
ulCom·»V®ue
 = 
ulCÚ¡Com·»V®ue
;

635 
CCPR1L
 = ( 
ušt8_t
 ) ( 
ulCom·»V®ue
 & ( 
ušt32_t
 ) 0xff );

636 
ulCom·»V®ue
 >>ğĞ
ušt32_t
 ) 8;

637 
CCPR1H
 = ( 
ušt8_t
 ) ( 
ulCom·»V®ue
 & ( 
ušt32_t
 ) 0xff );

639 
CCP1CONb™s
.
CCP1M0
 = 
pÜtBIT_SET
;

640 
CCP1CONb™s
.
CCP1M1
 = 
pÜtBIT_SET
;

641 
CCP1CONb™s
.
CCP1M2
 = 
pÜtBIT_CLEAR
;

642 
CCP1CONb™s
.
CCP1M3
 = 
pÜtBIT_SET
;

643 
PIE1b™s
.
CCP1IE
 = 
pÜtBIT_SET
;

647 
INTCONb™s
.
GIEL
 = 
pÜtBIT_SET
;

651 
	`O³nTim”1
Ğ
T1_16BIT_RW
 & 
T1_SOURCE_INT
 & 
T1_PS_1_1
 & 
T1_CCP1_T3_CCP2
 );

652 
	}
}

	@portable/MPLAB/PIC18F/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#pÜtCHAR
 

	)

81 
	#pÜtFLOAT
 

	)

82 
	#pÜtDOUBLE
 

	)

83 
	#pÜtLONG
 

	)

84 
	#pÜtSHORT
 

	)

85 
	#pÜtSTACK_TYPE
 
ušt8_t


	)

86 
	#pÜtBASE_TYPE
 

	)

88 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

89 sigÃd 
	tBa£Ty³_t
;

90 
	tUBa£Ty³_t
;

92 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

93 
ušt16_t
 
	tTickTy³_t
;

94 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

96 
ušt32_t
 
	tTickTy³_t
;

97 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

102 
	#pÜtBYTE_ALIGNMENT
 1

	)

103 
	#pÜtGLOBAL_INT_ENABLE_BIT
 0x80

	)

104 
	#pÜtSTACK_GROWTH
 1

	)

105 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtDISABLE_INTERRUPTS
(è
INTCONb™s
.
GIEH
 = 0;

	)

110 
	#pÜtENABLE_INTERRUPTS
(è
INTCONb™s
.
GIEH
 = 1;

	)

113 
	#pÜtENTER_CRITICAL
(è
POSTINC1
 = 
INTCON
; \

	)

114 
	gINTCONb™s
.
	gGIEH
 = 0;

120 
	#pÜtEXIT_CRITICAL
(è
_asm
 \

	)

121 
MOVF
 
	gPOSTDEC1
, 1, 0 \

122 
	g_’dasm
 \

123 ifĞ
	gINDF1
 & 
	gpÜtGLOBAL_INT_ENABLE_BIT
 ) \

125 
pÜtENABLE_INTERRUPTS
(); \

130 
vPÜtY›ld
( );

131 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

135 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

136 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

140 #ifdeà
__DEBUG


141 
	#pÜtREMOVE_STATIC_QUALIFIER


	)

145 
	#pÜtNOP
(è
_asm
 \

	)

146 
	gNOP
 \

147 
	g_’dasm


	@portable/MPLAB/PIC18F/stdio.h

	@portable/MPLAB/PIC24_dsPIC/port.c

77 
	~"F»eRTOS.h
"

78 
	~"sk.h
"

81 
	#pÜtBIT_SET
 1

	)

82 
	#pÜtTIMER_PRESCALE
 8

	)

83 
	#pÜtINITIAL_SR
 0

	)

87 #iâdeà
cÚfigKERNEL_INTERRUPT_PRIORITY


88 
	#cÚfigKERNEL_INTERRUPT_PRIORITY
 1

	)

93 #iâdeà
cÚfigTICK_INTERRUPT_HANDLER


94 
	#cÚfigTICK_INTERRUPT_HANDLER
 
_T1IÁ”ru±


	)

98 
	#pÜtUNUSED_PR_BITS
 0x7f

	)

101 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xef;

103 #ià
cÚfigKERNEL_INTERRUPT_PRIORITY
 != 1

104 #”rÜ 
If
 
cÚfigKERNEL_INTERRUPT_PRIORITY
 
is
 
nÙ
 1 
th’
 
the
 #32 
š
h
fŞlowšg
 
maüos
 
Ãeds
 
chªgšg
 
to
 
equ®
h
pÜtINTERRUPT_BITS
 
v®ue
, 
which
 is ( configKERNEL_INTERRUPT_PRIORITY << 5 )

107 #ià
defšed
Ğ
__PIC24E__
 ) || defšed ( 
__PIC24F__
 ) || defšedĞ
__PIC24FK__
 ) || defšedĞ
__PIC24H__
 )

109 #ifdeà
__HAS_EDS__


110 
	#pÜtRESTORE_CONTEXT
(è\

	)

111 
asm
 volatile( "MOV _pxCurrentTCB, W0 \n" \

130 
	#pÜtRESTORE_CONTEXT
(è\

	)

131 
asm
 volatile( "MOV _pxCurrentTCB, W0 \n" \

151 #ià
defšed
Ğ
__dsPIC30F__
 ) || defšedĞ
__dsPIC33F__
 )

153 
	#pÜtRESTORE_CONTEXT
(è\

	)

154 
asm
 volatile( "MOV _pxCurrentTCB, W0 \n" \

185 #iâdeà
pÜtRESTORE_CONTEXT


186 #”rÜ 
UÄecogni£d
 
deviû
 
£Ëùed


192 
vAµliÿtiÚS‘upTickTim”IÁ”ru±
( );

197 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

199 
ušt16_t
 
usCode
;

200 
UBa£Ty³_t
 
i
;

202 cÚ¡ 
SckTy³_t
 
xIn™ŸlSck
[] =

222 #ifdeà
MPLAB_DSPIC_PORT


240 
usCode
 = ( 
ušt16_t
 ) 
pxCode
;

241 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
usCode
;

242 
pxTİOfSck
++;

247 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0;

248 
pxTİOfSck
++;

251 *
pxTİOfSck
 = 
pÜtINITIAL_SR
;

252 
pxTİOfSck
++;

255 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

256 
pxTİOfSck
++;

258  
i
 = 0; i < ( Ğ
xIn™ŸlSck
 ) / Ğ
SckTy³_t
 ) ); i++ )

260 *
pxTİOfSck
 = 
xIn™ŸlSck
[ 
i
 ];

261 
pxTİOfSck
++;

264 *
pxTİOfSck
 = 
CORCON
;

265 
pxTİOfSck
++;

267 #ià
	`defšed
(
__HAS_EDS__
)

268 *
pxTİOfSck
 = 
DSRPAG
;

269 
pxTİOfSck
++;

270 *
pxTİOfSck
 = 
DSWPAG
;

271 
pxTİOfSck
++;

273 *
pxTİOfSck
 = 
PSVPAG
;

274 
pxTİOfSck
++;

278 *
pxTİOfSck
 = 0x00;

279 
pxTİOfSck
++;

281  
pxTİOfSck
;

282 
	}
}

285 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

288 
	`vAµliÿtiÚS‘upTickTim”IÁ”ru±
();

291 
	`pÜtRESTORE_CONTEXT
();

294 
asm
 volatile ( "return" );

297  
pdTRUE
;

298 
	}
}

301 
	$vPÜtEndScheduËr
( )

305 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

306 
	}
}

312 
__©Œibu‹__
(Ğ
w—k
 )è
	$vAµliÿtiÚS‘upTickTim”IÁ”ru±
( )

314 cÚ¡ 
ušt32_t
 
ulCom·»M©ch
 = ( ( 
cÚfigCPU_CLOCK_HZ
 / 
pÜtTIMER_PRESCALE
 ) / 
cÚfigTICK_RATE_HZ
 ) - 1;

317 
T1CON
 = 0;

318 
TMR1
 = 0;

320 
PR1
 = ( 
ušt16_t
 ) 
ulCom·»M©ch
;

323 
IPC0b™s
.
T1IP
 = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

326 
IFS0b™s
.
T1IF
 = 0;

329 
IEC0b™s
.
T1IE
 = 1;

332 
T1CONb™s
.
TCKPS0
 = 1;

333 
T1CONb™s
.
TCKPS1
 = 0;

336 
T1CONb™s
.
TON
 = 1;

337 
	}
}

340 
	$vPÜtEÁ”Cr™iÿl
( )

342 
	`pÜtDISABLE_INTERRUPTS
();

343 
uxCr™iÿlNe¡šg
++;

344 
	}
}

347 
	$vPÜtEx™Cr™iÿl
( )

349 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

350 
uxCr™iÿlNe¡šg
--;

351 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

353 
	`pÜtENABLE_INTERRUPTS
();

355 
	}
}

358 
__©Œibu‹__
((
__š‹¼u±__
, 
auto_psv
)è
	$cÚfigTICK_INTERRUPT_HANDLER
( )

361 
IFS0b™s
.
T1IF
 = 0;

363 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

365 
	`pÜtYIELD
();

367 
	}
}

	@portable/MPLAB/PIC24_dsPIC/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

96 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

97 
ušt16_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

100 
ušt32_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

106 
	#pÜtBYTE_ALIGNMENT
 2

	)

107 
	#pÜtSTACK_GROWTH
 1

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

112 
	#pÜtINTERRUPT_BITS
 ( ( 
ušt16_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 << ( ušt16_ˆè5 )

	)

114 
	#pÜtDISABLE_INTERRUPTS
(è
SR
 |ğ
pÜtINTERRUPT_BITS


	)

115 
	#pÜtENABLE_INTERRUPTS
(è
SR
 &ğ~
pÜtINTERRUPT_BITS


	)

119 
vPÜtEÁ”Cr™iÿl
( );

120 
vPÜtEx™Cr™iÿl
( );

121 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

122 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

126 
vPÜtY›ld
( );

127 
	#pÜtYIELD
(è
asm
 vŞ©Ğ"CALL _vPÜtY›ld \n" \

	)

132 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

133 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

137 #ifdeà
__DEBUG


138 
	#pÜtREMOVE_STATIC_QUALIFIER


	)

141 
	#pÜtNOP
(è
asm
 vŞ©Ğ"NOP" )

	)

143 #ifdeà
__ılu¥lus


	@portable/MPLAB/PIC32MX/ISR_Support.h

66 
	~"F»eRTOSCÚfig.h
"

68 
	#pÜtCONTEXT_SIZE
 132

	)

69 
	#pÜtEPC_STACK_LOCATION
 124

	)

70 
	#pÜtSTATUS_STACK_LOCATION
 128

	)

73 .
maüo
 
pÜtSAVE_CONTEXT


78 
mfc0
 
	gk0
, 
_CP0_CAUSE


79 
addiu
 
	g¥
, sp, -
pÜtCONTEXT_SIZE


80 
mfc0
 
	gk1
, 
_CP0_STATUS


84 
sw
 
	gs6
, 44(
	g¥
)

85 
sw
 
	gs5
, 40(
	g¥
)

86 
sw
 
	gk1
, 
	$pÜtSTATUS_STACK_LOCATION
(
¥
)

89 
¤l
 
k0
, k0, 0xa

90 
šs
 
k1
, 
k0
, 10, 6

91 
šs
 
k1
, 
z”o
, 1, 4

94 
add
 
s5
, 
z”o
, 
¥


97 
Ï
 
k0
, 
uxIÁ”ru±Ne¡šg


98 
lw
 
s6
, (
k0
)

102 
bÃ
 
s6
, 
z”o
, 1f

103 
nİ


106 
Ï
 
¥
, 
xISRSckTİ


107 
lw
 
¥
, (sp)

110 1: 
addiu
 
s6
, s6, 1

111 
sw
 
s6
, 0(
k0
)

114 
mfc0
 
s6
, 
_CP0_EPC


117 
mtc0
 
k1
, 
_CP0_STATUS


122 
sw
 
¿
, 120(
s5
)

123 
sw
 
s8
, 116(
s5
)

124 
sw
 
t9
, 112(
s5
)

125 
sw
 
t8
, 108(
s5
)

126 
sw
 
t7
, 104(
s5
)

127 
sw
 
t6
, 100(
s5
)

128 
sw
 
t5
, 96(
s5
)

129 
sw
 
t4
, 92(
s5
)

130 
sw
 
t3
, 88(
s5
)

131 
sw
 
t2
, 84(
s5
)

132 
sw
 
t1
, 80(
s5
)

133 
sw
 
t0
, 76(
s5
)

134 
sw
 
a3
, 72(
s5
)

135 
sw
 
a2
, 68(
s5
)

136 
sw
 
a1
, 64(
s5
)

137 
sw
 
a0
, 60(
s5
)

138 
sw
 
v1
, 56(
s5
)

139 
sw
 
v0
, 52(
s5
)

140 
sw
 
s6
, 
	$pÜtEPC_STACK_LOCATION
(
s5
)

141 
sw
 
$1
, 16(
s5
)

144 
mfhi
 
s6


145 
sw
 
s6
, 12(
s5
)

146 
mæo
 
s6


147 
sw
 
s6
, 8(
s5
)

150 
Ï
 
s6
, 
uxIÁ”ru±Ne¡šg


151 
lw
 
s6
, (s6)

152 
addiu
 
s6
, s6, -1

153 
bÃ
 
s6
, 
z”o
, 1f

154 
nİ


157 
Ï
 
s6
, 
uxSavedTaskSckPoš‹r


158 
sw
 
s5
, (
s6
)

160 .
’dm


163 .
maüo
 
pÜtRESTORE_CONTEXT


167 
Ï
 
s6
, 
uxIÁ”ru±Ne¡šg


168 
lw
 
s6
, (s6)

169 
addiu
 
s6
, s6, -1

170 
bÃ
 
s6
, 
z”o
, 1f

171 
nİ


172 
Ï
 
s6
, 
uxSavedTaskSckPoš‹r


173 
lw
 
s5
, (
s6
)

176 1: 
lw
 
s6
, 8(
s5
)

177 
mo
 
s6


178 
lw
 
s6
, 12(
s5
)

179 
mthi
 
s6


180 
lw
 
$1
, 16(
s5
)

183 
lw
 
s6
, 44(
s5
)

184 
lw
 
v0
, 52(
s5
)

185 
lw
 
v1
, 56(
s5
)

186 
lw
 
a0
, 60(
s5
)

187 
lw
 
a1
, 64(
s5
)

188 
lw
 
a2
, 68(
s5
)

189 
lw
 
a3
, 72(
s5
)

190 
lw
 
t0
, 76(
s5
)

191 
lw
 
t1
, 80(
s5
)

192 
lw
 
t2
, 84(
s5
)

193 
lw
 
t3
, 88(
s5
)

194 
lw
 
t4
, 92(
s5
)

195 
lw
 
t5
, 96(
s5
)

196 
lw
 
t6
, 100(
s5
)

197 
lw
 
t7
, 104(
s5
)

198 
lw
 
t8
, 108(
s5
)

199 
lw
 
t9
, 112(
s5
)

200 
lw
 
s8
, 116(
s5
)

201 
lw
 
¿
, 120(
s5
)

204 
di


205 
ehb


208 
Ï
 
k0
, 
uxIÁ”ru±Ne¡šg


209 
lw
 
k1
, (
k0
)

210 
addiu
 
k1
, k1, -1

211 
sw
 
k1
, 0(
k0
)

213 
lw
 
k0
, 
	$pÜtSTATUS_STACK_LOCATION
(
s5
)

214 
lw
 
k1
, 
	$pÜtEPC_STACK_LOCATION
(
s5
)

218 
add
 
¥
, 
z”o
, 
s5


219 
lw
 
s5
, 40(
¥
)

220 
addiu
 
¥
, sp, 
pÜtCONTEXT_SIZE


222 
mtc0
 
k0
, 
_CP0_STATUS


223 
mtc0
 
k1
, 
_CP0_EPC


224 
ehb


225 
”‘


226 
nİ


228 .
’dm


	@portable/MPLAB/PIC32MX/port.c

70 #iâdeà
__XC


71 #”rÜ 
This
 
pÜt
 
is
 
desigÃd
 
to
 
wÜk
 
w™h
 
XC32
. 
PËa£
 
upd©e
 
your
 
C
 
comp”
 
v”siÚ
.

75 
	~"F»eRTOS.h
"

76 
	~"sk.h
"

79 
	#pÜtTIMER_PRESCALE
 8

	)

80 
	#pÜtPRESCALE_BITS
 1

	)

83 
	#pÜtIE_BIT
 ( 0x00000001 )

	)

84 
	#pÜtEXL_BIT
 ( 0x00000002 )

	)

87 
	#pÜtCORE_SW_0
 ( 0x00000100 )

	)

88 
	#pÜtCORE_SW_1
 ( 0x00000200 )

	)

92 
	#pÜtINITIAL_SR
 ( 
pÜtIE_BIT
 | 
pÜtEXL_BIT
 )

	)

111 #iâdeà
cÚfigTICK_INTERRUPT_VECTOR


112 
	#cÚfigTICK_INTERRUPT_VECTOR
 
_TIMER_1_VECTOR


	)

113 
	#cÚfigCLEAR_TICK_TIMER_INTERRUPT
(è
IFS0CLR
 = 
_IFS0_T1IF_MASK


	)

115 #iâdeà
cÚfigCLEAR_TICK_TIMER_INTERRUPT


116 #”rÜ 
If
 
cÚfigTICK_INTERRUPT_VECTOR
 
is
 
defšed
 
š
 
­¶iÿtiÚ
 
code
 
th’
 
cÚfigCLEAR_TICK_TIMER_INTERRUPT
 
mu¡
 
®so
 
be
 defined in‡pplication code.

123 #ifdeà
cÚfigTASK_RETURN_ADDRESS


124 
	#pÜtTASK_RETURN_ADDRESS
 
cÚfigTASK_RETURN_ADDRESS


	)

126 
	#pÜtTASK_RETURN_ADDRESS
 
´vTaskEx™E¼Ü


	)

133 #ifĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 2 )

138 
	#pÜtISR_STACK_FILL_BYTE
 0x“

	)

140 cÚ¡ 
ušt8_t
 
	gucEx³ùedSckBy‹s
[] = {

141 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE, \

142 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE, \

143 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE, \

144 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE, \

145 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE }; \

147 
	#pÜtCHECK_ISR_STACK
(è
	`cÚfigASSERT
ĞĞ
	`memcmp
ĞĞ* ) 
xISRSck
, ( * ) 
ucEx³ùedSckBy‹s
, ĞucEx³ùedSckBy‹ èè=ğ0 ) )

	)

150 
	#pÜtCHECK_ISR_STACK
()

	)

162 
__©Œibu‹__
Ğ(
š‹¼u±
(
l1
), 
	$veùÜ
Ğ
cÚfigTICK_INTERRUPT_VECTOR
 ))è
	`vPÜtTickIÁ”ru±HªdËr
( );

170 
	`__©Œibu‹__
Ğ(
	`š‹¼u±
(
l1
), 
	$veùÜ
(
_CORE_SOFTWARE_0_VECTOR
))è
	`vPÜtY›ldISR
( );

175 
	`´vTaskEx™E¼Ü
( );

181 vŞ©
UBa£Ty³_t
 
uxIÁ”ru±Ne¡šg
 = 0x01;

184 
UBa£Ty³_t
 
uxSavedTaskSckPoš‹r
 = 0;

187 
SckTy³_t
 
xISRSck
[ 
cÚfigISR_STACK_SIZE
 ] = { 0 
	}
};

191 cÚ¡ 
SckTy³_t
 * cÚ¡ 
	gxISRSckTİ
 = &Ğ
xISRSck
[ 
cÚfigISR_STACK_SIZE
 - 7 ] );

198 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

201 
pxTİOfSck
--;

203 *
pxTİOfSck
 = (
SckTy³_t
) 0xDEADBEEF;

204 
pxTİOfSck
--;

206 *
pxTİOfSck
 = (
SckTy³_t
) 0x12345678;

207 
pxTİOfSck
--;

209 *
pxTİOfSck
 = (
SckTy³_t
è
	`_CP0_GET_CAUSE
();

210 
pxTİOfSck
--;

212 *
pxTİOfSck
 = (
SckTy³_t
è
pÜtINITIAL_SR
;

213 
pxTİOfSck
--;

215 *
pxTİOfSck
 = (
SckTy³_t
è
pxCode
;

216 
pxTİOfSck
--;

218 *
pxTİOfSck
 = (
SckTy³_t
è
pÜtTASK_RETURN_ADDRESS
;

219 
pxTİOfSck
 -= 15;

221 *
pxTİOfSck
 = (
SckTy³_t
è
pvP¬am‘”s
;

222 
pxTİOfSck
 -= 15;

224  
pxTİOfSck
;

225 
	}
}

228 
	$´vTaskEx™E¼Ü
( )

236 
	`cÚfigASSERT
Ğ
uxSavedTaskSckPoš‹r
 == 0UL );

237 
	`pÜtDISABLE_INTERRUPTS
();

239 
	}
}

251 
__©Œibu‹__
(Ğ
w—k
 )è
	$vAµliÿtiÚS‘upTickTim”IÁ”ru±
( )

253 cÚ¡ 
ušt32_t
 
ulCom·»M©ch
 = ( (
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtTIMER_PRESCALE
è/ 
cÚfigTICK_RATE_HZ
 ) - 1;

255 
T1CON
 = 0x0000;

256 
T1CONb™s
.
TCKPS
 = 
pÜtPRESCALE_BITS
;

257 
PR1
 = 
ulCom·»M©ch
;

258 
IPC1b™s
.
T1IP
 = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

261 
IFS0b™s
.
T1IF
 = 0;

264 
IEC0b™s
.
T1IE
 = 1;

267 
T1CONb™s
.
TON
 = 1;

268 
	}
}

271 
	$vPÜtEndScheduËr
()

275 
	`cÚfigASSERT
Ğ
uxIÁ”ru±Ne¡šg
 == 1000UL );

276 
	}
}

279 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

281 
	`vPÜtS¹Fœ¡Task
( );

282 *
pxCu¼’tTCB
;

284 #iàĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 2 )

287 
	`mem£t
ĞĞ* ) 
xISRSck
, 
pÜtISR_STACK_FILL_BYTE
, ( xISRStack ) );

292 
IFS0CLR
 = 
_IFS0_CS0IF_MASK
;

295 
IPC0CLR
 = 
_IPC0_CS0IP_MASK
;

296 
IPC0SET
 = ( 
cÚfigKERNEL_INTERRUPT_PRIORITY
 << 
_IPC0_CS0IP_POSITION
 );

299 
IEC0CLR
 = 
_IEC0_CS0IE_MASK
;

300 
IEC0SET
 = 1 << 
_IEC0_CS0IE_POSITION
;

304 
	`vAµliÿtiÚS‘upTickTim”IÁ”ru±
();

308 
uxSavedTaskSckPoš‹r
 = *Ğ
UBa£Ty³_t
 * ) 
pxCu¼’tTCB
;

309 
	`vPÜtS¹Fœ¡Task
();

315 
	`´vTaskEx™E¼Ü
();

317  
pdFALSE
;

318 
	}
}

321 
	$vPÜtInüem’tTick
( )

323 
UBa£Ty³_t
 
uxSavedStus
;

325 
uxSavedStus
 = 
	`uxPÜtS‘IÁ”ru±MaskFromISR
();

327 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

330 
	`_CP0_BIS_CAUSE
Ğ
pÜtCORE_SW_0
 );

333 
	`vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
uxSavedStus
 );

336 
	`pÜtCHECK_ISR_STACK
();

339 
	`cÚfigCLEAR_TICK_TIMER_INTERRUPT
();

340 
	}
}

343 
UBa£Ty³_t
 
	$uxPÜtS‘IÁ”ru±MaskFromISR
( )

345 
UBa£Ty³_t
 
uxSavedStusRegi¡”
;

347 
	`__butš_di§bË_š‹¼u±s
();

348 
uxSavedStusRegi¡”
 = 
	`_CP0_GET_STATUS
() | 0x01;

355 
	`_CP0_SET_STATUS
ĞĞĞ
uxSavedStusRegi¡”
 & ( ~
pÜtALL_IPL_BITS
 ) ) ) | ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
pÜtIPL_SHIFT
 ) );

357  
uxSavedStusRegi¡”
;

358 
	}
}

361 
	$vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
UBa£Ty³_t
 
uxSavedStusRegi¡”
 )

363 
	`_CP0_SET_STATUS
Ğ
uxSavedStusRegi¡”
 );

364 
	}
}

	@portable/MPLAB/PIC32MX/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

70 
	~<xc.h
>

72 #ifdeà
__ılu¥lus


87 
	#pÜtCHAR
 

	)

88 
	#pÜtFLOAT
 

	)

89 
	#pÜtDOUBLE
 

	)

90 
	#pÜtLONG
 

	)

91 
	#pÜtSHORT
 

	)

92 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

93 
	#pÜtBASE_TYPE
 

	)

95 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

96 
	tBa£Ty³_t
;

97 
	tUBa£Ty³_t
;

99 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

100 
ušt16_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

103 
ušt32_t
 
	tTickTy³_t
;

104 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

110 
	#pÜtSTACK_GROWTH
 -1

	)

111 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

115 
	#pÜtIPL_SHIFT
 ( 10UL )

	)

116 
	#pÜtALL_IPL_BITS
 ( 0x3fUL << 
pÜtIPL_SHIFT
 )

	)

117 
	#pÜtSW0_BIT
 ( 0x01 << 8 )

	)

127 #ifdeà
cÚfigASSERT


128 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

130 
ušt32_t
 
	gulStus
; \

133 
	gulStus
 = 
_CP0_GET_STATUS
(); \

136 ifĞĞĞ
	gulStus
 & 
	gpÜtALL_IPL_BITS
 ) >> 
	gpÜtIPL_SHIFT
 ) < 
	gcÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) \

138 
	gulStus
 &ğ~
pÜtALL_IPL_BITS
; \

139 
_CP0_SET_STATUS
ĞĞ
ulStus
 | ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
pÜtIPL_SHIFT
 ) ) ); \

143 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

145 
ušt32_t
 
	gulStus
; \

148 
	gulStus
 = 
_CP0_GET_STATUS
(); \

149 
	gulStus
 &ğ~
pÜtALL_IPL_BITS
; \

150 
_CP0_SET_STATUS
ĞĞ
ulStus
 | ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
pÜtIPL_SHIFT
 ) ) ); \

154 
	#pÜtENABLE_INTERRUPTS
(è\

	)

156 
ušt32_t
 
	gulStus
; \

159 
	gulStus
 = 
_CP0_GET_STATUS
(); \

160 
	gulStus
 &ğ~
pÜtALL_IPL_BITS
; \

161 
_CP0_SET_STATUS
Ğ
ulStus
 ); \

165 
vTaskEÁ”Cr™iÿl
( );

166 
vTaskEx™Cr™iÿl
( );

167 
	#pÜtCRITICAL_NESTING_IN_TCB
 1

	)

168 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

169 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

171 
UBa£Ty³_t
 
uxPÜtS‘IÁ”ru±MaskFromISR
();

172 
vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
UBa£Ty³_t
 );

173 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`uxPÜtS‘IÁ”ru±MaskFromISR
()

	)

174 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedStusRegi¡”
 ) 
	`vPÜtCË¬IÁ”ru±MaskFromISR
ĞuxSavedStusRegi¡” )

	)

176 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

179 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

180 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

184 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

185 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

189 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`_şz
ĞĞuxR—dyPriÜ™› èè)

	)

197 
	#pÜtYIELD
(è\

	)

199 
ušt32_t
 
	gulCau£
; \

202 
	gulCau£
 = 
_CP0_GET_CAUSE
(); \

203 
	gulCau£
 |ğ
pÜtSW0_BIT
; \

204 
_CP0_SET_CAUSE
Ğ
ulCau£
 ); \

207 
	#pÜtCURRENT_INTERRUPT_PRIORITY
 ( ( 
	`_CP0_GET_STATUS
(è& 
pÜtALL_IPL_BITS
 ) >> 
pÜtIPL_SHIFT
 )

	)

208 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
Ğ
pÜtCURRENT_INTERRUPT_PRIORITY
 <ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

210 
	#pÜtNOP
(è
__asm
 vŞ©Ğ"nİ" )

	)

215 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” è
	`__©Œibu‹__
((
nÜ‘uº
))

	)

216 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

219 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) \

	)

221 
pÜtYIELD
(); \

225 #ifdeà
__DEBUG


226 
	#pÜtREMOVE_STATIC_QUALIFIER


	)

229 #ifdeà
__ılu¥lus


	@portable/MPLAB/PIC32MZ/ISR_Support.h

66 
	~"F»eRTOSCÚfig.h
"

68 
	#pÜtCONTEXT_SIZE
 160

	)

69 
	#pÜtEPC_STACK_LOCATION
 152

	)

70 
	#pÜtSTATUS_STACK_LOCATION
 156

	)

73 .
maüo
 
pÜtSAVE_CONTEXT


78 
mfc0
 
	gk0
, 
_CP0_CAUSE


79 
addiu
 
	g¥
, sp, -
pÜtCONTEXT_SIZE


80 
mfc0
 
	gk1
, 
_CP0_STATUS


84 
sw
 
	gs6
, 44(
	g¥
)

85 
sw
 
	gs5
, 40(
	g¥
)

86 
sw
 
	gk1
, 
	$pÜtSTATUS_STACK_LOCATION
(
¥
)

89 
¤l
 
k0
, k0, 0xa

90 
šs
 
k1
, 
k0
, 10, 7

91 
¤l
 
k0
, k0, 0x7

92 
šs
 
k1
, 
k0
, 18, 1

93 
šs
 
k1
, 
z”o
, 1, 4

96 
add
 
s5
, 
z”o
, 
¥


99 
Ï
 
k0
, 
uxIÁ”ru±Ne¡šg


100 
lw
 
s6
, (
k0
)

104 
bÃ
 
s6
, 
z”o
, 1f

105 
nİ


108 
Ï
 
¥
, 
xISRSckTİ


109 
lw
 
¥
, (sp)

112 1: 
addiu
 
s6
, s6, 1

113 
sw
 
s6
, 0(
k0
)

116 
mfc0
 
s6
, 
_CP0_EPC


119 
mtc0
 
k1
, 
_CP0_STATUS


124 
sw
 
¿
, 120(
s5
)

125 
sw
 
s8
, 116(
s5
)

126 
sw
 
t9
, 112(
s5
)

127 
sw
 
t8
, 108(
s5
)

128 
sw
 
t7
, 104(
s5
)

129 
sw
 
t6
, 100(
s5
)

130 
sw
 
t5
, 96(
s5
)

131 
sw
 
t4
, 92(
s5
)

132 
sw
 
t3
, 88(
s5
)

133 
sw
 
t2
, 84(
s5
)

134 
sw
 
t1
, 80(
s5
)

135 
sw
 
t0
, 76(
s5
)

136 
sw
 
a3
, 72(
s5
)

137 
sw
 
a2
, 68(
s5
)

138 
sw
 
a1
, 64(
s5
)

139 
sw
 
a0
, 60(
s5
)

140 
sw
 
v1
, 56(
s5
)

141 
sw
 
v0
, 52(
s5
)

142 
sw
 
s6
, 
	$pÜtEPC_STACK_LOCATION
(
s5
)

143 
sw
 
$1
, 16(
s5
)

147 
mfhi
 
s6
, 
$ac1


148 
sw
 
s6
, 128(
s5
)

149 
mæo
 
s6
, 
$ac1


150 
sw
 
s6
, 124(
s5
)

152 
mfhi
 
s6
, 
$ac2


153 
sw
 
s6
, 136(
s5
)

154 
mæo
 
s6
, 
$ac2


155 
sw
 
s6
, 132(
s5
)

157 
mfhi
 
s6
, 
$ac3


158 
sw
 
s6
, 144(
s5
)

159 
mæo
 
s6
, 
$ac3


160 
sw
 
s6
, 140(
s5
)

163 
rdd¥
 
s6


164 
sw
 
s6
, 148(
s5
)

167 
mfhi
 
s6
, 
$ac0


168 
sw
 
s6
, 12(
s5
)

169 
mæo
 
s6
, 
$ac0


170 
sw
 
s6
, 8(
s5
)

173 
Ï
 
s6
, 
uxIÁ”ru±Ne¡šg


174 
lw
 
s6
, (s6)

175 
addiu
 
s6
, s6, -1

176 
bÃ
 
s6
, 
z”o
, 1f

177 
nİ


180 
Ï
 
s6
, 
uxSavedTaskSckPoš‹r


181 
sw
 
s5
, (
s6
)

183 .
’dm


186 .
maüo
 
pÜtRESTORE_CONTEXT


190 
Ï
 
s6
, 
uxIÁ”ru±Ne¡šg


191 
lw
 
s6
, (s6)

192 
addiu
 
s6
, s6, -1

193 
bÃ
 
s6
, 
z”o
, 1f

194 
nİ


195 
Ï
 
s6
, 
uxSavedTaskSckPoš‹r


196 
lw
 
s5
, (
s6
)

199 1: 
lw
 
s6
, 128(
s5
)

200 
mthi
 
s6
, 
$ac1


201 
lw
 
s6
, 124(
s5
)

202 
mo
 
s6
, 
$ac1


204 
lw
 
s6
, 136(
s5
)

205 
mthi
 
s6
, 
$ac2


206 
lw
 
s6
, 132(
s5
)

207 
mo
 
s6
, 
$ac2


209 
lw
 
s6
, 144(
s5
)

210 
mthi
 
s6
, 
$ac3


211 
lw
 
s6
, 140(
s5
)

212 
mo
 
s6
, 
$ac3


215 
lw
 
s6
, 148(
s5
)

216 
wrd¥
 
s6


218 
lw
 
s6
, 8(
s5
)

219 
mo
 
s6
, 
$ac0


220 
lw
 
s6
, 12(
s5
)

221 
mthi
 
s6
, 
$ac0


222 
lw
 
$1
, 16(
s5
)

226 
lw
 
s6
, 44(
s5
)

227 
lw
 
v0
, 52(
s5
)

228 
lw
 
v1
, 56(
s5
)

229 
lw
 
a0
, 60(
s5
)

230 
lw
 
a1
, 64(
s5
)

231 
lw
 
a2
, 68(
s5
)

232 
lw
 
a3
, 72(
s5
)

233 
lw
 
t0
, 76(
s5
)

234 
lw
 
t1
, 80(
s5
)

235 
lw
 
t2
, 84(
s5
)

236 
lw
 
t3
, 88(
s5
)

237 
lw
 
t4
, 92(
s5
)

238 
lw
 
t5
, 96(
s5
)

239 
lw
 
t6
, 100(
s5
)

240 
lw
 
t7
, 104(
s5
)

241 
lw
 
t8
, 108(
s5
)

242 
lw
 
t9
, 112(
s5
)

243 
lw
 
s8
, 116(
s5
)

244 
lw
 
¿
, 120(
s5
)

247 
di


248 
ehb


251 
Ï
 
k0
, 
uxIÁ”ru±Ne¡šg


252 
lw
 
k1
, (
k0
)

253 
addiu
 
k1
, k1, -1

254 
sw
 
k1
, 0(
k0
)

256 
lw
 
k0
, 
	$pÜtSTATUS_STACK_LOCATION
(
s5
)

257 
lw
 
k1
, 
	$pÜtEPC_STACK_LOCATION
(
s5
)

261 
add
 
¥
, 
z”o
, 
s5


262 
lw
 
s5
, 40(
¥
)

263 
addiu
 
¥
, sp, 
pÜtCONTEXT_SIZE


265 
mtc0
 
k0
, 
_CP0_STATUS


266 
mtc0
 
k1
, 
_CP0_EPC


267 
ehb


268 
”‘


269 
nİ


271 .
’dm


	@portable/MPLAB/PIC32MZ/port.c

70 
	~<xc.h
>

73 
	~"F»eRTOS.h
"

74 
	~"sk.h
"

76 #ià!
defšed
(
__PIC32MZ__
)

77 #”rÜ 
This
 
pÜt
 
is
 
desigÃd
 
to
 
wÜk
 
w™h
 
XC32
 
Ú
 
PIC32MZ
 
MCUs
. 
PËa£
 
upd©e
 
your
 
C
 
comp”
 
v”siÚ
 
Ü
 
£‰šgs
.

80 #ifĞĞ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 >= 0x7 ) || ( configMAX_SYSCALL_INTERRUPT_PRIORITY == 0 ) )

81 #”rÜ 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
Ëss
 
thª
 7 
ªd
 
g»©”
han 0

85 
	#pÜtTIMER_PRESCALE
 8

	)

86 
	#pÜtPRESCALE_BITS
 1

	)

89 
	#pÜtIE_BIT
 ( 0x00000001 )

	)

90 
	#pÜtEXL_BIT
 ( 0x00000002 )

	)

91 
	#pÜtMX_BIT
 ( 0x01000000 )

	)

94 
	#pÜtCORE_SW_0
 ( 0x00000100 )

	)

95 
	#pÜtCORE_SW_1
 ( 0x00000200 )

	)

99 
	#pÜtINITIAL_SR
 ( 
pÜtIE_BIT
 | 
pÜtEXL_BIT
 | 
pÜtMX_BIT
 )

	)

118 #iâdeà
cÚfigTICK_INTERRUPT_VECTOR


119 
	#cÚfigTICK_INTERRUPT_VECTOR
 
_TIMER_1_VECTOR


	)

120 
	#cÚfigCLEAR_TICK_TIMER_INTERRUPT
(è
IFS0CLR
 = 
_IFS0_T1IF_MASK


	)

122 #iâdeà
cÚfigCLEAR_TICK_TIMER_INTERRUPT


123 #”rÜ 
If
 
cÚfigTICK_INTERRUPT_VECTOR
 
is
 
defšed
 
š
 
­¶iÿtiÚ
 
code
 
th’
 
cÚfigCLEAR_TICK_TIMER_INTERRUPT
 
mu¡
 
®so
 
be
 defined in‡pplication code.

130 #ifdeà
cÚfigTASK_RETURN_ADDRESS


131 
	#pÜtTASK_RETURN_ADDRESS
 
cÚfigTASK_RETURN_ADDRESS


	)

133 
	#pÜtTASK_RETURN_ADDRESS
 
´vTaskEx™E¼Ü


	)

140 #ifĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 2 )

145 
	#pÜtISR_STACK_FILL_BYTE
 0x“

	)

147 cÚ¡ 
ušt8_t
 
	gucEx³ùedSckBy‹s
[] = {

148 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE, \

149 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE, \

150 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE, \

151 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE, \

152 
pÜtISR_STACK_FILL_BYTE
,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE,…ortISR_STACK_FILL_BYTE }; \

154 
	#pÜtCHECK_ISR_STACK
(è
	`cÚfigASSERT
ĞĞ
	`memcmp
ĞĞ* ) 
xISRSck
, ( * ) 
ucEx³ùedSckBy‹s
, ĞucEx³ùedSckBy‹ èè=ğ0 ) )

	)

157 
	#pÜtCHECK_ISR_STACK
()

	)

165 
´vTaskEx™E¼Ü
( );

171 vŞ©
UBa£Ty³_t
 
	guxIÁ”ru±Ne¡šg
 = 0x01;

174 
UBa£Ty³_t
 
	guxSavedTaskSckPoš‹r
 = 0;

177 
SckTy³_t
 
	gxISRSck
[ 
cÚfigISR_STACK_SIZE
 ] = { 0 };

181 cÚ¡ 
SckTy³_t
 * cÚ¡ 
	gxISRSckTİ
 = &Ğ
xISRSck
[ 
cÚfigISR_STACK_SIZE
 - 7 ] );

188 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

191 
pxTİOfSck
--;

193 *
pxTİOfSck
 = (
SckTy³_t
) 0xDEADBEEF;

194 
pxTİOfSck
--;

196 *
pxTİOfSck
 = (
SckTy³_t
) 0x12345678;

197 
pxTİOfSck
--;

199 *
pxTİOfSck
 = (
SckTy³_t
è
	`_CP0_GET_CAUSE
();

200 
pxTİOfSck
--;

202 *
pxTİOfSck
 = (
SckTy³_t
è
pÜtINITIAL_SR
;

203 
pxTİOfSck
--;

205 *
pxTİOfSck
 = (
SckTy³_t
è
pxCode
;

206 
pxTİOfSck
 -= 7;

208 *
pxTİOfSck
 = (
SckTy³_t
) 0x00000000;

209 
pxTİOfSck
--;

211 *
pxTİOfSck
 = (
SckTy³_t
è
pÜtTASK_RETURN_ADDRESS
;

212 
pxTİOfSck
 -= 15;

214 *
pxTİOfSck
 = (
SckTy³_t
è
pvP¬am‘”s
;

215 
pxTİOfSck
 -= 15;

217  
pxTİOfSck
;

218 
	}
}

221 
	$´vTaskEx™E¼Ü
( )

229 
	`cÚfigASSERT
Ğ
uxSavedTaskSckPoš‹r
 == 0UL );

230 
	`pÜtDISABLE_INTERRUPTS
();

232 
	}
}

244 
__©Œibu‹__
(Ğ
w—k
 )è
	$vAµliÿtiÚS‘upTickTim”IÁ”ru±
( )

246 cÚ¡ 
ušt32_t
 
ulCom·»M©ch
 = ( (
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtTIMER_PRESCALE
è/ 
cÚfigTICK_RATE_HZ
 ) - 1;

248 
T1CON
 = 0x0000;

249 
T1CONb™s
.
TCKPS
 = 
pÜtPRESCALE_BITS
;

250 
PR1
 = 
ulCom·»M©ch
;

251 
IPC1b™s
.
T1IP
 = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

254 
IFS0b™s
.
T1IF
 = 0;

257 
IEC0b™s
.
T1IE
 = 1;

260 
T1CONb™s
.
TON
 = 1;

261 
	}
}

264 
	$vPÜtEndScheduËr
()

268 
	`cÚfigASSERT
Ğ
uxIÁ”ru±Ne¡šg
 == 1000UL );

269 
	}
}

272 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

274 
	`vPÜtS¹Fœ¡Task
( );

275 *
pxCu¼’tTCB
;

277 #iàĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 2 )

280 
	`mem£t
ĞĞ* ) 
xISRSck
, 
pÜtISR_STACK_FILL_BYTE
, ( xISRStack ) );

285 
IFS0CLR
 = 
_IFS0_CS0IF_MASK
;

288 
IPC0CLR
 = 
_IPC0_CS0IP_MASK
;

289 
IPC0SET
 = ( 
cÚfigKERNEL_INTERRUPT_PRIORITY
 << 
_IPC0_CS0IP_POSITION
 );

292 
IEC0CLR
 = 
_IEC0_CS0IE_MASK
;

293 
IEC0SET
 = 1 << 
_IEC0_CS0IE_POSITION
;

297 
	`vAµliÿtiÚS‘upTickTim”IÁ”ru±
();

301 
uxSavedTaskSckPoš‹r
 = *Ğ
UBa£Ty³_t
 * ) 
pxCu¼’tTCB
;

302 
	`vPÜtS¹Fœ¡Task
();

308 
	`´vTaskEx™E¼Ü
();

310  
pdFALSE
;

311 
	}
}

314 
	$vPÜtInüem’tTick
( )

316 
UBa£Ty³_t
 
uxSavedStus
;

318 
uxSavedStus
 = 
	`uxPÜtS‘IÁ”ru±MaskFromISR
();

320 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

323 
	`_CP0_BIS_CAUSE
Ğ
pÜtCORE_SW_0
 );

326 
	`vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
uxSavedStus
 );

329 
	`pÜtCHECK_ISR_STACK
();

332 
	`cÚfigCLEAR_TICK_TIMER_INTERRUPT
();

333 
	}
}

336 
UBa£Ty³_t
 
	$uxPÜtS‘IÁ”ru±MaskFromISR
( )

338 
UBa£Ty³_t
 
uxSavedStusRegi¡”
;

340 
	`__butš_di§bË_š‹¼u±s
();

341 
uxSavedStusRegi¡”
 = 
	`_CP0_GET_STATUS
() | 0x01;

348 
	`_CP0_SET_STATUS
ĞĞĞ
uxSavedStusRegi¡”
 & ( ~
pÜtALL_IPL_BITS
 ) ) ) | ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
pÜtIPL_SHIFT
 ) );

350  
uxSavedStusRegi¡”
;

351 
	}
}

354 
	$vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
UBa£Ty³_t
 
uxSavedStusRegi¡”
 )

356 
	`_CP0_SET_STATUS
Ğ
uxSavedStusRegi¡”
 );

357 
	}
}

	@portable/MPLAB/PIC32MZ/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

70 
	~<xc.h
>

72 #ifdeà
__ılu¥lus


87 
	#pÜtCHAR
 

	)

88 
	#pÜtFLOAT
 

	)

89 
	#pÜtDOUBLE
 

	)

90 
	#pÜtLONG
 

	)

91 
	#pÜtSHORT
 

	)

92 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

93 
	#pÜtBASE_TYPE
 

	)

95 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

96 
	tBa£Ty³_t
;

97 
	tUBa£Ty³_t
;

99 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

100 
ušt16_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

103 
ušt32_t
 
	tTickTy³_t
;

104 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

110 
	#pÜtSTACK_GROWTH
 -1

	)

111 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

115 
	#pÜtIPL_SHIFT
 ( 10UL )

	)

118 
	#pÜtALL_IPL_BITS
 ( 0x7FUL << 
pÜtIPL_SHIFT
 )

	)

119 
	#pÜtSW0_BIT
 ( 0x01 << 8 )

	)

129 #ifdeà
cÚfigASSERT


130 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

132 
ušt32_t
 
	gulStus
; \

135 
	gulStus
 = 
_CP0_GET_STATUS
(); \

138 ifĞĞĞ
	gulStus
 & 
	gpÜtALL_IPL_BITS
 ) >> 
	gpÜtIPL_SHIFT
 ) < 
	gcÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) \

140 
	gulStus
 &ğ~
pÜtALL_IPL_BITS
; \

141 
_CP0_SET_STATUS
ĞĞ
ulStus
 | ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
pÜtIPL_SHIFT
 ) ) ); \

145 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

147 
ušt32_t
 
	gulStus
; \

150 
	gulStus
 = 
_CP0_GET_STATUS
(); \

151 
	gulStus
 &ğ~
pÜtALL_IPL_BITS
; \

152 
_CP0_SET_STATUS
ĞĞ
ulStus
 | ( 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 << 
pÜtIPL_SHIFT
 ) ) ); \

156 
	#pÜtENABLE_INTERRUPTS
(è\

	)

158 
ušt32_t
 
	gulStus
; \

161 
	gulStus
 = 
_CP0_GET_STATUS
(); \

162 
	gulStus
 &ğ~
pÜtALL_IPL_BITS
; \

163 
_CP0_SET_STATUS
Ğ
ulStus
 ); \

167 
vTaskEÁ”Cr™iÿl
( );

168 
vTaskEx™Cr™iÿl
( );

169 
	#pÜtCRITICAL_NESTING_IN_TCB
 1

	)

170 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

171 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

173 
UBa£Ty³_t
 
uxPÜtS‘IÁ”ru±MaskFromISR
();

174 
vPÜtCË¬IÁ”ru±MaskFromISR
Ğ
UBa£Ty³_t
 );

175 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`uxPÜtS‘IÁ”ru±MaskFromISR
()

	)

176 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedStusRegi¡”
 ) 
	`vPÜtCË¬IÁ”ru±MaskFromISR
ĞuxSavedStusRegi¡” )

	)

178 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

181 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

182 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

186 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

187 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

191 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`_şz
ĞĞuxR—dyPriÜ™› èè)

	)

199 
	#pÜtYIELD
(è\

	)

201 
ušt32_t
 
	gulCau£
; \

204 
	gulCau£
 = 
_CP0_GET_CAUSE
(); \

205 
	gulCau£
 |ğ
pÜtSW0_BIT
; \

206 
_CP0_SET_CAUSE
Ğ
ulCau£
 ); \

209 
	#pÜtCURRENT_INTERRUPT_PRIORITY
 ( ( 
	`_CP0_GET_STATUS
(è& 
pÜtALL_IPL_BITS
 ) >> 
pÜtIPL_SHIFT
 )

	)

210 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
Ğ
pÜtCURRENT_INTERRUPT_PRIORITY
 <ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

212 
	#pÜtNOP
(è
__asm
 vŞ©Ğ"nİ" )

	)

217 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” è
	`__©Œibu‹__
((
nÜ‘uº
))

	)

218 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

221 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) \

	)

223 
pÜtYIELD
(); \

227 #ifdeà
__DEBUG


228 
	#pÜtREMOVE_STATIC_QUALIFIER


	)

231 #ifdeà
__ılu¥lus


	@portable/MSVC-MingW/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

69 
	~<¡dio.h
>

71 #ifdeà
__GNUC__


72 
	~"mmsy¡em.h
"

74 #´agm¨
comm’t
(
lib
, "winmm.lib")

77 
	#pÜtMAX_INTERRUPTS
 ( ( 
ušt32_t
 ) Ğušt32_ˆè* 8UL )

	)

78 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

86 
DWORD
 
WINAPI
 
´vSimuÏ‹dP”h”®Tim”
Ğ
LPVOID
 
ÍP¬am‘”
 );

92 
´vProûssSimuÏ‹dIÁ”ru±s
( );

98 
ušt32_t
 
´vProûssY›ldIÁ”ru±
( );

99 
ušt32_t
 
´vProûssTickIÁ”ru±
( );

105 
BOOL
 
WINAPI
 
´vEndProûss
Ğ
DWORD
 
dwCŒlTy³
 );

117 *
	mpvTh»ad
;

119 } 
	txTh»adS‹
;

123 vŞ©
ušt32_t
 
	gulP’dšgIÁ”ru±s
 = 0UL;

128 *
	gpvIÁ”ru±Ev’t
 = 
NULL
;

132 *
	gpvIÁ”ru±Ev’tMu‹x
 = 
NULL
;

141 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

146 
	$ušt32_t
 (*
ulI¤HªdËr
[ 
pÜtMAX_INTERRUPTS
 ])Ğèğ{ 0 
	}
};

149 *
pxCu¼’tTCB
;

152 
Ba£Ty³_t
 
	gxPÜtRuÂšg
 = 
pdFALSE
;

156 
DWORD
 
WINAPI
 
	$´vSimuÏ‹dP”h”®Tim”
Ğ
LPVOID
 
ÍP¬am‘”
 )

158 
TickTy³_t
 
xMšimumWšdowsBlockTime
;

159 
TIMECAPS
 
xTimeC­s
;

162 ifĞ
	`timeG‘DevC­s
Ğ&
xTimeC­s
, ĞxTimeC­ èè=ğ
MMSYSERR_NOERROR
 )

164 
xMšimumWšdowsBlockTime
 = ( 
TickTy³_t
 ) 
xTimeC­s
.
wP”iodMš
;

165 
	`timeBegšP”iod
Ğ
xTimeC­s
.
wP”iodMš
 );

169 
	`S‘CÚsŞeCŒlHªdËr
Ğ
´vEndProûss
, 
TRUE
 );

173 
xMšimumWšdowsBlockTime
 = ( 
TickTy³_t
 ) 20;

177 Ğè
ÍP¬am‘”
;

187 ifĞ
pÜtTICK_PERIOD_MS
 < 
xMšimumWšdowsBlockTime
 )

189 
	`SË•
Ğ
xMšimumWšdowsBlockTime
 );

193 
	`SË•
Ğ
pÜtTICK_PERIOD_MS
 );

196 
	`cÚfigASSERT
Ğ
xPÜtRuÂšg
 );

198 
	`Wa™FÜSšgËObjeù
Ğ
pvIÁ”ru±Ev’tMu‹x
, 
INFINITE
 );

201 
ulP’dšgIÁ”ru±s
 |ğĞ1 << 
pÜtINTERRUPT_TICK
 );

205 ifĞ
ulCr™iÿlNe¡šg
 == 0 )

207 
	`S‘Ev’t
Ğ
pvIÁ”ru±Ev’t
 );

212 
	`R–—£Mu‹x
Ğ
pvIÁ”ru±Ev’tMu‹x
 );

215 #ifdeà
__GNUC__


220 
	}
}

223 
BOOL
 
WINAPI
 
	$´vEndProûss
Ğ
DWORD
 
dwCŒlTy³
 )

225 
TIMECAPS
 
xTimeC­s
;

227 Ğè
dwCŒlTy³
;

229 ifĞ
	`timeG‘DevC­s
Ğ&
xTimeC­s
, ĞxTimeC­ èè=ğ
MMSYSERR_NOERROR
 )

233 
	`timeEndP”iod
Ğ
xTimeC­s
.
wP”iodMš
 );

236  
pdPASS
;

237 
	}
}

240 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

242 
xTh»adS‹
 *
pxTh»adS‹
 = 
NULL
;

243 
št8_t
 *
pcTİOfSck
 = ( iÁ8_ˆ* ) 
pxTİOfSck
;

251 
pxTh»adS‹
 = ( 
xTh»adS‹
 * ) ( 
pcTİOfSck
 - ( xThreadState ) );

254 
pxTh»adS‹
->
pvTh»ad
 = 
	`C»©eTh»ad
Ğ
NULL
, 0, ( 
LPTHREAD_START_ROUTINE
 ) 
pxCode
, 
pvP¬am‘”s
, 
CREATE_SUSPENDED
, NULL );

255 
	`cÚfigASSERT
Ğ
pxTh»adS‹
->
pvTh»ad
 );

256 
	`S‘Th»adAffš™yMask
Ğ
pxTh»adS‹
->
pvTh»ad
, 0x01 );

257 
	`S‘Th»adPriÜ™yBoo¡
Ğ
pxTh»adS‹
->
pvTh»ad
, 
TRUE
 );

258 
	`S‘Th»adPriÜ™y
Ğ
pxTh»adS‹
->
pvTh»ad
, 
THREAD_PRIORITY_IDLE
 );

260  ( 
SckTy³_t
 * ) 
pxTh»adS‹
;

261 
	}
}

264 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

266 *
pvHªdË
;

267 
št32_t
 
lSucûss
 = 
pdPASS
;

268 
xTh»adS‹
 *
pxTh»adS‹
;

271 
	`vPÜtS‘IÁ”ru±HªdËr
Ğ
pÜtINTERRUPT_YIELD
, 
´vProûssY›ldIÁ”ru±
 );

272 
	`vPÜtS‘IÁ”ru±HªdËr
Ğ
pÜtINTERRUPT_TICK
, 
´vProûssTickIÁ”ru±
 );

276 
pvIÁ”ru±Ev’tMu‹x
 = 
	`C»©eMu‹x
Ğ
NULL
, 
FALSE
, NULL );

277 
pvIÁ”ru±Ev’t
 = 
	`C»©eEv’t
Ğ
NULL
, 
FALSE
, FALSE, NULL );

279 ifĞĞ
pvIÁ”ru±Ev’tMu‹x
 =ğ
NULL
 ) || ( 
pvIÁ”ru±Ev’t
 == NULL ) )

281 
lSucûss
 = 
pdFAIL
;

287 
pvHªdË
 = 
	`G‘Cu¼’tTh»ad
();

288 ifĞ
pvHªdË
 =ğ
NULL
 )

290 
lSucûss
 = 
pdFAIL
;

293 ifĞ
lSucûss
 =ğ
pdPASS
 )

295 ifĞ
	`S‘Th»adPriÜ™y
Ğ
pvHªdË
, 
THREAD_PRIORITY_NORMAL
 ) == 0 )

297 
lSucûss
 = 
pdFAIL
;

299 
	`S‘Th»adPriÜ™yBoo¡
Ğ
pvHªdË
, 
TRUE
 );

300 
	`S‘Th»adAffš™yMask
Ğ
pvHªdË
, 0x01 );

303 ifĞ
lSucûss
 =ğ
pdPASS
 )

309 
pvHªdË
 = 
	`C»©eTh»ad
Ğ
NULL
, 0, 
´vSimuÏ‹dP”h”®Tim”
, NULL, 0, NULL );

310 ifĞ
pvHªdË
 !ğ
NULL
 )

312 
	`S‘Th»adPriÜ™y
Ğ
pvHªdË
, 
THREAD_PRIORITY_BELOW_NORMAL
 );

313 
	`S‘Th»adPriÜ™yBoo¡
Ğ
pvHªdË
, 
TRUE
 );

314 
	`S‘Th»adAffš™yMask
Ğ
pvHªdË
, 0x01 );

319 
pxTh»adS‹
 = ( 
xTh»adS‹
 * ) *ĞĞ
ušt32_t
 * ) 
pxCu¼’tTCB
 );

320 
ulCr™iÿlNe¡šg
 = 
pÜtNO_CRITICAL_NESTING
;

325 
	`ResumeTh»ad
Ğ
pxTh»adS‹
->
pvTh»ad
 );

329 
	`´vProûssSimuÏ‹dIÁ”ru±s
();

335 
	}
}

338 
ušt32_t
 
	$´vProûssY›ldIÁ”ru±
( )

340  
pdTRUE
;

341 
	}
}

344 
ušt32_t
 
	$´vProûssTickIÁ”ru±
( )

346 
ušt32_t
 
ulSw™chRequœed
;

349 
	`cÚfigASSERT
Ğ
xPÜtRuÂšg
 );

350 
ulSw™chRequœed
 = ( 
ušt32_t
 ) 
	`xTaskInüem’tTick
();

352  
ulSw™chRequœed
;

353 
	}
}

356 
	$´vProûssSimuÏ‹dIÁ”ru±s
( )

358 
ušt32_t
 
ulSw™chRequœed
, 
i
;

359 
xTh»adS‹
 *
pxTh»adS‹
;

360 *
pvObjeùLi¡
[ 2 ];

365 
pvObjeùLi¡
[ 0 ] = 
pvIÁ”ru±Ev’tMu‹x
;

366 
pvObjeùLi¡
[ 1 ] = 
pvIÁ”ru±Ev’t
;

370 
ulP’dšgIÁ”ru±s
 |ğĞ1 << 
pÜtINTERRUPT_TICK
 );

371 
	`S‘Ev’t
Ğ
pvIÁ”ru±Ev’t
 );

373 
xPÜtRuÂšg
 = 
pdTRUE
;

377 
	`Wa™FÜMuÉËObjeùs
ĞĞ
pvObjeùLi¡
 ) / Ğ* ),…vObjeùLi¡, 
TRUE
, 
INFINITE
 );

381 
ulSw™chRequœed
 = 
pdFALSE
;

385  
i
 = 0; i < 
pÜtMAX_INTERRUPTS
; i++ )

388 ifĞ
ulP’dšgIÁ”ru±s
 & ( 1UL << 
i
 ) )

391 ifĞ
ulI¤HªdËr
[ 
i
 ] !ğ
NULL
 )

394 ifĞ
ulI¤HªdËr
[ 
i
 ](è!ğ
pdFALSE
 )

396 
ulSw™chRequœed
 |ğĞ1 << 
i
 );

401 
ulP’dšgIÁ”ru±s
 &ğ~Ğ1UL << 
i
 );

405 ifĞ
ulSw™chRequœed
 !ğ
pdFALSE
 )

407 *
pvOldCu¼’tTCB
;

409 
pvOldCu¼’tTCB
 = 
pxCu¼’tTCB
;

412 
	`vTaskSw™chCÚ‹xt
();

416 ifĞ
pvOldCu¼’tTCB
 !ğ
pxCu¼’tTCB
 )

419 
pxTh»adS‹
 = ( 
xTh»adS‹
 *è*ĞĞ
ušt32_t
 * ) 
pvOldCu¼’tTCB
 );

420 
	`Su¥’dTh»ad
Ğ
pxTh»adS‹
->
pvTh»ad
 );

424 
pxTh»adS‹
 = ( 
xTh»adS‹
 * ) ( *Ğ
ušt32_t
 *è
pxCu¼’tTCB
 );

425 
	`ResumeTh»ad
Ğ
pxTh»adS‹
->
pvTh»ad
 );

429 
	`R–—£Mu‹x
Ğ
pvIÁ”ru±Ev’tMu‹x
 );

431 
	}
}

434 
	$vPÜtD–‘eTh»ad
Ğ*
pvTaskToD–‘e
 )

436 
xTh»adS‹
 *
pxTh»adS‹
;

437 
ušt32_t
 
ulE¼ÜCode
;

440 Ğè
ulE¼ÜCode
;

443 
pxTh»adS‹
 = ( 
xTh»adS‹
 * ) ( *Ğ
ušt32_t
 *è
pvTaskToD–‘e
 );

449 ifĞ
pxTh»adS‹
->
pvTh»ad
 !ğ
NULL
 )

451 
	`Wa™FÜSšgËObjeù
Ğ
pvIÁ”ru±Ev’tMu‹x
, 
INFINITE
 );

453 
ulE¼ÜCode
 = 
	`T”mš©eTh»ad
Ğ
pxTh»adS‹
->
pvTh»ad
, 0 );

454 
	`cÚfigASSERT
Ğ
ulE¼ÜCode
 );

456 
ulE¼ÜCode
 = 
	`Clo£HªdË
Ğ
pxTh»adS‹
->
pvTh»ad
 );

457 
	`cÚfigASSERT
Ğ
ulE¼ÜCode
 );

459 
	`R–—£Mu‹x
Ğ
pvIÁ”ru±Ev’tMu‹x
 );

461 
	}
}

464 
	$vPÜtClo£RuÂšgTh»ad
Ğ*
pvTaskToD–‘e
, vŞ©
Ba£Ty³_t
 *
pxP’dY›ld
 )

466 
xTh»adS‹
 *
pxTh»adS‹
;

467 *
pvTh»ad
;

468 
ušt32_t
 
ulE¼ÜCode
;

471 Ğè
ulE¼ÜCode
;

474 
pxTh»adS‹
 = ( 
xTh»adS‹
 * ) ( *Ğ
ušt32_t
 *è
pvTaskToD–‘e
 );

475 
pvTh»ad
 = 
pxTh»adS‹
->pvThread;

481 
	`S‘Th»adPriÜ™y
Ğ
pvTh»ad
, 
THREAD_PRIORITY_ABOVE_NORMAL
 );

485 *
pxP’dY›ld
 = 
pdTRUE
;

489 
pxTh»adS‹
->
pvTh»ad
 = 
NULL
;

492 
ulE¼ÜCode
 = 
	`Clo£HªdË
Ğ
pvTh»ad
 );

493 
	`cÚfigASSERT
Ğ
ulE¼ÜCode
 );

495 
	`Ex™Th»ad
( 0 );

496 
	}
}

499 
	$vPÜtEndScheduËr
( )

502 
	`T”mš©eProûss
Ğ
	`G‘Cu¼’tProûss
(), 0 );

503 
	}
}

506 
	$vPÜtG’”©eSimuÏ‹dIÁ”ru±
Ğ
ušt32_t
 
ulIÁ”ru±Numb”
 )

508 
	`cÚfigASSERT
Ğ
xPÜtRuÂšg
 );

510 ifĞĞ
ulIÁ”ru±Numb”
 < 
pÜtMAX_INTERRUPTS
 ) && ( 
pvIÁ”ru±Ev’tMu‹x
 !ğ
NULL
 ) )

513 
	`Wa™FÜSšgËObjeù
Ğ
pvIÁ”ru±Ev’tMu‹x
, 
INFINITE
 );

514 
ulP’dšgIÁ”ru±s
 |ğĞ1 << 
ulIÁ”ru±Numb”
 );

519 ifĞ
ulCr™iÿlNe¡šg
 == 0 )

521 
	`S‘Ev’t
Ğ
pvIÁ”ru±Ev’t
 );

524 
	`R–—£Mu‹x
Ğ
pvIÁ”ru±Ev’tMu‹x
 );

526 
	}
}

529 
vPÜtS‘IÁ”ru±HªdËr
Ğ
ušt32_t
 
ulIÁ”ru±Numb”
, 
	$ušt32_t
 (*
pvHªdËr
)( ) )

531 ifĞ
ulIÁ”ru±Numb”
 < 
pÜtMAX_INTERRUPTS
 )

533 ifĞ
pvIÁ”ru±Ev’tMu‹x
 !ğ
NULL
 )

535 
	`Wa™FÜSšgËObjeù
Ğ
pvIÁ”ru±Ev’tMu‹x
, 
INFINITE
 );

536 
ulI¤HªdËr
[ 
ulIÁ”ru±Numb”
 ] = 
pvHªdËr
;

537 
	`R–—£Mu‹x
Ğ
pvIÁ”ru±Ev’tMu‹x
 );

541 
ulI¤HªdËr
[ 
ulIÁ”ru±Numb”
 ] = 
pvHªdËr
;

544 
	}
}

547 
	$vPÜtEÁ”Cr™iÿl
( )

549 ifĞ
xPÜtRuÂšg
 =ğ
pdTRUE
 )

553 
	`Wa™FÜSšgËObjeù
Ğ
pvIÁ”ru±Ev’tMu‹x
, 
INFINITE
 );

554 
ulCr™iÿlNe¡šg
++;

558 
ulCr™iÿlNe¡šg
++;

560 
	}
}

563 
	$vPÜtEx™Cr™iÿl
( )

565 
št32_t
 
lMu‹xN“dsR–—sšg
;

570 
lMu‹xN“dsR–—sšg
 = 
pdTRUE
;

572 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

574 ifĞ
ulCr™iÿlNe¡šg
 =ğĞ
pÜtNO_CRITICAL_NESTING
 + 1 ) )

576 
ulCr™iÿlNe¡šg
--;

580 ifĞ
ulP’dšgIÁ”ru±s
 != 0UL )

582 
	`cÚfigASSERT
Ğ
xPÜtRuÂšg
 );

583 
	`S‘Ev’t
Ğ
pvIÁ”ru±Ev’t
 );

587 
lMu‹xN“dsR–—sšg
 = 
pdFALSE
;

588 
	`R–—£Mu‹x
Ğ
pvIÁ”ru±Ev’tMu‹x
 );

595 
ulCr™iÿlNe¡šg
--;

599 ifĞ
pvIÁ”ru±Ev’tMu‹x
 !ğ
NULL
 )

601 ifĞ
lMu‹xN“dsR–—sšg
 =ğ
pdTRUE
 )

603 
	`cÚfigASSERT
Ğ
xPÜtRuÂšg
 );

604 
	`R–—£Mu‹x
Ğ
pvIÁ”ru±Ev’tMu‹x
 );

607 
	}
}

	@portable/MSVC-MingW/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 
	~<Wšdows.h
>

75 
	#pÜtCHAR
 

	)

76 
	#pÜtFLOAT
 

	)

77 
	#pÜtDOUBLE
 

	)

78 
	#pÜtLONG
 

	)

79 
	#pÜtSHORT
 

	)

80 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

81 
	#pÜtBASE_TYPE
 

	)

83 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

84 
	tBa£Ty³_t
;

85 
	tUBa£Ty³_t
;

88 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

89 
ušt16_t
 
	tTickTy³_t
;

90 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

92 
ušt32_t
 
	tTickTy³_t
;

93 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

97 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

98 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

99 
	#pÜtBYTE_ALIGNMENT
 4

	)

101 
	#pÜtYIELD
(è
	`vPÜtG’”©eSimuÏ‹dIÁ”ru±
Ğ
pÜtINTERRUPT_YIELD
 )

	)

103 
vPÜtClo£RuÂšgTh»ad
Ğ*
pvTaskToD–‘e
, vŞ©
Ba£Ty³_t
 *
pxP’dY›ld
 );

104 
vPÜtD–‘eTh»ad
Ğ*
pvTh»adToD–‘e
 );

105 
	#pÜtCLEAN_UP_TCB
Ğ
pxTCB
 ) 
	`vPÜtD–‘eTh»ad
ĞpxTCB )

	)

106 
	#pÜtPRE_TASK_DELETE_HOOK
Ğ
pvTaskToD–‘e
, 
pxP’dY›ld
 ) 
	`vPÜtClo£RuÂšgTh»ad
ĞĞpvTaskToD–‘), (…xP’dY›ld ) )

	)

107 
	#pÜtDISABLE_INTERRUPTS
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

108 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtEx™Cr™iÿl
()

	)

111 
vPÜtEÁ”Cr™iÿl
( );

112 
vPÜtEx™Cr™iÿl
( );

114 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

115 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

117 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

120 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

121 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

125 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

126 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

131 #ifdeà
__GNUC__


132 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) \

	)

133 
__asm
 volatile( "mov %0, %%eax \n\t" \

136 :"ô"(
uxTİPriÜ™y
è: "r"(
uxR—dyPriÜ™›s
) : "eax" )

140 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) 
	`_B™SÿnRev”£
ĞĞ
DWORD
 * ) &ĞuxTİPriÜ™y ), ( uxR—dyPriÜ™› è)

	)

145 #iâdeà
__GNUC__


146 
__´agma
Ğ
w¬nšg
Ğ
di§bË
:4211 ) )

151 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

152 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*…vP¬am‘” )

	)

155 
	#pÜtINTERRUPT_YIELD
 ( 0UL )

	)

156 
	#pÜtINTERRUPT_TICK
 ( 1UL )

	)

163 
vPÜtG’”©eSimuÏ‹dIÁ”ru±
Ğ
ušt32_t
 
ulIÁ”ru±Numb”
 );

174 
vPÜtS‘IÁ”ru±HªdËr
Ğ
ušt32_t
 
ulIÁ”ru±Numb”
, 
	$ušt32_t
 (*
pvHªdËr
)( ) );

	@portable/MemMang/heap_1.c

74 
	~<¡dlib.h
>

79 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

81 
	~"F»eRTOS.h
"

82 
	~"sk.h
"

84 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


87 
	#cÚfigADJUSTED_HEAP_SIZE
 ( 
cÚfigTOTAL_HEAP_SIZE
 - 
pÜtBYTE_ALIGNMENT
 )

	)

90 
ušt8_t
 
	gucH—p
[ 
cÚfigTOTAL_HEAP_SIZE
 ];

91 
size_t
 
	gxNextF»eBy‹
 = ( size_t ) 0;

95 *
	$pvPÜtM®loc
Ğ
size_t
 
xWª‹dSize
 )

97 *
pvR‘uº
 = 
NULL
;

98 
ušt8_t
 *
pucAligÃdH—p
 = 
NULL
;

101 #ià
pÜtBYTE_ALIGNMENT
 != 1

102 ifĞ
xWª‹dSize
 & 
pÜtBYTE_ALIGNMENT_MASK
 )

105 
xWª‹dSize
 +ğĞ
pÜtBYTE_ALIGNMENT
 - ( xWª‹dSiz& 
pÜtBYTE_ALIGNMENT_MASK
 ) );

109 
	`vTaskSu¥’dAÎ
();

111 ifĞ
pucAligÃdH—p
 =ğ
NULL
 )

114 
pucAligÃdH—p
 = ( 
ušt8_t
 * ) ( ( ( 
pÜtPOINTER_SIZE_TYPE
 ) &
ucH—p
[ 
pÜtBYTE_ALIGNMENT
 ] ) & ( (…ÜtPOINTER_SIZE_TYPE ) ~
pÜtBYTE_ALIGNMENT_MASK
 ) );

118 ifĞĞĞ
xNextF»eBy‹
 + 
xWª‹dSize
 ) < 
cÚfigADJUSTED_HEAP_SIZE
 ) &&

119 ĞĞ
xNextF»eBy‹
 + 
xWª‹dSize
 ) > xNextFreeByte ) )

123 
pvR‘uº
 = 
pucAligÃdH—p
 + 
xNextF»eBy‹
;

124 
xNextF»eBy‹
 +ğ
xWª‹dSize
;

127 
	`ŒaûMALLOC
Ğ
pvR‘uº
, 
xWª‹dSize
 );

129 
	`xTaskResumeAÎ
();

131 #ifĞ
cÚfigUSE_MALLOC_FAILED_HOOK
 == 1 )

133 ifĞ
pvR‘uº
 =ğ
NULL
 )

135 
	`vAµliÿtiÚM®locFaedHook
( );

136 
	`vAµliÿtiÚM®locFaedHook
();

141  
pvR‘uº
;

142 
	}
}

145 
	$vPÜtF»e
Ğ*
pv
 )

150 Ğè
pv
;

153 
	`cÚfigASSERT
Ğ
pv
 =ğ
NULL
 );

154 
	}
}

157 
	$vPÜtIn™Ÿli£Blocks
( )

160 
xNextF»eBy‹
 = ( 
size_t
 ) 0;

161 
	}
}

164 
size_t
 
	$xPÜtG‘F»eH—pSize
( )

166  ( 
cÚfigADJUSTED_HEAP_SIZE
 - 
xNextF»eBy‹
 );

167 
	}
}

	@portable/MemMang/heap_2.c

75 
	~<¡dlib.h
>

80 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

82 
	~"F»eRTOS.h
"

83 
	~"sk.h
"

85 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


88 
	#cÚfigADJUSTED_HEAP_SIZE
 ( 
cÚfigTOTAL_HEAP_SIZE
 - 
pÜtBYTE_ALIGNMENT
 )

	)

93 
´vH—pIn™
( );

96 
ušt8_t
 
	gucH—p
[ 
cÚfigTOTAL_HEAP_SIZE
 ];

100 
	sA_BLOCK_LINK


102 
A_BLOCK_LINK
 *
	mpxNextF»eBlock
;

103 
size_t
 
	mxBlockSize
;

104 } 
	tBlockLšk_t
;

107 cÚ¡ 
ušt16_t
 
	gh—pSTRUCT_SIZE
 = ( (  ( 
BlockLšk_t
 ) + ( 
pÜtBYTE_ALIGNMENT
 - 1 ) ) & ~
pÜtBYTE_ALIGNMENT_MASK
 );

108 
	#h—pMINIMUM_BLOCK_SIZE
 ( ( 
size_t
 ) ( 
h—pSTRUCT_SIZE
 * 2 ) )

	)

111 
BlockLšk_t
 
	gxS¹
, 
	gxEnd
;

115 
size_t
 
	gxF»eBy‹sRemaššg
 = 
cÚfigADJUSTED_HEAP_SIZE
;

124 
	#´vIn£¹BlockIÁoF»eLi¡
Ğ
pxBlockToIn£¹
 ) \

	)

126 
BlockLšk_t
 *
	gpxI‹¿tÜ
; \

127 
size_t
 
	gxBlockSize
; \

129 
	gxBlockSize
 = 
pxBlockToIn£¹
->
xBlockSize
; \

133  
	gpxI‹¿tÜ
 = &
xS¹
;…xI‹¿tÜ->
	gpxNextF»eBlock
->
	gxBlockSize
 < xBlockSize;…xI‹¿tÜ = 
pxI‹¿tÜ
->
pxNextF»eBlock
 ) \

140 
pxBlockToIn£¹
->
pxNextF»eBlock
 = 
pxI‹¿tÜ
->pxNextFreeBlock; \

141 
	gpxI‹¿tÜ
->
	gpxNextF»eBlock
 = 
pxBlockToIn£¹
; \

145 *
	$pvPÜtM®loc
Ğ
size_t
 
xWª‹dSize
 )

147 
BlockLšk_t
 *
pxBlock
, *
pxP»viousBlock
, *
pxNewBlockLšk
;

148 
Ba£Ty³_t
 
xH—pHasB“nIn™Ÿli£d
 = 
pdFALSE
;

149 *
pvR‘uº
 = 
NULL
;

151 
	`vTaskSu¥’dAÎ
();

155 ifĞ
xH—pHasB“nIn™Ÿli£d
 =ğ
pdFALSE
 )

157 
	`´vH—pIn™
();

158 
xH—pHasB“nIn™Ÿli£d
 = 
pdTRUE
;

163 ifĞ
xWª‹dSize
 > 0 )

165 
xWª‹dSize
 +ğ
h—pSTRUCT_SIZE
;

168 ifĞĞ
xWª‹dSize
 & 
pÜtBYTE_ALIGNMENT_MASK
 ) != 0 )

171 
xWª‹dSize
 +ğĞ
pÜtBYTE_ALIGNMENT
 - ( xWª‹dSiz& 
pÜtBYTE_ALIGNMENT_MASK
 ) );

175 ifĞĞ
xWª‹dSize
 > 0 ) && ( xWª‹dSiz< 
cÚfigADJUSTED_HEAP_SIZE
 ) )

179 
pxP»viousBlock
 = &
xS¹
;

180 
pxBlock
 = 
xS¹
.
pxNextF»eBlock
;

181  ( 
pxBlock
->
xBlockSize
 < 
xWª‹dSize
 ) && (…xBlock->
pxNextF»eBlock
 !ğ
NULL
 ) )

183 
pxP»viousBlock
 = 
pxBlock
;

184 
pxBlock
 =…xBlock->
pxNextF»eBlock
;

188 ifĞ
pxBlock
 !ğ&
xEnd
 )

192 
pvR‘uº
 = ( * ) ( ( ( 
ušt8_t
 * ) 
pxP»viousBlock
->
pxNextF»eBlock
 ) + 
h—pSTRUCT_SIZE
 );

196 
pxP»viousBlock
->
pxNextF»eBlock
 = 
pxBlock
->pxNextFreeBlock;

199 ifĞĞ
pxBlock
->
xBlockSize
 - 
xWª‹dSize
 ) > 
h—pMINIMUM_BLOCK_SIZE
 )

204 
pxNewBlockLšk
 = ( * ) ( ( ( 
ušt8_t
 * ) 
pxBlock
 ) + 
xWª‹dSize
 );

208 
pxNewBlockLšk
->
xBlockSize
 = 
pxBlock
->xBlockSiz- 
xWª‹dSize
;

209 
pxBlock
->
xBlockSize
 = 
xWª‹dSize
;

212 
	`´vIn£¹BlockIÁoF»eLi¡
ĞĞ
pxNewBlockLšk
 ) );

215 
xF»eBy‹sRemaššg
 -ğ
pxBlock
->
xBlockSize
;

219 
	`ŒaûMALLOC
Ğ
pvR‘uº
, 
xWª‹dSize
 );

221 
	`xTaskResumeAÎ
();

223 #ifĞ
cÚfigUSE_MALLOC_FAILED_HOOK
 == 1 )

225 ifĞ
pvR‘uº
 =ğ
NULL
 )

227 
	`vAµliÿtiÚM®locFaedHook
( );

228 
	`vAµliÿtiÚM®locFaedHook
();

233  
pvR‘uº
;

234 
	}
}

237 
	$vPÜtF»e
Ğ*
pv
 )

239 
ušt8_t
 *
puc
 = ( ušt8_ˆ* ) 
pv
;

240 
BlockLšk_t
 *
pxLšk
;

242 ifĞ
pv
 !ğ
NULL
 )

246 
puc
 -ğ
h—pSTRUCT_SIZE
;

250 
pxLšk
 = ( * ) 
puc
;

252 
	`vTaskSu¥’dAÎ
();

255 
	`´vIn£¹BlockIÁoF»eLi¡
ĞĞĞ
BlockLšk_t
 * ) 
pxLšk
 ) );

256 
xF»eBy‹sRemaššg
 +ğ
pxLšk
->
xBlockSize
;

257 
	`ŒaûFREE
Ğ
pv
, 
pxLšk
->
xBlockSize
 );

259 
	`xTaskResumeAÎ
();

261 
	}
}

264 
size_t
 
	$xPÜtG‘F»eH—pSize
( )

266  
xF»eBy‹sRemaššg
;

267 
	}
}

270 
	$vPÜtIn™Ÿli£Blocks
( )

273 
	}
}

276 
	$´vH—pIn™
( )

278 
BlockLšk_t
 *
pxFœ¡F»eBlock
;

279 
ušt8_t
 *
pucAligÃdH—p
;

282 
pucAligÃdH—p
 = ( 
ušt8_t
 * ) ( ( ( 
pÜtPOINTER_SIZE_TYPE
 ) &
ucH—p
[ 
pÜtBYTE_ALIGNMENT
 ] ) & ( (…ÜtPOINTER_SIZE_TYPE ) ~
pÜtBYTE_ALIGNMENT_MASK
 ) );

286 
xS¹
.
pxNextF»eBlock
 = ( * ) 
pucAligÃdH—p
;

287 
xS¹
.
xBlockSize
 = ( 
size_t
 ) 0;

290 
xEnd
.
xBlockSize
 = 
cÚfigADJUSTED_HEAP_SIZE
;

291 
xEnd
.
pxNextF»eBlock
 = 
NULL
;

295 
pxFœ¡F»eBlock
 = ( * ) 
pucAligÃdH—p
;

296 
pxFœ¡F»eBlock
->
xBlockSize
 = 
cÚfigADJUSTED_HEAP_SIZE
;

297 
pxFœ¡F»eBlock
->
pxNextF»eBlock
 = &
xEnd
;

298 
	}
}

	@portable/MemMang/heap_3.c

78 
	~<¡dlib.h
>

83 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

85 
	~"F»eRTOS.h
"

86 
	~"sk.h
"

88 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


92 *
	$pvPÜtM®loc
Ğ
size_t
 
xWª‹dSize
 )

94 *
pvR‘uº
;

96 
	`vTaskSu¥’dAÎ
();

98 
pvR‘uº
 = 
	`m®loc
Ğ
xWª‹dSize
 );

99 
	`ŒaûMALLOC
Ğ
pvR‘uº
, 
xWª‹dSize
 );

101 
	`xTaskResumeAÎ
();

103 #ifĞ
cÚfigUSE_MALLOC_FAILED_HOOK
 == 1 )

105 ifĞ
pvR‘uº
 =ğ
NULL
 )

107 
	`vAµliÿtiÚM®locFaedHook
( );

108 
	`vAµliÿtiÚM®locFaedHook
();

113  
pvR‘uº
;

114 
	}
}

117 
	$vPÜtF»e
Ğ*
pv
 )

119 ifĞ
pv
 )

121 
	`vTaskSu¥’dAÎ
();

123 
	`ä“
Ğ
pv
 );

124 
	`ŒaûFREE
Ğ
pv
, 0 );

126 
	`xTaskResumeAÎ
();

128 
	}
}

	@portable/MemMang/heap_4.c

74 
	~<¡dlib.h
>

79 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

81 
	~"F»eRTOS.h
"

82 
	~"sk.h
"

84 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


87 
	#h—pMINIMUM_BLOCK_SIZE
 ( ( 
size_t
 ) ( 
h—pSTRUCT_SIZE
 * 2 ) )

	)

90 
	#h—pBITS_PER_BYTE
 ( ( 
size_t
 ) 8 )

	)

93 
	#h—pADJUSTED_HEAP_SIZE
 ( 
cÚfigTOTAL_HEAP_SIZE
 - 
pÜtBYTE_ALIGNMENT
 )

	)

96 
ušt8_t
 
	gucH—p
[ 
cÚfigTOTAL_HEAP_SIZE
 ];

100 
	sA_BLOCK_LINK


102 
A_BLOCK_LINK
 *
	mpxNextF»eBlock
;

103 
size_t
 
	mxBlockSize
;

104 } 
	tBlockLšk_t
;

114 
´vIn£¹BlockIÁoF»eLi¡
Ğ
BlockLšk_t
 *
pxBlockToIn£¹
 );

120 
´vH—pIn™
( );

126 cÚ¡ 
ušt16_t
 
	gh—pSTRUCT_SIZE
 = ( (  ( 
BlockLšk_t
 ) + ( 
pÜtBYTE_ALIGNMENT
 - 1 ) ) & ~
pÜtBYTE_ALIGNMENT_MASK
 );

129 cÚ¡ 
size_t
 
	gxTÙ®H—pSize
 = ( ( size_ˆè
h—pADJUSTED_HEAP_SIZE
 ) & ( ( size_ˆè~
pÜtBYTE_ALIGNMENT_MASK
 );

132 
BlockLšk_t
 
	gxS¹
, *
	gpxEnd
 = 
NULL
;

136 
size_t
 
	gxF»eBy‹sRemaššg
 = ( ( size_ˆè
h—pADJUSTED_HEAP_SIZE
 ) & ( ( size_ˆè~
pÜtBYTE_ALIGNMENT_MASK
 );

137 
size_t
 
	gxMšimumEv”F»eBy‹sRemaššg
 = ( ( size_ˆè
h—pADJUSTED_HEAP_SIZE
 ) & ( ( size_ˆè~
pÜtBYTE_ALIGNMENT_MASK
 );

143 
size_t
 
	gxBlockAÎoÿ‹dB™
 = 0;

147 *
	$pvPÜtM®loc
Ğ
size_t
 
xWª‹dSize
 )

149 
BlockLšk_t
 *
pxBlock
, *
pxP»viousBlock
, *
pxNewBlockLšk
;

150 *
pvR‘uº
 = 
NULL
;

152 
	`vTaskSu¥’dAÎ
();

156 ifĞ
pxEnd
 =ğ
NULL
 )

158 
	`´vH—pIn™
();

162 
	`mtCOVERAGE_TEST_MARKER
();

169 ifĞĞ
xWª‹dSize
 & 
xBlockAÎoÿ‹dB™
 ) == 0 )

173 ifĞ
xWª‹dSize
 > 0 )

175 
xWª‹dSize
 +ğ
h—pSTRUCT_SIZE
;

179 ifĞĞ
xWª‹dSize
 & 
pÜtBYTE_ALIGNMENT_MASK
 ) != 0x00 )

182 
xWª‹dSize
 +ğĞ
pÜtBYTE_ALIGNMENT
 - ( xWª‹dSiz& 
pÜtBYTE_ALIGNMENT_MASK
 ) );

186 
	`mtCOVERAGE_TEST_MARKER
();

191 
	`mtCOVERAGE_TEST_MARKER
();

194 ifĞĞ
xWª‹dSize
 > 0 ) && ( xWª‹dSiz<ğ
xF»eBy‹sRemaššg
 ) )

198 
pxP»viousBlock
 = &
xS¹
;

199 
pxBlock
 = 
xS¹
.
pxNextF»eBlock
;

200  ( 
pxBlock
->
xBlockSize
 < 
xWª‹dSize
 ) && (…xBlock->
pxNextF»eBlock
 !ğ
NULL
 ) )

202 
pxP»viousBlock
 = 
pxBlock
;

203 
pxBlock
 =…xBlock->
pxNextF»eBlock
;

208 ifĞ
pxBlock
 !ğ
pxEnd
 )

212 
pvR‘uº
 = ( * ) ( ( ( 
ušt8_t
 * ) 
pxP»viousBlock
->
pxNextF»eBlock
 ) + 
h—pSTRUCT_SIZE
 );

216 
pxP»viousBlock
->
pxNextF»eBlock
 = 
pxBlock
->pxNextFreeBlock;

220 ifĞĞ
pxBlock
->
xBlockSize
 - 
xWª‹dSize
 ) > 
h—pMINIMUM_BLOCK_SIZE
 )

226 
pxNewBlockLšk
 = ( * ) ( ( ( 
ušt8_t
 * ) 
pxBlock
 ) + 
xWª‹dSize
 );

230 
pxNewBlockLšk
->
xBlockSize
 = 
pxBlock
->xBlockSiz- 
xWª‹dSize
;

231 
pxBlock
->
xBlockSize
 = 
xWª‹dSize
;

234 
	`´vIn£¹BlockIÁoF»eLi¡
ĞĞ
pxNewBlockLšk
 ) );

238 
	`mtCOVERAGE_TEST_MARKER
();

241 
xF»eBy‹sRemaššg
 -ğ
pxBlock
->
xBlockSize
;

243 ifĞ
xF»eBy‹sRemaššg
 < 
xMšimumEv”F»eBy‹sRemaššg
 )

245 
xMšimumEv”F»eBy‹sRemaššg
 = 
xF»eBy‹sRemaššg
;

249 
	`mtCOVERAGE_TEST_MARKER
();

254 
pxBlock
->
xBlockSize
 |ğ
xBlockAÎoÿ‹dB™
;

255 
pxBlock
->
pxNextF»eBlock
 = 
NULL
;

259 
	`mtCOVERAGE_TEST_MARKER
();

264 
	`mtCOVERAGE_TEST_MARKER
();

269 
	`mtCOVERAGE_TEST_MARKER
();

272 
	`ŒaûMALLOC
Ğ
pvR‘uº
, 
xWª‹dSize
 );

274 
	`xTaskResumeAÎ
();

276 #ifĞ
cÚfigUSE_MALLOC_FAILED_HOOK
 == 1 )

278 ifĞ
pvR‘uº
 =ğ
NULL
 )

280 
	`vAµliÿtiÚM®locFaedHook
( );

281 
	`vAµliÿtiÚM®locFaedHook
();

285 
	`mtCOVERAGE_TEST_MARKER
();

290  
pvR‘uº
;

291 
	}
}

294 
	$vPÜtF»e
Ğ*
pv
 )

296 
ušt8_t
 *
puc
 = ( ušt8_ˆ* ) 
pv
;

297 
BlockLšk_t
 *
pxLšk
;

299 ifĞ
pv
 !ğ
NULL
 )

303 
puc
 -ğ
h—pSTRUCT_SIZE
;

306 
pxLšk
 = ( * ) 
puc
;

309 
	`cÚfigASSERT
ĞĞ
pxLšk
->
xBlockSize
 & 
xBlockAÎoÿ‹dB™
 ) != 0 );

310 
	`cÚfigASSERT
Ğ
pxLšk
->
pxNextF»eBlock
 =ğ
NULL
 );

312 ifĞĞ
pxLšk
->
xBlockSize
 & 
xBlockAÎoÿ‹dB™
 ) != 0 )

314 ifĞ
pxLšk
->
pxNextF»eBlock
 =ğ
NULL
 )

318 
pxLšk
->
xBlockSize
 &ğ~
xBlockAÎoÿ‹dB™
;

320 
	`vTaskSu¥’dAÎ
();

323 
xF»eBy‹sRemaššg
 +ğ
pxLšk
->
xBlockSize
;

324 
	`ŒaûFREE
Ğ
pv
, 
pxLšk
->
xBlockSize
 );

325 
	`´vIn£¹BlockIÁoF»eLi¡
ĞĞĞ
BlockLšk_t
 * ) 
pxLšk
 ) );

327 
	`xTaskResumeAÎ
();

331 
	`mtCOVERAGE_TEST_MARKER
();

336 
	`mtCOVERAGE_TEST_MARKER
();

339 
	}
}

342 
size_t
 
	$xPÜtG‘F»eH—pSize
( )

344  
xF»eBy‹sRemaššg
;

345 
	}
}

348 
size_t
 
	$xPÜtG‘MšimumEv”F»eH—pSize
( )

350  
xMšimumEv”F»eBy‹sRemaššg
;

351 
	}
}

354 
	$vPÜtIn™Ÿli£Blocks
( )

357 
	}
}

360 
	$´vH—pIn™
( )

362 
BlockLšk_t
 *
pxFœ¡F»eBlock
;

363 
ušt8_t
 *
pucH—pEnd
, *
pucAligÃdH—p
;

366 
pucAligÃdH—p
 = ( 
ušt8_t
 * ) ( ( ( 
pÜtPOINTER_SIZE_TYPE
 ) &
ucH—p
[ 
pÜtBYTE_ALIGNMENT
 ] ) & ( (…ÜtPOINTER_SIZE_TYPE ) ~
pÜtBYTE_ALIGNMENT_MASK
 ) );

370 
xS¹
.
pxNextF»eBlock
 = ( * ) 
pucAligÃdH—p
;

371 
xS¹
.
xBlockSize
 = ( 
size_t
 ) 0;

375 
pucH—pEnd
 = 
pucAligÃdH—p
 + 
xTÙ®H—pSize
;

376 
pucH—pEnd
 -ğ
h—pSTRUCT_SIZE
;

377 
pxEnd
 = ( * ) 
pucH—pEnd
;

378 
	`cÚfigASSERT
ĞĞĞĞ
ušt32_t
 ) 
pxEnd
 ) & ( ( ušt32_ˆè
pÜtBYTE_ALIGNMENT_MASK
 ) ) == 0UL );

379 
pxEnd
->
xBlockSize
 = 0;

380 
pxEnd
->
pxNextF»eBlock
 = 
NULL
;

384 
pxFœ¡F»eBlock
 = ( * ) 
pucAligÃdH—p
;

385 
pxFœ¡F»eBlock
->
xBlockSize
 = 
xTÙ®H—pSize
 - 
h—pSTRUCT_SIZE
;

386 
pxFœ¡F»eBlock
->
pxNextF»eBlock
 = 
pxEnd
;

389 
xF»eBy‹sRemaššg
 -ğ
h—pSTRUCT_SIZE
;

392 
xBlockAÎoÿ‹dB™
 = ( ( 
size_t
 ) 1 ) << ( ( Ğsize_ˆè* 
h—pBITS_PER_BYTE
 ) - 1 );

393 
	}
}

396 
	$´vIn£¹BlockIÁoF»eLi¡
Ğ
BlockLšk_t
 *
pxBlockToIn£¹
 )

398 
BlockLšk_t
 *
pxI‹¿tÜ
;

399 
ušt8_t
 *
puc
;

403  
pxI‹¿tÜ
 = &
xS¹
;…xI‹¿tÜ->
pxNextF»eBlock
 < 
pxBlockToIn£¹
;…xIterator =…xIterator->pxNextFreeBlock )

410 
puc
 = ( 
ušt8_t
 * ) 
pxI‹¿tÜ
;

411 ifĞĞ
puc
 + 
pxI‹¿tÜ
->
xBlockSize
 ) =ğĞ
ušt8_t
 * ) 
pxBlockToIn£¹
 )

413 
pxI‹¿tÜ
->
xBlockSize
 +ğ
pxBlockToIn£¹
->xBlockSize;

414 
pxBlockToIn£¹
 = 
pxI‹¿tÜ
;

418 
	`mtCOVERAGE_TEST_MARKER
();

423 
puc
 = ( 
ušt8_t
 * ) 
pxBlockToIn£¹
;

424 ifĞĞ
puc
 + 
pxBlockToIn£¹
->
xBlockSize
 ) =ğĞ
ušt8_t
 * ) 
pxI‹¿tÜ
->
pxNextF»eBlock
 )

426 ifĞ
pxI‹¿tÜ
->
pxNextF»eBlock
 !ğ
pxEnd
 )

429 
pxBlockToIn£¹
->
xBlockSize
 +ğ
pxI‹¿tÜ
->
pxNextF»eBlock
->xBlockSize;

430 
pxBlockToIn£¹
->
pxNextF»eBlock
 = 
pxI‹¿tÜ
->pxNextFreeBlock->pxNextFreeBlock;

434 
pxBlockToIn£¹
->
pxNextF»eBlock
 = 
pxEnd
;

439 
pxBlockToIn£¹
->
pxNextF»eBlock
 = 
pxI‹¿tÜ
->pxNextFreeBlock;

446 ifĞ
pxI‹¿tÜ
 !ğ
pxBlockToIn£¹
 )

448 
pxI‹¿tÜ
->
pxNextF»eBlock
 = 
pxBlockToIn£¹
;

452 
	`mtCOVERAGE_TEST_MARKER
();

454 
	}
}

	@portable/Paradigm/Tern_EE/large_untested/port.c

73 
	~<embedded.h
>

74 
	~<«.h
>

77 
	~"F»eRTOS.h
"

78 
	~"sk.h
"

79 
	~"pÜsm.h
"

82 
	#pÜtTIMER_COMPARE
 ( 
ušt16_t
 ) ( ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) / ( 
ušt32_t
 ) 4 )

	)

85 
	#pÜtENABLE_TIMER_AND_INTERRUPT
 ( 
ušt16_t
 ) 0xe001

	)

88 
	#pÜtEIO_REGISTER
 0xff22

	)

89 
	#pÜtCLEAR_INTERRUPT
 0x0008

	)

92 
´vS‘upTim”IÁ”ru±
( );

96 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

99 
__š‹¼u±
 
__çr
 
´vP»em±iveTick
( );

103 
__š‹¼u±
 
__çr
 
´vNÚP»em±iveTick
( );

107 
__š‹¼u±
 
__çr
 
´vY›ldProûssÜ
( );

112 
__š‹¼u±
 
__çr
 
´vDummyISR
( );

116 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

118 
SckTy³_t
 
DS_Reg
 = 0;

123 *
pxTİOfSck
 = 0x1111;

124 
pxTİOfSck
--;

125 *
pxTİOfSck
 = 0x2222;

126 
pxTİOfSck
--;

127 *
pxTİOfSck
 = 0x3333;

128 
pxTİOfSck
--;

134 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pvP¬am‘”s
 );

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pvP¬am‘”s
 );

137 
pxTİOfSck
--;

138 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pxCode
 );

139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pxCode
 );

141 
pxTİOfSck
--;

144 *
pxTİOfSck
 = 
pÜtINITIAL_SW
;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pxCode
 );

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pxCode
 );

149 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xAAAA;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBBBB;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xCCCC;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDDDD;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xEEEE;

163 
pxTİOfSck
--;

166 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

168 *
pxTİOfSck
 = 
DS_Reg
;

169 
pxTİOfSck
--;

170 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0123;

171 
pxTİOfSck
--;

172 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDDDD;

173 
pxTİOfSck
--;

174 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBBBB;

176  
pxTİOfSck
;

177 
	}
}

180 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

186 
	`£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
´vY›ldProûssÜ
 );

189 
	`´vS‘upTim”IÁ”ru±
();

192 
	`pÜtFIRST_CONTEXT
();

195  
pdFALSE
;

196 
	}
}

199 
__š‹¼u±
 
__çr
 
	$´vDummyISR
( )

204 
	`ouÜt
Ğ
pÜtEIO_REGISTER
, 
pÜtCLEAR_INTERRUPT
 );

205 
	}
}

210 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

211 
__š‹¼u±
 
__çr
 
	$´vP»em±iveTick
( )

214 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

217 
	`pÜtSWITCH_CONTEXT
();

221 
	`ouÜt
Ğ
pÜtEIO_REGISTER
, 
pÜtCLEAR_INTERRUPT
 );

222 
	}
}

224 
__š‹¼u±
 
__çr
 
	$´vNÚP»em±iveTick
( )

228 
	`xTaskInüem’tTick
();

231 
	`ouÜt
Ğ
pÜtEIO_REGISTER
, 
pÜtCLEAR_INTERRUPT
 );

232 
	}
}

236 
__š‹¼u±
 
__çr
 
	$´vY›ldProûssÜ
( )

239 
	`pÜtSWITCH_CONTEXT
();

240 
	}
}

243 
	$vPÜtEndScheduËr
( )

246 
	}
}

249 
	$´vS‘upTim”IÁ”ru±
( )

251 cÚ¡ 
ušt16_t
 
usTim”ACom·»
 = 
pÜtTIMER_COMPARE
, 
usTim”AMode
 = 
pÜtENABLE_TIMER_AND_INTERRUPT
;

252 cÚ¡ 
ušt16_t
 
usT2_IRQ
 = 0x13;

256 
	`t2_š™
Ğ
usTim”AMode
, 
usTim”ACom·»
, 
´vDummyISR
 );

259 
	`pÜtDISABLE_INTERRUPTS
();

261 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

264 
	`£tveù
Ğ
usT2_IRQ
, 
´vP»em±iveTick
 );

268 
	`£tveù
Ğ
usT2_IRQ
, 
´vNÚP»em±iveTick
 );

270 
	}
}

	@portable/Paradigm/Tern_EE/large_untested/portasm.h

66 
	tTCB_t
;

67 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

68 
vTaskSw™chCÚ‹xt
( );

75 
pÜtSWITCH_CONTEXT
( );

82 
pÜtFIRST_CONTEXT
( );

84 
	#pÜtSWITCH_CONTEXT
(è\

	)

85 
	gasm
 { 
mov
 
	gax
, 
£g
 
	gpxCu¼’tTCB
 } \

86 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

87 
	gasm
 { 
Ës
 
	gbx
, 
	gpxCu¼’tTCB
 } \

88 
	gasm
 { 
mov
 
	ges
:0x2[ 
bx
 ], 
	gss
 } \

89 
	gasm
 { 
mov
 
	ges
:[ 
bx
 ], 
	g¥
 } \

90 
	gasm
 { 
ÿÎ
 
çr
 
±r
 
	gvTaskSw™chCÚ‹xt
 } \

91 
	gasm
 { 
mov
 
	gax
, 
£g
 
	gpxCu¼’tTCB
 } \

92 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

93 
	gasm
 { 
Ës
 
	gbx
, 
dwÜd
 
±r
 
	gpxCu¼’tTCB
 } \

94 
	gasm
 { 
mov
 
	gss
, 
	ges
:[ 
bx
 + 2 ] } \

95 
asm
 { 
mov
 
¥
, 
	ges
:[ 
bx
 ] }

97 
	#pÜtFIRST_CONTEXT
(è\

	)

98 
asm
 { 
mov
 
ax
, 
£g
 
	gpxCu¼’tTCB
 } \

99 
	gasm
 { 
mov
 
	gds
, 
	gax
 } \

100 
	gasm
 { 
Ës
 
	gbx
, 
dwÜd
 
±r
 
	gpxCu¼’tTCB
 } \

101 
	gasm
 { 
mov
 
	gss
, 
	ges
:[ 
bx
 + 2 ] } \

102 
asm
 { 
mov
 
¥
, 
	ges
:[ 
bx
 ] } \

103 
asm
 { 
pİ
 
bp
 } \

104 
asm
 { 
pİ
 
di
 } \

105 
asm
 { 
pİ
 
si
 } \

106 
asm
 { 
pİ
 
ds
 } \

107 
asm
 { 
pİ
 
es
 } \

108 
asm
 { 
pİ
 
dx
 } \

109 
asm
 { 
pİ
 
cx
 } \

110 
asm
 { 
pİ
 
bx
 } \

111 
asm
 { 
pİ
 
ax
 } \

112 
asm
 { 
œ‘
 }

	@portable/Paradigm/Tern_EE/large_untested/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtENTER_CRITICAL
(è
__asm
{ 
pushf
 } \

	)

108 
	g__asm
{ 
	gşi
 } \

110 
	#pÜtEXIT_CRITICAL
(è
__asm
{ 
pİf
 }

	)

112 
	#pÜtDISABLE_INTERRUPTS
(è
__asm
{ 
şi
 }

	)

114 
	#pÜtENABLE_INTERRUPTS
(è
__asm
{ 
¡i
 }

	)

118 
	#pÜtNOP
(è
__asm
{ 
nİ
 }

	)

119 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

120 
	#pÜtSWITCH_INT_NUMBER
 0x80

	)

121 
	#pÜtYIELD
(è
__asm
{ 
pÜtSWITCH_INT_NUMBER
 }

	)

122 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

123 
	#pÜtBYTE_ALIGNMENT
 2

	)

124 
	#pÜtINITIAL_SW
 ( ( 
pÜtSTACK_TYPE
 ) 0x0202 )

	)

128 
	#pÜtINPUT_BYTE
Ğ
xAddr
 ) 
	`šp
ĞxAdd¸)

	)

129 
	#pÜtOUTPUT_BYTE
Ğ
xAddr
, 
ucV®ue
 ) 
	`ou
ĞxAddr, ucV®u)

	)

130 
	#pÜtINPUT_WORD
Ğ
xAddr
 ) 
	`špw
ĞxAdd¸)

	)

131 
	#pÜtOUTPUT_WORD
Ğ
xAddr
, 
usV®ue
 ) 
	`ouw
ĞxAddr, usV®u)

	)

135 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vTaskFunùiÚ
, 
vP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*
pvP¬am‘”s
 )

	)

136 
	#pÜtTASK_FUNCTION
Ğ
vTaskFunùiÚ
, 
vP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*
pvP¬am‘”s
 )

	)

138 #ifdeà
__ılu¥lus


	@portable/Paradigm/Tern_EE/small/port.c

73 
	~<embedded.h
>

74 
	~<«.h
>

77 
	~"F»eRTOS.h
"

78 
	~"sk.h
"

79 
	~"pÜsm.h
"

82 
	#pÜtPRESCALE_VALUE
 ( 16 )

	)

83 
	#pÜtTIMER_COMPARE
 ( 
cÚfigCPU_CLOCK_HZ
 / ( 
cÚfigTICK_RATE_HZ
 * 4UL ) )

	)

86 
	#pÜtENABLE_TIMER_AND_INTERRUPT
 ( 
ušt16_t
 ) 0xe00b

	)

87 
	#pÜtENABLE_TIMER
 ( 
ušt16_t
 ) 0xC001

	)

90 
	#pÜtEIO_REGISTER
 0xff22

	)

91 
	#pÜtCLEAR_INTERRUPT
 0x0008

	)

94 
´vS‘upTim”IÁ”ru±
( );

98 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

101 
__š‹¼u±
 
__çr
 
´vP»em±iveTick
( );

105 
__š‹¼u±
 
__çr
 
´vNÚP»em±iveTick
( );

109 
__š‹¼u±
 
__çr
 
´vY›ldProûssÜ
( );

113 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

115 
SckTy³_t
 
DS_Reg
 = 0;

118 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

123 *
pxTİOfSck
 = 0x1111;

124 
pxTİOfSck
--;

125 *
pxTİOfSck
 = 0x2222;

126 
pxTİOfSck
--;

127 *
pxTİOfSck
 = 0x3333;

128 
pxTİOfSck
--;

134 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pvP¬am‘”s
 );

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pxCode
 );

137 
pxTİOfSck
--;

140 *
pxTİOfSck
 = 
pÜtINITIAL_SW
;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pxCode
 );

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pxCode
 );

145 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xAAAA;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBBBB;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xCCCC;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDDDD;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xEEEE;

159 
pxTİOfSck
--;

161 *
pxTİOfSck
 = 
DS_Reg
;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0123;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDDDD;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBBBB;

169  
pxTİOfSck
;

170 
	}
}

173 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

179 
	`£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
´vY›ldProûssÜ
 );

182 
	`´vS‘upTim”IÁ”ru±
();

185 
	`pÜtFIRST_CONTEXT
();

188  
pdFALSE
;

189 
	}
}

194 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

195 
__š‹¼u±
 
__çr
 
	$´vP»em±iveTick
( )

198 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

201 
	`pÜtEND_SWITCHING_ISR
();

205 
	`ouÜt
Ğ
pÜtEIO_REGISTER
, 
pÜtCLEAR_INTERRUPT
 );

206 
	}
}

208 
__š‹¼u±
 
__çr
 
	$´vNÚP»em±iveTick
( )

212 
	`xTaskInüem’tTick
();

215 
	`ouÜt
Ğ
pÜtEIO_REGISTER
, 
pÜtCLEAR_INTERRUPT
 );

216 
	}
}

220 
__š‹¼u±
 
__çr
 
	$´vY›ldProûssÜ
( )

223 
	`pÜtEND_SWITCHING_ISR
();

224 
	}
}

227 
	$vPÜtEndScheduËr
( )

230 
	}
}

233 
	$´vS‘upTim”IÁ”ru±
( )

235 cÚ¡ 
ušt32_t
 
ulCom·»V®ue
 = 
pÜtTIMER_COMPARE
;

236 
ušt16_t
 
usTim”Com·»
;

238 
usTim”Com·»
 = ( 
ušt16_t
 ) ( 
ulCom·»V®ue
 >> 4 );

239 
	`t2_š™
Ğ
pÜtENABLE_TIMER
, 
pÜtPRESCALE_VALUE
, 
NULL
 );

241 #ifĞ
cÚfigUSE_PREEMPTION
 == 1 )

244 
	`t1_š™
Ğ
pÜtENABLE_TIMER_AND_INTERRUPT
, 
usTim”Com·»
, usTim”Com·», 
´vP»em±iveTick
 );

248 
	`t1_š™
Ğ
pÜtENABLE_TIMER_AND_INTERRUPT
, 
usTim”Com·»
, usTim”Com·», 
´vNÚP»em±iveTick
 );

250 
	}
}

	@portable/Paradigm/Tern_EE/small/portasm.h

66 #iâdeà
PORT_ASM_H


67 
	#PORT_ASM_H


	)

69 
	tTCB_t
;

70 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

71 
vTaskSw™chCÚ‹xt
( );

78 
pÜtEND_SWITCHING_ISR
( );

85 
pÜtFIRST_CONTEXT
( );

87 
	#pÜtEND_SWITCHING_ISR
(è\

	)

88 
	gasm
 { 
mov
 
	gbx
, [
pxCu¼’tTCB
] } \

89 
	gasm
 { 
mov
 
wÜd
 
	g±r
 [
bx
], 
	g¥
 } \

90 
	gasm
 { 
ÿÎ
 
çr
 
±r
 
	gvTaskSw™chCÚ‹xt
 } \

91 
	gasm
 { 
mov
 
	gbx
, [
pxCu¼’tTCB
] } \

92 
	gasm
 { 
mov
 
	g¥
, [
bx
] }

94 
	#pÜtFIRST_CONTEXT
(è\

	)

95 
	gasm
 { 
mov
 
	gbx
, [
pxCu¼’tTCB
] } \

96 
	gasm
 { 
mov
 
	g¥
, [
bx
] } \

97 
	gasm
 { 
pİ
 
	gbp
 } \

98 
	gasm
 { 
pİ
 
	gdi
 } \

99 
	gasm
 { 
pİ
 
	gsi
 } \

100 
	gasm
 { 
pİ
 
	gds
 } \

101 
	gasm
 { 
pİ
 
	ges
 } \

102 
	gasm
 { 
pİ
 
	gdx
 } \

103 
	gasm
 { 
pİ
 
	gcx
 } \

104 
	gasm
 { 
pİ
 
	gbx
 } \

105 
	gasm
 { 
pİ
 
	gax
 } \

106 
	gasm
 { 
	gœ‘
 }

	@portable/Paradigm/Tern_EE/small/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

97 Ğ
__š‹¼u±
 
	t__çr
 *
	tpxISR
 )();

99 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

100 
ušt16_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

103 
ušt32_t
 
	tTickTy³_t
;

104 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

109 
	#pÜtENTER_CRITICAL
(è
__asm
{ 
pushf
 } \

	)

110 
	g__asm
{ 
	gşi
 } \

112 
	#pÜtEXIT_CRITICAL
(è
__asm
{ 
pİf
 }

	)

114 
	#pÜtDISABLE_INTERRUPTS
(è
__asm
{ 
şi
 }

	)

116 
	#pÜtENABLE_INTERRUPTS
(è
__asm
{ 
¡i
 }

	)

120 
	#pÜtNOP
(è
__asm
{ 
nİ
 }

	)

121 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

122 
	#pÜtSWITCH_INT_NUMBER
 0x80

	)

123 
	#pÜtYIELD
(è
__asm
{ 
pÜtSWITCH_INT_NUMBER
 }

	)

124 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

125 
	#pÜtBYTE_ALIGNMENT
 2

	)

126 
	#pÜtINITIAL_SW
 ( ( 
pÜtSTACK_TYPE
 ) 0x0202 )

	)

130 
	#pÜtINPUT_BYTE
Ğ
xAddr
 ) 
	`šp
ĞxAdd¸)

	)

131 
	#pÜtOUTPUT_BYTE
Ğ
xAddr
, 
ucV®ue
 ) 
	`ou
ĞxAddr, ucV®u)

	)

132 
	#pÜtINPUT_WORD
Ğ
xAddr
 ) 
	`špw
ĞxAdd¸)

	)

133 
	#pÜtOUTPUT_WORD
Ğ
xAddr
, 
usV®ue
 ) 
	`ouw
ĞxAddr, usV®u)

	)

137 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vTaskFunùiÚ
, 
vP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*
pvP¬am‘”s
 )

	)

138 
	#pÜtTASK_FUNCTION
Ğ
vTaskFunùiÚ
, 
vP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*
pvP¬am‘”s
 )

	)

140 #ifdeà
__ılu¥lus


	@portable/RVDS/ARM7_LPC21xx/port.c

68 
	~<¡dlib.h
>

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

76 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

77 
	#pÜtINSTRUCTION_SIZE
 ( ( 
SckTy³_t
 ) 4 )

	)

78 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
SckTy³_t
 ) 0 )

	)

81 
	#pÜtENABLE_TIMER
 ( ( 
ušt8_t
 ) 0x01 )

	)

82 
	#pÜtPRESCALE_VALUE
 0x00

	)

83 
	#pÜtINTERRUPT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x01 )

	)

84 
	#pÜtRESET_COUNT_ON_MATCH
 ( ( 
ušt32_t
 ) 0x02 )

	)

87 
	#pÜtTIMER_VIC_CHANNEL
 ( ( 
ušt32_t
 ) 0x0004 )

	)

88 
	#pÜtTIMER_VIC_CHANNEL_BIT
 ( ( 
ušt32_t
 ) 0x0010 )

	)

89 
	#pÜtTIMER_VIC_ENABLE
 ( ( 
ušt32_t
 ) 0x0020 )

	)

92 
	#pÜtTIMER_MATCH_ISR_BIT
 ( ( 
ušt8_t
 ) 0x01 )

	)

93 
	#pÜtCLEAR_VIC_INTERRUPT
 ( ( 
ušt32_t
 ) 0 )

	)

103 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

104 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

109 
´vS‘upTim”IÁ”ru±
( );

115 
__asm
 
vPÜtS¹Fœ¡Task
( );

122 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

124 
SckTy³_t
 *
pxOrigš®TOS
;

131 
pxOrigš®TOS
 = 
pxTİOfSck
;

135 
pxTİOfSck
--;

140 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
 + 
pÜtINSTRUCTION_SIZE
;

141 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaaaaaa;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxOrigš®TOS
;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

168 
pxTİOfSck
--;

169 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

170 
pxTİOfSck
--;

171 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

172 
pxTİOfSck
--;

176 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

178 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 0x01UL ) != 0x00UL )

181 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

184 
pxTİOfSck
--;

191 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_SECTION_NESTING
;

193  
pxTİOfSck
;

194 
	}
}

197 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

200 
	`´vS‘upTim”IÁ”ru±
();

204 
	`vPÜtS¹Fœ¡Task
();

208 
	}
}

211 
	$vPÜtEndScheduËr
( )

216 
	}
}

219 #ià
cÚfigUSE_PREEMPTION
 == 0

225 
	$vNÚP»em±iveTick
Ğè
__œq
;

226 
	$vNÚP»em±iveTick
Ğè
__œq


230 
	`xTaskInüem’tTick
();

232 
T0IR
 = 
pÜtTIMER_MATCH_ISR_BIT
;

233 
VICVeùAddr
 = 
pÜtCLEAR_VIC_INTERRUPT
;

234 
	}
}

246 
vP»em±iveTick
( );

251 
	$´vS‘upTim”IÁ”ru±
( )

253 
ušt32_t
 
ulCom·»M©ch
;

257 
T0PR
 = 
pÜtPRESCALE_VALUE
;

260 
ulCom·»M©ch
 = 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
;

264 #ià
pÜtPRESCALE_VALUE
 != 0

266 
ulCom·»M©ch
 /ğĞ
pÜtPRESCALE_VALUE
 + 1 );

270 
T0MR0
 = 
ulCom·»M©ch
;

273 
T0MCR
 = 
pÜtRESET_COUNT_ON_MATCH
 | 
pÜtINTERRUPT_ON_MATCH
;

276 
VICIÁS–eù
 &ğ~Ğ
pÜtTIMER_VIC_CHANNEL_BIT
 );

277 
VICIÁEÇbË
 |ğ
pÜtTIMER_VIC_CHANNEL_BIT
;

281 #ià
cÚfigUSE_PREEMPTION
 == 1

283 
VICVeùAddr0
 = ( 
ušt32_t
 ) 
vP»em±iveTick
;

287 
VICVeùAddr0
 = ( 
ušt32_t
 ) 
vNÚP»em±iveTick
;

291 
VICVeùCÁl0
 = 
pÜtTIMER_VIC_CHANNEL
 | 
pÜtTIMER_VIC_ENABLE
;

295 
T0TCR
 = 
pÜtENABLE_TIMER
;

296 
	}
}

299 
	$vPÜtEÁ”Cr™iÿl
( )

302 
	`__di§bË_œq
();

307 
ulCr™iÿlNe¡šg
++;

308 
	}
}

311 
	$vPÜtEx™Cr™iÿl
( )

313 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

316 
ulCr™iÿlNe¡šg
--;

320 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

323 
	`__’abË_œq
();

326 
	}
}

	@portable/RVDS/ARM7_LPC21xx/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

109 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

110 
	#pÜtBYTE_ALIGNMENT
 8

	)

124 
	#pÜtEXIT_SWITCHING_ISR
(
Sw™chRequœed
è\

	)

126 
vTaskSw™chCÚ‹xt
(); \

128 if(
	gSw™chRequœed
) \

130 
vTaskSw™chCÚ‹xt
(); \

134 
vPÜtY›ld
( );

135 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

148 
	#pÜtDISABLE_INTERRUPTS
(è
	`__di§bË_œq
()

	)

149 
	#pÜtENABLE_INTERRUPTS
(è
	`__’abË_œq
()

	)

162 
vPÜtEÁ”Cr™iÿl
( );

163 
vPÜtEx™Cr™iÿl
( );

165 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

166 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

170 
	#šlše


	)

171 

	)

172 
	#pÜtNOP
(è
__asm
{ 
NOP
 }

	)

176 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

177 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

179 #ifdeà
__ılu¥lus


	@portable/RVDS/ARM_CA9/port.c

67 
	~<¡dlib.h
>

70 
	~"F»eRTOS.h
"

71 
	~"sk.h
"

73 #iâdeà
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS


74 #”rÜ 
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

77 #iâdeà
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET


78 #”rÜ 
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

81 #iâdeà
cÚfigUNIQUE_INTERRUPT_PRIORITIES


82 #”rÜ 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

85 #iâdeà
cÚfigSETUP_TICK_INTERRUPT


86 #”rÜ 
cÚfigSETUP_TICK_INTERRUPT
(è
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

89 #iâdeà
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY


90 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
defšed
. 
S“
 
h‰p
:

93 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 == 0

94 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
nÙ
 
be
 
£t
 
to
 0

97 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 > 
cÚfigUNIQUE_INTERRUPT_PRIORITIES


98 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
Ëss
 
thª
 
Ü
 
equ®
 
to
 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
as
 
the
 
low”
h
num”ic
 
´iÜ™y
 
v®ue
h
high”
h
logiÿl
 
š‹¼u±
…riority

101 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

103 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

104 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

109 #ià
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 <ğĞ
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

110 #”rÜ 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 
mu¡
 
be
 
g»©”
 
thª
 ( 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 / 2 )

113 #iâdeà
cÚfigCLEAR_TICK_INTERRUPT


114 
	#cÚfigCLEAR_TICK_INTERRUPT
()

	)

119 #ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 16

120 
	#pÜtPRIORITY_SHIFT
 4

	)

121 
	#pÜtMAX_BINARY_POINT_VALUE
 3

	)

122 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 32

123 
	#pÜtPRIORITY_SHIFT
 3

	)

124 
	#pÜtMAX_BINARY_POINT_VALUE
 2

	)

125 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 64

126 
	#pÜtPRIORITY_SHIFT
 2

	)

127 
	#pÜtMAX_BINARY_POINT_VALUE
 1

	)

128 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 128

129 
	#pÜtPRIORITY_SHIFT
 1

	)

130 
	#pÜtMAX_BINARY_POINT_VALUE
 0

	)

131 #–ià
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 == 256

132 
	#pÜtPRIORITY_SHIFT
 0

	)

133 
	#pÜtMAX_BINARY_POINT_VALUE
 0

	)

135 #”rÜ 
Inv®id
 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 
£‰šg
. cÚfigUNIQUE_INTERRUPT_PRIORITIES 
mu¡
 
be
 
£t
 
to
 
the
 
numb”
 
of
 
unique
 
´iÜ™›s
 
im¶em’‹d
 
by
h
rg‘
 
h¬dw¬e


140 
	#pÜtNO_CRITICAL_NESTING
 ( ( 
ušt32_t
 ) 0 )

	)

144 
	#pÜtUNMASK_VALUE
 ( 0xFF )

	)

151 
	#pÜtNO_FLOATING_POINT_CONTEXT
 ( ( 
SckTy³_t
 ) 0 )

	)

154 
	#pÜtICCPMR_PRIORITY_MASK_OFFSET
 ( 0x04 )

	)

155 
	#pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 ( 0x0C )

	)

156 
	#pÜtICCEOIR_END_OF_INTERRUPT_OFFSET
 ( 0x10 )

	)

157 
	#pÜtICCBPR_BINARY_POINT_OFFSET
 ( 0x08 )

	)

158 
	#pÜtICCRPR_RUNNING_PRIORITY_OFFSET
 ( 0x14 )

	)

159 
	#pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 ( 
cÚfigINTERRUPT_CONTROLLER_BASE_ADDRESS
 + 
cÚfigINTERRUPT_CONTROLLER_CPU_INTERFACE_OFFSET
 )

	)

160 
	#pÜtICCPMR_PRIORITY_MASK_REGISTER
 ( *ĞĞvŞ©
ušt32_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCPMR_PRIORITY_MASK_OFFSET
 ) ) )

	)

161 
	#pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET
 )

	)

162 
	#pÜtICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCEOIR_END_OF_INTERRUPT_OFFSET
 )

	)

163 
	#pÜtICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
 ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCPMR_PRIORITY_MASK_OFFSET
 )

	)

164 
	#pÜtICCBPR_BINARY_POINT_REGISTER
 ( *ĞĞcÚ¡ vŞ©
ušt32_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCBPR_BINARY_POINT_OFFSET
 ) ) )

	)

165 
	#pÜtICCRPR_RUNNING_PRIORITY_REGISTER
 ( *ĞĞcÚ¡ vŞ©
ušt8_t
 * ) ( 
pÜtINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS
 + 
pÜtICCRPR_RUNNING_PRIORITY_OFFSET
 ) ) )

	)

169 
	#pÜtBINARY_POINT_BITS
 ( ( 
ušt8_t
 ) 0x03 )

	)

172 
	#pÜtINITIAL_SPSR
 ( ( 
SckTy³_t
 ) 0x1àè

	)

173 
	#pÜtTHUMB_MODE_BIT
 ( ( 
SckTy³_t
 ) 0x20 )

	)

174 
	#pÜtTHUMB_MODE_ADDRESS
 ( 0x01UL )

	)

177 
	#pÜtAPSR_MODE_BITS_MASK
 ( 0x1F )

	)

181 
	#pÜtAPSR_USER_MODE
 ( 0x10 )

	)

184 
	#pÜtCLEAR_INTERRUPT_MASK
(è\

	)

186 
__di§bË_œq
(); \

187 
	gpÜtICCPMR_PRIORITY_MASK_REGISTER
 = 
pÜtUNMASK_VALUE
; \

188 
__asm
( "DSB \n" \

190 
__’abË_œq
(); \

199 
vPÜtRe¡ÜeTaskCÚ‹xt
( );

208 vŞ©
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 9999UL;

213 
ušt32_t
 
ulICCIAR
 
__©Œibu‹__
ĞĞ
©
Ğ
pÜtICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS
 ) ) );

214 
ušt32_t
 
ulICCEOIR
 
__©Œibu‹__
ĞĞ
©
Ğ
pÜtICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS
 ) ) );

215 
ušt32_t
 
ulICCPMR
 
__©Œibu‹__
ĞĞ
©
Ğ
pÜtICCPMR_PRIORITY_MASK_REGISTER_ADDRESS
 ) ) );

216 
ušt32_t
 
ulAsmAPIPriÜ™yMask
 
__©Œibu‹__
ĞĞ
©
Ğ
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 ) ) );

220 
ušt32_t
 
	gulPÜtTaskHasFPUCÚ‹xt
 = 
pdFALSE
;

223 
ušt32_t
 
	gulPÜtY›ldRequœed
 = 
pdFALSE
;

227 
ušt32_t
 
	gulPÜtIÁ”ru±Ne¡šg
 = 0UL;

234 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

242 *
pxTİOfSck
 = 
NULL
;

243 
pxTİOfSck
--;

244 *
pxTİOfSck
 = 
NULL
;

245 
pxTİOfSck
--;

246 *
pxTİOfSck
 = 
NULL
;

247 
pxTİOfSck
--;

248 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtINITIAL_SPSR
;

250 ifĞĞĞ
ušt32_t
 ) 
pxCode
 & 
pÜtTHUMB_MODE_ADDRESS
 ) != 0x00UL )

253 *
pxTİOfSck
 |ğ
pÜtTHUMB_MODE_BIT
;

256 
pxTİOfSck
--;

259 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

260 
pxTİOfSck
--;

263 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

264 
pxTİOfSck
--;

265 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x12121212;

266 
pxTİOfSck
--;

267 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11111111;

268 
pxTİOfSck
--;

269 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x10101010;

270 
pxTİOfSck
--;

271 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x09090909;

272 
pxTİOfSck
--;

273 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x08080808;

274 
pxTİOfSck
--;

275 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x07070707;

276 
pxTİOfSck
--;

277 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x06060606;

278 
pxTİOfSck
--;

279 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x05050505;

280 
pxTİOfSck
--;

281 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x04040404;

282 
pxTİOfSck
--;

283 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x03030303;

284 
pxTİOfSck
--;

285 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x02020202;

286 
pxTİOfSck
--;

287 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x01010101;

288 
pxTİOfSck
--;

289 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

290 
pxTİOfSck
--;

294 *
pxTİOfSck
 = 
pÜtNO_CRITICAL_NESTING
;

295 
pxTİOfSck
--;

300 *
pxTİOfSck
 = 
pÜtNO_FLOATING_POINT_CONTEXT
;

302  
pxTİOfSck
;

303 
	}
}

306 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

308 
ušt32_t
 
ulAPSR
;

312 
	`__asm
( "MRS ulAPSR, APSR" );

313 
ulAPSR
 &ğ
pÜtAPSR_MODE_BITS_MASK
;

314 
	`cÚfigASSERT
Ğ
ulAPSR
 !ğ
pÜtAPSR_USER_MODE
 );

316 ifĞ
ulAPSR
 !ğ
pÜtAPSR_USER_MODE
 )

321 
	`cÚfigASSERT
ĞĞ
pÜtICCBPR_BINARY_POINT_REGISTER
 & 
pÜtBINARY_POINT_BITS
 ) <ğ
pÜtMAX_BINARY_POINT_VALUE
 );

323 ifĞĞ
pÜtICCBPR_BINARY_POINT_REGISTER
 & 
pÜtBINARY_POINT_BITS
 ) <ğ
pÜtMAX_BINARY_POINT_VALUE
 )

326 
	`cÚfigSETUP_TICK_INTERRUPT
();

328 
	`__’abË_œq
();

329 
	`vPÜtRe¡ÜeTaskCÚ‹xt
();

337 
	}
}

340 
	$vPÜtEndScheduËr
( )

344 
	`cÚfigASSERT
Ğ
ulCr™iÿlNe¡šg
 == 1000UL );

345 
	}
}

348 
	$vPÜtEÁ”Cr™iÿl
( )

351 
	`ulPÜtS‘IÁ”ru±Mask
();

356 
ulCr™iÿlNe¡šg
++;

357 
	}
}

360 
	$vPÜtEx™Cr™iÿl
( )

362 ifĞ
ulCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_NESTING
 )

366 
ulCr™iÿlNe¡šg
--;

370 ifĞ
ulCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_NESTING
 )

374 
	`pÜtCLEAR_INTERRUPT_MASK
();

377 
	}
}

380 
	$F»eRTOS_Tick_HªdËr
( )

385 
	`__di§bË_œq
();

386 
pÜtICCPMR_PRIORITY_MASK_REGISTER
 = ( 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 );

387 
	`__asm
( "DSB \n"

389 
	`__’abË_œq
();

392 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

394 
ulPÜtY›ldRequœed
 = 
pdTRUE
;

398 
	`pÜtCLEAR_INTERRUPT_MASK
();

399 
	`cÚfigCLEAR_TICK_INTERRUPT
();

400 
	}
}

403 
	$vPÜtTaskU£sFPU
( )

405 
ušt32_t
 
ulIn™ŸlFPSCR
 = 0;

409 
ulPÜtTaskHasFPUCÚ‹xt
 = 
pdTRUE
;

412 
	`__asm
( "FMXR FPSCR, ulInitialFPSCR" );

413 
	}
}

416 
	$vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 )

418 ifĞ
ulNewMaskV®ue
 =ğ
pdFALSE
 )

420 
	`pÜtCLEAR_INTERRUPT_MASK
();

422 
	}
}

425 
ušt32_t
 
	$ulPÜtS‘IÁ”ru±Mask
( )

427 
ušt32_t
 
ulR‘uº
;

429 
	`__di§bË_œq
();

430 ifĞ
pÜtICCPMR_PRIORITY_MASK_REGISTER
 =ğĞ
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 ) )

433 
ulR‘uº
 = 
pdTRUE
;

437 
ulR‘uº
 = 
pdFALSE
;

438 
pÜtICCPMR_PRIORITY_MASK_REGISTER
 = ( 
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 );

439 
	`__asm
( "DSB \n"

442 
	`__’abË_œq
();

444  
ulR‘uº
;

445 
	}
}

448 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

450 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

470 
	`cÚfigASSERT
Ğ
pÜtICCRPR_RUNNING_PRIORITY_REGISTER
 >ğĞ
cÚfigMAX_API_CALL_INTERRUPT_PRIORITY
 << 
pÜtPRIORITY_SHIFT
 ) );

482 
	`cÚfigASSERT
Ğ
pÜtICCBPR_BINARY_POINT_REGISTER
 <ğ
pÜtMAX_BINARY_POINT_VALUE
 );

483 
	}
}

	@portable/RVDS/ARM_CA9/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

116 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 )\

	)

118 
ušt32_t
 
ulPÜtY›ldRequœed
; \

120 ifĞ
	gxSw™chRequœed
 !ğ
pdFALSE
 ) \

122 
ulPÜtY›ldRequœed
 = 
pdTRUE
; \

126 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

127 
	#pÜtYIELD
(è
	`__asm
Ğ"SWI 0" );

	)

134 
vPÜtEÁ”Cr™iÿl
( );

135 
vPÜtEx™Cr™iÿl
( );

136 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

137 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMaskV®ue
 );

141 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
();

	)

142 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
();

	)

143 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

144 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
Ğ0 )

	)

145 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

146 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
(x)

	)

153 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

154 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

158 
F»eRTOS_Tick_HªdËr
( );

162 
vPÜtTaskU£sFPU
( );

163 
	#pÜtTASK_USES_FLOATING_POINT
(è
	`vPÜtTaskU£sFPU
()

	)

165 
	#pÜtLOWEST_INTERRUPT_PRIORITY
 ( ( ( 
ušt32_t
 ) 
cÚfigUNIQUE_INTERRUPT_PRIORITIES
 ) - 1UL )

	)

166 
	#pÜtLOWEST_USABLE_INTERRUPT_PRIORITY
 ( 
pÜtLOWEST_INTERRUPT_PRIORITY
 - 1UL )

	)

169 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

172 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

173 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

177 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`__şz
ĞuxR—dyPriÜ™› è)

	)

181 #ifdeà
cÚfigASSERT


182 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

183 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

186 
	#pÜtNOP
(è
	`__nİ
()

	)

188 #ifdeà
__ılu¥lus


	@portable/RVDS/ARM_CM0/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	#pÜtNVIC_SYSTICK_CTRL
 ( ( vŞ©
ušt32_t
 *è0xe000e010 )

	)

76 
	#pÜtNVIC_SYSTICK_LOAD
 ( ( vŞ©
ušt32_t
 *è0xe000e014 )

	)

77 
	#pÜtNVIC_INT_CTRL
 ( ( vŞ©
ušt32_t
 *è0xe000ed04 )

	)

78 
	#pÜtNVIC_SYSPRI2
 ( ( vŞ©
ušt32_t
 *è0xe000ed20 )

	)

79 
	#pÜtNVIC_SYSTICK_CLK
 0x00000004

	)

80 
	#pÜtNVIC_SYSTICK_INT
 0x00000002

	)

81 
	#pÜtNVIC_SYSTICK_ENABLE
 0x00000001

	)

82 
	#pÜtNVIC_PENDSVSET
 0x10000000

	)

83 
	#pÜtMIN_INTERRUPT_PRIORITY
 ( 255UL )

	)

84 
	#pÜtNVIC_PENDSV_PRI
 ( 
pÜtMIN_INTERRUPT_PRIORITY
 << 16UL )

	)

85 
	#pÜtNVIC_SYSTICK_PRI
 ( 
pÜtMIN_INTERRUPT_PRIORITY
 << 24UL )

	)

88 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

91 
	#pÜtSY_FULL_READ_WRITE
 ( 15 )

	)

95 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

100 
´vS‘upTim”IÁ”ru±
( );

105 
xPÜtP’dSVHªdËr
( );

106 
xPÜtSysTickHªdËr
( );

107 
vPÜtSVCHªdËr
( );

112 
´vPÜtS¹Fœ¡Task
( );

117 
´vTaskEx™E¼Ü
( );

124 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

128 
pxTİOfSck
--;

129 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

130 
pxTİOfSck
--;

131 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

132 
pxTİOfSck
--;

133 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
´vTaskEx™E¼Ü
;

134 
pxTİOfSck
 -= 5;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

136 
pxTİOfSck
 -= 8;

138  
pxTİOfSck
;

139 
	}
}

142 
	$´vTaskEx™E¼Ü
( )

150 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

151 
	`pÜtDISABLE_INTERRUPTS
();

153 
	}
}

156 
	$vPÜtSVCHªdËr
( )

160 
	}
}

163 
__asm
 
	$´vPÜtS¹Fœ¡Task
( )

165 
pxCu¼’tTCB
;

167 
PRESERVE8


173 
ldr
 
r3
, =
pxCu¼’tTCB


174 
ldr
 
r1
, [
r3
]

175 
ldr
 
r0
, [
r1
]

176 
adds
 
r0
, #32

177 
m¤
 
p¥
, 
r0


178 
movs
 
r0
, #2

179 
m¤
 
CONTROL
, 
r0


180 
pİ
 {
r0
-
r5
}

181 
mov
 
Ì
, 
r5


182 
ıs›
 
i


183 
pİ
 {
pc
}

185 
ALIGN


186 
	}
}

192 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

195 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_PENDSV_PRI
;

196 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_SYSTICK_PRI
;

200 
	`´vS‘upTim”IÁ”ru±
();

203 
uxCr™iÿlNe¡šg
 = 0;

206 
	`´vPÜtS¹Fœ¡Task
();

210 
	}
}

213 
	$vPÜtEndScheduËr
( )

217 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

218 
	}
}

221 
	$vPÜtY›ld
( )

224 *Ğ
pÜtNVIC_INT_CTRL
 ) = 
pÜtNVIC_PENDSVSET
;

228 
	`__dsb
Ğ
pÜtSY_FULL_READ_WRITE
 );

229 
	`__isb
Ğ
pÜtSY_FULL_READ_WRITE
 );

230 
	}
}

233 
	$vPÜtEÁ”Cr™iÿl
( )

235 
	`pÜtDISABLE_INTERRUPTS
();

236 
uxCr™iÿlNe¡šg
++;

237 
	`__dsb
Ğ
pÜtSY_FULL_READ_WRITE
 );

238 
	`__isb
Ğ
pÜtSY_FULL_READ_WRITE
 );

239 
	}
}

242 
	$vPÜtEx™Cr™iÿl
( )

244 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

245 
uxCr™iÿlNe¡šg
--;

246 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

248 
	`pÜtENABLE_INTERRUPTS
();

250 
	}
}

253 
__asm
 
ušt32_t
 
	$ulS‘IÁ”ru±MaskFromISR
( )

255 
mrs
 
r0
, 
PRIMASK


256 
ısid
 
i


257 
bx
 
Ì


258 
	}
}

261 
__asm
 
	$vCË¬IÁ”ru±MaskFromISR
Ğ
ušt32_t
 
ulMask
 )

263 
m¤
 
PRIMASK
, 
r0


264 
bx
 
Ì


265 
	}
}

268 
__asm
 
	$xPÜtP’dSVHªdËr
( )

270 
vTaskSw™chCÚ‹xt


271 
pxCu¼’tTCB


273 
PRESERVE8


275 
mrs
 
r0
, 
p¥


277 
ldr
 
r3
, =
pxCu¼’tTCB


278 
ldr
 
r2
, [
r3
]

280 
subs
 
r0
, #32

281 
¡r
 
r0
, [
r2
]

282 
¡mŸ
 
r0
!, {
r4
-
r7
}

283 
mov
 
r4
, 
r8


284 
mov
 
r5
, 
r9


285 
mov
 
r6
, 
r10


286 
mov
 
r7
, 
r11


287 
¡mŸ
 
r0
!, {
r4
-
r7
}

289 
push
 {
r3
, 
r14
}

290 
ısid
 
i


291 
bl
 
vTaskSw™chCÚ‹xt


292 
ıs›
 
i


293 
pİ
 {
r2
, 
r3
}

295 
ldr
 
r1
, [
r2
]

296 
ldr
 
r0
, [
r1
]

297 
adds
 
r0
, #16

298 
ldmŸ
 
r0
!, {
r4
-
r7
}

299 
mov
 
r8
, 
r4


300 
mov
 
r9
, 
r5


301 
mov
 
r10
, 
r6


302 
mov
 
r11
, 
r7


304 
m¤
 
p¥
, 
r0


306 
subs
 
r0
, #32

307 
ldmŸ
 
r0
!, {
r4
-
r7
}

309 
bx
 
r3


310 
ALIGN


311 
	}
}

314 
	$xPÜtSysTickHªdËr
( )

316 
ušt32_t
 
ulP»viousMask
;

318 
ulP»viousMask
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

321 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

324 *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET
;

327 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulP»viousMask
 );

328 
	}
}

335 
	$´vS‘upTim”IÁ”ru±
( )

338 *(
pÜtNVIC_SYSTICK_LOAD
èğĞ
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

339 *(
pÜtNVIC_SYSTICK_CTRL
èğ
pÜtNVIC_SYSTICK_CLK
 | 
pÜtNVIC_SYSTICK_INT
 | 
pÜtNVIC_SYSTICK_ENABLE
;

340 
	}
}

	@portable/RVDS/ARM_CM0/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

114 
vPÜtY›ld
( );

115 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 ) )

	)

116 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

117 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

118 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT


	)

119 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

123 
vPÜtEÁ”Cr™iÿl
( );

124 
vPÜtEx™Cr™iÿl
( );

125 
ušt32_t
 
ulS‘IÁ”ru±MaskFromISR
( );

126 
vCË¬IÁ”ru±MaskFromISR
Ğ
ušt32_t
 
ulMask
 );

128 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulS‘IÁ”ru±MaskFromISR
()

	)

129 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vCË¬IÁ”ru±MaskFromISR
Ğx )

	)

130 
	#pÜtDISABLE_INTERRUPTS
(è
	`__di§bË_œq
()

	)

131 
	#pÜtENABLE_INTERRUPTS
(è
	`__’abË_œq
()

	)

132 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

133 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

138 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

139 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

141 
	#pÜtNOP
()

	)

143 #ifdeà
__ılu¥lus


	@portable/RVDS/ARM_CM3/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

74 #iâdeà
cÚfigKERNEL_INTERRUPT_PRIORITY


75 
	#cÚfigKERNEL_INTERRUPT_PRIORITY
 255

	)

78 #ià
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 == 0

79 #”rÜ 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu¡
 
nÙ
 
be
 
£t
 
to
 0. 
S“
 
h‰p
:

82 #iâdeà
cÚfigSYSTICK_CLOCK_HZ


83 
	#cÚfigSYSTICK_CLOCK_HZ
 
cÚfigCPU_CLOCK_HZ


	)

85 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

89 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

97 #iâdeà
cÚfigOVERRIDE_DEFAULT_TICK_CONFIGURATION


98 
	#cÚfigOVERRIDE_DEFAULT_TICK_CONFIGURATION
 0

	)

102 
	#pÜtNVIC_SYSTICK_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e010 ) )

	)

103 
	#pÜtNVIC_SYSTICK_LOAD_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e014 ) )

	)

104 
	#pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e018 ) )

	)

105 
	#pÜtNVIC_SYSPRI2_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 ) )

	)

107 
	#pÜtNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

108 
	#pÜtNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

109 
	#pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

110 
	#pÜtNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

111 
	#pÜtNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

113 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

114 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

117 
	#pÜtFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

118 
	#pÜtNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

119 
	#pÜtAIRCR_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xE000ED0C ) )

	)

120 
	#pÜtMAX_8_BIT_VALUE
 ( ( 
ušt8_t
 ) 0xfà)

	)

121 
	#pÜtTOP_BIT_OF_BYTE
 ( ( 
ušt8_t
 ) 0x80 )

	)

122 
	#pÜtMAX_PRIGROUP_BITS
 ( ( 
ušt8_t
 ) 7 )

	)

123 
	#pÜtPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

124 
	#pÜtPRIGROUP_SHIFT
 ( 8UL )

	)

127 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

130 
	#pÜtSY_FULL_READ_WRITE
 ( 15 )

	)

133 
	#pÜtMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

138 
	#pÜtMISSED_COUNTS_FACTOR
 ( 45UL )

	)

142 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

149 
vPÜtS‘upTim”IÁ”ru±
( );

154 
xPÜtP’dSVHªdËr
( );

155 
xPÜtSysTickHªdËr
( );

156 
vPÜtSVCHªdËr
( );

161 
´vS¹Fœ¡Task
( );

166 
´vTaskEx™E¼Ü
( );

173 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

174 
ušt32_t
 
	gulTim”CouÁsFÜOÃTick
 = 0;

181 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

182 
ušt32_t
 
	gxMaximumPossibËSuµ»s£dTicks
 = 0;

189 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

190 
ušt32_t
 
	gulStİ³dTim”Com³n§tiÚ
 = 0;

198 #iàĞ
cÚfigASSERT_DEFINED
 == 1 )

199 
ušt8_t
 
	gucMaxSysC®lPriÜ™y
 = 0;

200 
ušt32_t
 
	gulMaxPRIGROUPV®ue
 = 0;

201 cÚ¡ vŞ©
ušt8_t
 * cÚ¡ 
	gpcIÁ”ru±PriÜ™yRegi¡”s
 = ( ušt8_ˆ* ) 
pÜtNVIC_IP_REGISTERS_OFFSET_16
;

209 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

213 
pxTİOfSck
--;

214 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

215 
pxTİOfSck
--;

216 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

217 
pxTİOfSck
--;

218 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
´vTaskEx™E¼Ü
;

220 
pxTİOfSck
 -= 5;

221 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

222 
pxTİOfSck
 -= 8;

224  
pxTİOfSck
;

225 
	}
}

228 
	$´vTaskEx™E¼Ü
( )

236 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

237 
	`pÜtDISABLE_INTERRUPTS
();

239 
	}
}

242 
__asm
 
	$vPÜtSVCHªdËr
( )

244 
PRESERVE8


246 
ldr
 
r3
, =
pxCu¼’tTCB


247 
ldr
 
r1
, [
r3
]

248 
ldr
 
r0
, [
r1
]

249 
ldmŸ
 
r0
!, {
r4
-
r11
}

250 
m¤
 
p¥
, 
r0


251 
isb


252 
mov
 
r0
, #0

253 
m¤
 
ba£´i
, 
r0


254 
Ür
 
r14
, #0
xd


255 
bx
 
r14


256 
	}
}

259 
__asm
 
	$´vS¹Fœ¡Task
( )

261 
PRESERVE8


264 
ldr
 
r0
, =0xE000ED08

265 
ldr
 
r0
, [r0]

266 
ldr
 
r0
, [r0]

268 
m¤
 
m¥
, 
r0


270 
ıs›
 
i


271 
dsb


272 
isb


274 
svc
 0

275 
nİ


276 
	}
}

282 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

284 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

286 vŞ©
ušt32_t
 
ulOrigš®PriÜ™y
;

287 vŞ©
ušt8_t
 * cÚ¡ 
pucFœ¡U£rPriÜ™yRegi¡”
 = ( ušt8_ˆ* ) ( 
pÜtNVIC_IP_REGISTERS_OFFSET_16
 + 
pÜtFIRST_USER_INTERRUPT_NUMBER
 );

288 vŞ©
ušt8_t
 
ucMaxPriÜ™yV®ue
;

296 
ulOrigš®PriÜ™y
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

300 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
pÜtMAX_8_BIT_VALUE
;

303 
ucMaxPriÜ™yV®ue
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

306 
ucMaxSysC®lPriÜ™y
 = 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPriÜ™yV®ue
;

310 
ulMaxPRIGROUPV®ue
 = 
pÜtMAX_PRIGROUP_BITS
;

311  ( 
ucMaxPriÜ™yV®ue
 & 
pÜtTOP_BIT_OF_BYTE
 ) ==…ortTOP_BIT_OF_BYTE )

313 
ulMaxPRIGROUPV®ue
--;

314 
ucMaxPriÜ™yV®ue
 <<ğĞ
ušt8_t
 ) 0x01;

319 
ulMaxPRIGROUPV®ue
 <<ğ
pÜtPRIGROUP_SHIFT
;

320 
ulMaxPRIGROUPV®ue
 &ğ
pÜtPRIORITY_GROUP_MASK
;

324 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
ulOrigš®PriÜ™y
;

329 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_PENDSV_PRI
;

330 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_SYSTICK_PRI
;

334 
	`vPÜtS‘upTim”IÁ”ru±
();

337 
uxCr™iÿlNe¡šg
 = 0;

340 
	`´vS¹Fœ¡Task
();

344 
	}
}

347 
	$vPÜtEndScheduËr
( )

351 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

352 
	}
}

355 
	$vPÜtY›ld
( )

358 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

362 
	`__dsb
Ğ
pÜtSY_FULL_READ_WRITE
 );

363 
	`__isb
Ğ
pÜtSY_FULL_READ_WRITE
 );

364 
	}
}

367 
	$vPÜtEÁ”Cr™iÿl
( )

369 
	`pÜtDISABLE_INTERRUPTS
();

370 
uxCr™iÿlNe¡šg
++;

371 
	`__dsb
Ğ
pÜtSY_FULL_READ_WRITE
 );

372 
	`__isb
Ğ
pÜtSY_FULL_READ_WRITE
 );

373 
	}
}

376 
	$vPÜtEx™Cr™iÿl
( )

378 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

379 
uxCr™iÿlNe¡šg
--;

380 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

382 
	`pÜtENABLE_INTERRUPTS
();

384 
	}
}

387 
__asm
 
	$xPÜtP’dSVHªdËr
( )

389 
uxCr™iÿlNe¡šg
;

390 
pxCu¼’tTCB
;

391 
vTaskSw™chCÚ‹xt
;

393 
PRESERVE8


395 
mrs
 
r0
, 
p¥


396 
isb


398 
ldr
 
r3
, =
pxCu¼’tTCB


399 
ldr
 
r2
, [
r3
]

401 
¡mdb
 
r0
!, {
r4
-
r11
}

402 
¡r
 
r0
, [
r2
]

404 
¡mdb
 
¥
!, {
r3
, 
r14
}

405 
mov
 
r0
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

406 
m¤
 
ba£´i
, 
r0


407 
bl
 
vTaskSw™chCÚ‹xt


408 
mov
 
r0
, #0

409 
m¤
 
ba£´i
, 
r0


410 
ldmŸ
 
¥
!, {
r3
, 
r14
}

412 
ldr
 
r1
, [
r3
]

413 
ldr
 
r0
, [
r1
]

414 
ldmŸ
 
r0
!, {
r4
-
r11
}

415 
m¤
 
p¥
, 
r0


416 
isb


417 
bx
 
r14


418 
nİ


419 
	}
}

422 
	$xPÜtSysTickHªdËr
( )

428 Ğè
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

431 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

435 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

438 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

439 
	}
}

442 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

444 
__w—k
 
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

446 
ušt32_t
 
ulR–ßdV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCom¶‘edSysTickDeüem’ts
, 
ulSysTickCTRL
;

447 
TickTy³_t
 
xModifŸbËIdËTime
;

450 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

452 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

459 
pÜtNVIC_SYSTICK_CTRL_REG
 &ğ~
pÜtNVIC_SYSTICK_ENABLE_BIT
;

464 
ulR–ßdV®ue
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTim”CouÁsFÜOÃTick
 * ( 
xEx³ùedIdËTime
 - 1UL ) );

465 ifĞ
ulR–ßdV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

467 
ulR–ßdV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

472 
	`__di§bË_œq
();

476 ifĞ
	`eTaskCÚfœmSË•ModeStus
(è=ğ
eAbÜtSË•
 )

480 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

483 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

487 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

491 
	`__’abË_œq
();

496 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulR–ßdV®ue
;

500 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

503 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

510 
xModifŸbËIdËTime
 = 
xEx³ùedIdËTime
;

511 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xModifŸbËIdËTime
 );

512 ifĞ
xModifŸbËIdËTime
 > 0 )

514 
	`__dsb
Ğ
pÜtSY_FULL_READ_WRITE
 );

515 
	`__wfi
();

516 
	`__isb
Ğ
pÜtSY_FULL_READ_WRITE
 );

518 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

524 
ulSysTickCTRL
 = 
pÜtNVIC_SYSTICK_CTRL_REG
;

525 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

529 
	`__’abË_œq
();

531 ifĞĞ
ulSysTickCTRL
 & 
pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

533 
ušt32_t
 
ulC®cuÏ‹dLßdV®ue
;

539 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL ) - ( 
ulR–ßdV®ue
 - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 );

544 ifĞĞ
ulC®cuÏ‹dLßdV®ue
 < 
ulStİ³dTim”Com³n§tiÚ
 ) || ( ulC®cuÏ‹dLßdV®u> 
ulTim”CouÁsFÜOÃTick
 ) )

546 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL );

549 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulC®cuÏ‹dLßdV®ue
;

556 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

564 
ulCom¶‘edSysTickDeüem’ts
 = ( 
xEx³ùedIdËTime
 * 
ulTim”CouÁsFÜOÃTick
 ) - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

568 
ulCom¶‘eTickP”iods
 = 
ulCom¶‘edSysTickDeüem’ts
 / 
ulTim”CouÁsFÜOÃTick
;

572 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom¶‘eTickP”iods
 + 1 ) * 
ulTim”CouÁsFÜOÃTick
 ) - 
ulCom¶‘edSysTickDeüem’ts
;

580 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

581 
	`pÜtENTER_CRITICAL
();

583 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

584 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

585 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

587 
	`pÜtEXIT_CRITICAL
();

589 
	}
}

599 #ià
cÚfigOVERRIDE_DEFAULT_TICK_CONFIGURATION
 == 0

601 
	$vPÜtS‘upTim”IÁ”ru±
( )

604 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

606 
ulTim”CouÁsFÜOÃTick
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

607 
xMaximumPossibËSuµ»s£dTicks
 = 
pÜtMAX_24_BIT_NUMBER
 / 
ulTim”CouÁsFÜOÃTick
;

608 
ulStİ³dTim”Com³n§tiÚ
 = 
pÜtMISSED_COUNTS_FACTOR
 / ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigSYSTICK_CLOCK_HZ
 );

613 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

614 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
pÜtNVIC_SYSTICK_CLK_BIT
 | 
pÜtNVIC_SYSTICK_INT_BIT
 | 
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

615 
	}
}

620 
__asm
 
ušt32_t
 
	$ulPÜtS‘IÁ”ru±Mask
( )

622 
PRESERVE8


624 
mrs
 
r0
, 
ba£´i


625 
mov
 
r1
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

626 
m¤
 
ba£´i
, 
r1


627 
bx
 
r14


628 
	}
}

631 
__asm
 
	$vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMask
 )

633 
PRESERVE8


635 
m¤
 
ba£´i
, 
r0


636 
bx
 
r14


637 
	}
}

640 
__asm
 
ušt32_t
 
	$vPÜtG‘IPSR
( )

642 
PRESERVE8


644 
mrs
 
r0
, 
¤


645 
bx
 
r14


646 
	}
}

649 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

651 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

653 
ušt32_t
 
ulCu¼’tIÁ”ru±
;

654 
ušt8_t
 
ucCu¼’tPriÜ™y
;

657 
ulCu¼’tIÁ”ru±
 = 
	`vPÜtG‘IPSR
();

660 ifĞ
ulCu¼’tIÁ”ru±
 >ğ
pÜtFIRST_USER_INTERRUPT_NUMBER
 )

663 
ucCu¼’tPriÜ™y
 = 
pcIÁ”ru±PriÜ™yRegi¡”s
[ 
ulCu¼’tIÁ”ru±
 ];

688 
	`cÚfigASSERT
Ğ
ucCu¼’tPriÜ™y
 >ğ
ucMaxSysC®lPriÜ™y
 );

704 
	`cÚfigASSERT
ĞĞ
pÜtAIRCR_REG
 & 
pÜtPRIORITY_GROUP_MASK
 ) <ğ
ulMaxPRIGROUPV®ue
 );

705 
	}
}

	@portable/RVDS/ARM_CM3/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

113 
vPÜtY›ld
( );

114 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 ) )

	)

115 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

116 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

117 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT


	)

118 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

122 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

123 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMask
 );

124 
vPÜtEÁ”Cr™iÿl
( );

125 
vPÜtEx™Cr™iÿl
( );

127 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

128 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
Ğ0 )

	)

129 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

130 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

131 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

132 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
(x)

	)

136 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


137 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

138 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

143 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

146 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

147 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

151 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

152 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

156 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`__şz
ĞĞuxR—dyPriÜ™› èè)

	)

164 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

165 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

168 #ifdeà
cÚfigASSERT


169 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

170 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

174 
	#pÜtNOP
()

	)

176 #ifdeà
__ılu¥lus


	@portable/RVDS/ARM_CM4F/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

74 #iâdeà
__TARGET_FPU_VFP


75 #”rÜ 
This
 
pÜt
 
ÿn
 
Úly
 
be
 
u£d
 
wh’
 
the
 
´ojeù
 
İtiÚs
 
¬e
 
cÚfigu»d
 
to
 
’abË
 
h¬dw¬e
 
æßtšg
 
pošt
 
suµÜt
.

78 #ià
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 == 0

79 #”rÜ 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 
mu¡
 
nÙ
 
be
 
£t
 
to
 0. 
S“
 
h‰p
:

82 #iâdeà
cÚfigSYSTICK_CLOCK_HZ


83 
	#cÚfigSYSTICK_CLOCK_HZ
 
cÚfigCPU_CLOCK_HZ


	)

85 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 1UL << 2UL )

	)

89 
	#pÜtNVIC_SYSTICK_CLK_BIT
 ( 0 )

	)

97 #iâdeà
cÚfigOVERRIDE_DEFAULT_TICK_CONFIGURATION


98 
	#cÚfigOVERRIDE_DEFAULT_TICK_CONFIGURATION
 0

	)

102 
	#pÜtNVIC_SYSTICK_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e010 ) )

	)

103 
	#pÜtNVIC_SYSTICK_LOAD_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e014 ) )

	)

104 
	#pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000e018 ) )

	)

105 
	#pÜtNVIC_SYSPRI2_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 ) )

	)

107 
	#pÜtNVIC_SYSTICK_INT_BIT
 ( 1UL << 1UL )

	)

108 
	#pÜtNVIC_SYSTICK_ENABLE_BIT
 ( 1UL << 0UL )

	)

109 
	#pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ( 1UL << 16UL )

	)

110 
	#pÜtNVIC_PENDSVCLEAR_BIT
 ( 1UL << 27UL )

	)

111 
	#pÜtNVIC_PEND_SYSTICK_CLEAR_BIT
 ( 1UL << 25UL )

	)

113 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16UL )

	)

114 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24UL )

	)

117 
	#pÜtFIRST_USER_INTERRUPT_NUMBER
 ( 16 )

	)

118 
	#pÜtNVIC_IP_REGISTERS_OFFSET_16
 ( 0xE000E3F0 )

	)

119 
	#pÜtAIRCR_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xE000ED0C ) )

	)

120 
	#pÜtMAX_8_BIT_VALUE
 ( ( 
ušt8_t
 ) 0xfà)

	)

121 
	#pÜtTOP_BIT_OF_BYTE
 ( ( 
ušt8_t
 ) 0x80 )

	)

122 
	#pÜtMAX_PRIGROUP_BITS
 ( ( 
ušt8_t
 ) 7 )

	)

123 
	#pÜtPRIORITY_GROUP_MASK
 ( 0x07UL << 8UL )

	)

124 
	#pÜtPRIGROUP_SHIFT
 ( 8UL )

	)

127 
	#pÜtFPCCR
 ( ( vŞ©
ušt32_t
 * ) 0xe000ef34 )

	)

128 
	#pÜtASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

131 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

132 
	#pÜtINITIAL_EXEC_RETURN
 ( 0xfffffffd )

	)

135 
	#pÜtSY_FULL_READ_WRITE
 ( 15 )

	)

138 
	#pÜtMAX_24_BIT_NUMBER
 ( 0xffffffUL )

	)

143 
	#pÜtMISSED_COUNTS_FACTOR
 ( 45UL )

	)

147 
UBa£Ty³_t
 
	guxCr™iÿlNe¡šg
 = 0xaaaaaaaa;

154 
vPÜtS‘upTim”IÁ”ru±
( );

159 
xPÜtP’dSVHªdËr
( );

160 
xPÜtSysTickHªdËr
( );

161 
vPÜtSVCHªdËr
( );

166 
´vS¹Fœ¡Task
( );

171 
´vEÇbËVFP
( );

176 
´vTaskEx™E¼Ü
( );

183 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

184 
ušt32_t
 
	gulTim”CouÁsFÜOÃTick
 = 0;

191 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

192 
ušt32_t
 
	gxMaximumPossibËSuµ»s£dTicks
 = 0;

199 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

200 
ušt32_t
 
	gulStİ³dTim”Com³n§tiÚ
 = 0;

208 #iàĞ
cÚfigASSERT_DEFINED
 == 1 )

209 
ušt8_t
 
	gucMaxSysC®lPriÜ™y
 = 0;

210 
ušt32_t
 
	gulMaxPRIGROUPV®ue
 = 0;

211 cÚ¡ vŞ©
ušt8_t
 * cÚ¡ 
	gpcIÁ”ru±PriÜ™yRegi¡”s
 = ( ušt8_ˆ* ) 
pÜtNVIC_IP_REGISTERS_OFFSET_16
;

219 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

226 
pxTİOfSck
--;

228 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

229 
pxTİOfSck
--;

230 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

231 
pxTİOfSck
--;

232 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
´vTaskEx™E¼Ü
;

235 
pxTİOfSck
 -= 5;

236 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

240 
pxTİOfSck
--;

241 *
pxTİOfSck
 = 
pÜtINITIAL_EXEC_RETURN
;

243 
pxTİOfSck
 -= 8;

245  
pxTİOfSck
;

246 
	}
}

249 
	$´vTaskEx™E¼Ü
( )

257 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == ~0UL );

258 
	`pÜtDISABLE_INTERRUPTS
();

260 
	}
}

263 
__asm
 
	$vPÜtSVCHªdËr
( )

265 
PRESERVE8


268 
ldr
 
r3
, =
pxCu¼’tTCB


269 
ldr
 
r1
, [
r3
]

270 
ldr
 
r0
, [
r1
]

272 
ldmŸ
 
r0
!, {
r4
-
r11
, 
r14
}

273 
m¤
 
p¥
, 
r0


274 
isb


275 
mov
 
r0
, #0

276 
m¤
 
ba£´i
, 
r0


277 
bx
 
r14


278 
	}
}

281 
__asm
 
	$´vS¹Fœ¡Task
( )

283 
PRESERVE8


286 
ldr
 
r0
, =0xE000ED08

287 
ldr
 
r0
, [r0]

288 
ldr
 
r0
, [r0]

290 
m¤
 
m¥
, 
r0


292 
ıs›
 
i


293 
dsb


294 
isb


296 
svc
 0

297 
nİ


298 
	}
}

301 
__asm
 
	$´vEÇbËVFP
( )

303 
PRESERVE8


306 
ldr
.
w
 
r0
, =0xE000ED88

307 
ldr
 
r1
, [
r0
]

310 
Ür
 
r1
,„1, #( 0xf << 20 )

311 
¡r
 
r1
, [
r0
]

312 
bx
 
r14


313 
nİ


314 
	}
}

320 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

322 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

324 vŞ©
ušt32_t
 
ulOrigš®PriÜ™y
;

325 vŞ©
ušt8_t
 * cÚ¡ 
pucFœ¡U£rPriÜ™yRegi¡”
 = ( ušt8_ˆ* ) ( 
pÜtNVIC_IP_REGISTERS_OFFSET_16
 + 
pÜtFIRST_USER_INTERRUPT_NUMBER
 );

326 vŞ©
ušt8_t
 
ucMaxPriÜ™yV®ue
;

334 
ulOrigš®PriÜ™y
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

338 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
pÜtMAX_8_BIT_VALUE
;

341 
ucMaxPriÜ™yV®ue
 = *
pucFœ¡U£rPriÜ™yRegi¡”
;

344 
ucMaxSysC®lPriÜ™y
 = 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 & 
ucMaxPriÜ™yV®ue
;

348 
ulMaxPRIGROUPV®ue
 = 
pÜtMAX_PRIGROUP_BITS
;

349  ( 
ucMaxPriÜ™yV®ue
 & 
pÜtTOP_BIT_OF_BYTE
 ) ==…ortTOP_BIT_OF_BYTE )

351 
ulMaxPRIGROUPV®ue
--;

352 
ucMaxPriÜ™yV®ue
 <<ğĞ
ušt8_t
 ) 0x01;

357 
ulMaxPRIGROUPV®ue
 <<ğ
pÜtPRIGROUP_SHIFT
;

358 
ulMaxPRIGROUPV®ue
 &ğ
pÜtPRIORITY_GROUP_MASK
;

362 *
pucFœ¡U£rPriÜ™yRegi¡”
 = 
ulOrigš®PriÜ™y
;

367 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_PENDSV_PRI
;

368 
pÜtNVIC_SYSPRI2_REG
 |ğ
pÜtNVIC_SYSTICK_PRI
;

372 
	`vPÜtS‘upTim”IÁ”ru±
();

375 
uxCr™iÿlNe¡šg
 = 0;

378 
	`´vEÇbËVFP
();

381 *Ğ
pÜtFPCCR
 ) |ğ
pÜtASPEN_AND_LSPEN_BITS
;

384 
	`´vS¹Fœ¡Task
();

388 
	}
}

391 
	$vPÜtEndScheduËr
( )

395 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 == 1000UL );

396 
	}
}

399 
	$vPÜtY›ld
( )

402 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

406 
	`__dsb
Ğ
pÜtSY_FULL_READ_WRITE
 );

407 
	`__isb
Ğ
pÜtSY_FULL_READ_WRITE
 );

408 
	}
}

411 
	$vPÜtEÁ”Cr™iÿl
( )

413 
	`pÜtDISABLE_INTERRUPTS
();

414 
uxCr™iÿlNe¡šg
++;

415 
	`__dsb
Ğ
pÜtSY_FULL_READ_WRITE
 );

416 
	`__isb
Ğ
pÜtSY_FULL_READ_WRITE
 );

417 
	}
}

420 
	$vPÜtEx™Cr™iÿl
( )

422 
	`cÚfigASSERT
Ğ
uxCr™iÿlNe¡šg
 );

423 
uxCr™iÿlNe¡šg
--;

424 ifĞ
uxCr™iÿlNe¡šg
 == 0 )

426 
	`pÜtENABLE_INTERRUPTS
();

428 
	}
}

431 
__asm
 
	$xPÜtP’dSVHªdËr
( )

433 
uxCr™iÿlNe¡šg
;

434 
pxCu¼’tTCB
;

435 
vTaskSw™chCÚ‹xt
;

437 
PRESERVE8


439 
mrs
 
r0
, 
p¥


440 
isb


442 
ldr
 
r3
, =
pxCu¼’tTCB


443 
ldr
 
r2
, [
r3
]

446 
t¡
 
r14
, #0
x10


447 
™
 
eq


448 
v¡mdbeq
 
r0
!, {
s16
-
s31
}

451 
¡mdb
 
r0
!, {
r4
-
r11
, 
r14
}

454 
¡r
 
r0
, [
r2
]

456 
¡mdb
 
¥
!, {
r3
}

457 
mov
 
r0
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

458 
m¤
 
ba£´i
, 
r0


459 
bl
 
vTaskSw™chCÚ‹xt


460 
mov
 
r0
, #0

461 
m¤
 
ba£´i
, 
r0


462 
ldmŸ
 
¥
!, {
r3
}

465 
ldr
 
r1
, [
r3
]

466 
ldr
 
r0
, [
r1
]

469 
ldmŸ
 
r0
!, {
r4
-
r11
, 
r14
}

473 
t¡
 
r14
, #0
x10


474 
™
 
eq


475 
vldmŸeq
 
r0
!, {
s16
-
s31
}

477 
m¤
 
p¥
, 
r0


478 
isb


479 #ifdeà
WORKAROUND_PMU_CM001


480 #ià
WORKAROUND_PMU_CM001
 == 1

481 
push
 { 
r14
 }

482 
pİ
 { 
pc
 }

483 
nİ


487 
bx
 
r14


488 
nİ


489 
	}
}

492 
	$xPÜtSysTickHªdËr
( )

498 Ğè
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

501 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

505 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT
;

508 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
( 0 );

509 
	}
}

512 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

514 
__w—k
 
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

516 
ušt32_t
 
ulR–ßdV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCom¶‘edSysTickDeüem’ts
, 
ulSysTickCTRL
;

517 
TickTy³_t
 
xModifŸbËIdËTime
;

520 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

522 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

529 
pÜtNVIC_SYSTICK_CTRL_REG
 &ğ~
pÜtNVIC_SYSTICK_ENABLE_BIT
;

534 
ulR–ßdV®ue
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 + ( 
ulTim”CouÁsFÜOÃTick
 * ( 
xEx³ùedIdËTime
 - 1UL ) );

535 ifĞ
ulR–ßdV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

537 
ulR–ßdV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

542 
	`__di§bË_œq
();

546 ifĞ
	`eTaskCÚfœmSË•ModeStus
(è=ğ
eAbÜtSË•
 )

550 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

553 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

557 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

561 
	`__’abË_œq
();

566 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulR–ßdV®ue
;

570 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

573 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

580 
xModifŸbËIdËTime
 = 
xEx³ùedIdËTime
;

581 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xModifŸbËIdËTime
 );

582 ifĞ
xModifŸbËIdËTime
 > 0 )

584 
	`__dsb
Ğ
pÜtSY_FULL_READ_WRITE
 );

585 
	`__wfi
();

586 
	`__isb
Ğ
pÜtSY_FULL_READ_WRITE
 );

588 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

594 
ulSysTickCTRL
 = 
pÜtNVIC_SYSTICK_CTRL_REG
;

595 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
ulSysTickCTRL
 & ~
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

599 
	`__’abË_œq
();

601 ifĞĞ
ulSysTickCTRL
 & 
pÜtNVIC_SYSTICK_COUNT_FLAG_BIT
 ) != 0 )

603 
ušt32_t
 
ulC®cuÏ‹dLßdV®ue
;

609 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL ) - ( 
ulR–ßdV®ue
 - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 );

614 ifĞĞ
ulC®cuÏ‹dLßdV®ue
 < 
ulStİ³dTim”Com³n§tiÚ
 ) || ( ulC®cuÏ‹dLßdV®u> 
ulTim”CouÁsFÜOÃTick
 ) )

616 
ulC®cuÏ‹dLßdV®ue
 = ( 
ulTim”CouÁsFÜOÃTick
 - 1UL );

619 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulC®cuÏ‹dLßdV®ue
;

626 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

634 
ulCom¶‘edSysTickDeüem’ts
 = ( 
xEx³ùedIdËTime
 * 
ulTim”CouÁsFÜOÃTick
 ) - 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
;

638 
ulCom¶‘eTickP”iods
 = 
ulCom¶‘edSysTickDeüem’ts
 / 
ulTim”CouÁsFÜOÃTick
;

642 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( ( 
ulCom¶‘eTickP”iods
 + 1 ) * 
ulTim”CouÁsFÜOÃTick
 ) - 
ulCom¶‘edSysTickDeüem’ts
;

650 
pÜtNVIC_SYSTICK_CURRENT_VALUE_REG
 = 0UL;

651 
	`pÜtENTER_CRITICAL
();

653 
pÜtNVIC_SYSTICK_CTRL_REG
 |ğ
pÜtNVIC_SYSTICK_ENABLE_BIT
;

654 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

655 
pÜtNVIC_SYSTICK_LOAD_REG
 = 
ulTim”CouÁsFÜOÃTick
 - 1UL;

657 
	`pÜtEXIT_CRITICAL
();

659 
	}
}

669 #ià
cÚfigOVERRIDE_DEFAULT_TICK_CONFIGURATION
 == 0

671 
	$vPÜtS‘upTim”IÁ”ru±
( )

674 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

676 
ulTim”CouÁsFÜOÃTick
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 );

677 
xMaximumPossibËSuµ»s£dTicks
 = 
pÜtMAX_24_BIT_NUMBER
 / 
ulTim”CouÁsFÜOÃTick
;

678 
ulStİ³dTim”Com³n§tiÚ
 = 
pÜtMISSED_COUNTS_FACTOR
 / ( 
cÚfigCPU_CLOCK_HZ
 / 
cÚfigSYSTICK_CLOCK_HZ
 );

683 
pÜtNVIC_SYSTICK_LOAD_REG
 = ( 
cÚfigSYSTICK_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

684 
pÜtNVIC_SYSTICK_CTRL_REG
 = ( 
pÜtNVIC_SYSTICK_CLK_BIT
 | 
pÜtNVIC_SYSTICK_INT_BIT
 | 
pÜtNVIC_SYSTICK_ENABLE_BIT
 );

685 
	}
}

690 
__asm
 
ušt32_t
 
	$ulPÜtS‘IÁ”ru±Mask
( )

692 
PRESERVE8


694 
mrs
 
r0
, 
ba£´i


695 
mov
 
r1
, #configMAX_SYSCALL_INTERRUPT_PRIORITY

696 
m¤
 
ba£´i
, 
r1


697 
bx
 
r14


698 
	}
}

701 
__asm
 
	$vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMask
 )

703 
PRESERVE8


705 
m¤
 
ba£´i
, 
r0


706 
bx
 
r14


707 
	}
}

710 
__asm
 
ušt32_t
 
	$vPÜtG‘IPSR
( )

712 
PRESERVE8


714 
mrs
 
r0
, 
¤


715 
bx
 
r14


716 
	}
}

719 #ifĞ
cÚfigASSERT_DEFINED
 == 1 )

721 
	$vPÜtV®id©eIÁ”ru±PriÜ™y
( )

723 
ušt32_t
 
ulCu¼’tIÁ”ru±
;

724 
ušt8_t
 
ucCu¼’tPriÜ™y
;

727 
ulCu¼’tIÁ”ru±
 = 
	`vPÜtG‘IPSR
();

730 ifĞ
ulCu¼’tIÁ”ru±
 >ğ
pÜtFIRST_USER_INTERRUPT_NUMBER
 )

733 
ucCu¼’tPriÜ™y
 = 
pcIÁ”ru±PriÜ™yRegi¡”s
[ 
ulCu¼’tIÁ”ru±
 ];

758 
	`cÚfigASSERT
Ğ
ucCu¼’tPriÜ™y
 >ğ
ucMaxSysC®lPriÜ™y
 );

774 
	`cÚfigASSERT
ĞĞ
pÜtAIRCR_REG
 & 
pÜtPRIORITY_GROUP_MASK
 ) <ğ
ulMaxPRIGROUPV®ue
 );

775 
	}
}

	@portable/RVDS/ARM_CM4F/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

107 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

108 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

109 
	#pÜtBYTE_ALIGNMENT
 8

	)

113 
vPÜtY›ld
( );

114 
	#pÜtNVIC_INT_CTRL_REG
 ( * ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 ) )

	)

115 
	#pÜtNVIC_PENDSVSET_BIT
 ( 1UL << 28UL )

	)

116 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

117 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) 
pÜtNVIC_INT_CTRL_REG
 = 
pÜtNVIC_PENDSVSET_BIT


	)

118 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

122 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

123 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMask
 );

124 
vPÜtEÁ”Cr™iÿl
( );

125 
vPÜtEx™Cr™iÿl
( );

127 
	#pÜtDISABLE_INTERRUPTS
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

128 
	#pÜtENABLE_INTERRUPTS
(è
	`vPÜtCË¬IÁ”ru±Mask
Ğ0 )

	)

129 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

130 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

131 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

132 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
(x)

	)

137 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


138 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

139 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

144 #ià
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 1

147 #ifĞ
cÚfigMAX_PRIORITIES
 > 32 )

148 #”rÜ 
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 
ÿn
 
Úly
 
be
 
£t
 
to
 1 
wh’
 
cÚfigMAX_PRIORITIES
 
is
 
Ëss
 
thª
 
Ü
 
equ®
Ø32. 
It
 i 
v”y
 
¿»
 
th©
 
a
 
sy¡em
 
»quœes
 
mÜe
hª 10Ø15 
difã»nû
 
´iÜ™›s
 
as
 
sks
h© 
sh¬e
‡ 
´iÜ™y
 
wl
 
time
 
¦iû
.

152 
	#pÜtRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è|ğĞ1UL << ( uxPriÜ™y ) )

	)

153 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxR—dyPriÜ™›s
 ) ( uxR—dyPriÜ™› è&ğ~Ğ1UL << ( uxPriÜ™y ) )

	)

157 
	#pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxR—dyPriÜ™›s
 ) uxTİPriÜ™y = ( 31 - 
	`__şz
ĞĞuxR—dyPriÜ™› èè)

	)

165 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

166 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

169 #ifdeà
cÚfigASSERT


170 
vPÜtV®id©eIÁ”ru±PriÜ™y
( );

171 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`vPÜtV®id©eIÁ”ru±PriÜ™y
()

	)

175 
	#pÜtNOP
()

	)

177 #ifdeà
__ılu¥lus


	@portable/Renesas/RX100/port.c

71 
	~"lim™s.h
"

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

78 
	~"¡ršg.h
"

81 
	~"iodefše.h
"

87 
	#pÜtINITIAL_PSW
 ( ( 
SckTy³_t
 ) 0x00030000 )

	)

91 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 == 0 )

93 
	#pÜtCLOCK_DIVISOR
 8UL

	)

94 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 12000000 )

95 
	#pÜtCLOCK_DIVISOR
 512UL

	)

96 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 6000000 )

97 
	#pÜtCLOCK_DIVISOR
 128UL

	)

98 #–iàĞ
cÚfigPERIPHERAL_CLOCK_HZ
 >= 1000000 )

99 
	#pÜtCLOCK_DIVISOR
 32UL

	)

101 
	#pÜtCLOCK_DIVISOR
 8UL

	)

107 
	#pÜtUNLOCK_KEY
 0xA50B

	)

108 
	#pÜtLOCK_KEY
 0xA500

	)

115 
Ba£Ty³_t
 
vSoáw¬eIÁ”ru±EÁry
;

116 cÚ¡ 
Ba£Ty³_t
 * 
	gp_vSoáw¬eIÁ”ru±EÁry
 = &
vSoáw¬eIÁ”ru±EÁry
;

124 
´vS¹Fœ¡Task
( );

131 
´vY›ldHªdËr
( );

139 
vSoáw¬eIÁ”ru±ISR
( );

147 
´vS‘upTim”IÁ”ru±
( );

148 #iâdeà
cÚfigSETUP_TICK_INTERRUPT


151 
	#cÚfigSETUP_TICK_INTERRUPT
(è
	`´vS‘upTim”IÁ”ru±
()

	)

159 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

160 
´vSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

166 *
pxCu¼’tTCB
;

167 
vTaskSw™chCÚ‹xt
( );

172 cÚ¡ 
ušt32_t
 
	gulM©chV®ueFÜOÃTick
 = ( ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) / 
cÚfigTICK_RATE_HZ
 );

174 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

180 cÚ¡ 
TickTy³_t
 
	gxMaximumPossibËSuµ»s£dTicks
 = 
USHRT_MAX
 / ( ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) / 
cÚfigTICK_RATE_HZ
 );

185 vŞ©
ušt32_t
 
	gulTickFÏg
 = 
pdFALSE
;

193 cÚ¡ 
ušt32_t
 
	gulStİ³dTim”Com³n§tiÚ
 = 100UL / ( 
cÚfigCPU_CLOCK_HZ
 / ( 
cÚfigPERIPHERAL_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
 ) );

202 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

205 
pxTİOfSck
--;

208 *
pxTİOfSck
 = 0x00;

209 
pxTİOfSck
--;

210 *
pxTİOfSck
 = 0x00;

211 
pxTİOfSck
--;

212 *
pxTİOfSck
 = 
pÜtINITIAL_PSW
;

213 
pxTİOfSck
--;

214 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

219 #ifdeà
USE_FULL_REGISTER_INITIALISATION


221 
pxTİOfSck
--;

222 *
pxTİOfSck
 = 0x12345678;

223 
pxTİOfSck
--;

224 *
pxTİOfSck
 = 0xaaaabbbb;

225 
pxTİOfSck
--;

226 *
pxTİOfSck
 = 0xdddddddd;

227 
pxTİOfSck
--;

228 *
pxTİOfSck
 = 0xcccccccc;

229 
pxTİOfSck
--;

230 *
pxTİOfSck
 = 0xbbbbbbbb;

231 
pxTİOfSck
--;

232 *
pxTİOfSck
 = 0xaaaaaaaa;

233 
pxTİOfSck
--;

234 *
pxTİOfSck
 = 0x99999999;

235 
pxTİOfSck
--;

236 *
pxTİOfSck
 = 0x88888888;

237 
pxTİOfSck
--;

238 *
pxTİOfSck
 = 0x77777777;

239 
pxTİOfSck
--;

240 *
pxTİOfSck
 = 0x66666666;

241 
pxTİOfSck
--;

242 *
pxTİOfSck
 = 0x55555555;

243 
pxTİOfSck
--;

244 *
pxTİOfSck
 = 0x44444444;

245 
pxTİOfSck
--;

246 *
pxTİOfSck
 = 0x33333333;

247 
pxTİOfSck
--;

248 *
pxTİOfSck
 = 0x22222222;

249 
pxTİOfSck
--;

255 
pxTİOfSck
 -= 15;

259 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

260 
pxTİOfSck
--;

261 *
pxTİOfSck
 = 0x12345678;

262 
pxTİOfSck
--;

263 *
pxTİOfSck
 = 0x87654321;

265  
pxTİOfSck
;

266 
	}
}

269 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

272 ifĞ
pxCu¼’tTCB
 !ğ
NULL
 )

279 
	`cÚfigSETUP_TICK_INTERRUPT
();

282 
	`_IEN
Ğ
_ICU_SWINT
 ) = 1;

285 
	`_IR
Ğ
_ICU_SWINT
 ) = 0;

288 
	`_IPR
Ğ
_ICU_SWINT
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

291 
	`´vS¹Fœ¡Task
();

300 
	`´vS‘upTim”IÁ”ru±
();

303 Ğè
	`vSoáw¬eIÁ”ru±ISR
();

306  
pdFAIL
;

307 
	}
}

310 #´agm¨
šlše_asm
 
´vS¹Fœ¡Task


311 
	$´vS¹Fœ¡Task
( )

316 
SETPSW
 
U


320 
MOV
.
L
 #_pxCu¼’tTCB, 
R15


321 
MOV
.
L
 [
R15
], R15

322 
MOV
.
L
 [
R15
], 
R0


326 
POP
 
R15


327 
MVTACLO
 
R15


328 
POP
 
R15


329 
MVTACHI
 
R15


330 
POPM
 
R1
-
R15


331 
RTE


332 
NOP


333 
NOP


334 
	}
}

337 #´agm¨
š‹¼u±
 ( 
´vTickISR
Ğ
veù
 = 
cÚfigTICK_VECTOR
, 
’abË
 ) )

338 
	$´vTickISR
( )

342 
	`£t_l
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

344 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

346 
	`skYIELD
();

349 
	`£t_l
Ğ
cÚfigKERNEL_INTERRUPT_PRIORITY
 );

351 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

354 
ulTickFÏg
 = 
pdTRUE
;

358 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ueFÜOÃTick
;

361 
	}
}

364 
	$vSoáw¬eIÁ”ru±ISR
( )

366 
	`´vY›ldHªdËr
();

367 
	}
}

370 #´agm¨
šlše_asm
 
´vY›ldHªdËr


371 
	$´vY›ldHªdËr
( )

374 
SETPSW
 
I


380 
PUSH
.
L
 
R15


383 
MVFC
 
USP
, 
R15


386 
SUB
 #12, 
R15


387 
MVTC
 
R15
, 
USP


390 
MOV
.
L
 [ 
R0
 ], [ 
R15
 ] ; R15

391 
MOV
.
L
 4[ 
R0
 ], 4[ 
R15
 ] ; 
PC


392 
MOV
.
L
 8[ 
R0
 ], 8[ 
R15
 ] ; 
PSW


395 
ADD
 #12, 
R0


398 
SETPSW
 
U


401 
PUSHM
 
R1
-
R14


404 
MVFACHI
 
R15


405 
PUSH
.
L
 
R15


406 
MVFACMI
 
R15
 ; 
MiddË
 
Üd”
 
wÜd
.

407 
SHLL
 #16, 
R15
 ; 
Shiáed
 
Ëá
 
as
 
™
 
is
 
»¡Üed
 
to
 
the
 
low
 
Üd”
 
wÜd
.

408 
PUSH
.
L
 
R15


411 
MOV
.
L
 #_pxCu¼’tTCB, 
R15


412 
MOV
.
L
 [ 
R15
 ], R15

413 
MOV
.
L
 
R0
, [ 
R15
 ]

417 
MVTIPL
 #configMAX_SYSCALL_INTERRUPT_PRIORITY

420 
BSR
.
A
 
_vTaskSw™chCÚ‹xt


424 
MVTIPL
 #configKERNEL_INTERRUPT_PRIORITY

428 
MOV
.
L
 #_pxCu¼’tTCB,
R15


429 
MOV
.
L
 [ 
R15
 ], R15

430 
MOV
.
L
 [ 
R15
 ], 
R0


434 
POP
 
R15


435 
MVTACLO
 
R15


436 
POP
 
R15


437 
MVTACHI
 
R15


438 
POPM
 
R1
-
R15


439 
RTE


440 
NOP


441 
NOP


442 
	}
}

445 
	$vPÜtEndScheduËr
( )

449 
	`cÚfigASSERT
Ğ
pxCu¼’tTCB
 =ğ
NULL
 );

452 Ğè
	`vTaskSw™chCÚ‹xt
();

453 
	}
}

456 
	$´vS‘upTim”IÁ”ru±
( )

459 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

462 
	`MSTP
Ğ
CMT0
 ) = 0;

465 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

468 
CMT0
.
CMCR
.
BIT
.
CMIE
 = 1;

471 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ueFÜOÃTick
;

474 #ià
pÜtCLOCK_DIVISOR
 == 512

476 
CMT0
.
CMCR
.
BIT
.
CKS
 = 3;

478 #–ià
pÜtCLOCK_DIVISOR
 == 128

480 
CMT0
.
CMCR
.
BIT
.
CKS
 = 2;

482 #–ià
pÜtCLOCK_DIVISOR
 == 32

484 
CMT0
.
CMCR
.
BIT
.
CKS
 = 1;

486 #–ià
pÜtCLOCK_DIVISOR
 == 8

488 
CMT0
.
CMCR
.
BIT
.
CKS
 = 0;

492 #”rÜ 
Inv®id
 
pÜtCLOCK_DIVISOR
 
£‰šg


498 
	`_IEN
Ğ
_CMT0_CMI0
 ) = 1;

501 
	`_IPR
Ğ
_CMT0_CMI0
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

504 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

505 
	}
}

508 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

510 
	$´vSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

513 
	`cÚfigPRE_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

518 ifĞ
xEx³ùedIdËTime
 > 0 )

520 
	`wa™
();

524 
	`cÚfigPOST_SLEEP_PROCESSING
Ğ
xEx³ùedIdËTime
 );

525 
	}
}

530 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

532 
	$vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 )

534 
ušt32_t
 
ulM©chV®ue
, 
ulCom¶‘eTickP”iods
, 
ulCu¼’tCouÁ
;

535 
eSË•ModeStus
 
eSË•AùiÚ
;

540 ifĞ
xEx³ùedIdËTime
 > 
xMaximumPossibËSuµ»s£dTicks
 )

542 
xEx³ùedIdËTime
 = 
xMaximumPossibËSuµ»s£dTicks
;

547 
ulM©chV®ue
 = 
ulM©chV®ueFÜOÃTick
 * 
xEx³ùedIdËTime
;

548 ifĞ
ulM©chV®ue
 > 
ulStİ³dTim”Com³n§tiÚ
 )

552 
ulM©chV®ue
 -ğ
ulStİ³dTim”Com³n§tiÚ
;

559 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

560  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

567 
	`ş½sw_i
();

572 
ulTickFÏg
 = 
pdFALSE
;

577 
eSË•AùiÚ
 = 
	`eTaskCÚfœmSË•ModeStus
();

578 ifĞ
eSË•AùiÚ
 =ğ
eAbÜtSË•
 )

581 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

582 
	`£sw_i
();

584 ifĞ
eSË•AùiÚ
 =ğ
eNoTasksWa™šgTimeout
 )

587 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

590 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 1;

593 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

597 
	`´vSË•
Ğ
xEx³ùedIdËTime
 );

600 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

605 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtUNLOCK_KEY
;

608 
SYSTEM
.
MSTPCRC
.
BIT
.
DSLPE
 = 1;

609 
SYSTEM
.
MSTPCRA
.
BIT
.
MSTPA28
 = 1;

610 
SYSTEM
.
SBYCR
.
BIT
.
SSBY
 = 0;

613 
SYSTEM
.
PRCR
.
WORD
 = 
pÜtLOCK_KEY
;

617 
ulM©chV®ue
 -ğĞ
ušt32_t
 ) 
CMT0
.
CMCNT
;

618 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

621 
CMT0
.
CMCNT
 = 0;

622 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

626 
	`´vSË•
Ğ
xEx³ùedIdËTime
 );

632 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 0;

633  
CMT
.
CMSTR0
.
BIT
.
STR0
 == 1 )

638 
ulCu¼’tCouÁ
 = ( 
ušt32_t
 ) 
CMT0
.
CMCNT
;

640 ifĞ
ulTickFÏg
 !ğ
pdFALSE
 )

647 
ulM©chV®ue
 = 
ulM©chV®ueFÜOÃTick
 - 
ulCu¼’tCouÁ
;

648 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

656 
ulCom¶‘eTickP”iods
 = 
xEx³ùedIdËTime
 - 1UL;

663 
ulCom¶‘eTickP”iods
 = 
ulCu¼’tCouÁ
 / 
ulM©chV®ueFÜOÃTick
;

667 
ulM©chV®ue
 = 
ulCu¼’tCouÁ
 - ( 
ulCom¶‘eTickP”iods
 * 
ulM©chV®ueFÜOÃTick
 );

668 
CMT0
.
CMCOR
 = ( 
ušt16_t
 ) 
ulM©chV®ue
;

674 
CMT0
.
CMCNT
 = 0;

675 
CMT
.
CMSTR0
.
BIT
.
STR0
 = 1;

679 
	`vTaskS‹pTick
Ğ
ulCom¶‘eTickP”iods
 );

681 
	}
}

	@portable/Renesas/RX100/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


75 
	~"machše.h
"

89 
	#pÜtCHAR
 

	)

90 
	#pÜtFLOAT
 

	)

91 
	#pÜtDOUBLE
 

	)

92 
	#pÜtLONG
 

	)

93 
	#pÜtSHORT
 

	)

94 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

95 
	#pÜtBASE_TYPE
 

	)

97 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

98 
	tBa£Ty³_t
;

99 
	tUBa£Ty³_t
;

101 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

102 
ušt16_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

105 
ušt32_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

111 
	#pÜtBYTE_ALIGNMENT
 8

	)

112 
	#pÜtSTACK_GROWTH
 -1

	)

113 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

114 
	#pÜtNOP
(è
	`nİ
()

	)

116 #´agm¨
šlše_asm
 
vPÜtY›ld


117 
vPÜtY›ld
( )

122 
	gPUSH
.
L
 
R5


124 
	gMOV
.
	gL
 #872E0
	gH
, 
R5


125 
	gMOV
.
	gB
 #1, [
R5
]

127 
	gMOV
.
	gL
 [
R5
], R5

129 
POP
 
	gR5


131 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

132 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx !ğ
pdFALSE
 ) { 
	`pÜtYIELD
(); }

	)

143 
	#pÜtENABLE_INTERRUPTS
(è
	`£t_l
ĞĞè0 )

	)

144 #ifdeà
cÚfigASSERT


145 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
ĞĞ
	`g‘_l
(è<ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

146 
	#pÜtDISABLE_INTERRUPTS
(èifĞ
	`g‘_l
(è< 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`£t_l
ĞĞècÚfigMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

148 
	#pÜtDISABLE_INTERRUPTS
(è
	`£t_l
ĞĞè
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

152 
	#pÜtCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

155 
vTaskEÁ”Cr™iÿl
( );

156 
vTaskEx™Cr™iÿl
( );

157 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

158 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

161 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`g‘_l
(); 
	`£t_l
ĞĞè
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

162 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ) 
	`£t_l
ĞĞèuxSavedIÁ”ru±Stu )

	)

167 #ià
cÚfigUSE_TICKLESS_IDLE
 == 1

168 #iâdeà
pÜtSUPPRESS_TICKS_AND_SLEEP


169 
vPÜtSuµ»ssTicksAndSË•
Ğ
TickTy³_t
 
xEx³ùedIdËTime
 );

170 
	#pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 ) 
	`vPÜtSuµ»ssTicksAndSË•
ĞxEx³ùedIdËTim)

	)

177 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

178 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

180 #ifdeà
__ılu¥lus


	@portable/Renesas/RX200/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	~"¡ršg.h
"

78 
	~"iodefše.h
"

84 
	#pÜtINITIAL_PSW
 ( ( 
SckTy³_t
 ) 0x00030000 )

	)

91 
Ba£Ty³_t
 
vSoáw¬eIÁ”ru±EÁry
;

92 cÚ¡ 
Ba£Ty³_t
 * 
	gp_vSoáw¬eIÁ”ru±EÁry
 = &
vSoáw¬eIÁ”ru±EÁry
;

100 
´vS¹Fœ¡Task
( );

107 
´vY›ldHªdËr
( );

115 
vSoáw¬eIÁ”ru±ISR
( );

121 *
pxCu¼’tTCB
;

122 
vTaskSw™chCÚ‹xt
( );

129 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

132 
pxTİOfSck
--;

135 *
pxTİOfSck
 = 0x00;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = 0x00;

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = 
pÜtINITIAL_PSW
;

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

146 #ifdeà
USE_FULL_REGISTER_INITIALISATION


148 
pxTİOfSck
--;

149 *
pxTİOfSck
 = 0x12345678;

150 
pxTİOfSck
--;

151 *
pxTİOfSck
 = 0xaaaabbbb;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = 0xdddddddd;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = 0xcccccccc;

156 
pxTİOfSck
--;

157 *
pxTİOfSck
 = 0xbbbbbbbb;

158 
pxTİOfSck
--;

159 *
pxTİOfSck
 = 0xaaaaaaaa;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = 0x99999999;

162 
pxTİOfSck
--;

163 *
pxTİOfSck
 = 0x88888888;

164 
pxTİOfSck
--;

165 *
pxTİOfSck
 = 0x77777777;

166 
pxTİOfSck
--;

167 *
pxTİOfSck
 = 0x66666666;

168 
pxTİOfSck
--;

169 *
pxTİOfSck
 = 0x55555555;

170 
pxTİOfSck
--;

171 *
pxTİOfSck
 = 0x44444444;

172 
pxTİOfSck
--;

173 *
pxTİOfSck
 = 0x33333333;

174 
pxTİOfSck
--;

175 *
pxTİOfSck
 = 0x22222222;

176 
pxTİOfSck
--;

180 
pxTİOfSck
 -= 15;

184 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

185 
pxTİOfSck
--;

186 *
pxTİOfSck
 = 0x12345678;

187 
pxTİOfSck
--;

188 *
pxTİOfSck
 = 0x87654321;

190  
pxTİOfSck
;

191 
	}
}

194 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

196 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
( );

199 ifĞ
pxCu¼’tTCB
 !ğ
NULL
 )

204 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
();

207 
	`_IEN
Ğ
_ICU_SWINT
 ) = 1;

210 
	`_IR
Ğ
_ICU_SWINT
 ) = 0;

213 
	`_IPR
Ğ
_ICU_SWINT
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

216 
	`´vS¹Fœ¡Task
();

220 Ğè
	`vSoáw¬eIÁ”ru±ISR
();

223  
pdFAIL
;

224 
	}
}

227 #´agm¨
šlše_asm
 
´vS¹Fœ¡Task


228 
	$´vS¹Fœ¡Task
( )

233 
SETPSW
 
U


237 
MOV
.
L
 #_pxCu¼’tTCB, 
R15


238 
MOV
.
L
 [
R15
], R15

239 
MOV
.
L
 [
R15
], 
R0


243 
POP
 
R15


244 
MVTACLO
 
R15


245 
POP
 
R15


246 
MVTACHI
 
R15


247 
POPM
 
R1
-
R15


248 
RTE


249 
NOP


250 
NOP


251 
	}
}

254 #´agm¨
š‹¼u±
 ( 
vTickISR
Ğ
veù
 = 
_VECT
Ğ
cÚfigTICK_VECTOR
 ), 
’abË
 ) )

255 
	$vTickISR
( )

259 
	`£t_l
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

261 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

263 
	`skYIELD
();

266 
	`£t_l
Ğ
cÚfigKERNEL_INTERRUPT_PRIORITY
 );

267 
	}
}

270 
	$vSoáw¬eIÁ”ru±ISR
( )

272 
	`´vY›ldHªdËr
();

273 
	}
}

276 #´agm¨
šlše_asm
 
´vY›ldHªdËr


277 
	$´vY›ldHªdËr
( )

280 
SETPSW
 
I


286 
PUSH
.
L
 
R15


289 
MVFC
 
USP
, 
R15


292 
SUB
 #12, 
R15


293 
MVTC
 
R15
, 
USP


296 
MOV
.
L
 [ 
R0
 ], [ 
R15
 ] ; R15

297 
MOV
.
L
 4[ 
R0
 ], 4[ 
R15
 ] ; 
PC


298 
MOV
.
L
 8[ 
R0
 ], 8[ 
R15
 ] ; 
PSW


301 
ADD
 #12, 
R0


304 
SETPSW
 
U


307 
PUSHM
 
R1
-
R14


310 
MVFACHI
 
R15


311 
PUSH
.
L
 
R15


312 
MVFACMI
 
R15
 ; 
MiddË
 
Üd”
 
wÜd
.

313 
SHLL
 #16, 
R15
 ; 
Shiáed
 
Ëá
 
as
 
™
 
is
 
»¡Üed
 
to
 
the
 
low
 
Üd”
 
wÜd
.

314 
PUSH
.
L
 
R15


317 
MOV
.
L
 #_pxCu¼’tTCB, 
R15


318 
MOV
.
L
 [ 
R15
 ], R15

319 
MOV
.
L
 
R0
, [ 
R15
 ]

323 
MVTIPL
 #configMAX_SYSCALL_INTERRUPT_PRIORITY

326 
BSR
.
A
 
_vTaskSw™chCÚ‹xt


329 
MVTIPL
 #configKERNEL_INTERRUPT_PRIORITY

333 
MOV
.
L
 #_pxCu¼’tTCB,
R15


334 
MOV
.
L
 [ 
R15
 ], R15

335 
MOV
.
L
 [ 
R15
 ], 
R0


339 
POP
 
R15


340 
MVTACLO
 
R15


341 
POP
 
R15


342 
MVTACHI
 
R15


343 
POPM
 
R1
-
R15


344 
RTE


345 
NOP


346 
NOP


347 
	}
}

350 
	$vPÜtEndScheduËr
( )

354 
	`cÚfigASSERT
Ğ
pxCu¼’tTCB
 =ğ
NULL
 );

357 Ğè
	`vTaskSw™chCÚ‹xt
();

358 
	}
}

	@portable/Renesas/RX200/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


75 
	~"machše.h
"

89 
	#pÜtCHAR
 

	)

90 
	#pÜtFLOAT
 

	)

91 
	#pÜtDOUBLE
 

	)

92 
	#pÜtLONG
 

	)

93 
	#pÜtSHORT
 

	)

94 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

95 
	#pÜtBASE_TYPE
 

	)

97 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

98 
	tBa£Ty³_t
;

99 
	tUBa£Ty³_t
;

101 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

102 
ušt16_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

105 
ušt32_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

111 
	#pÜtBYTE_ALIGNMENT
 8

	)

112 
	#pÜtSTACK_GROWTH
 -1

	)

113 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

114 
	#pÜtNOP
(è
	`nİ
()

	)

116 #´agm¨
šlše_asm
 
vPÜtY›ld


117 
vPÜtY›ld
( )

122 
	gPUSH
.
L
 
R5


124 
	gMOV
.
	gL
 #553696, 
R5


125 
	gMOV
.
	gB
 #1, [
R5
]

127 
	gMOV
.
	gL
 [
R5
], R5

129 
POP
 
	gR5


131 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

132 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx !ğ
pdFALSE
 ) 
	`pÜtYIELD
()

	)

143 
	#pÜtENABLE_INTERRUPTS
(è
	`£t_l
ĞĞè0 )

	)

144 #ifdeà
cÚfigASSERT


145 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
ĞĞ
	`g‘_l
(è<ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

146 
	#pÜtDISABLE_INTERRUPTS
(èifĞ
	`g‘_l
(è< 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`£t_l
ĞĞècÚfigMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

148 
	#pÜtDISABLE_INTERRUPTS
(è
	`£t_l
ĞĞè
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

152 
	#pÜtCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

155 
vTaskEÁ”Cr™iÿl
( );

156 
vTaskEx™Cr™iÿl
( );

157 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

158 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

161 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`g‘_l
(); 
	`£t_l
ĞĞè
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

162 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ) 
	`£t_l
ĞĞèuxSavedIÁ”ru±Stu )

	)

167 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

168 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

170 #ifdeà
__ılu¥lus


	@portable/Renesas/RX600/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	~"¡ršg.h
"

78 
	~"iodefše.h
"

84 
	#pÜtINITIAL_PSW
 ( ( 
SckTy³_t
 ) 0x00030000 )

	)

85 
	#pÜtINITIAL_FPSW
 ( ( 
SckTy³_t
 ) 0x00000100 )

	)

92 
Ba£Ty³_t
 
vSoáw¬eIÁ”ru±EÁry
;

93 cÚ¡ 
Ba£Ty³_t
 * 
	gp_vSoáw¬eIÁ”ru±EÁry
 = &
vSoáw¬eIÁ”ru±EÁry
;

101 
´vS¹Fœ¡Task
( );

108 
´vY›ldHªdËr
( );

116 
vSoáw¬eIÁ”ru±ISR
( );

122 *
pxCu¼’tTCB
;

123 
vTaskSw™chCÚ‹xt
( );

130 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

134 *
pxTİOfSck
 = 0x00;

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = 
pÜtINITIAL_PSW
;

137 
pxTİOfSck
--;

138 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

143 #ifdeà
USE_FULL_REGISTER_INITIALISATION


145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = 0xffffffff;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = 0xeeeeeeee;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = 0xdddddddd;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = 0xcccccccc;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = 0xbbbbbbbb;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = 0xaaaaaaaa;

157 
pxTİOfSck
--;

158 *
pxTİOfSck
 = 0x99999999;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = 0x88888888;

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = 0x77777777;

163 
pxTİOfSck
--;

164 *
pxTİOfSck
 = 0x66666666;

165 
pxTİOfSck
--;

166 *
pxTİOfSck
 = 0x55555555;

167 
pxTİOfSck
--;

168 *
pxTİOfSck
 = 0x44444444;

169 
pxTİOfSck
--;

170 *
pxTİOfSck
 = 0x33333333;

171 
pxTİOfSck
--;

172 *
pxTİOfSck
 = 0x22222222;

173 
pxTİOfSck
--;

177 
pxTİOfSck
 -= 15;

181 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

182 
pxTİOfSck
--;

183 *
pxTİOfSck
 = 
pÜtINITIAL_FPSW
;

184 
pxTİOfSck
--;

185 *
pxTİOfSck
 = 0x12345678;

186 
pxTİOfSck
--;

187 *
pxTİOfSck
 = 0x87654321;

189  
pxTİOfSck
;

190 
	}
}

193 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

195 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
( );

198 ifĞ
pxCu¼’tTCB
 !ğ
NULL
 )

203 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
();

206 
	`_IEN
Ğ
_ICU_SWINT
 ) = 1;

209 
	`_IR
Ğ
_ICU_SWINT
 ) = 0;

212 
	`_IPR
Ğ
_ICU_SWINT
 ) = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

215 
	`´vS¹Fœ¡Task
();

219 Ğè
	`vSoáw¬eIÁ”ru±ISR
();

222  
pdFAIL
;

223 
	}
}

226 #´agm¨
šlše_asm
 
´vS¹Fœ¡Task


227 
	$´vS¹Fœ¡Task
( )

232 
SETPSW
 
U


236 
MOV
.
L
 #_pxCu¼’tTCB, 
R15


237 
MOV
.
L
 [
R15
], R15

238 
MOV
.
L
 [
R15
], 
R0


242 
POP
 
R15


243 
MVTACLO
 
R15


244 
POP
 
R15


245 
MVTACHI
 
R15


246 
POP
 
R15


247 
MVTC
 
R15
,
FPSW


248 
POPM
 
R1
-
R15


249 
RTE


250 
NOP


251 
NOP


252 
	}
}

255 #´agm¨
š‹¼u±
 ( 
vTickISR
Ğ
veù
 = 
_VECT
Ğ
cÚfigTICK_VECTOR
 ), 
’abË
 ) )

256 
	$vTickISR
( )

260 
	`£t_l
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 );

262 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

264 
	`skYIELD
();

267 
	`£t_l
Ğ
cÚfigKERNEL_INTERRUPT_PRIORITY
 );

268 
	}
}

271 
	$vSoáw¬eIÁ”ru±ISR
( )

273 
	`´vY›ldHªdËr
();

274 
	}
}

277 #´agm¨
šlše_asm
 
´vY›ldHªdËr


278 
	$´vY›ldHªdËr
( )

281 
SETPSW
 
I


287 
PUSH
.
L
 
R15


290 
MVFC
 
USP
, 
R15


293 
SUB
 #12, 
R15


294 
MVTC
 
R15
, 
USP


297 
MOV
.
L
 [ 
R0
 ], [ 
R15
 ] ; R15

298 
MOV
.
L
 4[ 
R0
 ], 4[ 
R15
 ] ; 
PC


299 
MOV
.
L
 8[ 
R0
 ], 8[ 
R15
 ] ; 
PSW


302 
ADD
 #12, 
R0


305 
SETPSW
 
U


308 
PUSHM
 
R1
-
R14


311 
MVFC
 
FPSW
, 
R15


312 
PUSH
.
L
 
R15


313 
MVFACHI
 
R15


314 
PUSH
.
L
 
R15


315 
MVFACMI
 
R15
 ; 
MiddË
 
Üd”
 
wÜd
.

316 
SHLL
 #16, 
R15
 ; 
Shiáed
 
Ëá
 
as
 
™
 
is
 
»¡Üed
 
to
 
the
 
low
 
Üd”
 
wÜd
.

317 
PUSH
.
L
 
R15


320 
MOV
.
L
 #_pxCu¼’tTCB, 
R15


321 
MOV
.
L
 [ 
R15
 ], R15

322 
MOV
.
L
 
R0
, [ 
R15
 ]

326 
MVTIPL
 #configMAX_SYSCALL_INTERRUPT_PRIORITY

329 
BSR
.
A
 
_vTaskSw™chCÚ‹xt


332 
MVTIPL
 #configKERNEL_INTERRUPT_PRIORITY

336 
MOV
.
L
 #_pxCu¼’tTCB,
R15


337 
MOV
.
L
 [ 
R15
 ], R15

338 
MOV
.
L
 [ 
R15
 ], 
R0


342 
POP
 
R15


343 
MVTACLO
 
R15


344 
POP
 
R15


345 
MVTACHI
 
R15


346 
POP
 
R15


347 
MVTC
 
R15
,
FPSW


348 
POPM
 
R1
-
R15


349 
RTE


350 
NOP


351 
NOP


352 
	}
}

355 
	$vPÜtEndScheduËr
( )

359 
	`cÚfigASSERT
Ğ
pxCu¼’tTCB
 =ğ
NULL
 );

362 Ğè
	`vTaskSw™chCÚ‹xt
();

363 
	}
}

	@portable/Renesas/RX600/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


75 
	~"machše.h
"

89 
	#pÜtCHAR
 

	)

90 
	#pÜtFLOAT
 

	)

91 
	#pÜtDOUBLE
 

	)

92 
	#pÜtLONG
 

	)

93 
	#pÜtSHORT
 

	)

94 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

95 
	#pÜtBASE_TYPE
 

	)

97 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

98 
	tBa£Ty³_t
;

99 
	tUBa£Ty³_t
;

101 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

102 
ušt16_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

105 
ušt32_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

111 
	#pÜtBYTE_ALIGNMENT
 8

	)

112 
	#pÜtSTACK_GROWTH
 -1

	)

113 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

114 
	#pÜtNOP
(è
	`nİ
()

	)

117 #´agm¨
šlše_asm
 
vPÜtY›ld


118 
vPÜtY›ld
( )

123 
	gPUSH
.
L
 
R5


125 
	gMOV
.
	gL
 #553696, 
R5


126 
	gMOV
.
	gB
 #1, [
R5
]

128 
	gMOV
.
	gL
 [
R5
], R5

130 
POP
 
	gR5


132 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

133 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx !ğ
pdFALSE
 ) 
	`pÜtYIELD
()

	)

144 
	#pÜtENABLE_INTERRUPTS
(è
	`£t_l
ĞĞè0 )

	)

145 #ifdeà
cÚfigASSERT


146 
	#pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
(è
	`cÚfigASSERT
ĞĞ
	`g‘_l
(è<ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) )

	)

147 
	#pÜtDISABLE_INTERRUPTS
(èifĞ
	`g‘_l
(è< 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) 
	`£t_l
ĞĞècÚfigMAX_SYSCALL_INTERRUPT_PRIORITY )

	)

149 
	#pÜtDISABLE_INTERRUPTS
(è
	`£t_l
ĞĞè
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

153 
	#pÜtCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

156 
vTaskEÁ”Cr™iÿl
( );

157 
vTaskEx™Cr™iÿl
( );

158 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
()

	)

159 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
()

	)

162 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`g‘_l
(); 
	`£t_l
ĞĞè
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

163 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 ) 
	`£t_l
ĞĞèuxSavedIÁ”ru±Stu )

	)

168 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

169 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

171 #ifdeà
__ılu¥lus


	@portable/Renesas/SH2A_FPU/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	~"¡ršg.h
"

81 
	#pÜtINITIAL_SR
 ( 0UL )

	)

87 
	#pÜtFLOP_REGISTERS_TO_STORE
 ( 18 )

	)

88 
	#pÜtFLOP_STORAGE_SIZE
 ( 
pÜtFLOP_REGISTERS_TO_STORE
 * 4 )

	)

95 
vPÜtY›ld
( );

100 
vPÜtS¹Fœ¡Task
( );

105 
ušt32_t
 
ulPÜtG‘GBR
( );

112 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

115 *
pxTİOfSck
 = 0x11111111UL;

116 
pxTİOfSck
--;

117 *
pxTİOfSck
 = 0x22222222UL;

118 
pxTİOfSck
--;

119 *
pxTİOfSck
 = 0x33333333UL;

120 
pxTİOfSck
--;

123 *
pxTİOfSck
 = 
pÜtINITIAL_SR
;

124 
pxTİOfSck
--;

127 *
pxTİOfSck
 = ( 
ušt32_t
 ) 
pxCode
;

128 
pxTİOfSck
--;

131 *
pxTİOfSck
 = 15;

132 
pxTİOfSck
--;

135 *
pxTİOfSck
 = 14;

136 
pxTİOfSck
--;

139 *
pxTİOfSck
 = 13;

140 
pxTİOfSck
--;

143 *
pxTİOfSck
 = 12;

144 
pxTİOfSck
--;

147 *
pxTİOfSck
 = 11;

148 
pxTİOfSck
--;

151 *
pxTİOfSck
 = 10;

152 
pxTİOfSck
--;

155 *
pxTİOfSck
 = 9;

156 
pxTİOfSck
--;

159 *
pxTİOfSck
 = 8;

160 
pxTİOfSck
--;

163 *
pxTİOfSck
 = 7;

164 
pxTİOfSck
--;

167 *
pxTİOfSck
 = 6;

168 
pxTİOfSck
--;

171 *
pxTİOfSck
 = 5;

172 
pxTİOfSck
--;

175 *
pxTİOfSck
 = ( 
ušt32_t
 ) 
pvP¬am‘”s
;

176 
pxTİOfSck
--;

179 *
pxTİOfSck
 = 3;

180 
pxTİOfSck
--;

183 *
pxTİOfSck
 = 2;

184 
pxTİOfSck
--;

187 *
pxTİOfSck
 = 1;

188 
pxTİOfSck
--;

191 *
pxTİOfSck
 = 0;

192 
pxTİOfSck
--;

195 *
pxTİOfSck
 = 16;

196 
pxTİOfSck
--;

199 *
pxTİOfSck
 = 17;

200 
pxTİOfSck
--;

203 *
pxTİOfSck
 = 
	`ulPÜtG‘GBR
();

210  
pxTİOfSck
;

211 
	}
}

214 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

216 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
( );

221 
	`vAµliÿtiÚS‘upTim”IÁ”ru±
();

228 
	`Œ­a
Ğ
pÜtSTART_SCHEDULER_TRAP_NO
 );

231  
pdFAIL
;

232 
	}
}

235 
	$vPÜtEndScheduËr
( )

238 
	}
}

241 
	$vPÜtY›ld
( )

243 
št32_t
 
lIÁ”ru±Mask
;

247 
lIÁ”ru±Mask
 = 
	`g‘_imask
();

252 
	`£t_imask
Ğ
pÜtKERNEL_INTERRUPT_PRIORITY
 );

254 
	`Œ­a
Ğ
pÜtYIELD_TRAP_NO
 );

258 
	`£t_imask
ĞĞè
lIÁ”ru±Mask
 );

259 
	}
}

262 
Ba£Ty³_t
 
	$xPÜtU£sFlßtšgPošt
Ğ
TaskHªdË_t
 
xTask
 )

264 
ušt32_t
 *
pulFlİBufãr
;

265 
Ba£Ty³_t
 
xR‘uº
;

266 * vŞ©
pxCu¼’tTCB
;

274 ifĞ
xTask
 =ğ
NULL
 )

276 
xTask
 = ( 
TaskHªdË_t
 ) 
pxCu¼’tTCB
;

280 
pulFlİBufãr
 = ( 
ušt32_t
 * ) 
	`pvPÜtM®loc
Ğ
pÜtFLOP_STORAGE_SIZE
 );

282 ifĞ
pulFlİBufãr
 !ğ
NULL
 )

285 
	`mem£t
ĞĞ* ) 
pulFlİBufãr
, 0x00, 
pÜtFLOP_STORAGE_SIZE
 );

289 *
pulFlİBufãr
 = 
	`g‘_åsü
();

293 
	`vTaskS‘AµliÿtiÚTaskTag
Ğ
xTask
, ( * ) ( 
pulFlİBufãr
 + 
pÜtFLOP_REGISTERS_TO_STORE
 ) );

294 
xR‘uº
 = 
pdPASS
;

298 
xR‘uº
 = 
pdFAIL
;

301  
xR‘uº
;

302 
	}
}

	@portable/Renesas/SH2A_FPU/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 
	~<machše.h
>

72 #ifdeà
__ılu¥lus


88 
	#pÜtCHAR
 

	)

89 
	#pÜtFLOAT
 

	)

90 
	#pÜtDOUBLE
 

	)

91 
	#pÜtLONG
 

	)

92 
	#pÜtSHORT
 

	)

93 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

94 
	#pÜtBASE_TYPE
 

	)

96 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

97 
	tBa£Ty³_t
;

98 
	tUBa£Ty³_t
;

100 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

101 
ušt16_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

104 
ušt32_t
 
	tTickTy³_t
;

105 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

110 
	#pÜtBYTE_ALIGNMENT
 8

	)

111 
	#pÜtSTACK_GROWTH
 -1

	)

112 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

113 
	#pÜtNOP
(è
	`nİ
()

	)

114 
	#pÜtSTART_SCHEDULER_TRAP_NO
 ( 32 )

	)

115 
	#pÜtYIELD_TRAP_NO
 ( 33 )

	)

116 
	#pÜtKERNEL_INTERRUPT_PRIORITY
 ( 1 )

	)

118 
vPÜtY›ld
( );

119 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

121 
vTaskSw™chCÚ‹xt
( );

122 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx !ğ
pdFALSE
 ) 
	`vTaskSw™chCÚ‹xt
()

	)

129 
Ba£Ty³_t
 
xPÜtU£sFlßtšgPošt
Ğ* 
xTask
 );

135 
vPÜtSaveFlİRegi¡”s
Ğ*
pulBufãr
 );

136 
vPÜtRe¡ÜeFlİRegi¡”s
Ğ*
pulBufãr
 );

143 
	#ŒaûTASK_SWITCHED_OUT
(èifĞ
pxCu¼’tTCB
->
pxTaskTag
 !ğ
NULL
 ) 
	`vPÜtSaveFlİRegi¡”s
ĞpxCu¼’tTCB->pxTaskTag )

	)

144 
	#ŒaûTASK_SWITCHED_IN
(èifĞ
pxCu¼’tTCB
->
pxTaskTag
 !ğ
NULL
 ) 
	`vPÜtRe¡ÜeFlİRegi¡”s
ĞpxCu¼’tTCB->pxTaskTag )

	)

150 
	#pÜtENABLE_INTERRUPTS
(è
	`£t_imask
Ğ0x00 )

	)

151 
	#pÜtDISABLE_INTERRUPTS
(è
	`£t_imask
Ğ
pÜtKERNEL_INTERRUPT_PRIORITY
 )

	)

154 
	#pÜtCRITICAL_NESTING_IN_TCB
 ( 1 )

	)

157 
vTaskEÁ”Cr™iÿl
( );

158 
vTaskEx™Cr™iÿl
( );

159 
	#pÜtENTER_CRITICAL
(è
	`vTaskEÁ”Cr™iÿl
();

	)

160 
	#pÜtEXIT_CRITICAL
(è
	`vTaskEx™Cr™iÿl
();

	)

165 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

166 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

168 #ifdeà
__ılu¥lus


	@portable/Rowley/MSP430F449/port.c

67 
	~"F»eRTOS.h
"

68 
	~"sk.h
"

76 
	#pÜtACLK_FREQUENCY_HZ
 ( ( 
TickTy³_t
 ) 32768 )

	)

77 
	#pÜtINITIAL_CRITICAL_NESTING
 ( ( 
ušt16_t
 ) 10 )

	)

78 
	#pÜtFLAGS_INT_ENABLED
 ( ( 
SckTy³_t
 ) 0x08 )

	)

82 
	tTCB_t
;

83 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

93 vŞ©
ušt16_t
 
	gusCr™iÿlNe¡šg
 = 
pÜtINITIAL_CRITICAL_NESTING
;

101 
´vS‘upTim”IÁ”ru±
( );

110 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

128 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

129 
pxTİOfSck
--;

130 *
pxTİOfSck
 = 
pÜtFLAGS_INT_ENABLED
;

131 
pxTİOfSck
--;

134 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x4444;

135 
pxTİOfSck
--;

136 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x5555;

137 
pxTİOfSck
--;

138 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x6666;

139 
pxTİOfSck
--;

140 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x7777;

141 
pxTİOfSck
--;

142 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x8888;

143 
pxTİOfSck
--;

144 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x9999;

145 
pxTİOfSck
--;

146 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xaaaa;

147 
pxTİOfSck
--;

148 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xbbbb;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xcccc;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xdddd;

153 
pxTİOfSck
--;

154 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xeeee;

155 
pxTİOfSck
--;

159 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

160 
pxTİOfSck
--;

165 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

169  
pxTİOfSck
;

170 
	}
}

173 
	$vPÜtEndScheduËr
( )

177 
	}
}

184 
	$´vS‘upTim”IÁ”ru±
( )

187 
TACTL
 = 0;

190 
TACTL
 = 
TASSEL_1
;

193 
TACTL
 |ğ
TACLR
;

196 
TACCR0
 = 
pÜtACLK_FREQUENCY_HZ
 / 
cÚfigTICK_RATE_HZ
;

199 
TACCTL0
 = 
CCIE
;

202 
TACTL
 |ğ
TACLR
;

205 
TACTL
 |ğ
MC_1
;

206 
	}
}

	@portable/Rowley/MSP430F449/portasm.h

66 #iâdeà
PORT_ASM_H


67 
	#PORT_ASM_H


	)

69 
pÜtSAVE_CONTEXT
 
maüo


71 
push
 
r4


72 
push
 
r5


73 
push
 
r6


74 
push
 
r7


75 
push
 
r8


76 
push
 
r9


77 
push
 
r10


78 
push
 
r11


79 
push
 
r12


80 
push
 
r13


81 
push
 
r14


82 
push
 
r15


83 
	gmov
.
	gw
 &
	g_usCr™iÿlNe¡šg
, 
r14


84 
push
 
r14


85 
	gmov
.
	gw
 &
	g_pxCu¼’tTCB
, 
r12


86 
	gmov
.
w
 
	gr1
, @
r12


87 
’dm


90 
pÜtRESTORE_CONTEXT
 
maüo


91 
	gmov
.
	gw
 &
	g_pxCu¼’tTCB
, 
r12


92 
	gmov
.
	gw
 @
	gr12
, 
r1


93 
pİ
 
r15


94 
	gmov
.
w
 
	gr15
, &
_usCr™iÿlNe¡šg


95 
pİ
 
r15


96 
pİ
 
r14


97 
pİ
 
r13


98 
pİ
 
r12


99 
pİ
 
r11


100 
pİ
 
r10


101 
pİ
 
r9


102 
pİ
 
r8


103 
pİ
 
r7


104 
pİ
 
r6


105 
pİ
 
r5


106 
pİ
 
r4


111 
	gbic
.
	gw
 #0
	gxf0
,0(
	gSP
)

113 
»ti


114 
	g’dm


	@portable/Rowley/MSP430F449/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

80 
	#pÜtCHAR
 

	)

81 
	#pÜtFLOAT
 

	)

82 
	#pÜtDOUBLE
 

	)

83 
	#pÜtLONG
 

	)

84 
	#pÜtSHORT
 

	)

85 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

86 
	#pÜtBASE_TYPE
 

	)

88 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

89 
	tBa£Ty³_t
;

90 
	tUBa£Ty³_t
;

93 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

94 
ušt16_t
 
	tTickTy³_t
;

95 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

97 
ušt32_t
 
	tTickTy³_t
;

98 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

104 
	#pÜtDISABLE_INTERRUPTS
(è
	`_DINT
(); 
	`_NOP
()

	)

105 
	#pÜtENABLE_INTERRUPTS
(è
	`_EINT
();

	)

109 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
ušt16_t
 ) 0 )

	)

111 
	#pÜtENTER_CRITICAL
(è\

	)

113 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

115 
pÜtDISABLE_INTERRUPTS
(); \

120 
	gusCr™iÿlNe¡šg
++; \

123 
	#pÜtEXIT_CRITICAL
(è\

	)

125 vŞ©
ušt16_t
 
usCr™iÿlNe¡šg
; \

127 ifĞ
	gusCr™iÿlNe¡šg
 > 
	gpÜtNO_CRITICAL_SECTION_NESTING
 ) \

130 
	gusCr™iÿlNe¡šg
--; \

134 ifĞ
	gusCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

136 
pÜtENABLE_INTERRUPTS
(); \

147 
vPÜtY›ld
( );

148 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

152 
	#pÜtBYTE_ALIGNMENT
 2

	)

153 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

154 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

155 
	#pÜtNOP
()

	)

159 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

160 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” è
__tİËv–


	)

162 #ià
cÚfigINTERRUPT_EXAMPLE_METHOD
 == 2

164 
vTaskSw™chCÚ‹xt
( );

165 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) ifĞx ) 
	`vTaskSw™chCÚ‹xt
()

	)

	@portable/SDCC/Cygnal/port.c

71 
	~<¡ršg.h
>

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

78 
	#pÜtCLOCK_DIVISOR
 ( ( 
ušt32_t
 ) 12 )

	)

79 
	#pÜtMAX_TIMER_VALUE
 ( ( 
ušt32_t
 ) 0xfffà)

	)

80 
	#pÜtENABLE_TIMER
 ( ( 
ušt8_t
 ) 0x04 )

	)

81 
	#pÜtTIMER_2_INTERRUPT_ENABLE
 ( ( 
ušt8_t
 ) 0x20 )

	)

84 
	#pÜtGLOBAL_INTERRUPT_BIT
 ( ( 
SckTy³_t
 ) 0x80 )

	)

87 
	#pÜtINITIAL_PSW
 ( ( 
SckTy³_t
 ) 0x00 )

	)

90 
	#pÜtCLEAR_INTERRUPT_FLAG
(è
TMR2CN
 &ğ~0x80;

	)

94 
d©a
 
ušt8_t
 
	gucSckBy‹s
;

98 
xd©a
 
SckTy³_t
 * 
d©a
 
	gpxXRAMSck
;

102 
d©a
 
SckTy³_t
 * d©¨
	gpxRAMSck
;

106 
	tTCB_t
;

107 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

113 
´vS‘upTim”IÁ”ru±
( );

121 
	#pÜtCOPY_STACK_TO_XRAM
(è\

	)

126 
	gpxXRAMSck
 = ( 
xd©a
 
SckTy³_t
 * ) *ĞĞxd©¨SckTy³_ˆ** ) 
pxCu¼’tTCB
 ); \

129 
	gpxRAMSck
 = ( 
d©a
 
SckTy³_t
 * d©¨è
cÚfigSTACK_START
; \

133 
	gucSckBy‹s
 = 
SP
 - ( 
cÚfigSTACK_START
 - 1 ); \

137 *
	gpxXRAMSck
 = 
ucSckBy‹s
; \

141  
	gucSckBy‹s
 ) \

143 
	gpxXRAMSck
++; \

144 *
	gpxXRAMSck
 = *
pxRAMSck
; \

145 
	gpxRAMSck
++; \

146 
	gucSckBy‹s
--; \

155 
	#pÜtCOPY_XRAM_TO_STACK
(è\

	)

159 
	gpxXRAMSck
 = ( 
xd©a
 
SckTy³_t
 * ) *ĞĞxd©¨SckTy³_ˆ** ) 
pxCu¼’tTCB
 ); \

160 
	gpxRAMSck
 = ( 
d©a
 
SckTy³_t
 * d©¨èĞ
cÚfigSTACK_START
 - 1 ); \

164 
	gucSckBy‹s
 = 
pxXRAMSck
[ 0 ]; \

169 
	gpxXRAMSck
++; \

170 
	gpxRAMSck
++; \

171 *
	gpxRAMSck
 = *
pxXRAMSck
; \

172 
	gucSckBy‹s
--; \

173 }  
	gucSckBy‹s
 ); \

176 
	gSP
 = ( 
ušt8_t
 ) 
pxRAMSck
; \

184 
	#pÜtSAVE_CONTEXT
(è\

	)

186 
	g_asm
 \

189 
push
 
	gACC
 \

191 
push
 
	gIE
 \

192 
şr
 
	g_EA
 \

193 
push
 
	gDPL
 \

194 
push
 
	gDPH
 \

195 
push
 
	gb
 \

196 
push
 
	g¬2
 \

197 
push
 
	g¬3
 \

198 
push
 
	g¬4
 \

199 
push
 
	g¬5
 \

200 
push
 
	g¬6
 \

201 
push
 
	g¬7
 \

202 
push
 
	g¬0
 \

203 
push
 
	g¬1
 \

204 
push
 
	gPSW
 \

205 
	g_’dasm
; \

206 
	gPSW
 = 0; \

207 
	g_asm
 \

208 
push
 
	g_bp
 \

209 
	g_’dasm
; \

217 
	#pÜtRESTORE_CONTEXT
(è\

	)

219 
	g_asm
 \

220 
pİ
 
	g_bp
 \

221 
pİ
 
	gPSW
 \

222 
pİ
 
	g¬1
 \

223 
pİ
 
	g¬0
 \

224 
pİ
 
	g¬7
 \

225 
pİ
 
	g¬6
 \

226 
pİ
 
	g¬5
 \

227 
pİ
 
	g¬4
 \

228 
pİ
 
	g¬3
 \

229 
pİ
 
	g¬2
 \

230 
pİ
 
	gb
 \

231 
pİ
 
	gDPH
 \

232 
pİ
 
	gDPL
 \

236 
pİ
 
	gACC
 \

237 
JB
 
	gACC
.7,0098
	g$
 \

238 
CLR
 
	gIE
.7 \

239 
	gLJMP
 0099
	g$
 \

240 0098
	g$
: \

241 
SETB
 
IE
.7 \

242 0099
$
: \

244 
pİ
 
ACC
 \

245 
»ti
 \

246 
_’dasm
; \

253 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

255 
ušt32_t
 
ulAdd»ss
;

256 
SckTy³_t
 *
pxS¹OfSck
;

259 
pxS¹OfSck
 = 
pxTİOfSck
;

260 
pxTİOfSck
++;

276 
ulAdd»ss
 = ( 
ušt32_t
 ) 
pxCode
;

277 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ulAdd»ss
;

278 
ulAdd»ss
 >>= 8;

279 
pxTİOfSck
++;

280 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
ulAdd»ss
 );

281 
pxTİOfSck
++;

284 *
pxTİOfSck
 = 0xaa;

285 
pxTİOfSck
++;

288 *
pxTİOfSck
 = 
pÜtGLOBAL_INTERRUPT_BIT
;

289 
pxTİOfSck
++;

293 
ulAdd»ss
 = ( 
ušt32_t
 ) 
pvP¬am‘”s
;

294 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ulAdd»ss
;

295 
ulAdd»ss
 >>= 8;

296 *
pxTİOfSck
++;

297 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ulAdd»ss
;

298 
ulAdd»ss
 >>= 8;

299 
pxTİOfSck
++;

300 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
ulAdd»ss
;

301 
pxTİOfSck
++;

304 *
pxTİOfSck
 = 0x02;

305 
pxTİOfSck
++;

306 *
pxTİOfSck
 = 0x03;

307 
pxTİOfSck
++;

308 *
pxTİOfSck
 = 0x04;

309 
pxTİOfSck
++;

310 *
pxTİOfSck
 = 0x05;

311 
pxTİOfSck
++;

312 *
pxTİOfSck
 = 0x06;

313 
pxTİOfSck
++;

314 *
pxTİOfSck
 = 0x07;

315 
pxTİOfSck
++;

316 *
pxTİOfSck
 = 0x00;

317 
pxTİOfSck
++;

318 *
pxTİOfSck
 = 0x01;

319 
pxTİOfSck
++;

320 *
pxTİOfSck
 = 0x00;

321 
pxTİOfSck
++;

322 *
pxTİOfSck
 = 0xbb;

328 *
pxS¹OfSck
 = ( 
SckTy³_t
 ) ( 
pxTİOfSck
 -…xStartOfStack );

332  
pxS¹OfSck
;

333 
	}
}

339 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

342 
	`´vS‘upTim”IÁ”ru±
();

346 
SFRPAGE
 = 0;

350 
	`pÜtCOPY_XRAM_TO_STACK
();

351 
	`pÜtRESTORE_CONTEXT
();

354  
pdTRUE
;

355 
	}
}

358 
	$vPÜtEndScheduËr
( )

361 
	}
}

368 
	$vPÜtY›ld
Ğè
_Çked


376 
	`pÜtSAVE_CONTEXT
();

377 
	`pÜtCOPY_STACK_TO_XRAM
();

380 
	`vTaskSw™chCÚ‹xt
();

384 
	`pÜtCOPY_XRAM_TO_STACK
();

385 
	`pÜtRESTORE_CONTEXT
();

386 
	}
}

389 #ià
cÚfigUSE_PREEMPTION
 == 1

390 
	$vTim”2ISR
Ğè
š‹¼u±
 5 
_Çked


396 
	`pÜtSAVE_CONTEXT
();

397 
	`pÜtCOPY_STACK_TO_XRAM
();

399 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

401 
	`vTaskSw™chCÚ‹xt
();

404 
	`pÜtCLEAR_INTERRUPT_FLAG
();

405 
	`pÜtCOPY_XRAM_TO_STACK
();

406 
	`pÜtRESTORE_CONTEXT
();

407 
	}
}

409 
	$vTim”2ISR
Ğè
š‹¼u±
 5

414 
	`xTaskInüem’tTick
();

415 
	`pÜtCLEAR_INTERRUPT_FLAG
();

416 
	}
}

420 
	$´vS‘upTim”IÁ”ru±
( )

422 
ušt8_t
 
ucOrigš®SFRPage
;

425 cÚ¡ 
ušt32_t
 
ulTicksP”SecÚd
 = 
cÚfigCPU_CLOCK_HZ
 / 
pÜtCLOCK_DIVISOR
;

426 cÚ¡ 
ušt32_t
 
ulC­tu»Time
 = 
ulTicksP”SecÚd
 / 
cÚfigTICK_RATE_HZ
;

427 cÚ¡ 
ušt32_t
 
ulC­tu»V®ue
 = 
pÜtMAX_TIMER_VALUE
 - 
ulC­tu»Time
;

428 cÚ¡ 
ušt8_t
 
ucLowC­tu»By‹
 = ( ušt8_ˆèĞ
ulC­tu»V®ue
 & ( 
ušt32_t
 ) 0xff );

429 cÚ¡ 
ušt8_t
 
ucHighC­tu»By‹
 = ( ušt8_ˆèĞ
ulC­tu»V®ue
 >> ( 
ušt32_t
 ) 8 );

435 
ucOrigš®SFRPage
 = 
SFRPAGE
;

436 
SFRPAGE
 = 0;

439 
TMR2CF
 = ( 
ušt8_t
 ) 0;

442 
RCAP2L
 = 
ucLowC­tu»By‹
;

443 
RCAP2H
 = 
ucHighC­tu»By‹
;

446 
TMR2L
 = 
ucLowC­tu»By‹
;

447 
TMR2H
 = 
ucHighC­tu»By‹
;

450 
IE
 |ğ
pÜtTIMER_2_INTERRUPT_ENABLE
;

454 
TMR2CN
 = 
pÜtENABLE_TIMER
;

457 
SFRPAGE
 = 
ucOrigš®SFRPage
;

458 
	}
}

	@portable/SDCC/Cygnal/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ià
cÚfigUSE_PREEMPTION
 == 0

70 
	$vTim”2ISR
Ğè
š‹¼u±
 5;

72 
	$vTim”2ISR
Ğè
š‹¼u±
 5 
_Çked
;

75 
	$vS”ŸlISR
Ğè
š‹¼u±
 4;

89 
	#pÜtCHAR
 

	)

90 
	#pÜtFLOAT
 

	)

91 
	#pÜtDOUBLE
 

	)

92 
	#pÜtLONG
 

	)

93 
	#pÜtSHORT
 

	)

94 
	#pÜtSTACK_TYPE
 
ušt8_t


	)

95 
	#pÜtBASE_TYPE
 

	)

97 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

98 sigÃd 
	tBa£Ty³_t
;

99 
	tUBa£Ty³_t
;

101 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

102 
ušt16_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

105 
ušt32_t
 
	tTickTy³_t
;

106 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

111 
	#pÜtENTER_CRITICAL
(è
_asm
 \

	)

112 
push
 
ACC
 \

113 
push
 
IE
 \

114 
_’dasm
; \

115 
EA
 = 0;

117 
	#pÜtEXIT_CRITICAL
(è
_asm
 \

	)

118 
pİ
 
ACC
 \

119 
_’dasm
; \

120 
ACC
 &= 0x80; \

121 
IE
 |ğ
ACC
; \

122 
_asm
 \

123 
pİ
 
ACC
 \

124 
_’dasm
;

126 
	#pÜtDISABLE_INTERRUPTS
(è
EA
 = 0;

	)

127 
	#pÜtENABLE_INTERRUPTS
(è
EA
 = 1;

	)

131 
	#pÜtBYTE_ALIGNMENT
 1

	)

132 
	#pÜtSTACK_GROWTH
 ( 1 )

	)

133 
	#pÜtTICK_PERIOD_MS
 ( ( 
ušt32_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

137 
	$vPÜtY›ld
Ğè
_Çked
;

138 
	#pÜtYIELD
(è
	`vPÜtY›ld
();

	)

141 
	#pÜtNOP
(è
_asm
 \

	)

142 
nİ
 \

143 
_’dasm
;

148 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

149 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

	@portable/Softune/MB91460/__STD_LIB_sbrk.c

1 
	~"F»eRTOSCÚfig.h
"

2 
	~<¡dlib.h
>

4 
	gbrk_siz
 = 0;

6 
	t_h“p_t
;

7 
	#ROUNDUP
(
s
è(((s)+(
_h“p_t
)-1)&~((_h“p_t)-1))

	)

8 
_h“p_t
 
	g_h“p
[
ROUNDUP
(
cÚfigTOTAL_HEAP_SIZE
)/(_heep_t)];

9 
	#_h“p_size
 
	`ROUNDUP
(
cÚfigTOTAL_HEAP_SIZE
)

	)

15 *
	$sbrk
(
size
)

17 ià(
brk_siz
 + 
size
 > 
_h“p_size
 || brk_siz + size < 0)

20 
brk_siz
 +ğ
size
;

21 Ğ(*)
_h“p
 + 
brk_siz
 - 
size
);

22 
	}
}

	@portable/Softune/MB91460/port.c

66 
	~"F»eRTOS.h
"

67 
	~"sk.h
"

68 
	~"mb91467d.h
"

74 
	tTCB_t
;

75 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

79 #´agm¨
asm


80 #maüØ
SaveCÚ‹xt


81 
	gORCCR
 #0
	gx20
 ;
Sw™ch
 
to
 
u£r
 
¡ack


82 
ST
 
	gRP
,@-
	gR15
 ;
StÜe
 
RP


83 
STM0
 (
R7
,
R6
,
R5
,
R4
,
R3
,
R2
,
R1
,
R0
è;
StÜe
 
	gR7
-R0

84 
STM1
 (
R14
,
R13
,
R12
,
R11
,
R10
,
R9
,
R8
è;
StÜe
 
	gR14
-R8

85 
ST
 
	gMDH
, @-
	gR15
 ;
StÜe
 
MDH


86 
ST
 
	gMDL
, @-
	gR15
 ;
StÜe
 
MDL


88 
	gANDCCR
 #0
	gxDF
 ;
Sw™ch
 
back
 
to
 
sy¡em
 
¡ack


89 
	gLD
 @
	gR15
+,
	gR0
 ;
StÜe
 
PC
 
to
 
R0


90 
	gORCCR
 #0
	gx20
 ;
Sw™ch
 
to
 
u£r
 
¡ack


91 
ST
 
	gR0
,@-
	gR15
 ;
StÜe
 
PC
 
to
 
U£r
 
¡ack


93 
	gANDCCR
 #0
	gxDF
 ;
Sw™ch
 
back
 
to
 
sy¡em
 
¡ack


94 
	gLD
 @
	gR15
+,
	gR0
 ;
StÜe
 
PS
 
to
 
R0


95 
	gORCCR
 #0
	gx20
 ;
Sw™ch
 
to
 
u£r
 
¡ack


96 
ST
 
	gR0
,@-
	gR15
 ;
StÜe
 
PS
 
to
 
U£r
 
¡ack


98 
	gLDI
 #_pxCu¼’tTCB, 
	gR0
 ;
G‘
 
pxCu¼’tTCB
 
add»ss


99 
	gLD
 @
	gR0
, R0 ;
G‘
 
the
 
	gpxCu¼’tTCB
->
pxTİOfSck
 
add»ss


100 
ST
 
	gR15
,@
	gR0
 ;
StÜe
 
USP
 
to
 
	gpxCu¼’tTCB
->
pxTİOfSck


102 
	gANDCCR
 #0
	gxDF
 ;
Sw™ch
 
back
 
to
 
sy¡em
 
¡ack
 
the
 
»¡
 
of
 
tick
 
	gISR


105 #maüØ
Re¡ÜeCÚ‹xt


106 
	gLDI
 #_pxCu¼’tTCB, 
	gR0
 ;
G‘
 
pxCu¼’tTCB
 
add»ss


107 
	gLD
 @
	gR0
, R0 ;
G‘
 
the
 
	gpxCu¼’tTCB
->
pxTİOfSck
 
add»ss


108 
	gORCCR
 #0
	gx20
 ;
Sw™ch
 
to
 
u£r
 
¡ack


109 
	gLD
 @
	gR0
, 
	gR15
 ;
Re¡Üe
 
USP
 
äom
 
	gpxCu¼’tTCB
->
pxTİOfSck


111 
	gLD
 @
	gR15
+,
	gR0
 ;
StÜe
 
PS
 
to
 
R0


112 
	gANDCCR
 #0
	gxDF
 ;
Sw™ch
 
to
 
sy¡em
 
¡ack


113 
ST
 
	gR0
,@-
	gR15
 ;
StÜe
 
PS
 
to
 
sy¡em
 
¡ack


115 
	gORCCR
 #0
	gx20
 ;
Sw™ch
 
to
 
u£r
 
¡ack


116 
	gLD
 @
	gR15
+,
	gR0
 ;
StÜe
 
PC
 
to
 
R0


117 
	gANDCCR
 #0
	gxDF
 ;
Sw™ch
 
to
 
sy¡em
 
¡ack


118 
ST
 
	gR0
,@-
	gR15
 ;
StÜe
 
PC
 
to
 
sy¡em
 
¡ack


120 
	gORCCR
 #0
	gx20
 ;
Sw™ch
 
back
 
to
 
»Œ›ve
 
the
 
»maššg
 
cÚ‹xt


122 
	gLD
 @
	gR15
+, 
	gMDL
 ;
Re¡Üe
 
MDL


123 
	gLD
 @
	gR15
+, 
	gMDH
 ;
Re¡Üe
 
MDH


124 
LDM1
 (
R14
,
R13
,
R12
,
R11
,
R10
,
R9
,
R8
è;
Re¡Üe
 
	gR14
-R8

125 
LDM0
 (
R7
,
R6
,
R5
,
R4
,
R3
,
R2
,
R1
,
R0
è;
Re¡Üe
 
	gR7
-R0

126 
	gLD
 @
	gR15
+, 
	gRP
 ;
Re¡Üe
 
RP


128 
	gANDCCR
 #0
	gxDF
 ;
Sw™ch
 
back
 
to
 
sy¡em
 
¡ack
 
the
 
»¡
 
of
 
tick
 
	gISR


130 #´agm¨
’dasm


137 
´vS‘upTim”IÁ”ru±
( );

146 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

151 *
pxTİOfSck
 = 0x11111111;

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = 0x22222222;

154 
pxTİOfSck
--;

155 *
pxTİOfSck
 = 0x33333333;

156 
pxTİOfSck
--;

161 *
pxTİOfSck
 = (
SckTy³_t
)(
pvP¬am‘”s
);

162 
pxTİOfSck
--;

164 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000000;

165 
pxTİOfSck
--;

166 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00007777;

167 
pxTİOfSck
--;

168 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00006666;

169 
pxTİOfSck
--;

170 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00005555;

171 
pxTİOfSck
--;

177 *
pxTİOfSck
 = ( 
SckTy³_t
 ) (
pvP¬am‘”s
);

178 
pxTİOfSck
--;

179 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00003333;

180 
pxTİOfSck
--;

181 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00002222;

182 
pxTİOfSck
--;

183 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00001111;

184 
pxTİOfSck
--;

185 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00000001;

186 
pxTİOfSck
--;

187 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0000EEEE;

188 
pxTİOfSck
--;

189 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0000DDDD;

190 
pxTİOfSck
--;

191 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0000CCCC;

192 
pxTİOfSck
--;

193 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0000BBBB;

194 
pxTİOfSck
--;

195 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0000AAAA;

196 
pxTİOfSck
--;

197 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00009999;

198 
pxTİOfSck
--;

199 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x00008888;

200 
pxTİOfSck
--;

201 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x11110000;

202 
pxTİOfSck
--;

203 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x22220000;

204 
pxTİOfSck
--;

207 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

208 
pxTİOfSck
--;

211 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x001F0030;

213  
pxTİOfSck
;

214 
	}
}

217 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

220 
	`´vS‘upTim”IÁ”ru±
();

223 #´agm¨
asm


224 
Re¡ÜeCÚ‹xt


225 #´agm¨
’dasm


229 
	`__asm
("„eti ");

232  
pdFAIL
;

233 
	}
}

236 
	$vPÜtEndScheduËr
( )

240 
	}
}

243 
	$´vS‘upTim”IÁ”ru±
( )

246 cÚ¡ 
ušt16_t
 
usR–ßdV®ue
 = ( ušt16_ˆèĞĞĞ
cÚfigPER_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) / 32UL ) - 1UL );

250 
TMCSR0_CNTE
 = 0;

251 
TMCSR0_CSL
 = 0x2;

252 
TMCSR0_MOD
 = 0;

253 
TMCSR0_RELD
 = 1;

255 
TMCSR0_UF
 = 0;

256 
TMRLR0
 = 
usR–ßdV®ue
;

257 
TMCSR0_INTE
 = 1;

258 
TMCSR0_CNTE
 = 1;

259 
TMCSR0_TRG
 = 1;

261 
PORTEN
 = 0x3;

262 
	}
}

265 #ià
cÚfigUSE_PREEMPTION
 == 1

273 #´agm¨
asm


275 .
glob®
 
_R–ßdTim”0_IRQHªdËr


276 
	g_R–ßdTim”0_IRQHªdËr
:

278 
ANDCCR
 #0
xEF
 ;
Di§bË
 
IÁ”ru±s


279 
	gSaveCÚ‹xt
 ;
Save
 
cÚ‹xt


280 
	gORCCR
 #0
	gx10
 ;
	gRe
-
’abË
 
IÁ”ru±s


282 
	gLDI
 #0
	gxFFFB
,
R1


283 
	gLDI
 #_tmc¤0, 
R0


284 
AND
 
	gR1
,@
	gR0
 ;
CË¬
 
RLT0
 
š‹¼u±
 
æag


286 
CALL32
 
	g_xTaskInüem’tTick
,
	gR12
 ;
Inüem’t
 
Tick


287 
CALL32
 
	g_vTaskSw™chCÚ‹xt
,
	gR12
 ;
Sw™ch
 
cÚ‹xt
 
»quœed


289 
	gANDCCR
 #0
	gxEF
 ;
Di§bË
 
IÁ”ru±s


290 
	gRe¡ÜeCÚ‹xt
 ;
Re¡Üe
 
cÚ‹xt


291 
	gORCCR
 #0
	gx10
 ;
	gRe
-
’abË
 
IÁ”ru±s


293 
	gRETI


295 #´agm¨
’dasm


304 
__š‹¼u±
 
	$R–ßdTim”0_IRQHªdËr
( )

307 
TMCSR0_UF
 = 0;

308 
	`xTaskInüem’tTick
();

309 
	}
}

318 #´agm¨
asm


320 .
glob®
 
_vPÜtY›ldD–ayed


321 
	g_vPÜtY›ldD–ayed
:

323 
ANDCCR
 #0
xEF
 ;
Di§bË
 
IÁ”ru±s


324 
	gSaveCÚ‹xt
 ;
Save
 
cÚ‹xt


325 
	gORCCR
 #0
	gx10
 ;
	gRe
-
’abË
 
IÁ”ru±s


327 
	gLDI
 #_diü, 
R0


328 
	gBANDL
 #0
	gx0E
, @
	gR0
 ;
CË¬
 
D–ayed
 
š‹¼u±
 
æag


330 
CALL32
 
	g_vTaskSw™chCÚ‹xt
,
	gR12
 ;
Sw™ch
 
cÚ‹xt
 
»quœed


332 
	gANDCCR
 #0
	gxEF
 ;
Di§bË
 
IÁ”ru±s


333 
	gRe¡ÜeCÚ‹xt
 ;
Re¡Üe
 
cÚ‹xt


334 
	gORCCR
 #0
	gx10
 ;
	gRe
-
’abË
 
IÁ”ru±s


336 
	gRETI


338 #´agm¨
’dasm


346 #´agm¨
asm


348 .
glob®
 
_vPÜtY›ld


349 
	g_vPÜtY›ld
:

351 
SaveCÚ‹xt
 ;
Save
 
cÚ‹xt


352 
CALL32
 
	g_vTaskSw™chCÚ‹xt
,
	gR12
 ;
Sw™ch
 
cÚ‹xt
 
»quœed


353 
	gRe¡ÜeCÚ‹xt
 ;
Re¡Üe
 
cÚ‹xt


355 
	gRETI


357 #´agm¨
’dasm


	@portable/Softune/MB91460/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

70 
	~"mb91467d.h
"

73 
	~<¡ddef.h
>

86 
	#pÜtCHAR
 

	)

87 
	#pÜtFLOAT
 

	)

88 
	#pÜtDOUBLE
 

	)

89 
	#pÜtLONG
 

	)

90 
	#pÜtSHORT
 

	)

91 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

92 
	#pÜtBASE_TYPE
 

	)

94 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

95 
	tBa£Ty³_t
;

96 
	tUBa£Ty³_t
;

99 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

100 
ušt16_t
 
	tTickTy³_t
;

101 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

103 
ušt32_t
 
	tTickTy³_t
;

104 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

109 #ià
cÚfigKERNEL_INTERRUPT_PRIORITY
 != 30

110 #”rÜ 
cÚfigKERNEL_INTERRUPT_PRIORITY
 (
£t
 
š
 
F»eRTOSCÚfig
.
h
è
mu¡
 
m©ch
 
the
 
ILM
 
v®ue
 s‘ iÀth
fŞlowšg
 
lše
 - 30 (1Ehè
bešg
he .

112 
	#pÜtDISABLE_INTERRUPTS
(è
	`__asm
(" STILM #1Eh ")

	)

113 
	#pÜtENABLE_INTERRUPTS
(è
	`__asm
(" STILM #1Fh ")

	)

115 
	#pÜtENTER_CRITICAL
(è\

	)

116 
__asm
(" ST PS,@-R15 "); \

117 
__asm
(" ANDCCR #0xef "); \

120 
	#pÜtEXIT_CRITICAL
(è\

	)

121 
__asm
(" LD @R15+,PS "); \

126 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

127 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

128 
	#pÜtBYTE_ALIGNMENT
 4

	)

129 
	#pÜtNOP
(è
	`__asm
Ğ"‚İ " );

	)

133 
	#pÜtYIELD
(è
	`__asm
Ğ" INT #40H " );

	)

136 
	#pÜtYIELD_FROM_ISR
(è
DICR_DLYI
 = 1

	)

140 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

141 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

143 
	#pÜtMINIMAL_STACK_SIZE
 
cÚfigMINIMAL_STACK_SIZE


	)

	@portable/Softune/MB96340/__STD_LIB_sbrk.c

11 
	~"F»eRTOSCÚfig.h
"

12 
	~<¡dlib.h
>

14 
	gbrk_siz
 = 0;

15 
	t_h“p_t
;

16 
	#ROUNDUP
(
s
è(((s)+(
_h“p_t
)-1)&~((_h“p_t)-1))

	)

17 
_h“p_t
 
	g_h“p
[
ROUNDUP
(
cÚfigTOTAL_HEAP_SIZE
)/(_heep_t)];

18 
	#_h“p_size
 
	`ROUNDUP
(
cÚfigTOTAL_HEAP_SIZE
)

	)

20 *
	$sbrk
(
size
)

22 ià(
brk_siz
 + 
size
 > 
_h“p_size
 || brk_siz + size < 0)

25 
brk_siz
 +ğ
size
;

26 Ğ(*)
_h“p
 + 
brk_siz
 - 
size
);

27 
	}
}

	@portable/Softune/MB96340/port.c

66 
	~"F»eRTOS.h
"

67 
	~"sk.h
"

76 
SckTy³_t
 
xG‘_DPR_ADB_bªk
( );

81 
SckTy³_t
 
xG‘_DTB_PCB_bªk
( );

87 
´vS‘upRLT0IÁ”ru±
( );

95 
	tTCB_t
;

96 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

110 #ifĞĞ
cÚfigMEMMODEL
 =ğ
pÜtSMALL
 ) || ( cÚfigMEMMODEL =ğ
pÜtMEDIUM
 ) )

112 
	#pÜtSAVE_CONTEXT
(è\

	)

113 { 
__asm
(" POPW A "); \

114 
__asm
(" AND CCR,#H'DF "); \

115 
__asm
(" PUSHW A "); \

116 
__asm
(" OR CCR,#H'20 "); \

117 
__asm
(" POPW A "); \

118 
__asm
(" AND CCR,#H'DF "); \

119 
__asm
(" PUSHW A "); \

120 
__asm
(" OR CCR,#H'20 "); \

121 
__asm
(" POPW A "); \

122 
__asm
(" AND CCR,#H'DF "); \

123 
__asm
(" PUSHW A "); \

124 
__asm
(" OR CCR,#H'20 "); \

125 
__asm
(" POPW A "); \

126 
__asm
(" AND CCR,#H'DF "); \

127 
__asm
(" PUSHW A "); \

128 
__asm
(" OR CCR,#H'20 "); \

129 
__asm
(" POPW A "); \

130 
__asm
(" AND CCR,#H'DF "); \

131 
__asm
(" PUSHW A "); \

132 
__asm
(" OR CCR,#H'20 "); \

133 
__asm
(" POPW A "); \

134 
__asm
(" AND CCR,#H'DF "); \

135 
__asm
(" PUSHW A "); \

136 
__asm
(" PUSHW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

137 
__asm
(" MOVW A, _pxCurrentTCB "); \

138 
__asm
(" MOVW A, SP "); \

139 
__asm
(" SWAPW "); \

140 
__asm
(" MOVW @AL, AH "); \

141 
__asm
(" OR CCR,#H'20 "); \

154 
	#pÜtRESTORE_CONTEXT
(è\

	)

155 { 
__asm
(" MOVW A, _pxCurrentTCB "); \

156 
__asm
(" MOVW A, @A "); \

157 
__asm
(" AND CCR,#H'DF "); \

158 
__asm
(" MOVW SP, A "); \

159 
__asm
(" POPW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

160 
__asm
(" POPW A "); \

161 
__asm
(" OR CCR,#H'20 "); \

162 
__asm
(" PUSHW A "); \

163 
__asm
(" AND CCR,#H'DF "); \

164 
__asm
(" POPW A "); \

165 
__asm
(" OR CCR,#H'20 "); \

166 
__asm
(" PUSHW A "); \

167 
__asm
(" AND CCR,#H'DF "); \

168 
__asm
(" POPW A "); \

169 
__asm
(" OR CCR,#H'20 "); \

170 
__asm
(" PUSHW A "); \

171 
__asm
(" AND CCR,#H'DF "); \

172 
__asm
(" POPW A "); \

173 
__asm
(" OR CCR,#H'20 "); \

174 
__asm
(" PUSHW A "); \

175 
__asm
(" AND CCR,#H'DF "); \

176 
__asm
(" POPW A "); \

177 
__asm
(" OR CCR,#H'20 "); \

178 
__asm
(" PUSHW A "); \

179 
__asm
(" AND CCR,#H'DF "); \

180 
__asm
(" POPW A "); \

181 
__asm
(" OR CCR,#H'20 "); \

182 
__asm
(" PUSHW A "); \

185 #–ifĞĞ
cÚfigMEMMODEL
 =ğ
pÜtCOMPACT
 ) || ( cÚfigMEMMODEL =ğ
pÜtLARGE
 ) )

187 
	#pÜtSAVE_CONTEXT
(è\

	)

188 { 
__asm
(" POPW A "); \

189 
__asm
(" AND CCR,#H'DF "); \

190 
__asm
(" PUSHW A "); \

191 
__asm
(" OR CCR,#H'20 "); \

192 
__asm
(" POPW A "); \

193 
__asm
(" AND CCR,#H'DF "); \

194 
__asm
(" PUSHW A "); \

195 
__asm
(" OR CCR,#H'20 "); \

196 
__asm
(" POPW A "); \

197 
__asm
(" AND CCR,#H'DF "); \

198 
__asm
(" PUSHW A "); \

199 
__asm
(" OR CCR,#H'20 "); \

200 
__asm
(" POPW A "); \

201 
__asm
(" AND CCR,#H'DF "); \

202 
__asm
(" PUSHW A "); \

203 
__asm
(" OR CCR,#H'20 "); \

204 
__asm
(" POPW A "); \

205 
__asm
(" AND CCR,#H'DF "); \

206 
__asm
(" PUSHW A "); \

207 
__asm
(" OR CCR,#H'20 "); \

208 
__asm
(" POPW A "); \

209 
__asm
(" AND CCR,#H'DF "); \

210 
__asm
(" PUSHW A "); \

211 
__asm
(" PUSHW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

212 
__asm
(" MOVL A, _pxCurrentTCB "); \

213 
__asm
(" MOVL RL2, A "); \

214 
__asm
(" MOVW A, SP "); \

215 
__asm
(" MOVW @RL2+0, A "); \

216 
__asm
(" MOV A, USB "); \

217 
__asm
(" MOV @RL2+2, A "); \

220 
	#pÜtRESTORE_CONTEXT
(è\

	)

221 { 
__asm
(" MOVL A, _pxCurrentTCB "); \

222 
__asm
(" MOVL RL2, A "); \

223 
__asm
(" MOVW A, @RL2+0 "); \

224 
__asm
(" AND CCR,#H'DF "); \

225 
__asm
(" MOVW SP, A "); \

226 
__asm
(" MOV A, @RL2+2 "); \

227 
__asm
(" MOV USB, A "); \

228 
__asm
(" POPW (RW0,RW1,RW2,RW3,RW4,RW5,RW6,RW7) "); \

229 
__asm
(" POPW A "); \

230 
__asm
(" OR CCR,#H'20 "); \

231 
__asm
(" PUSHW A "); \

232 
__asm
(" AND CCR,#H'DF "); \

233 
__asm
(" POPW A "); \

234 
__asm
(" OR CCR,#H'20 "); \

235 
__asm
(" PUSHW A "); \

236 
__asm
(" AND CCR,#H'DF "); \

237 
__asm
(" POPW A "); \

238 
__asm
(" OR CCR,#H'20 "); \

239 
__asm
(" PUSHW A "); \

240 
__asm
(" AND CCR,#H'DF "); \

241 
__asm
(" POPW A "); \

242 
__asm
(" OR CCR,#H'20 "); \

243 
__asm
(" PUSHW A "); \

244 
__asm
(" AND CCR,#H'DF "); \

245 
__asm
(" POPW A "); \

246 
__asm
(" OR CCR,#H'20 "); \

247 
__asm
(" PUSHW A "); \

248 
__asm
(" AND CCR,#H'DF "); \

249 
__asm
(" POPW A "); \

250 
__asm
(" OR CCR,#H'20 "); \

251 
__asm
(" PUSHW A "); \

261 #´agm¨
asm


263 .
GLOBAL
 
	g_xG‘_DPR_ADB_bªk


264 .
GLOBAL
 
	g_xG‘_DTB_PCB_bªk


265 .
SECTION
 
	gCODE
, CODE, 
	gALIGN
=1

267 
_xG‘_DPR_ADB_bªk
:

269 
MOV
 
A
, 
DPR


270 
SWAP


271 
MOV
 
	gA
, 
ADB


272 
ORW
 
	gA


273 #ià
cÚfigMEMMODEL
 =ğ
pÜtMEDIUM
 || cÚfigMEMMODEL =ğ
pÜtLARGE


274 
	gRETP


275 #–ià
cÚfigMEMMODEL
 =ğ
pÜtSMALL
 || cÚfigMEMMODEL =ğ
pÜtCOMPACT


276 
	gRET


280 
	g_xG‘_DTB_PCB_bªk
:

282 
MOV
 
A
, 
DTB


283 
SWAP


284 
MOV
 
	gA
, 
PCB


285 
ORW
 
	gA


286 #ià
cÚfigMEMMODEL
 =ğ
pÜtMEDIUM
 || cÚfigMEMMODEL =ğ
pÜtLARGE


287 
	gRETP


288 #–ià
cÚfigMEMMODEL
 =ğ
pÜtSMALL
 || cÚfigMEMMODEL =ğ
pÜtCOMPACT


289 
	gRET


292 #´agm¨
’dasm


301 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

305 *
pxTİOfSck
 = 0x1111;

306 
pxTİOfSck
--;

307 *
pxTİOfSck
 = 0x2222;

308 
pxTİOfSck
--;

309 *
pxTİOfSck
 = 0x3333;

310 
pxTİOfSck
--;

317 #ifĞĞ
cÚfigMEMMODEL
 =ğ
pÜtCOMPACT
 ) || ( cÚfigMEMMODEL =ğ
pÜtLARGE
 ) )

319 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( ( 
ušt32_t
 ) ( 
pvP¬am‘”s
 ) >> 16 );

320 
pxTİOfSck
--;

324 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
pvP¬am‘”s
 );

325 
pxTİOfSck
--;

330 #ifĞĞ
cÚfigMEMMODEL
 =ğ
pÜtMEDIUM
 ) || ( cÚfigMEMMODEL =ğ
pÜtLARGE
 ) )

332 *
pxTİOfSck
 = ( 
	`xG‘_DTB_PCB_bªk
(è& 0xff00 ) | ( ( ( 
št32_t
 ) ( 
pxCode
 ) >> 16 ) & 0xff );

333 
pxTİOfSck
--;

339 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
pxCode
 );

340 
pxTİOfSck
--;

343 *
pxTİOfSck
 = 0xE0C0;

344 
pxTİOfSck
--;

347 *
pxTİOfSck
 = ( 
SckTy³_t
 ) ( 
pxCode
 );

348 
pxTİOfSck
--;

351 #ià
cÚfigMEMMODEL
 =ğ
pÜtSMALL
 || cÚfigMEMMODEL =ğ
pÜtCOMPACT


353 *
pxTİOfSck
 = 
	`xG‘_DTB_PCB_bªk
();

354 
pxTİOfSck
--;

360 #ifĞĞ
cÚfigMEMMODEL
 =ğ
pÜtMEDIUM
 ) || ( cÚfigMEMMODEL =ğ
pÜtLARGE
 ) )

362 *
pxTİOfSck
 = ( 
	`xG‘_DTB_PCB_bªk
(è& 0xff00 ) | ( ( ( 
št32_t
 ) ( 
pxCode
 ) >> 16 ) & 0xff );

363 
pxTİOfSck
--;

368 *
pxTİOfSck
 = 
	`xG‘_DPR_ADB_bªk
();

369 
pxTİOfSck
--;

372 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x9999;

373 
pxTİOfSck
--;

376 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xAAAA;

377 
pxTİOfSck
--;

380 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x7777;

381 
pxTİOfSck
--;

382 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x6666;

383 
pxTİOfSck
--;

384 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x5555;

385 
pxTİOfSck
--;

386 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x4444;

387 
pxTİOfSck
--;

388 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x3333;

389 
pxTİOfSck
--;

390 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x2222;

391 
pxTİOfSck
--;

392 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x1111;

393 
pxTİOfSck
--;

394 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x8888;

396  
pxTİOfSck
;

397 
	}
}

400 
	$´vS‘upRLT0IÁ”ru±
( )

403 cÚ¡ 
ušt16_t
 
usR–ßdV®ue
 = ( ušt16_ˆèĞĞĞ
cÚfigCLKP1_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) / 16UL ) - 1UL );

406 
TMRLR0
 = 
usR–ßdV®ue
;

409 
TMCSR0
 = 0x041B;

410 
	}
}

413 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

416 
	`´vS‘upRLT0IÁ”ru±
();

419 
	`pÜtRESTORE_CONTEXT
();

423 
	`__asm
("„eti ");

427  
pdTRUE
;

428 
	}
}

431 
	$vPÜtEndScheduËr
( )

435 
	}
}

444 #ià
cÚfigUSE_PREEMPTION
 == 1

452 
__no§v”eg
 
__š‹¼u±
 
	$´vRLT0_TICKISR
( )

455 
	`__DI
();

458 
	`pÜtSAVE_CONTEXT
();

461 
	`__EI
();

464 
TMCSR0_UF
 = 0;

468 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

470 
	`vTaskSw™chCÚ‹xt
();

474 
	`__DI
();

477 
	`pÜtRESTORE_CONTEXT
();

480 
	`__EI
();

481 
	}
}

490 
__š‹¼u±
 
	$´vRLT0_TICKISR
( )

493 
TMCSR0_UF
 = 0;

495 
	`xTaskInüem’tTick
();

496 
	}
}

507 
__no§v”eg
 
__š‹¼u±
 
	$vPÜtY›ld
( )

510 
	`pÜtSAVE_CONTEXT
();

513 
	`vTaskSw™chCÚ‹xt
();

516 
	`pÜtRESTORE_CONTEXT
();

517 
	}
}

520 
__no§v”eg
 
__š‹¼u±
 
	$vPÜtY›ldD–ayed
( )

523 
	`__DI
();

526 
	`pÜtSAVE_CONTEXT
();

529 
	`__EI
();

532 
	`__asm
 (" CLRB 03A4H:0 ");

535 
	`vTaskSw™chCÚ‹xt
();

538 
	`__DI
();

541 
	`pÜtRESTORE_CONTEXT
();

544 
	`__EI
();

545 
	}
}

	@portable/Softune/MB96340/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

71 
	~<¡ddef.h
>

75 
	#pÜtSMALL
 0

	)

76 
	#pÜtMEDIUM
 1

	)

77 
	#pÜtCOMPACT
 2

	)

78 
	#pÜtLARGE
 3

	)

92 
	#pÜtCHAR
 

	)

93 
	#pÜtFLOAT
 

	)

94 
	#pÜtDOUBLE
 

	)

95 
	#pÜtLONG
 

	)

96 
	#pÜtSHORT
 

	)

97 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

98 
	#pÜtBASE_TYPE
 

	)

100 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

101 
	tBa£Ty³_t
;

102 
	tUBa£Ty³_t
;

105 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

106 
ušt16_t
 
	tTickTy³_t
;

107 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

109 
ušt32_t
 
	tTickTy³_t
;

110 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

115 #ià
cÚfigKERNEL_INTERRUPT_PRIORITY
 != 6

116 #”rÜ 
cÚfigKERNEL_INTERRUPT_PRIORITY
 (
£t
 
š
 
F»eRTOSCÚfig
.
h
è
mu¡
 
m©ch
 
the
 
ILM
 
v®ue
 s‘ iÀth
fŞlowšg
 
lše
 - #06
H
 
bešg
he .

118 
	#pÜtDISABLE_INTERRUPTS
(è
	`__asm
(" MOV ILM, #06h ")

	)

119 
	#pÜtENABLE_INTERRUPTS
(è
	`__asm
(" MOV ILM, #07h ")

	)

121 
	#pÜtENTER_CRITICAL
(è\

	)

122 { 
__asm
(" PUSHW PS "); \

123 
pÜtDISABLE_INTERRUPTS
(); \

126 
	#pÜtEXIT_CRITICAL
(è\

	)

127 { 
__asm
(" POPW PS "); \

133 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

134 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

135 
	#pÜtBYTE_ALIGNMENT
 2

	)

136 
	#pÜtNOP
(è
	`__asm
Ğ" NOP " );

	)

140 
	#pÜtYIELD
(è
	`__asm
Ğ" INT #122 " );

	)

143 
	#pÜtYIELD_FROM_ISR
(è
	`__asm
Ğ" SETB 03A4H:0 " );

	)

147 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

148 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

150 
	#pÜtMINIMAL_STACK_SIZE
 
cÚfigMINIMAL_STACK_SIZE


	)

	@portable/Tasking/ARM_CM4F/port.c

71 
	~"F»eRTOS.h
"

72 
	~"sk.h
"

75 
	#pÜtNVIC_SYSTICK_CTRL
 ( ( vŞ©
ušt32_t
 * ) 0xe000e010 )

	)

76 
	#pÜtNVIC_SYSTICK_LOAD
 ( ( vŞ©
ušt32_t
 * ) 0xe000e014 )

	)

77 
	#pÜtNVIC_SYSPRI2
 ( ( vŞ©
ušt32_t
 * ) 0xe000ed20 )

	)

78 
	#pÜtNVIC_SYSTICK_CLK
 0x00000004

	)

79 
	#pÜtNVIC_SYSTICK_INT
 0x00000002

	)

80 
	#pÜtNVIC_SYSTICK_ENABLE
 0x00000001

	)

81 
	#pÜtNVIC_PENDSV_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 16 )

	)

82 
	#pÜtNVIC_SYSTICK_PRI
 ( ( ( 
ušt32_t
 ) 
cÚfigKERNEL_INTERRUPT_PRIORITY
 ) << 24 )

	)

85 
	#pÜtFPCCR
 ( ( vŞ©
ušt32_t
 * ) 0xe000ef34 )

	)

86 
	#pÜtASPEN_AND_LSPEN_BITS
 ( 0x3UL << 30UL )

	)

89 
	#pÜtINITIAL_XPSR
 ( 0x01000000 )

	)

90 
	#pÜtINITIAL_EXEC_RETURN
 ( 0xfffffffd )

	)

95 #ifdeà
cÚfigTASK_RETURN_ADDRESS


96 
	#pÜtTASK_RETURN_ADDRESS
 
cÚfigTASK_RETURN_ADDRESS


	)

98 
	#pÜtTASK_RETURN_ADDRESS
 
´vTaskEx™E¼Ü


	)

103 cÚ¡ 
ušt32_t
 
	gulK”ÃlPriÜ™y
 = 
cÚfigKERNEL_INTERRUPT_PRIORITY
;

107 
ušt32_t
 
	gulCr™iÿlNe¡šg
 = 0xaaaaaaaaUL;

112 
´vS‘upTim”IÁ”ru±
( );

117 
SysTick_HªdËr
( );

122 
vPÜtEÇbËVFP
( );

123 
vPÜtS¹Fœ¡Task
( );

128 
´vTaskEx™E¼Ü
( );

132 cÚ¡ 
ušt32_t
 
	gulMaxSysÿÎIÁ”ru±PriÜ™yCÚ¡
 = 
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
;

139 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

146 
pxTİOfSck
--;

148 *
pxTİOfSck
 = 
pÜtINITIAL_XPSR
;

149 
pxTİOfSck
--;

150 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pxCode
;

151 
pxTİOfSck
--;

152 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pÜtTASK_RETURN_ADDRESS
;

155 
pxTİOfSck
 -= 5;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 
pvP¬am‘”s
;

160 
pxTİOfSck
--;

161 *
pxTİOfSck
 = 
pÜtINITIAL_EXEC_RETURN
;

163 
pxTİOfSck
 -= 8;

165  
pxTİOfSck
;

166 
	}
}

169 
	$´vTaskEx™E¼Ü
( )

177 
	`cÚfigASSERT
Ğ
ulCr™iÿlNe¡šg
 == ~0UL );

178 
	`pÜtDISABLE_INTERRUPTS
();

180 
	}
}

186 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

190 
	`cÚfigASSERT
ĞĞ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 ) );

193 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_PENDSV_PRI
;

194 *(
pÜtNVIC_SYSPRI2
è|ğ
pÜtNVIC_SYSTICK_PRI
;

198 
	`´vS‘upTim”IÁ”ru±
();

201 
ulCr™iÿlNe¡šg
 = 0;

204 
	`vPÜtEÇbËVFP
();

207 *Ğ
pÜtFPCCR
 ) |ğ
pÜtASPEN_AND_LSPEN_BITS
;

210 
	`vPÜtS¹Fœ¡Task
();

214 
	}
}

217 
	$vPÜtEndScheduËr
( )

221 
	`cÚfigASSERT
Ğ
ulCr™iÿlNe¡šg
 == 1000UL );

222 
	}
}

225 
	$vPÜtY›ld
( )

228 *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET
;

232 
	`__DSB
();

233 
	`__ISB
();

234 
	}
}

237 
	$vPÜtEÁ”Cr™iÿl
( )

239 
	`pÜtDISABLE_INTERRUPTS
();

240 
ulCr™iÿlNe¡šg
++;

241 
	`__DSB
();

242 
	`__ISB
();

243 
	}
}

246 
	$vPÜtEx™Cr™iÿl
( )

248 
	`cÚfigASSERT
Ğ
ulCr™iÿlNe¡šg
 );

249 
ulCr™iÿlNe¡šg
--;

250 ifĞ
ulCr™iÿlNe¡šg
 == 0 )

252 
	`pÜtENABLE_INTERRUPTS
();

254 
	}
}

257 
	$SysTick_HªdËr
( )

259 
ušt32_t
 
ulDummy
;

261 
ulDummy
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

263 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

266 *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET
;

269 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
ulDummy
 );

270 
	}
}

277 
	$´vS‘upTim”IÁ”ru±
( )

280 *(
pÜtNVIC_SYSTICK_LOAD
èğĞ
cÚfigCPU_CLOCK_HZ
 / 
cÚfigTICK_RATE_HZ
 ) - 1UL;

281 *(
pÜtNVIC_SYSTICK_CTRL
èğ
pÜtNVIC_SYSTICK_CLK
 | 
pÜtNVIC_SYSTICK_INT
 | 
pÜtNVIC_SYSTICK_ENABLE
;

282 
	}
}

	@portable/Tasking/ARM_CM4F/portmacro.h

67 #iâdeà
PORTMACRO_H


68 
	#PORTMACRO_H


	)

70 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt32_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

109 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

110 
	#pÜtBYTE_ALIGNMENT
 8

	)

115 
vPÜtY›ld
( );

116 
	#pÜtNVIC_INT_CTRL
 ( ( vŞ©
ušt32_t
 * ) 0xe000ed04 )

	)

117 
	#pÜtNVIC_PENDSVSET
 0x10000000

	)

118 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

120 
	#pÜtEND_SWITCHING_ISR
Ğ
xSw™chRequœed
 ) ifĞxSw™chRequœed ) *(
pÜtNVIC_INT_CTRL
èğ
pÜtNVIC_PENDSVSET


	)

121 
	#pÜtYIELD_FROM_ISR
Ğ
x
 ) 
	`pÜtEND_SWITCHING_ISR
Ğx )

	)

131 
	#pÜtSET_INTERRUPT_MASK
(è
	`__£t_BASEPRI
Ğ
cÚfigMAX_SYSCALL_INTERRUPT_PRIORITY
 )

	)

138 
	#pÜtCLEAR_INTERRUPT_MASK
(è
	`__£t_BASEPRI
Ğ0 )

	)

140 
ušt32_t
 
ulPÜtS‘IÁ”ru±Mask
( );

141 
vPÜtCË¬IÁ”ru±Mask
Ğ
ušt32_t
 
ulNewMask
 );

142 
	#pÜtSET_INTERRUPT_MASK_FROM_ISR
(è
	`ulPÜtS‘IÁ”ru±Mask
()

	)

143 
	#pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
(
x
è
	`vPÜtCË¬IÁ”ru±Mask
Ğx )

	)

146 
vPÜtEÁ”Cr™iÿl
( );

147 
vPÜtEx™Cr™iÿl
( );

149 
	#pÜtDISABLE_INTERRUPTS
(è
	`pÜtSET_INTERRUPT_MASK
()

	)

150 
	#pÜtENABLE_INTERRUPTS
(è
	`pÜtCLEAR_INTERRUPT_MASK
()

	)

151 
	#pÜtENTER_CRITICAL
(è
	`vPÜtEÁ”Cr™iÿl
()

	)

152 
	#pÜtEXIT_CRITICAL
(è
	`vPÜtEx™Cr™iÿl
()

	)

157 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

158 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

160 
	#pÜtNOP
()

	)

162 #ifdeà
__ılu¥lus


	@portable/WizC/PIC18/Drivers/Tick/Tick.c

77 
	~<F»eRTOS.h
>

78 
	~<sk.h
>

81 
	#pÜtBIT_SET
 (1)

	)

82 
	#pÜtBIT_CLEAR
 (0)

	)

90 
	#pÜtTIMER_COMPARE_BASE
 ((
APROCFREQ
/4)/
cÚfigTICK_RATE_HZ
)

	)

92 #ià
pÜtTIMER_COMPARE_BASE
 < 0x10000

93 
	#pÜtTIMER_COMPARE_VALUE
 (
pÜtTIMER_COMPARE_BASE
)

	)

94 
	#pÜtTIMER_COMPARE_PS1
 (
pÜtBIT_CLEAR
)

	)

95 
	#pÜtTIMER_COMPARE_PS0
 (
pÜtBIT_CLEAR
)

	)

96 #–ià
pÜtTIMER_COMPARE_BASE
 < 0x20000

97 
	#pÜtTIMER_COMPARE_VALUE
 (
pÜtTIMER_COMPARE_BASE
 / 2)

	)

98 
	#pÜtTIMER_COMPARE_PS1
 (
pÜtBIT_CLEAR
)

	)

99 
	#pÜtTIMER_COMPARE_PS0
 (
pÜtBIT_SET
)

	)

100 #–ià
pÜtTIMER_COMPARE_BASE
 < 0x40000

101 
	#pÜtTIMER_COMPARE_VALUE
 (
pÜtTIMER_COMPARE_BASE
 / 4)

	)

102 
	#pÜtTIMER_COMPARE_PS1
 (
pÜtBIT_SET
)

	)

103 
	#pÜtTIMER_COMPARE_PS0
 (
pÜtBIT_CLEAR
)

	)

104 #–ià
pÜtTIMER_COMPARE_BASE
 < 0x80000

105 
	#pÜtTIMER_COMPARE_VALUE
 (
pÜtTIMER_COMPARE_BASE
 / 8)

	)

106 
	#pÜtTIMER_COMPARE_PS1
 (
pÜtBIT_SET
)

	)

107 
	#pÜtTIMER_COMPARE_PS0
 (
pÜtBIT_SET
)

	)

117 
	$pÜtS‘upTick
( )

131 
CCPR1H
 = ( 
ušt8_t
 ) ( ( 
pÜtTIMER_COMPARE_VALUE
 >> 8 ) & 0xff );

132 
CCPR1L
 = ( 
ušt8_t
 ) ( 
pÜtTIMER_COMPARE_VALUE
 & 0xff );

137 
bCCP1M3
 = 
pÜtBIT_SET
;

138 
bCCP1M2
 = 
pÜtBIT_CLEAR
;

139 
bCCP1M1
 = 
pÜtBIT_SET
;

140 
bCCP1M0
 = 
pÜtBIT_SET
;

145 
bCCP1IE
 = 
pÜtBIT_SET
;

151 
bIPEN
 = 
pÜtBIT_CLEAR
;

152 
bPEIE
 = 
pÜtBIT_SET
;

162 
TMR1H
 = ( 
ušt8_t
 ) 0x00;

163 
TMR1L
 = ( 
ušt8_t
 ) 0x00;

168 
bRD16
 = 
pÜtBIT_SET
;

169 
bT1CKPS1
 = 
pÜtTIMER_COMPARE_PS1
;

170 
bT1CKPS0
 = 
pÜtTIMER_COMPARE_PS0
;

171 
bT1OSCEN
 = 
pÜtBIT_SET
;

172 
bT1SYNC
 = 
pÜtBIT_SET
;

173 
bTMR1CS
 = 
pÜtBIT_CLEAR
;

175 
bTMR1ON
 = 
pÜtBIT_SET
;

176 
	}
}

	@portable/WizC/PIC18/Drivers/Tick/isrTick.c

86 #iâdeà
_FREERTOS_DRIVERS_TICK_ISRTICK_C


87 
	#_FREERTOS_DRIVERS_TICK_ISRTICK_C


	)

93 ifĞ
	gbCCP1IF
 && 
	gbCCP1IE
 )

98 
	gbCCP1IF
 = 0;

103 ifĞ
xTaskInüem’tTick
(è!ğ
pdFALSE
 )

109 
uxSw™chReque¡ed
 = 
pdTRUE
;

114 #´agm¨
wizıp
 
u£lib
 "$__PATHNAME__/Tick.c"

	@portable/WizC/PIC18/addFreeRTOS.h

79 #iâdeà
WIZC_FREERTOS_H


80 
	#WIZC_FREERTOS_H


	)

82 #´agm¨
noh—p


83 #´agm¨
wizıp
 
ex·ndÆ
 
Ú


84 #´agm¨
wizıp
 
£¬ch·th
 "$__PATHNAME__/libFreeRTOS/Include/"

85 #´agm¨
wizıp
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Croutine.c"

86 #´agm¨
wizıp
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Tasks.c"

87 #´agm¨
wizıp
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Queue.c"

88 #´agm¨
wizıp
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/List.c"

89 #´agm¨
wizıp
 
u£lib
 "$__PATHNAME__/libFreeRTOS/Modules/Port.c"

	@portable/WizC/PIC18/port.c

82 
	~<F»eRTOS.h
>

83 
	~<sk.h
>

85 
	~<m®loc.h
>

95 
	tTCB_t
;

96 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

117 #ià
_ROMSIZE
 > 0x8000

118 
	#pÜtSTACK_FSR_BYTES
 ( 15 )

	)

119 
	#pÜtSTACK_CALLRETURN_ENTRY_SIZE
 ( 3 )

	)

121 
	#pÜtSTACK_FSR_BYTES
 ( 13 )

	)

122 
	#pÜtSTACK_CALLRETURN_ENTRY_SIZE
 ( 2 )

	)

125 
	#pÜtSTACK_MINIMAL_CALLRETURN_DEPTH
 ( 10 )

	)

126 
	#pÜtSTACK_OTHER_BYTES
 ( 20 )

	)

128 
ušt16_t
 
	gusC®cMšSckSize
 = 0;

138 
ušt8_t
 
	gucCr™iÿlNe¡šg
 = 0x7F;

146 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

148 
ušt8_t
 
ucSü©ch
;

153 
	`_P¿gma
("asm")

154 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE


155 
movwf
 
PRODL
,
ACCESS
 ; PRODL 
is
 
u£d
 
as
 
‹mp
 

156 
	`_P¿gma
("asmend")

157 
ucSü©ch
 = 
PRODL
;

176 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) ( (Ğ
ušt16_t
 ) 
pvP¬am‘”s
 >> 8) & 0x00ff );

177 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) ( ( 
ušt16_t
 ) 
pvP¬am‘”s
 & 0x00ff );

182 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x11;

183 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x22;

184 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x33;

185 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x44;

186 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x55;

187 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x66;

188 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x77;

189 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x88;

190 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x99;

191 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xAA;

192 #ià
_ROMSIZE
 > 0x8000

193 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0x00;

195 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xCC;

196 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xDD;

197 #ià
_ROMSIZE
 > 0x8000

198 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xEE;

200 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0xFF;

205 
ucSü©ch
-- > 0)

207 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0;

216 #ià
_ROMSIZE
 > 0x8000

217 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 0;

219 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) ( ( ( 
ušt16_t
 ) 
pxCode
 >> 8 ) & 0x00ff );

220 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) ( ( 
ušt16_t
 ) 
pxCode
 & 0x00ff );

226 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 1;

235 *
pxTİOfSck
-- = ( 
SckTy³_t
 ) 
pÜtNO_CRITICAL_SECTION_NESTING
;

237  
pxTİOfSck
;

238 
	}
}

241 
ušt16_t
 
	$usPÜtCALCULATE_MINIMAL_STACK_SIZE
( )

246 
	`_P¿gma
("asm")

247 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE


248 
movlb
 
usC®cMšSckSize
>>8

249 
movwf
 
usC®cMšSckSize
,
BANKED


250 
	`_P¿gma
("asmend")

255 
usC®cMšSckSize
 +ğĞ
pÜtSTACK_FSR_BYTES
 )

256 + ( 
pÜtSTACK_MINIMAL_CALLRETURN_DEPTH
 * 
pÜtSTACK_CALLRETURN_ENTRY_SIZE
 )

257 + ( 
pÜtSTACK_OTHER_BYTES
 );

259 (
usC®cMšSckSize
);

260 
	}
}

264 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

266 
	`pÜtS‘upTick
( );

271 
	`pÜtS‘upTick
();

276 
	`pÜtRESTORE_CONTEXT
();

281  
pdTRUE
;

282 
	}
}

286 
	$vPÜtEndScheduËr
( )

293 
	`_P¿gma
(
asmlše
 
»£t
);

294 
	}
}

303 
	$vPÜtY›ld
( )

308 
	`pÜtSAVE_CONTEXT
Ğ
pÜtINTERRUPTS_UNCHANGED
 );

313 
	`vTaskSw™chCÚ‹xt
();

318 
	`pÜtRESTORE_CONTEXT
();

319 
	}
}

323 *
	$pvPÜtM®loc
Ğ
ušt16_t
 
usWª‹dSize
 )

325 *
pvR‘uº
;

327 
	`vTaskSu¥’dAÎ
();

329 
pvR‘uº
 = 
	`m®loc
ĞĞ
m®loc_t
 ) 
usWª‹dSize
 );

331 
	`xTaskResumeAÎ
();

333  
pvR‘uº
;

334 
	}
}

336 
	$vPÜtF»e
Ğ*
pv
 )

338 ifĞ
pv
 )

340 
	`vTaskSu¥’dAÎ
();

342 
	`ä“
Ğ
pv
 );

344 
	`xTaskResumeAÎ
();

346 
	}
}

	@portable/WizC/PIC18/portmacro.h

71 #iâdeà
PORTMACRO_H


72 
	#PORTMACRO_H


	)

74 #ià!
defšed
(
_SERIES
) || _SERIES != 18

78 #ià!
defšed
(
QUICKCALL
) || QUICKCALL != 1

82 
	~<¡ddef.h
>

83 
	~<pic.h
>

85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 
pÜtFLOAT


	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt8_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 sigÃd 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) ( 0xFFFF )

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) ( 0xFFFFFFFF )

	)

106 
	#pÜtBYTE_ALIGNMENT
 1

	)

114 
	#pÜtINTERRUPTS_FORCED
 (0x01)

	)

120 
	#pÜtINTERRUPTS_UNCHANGED
 (0x00)

	)

125 
	#pÜtINTERRUPTS_INITIAL_STATE
 (
pÜtINTERRUPTS_FORCED
)

	)

130 
	#pÜtDISABLE_INTERRUPTS
(è\

	)

133 
	gbGIE
=0; \

134 } 
bGIE
)

136 
	#pÜtENABLE_INTERRUPTS
(è\

	)

139 
bGIE
=1; \

140 
	}
} 0)

147 
ušt8_t
 
ucCr™iÿlNe¡šg
;

149 
	#pÜtNO_CRITICAL_SECTION_NESTING
 ( ( 
ušt8_t
 ) 0 )

	)

151 
	#pÜtENTER_CRITICAL
(è\

	)

154 
	`pÜtDISABLE_INTERRUPTS
(); \

162 
ucCr™iÿlNe¡šg
++; \

163 
	}
} 0)

165 
	#pÜtEXIT_CRITICAL
(è\

	)

168 if(
ucCr™iÿlNe¡šg
 > 
pÜtNO_CRITICAL_SECTION_NESTING
) \

174 
ucCr™iÿlNe¡šg
--; \

181 ifĞ
ucCr™iÿlNe¡šg
 =ğ
pÜtNO_CRITICAL_SECTION_NESTING
 ) \

183 
	`pÜtENABLE_INTERRUPTS
(); \

185 
	}
} 0)

194 
ušt16_t
 
	`usPÜtCALCULATE_MINIMAL_STACK_SIZE
( );

195 
ušt16_t
 
usC®cMšSckSize
;

197 
	#pÜtMINIMAL_STACK_SIZE
 \

	)

198 ((
usC®cMšSckSize
 == 0) \

199 ? 
	`usPÜtCALCULATE_MINIMAL_STACK_SIZE
() \

200 : 
usC®cMšSckSize
 )

205 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

241 
	#pÜtSAVE_CONTEXT
Ğ
ucIÁ”ru±FÜûd
 ) \

	)

244 
	`pÜtDISABLE_INTERRUPTS
(); \

246 
	`_P¿gma
("asm") \

248 ; 
Push
 
the
 
»Ëvªt
 
SFR
' ÚtØthsk'
s
 
¡ack
 \

250 
movff
 
STATUS
,
POSTDEC2
 \

251 
movff
 
WREG
,
POSTDEC2
 \

252 
movff
 
BSR
,
POSTDEC2
 \

253 
movff
 
PRODH
,
POSTDEC2
 \

254 
movff
 
PRODL
,
POSTDEC2
 \

255 
movff
 
FSR0H
,
POSTDEC2
 \

256 
movff
 
FSR0L
,
POSTDEC2
 \

257 
movff
 
FSR1H
,
POSTDEC2
 \

258 
movff
 
FSR1L
,
POSTDEC2
 \

259 
movff
 
TABLAT
,
POSTDEC2
 \

260 
__ROMSIZE
 > 0x8000 \

261 
movff
 
TBLPTRU
,
POSTDEC2
 \

262 
’dif
 \

263 
movff
 
TBLPTRH
,
POSTDEC2
 \

264 
movff
 
TBLPTRL
,
POSTDEC2
 \

265 
__ROMSIZE
 > 0x8000 \

266 
movff
 
PCLATU
,
POSTDEC2
 \

267 
’dif
 \

268 
movff
 
PCLATH
,
POSTDEC2
 \

270 ; 
StÜe
 
the
 
comp”
-
sü©ch
-
¬—
 
as
 
desüibed
 
above
. \

272 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE
 \

273 
şrf
 
FSR0L
,
ACCESS
 \

274 
şrf
 
FSR0H
,
ACCESS
 \

275 
_¹os_S1
: \

276 
movff
 
POSTINC0
,
POSTDEC2
 \

277 
decfsz
 
WREG
,
W
,
ACCESS
 \

278 
SMARTJUMP
 
_¹os_S1
 \

280 ; 
Save
 
the
 
pic
 
ÿÎ
/-
¡ack
 
b–Úgšg
 
to
he \

281 ; 
cu¼’t
 
sk
 
by
 
cİyšg
 
™
 
to
 
the
ask's software- \

282 ; 
¡ack
. 
We
 
§ve
 
the
 
h¬dw¬e
 sck 
	`poš‹r
 (
which
 \

283 ; 
is
 
the
 
numb”
 
of
 
add»s£s
 
Ú
h
¡ack
è
š
he \

284 ; 
W
-
fœ¡
 
beÿu£
 
we
 
Ãed
 
™
 
Ï‹r
 
ªd
 it \

285 ; 
is
 
modif›d
 
š
 
the
 
§ve
-
loİ
 
by
 
executšg
 
pİ
's. \

286 ; 
Aá”
 
the
 
loİ
h
W
-
is
 
¡Üed
 
Ú
he \

287 ; 
¡ack
, 
too
. \

289 
movf
 
STKPTR
,
W
,
ACCESS
 \

290 
bz
 
_¹os_s3
 \

291 
_¹os_S2
: \

292 
__ROMSIZE
 > 0x8000 \

293 
movff
 
TOSU
,
POSTDEC2
 \

294 
’dif
 \

295 
movff
 
TOSH
,
POSTDEC2
 \

296 
movff
 
TOSL
,
POSTDEC2
 \

297 
pİ
 \

298 
t¡fsz
 
STKPTR
,
ACCESS
 \

299 
SMARTJUMP
 
_¹os_S2
 \

300 
_¹os_s3
: \

301 
movwf
 
POSTDEC2
,
ACCESS
 \

303 ; 
Next
 
the
 
v®ue
 
ucCr™iÿlNe¡šg
 
u£d
 
by
he \

304 ; 
sk
 
is
 
¡Üed
 
Ú
 
the
 
¡ack
. 
Wh’
 \

305 ; (
ucIÁ”ru±FÜûd
 =ğ
pÜtINTERRUPTS_FORCED
), 
we
 
§ve
 \

306 ; 
™
 
as
 0 (
pÜtNO_CRITICAL_SECTION_NESTING
). \

308 
ucIÁ”ru±FÜûd
 =ğ
pÜtINTERRUPTS_FORCED
 \

309 
şrf
 
POSTDEC2
,
ACCESS
 \

311 
movff
 
ucCr™iÿlNe¡šg
,
POSTDEC2
 \

312 
’dif
 \

314 ; 
Save
 
the
 
Ãw
 
tİ
 
of
h
soáw¬e
 
¡ack
 
š
h
TCB
. \

316 
movff
 
pxCu¼’tTCB
,
FSR0L
 \

317 
movff
 
pxCu¼’tTCB
+1,
FSR0H
 \

318 
movff
 
FSR2L
,
POSTINC0
 \

319 
movff
 
FSR2H
,
POSTINC0
 \

320 
	`_P¿gma
("asmend") \

321 
	}
} 0)

328 
	#pÜtRESTORE_CONTEXT
(è\

	)

331 
	`_P¿gma
("asm") \

333 ; 
S‘
 
FSR0
 
to
 
pošt
Ø
pxCu¼’tTCB
->
pxTİOfSck
. \

335 
movff
 
pxCu¼’tTCB
,
FSR0L
 \

336 
movff
 
pxCu¼’tTCB
+1,
FSR0H
 \

338 ; 
De
-
»ã»nû
 
FSR0
 
to
 
£t
 
the
 
add»ss
 
™
 
hŞds
 
što
 \

339 ; 
	`FSR2
 (
i
.
e
. *Ğ
pxCu¼’tTCB
->
pxTİOfSck
 ) ). 
FSR2
 \

340 ; 
is
 
u£d
 
by
 
wizC
 
as
 
¡ackpoš‹r
. \

342 
movff
 
POSTINC0
,
FSR2L
 \

343 
movff
 
POSTINC0
,
FSR2H
 \

345 ; 
Next
, 
the
 
v®ue
 
ucCr™iÿlNe¡šg
 
u£d
 
by
he \

346 ; 
sk
 
is
 
»Œ›ved
 
äom
 
the
 
¡ack
. \

348 
movff
 
PREINC2
,
ucCr™iÿlNe¡šg
 \

350 ; 
Rebud
 
the
 
pic
 
ÿÎ
/-
¡ack
. 
The
 
numb”
 
of
 \

351 ;  
add»s£s
 
is
 
the
 
Ãxt
 
™em
 
Ú
h
sk
 
¡ack
. \

352 ; 
Save
 
this
 
numb”
 
š
 
PRODL
. 
Th’
 
ãtch
 
the
 
add»s£s
 \

353 ; 
ªd
 
¡Üe
 
them
 
Ú
 
the
 
h¬dw¬e¡ack
. \

354 ; 
The
 
d©ash“ts
 
§y
 
we
 
ÿn
't use movff here... \

356 
movff
 
PREINC2
,
PRODL


357 
şrf
 
STKPTR
,
ACCESS
 \

358 
_¹os_R1
: \

359 
push
 \

360 
movf
 
PREINC2
,
W
,
ACCESS
 \

361 
movwf
 
TOSL
,
ACCESS
 \

362 
movf
 
PREINC2
,
W
,
ACCESS
 \

363 
movwf
 
TOSH
,
ACCESS
 \

364 
__ROMSIZE
 > 0x8000 \

365 
movf
 
PREINC2
,
W
,
ACCESS
 \

366 
movwf
 
TOSU
,
ACCESS
 \

368 
şrf
 
TOSU
,
ACCESS
 \

369 
’dif
 \

370 
decfsz
 
PRODL
,
F
,
ACCESS
 \

371 
SMARTJUMP
 
_¹os_R1
 \

373 ; 
Re¡Üe
 
the
 
comp”
's working storage‡reao…age 0 \

375 
movlw
 
OVERHEADPAGE0
-
LOCOPTSIZE
+
MAXLOCOPTSIZE
 \

376 
movwf
 
FSR0L
,
ACCESS
 \

377 
şrf
 
FSR0H
,
ACCESS
 \

378 
_¹os_R2
: \

379 
decf
 
FSR0L
,
F
,
ACCESS
 \

380 
movff
 
PREINC2
,
INDF0
 \

381 
t¡fsz
 
FSR0L
,
ACCESS
 \

382 
SMARTJUMP
 
_¹os_R2
 \

384 ; 
Re¡Üe
 
the
 
sä
's formingheasks context. \

385 ; 
We
 
ÿÂÙ
 
y‘
 
»¡Üe
 
b¤
, 
w
 
ªd
 
¡©us
 
beÿu£
 \

386 ; 
we
 
Ãed
 
the£
 
»gi¡”s
 
a
 
fš®
 
‹¡
. \

388 
movff
 
PREINC2
,
PCLATH
 \

389 
__ROMSIZE
 > 0x8000 \

390 
movff
 
PREINC2
,
PCLATU
 \

392 
şrf
 
PCLATU
,
ACCESS
 \

393 
’dif
 \

394 
movff
 
PREINC2
,
TBLPTRL
 \

395 
movff
 
PREINC2
,
TBLPTRH
 \

396 
__ROMSIZE
 > 0x8000 \

397 
movff
 
PREINC2
,
TBLPTRU
 \

399 
şrf
 
TBLPTRU
,
ACCESS
 \

400 
’dif
 \

401 
movff
 
PREINC2
,
TABLAT
 \

402 
movff
 
PREINC2
,
FSR1L
 \

403 
movff
 
PREINC2
,
FSR1H
 \

404 
movff
 
PREINC2
,
FSR0L
 \

405 
movff
 
PREINC2
,
FSR0H
 \

406 
movff
 
PREINC2
,
PRODL
 \

407 
movff
 
PREINC2
,
PRODH
 \

409 ; 
The
  
äom
 
	`pÜtRESTORE_CONTEXT
(è
d•’ds
 
Ú
 \

410 ; 
the
 
v®ue
 
of
 
ucCr™iÿlNe¡šg
. 
Wh’
 
™
 
is
 
z”o
, \

411 ; 
š‹¼u±s
 
Ãed
 
to
 
be
 
’abËd
. 
This
 
is
 
dÚe
 
vŸ
 
a
 \

412 ; 
»tf›
 
š¡ruùiÚ
 
beÿu£
 
we
 
Ãed
 
the
 \

413 ; 
š‹¼u±
-
’ablšg
 
ªd
 
the
  
to
h
»¡Üed
 \

414 ; 
sk
 
to
 
be
 
unš‹¼u±abË
. \

415 ; 
Beÿu£
 
b¤
, 
¡©us
 
ªd
 
W
 
¬e
 
afãùed
 
by
 
the
 
‹¡
 \

416 ; 
they
 
¬e
 
»¡Üed
 
aá”
 
the
 
‹¡
. \

418 
movlb
 
ucCr™iÿlNe¡šg
>>8 \

419 
t¡fsz
 
ucCr™iÿlNe¡šg
,
BANKED
 \

420 
SMARTJUMP
 
_¹os_R4
 \

421 
_¹os_R3
: \

422 
movff
 
PREINC2
,
BSR
 \

423 
movff
 
PREINC2
,
WREG
 \

424 
movff
 
PREINC2
,
STATUS
 \

425 
»tf›
 0 ; 
R‘uº
 
’ablšg
 
š‹¼u±s
 \

426 
_¹os_R4
: \

427 
movff
 
PREINC2
,
BSR
 \

428 
movff
 
PREINC2
,
WREG
 \

429 
movff
 
PREINC2
,
STATUS
 \

430  0 ; 
R‘uº
 
w™hout
 
afãùšg
 
š‹¼u±s
 \

431 
	`_P¿gma
("asmend") \

432 
	}
} 0)

436 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

440 
	`vPÜtY›ld
( );

441 
	#pÜtYIELD
(è
	`vPÜtY›ld
()

	)

443 
	#pÜtNOP
(è
	`_P¿gma
("asm"è\

	)

444 
nİ
 \

445 
	`_P¿gma
("asmend")

449 
	#pÜtTASK_FUNCTION
Ğ
xFunùiÚ
, 
pvP¬am‘”s
 ) \

	)

450 
poš‹d
 
	`xFunùiÚ
Ğ*
pvP¬am‘”s
 ) \

451 
	$_P¿gma
(
asmfunc
 
xFunùiÚ
)

453 
	#pÜtTASK_FUNCTION_PROTO
 
pÜtTASK_FUNCTION


	)

457 vŞ©e

	)

458 

	)

	@portable/oWatcom/16BitDOS/Flsh186/port.c

89 
	~<¡dlib.h
>

90 
	~<i86.h
>

91 
	~<dos.h
>

92 
	~<£tjmp.h
>

94 
	~"F»eRTOS.h
"

95 
	~"sk.h
"

96 
	~"pÜsm.h
"

100 
	#pÜtTIMER_EOI_TYPE
 ( 8 )

	)

101 
	#pÜtRESET_PIC
(è
	`pÜtOUTPUT_WORD
ĞĞ
ušt16_t
 ) 0xff22, 
pÜtTIMER_EOI_TYPE
 )

	)

102 
	#pÜtTIMER_INT_NUMBER
 0x12

	)

104 
	#pÜtTIMER_1_CONTROL_REGISTER
 ( ( 
ušt16_t
 ) 0xff5)

	)

105 
	#pÜtTIMER_0_CONTROL_REGISTER
 ( ( 
ušt16_t
 ) 0xff56 )

	)

106 
	#pÜtTIMER_INTERRUPT_ENABLE
 ( ( 
ušt16_t
 ) 0x2000 )

	)

109 
´vS‘TickF»qu’cy
Ğ
ušt32_t
 
ulTickR©eHz
 );

112 
´vEx™FunùiÚ
( );

114 #ià
cÚfigUSE_PREEMPTION
 == 1

117 
__š‹¼u±
 
__çr
 
´vP»em±iveTick
( );

121 
__š‹¼u±
 
__çr
 
´vNÚP»em±iveTick
( );

125 
__š‹¼u±
 
__çr
 
´vY›ldProûssÜ
( );

130 
št16_t
 
	gsScheduËrRuÂšg
 = 
pdFALSE
;

133 Ğ
__š‹¼u±
 
__çr
 *
	gpxOldSw™chISR
 )();

136 
jmp_buf
 
	gxJumpBuf
;

141 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

147 
pxOldSw™chISR
 = 
	`_dos_g‘veù
Ğ
pÜtSWITCH_INT_NUMBER
 );

151 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
´vY›ldProûssÜ
 );

153 #ià
cÚfigUSE_PREEMPTION
 == 1

156 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
´vP»em±iveTick
 );

161 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
´vNÚP»em±iveTick
 );

165 
	`´vS‘TickF»qu’cy
Ğ
cÚfigTICK_RATE_HZ
 );

168 ifĞ
	`£tjmp
Ğ
xJumpBuf
 ) != 0 )

170 
	`´vEx™FunùiÚ
();

171 
sScheduËrRuÂšg
 = 
pdFALSE
;

175 
sScheduËrRuÂšg
 = 
pdTRUE
;

178 
	`pÜtFIRST_CONTEXT
();

181  
sScheduËrRuÂšg
;

182 
	}
}

187 #ià
cÚfigUSE_PREEMPTION
 == 1

188 
__š‹¼u±
 
__çr
 
	$´vP»em±iveTick
( )

191 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

194 
	`pÜtSWITCH_CONTEXT
();

198 
	`pÜtRESET_PIC
();

199 
	}
}

201 
__š‹¼u±
 
__çr
 
	$´vNÚP»em±iveTick
( )

205 
	`xTaskInüem’tTick
();

206 
	`pÜtRESET_PIC
();

207 
	}
}

211 
__š‹¼u±
 
__çr
 
	$´vY›ldProûssÜ
( )

214 
	`pÜtSWITCH_CONTEXT
();

215 
	}
}

218 
	$vPÜtEndScheduËr
( )

223 
	`lÚgjmp
Ğ
xJumpBuf
, 1 );

224 
	}
}

227 
	$´vEx™FunùiÚ
( )

229 cÚ¡ 
ušt16_t
 
usTim”Di§bË
 = 0x0000;

230 
ušt16_t
 
usTim”0CÚŒŞ
;

234 
	`pÜtDISABLE_INTERRUPTS
();

235 ifĞ
sScheduËrRuÂšg
 =ğ
pdTRUE
 )

239 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
pxOldSw™chISR
 );

245 
	`pÜtOUTPUT_WORD
Ğ
pÜtTIMER_1_CONTROL_REGISTER
, 
usTim”Di§bË
 );

248 
usTim”0CÚŒŞ
 = 
	`pÜtINPUT_WORD
Ğ
pÜtTIMER_0_CONTROL_REGISTER
 );

249 
usTim”0CÚŒŞ
 |ğ
pÜtTIMER_INTERRUPT_ENABLE
;

250 
	`pÜtOUTPUT_WORD
Ğ
pÜtTIMER_0_CONTROL_REGISTER
, 
usTim”0CÚŒŞ
 );

253 
	`pÜtENABLE_INTERRUPTS
();

254 
	}
}

257 
	$´vS‘TickF»qu’cy
Ğ
ušt32_t
 
ulTickR©eHz
 )

259 cÚ¡ 
ušt16_t
 
usMaxCouÁRegi¡”
 = 0xff5a;

260 cÚ¡ 
ušt16_t
 
usTim”PriÜ™yRegi¡”
 = 0xff32;

261 cÚ¡ 
ušt16_t
 
usTim”EÇbË
 = 0xC000;

262 cÚ¡ 
ušt16_t
 
usR‘rigg”
 = 0x0001;

263 cÚ¡ 
ušt16_t
 
usTim”HighPriÜ™y
 = 0x0000;

264 
ušt16_t
 
usTim”0CÚŒŞ
;

268 cÚ¡ 
ušt32_t
 
ulClockF»qu’cy
 = 0x7f31a0;

270 
ušt32_t
 
ulTim”CouÁ
 = 
ulClockF»qu’cy
 / 
ulTickR©eHz
;

272 
	`pÜtOUTPUT_WORD
Ğ
pÜtTIMER_1_CONTROL_REGISTER
, 
usTim”EÇbË
 | 
pÜtTIMER_INTERRUPT_ENABLE
 | 
usR‘rigg”
 );

273 
	`pÜtOUTPUT_WORD
Ğ
usMaxCouÁRegi¡”
, ( 
ušt16_t
 ) 
ulTim”CouÁ
 );

274 
	`pÜtOUTPUT_WORD
Ğ
usTim”PriÜ™yRegi¡”
, 
usTim”HighPriÜ™y
 );

277 
usTim”0CÚŒŞ
 = 
	`pÜtINPUT_WORD
Ğ
pÜtTIMER_0_CONTROL_REGISTER
 );

278 
usTim”0CÚŒŞ
 &ğ~
pÜtTIMER_INTERRUPT_ENABLE
;

279 
	`pÜtOUTPUT_WORD
Ğ
pÜtTIMER_0_CONTROL_REGISTER
, 
usTim”0CÚŒŞ
 );

280 
	}
}

	@portable/oWatcom/16BitDOS/Flsh186/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


85 
	#pÜtCHAR
 

	)

86 
	#pÜtFLOAT
 

	)

87 
	#pÜtDOUBLE
 

	)

88 
	#pÜtLONG
 

	)

89 
	#pÜtSHORT
 

	)

90 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

91 
	#pÜtBASE_TYPE
 

	)

93 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

94 
	tBa£Ty³_t
;

95 
	tUBa£Ty³_t
;

98 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

99 
ušt16_t
 
	tTickTy³_t
;

100 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

102 
ušt32_t
 
	tTickTy³_t
;

103 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
pÜtENTER_CRITICAL
( );

109 #´agm¨
aux
 
pÜtENTER_CRITICAL
 = "pushf" \

112 
pÜtEXIT_CRITICAL
( );

113 #´agm¨
aux
 
pÜtEXIT_CRITICAL
 = "popf";

115 
pÜtDISABLE_INTERRUPTS
( );

116 #´agm¨
aux
 
pÜtDISABLE_INTERRUPTS
 = "cli";

118 
pÜtENABLE_INTERRUPTS
( );

119 #´agm¨
aux
 
pÜtENABLE_INTERRUPTS
 = "sti";

123 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

124 
	#pÜtSWITCH_INT_NUMBER
 0x80

	)

125 
	#pÜtYIELD
(è
__asm
{ 
pÜtSWITCH_INT_NUMBER
 }

	)

126 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

127 
	#pÜtBYTE_ALIGNMENT
 2

	)

128 
	#pÜtINITIAL_SW
 ( ( 
pÜtSTACK_TYPE
 ) 0x0202 )

	)

129 
	#pÜtNOP
(è
__asm
{ 
nİ
 }

	)

133 
	#pÜtINPUT_BYTE
Ğ
xAddr
 ) 
	`šp
ĞxAdd¸)

	)

134 
	#pÜtOUTPUT_BYTE
Ğ
xAddr
, 
ucV®ue
 ) 
	`ou
ĞxAddr, ucV®u)

	)

135 
	#pÜtINPUT_WORD
Ğ
xAddr
 ) 
	`špw
ĞxAdd¸)

	)

136 
	#pÜtOUTPUT_WORD
Ğ
xAddr
, 
usV®ue
 ) 
	`ouw
ĞxAddr, usV®u)

	)

140 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

141 
	#pÜtTASK_FUNCTION
Ğ
vFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vFunùiÚ
Ğ*pvP¬am‘” )

	)

143 #ifdeà
__ılu¥lus


	@portable/oWatcom/16BitDOS/PC/port.c

89 
	~<¡dlib.h
>

90 
	~<¡dio.h
>

91 
	~<i86.h
>

92 
	~<dos.h
>

93 
	~<£tjmp.h
>

95 
	~"F»eRTOS.h
"

96 
	~"sk.h
"

97 
	~"pÜsm.h
"

106 
	#pÜtTIMER_INT_NUMBER
 0x08

	)

109 
´vS‘TickF»qu’cy
Ğ
ušt32_t
 
ulTickR©eHz
 );

112 
´vEx™FunùiÚ
( );

117 
´vPÜtRe£tPIC
( );

121 #ià
cÚfigUSE_PREEMPTION
 == 1

124 
__š‹¼u±
 
__çr
 
´vP»em±iveTick
( );

128 
__š‹¼u±
 
__çr
 
´vNÚP»em±iveTick
( );

131 
__š‹¼u±
 
__çr
 
´vY›ldProûssÜ
( );

135 
´vS‘TickF»qu’cyDeçuÉ
( );

140 
št16_t
 
	gsDOSTickCouÁ”
;

143 
št16_t
 
	gsScheduËrRuÂšg
 = 
pdFALSE
;

146 Ğ
__š‹¼u±
 
__çr
 *
	gpxOldSw™chISR
 )();

149 Ğ
__š‹¼u±
 
__çr
 *
	gpxOldSw™chISRPlus1
 )();

152 
jmp_buf
 
	gxJumpBuf
;

157 
Ba£Ty³_t
 
	$xPÜtS¹ScheduËr
( )

159 
pxISR
 
pxOrigš®TickISR
;

165 
pxOldSw™chISR
 = 
	`_dos_g‘veù
Ğ
pÜtSWITCH_INT_NUMBER
 );

166 
pxOrigš®TickISR
 = 
	`_dos_g‘veù
Ğ
pÜtTIMER_INT_NUMBER
 );

167 
pxOldSw™chISRPlus1
 = 
	`_dos_g‘veù
Ğ
pÜtSWITCH_INT_NUMBER
 + 1 );

169 
	`´vS‘TickF»qu’cy
Ğ
cÚfigTICK_RATE_HZ
 );

173 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
´vY›ldProûssÜ
 );

177 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
 + 1, 
pxOrigš®TickISR
 );

179 #ià
cÚfigUSE_PREEMPTION
 == 1

182 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
´vP»em±iveTick
 );

187 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
´vNÚP»em±iveTick
 );

194 
sDOSTickCouÁ”
 = 
pÜtTICKS_PER_DOS_TICK
;

197 ifĞ
	`£tjmp
Ğ
xJumpBuf
 ) != 0 )

199 
	`´vEx™FunùiÚ
();

200 
sScheduËrRuÂšg
 = 
pdFALSE
;

204 
sScheduËrRuÂšg
 = 
pdTRUE
;

207 
	`pÜtFIRST_CONTEXT
();

210  
sScheduËrRuÂšg
;

211 
	}
}

216 #ià
cÚfigUSE_PREEMPTION
 == 1

219 
__š‹¼u±
 
__çr
 
	$´vP»em±iveTick
( )

222 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

225 
	`pÜtSWITCH_CONTEXT
();

229 
	`´vPÜtRe£tPIC
();

230 
	}
}

232 
__š‹¼u±
 
__çr
 
	$´vNÚP»em±iveTick
( )

236 
	`xTaskInüem’tTick
();

237 
	`´vPÜtRe£tPIC
();

238 
	}
}

243 
__š‹¼u±
 
__çr
 
	$´vY›ldProûssÜ
( )

246 
	`pÜtSWITCH_CONTEXT
();

247 
	}
}

250 
	$´vPÜtRe£tPIC
( )

256 --
sDOSTickCouÁ”
;

257 ifĞ
sDOSTickCouÁ”
 <= 0 )

259 
sDOSTickCouÁ”
 = ( 
št16_t
 ) 
pÜtTICKS_PER_DOS_TICK
;

260 
__asm
{ 
pÜtSWITCH_INT_NUMBER
 + 1 };

266 
__asm


268 
mov
 
®
, 20
H


269 
out
 20
H
, 
®


272 
	}
}

275 
	$vPÜtEndScheduËr
( )

280 
	`lÚgjmp
Ğ
xJumpBuf
, 1 );

281 
	}
}

284 
	$´vEx™FunùiÚ
( )

286 Ğ
__š‹¼u±
 
__çr
 *
pxOrigš®TickISR
 )();

290 
	`pÜtDISABLE_INTERRUPTS
();

291 ifĞ
sScheduËrRuÂšg
 =ğ
pdTRUE
 )

294 
pxOrigš®TickISR
 = 
	`_dos_g‘veù
Ğ
pÜtSWITCH_INT_NUMBER
 + 1 );

295 
	`_dos_£tveù
Ğ
pÜtTIMER_INT_NUMBER
, 
pxOrigš®TickISR
 );

296 
	`´vS‘TickF»qu’cyDeçuÉ
();

300 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
, 
pxOldSw™chISR
 );

301 
	`_dos_£tveù
Ğ
pÜtSWITCH_INT_NUMBER
 + 1, 
pxOldSw™chISRPlus1
 );

305 
	`pÜtENABLE_INTERRUPTS
();

306 
	}
}

309 
	$´vS‘TickF»qu’cy
Ğ
ušt32_t
 
ulTickR©eHz
 )

311 cÚ¡ 
ušt16_t
 
usPIT_MODE
 = ( uint16_t ) 0x43;

312 cÚ¡ 
ušt16_t
 
usPIT0
 = ( uint16_t ) 0x40;

313 cÚ¡ 
ušt32_t
 
ulPIT_CONST
 = ( uint32_t ) 1193180;

314 cÚ¡ 
ušt16_t
 
us8254_CTR0_MODE3
 = ( uint16_t ) 0x36;

315 
ušt32_t
 
ulOuut
;

318 
	`pÜtOUTPUT_BYTE
Ğ
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

319 
ulOuut
 = 
ulPIT_CONST
 / 
ulTickR©eHz
;

321 
	`pÜtOUTPUT_BYTE
Ğ
usPIT0
, ( 
ušt16_t
 )Ğ
ulOuut
 & ( 
ušt32_t
 ) 0xff ) );

322 
ulOuut
 >>= 8;

323 
	`pÜtOUTPUT_BYTE
Ğ
usPIT0
, ( 
ušt16_t
 ) ( 
ulOuut
 & ( 
ušt32_t
 ) 0xff ) );

324 
	}
}

327 
	$´vS‘TickF»qu’cyDeçuÉ
( )

329 cÚ¡ 
ušt16_t
 
usPIT_MODE
 = ( uint16_t ) 0x43;

330 cÚ¡ 
ušt16_t
 
usPIT0
 = ( uint16_t ) 0x40;

331 cÚ¡ 
ušt16_t
 
us8254_CTR0_MODE3
 = ( uint16_t ) 0x36;

333 
	`pÜtOUTPUT_BYTE
Ğ
usPIT_MODE
, 
us8254_CTR0_MODE3
 );

334 
	`pÜtOUTPUT_BYTE
Ğ
usPIT0
,0 );

335 
	`pÜtOUTPUT_BYTE
Ğ
usPIT0
,0 );

336 
	}
}

	@portable/oWatcom/16BitDOS/PC/portmacro.h

66 #iâdeà
PORTMACRO_H


67 
	#PORTMACRO_H


	)

69 #ifdeà
__ılu¥lus


84 
	#pÜtCHAR
 

	)

85 
	#pÜtFLOAT
 

	)

86 
	#pÜtDOUBLE
 

	)

87 
	#pÜtLONG
 

	)

88 
	#pÜtSHORT
 

	)

89 
	#pÜtSTACK_TYPE
 
ušt16_t


	)

90 
	#pÜtBASE_TYPE
 

	)

92 
pÜtSTACK_TYPE
 
	tSckTy³_t
;

93 
	tBa£Ty³_t
;

94 
	tUBa£Ty³_t
;

97 #ifĞ
cÚfigUSE_16_BIT_TICKS
 == 1 )

98 
ušt16_t
 
	tTickTy³_t
;

99 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffff

	)

101 
ušt32_t
 
	tTickTy³_t
;

102 
	#pÜtMAX_DELAY
 ( 
TickTy³_t
 ) 0xffffffffUL

	)

108 
pÜtLOCAL_ENTER_CRITICAL
( );

109 #´agm¨
aux
 
pÜtLOCAL_ENTER_CRITICAL
 = "pushf" \

111 
	#pÜtENTER_CRITICAL
(è
	`pÜtLOCAL_ENTER_CRITICAL
()

	)

113 
pÜtEXIT_CRITICAL
( );

114 #´agm¨
aux
 
pÜtEXIT_CRITICAL
 = "popf";

116 
pÜtDISABLE_INTERRUPTS
( );

117 #´agm¨
aux
 
pÜtDISABLE_INTERRUPTS
 = "cli";

119 
pÜtENABLE_INTERRUPTS
( );

120 #´agm¨
aux
 
pÜtENABLE_INTERRUPTS
 = "sti";

124 
	#pÜtSTACK_GROWTH
 ( -1 )

	)

125 
	#pÜtSWITCH_INT_NUMBER
 0x80

	)

126 
	#pÜtYIELD
(è
__asm
{ 
pÜtSWITCH_INT_NUMBER
 }

	)

127 
	#pÜtDOS_TICK_RATE
 ( 18.20648 )

	)

128 
	#pÜtTICK_PERIOD_MS
 ( ( 
TickTy³_t
 ) 1000 / 
cÚfigTICK_RATE_HZ
 )

	)

129 
	#pÜtTICKS_PER_DOS_TICK
 ( ( 
ušt16_t
 ) ( ( ( 
pÜtDOUBLE
 ) 
cÚfigTICK_RATE_HZ
 / 
pÜtDOS_TICK_RATE
 ) + 0.5 ) )

	)

130 
	#pÜtINITIAL_SW
 ( ( 
pÜtSTACK_TYPE
 ) 0x0202 )

	)

131 
	#pÜtBYTE_ALIGNMENT
 ( 2 )

	)

135 
	#pÜtINPUT_BYTE
Ğ
xAddr
 ) 
	`šp
ĞxAdd¸)

	)

136 
	#pÜtOUTPUT_BYTE
Ğ
xAddr
, 
ucV®ue
 ) 
	`ou
ĞxAddr, ucV®u)

	)

137 
	#pÜtNOP
(è
__asm
{ 
nİ
 }

	)

141 
	#pÜtTASK_FUNCTION_PROTO
Ğ
vTaskFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*pvP¬am‘” )

	)

142 
	#pÜtTASK_FUNCTION
Ğ
vTaskFunùiÚ
, 
pvP¬am‘”s
 ) 
	`vTaskFunùiÚ
Ğ*pvP¬am‘” )

	)

144 #ifdeà
__ılu¥lus


	@portable/oWatcom/16BitDOS/common/portasm.h

66 
	tTCB_t
;

67 vŞ©
TCB_t
 * vŞ©
pxCu¼’tTCB
;

68 
vTaskSw™chCÚ‹xt
( );

75 
pÜtSWITCH_CONTEXT
( );

82 
pÜtFIRST_CONTEXT
( );

90 #ifdeà
DEBUG_BUILD


92 #´agm¨
aux
 
pÜtSWITCH_CONTEXT
 = "mov‡x, seg…xCurrentTCB" \

108 #´agm¨
aux
 
pÜtFIRST_CONTEXT
 = "mov‡x, seg…xCurrentTCB" \

122 #´agm¨
aux
 
pÜtSWITCH_CONTEXT
 = "mov‡x, seg…xCurrentTCB" \

135 #´agm¨
aux
 
pÜtFIRST_CONTEXT
 = "mov‡x, seg…xCurrentTCB" \

	@portable/oWatcom/16BitDOS/common/portcomn.c

85 
	~<¡dlib.h
>

86 
	~"F»eRTOS.h
"

91 
SckTy³_t
 *
	$pxPÜtIn™Ÿli£Sck
Ğ
SckTy³_t
 *
pxTİOfSck
, 
TaskFunùiÚ_t
 
pxCode
, *
pvP¬am‘”s
 )

93 
SckTy³_t
 
DS_Reg
 = 0, *
pxOrigš®SP
;

98 *
pxTİOfSck
 = 0x1111;

99 
pxTİOfSck
--;

100 *
pxTİOfSck
 = 0x2222;

101 
pxTİOfSck
--;

102 *
pxTİOfSck
 = 0x3333;

103 
pxTİOfSck
--;

104 *
pxTİOfSck
 = 0x4444;

105 
pxTİOfSck
--;

106 *
pxTİOfSck
 = 0x5555;

107 
pxTİOfSck
--;

116 *
pxTİOfSck
 = 
pÜtINITIAL_SW
;

117 
pxTİOfSck
--;

118 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pxCode
 );

119 
pxTİOfSck
--;

120 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pxCode
 );

121 
pxTİOfSck
--;

128 
pxOrigš®SP
 = 
pxTİOfSck
;

133 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pvP¬am‘”s
 );

134 
pxTİOfSck
--;

135 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xCCCC;

136 
pxTİOfSck
--;

137 *
pxTİOfSck
 = 
	`FP_SEG
Ğ
pvP¬am‘”s
 );

138 
pxTİOfSck
--;

139 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBBBB;

140 
pxTİOfSck
--;

141 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pxOrigš®SP
 );

142 
pxTİOfSck
--;

143 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xBBBB;

144 
pxTİOfSck
--;

145 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0x0123;

146 
pxTİOfSck
--;

147 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xDDDD;

150 
__asm
{ 
MOV
 
DS_Reg
, 
DS
 };

152 
pxTİOfSck
--;

153 *
pxTİOfSck
 = 
DS_Reg
;

155 
pxTİOfSck
--;

156 *
pxTİOfSck
 = ( 
SckTy³_t
 ) 0xEEEE;

159 
pxTİOfSck
--;

160 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pvP¬am‘”s
 );

161 
pxTİOfSck
--;

162 *
pxTİOfSck
 = 
	`FP_OFF
Ğ
pvP¬am‘”s
 );

165 #ifdeà
DEBUG_BUILD


170 
pxTİOfSck
--;

175  
pxTİOfSck
;

176 
	}
}

	@queue.c

66 
	~<¡dlib.h
>

67 
	~<¡ršg.h
>

72 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

76 
	~"queue.h
"

78 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

79 
	~"üoutše.h
"

86 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


90 
	#queueUNLOCKED
 ( ( 
Ba£Ty³_t
 ) -1 )

	)

91 
	#queueLOCKED_UNMODIFIED
 ( ( 
Ba£Ty³_t
 ) 0 )

	)

104 
	#pxMu‹xHŞd”
 
pcTa


	)

105 
	#uxQueueTy³
 
pcH—d


	)

106 
	#queueQUEUE_IS_MUTEX
 
NULL


	)

110 
	#queueSEMAPHORE_QUEUE_ITEM_LENGTH
 ( ( 
UBa£Ty³_t
 ) 0 )

	)

111 
	#queueMUTEX_GIVE_BLOCK_TIME
 ( ( 
TickTy³_t
 ) 0U )

	)

113 #ifĞ
cÚfigUSE_PREEMPTION
 == 0 )

116 
	#queueYIELD_IF_USING_PREEMPTION
()

	)

118 
	#queueYIELD_IF_USING_PREEMPTION
(è
	`pÜtYIELD_WITHIN_API
()

	)

125 
	sQueueDefš™iÚ


127 
št8_t
 *
	mpcH—d
;

128 
št8_t
 *
	mpcTa
;

129 
št8_t
 *
	mpcWr™eTo
;

133 
št8_t
 *
	mpcR—dFrom
;

134 
UBa£Ty³_t
 
	muxRecursiveC®lCouÁ
;

135 } 
	mu
;

137 
Li¡_t
 
	mxTasksWa™šgToS’d
;

138 
Li¡_t
 
	mxTasksWa™šgToReûive
;

140 vŞ©
UBa£Ty³_t
 
	muxMes§gesWa™šg
;

141 
UBa£Ty³_t
 
	muxL’gth
;

142 
UBa£Ty³_t
 
	muxI‹mSize
;

144 vŞ©
Ba£Ty³_t
 
	mxRxLock
;

145 vŞ©
Ba£Ty³_t
 
	mxTxLock
;

147 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

148 
UBa£Ty³_t
 
	muxQueueNumb”
;

149 
ušt8_t
 
	mucQueueTy³
;

152 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

153 
QueueDefš™iÚ
 *
	mpxQueueS‘CÚš”
;

156 } 
	txQUEUE
;

160 
xQUEUE
 
	tQueue_t
;

168 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

173 
	sQUEUE_REGISTRY_ITEM


175 cÚ¡ *
	mpcQueueName
;

176 
QueueHªdË_t
 
	mxHªdË
;

177 } 
	txQueueRegi¡ryI‹m
;

182 
xQueueRegi¡ryI‹m
 
	tQueueRegi¡ryI‹m_t
;

187 
QueueRegi¡ryI‹m_t
 
	gxQueueRegi¡ry
[ 
cÚfigQUEUE_REGISTRY_SIZE
 ];

199 
	$´vUÆockQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

206 
Ba£Ty³_t
 
	$´vIsQueueEm±y
ĞcÚ¡ 
Queue_t
 *
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

213 
Ba£Ty³_t
 
	$´vIsQueueFuÎ
ĞcÚ¡ 
Queue_t
 *
pxQueue
 ) 
PRIVILEGED_FUNCTION
;

219 
	$´vCİyD©aToQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
, cÚ¡ *
pvI‹mToQueue
, cÚ¡ 
Ba£Ty³_t
 
xPos™iÚ
 ) 
PRIVILEGED_FUNCTION
;

224 
	$´vCİyD©aFromQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
, * cÚ¡ 
pvBufãr
 ) 
PRIVILEGED_FUNCTION
;

226 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

231 
Ba£Ty³_t
 
	$´vNÙifyQueueS‘CÚš”
ĞcÚ¡ 
Queue_t
 * cÚ¡ 
pxQueue
, cÚ¡ 
Ba£Ty³_t
 
xCİyPos™iÚ
 ) 
PRIVILEGED_FUNCTION
;

240 
	#´vLockQueue
Ğ
pxQueue
 ) \

	)

241 
	`skENTER_CRITICAL
(); \

243 ifĞĞ
pxQueue
 )->
xRxLock
 =ğ
queueUNLOCKED
 ) \

245 Ğ
pxQueue
 )->
xRxLock
 = 
queueLOCKED_UNMODIFIED
; \

247 ifĞĞ
pxQueue
 )->
xTxLock
 =ğ
queueUNLOCKED
 ) \

249 Ğ
pxQueue
 )->
xTxLock
 = 
queueLOCKED_UNMODIFIED
; \

251 
	}
} \

252 
	$skEXIT_CRITICAL
()

255 
Ba£Ty³_t
 
	$xQueueG’”icRe£t
Ğ
QueueHªdË_t
 
xQueue
, 
Ba£Ty³_t
 
xNewQueue
 )

257 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

259 
	`cÚfigASSERT
Ğ
pxQueue
 );

261 
	`skENTER_CRITICAL
();

263 
pxQueue
->
pcTa
 =…xQueue->
pcH—d
 + (…xQueue->
uxL’gth
 *…xQueue->
uxI‹mSize
 );

264 
pxQueue
->
uxMes§gesWa™šg
 = ( 
UBa£Ty³_t
 ) 0U;

265 
pxQueue
->
pcWr™eTo
 =…xQueue->
pcH—d
;

266 
pxQueue
->
u
.
pcR—dFrom
 =…xQueue->
pcH—d
 + ( (…xQueue->
uxL’gth
 - ( 
UBa£Ty³_t
 ) 1U ) *…xQueue->
uxI‹mSize
 );

267 
pxQueue
->
xRxLock
 = 
queueUNLOCKED
;

268 
pxQueue
->
xTxLock
 = 
queueUNLOCKED
;

270 ifĞ
xNewQueue
 =ğ
pdFALSE
 )

277 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

279 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdTRUE
 )

281 
	`queueYIELD_IF_USING_PREEMPTION
();

285 
	`mtCOVERAGE_TEST_MARKER
();

290 
	`mtCOVERAGE_TEST_MARKER
();

296 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) );

297 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) );

300 
	`skEXIT_CRITICAL
();

304  
pdPASS
;

305 
	}
}

308 
QueueHªdË_t
 
	$xQueueG’”icC»©e
ĞcÚ¡ 
UBa£Ty³_t
 
uxQueueL’gth
, cÚ¡ UBa£Ty³_ˆ
uxI‹mSize
, cÚ¡ 
ušt8_t
 
ucQueueTy³
 )

310 
Queue_t
 *
pxNewQueue
;

311 
size_t
 
xQueueSizeInBy‹s
;

312 
QueueHªdË_t
 
xR‘uº
 = 
NULL
;

316 Ğè
ucQueueTy³
;

319 ifĞ
uxQueueL’gth
 > ( 
UBa£Ty³_t
 ) 0 )

321 
pxNewQueue
 = ( 
Queue_t
 * ) 
	`pvPÜtM®loc
( ( Queue_t ) );

322 ifĞ
pxNewQueue
 !ğ
NULL
 )

326 
xQueueSizeInBy‹s
 = ( 
size_t
 ) ( 
uxQueueL’gth
 * 
uxI‹mSize
 ) + ( size_t ) 1;

328 
pxNewQueue
->
pcH—d
 = ( 
št8_t
 * ) 
	`pvPÜtM®loc
Ğ
xQueueSizeInBy‹s
 );

329 ifĞ
pxNewQueue
->
pcH—d
 !ğ
NULL
 )

333 
pxNewQueue
->
uxL’gth
 = 
uxQueueL’gth
;

334 
pxNewQueue
->
uxI‹mSize
 = uxItemSize;

335 Ğè
	`xQueueG’”icRe£t
Ğ
pxNewQueue
, 
pdTRUE
 );

337 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

339 
pxNewQueue
->
ucQueueTy³
 = ucQueueType;

343 #ifĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

345 
pxNewQueue
->
pxQueueS‘CÚš”
 = 
NULL
;

349 
	`ŒaûQUEUE_CREATE
Ğ
pxNewQueue
 );

350 
xR‘uº
 = 
pxNewQueue
;

354 
	`ŒaûQUEUE_CREATE_FAILED
Ğ
ucQueueTy³
 );

355 
	`vPÜtF»e
Ğ
pxNewQueue
 );

360 
	`mtCOVERAGE_TEST_MARKER
();

365 
	`mtCOVERAGE_TEST_MARKER
();

368 
	`cÚfigASSERT
Ğ
xR‘uº
 );

370  
xR‘uº
;

371 
	}
}

374 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

376 
QueueHªdË_t
 
	$xQueueC»©eMu‹x
ĞcÚ¡ 
ušt8_t
 
ucQueueTy³
 )

378 
Queue_t
 *
pxNewQueue
;

382 Ğè
ucQueueTy³
;

385 
pxNewQueue
 = ( 
Queue_t
 * ) 
	`pvPÜtM®loc
( ( Queue_t ) );

386 ifĞ
pxNewQueue
 !ğ
NULL
 )

389 
pxNewQueue
->
pxMu‹xHŞd”
 = 
NULL
;

390 
pxNewQueue
->
uxQueueTy³
 = 
queueQUEUE_IS_MUTEX
;

394 
pxNewQueue
->
pcWr™eTo
 = 
NULL
;

395 
pxNewQueue
->
u
.
pcR—dFrom
 = 
NULL
;

400 
pxNewQueue
->
uxMes§gesWa™šg
 = ( 
UBa£Ty³_t
 ) 0U;

401 
pxNewQueue
->
uxL’gth
 = ( 
UBa£Ty³_t
 ) 1U;

402 
pxNewQueue
->
uxI‹mSize
 = ( 
UBa£Ty³_t
 ) 0U;

403 
pxNewQueue
->
xRxLock
 = 
queueUNLOCKED
;

404 
pxNewQueue
->
xTxLock
 = 
queueUNLOCKED
;

406 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

408 
pxNewQueue
->
ucQueueTy³
 = ucQueueType;

412 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

414 
pxNewQueue
->
pxQueueS‘CÚš”
 = 
NULL
;

419 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxNewQueue
->
xTasksWa™šgToS’d
 ) );

420 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxNewQueue
->
xTasksWa™šgToReûive
 ) );

422 
	`ŒaûCREATE_MUTEX
Ğ
pxNewQueue
 );

425 Ğè
	`xQueueG’”icS’d
Ğ
pxNewQueue
, 
NULL
, ( 
TickTy³_t
 ) 0U, 
queueSEND_TO_BACK
 );

429 
	`ŒaûCREATE_MUTEX_FAILED
();

432 
	`cÚfigASSERT
Ğ
pxNewQueue
 );

433  
pxNewQueue
;

434 
	}
}

439 #iàĞĞ
cÚfigUSE_MUTEXES
 =ğ1 ) && ( 
INCLUDE_xSem­hÜeG‘Mu‹xHŞd”
 == 1 ) )

441 * 
	$xQueueG‘Mu‹xHŞd”
Ğ
QueueHªdË_t
 
xSem­hÜe
 )

443 *
pxR‘uº
;

450 
	`skENTER_CRITICAL
();

452 ifĞĞĞ
Queue_t
 * ) 
xSem­hÜe
 )->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

454 
pxR‘uº
 = ( * ) ( ( 
Queue_t
 * ) 
xSem­hÜe
 )->
pxMu‹xHŞd”
;

458 
pxR‘uº
 = 
NULL
;

461 
	`skEXIT_CRITICAL
();

463  
pxR‘uº
;

464 
	}
}

469 #iàĞ
cÚfigUSE_RECURSIVE_MUTEXES
 == 1 )

471 
Ba£Ty³_t
 
	$xQueueGiveMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
 )

473 
Ba£Ty³_t
 
xR‘uº
;

474 
Queue_t
 * cÚ¡ 
pxMu‹x
 = ( Queue_ˆ* ) 
xMu‹x
;

476 
	`cÚfigASSERT
Ğ
pxMu‹x
 );

484 ifĞ
pxMu‹x
->
pxMu‹xHŞd”
 =ğĞ* ) 
	`xTaskG‘Cu¼’tTaskHªdË
() )

486 
	`ŒaûGIVE_MUTEX_RECURSIVE
Ğ
pxMu‹x
 );

493 Ğ
pxMu‹x
->
u
.
uxRecursiveC®lCouÁ
 )--;

496 ifĞ
pxMu‹x
->
u
.
uxRecursiveC®lCouÁ
 =ğĞ
UBa£Ty³_t
 ) 0 )

500 Ğè
	`xQueueG’”icS’d
Ğ
pxMu‹x
, 
NULL
, 
queueMUTEX_GIVE_BLOCK_TIME
, 
queueSEND_TO_BACK
 );

504 
	`mtCOVERAGE_TEST_MARKER
();

507 
xR‘uº
 = 
pdPASS
;

512 
xR‘uº
 = 
pdFAIL
;

514 
	`ŒaûGIVE_MUTEX_RECURSIVE_FAILED
Ğ
pxMu‹x
 );

517  
xR‘uº
;

518 
	}
}

523 #iàĞ
cÚfigUSE_RECURSIVE_MUTEXES
 == 1 )

525 
Ba£Ty³_t
 
	$xQueueTakeMu‹xRecursive
Ğ
QueueHªdË_t
 
xMu‹x
, 
TickTy³_t
 
xTicksToWa™
 )

527 
Ba£Ty³_t
 
xR‘uº
;

528 
Queue_t
 * cÚ¡ 
pxMu‹x
 = ( Queue_ˆ* ) 
xMu‹x
;

530 
	`cÚfigASSERT
Ğ
pxMu‹x
 );

535 
	`ŒaûTAKE_MUTEX_RECURSIVE
Ğ
pxMu‹x
 );

537 ifĞ
pxMu‹x
->
pxMu‹xHŞd”
 =ğĞ* ) 
	`xTaskG‘Cu¼’tTaskHªdË
() )

539 Ğ
pxMu‹x
->
u
.
uxRecursiveC®lCouÁ
 )++;

540 
xR‘uº
 = 
pdPASS
;

544 
xR‘uº
 = 
	`xQueueG’”icReûive
Ğ
pxMu‹x
, 
NULL
, 
xTicksToWa™
, 
pdFALSE
 );

548 ifĞ
xR‘uº
 =ğ
pdPASS
 )

550 Ğ
pxMu‹x
->
u
.
uxRecursiveC®lCouÁ
 )++;

554 
	`ŒaûTAKE_MUTEX_RECURSIVE_FAILED
Ğ
pxMu‹x
 );

558  
xR‘uº
;

559 
	}
}

564 #iàĞ
cÚfigUSE_COUNTING_SEMAPHORES
 == 1 )

566 
QueueHªdË_t
 
	$xQueueC»©eCouÁšgSem­hÜe
ĞcÚ¡ 
UBa£Ty³_t
 
uxMaxCouÁ
, cÚ¡ UBa£Ty³_ˆ
uxIn™ŸlCouÁ
 )

568 
QueueHªdË_t
 
xHªdË
;

570 
	`cÚfigASSERT
Ğ
uxMaxCouÁ
 != 0 );

571 
	`cÚfigASSERT
Ğ
uxIn™ŸlCouÁ
 <ğ
uxMaxCouÁ
 );

573 
xHªdË
 = 
	`xQueueG’”icC»©e
Ğ
uxMaxCouÁ
, 
queueSEMAPHORE_QUEUE_ITEM_LENGTH
, 
queueQUEUE_TYPE_COUNTING_SEMAPHORE
 );

575 ifĞ
xHªdË
 !ğ
NULL
 )

577 ĞĞ
Queue_t
 * ) 
xHªdË
 )->
uxMes§gesWa™šg
 = 
uxIn™ŸlCouÁ
;

579 
	`ŒaûCREATE_COUNTING_SEMAPHORE
();

583 
	`ŒaûCREATE_COUNTING_SEMAPHORE_FAILED
();

586 
	`cÚfigASSERT
Ğ
xHªdË
 );

587  
xHªdË
;

588 
	}
}

593 
Ba£Ty³_t
 
	$xQueueG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xCİyPos™iÚ
 )

595 
Ba£Ty³_t
 
xEÁryTimeS‘
 = 
pdFALSE
;

596 
TimeOut_t
 
xTimeOut
;

597 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

599 
	`cÚfigASSERT
Ğ
pxQueue
 );

600 
	`cÚfigASSERT
Ğ!ĞĞ
pvI‹mToQueue
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

601 
	`cÚfigASSERT
Ğ!ĞĞ
xCİyPos™iÚ
 =ğ
queueOVERWRITE
 ) && ( 
pxQueue
->
uxL’gth
 != 1 ) ) );

602 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

604 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

614 
	`skENTER_CRITICAL
();

620 ifĞĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 ) || ( 
xCİyPos™iÚ
 =ğ
queueOVERWRITE
 ) )

622 
	`ŒaûQUEUE_SEND
Ğ
pxQueue
 );

623 
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
xCİyPos™iÚ
 );

625 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

627 ifĞ
pxQueue
->
pxQueueS‘CÚš”
 !ğ
NULL
 )

629 ifĞ
	`´vNÙifyQueueS‘CÚš”
Ğ
pxQueue
, 
xCİyPos™iÚ
 ) =ğ
pdTRUE
 )

634 
	`queueYIELD_IF_USING_PREEMPTION
();

638 
	`mtCOVERAGE_TEST_MARKER
();

645 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

647 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdTRUE
 )

653 
	`queueYIELD_IF_USING_PREEMPTION
();

657 
	`mtCOVERAGE_TEST_MARKER
();

662 
	`mtCOVERAGE_TEST_MARKER
();

670 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

672 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdTRUE
 )

678 
	`queueYIELD_IF_USING_PREEMPTION
();

682 
	`mtCOVERAGE_TEST_MARKER
();

687 
	`mtCOVERAGE_TEST_MARKER
();

692 
	`skEXIT_CRITICAL
();

696  
pdPASS
;

700 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

704 
	`skEXIT_CRITICAL
();

708 
	`ŒaûQUEUE_SEND_FAILED
Ğ
pxQueue
 );

709  
”rQUEUE_FULL
;

711 ifĞ
xEÁryTimeS‘
 =ğ
pdFALSE
 )

715 
	`vTaskS‘TimeOutS‹
Ğ&
xTimeOut
 );

716 
xEÁryTimeS‘
 = 
pdTRUE
;

721 
	`mtCOVERAGE_TEST_MARKER
();

725 
	`skEXIT_CRITICAL
();

730 
	`vTaskSu¥’dAÎ
();

731 
	`´vLockQueue
Ğ
pxQueue
 );

734 ifĞ
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 )

736 ifĞ
	`´vIsQueueFuÎ
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

738 
	`ŒaûBLOCKING_ON_QUEUE_SEND
Ğ
pxQueue
 );

739 
	`vTaskPÏûOnEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ), 
xTicksToWa™
 );

746 
	`´vUÆockQueue
Ğ
pxQueue
 );

753 ifĞ
	`xTaskResumeAÎ
(è=ğ
pdFALSE
 )

755 
	`pÜtYIELD_WITHIN_API
();

761 
	`´vUÆockQueue
Ğ
pxQueue
 );

762 Ğè
	`xTaskResumeAÎ
();

768 
	`´vUÆockQueue
Ğ
pxQueue
 );

769 Ğè
	`xTaskResumeAÎ
();

773 
	`ŒaûQUEUE_SEND_FAILED
Ğ
pxQueue
 );

774  
”rQUEUE_FULL
;

777 
	}
}

780 #iàĞ
cÚfigUSE_ALTERNATIVE_API
 == 1 )

782 
Ba£Ty³_t
 
	$xQueueAÉG’”icS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
, 
Ba£Ty³_t
 
xCİyPos™iÚ
 )

784 
Ba£Ty³_t
 
xEÁryTimeS‘
 = 
pdFALSE
;

785 
TimeOut_t
 
xTimeOut
;

786 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

788 
	`cÚfigASSERT
Ğ
pxQueue
 );

789 
	`cÚfigASSERT
Ğ!ĞĞ
pvI‹mToQueue
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

793 
	`skENTER_CRITICAL
();

797 ifĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 )

799 
	`ŒaûQUEUE_SEND
Ğ
pxQueue
 );

800 
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
xCİyPos™iÚ
 );

804 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

806 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdTRUE
 )

810 
	`pÜtYIELD_WITHIN_API
();

814 
	`mtCOVERAGE_TEST_MARKER
();

819 
	`mtCOVERAGE_TEST_MARKER
();

822 
	`skEXIT_CRITICAL
();

823  
pdPASS
;

827 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

829 
	`skEXIT_CRITICAL
();

830  
”rQUEUE_FULL
;

832 ifĞ
xEÁryTimeS‘
 =ğ
pdFALSE
 )

834 
	`vTaskS‘TimeOutS‹
Ğ&
xTimeOut
 );

835 
xEÁryTimeS‘
 = 
pdTRUE
;

839 
	`skEXIT_CRITICAL
();

841 
	`skENTER_CRITICAL
();

843 ifĞ
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 )

845 ifĞ
	`´vIsQueueFuÎ
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

847 
	`ŒaûBLOCKING_ON_QUEUE_SEND
Ğ
pxQueue
 );

848 
	`vTaskPÏûOnEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ), 
xTicksToWa™
 );

849 
	`pÜtYIELD_WITHIN_API
();

853 
	`mtCOVERAGE_TEST_MARKER
();

858 
	`skEXIT_CRITICAL
();

859 
	`ŒaûQUEUE_SEND_FAILED
Ğ
pxQueue
 );

860  
”rQUEUE_FULL
;

863 
	`skEXIT_CRITICAL
();

865 
	}
}

870 #iàĞ
cÚfigUSE_ALTERNATIVE_API
 == 1 )

872 
Ba£Ty³_t
 
	$xQueueAÉG’”icReûive
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
, 
Ba£Ty³_t
 
xJu¡P“kšg
 )

874 
Ba£Ty³_t
 
xEÁryTimeS‘
 = 
pdFALSE
;

875 
TimeOut_t
 
xTimeOut
;

876 
št8_t
 *
pcOrigš®R—dPos™iÚ
;

877 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

879 
	`cÚfigASSERT
Ğ
pxQueue
 );

880 
	`cÚfigASSERT
Ğ!ĞĞ
pvBufãr
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

884 
	`skENTER_CRITICAL
();

886 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

889 
pcOrigš®R—dPos™iÚ
 = 
pxQueue
->
u
.
pcR—dFrom
;

891 
	`´vCİyD©aFromQueue
Ğ
pxQueue
, 
pvBufãr
 );

893 ifĞ
xJu¡P“kšg
 =ğ
pdFALSE
 )

895 
	`ŒaûQUEUE_RECEIVE
Ğ
pxQueue
 );

898 --Ğ
pxQueue
->
uxMes§gesWa™šg
 );

900 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

902 ifĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

906 
pxQueue
->
pxMu‹xHŞd”
 = ( 
št8_t
 * ) 
	`xTaskG‘Cu¼’tTaskHªdË
();

910 
	`mtCOVERAGE_TEST_MARKER
();

915 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

917 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdTRUE
 )

919 
	`pÜtYIELD_WITHIN_API
();

923 
	`mtCOVERAGE_TEST_MARKER
();

929 
	`ŒaûQUEUE_PEEK
Ğ
pxQueue
 );

933 
pxQueue
->
u
.
pcR—dFrom
 = 
pcOrigš®R—dPos™iÚ
;

937 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

941 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

944 
	`pÜtYIELD_WITHIN_API
();

948 
	`mtCOVERAGE_TEST_MARKER
();

953 
	`mtCOVERAGE_TEST_MARKER
();

957 
	`skEXIT_CRITICAL
();

958  
pdPASS
;

962 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

964 
	`skEXIT_CRITICAL
();

965 
	`ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 );

966  
”rQUEUE_EMPTY
;

968 ifĞ
xEÁryTimeS‘
 =ğ
pdFALSE
 )

970 
	`vTaskS‘TimeOutS‹
Ğ&
xTimeOut
 );

971 
xEÁryTimeS‘
 = 
pdTRUE
;

975 
	`skEXIT_CRITICAL
();

977 
	`skENTER_CRITICAL
();

979 ifĞ
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 )

981 ifĞ
	`´vIsQueueEm±y
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

983 
	`ŒaûBLOCKING_ON_QUEUE_RECEIVE
Ğ
pxQueue
 );

985 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

987 ifĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

989 
	`skENTER_CRITICAL
();

991 
	`vTaskPriÜ™yInh”™
ĞĞ* ) 
pxQueue
->
pxMu‹xHŞd”
 );

993 
	`skEXIT_CRITICAL
();

997 
	`mtCOVERAGE_TEST_MARKER
();

1002 
	`vTaskPÏûOnEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ), 
xTicksToWa™
 );

1003 
	`pÜtYIELD_WITHIN_API
();

1007 
	`mtCOVERAGE_TEST_MARKER
();

1012 
	`skEXIT_CRITICAL
();

1013 
	`ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 );

1014  
”rQUEUE_EMPTY
;

1017 
	`skEXIT_CRITICAL
();

1019 
	}
}

1025 
Ba£Ty³_t
 
	$xQueueG’”icS’dFromISR
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ * cÚ¡ 
pvI‹mToQueue
, 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ Ba£Ty³_ˆ
xCİyPos™iÚ
 )

1027 
Ba£Ty³_t
 
xR‘uº
;

1028 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1029 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1031 
	`cÚfigASSERT
Ğ
pxQueue
 );

1032 
	`cÚfigASSERT
Ğ!ĞĞ
pvI‹mToQueue
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

1033 
	`cÚfigASSERT
Ğ!ĞĞ
xCİyPos™iÚ
 =ğ
queueOVERWRITE
 ) && ( 
pxQueue
->
uxL’gth
 != 1 ) ) );

1049 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1056 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1058 ifĞĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 ) || ( 
xCİyPos™iÚ
 =ğ
queueOVERWRITE
 ) )

1060 
	`ŒaûQUEUE_SEND_FROM_ISR
Ğ
pxQueue
 );

1062 
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
xCİyPos™iÚ
 );

1066 ifĞ
pxQueue
->
xTxLock
 =ğ
queueUNLOCKED
 )

1068 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

1070 ifĞ
pxQueue
->
pxQueueS‘CÚš”
 !ğ
NULL
 )

1072 ifĞ
	`´vNÙifyQueueS‘CÚš”
Ğ
pxQueue
, 
xCİyPos™iÚ
 ) =ğ
pdTRUE
 )

1077 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1079 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1083 
	`mtCOVERAGE_TEST_MARKER
();

1088 
	`mtCOVERAGE_TEST_MARKER
();

1093 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1095 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1099 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1101 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1105 
	`mtCOVERAGE_TEST_MARKER
();

1110 
	`mtCOVERAGE_TEST_MARKER
();

1115 
	`mtCOVERAGE_TEST_MARKER
();

1121 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1123 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1127 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1129 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1133 
	`mtCOVERAGE_TEST_MARKER
();

1138 
	`mtCOVERAGE_TEST_MARKER
();

1143 
	`mtCOVERAGE_TEST_MARKER
();

1152 ++Ğ
pxQueue
->
xTxLock
 );

1155 
xR‘uº
 = 
pdPASS
;

1159 
	`ŒaûQUEUE_SEND_FROM_ISR_FAILED
Ğ
pxQueue
 );

1160 
xR‘uº
 = 
”rQUEUE_FULL
;

1163 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1165  
xR‘uº
;

1166 
	}
}

1169 
Ba£Ty³_t
 
	$xQueueG’”icReûive
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
, cÚ¡ 
Ba£Ty³_t
 
xJu¡P“kšg
 )

1171 
Ba£Ty³_t
 
xEÁryTimeS‘
 = 
pdFALSE
;

1172 
TimeOut_t
 
xTimeOut
;

1173 
št8_t
 *
pcOrigš®R—dPos™iÚ
;

1174 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1176 
	`cÚfigASSERT
Ğ
pxQueue
 );

1177 
	`cÚfigASSERT
Ğ!ĞĞ
pvBufãr
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

1178 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

1180 
	`cÚfigASSERT
Ğ!ĞĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_SUSPENDED
 ) && ( 
xTicksToWa™
 != 0 ) ) );

1190 
	`skENTER_CRITICAL
();

1194 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1198 
pcOrigš®R—dPos™iÚ
 = 
pxQueue
->
u
.
pcR—dFrom
;

1200 
	`´vCİyD©aFromQueue
Ğ
pxQueue
, 
pvBufãr
 );

1202 ifĞ
xJu¡P“kšg
 =ğ
pdFALSE
 )

1204 
	`ŒaûQUEUE_RECEIVE
Ğ
pxQueue
 );

1207 --Ğ
pxQueue
->
uxMes§gesWa™šg
 );

1209 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1211 ifĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

1215 
pxQueue
->
pxMu‹xHŞd”
 = ( 
št8_t
 * ) 
	`xTaskG‘Cu¼’tTaskHªdË
();

1219 
	`mtCOVERAGE_TEST_MARKER
();

1224 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

1226 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdTRUE
 )

1228 
	`queueYIELD_IF_USING_PREEMPTION
();

1232 
	`mtCOVERAGE_TEST_MARKER
();

1237 
	`mtCOVERAGE_TEST_MARKER
();

1242 
	`ŒaûQUEUE_PEEK
Ğ
pxQueue
 );

1246 
pxQueue
->
u
.
pcR—dFrom
 = 
pcOrigš®R—dPos™iÚ
;

1250 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1254 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1257 
	`queueYIELD_IF_USING_PREEMPTION
();

1261 
	`mtCOVERAGE_TEST_MARKER
();

1266 
	`mtCOVERAGE_TEST_MARKER
();

1270 
	`skEXIT_CRITICAL
();

1271  
pdPASS
;

1275 ifĞ
xTicksToWa™
 =ğĞ
TickTy³_t
 ) 0 )

1279 
	`skEXIT_CRITICAL
();

1280 
	`ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 );

1281  
”rQUEUE_EMPTY
;

1283 ifĞ
xEÁryTimeS‘
 =ğ
pdFALSE
 )

1287 
	`vTaskS‘TimeOutS‹
Ğ&
xTimeOut
 );

1288 
xEÁryTimeS‘
 = 
pdTRUE
;

1293 
	`mtCOVERAGE_TEST_MARKER
();

1297 
	`skEXIT_CRITICAL
();

1302 
	`vTaskSu¥’dAÎ
();

1303 
	`´vLockQueue
Ğ
pxQueue
 );

1306 ifĞ
	`xTaskCheckFÜTimeOut
Ğ&
xTimeOut
, &
xTicksToWa™
 ) =ğ
pdFALSE
 )

1308 ifĞ
	`´vIsQueueEm±y
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

1310 
	`ŒaûBLOCKING_ON_QUEUE_RECEIVE
Ğ
pxQueue
 );

1312 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1314 ifĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

1316 
	`skENTER_CRITICAL
();

1318 
	`vTaskPriÜ™yInh”™
ĞĞ* ) 
pxQueue
->
pxMu‹xHŞd”
 );

1320 
	`skEXIT_CRITICAL
();

1324 
	`mtCOVERAGE_TEST_MARKER
();

1329 
	`vTaskPÏûOnEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ), 
xTicksToWa™
 );

1330 
	`´vUÆockQueue
Ğ
pxQueue
 );

1331 ifĞ
	`xTaskResumeAÎ
(è=ğ
pdFALSE
 )

1333 
	`pÜtYIELD_WITHIN_API
();

1337 
	`mtCOVERAGE_TEST_MARKER
();

1343 
	`´vUÆockQueue
Ğ
pxQueue
 );

1344 Ğè
	`xTaskResumeAÎ
();

1349 
	`´vUÆockQueue
Ğ
pxQueue
 );

1350 Ğè
	`xTaskResumeAÎ
();

1351 
	`ŒaûQUEUE_RECEIVE_FAILED
Ğ
pxQueue
 );

1352  
”rQUEUE_EMPTY
;

1355 
	}
}

1358 
Ba£Ty³_t
 
	$xQueueReûiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
, 
Ba£Ty³_t
 * cÚ¡ 
pxHigh”PriÜ™yTaskWok’
 )

1360 
Ba£Ty³_t
 
xR‘uº
;

1361 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1362 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1364 
	`cÚfigASSERT
Ğ
pxQueue
 );

1365 
	`cÚfigASSERT
Ğ!ĞĞ
pvBufãr
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

1381 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1383 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1386 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1388 
	`ŒaûQUEUE_RECEIVE_FROM_ISR
Ğ
pxQueue
 );

1390 
	`´vCİyD©aFromQueue
Ğ
pxQueue
, 
pvBufãr
 );

1391 --Ğ
pxQueue
->
uxMes§gesWa™šg
 );

1397 ifĞ
pxQueue
->
xRxLock
 =ğ
queueUNLOCKED
 )

1399 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

1401 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

1405 ifĞ
pxHigh”PriÜ™yTaskWok’
 !ğ
NULL
 )

1407 *
pxHigh”PriÜ™yTaskWok’
 = 
pdTRUE
;

1411 
	`mtCOVERAGE_TEST_MARKER
();

1416 
	`mtCOVERAGE_TEST_MARKER
();

1421 
	`mtCOVERAGE_TEST_MARKER
();

1428 ++Ğ
pxQueue
->
xRxLock
 );

1431 
xR‘uº
 = 
pdPASS
;

1435 
xR‘uº
 = 
pdFAIL
;

1436 
	`ŒaûQUEUE_RECEIVE_FROM_ISR_FAILED
Ğ
pxQueue
 );

1439 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1441  
xR‘uº
;

1442 
	}
}

1445 
Ba£Ty³_t
 
	$xQueueP“kFromISR
Ğ
QueueHªdË_t
 
xQueue
, * cÚ¡ 
pvBufãr
 )

1447 
Ba£Ty³_t
 
xR‘uº
;

1448 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1449 
št8_t
 *
pcOrigš®R—dPos™iÚ
;

1450 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1452 
	`cÚfigASSERT
Ğ
pxQueue
 );

1453 
	`cÚfigASSERT
Ğ!ĞĞ
pvBufãr
 =ğ
NULL
 ) && ( 
pxQueue
->
uxI‹mSize
 !ğĞ
UBa£Ty³_t
 ) 0U ) ) );

1469 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1471 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1474 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1476 
	`ŒaûQUEUE_PEEK_FROM_ISR
Ğ
pxQueue
 );

1480 
pcOrigš®R—dPos™iÚ
 = 
pxQueue
->
u
.
pcR—dFrom
;

1481 
	`´vCİyD©aFromQueue
Ğ
pxQueue
, 
pvBufãr
 );

1482 
pxQueue
->
u
.
pcR—dFrom
 = 
pcOrigš®R—dPos™iÚ
;

1484 
xR‘uº
 = 
pdPASS
;

1488 
xR‘uº
 = 
pdFAIL
;

1489 
	`ŒaûQUEUE_PEEK_FROM_ISR_FAILED
Ğ
pxQueue
 );

1492 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1494  
xR‘uº
;

1495 
	}
}

1498 
UBa£Ty³_t
 
	$uxQueueMes§gesWa™šg
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

1500 
UBa£Ty³_t
 
uxR‘uº
;

1502 
	`cÚfigASSERT
Ğ
xQueue
 );

1504 
	`skENTER_CRITICAL
();

1506 
uxR‘uº
 = ( ( 
Queue_t
 * ) 
xQueue
 )->
uxMes§gesWa™šg
;

1508 
	`skEXIT_CRITICAL
();

1510  
uxR‘uº
;

1511 
	}
}

1514 
UBa£Ty³_t
 
	$uxQueueS·ûsAvaabË
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

1516 
UBa£Ty³_t
 
uxR‘uº
;

1517 
Queue_t
 *
pxQueue
;

1519 
pxQueue
 = ( 
Queue_t
 * ) 
xQueue
;

1520 
	`cÚfigASSERT
Ğ
pxQueue
 );

1522 
	`skENTER_CRITICAL
();

1524 
uxR‘uº
 = 
pxQueue
->
uxL’gth
 -…xQueue->
uxMes§gesWa™šg
;

1526 
	`skEXIT_CRITICAL
();

1528  
uxR‘uº
;

1529 
	}
}

1532 
UBa£Ty³_t
 
	$uxQueueMes§gesWa™šgFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

1534 
UBa£Ty³_t
 
uxR‘uº
;

1536 
	`cÚfigASSERT
Ğ
xQueue
 );

1538 
uxR‘uº
 = ( ( 
Queue_t
 * ) 
xQueue
 )->
uxMes§gesWa™šg
;

1540  
uxR‘uº
;

1541 
	}
}

1544 
	$vQueueD–‘e
Ğ
QueueHªdË_t
 
xQueue
 )

1546 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1548 
	`cÚfigASSERT
Ğ
pxQueue
 );

1550 
	`ŒaûQUEUE_DELETE
Ğ
pxQueue
 );

1551 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

1553 
	`vQueueUÄegi¡”Queue
Ğ
pxQueue
 );

1556 ifĞ
pxQueue
->
pcH—d
 !ğ
NULL
 )

1558 
	`vPÜtF»e
Ğ
pxQueue
->
pcH—d
 );

1560 
	`vPÜtF»e
Ğ
pxQueue
 );

1561 
	}
}

1564 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1566 
UBa£Ty³_t
 
	$uxQueueG‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
 )

1568  ( ( 
Queue_t
 * ) 
xQueue
 )->
uxQueueNumb”
;

1569 
	}
}

1574 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1576 
	$vQueueS‘QueueNumb”
Ğ
QueueHªdË_t
 
xQueue
, 
UBa£Ty³_t
 
uxQueueNumb”
 )

1578 ĞĞ
Queue_t
 * ) 
xQueue
 )->
uxQueueNumb”
 = uxQueueNumber;

1579 
	}
}

1584 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1586 
ušt8_t
 
	$ucQueueG‘QueueTy³
Ğ
QueueHªdË_t
 
xQueue
 )

1588  ( ( 
Queue_t
 * ) 
xQueue
 )->
ucQueueTy³
;

1589 
	}
}

1594 
	$´vCİyD©aToQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
, cÚ¡ *
pvI‹mToQueue
, cÚ¡ 
Ba£Ty³_t
 
xPos™iÚ
 )

1596 ifĞ
pxQueue
->
uxI‹mSize
 =ğĞ
UBa£Ty³_t
 ) 0 )

1598 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1600 ifĞ
pxQueue
->
uxQueueTy³
 =ğ
queueQUEUE_IS_MUTEX
 )

1603 
	`vTaskPriÜ™yDisšh”™
ĞĞ* ) 
pxQueue
->
pxMu‹xHŞd”
 );

1604 
pxQueue
->
pxMu‹xHŞd”
 = 
NULL
;

1608 
	`mtCOVERAGE_TEST_MARKER
();

1613 ifĞ
xPos™iÚ
 =ğ
queueSEND_TO_BACK
 )

1615 Ğè
	`memıy
ĞĞ* ) 
pxQueue
->
pcWr™eTo
, 
pvI‹mToQueue
, ( 
size_t
 )…xQueue->
uxI‹mSize
 );

1616 
pxQueue
->
pcWr™eTo
 +ğpxQueue->
uxI‹mSize
;

1617 ifĞ
pxQueue
->
pcWr™eTo
 >ğpxQueue->
pcTa
 )

1619 
pxQueue
->
pcWr™eTo
 =…xQueue->
pcH—d
;

1623 
	`mtCOVERAGE_TEST_MARKER
();

1628 Ğè
	`memıy
ĞĞ* ) 
pxQueue
->
u
.
pcR—dFrom
, 
pvI‹mToQueue
, ( 
size_t
 )…xQueue->
uxI‹mSize
 );

1629 
pxQueue
->
u
.
pcR—dFrom
 -ğpxQueue->
uxI‹mSize
;

1630 ifĞ
pxQueue
->
u
.
pcR—dFrom
 <…xQueue->
pcH—d
 )

1632 
pxQueue
->
u
.
pcR—dFrom
 = (…xQueue->
pcTa
 -…xQueue->
uxI‹mSize
 );

1636 
	`mtCOVERAGE_TEST_MARKER
();

1639 ifĞ
xPos™iÚ
 =ğ
queueOVERWRITE
 )

1641 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1647 --Ğ
pxQueue
->
uxMes§gesWa™šg
 );

1651 
	`mtCOVERAGE_TEST_MARKER
();

1656 
	`mtCOVERAGE_TEST_MARKER
();

1660 ++Ğ
pxQueue
->
uxMes§gesWa™šg
 );

1661 
	}
}

1664 
	$´vCİyD©aFromQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
, * cÚ¡ 
pvBufãr
 )

1666 ifĞ
pxQueue
->
uxQueueTy³
 !ğ
queueQUEUE_IS_MUTEX
 )

1668 
pxQueue
->
u
.
pcR—dFrom
 +ğpxQueue->
uxI‹mSize
;

1669 ifĞ
pxQueue
->
u
.
pcR—dFrom
 >ğpxQueue->
pcTa
 )

1671 
pxQueue
->
u
.
pcR—dFrom
 =…xQueue->
pcH—d
;

1675 
	`mtCOVERAGE_TEST_MARKER
();

1677 Ğè
	`memıy
ĞĞ* ) 
pvBufãr
, ( * ) 
pxQueue
->
u
.
pcR—dFrom
, ( 
size_t
 )…xQueue->
uxI‹mSize
 );

1681 
	`mtCOVERAGE_TEST_MARKER
();

1683 
	}
}

1686 
	$´vUÆockQueue
Ğ
Queue_t
 * cÚ¡ 
pxQueue
 )

1694 
	`skENTER_CRITICAL
();

1697  
pxQueue
->
xTxLock
 > 
queueLOCKED_UNMODIFIED
 )

1701 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

1703 ifĞ
pxQueue
->
pxQueueS‘CÚš”
 !ğ
NULL
 )

1705 ifĞ
	`´vNÙifyQueueS‘CÚš”
Ğ
pxQueue
, 
queueSEND_TO_BACK
 ) =ğ
pdTRUE
 )

1710 
	`vTaskMis£dY›ld
();

1714 
	`mtCOVERAGE_TEST_MARKER
();

1721 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1723 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1727 
	`vTaskMis£dY›ld
();

1731 
	`mtCOVERAGE_TEST_MARKER
();

1744 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1746 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1750 
	`vTaskMis£dY›ld
();

1754 
	`mtCOVERAGE_TEST_MARKER
();

1764 --Ğ
pxQueue
->
xTxLock
 );

1767 
pxQueue
->
xTxLock
 = 
queueUNLOCKED
;

1769 
	`skEXIT_CRITICAL
();

1772 
	`skENTER_CRITICAL
();

1774  
pxQueue
->
xRxLock
 > 
queueLOCKED_UNMODIFIED
 )

1776 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

1778 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

1780 
	`vTaskMis£dY›ld
();

1784 
	`mtCOVERAGE_TEST_MARKER
();

1787 --Ğ
pxQueue
->
xRxLock
 );

1795 
pxQueue
->
xRxLock
 = 
queueUNLOCKED
;

1797 
	`skEXIT_CRITICAL
();

1798 
	}
}

1801 
Ba£Ty³_t
 
	$´vIsQueueEm±y
ĞcÚ¡ 
Queue_t
 *
pxQueue
 )

1803 
Ba£Ty³_t
 
xR‘uº
;

1805 
	`skENTER_CRITICAL
();

1807 ifĞ
pxQueue
->
uxMes§gesWa™šg
 =ğĞ
UBa£Ty³_t
 ) 0 )

1809 
xR‘uº
 = 
pdTRUE
;

1813 
xR‘uº
 = 
pdFALSE
;

1816 
	`skEXIT_CRITICAL
();

1818  
xR‘uº
;

1819 
	}
}

1822 
Ba£Ty³_t
 
	$xQueueIsQueueEm±yFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

1824 
Ba£Ty³_t
 
xR‘uº
;

1826 
	`cÚfigASSERT
Ğ
xQueue
 );

1827 ifĞĞĞ
Queue_t
 * ) 
xQueue
 )->
uxMes§gesWa™šg
 =ğĞ
UBa£Ty³_t
 ) 0 )

1829 
xR‘uº
 = 
pdTRUE
;

1833 
xR‘uº
 = 
pdFALSE
;

1836  
xR‘uº
;

1837 
	}
}

1840 
Ba£Ty³_t
 
	$´vIsQueueFuÎ
ĞcÚ¡ 
Queue_t
 *
pxQueue
 )

1842 
Ba£Ty³_t
 
xR‘uº
;

1844 
	`skENTER_CRITICAL
();

1846 ifĞ
pxQueue
->
uxMes§gesWa™šg
 =ğpxQueue->
uxL’gth
 )

1848 
xR‘uº
 = 
pdTRUE
;

1852 
xR‘uº
 = 
pdFALSE
;

1855 
	`skEXIT_CRITICAL
();

1857  
xR‘uº
;

1858 
	}
}

1861 
Ba£Ty³_t
 
	$xQueueIsQueueFuÎFromISR
ĞcÚ¡ 
QueueHªdË_t
 
xQueue
 )

1863 
Ba£Ty³_t
 
xR‘uº
;

1865 
	`cÚfigASSERT
Ğ
xQueue
 );

1866 ifĞĞĞ
Queue_t
 * ) 
xQueue
 )->
uxMes§gesWa™šg
 =ğĞĞQueue_ˆ* ) xQueu)->
uxL’gth
 )

1868 
xR‘uº
 = 
pdTRUE
;

1872 
xR‘uº
 = 
pdFALSE
;

1875  
xR‘uº
;

1876 
	}
}

1879 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

1881 
Ba£Ty³_t
 
	$xQueueCRS’d
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pvI‹mToQueue
, 
TickTy³_t
 
xTicksToWa™
 )

1883 
Ba£Ty³_t
 
xR‘uº
;

1884 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1889 
	`pÜtDISABLE_INTERRUPTS
();

1891 ifĞ
	`´vIsQueueFuÎ
Ğ
pxQueue
 ) !ğ
pdFALSE
 )

1895 ifĞ
xTicksToWa™
 > ( 
TickTy³_t
 ) 0 )

1899 
	`vCoRoutšeAddToD–ayedLi¡
Ğ
xTicksToWa™
, &Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) );

1900 
	`pÜtENABLE_INTERRUPTS
();

1901  
”rQUEUE_BLOCKED
;

1905 
	`pÜtENABLE_INTERRUPTS
();

1906  
”rQUEUE_FULL
;

1910 
	`pÜtENABLE_INTERRUPTS
();

1912 
	`pÜtDISABLE_INTERRUPTS
();

1914 ifĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 )

1917 
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
queueSEND_TO_BACK
 );

1918 
xR‘uº
 = 
pdPASS
;

1921 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

1927 ifĞ
	`xCoRoutšeRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

1931 
xR‘uº
 = 
”rQUEUE_YIELD
;

1935 
	`mtCOVERAGE_TEST_MARKER
();

1940 
	`mtCOVERAGE_TEST_MARKER
();

1945 
xR‘uº
 = 
”rQUEUE_FULL
;

1948 
	`pÜtENABLE_INTERRUPTS
();

1950  
xR‘uº
;

1951 
	}
}

1956 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

1958 
Ba£Ty³_t
 
	$xQueueCRReûive
Ğ
QueueHªdË_t
 
xQueue
, *
pvBufãr
, 
TickTy³_t
 
xTicksToWa™
 )

1960 
Ba£Ty³_t
 
xR‘uº
;

1961 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

1966 
	`pÜtDISABLE_INTERRUPTS
();

1968 ifĞ
pxQueue
->
uxMes§gesWa™šg
 =ğĞ
UBa£Ty³_t
 ) 0 )

1972 ifĞ
xTicksToWa™
 > ( 
TickTy³_t
 ) 0 )

1976 
	`vCoRoutšeAddToD–ayedLi¡
Ğ
xTicksToWa™
, &Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) );

1977 
	`pÜtENABLE_INTERRUPTS
();

1978  
”rQUEUE_BLOCKED
;

1982 
	`pÜtENABLE_INTERRUPTS
();

1983  
”rQUEUE_FULL
;

1988 
	`mtCOVERAGE_TEST_MARKER
();

1991 
	`pÜtENABLE_INTERRUPTS
();

1993 
	`pÜtDISABLE_INTERRUPTS
();

1995 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

1998 
pxQueue
->
u
.
pcR—dFrom
 +ğpxQueue->
uxI‹mSize
;

1999 ifĞ
pxQueue
->
u
.
pcR—dFrom
 >ğpxQueue->
pcTa
 )

2001 
pxQueue
->
u
.
pcR—dFrom
 =…xQueue->
pcH—d
;

2005 
	`mtCOVERAGE_TEST_MARKER
();

2007 --Ğ
pxQueue
->
uxMes§gesWa™šg
 );

2008 Ğè
	`memıy
ĞĞ* ) 
pvBufãr
, ( * ) 
pxQueue
->
u
.
pcR—dFrom
, ( èpxQueue->
uxI‹mSize
 );

2010 
xR‘uº
 = 
pdPASS
;

2013 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

2019 ifĞ
	`xCoRoutšeRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

2021 
xR‘uº
 = 
”rQUEUE_YIELD
;

2025 
	`mtCOVERAGE_TEST_MARKER
();

2030 
	`mtCOVERAGE_TEST_MARKER
();

2035 
xR‘uº
 = 
pdFAIL
;

2038 
	`pÜtENABLE_INTERRUPTS
();

2040  
xR‘uº
;

2041 
	}
}

2046 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

2048 
Ba£Ty³_t
 
	$xQueueCRS’dFromISR
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pvI‹mToQueue
, 
Ba£Ty³_t
 
xCoRoutšeP»viou¦yWok’
 )

2050 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

2054 ifĞ
pxQueue
->
uxMes§gesWa™šg
 <…xQueue->
uxL’gth
 )

2056 
	`´vCİyD©aToQueue
Ğ
pxQueue
, 
pvI‹mToQueue
, 
queueSEND_TO_BACK
 );

2060 ifĞ
xCoRoutšeP»viou¦yWok’
 =ğ
pdFALSE
 )

2062 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

2064 ifĞ
	`xCoRoutšeRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

2066  
pdTRUE
;

2070 
	`mtCOVERAGE_TEST_MARKER
();

2075 
	`mtCOVERAGE_TEST_MARKER
();

2080 
	`mtCOVERAGE_TEST_MARKER
();

2085 
	`mtCOVERAGE_TEST_MARKER
();

2088  
xCoRoutšeP»viou¦yWok’
;

2089 
	}
}

2094 #iàĞ
cÚfigUSE_CO_ROUTINES
 == 1 )

2096 
Ba£Ty³_t
 
	$xQueueCRReûiveFromISR
Ğ
QueueHªdË_t
 
xQueue
, *
pvBufãr
, 
Ba£Ty³_t
 *
pxCoRoutšeWok’
 )

2098 
Ba£Ty³_t
 
xR‘uº
;

2099 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

2103 ifĞ
pxQueue
->
uxMes§gesWa™šg
 > ( 
UBa£Ty³_t
 ) 0 )

2106 
pxQueue
->
u
.
pcR—dFrom
 +ğpxQueue->
uxI‹mSize
;

2107 ifĞ
pxQueue
->
u
.
pcR—dFrom
 >ğpxQueue->
pcTa
 )

2109 
pxQueue
->
u
.
pcR—dFrom
 =…xQueue->
pcH—d
;

2113 
	`mtCOVERAGE_TEST_MARKER
();

2115 --Ğ
pxQueue
->
uxMes§gesWa™šg
 );

2116 Ğè
	`memıy
ĞĞ* ) 
pvBufãr
, ( * ) 
pxQueue
->
u
.
pcR—dFrom
, ( èpxQueue->
uxI‹mSize
 );

2118 ifĞĞ*
pxCoRoutšeWok’
 ) =ğ
pdFALSE
 )

2120 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) =ğ
pdFALSE
 )

2122 ifĞ
	`xCoRoutšeRemoveFromEv’tLi¡
Ğ&Ğ
pxQueue
->
xTasksWa™šgToS’d
 ) ) !ğ
pdFALSE
 )

2124 *
pxCoRoutšeWok’
 = 
pdTRUE
;

2128 
	`mtCOVERAGE_TEST_MARKER
();

2133 
	`mtCOVERAGE_TEST_MARKER
();

2138 
	`mtCOVERAGE_TEST_MARKER
();

2141 
xR‘uº
 = 
pdPASS
;

2145 
xR‘uº
 = 
pdFAIL
;

2148  
xR‘uº
;

2149 
	}
}

2154 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

2156 
	$vQueueAddToRegi¡ry
Ğ
QueueHªdË_t
 
xQueue
, cÚ¡ *
pcQueueName
 )

2158 
UBa£Ty³_t
 
ux
;

2162  
ux
 = ( 
UBa£Ty³_t
 ) 0U; ux < ( UBa£Ty³_ˆè
cÚfigQUEUE_REGISTRY_SIZE
; ux++ )

2164 ifĞ
xQueueRegi¡ry
[ 
ux
 ].
pcQueueName
 =ğ
NULL
 )

2167 
xQueueRegi¡ry
[ 
ux
 ].
pcQueueName
 =…cQueueName;

2168 
xQueueRegi¡ry
[ 
ux
 ].
xHªdË
 = 
xQueue
;

2170 
	`ŒaûQUEUE_REGISTRY_ADD
Ğ
xQueue
, 
pcQueueName
 );

2175 
	`mtCOVERAGE_TEST_MARKER
();

2178 
	}
}

2183 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

2185 
	$vQueueUÄegi¡”Queue
Ğ
QueueHªdË_t
 
xQueue
 )

2187 
UBa£Ty³_t
 
ux
;

2191  
ux
 = ( 
UBa£Ty³_t
 ) 0U; ux < ( UBa£Ty³_ˆè
cÚfigQUEUE_REGISTRY_SIZE
; ux++ )

2193 ifĞ
xQueueRegi¡ry
[ 
ux
 ].
xHªdË
 =ğ
xQueue
 )

2196 
xQueueRegi¡ry
[ 
ux
 ].
pcQueueName
 = 
NULL
;

2201 
	`mtCOVERAGE_TEST_MARKER
();

2205 
	}
}

2210 #iàĞ
cÚfigUSE_TIMERS
 == 1 )

2212 
	$vQueueWa™FÜMes§geRe¡riùed
Ğ
QueueHªdË_t
 
xQueue
, 
TickTy³_t
 
xTicksToWa™
 )

2214 
Queue_t
 * cÚ¡ 
pxQueue
 = ( Queue_ˆ* ) 
xQueue
;

2230 
	`´vLockQueue
Ğ
pxQueue
 );

2231 ifĞ
pxQueue
->
uxMes§gesWa™šg
 =ğĞ
UBa£Ty³_t
 ) 0U )

2234 
	`vTaskPÏûOnEv’tLi¡Re¡riùed
Ğ&Ğ
pxQueue
->
xTasksWa™šgToReûive
 ), 
xTicksToWa™
 );

2238 
	`mtCOVERAGE_TEST_MARKER
();

2240 
	`´vUÆockQueue
Ğ
pxQueue
 );

2241 
	}
}

2246 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2248 
QueueS‘HªdË_t
 
	$xQueueC»©eS‘
ĞcÚ¡ 
UBa£Ty³_t
 
uxEv’tQueueL’gth
 )

2250 
QueueS‘HªdË_t
 
pxQueue
;

2252 
pxQueue
 = 
	`xQueueG’”icC»©e
Ğ
uxEv’tQueueL’gth
, Ğ
Queue_t
 * ), 
queueQUEUE_TYPE_SET
 );

2254  
pxQueue
;

2255 
	}
}

2260 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2262 
Ba£Ty³_t
 
	$xQueueAddToS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 )

2264 
Ba£Ty³_t
 
xR‘uº
;

2266 
	`skENTER_CRITICAL
();

2268 ifĞĞĞ
Queue_t
 * ) 
xQueueOrSem­hÜe
 )->
pxQueueS‘CÚš”
 !ğ
NULL
 )

2271 
xR‘uº
 = 
pdFAIL
;

2273 ifĞĞĞ
Queue_t
 * ) 
xQueueOrSem­hÜe
 )->
uxMes§gesWa™šg
 !ğĞ
UBa£Ty³_t
 ) 0 )

2277 
xR‘uº
 = 
pdFAIL
;

2281 ĞĞ
Queue_t
 * ) 
xQueueOrSem­hÜe
 )->
pxQueueS‘CÚš”
 = 
xQueueS‘
;

2282 
xR‘uº
 = 
pdPASS
;

2285 
	`skEXIT_CRITICAL
();

2287  
xR‘uº
;

2288 
	}
}

2293 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2295 
Ba£Ty³_t
 
	$xQueueRemoveFromS‘
Ğ
QueueS‘Memb”HªdË_t
 
xQueueOrSem­hÜe
, 
QueueS‘HªdË_t
 
xQueueS‘
 )

2297 
Ba£Ty³_t
 
xR‘uº
;

2298 
Queue_t
 * cÚ¡ 
pxQueueOrSem­hÜe
 = ( Queue_ˆ* ) 
xQueueOrSem­hÜe
;

2300 ifĞ
pxQueueOrSem­hÜe
->
pxQueueS‘CÚš”
 !ğ
xQueueS‘
 )

2303 
xR‘uº
 = 
pdFAIL
;

2305 ifĞ
pxQueueOrSem­hÜe
->
uxMes§gesWa™šg
 !ğĞ
UBa£Ty³_t
 ) 0 )

2310 
xR‘uº
 = 
pdFAIL
;

2314 
	`skENTER_CRITICAL
();

2317 
pxQueueOrSem­hÜe
->
pxQueueS‘CÚš”
 = 
NULL
;

2319 
	`skEXIT_CRITICAL
();

2320 
xR‘uº
 = 
pdPASS
;

2323  
xR‘uº
;

2324 
	}
}

2329 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2331 
QueueS‘Memb”HªdË_t
 
	$xQueueS–eùFromS‘
Ğ
QueueS‘HªdË_t
 
xQueueS‘
, 
TickTy³_t
 cÚ¡ 
xTicksToWa™
 )

2333 
QueueS‘Memb”HªdË_t
 
xR‘uº
 = 
NULL
;

2335 Ğè
	`xQueueG’”icReûive
ĞĞ
QueueHªdË_t
 ) 
xQueueS‘
, &
xR‘uº
, 
xTicksToWa™
, 
pdFALSE
 );

2336  
xR‘uº
;

2337 
	}
}

2342 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2344 
QueueS‘Memb”HªdË_t
 
	$xQueueS–eùFromS‘FromISR
Ğ
QueueS‘HªdË_t
 
xQueueS‘
 )

2346 
QueueS‘Memb”HªdË_t
 
xR‘uº
 = 
NULL
;

2348 Ğè
	`xQueueReûiveFromISR
ĞĞ
QueueHªdË_t
 ) 
xQueueS‘
, &
xR‘uº
, 
NULL
 );

2349  
xR‘uº
;

2350 
	}
}

2355 #iàĞ
cÚfigUSE_QUEUE_SETS
 == 1 )

2357 
Ba£Ty³_t
 
	$´vNÙifyQueueS‘CÚš”
ĞcÚ¡ 
Queue_t
 * cÚ¡ 
pxQueue
, cÚ¡ 
Ba£Ty³_t
 
xCİyPos™iÚ
 )

2359 
Queue_t
 *
pxQueueS‘CÚš”
 = 
pxQueue
->pxQueueSetContainer;

2360 
Ba£Ty³_t
 
xR‘uº
 = 
pdFALSE
;

2364 
	`cÚfigASSERT
Ğ
pxQueueS‘CÚš”
 );

2365 
	`cÚfigASSERT
Ğ
pxQueueS‘CÚš”
->
uxMes§gesWa™šg
 <…xQueueS‘CÚš”->
uxL’gth
 );

2367 ifĞ
pxQueueS‘CÚš”
->
uxMes§gesWa™šg
 <…xQueueS‘CÚš”->
uxL’gth
 )

2369 
	`ŒaûQUEUE_SEND
Ğ
pxQueueS‘CÚš”
 );

2371 
	`´vCİyD©aToQueue
Ğ
pxQueueS‘CÚš”
, &
pxQueue
, 
xCİyPos™iÚ
 );

2372 ifĞ
	`li¡LIST_IS_EMPTY
Ğ&Ğ
pxQueueS‘CÚš”
->
xTasksWa™šgToReûive
 ) ) =ğ
pdFALSE
 )

2374 ifĞ
	`xTaskRemoveFromEv’tLi¡
Ğ&Ğ
pxQueueS‘CÚš”
->
xTasksWa™šgToReûive
 ) ) !ğ
pdFALSE
 )

2377 
xR‘uº
 = 
pdTRUE
;

2381 
	`mtCOVERAGE_TEST_MARKER
();

2386 
	`mtCOVERAGE_TEST_MARKER
();

2391 
	`mtCOVERAGE_TEST_MARKER
();

2394  
xR‘uº
;

2395 
	}
}

	@tasks.c

67 
	~<¡dlib.h
>

68 
	~<¡ršg.h
>

73 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

76 
	~"F»eRTOS.h
"

77 
	~"sk.h
"

78 
	~"tim”s.h
"

79 
	~"SckMaüos.h
"

85 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


87 #iàĞ
cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 == 1 )

92 
	~<¡dio.h
>

96 #ià
cÚfigUSE_TICKLESS_IDLE
 != 0

97 #ià
INCLUDE_vTaskSu¥’d
 != 1

98 #”rÜ 
INCLUDE_vTaskSu¥’d
 
mu¡
 
be
 
£t
 
to
 1 
cÚfigUSE_TICKLESS_IDLE
 
is
 
nÙ
 seto 0

105 
	#tskIDLE_STACK_SIZE
 
cÚfigMINIMAL_STACK_SIZE


	)

107 #ifĞ
cÚfigUSE_PREEMPTION
 == 0 )

110 
	#skYIELD_IF_USING_PREEMPTION
()

	)

112 
	#skYIELD_IF_USING_PREEMPTION
(è
	`pÜtYIELD_WITHIN_API
()

	)

120 
	stskTaskCÚŒŞBlock


122 vŞ©
SckTy³_t
 *
	mpxTİOfSck
;

124 #iàĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

125 
xMPU_SETTINGS
 
	mxMPUS‘tšgs
;

128 
Li¡I‹m_t
 
	mxG’”icLi¡I‹m
;

129 
Li¡I‹m_t
 
	mxEv’tLi¡I‹m
;

130 
UBa£Ty³_t
 
	muxPriÜ™y
;

131 
SckTy³_t
 *
	mpxSck
;

132 
	mpcTaskName
[ 
cÚfigMAX_TASK_NAME_LEN
 ];

134 #iàĞ
pÜtSTACK_GROWTH
 > 0 )

135 
SckTy³_t
 *
	mpxEndOfSck
;

138 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

139 
UBa£Ty³_t
 
	muxCr™iÿlNe¡šg
;

142 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

143 
UBa£Ty³_t
 
	muxTCBNumb”
;

144 
UBa£Ty³_t
 
	muxTaskNumb”
;

147 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

148 
UBa£Ty³_t
 
	muxBa£PriÜ™y
;

151 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

152 
TaskHookFunùiÚ_t
 
	mpxTaskTag
;

155 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

156 
ušt32_t
 
	mulRunTimeCouÁ”
;

159 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

167 
_»’t
 
	mxNewLib_»’t
;

170 } 
	ttskTCB
;

174 
tskTCB
 
	tTCB_t
;

180 #ifdeà
pÜtREMOVE_STATIC_QUALIFIER


181 

	)

187 
PRIVILEGED_DATA
 
TCB_t
 * vŞ©
	gpxCu¼’tTCB
 = 
NULL
;

190 
PRIVILEGED_DATA
 
Li¡_t
 
	gpxR—dyTasksLi¡s
[ 
cÚfigMAX_PRIORITIES
 ];

191 
PRIVILEGED_DATA
 
Li¡_t
 
	gxD–ayedTaskLi¡1
;

192 
PRIVILEGED_DATA
 
Li¡_t
 
	gxD–ayedTaskLi¡2
;

193 
PRIVILEGED_DATA
 
Li¡_t
 * vŞ©
	gpxD–ayedTaskLi¡
;

194 
PRIVILEGED_DATA
 
Li¡_t
 * vŞ©
	gpxOv”æowD–ayedTaskLi¡
;

195 
PRIVILEGED_DATA
 
Li¡_t
 
	gxP’dšgR—dyLi¡
;

197 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

199 
PRIVILEGED_DATA
 
Li¡_t
 
	gxTasksWa™šgT”mš©iÚ
;

200 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxTasksD–‘ed
 = ( UBaseType_t ) 0U;

204 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

206 
PRIVILEGED_DATA
 
Li¡_t
 
	gxSu¥’dedTaskLi¡
;

210 #iàĞ
INCLUDE_xTaskG‘IdËTaskHªdË
 == 1 )

212 
PRIVILEGED_DATA
 
TaskHªdË_t
 
	gxIdËTaskHªdË
 = 
NULL
;

217 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxCu¼’tNumb”OfTasks
 = ( UBaseType_t ) 0U;

218 
PRIVILEGED_DATA
 vŞ©
TickTy³_t
 
	gxTickCouÁ
 = ( TickType_t ) 0U;

219 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxTİR—dyPriÜ™y
 = 
tskIDLE_PRIORITY
;

220 
PRIVILEGED_DATA
 vŞ©
Ba£Ty³_t
 
	gxScheduËrRuÂšg
 = 
pdFALSE
;

221 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxP’dedTicks
 = ( UBaseType_t ) 0U;

222 
PRIVILEGED_DATA
 vŞ©
Ba£Ty³_t
 
	gxY›ldP’dšg
 = 
pdFALSE
;

223 
PRIVILEGED_DATA
 vŞ©
Ba£Ty³_t
 
	gxNumOfOv”æows
 = ( BaseType_t ) 0;

224 
PRIVILEGED_DATA
 
UBa£Ty³_t
 
	guxTaskNumb”
 = ( UBaseType_t ) 0U;

225 
PRIVILEGED_DATA
 vŞ©
TickTy³_t
 
	gxNextTaskUnblockTime
 = 
pÜtMAX_DELAY
;

235 
PRIVILEGED_DATA
 vŞ©
UBa£Ty³_t
 
	guxScheduËrSu¥’ded
 = ( UBa£Ty³_ˆè
pdFALSE
;

237 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

239 
PRIVILEGED_DATA
 
ušt32_t
 
	gulTaskSw™chedInTime
 = 0UL;

240 
PRIVILEGED_DATA
 
ušt32_t
 
	gulTÙ®RunTime
 = 0UL;

252 
	#tskSTACK_FILL_BYTE
 ( 0xa5U )

	)

257 
	#tskBLOCKED_CHAR
 ( 'B' )

	)

258 
	#tskREADY_CHAR
 ( 'R' )

	)

259 
	#tskDELETED_CHAR
 ( 'D' )

	)

260 
	#tskSUSPENDED_CHAR
 ( 'S' )

	)

264 #iàĞ
cÚfigUSE_PORT_OPTIMISED_TASK_SELECTION
 == 0 )

272 
	#skRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
 ) \

	)

274 ifĞĞ
	guxPriÜ™y
 ) > 
	guxTİR—dyPriÜ™y
 ) \

276 
	guxTİR—dyPriÜ™y
 = ( 
uxPriÜ™y
 ); \

282 
	#skSELECT_HIGHEST_PRIORITY_TASK
(è\

	)

285  
li¡LIST_IS_EMPTY
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxTİR—dyPriÜ™y
 ] ) ) ) \

287 
cÚfigASSERT
Ğ
uxTİR—dyPriÜ™y
 ); \

288 --
	guxTİR—dyPriÜ™y
; \

293 
li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxCu¼’tTCB
, &Ğ
pxR—dyTasksLi¡s
[ 
uxTİR—dyPriÜ™y
 ] ) ); \

301 
	#skRESET_READY_PRIORITY
Ğ
uxPriÜ™y
 )

	)

302 
	#pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™y
, 
uxTİR—dyPriÜ™y
 )

	)

311 
	#skRECORD_READY_PRIORITY
Ğ
uxPriÜ™y
 ) 
	`pÜtRECORD_READY_PRIORITY
ĞuxPriÜ™y, 
uxTİR—dyPriÜ™y
 )

	)

315 
	#skSELECT_HIGHEST_PRIORITY_TASK
(è\

	)

317 
UBa£Ty³_t
 
	guxTİPriÜ™y
; \

320 
pÜtGET_HIGHEST_PRIORITY
Ğ
uxTİPriÜ™y
, 
uxTİR—dyPriÜ™y
 ); \

321 
cÚfigASSERT
Ğ
li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxTİPriÜ™y
 ] ) ) > 0 ); \

322 
li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxCu¼’tTCB
, &Ğ
pxR—dyTasksLi¡s
[ 
uxTİPriÜ™y
 ] ) ); \

330 
	#skRESET_READY_PRIORITY
Ğ
uxPriÜ™y
 ) \

	)

332 ifĞ
li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ ( 
uxPriÜ™y
 ) ] ) ) == 0 ) \

334 
pÜtRESET_READY_PRIORITY
ĞĞ
uxPriÜ™y
 ), ( 
uxTİR—dyPriÜ™y
 ) ); \

344 
	#skSWITCH_DELAYED_LISTS
(è\

	)

346 
Li¡_t
 *
	gpxTemp
; \

349 
cÚfigASSERT
ĞĞ
li¡LIST_IS_EMPTY
Ğ
pxD–ayedTaskLi¡
 ) ) ); \

351 
	gpxTemp
 = 
pxD–ayedTaskLi¡
; \

352 
	gpxD–ayedTaskLi¡
 = 
pxOv”æowD–ayedTaskLi¡
; \

353 
	gpxOv”æowD–ayedTaskLi¡
 = 
pxTemp
; \

354 
	gxNumOfOv”æows
++; \

355 
´vRe£tNextTaskUnblockTime
(); \

364 
	#´vAddTaskToR—dyLi¡
Ğ
pxTCB
 ) \

	)

365 
ŒaûMOVED_TASK_TO_READY_STATE
Ğ
pxTCB
 ) \

366 
skRECORD_READY_PRIORITY
ĞĞ
pxTCB
 )->
uxPriÜ™y
 ); \

367 
vLi¡In£¹End
Ğ&Ğ
pxR—dyTasksLi¡s
[ ( 
pxTCB
 )->
uxPriÜ™y
 ] ), &ĞĞpxTCB )->
xG’”icLi¡I‹m
 ) )

376 
	#´vG‘TCBFromHªdË
Ğ
pxHªdË
 ) ( ( (…xHªdË ) =ğ
NULL
 ) ? ( 
TCB_t
 * ) 
pxCu¼’tTCB
 : ( TCB_ˆ* ) (…xHªdË ) )

	)

386 #ià
cÚfigUSE_16_BIT_TICKS
 == 1

387 
	#skEVENT_LIST_ITEM_VALUE_IN_USE
 0x8000U

	)

389 
	#skEVENT_LIST_ITEM_VALUE_IN_USE
 0x80000000UL

	)

393 #ià
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 0

394 
vAµliÿtiÚSckOv”æowHook
Ğ
TaskHªdË_t
 
xTask
, *
pcTaskName
 );

397 #ià
cÚfigUSE_TICK_HOOK
 > 0

398 
vAµliÿtiÚTickHook
( );

407 
	$´vIn™Ÿli£TCBV¬ŸbËs
Ğ
TCB_t
 * cÚ¡ 
pxTCB
, cÚ¡ * cÚ¡ 
pcName
, 
UBa£Ty³_t
 
uxPriÜ™y
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
, cÚ¡ 
ušt16_t
 
usSckD•th
 ) 
PRIVILEGED_FUNCTION
;

414 
Ba£Ty³_t
 
	$´vTaskIsTaskSu¥’ded
ĞcÚ¡ 
TaskHªdË_t
 
xTask
 ) 
PRIVILEGED_FUNCTION
;

420 
	$´vIn™Ÿli£TaskLi¡s
Ğè
PRIVILEGED_FUNCTION
;

433 
	`pÜtTASK_FUNCTION_PROTO
Ğ
´vIdËTask
, 
pvP¬am‘”s
 );

442 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

444 
	$´vD–‘eTCB
Ğ
TCB_t
 *
pxTCB
 ) 
PRIVILEGED_FUNCTION
;

453 
	$´vCheckTasksWa™šgT”mš©iÚ
Ğè
PRIVILEGED_FUNCTION
;

459 
	$´vAddCu¼’tTaskToD–ayedLi¡
ĞcÚ¡ 
TickTy³_t
 
xTimeToWake
 ) 
PRIVILEGED_FUNCTION
;

465 
TCB_t
 *
	$´vAÎoÿ‹TCBAndSck
ĞcÚ¡ 
ušt16_t
 
usSckD•th
, 
SckTy³_t
 * cÚ¡ 
puxSckBufãr
 ) 
PRIVILEGED_FUNCTION
;

475 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

477 
UBa£Ty³_t
 
	$´vLi¡TaskW™hšSšgËLi¡
Ğ
TaskStus_t
 *
pxTaskStusA¼ay
, 
Li¡_t
 *
pxLi¡
, 
eTaskS‹
 
eS‹
 ) 
PRIVILEGED_FUNCTION
;

486 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) || ( 
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 ) )

488 
ušt16_t
 
	$´vTaskCheckF»eSckS·û
ĞcÚ¡ 
ušt8_t
 * 
pucSckBy‹
 ) 
PRIVILEGED_FUNCTION
;

501 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

503 
TickTy³_t
 
	$´vG‘Ex³ùedIdËTime
Ğè
PRIVILEGED_FUNCTION
;

511 
	`´vRe£tNextTaskUnblockTime
( );

515 
Ba£Ty³_t
 
	$xTaskG’”icC»©e
Ğ
TaskFunùiÚ_t
 
pxTaskCode
, cÚ¡ * cÚ¡ 
pcName
, cÚ¡ 
ušt16_t
 
usSckD•th
, * cÚ¡ 
pvP¬am‘”s
, 
UBa£Ty³_t
 
uxPriÜ™y
, 
TaskHªdË_t
 * cÚ¡ 
pxC»©edTask
, 
SckTy³_t
 * cÚ¡ 
puxSckBufãr
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 )

517 
Ba£Ty³_t
 
xR‘uº
;

518 
TCB_t
 * 
pxNewTCB
;

520 
	`cÚfigASSERT
Ğ
pxTaskCode
 );

521 
	`cÚfigASSERT
ĞĞĞ
uxPriÜ™y
 & ( ~
pÜtPRIVILEGE_BIT
 ) ) < 
cÚfigMAX_PRIORITIES
 ) );

525 
pxNewTCB
 = 
	`´vAÎoÿ‹TCBAndSck
Ğ
usSckD•th
, 
puxSckBufãr
 );

527 ifĞ
pxNewTCB
 !ğ
NULL
 )

529 
SckTy³_t
 *
pxTİOfSck
;

531 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

533 
Ba£Ty³_t
 
xRunPriveged
;

534 ifĞĞ
uxPriÜ™y
 & 
pÜtPRIVILEGE_BIT
 ) != 0U )

536 
xRunPriveged
 = 
pdTRUE
;

540 
xRunPriveged
 = 
pdFALSE
;

542 
uxPriÜ™y
 &ğ~
pÜtPRIVILEGE_BIT
;

549 #ifĞ
pÜtSTACK_GROWTH
 < 0 )

551 
pxTİOfSck
 = 
pxNewTCB
->
pxSck
 + ( 
usSckD•th
 - ( 
ušt16_t
 ) 1 );

552 
pxTİOfSck
 = ( 
SckTy³_t
 * ) ( ( ( 
pÜtPOINTER_SIZE_TYPE
 )…xTİOfSck ) & ( (…ÜtPOINTER_SIZE_TYPE ) ~
pÜtBYTE_ALIGNMENT_MASK
 ) );

555 
	`cÚfigASSERT
ĞĞĞĞ
ušt32_t
 ) 
pxTİOfSck
 & ( ušt32_ˆè
pÜtBYTE_ALIGNMENT_MASK
 ) == 0UL ) );

559 
pxTİOfSck
 = 
pxNewTCB
->
pxSck
;

562 
	`cÚfigASSERT
ĞĞĞĞ
ušt32_t
 ) 
pxNewTCB
->
pxSck
 & ( ušt32_ˆè
pÜtBYTE_ALIGNMENT_MASK
 ) == 0UL ) );

567 
pxNewTCB
->
pxEndOfSck
 =…xNewTCB->
pxSck
 + ( 
usSckD•th
 - 1 );

572 
	`´vIn™Ÿli£TCBV¬ŸbËs
Ğ
pxNewTCB
, 
pcName
, 
uxPriÜ™y
, 
xRegiÚs
, 
usSckD•th
 );

578 #ifĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

580 
pxNewTCB
->
pxTİOfSck
 = 
	`pxPÜtIn™Ÿli£Sck
ĞpxTİOfSck, 
pxTaskCode
, 
pvP¬am‘”s
, 
xRunPriveged
 );

584 
pxNewTCB
->
pxTİOfSck
 = 
	`pxPÜtIn™Ÿli£Sck
ĞpxTİOfSck, 
pxTaskCode
, 
pvP¬am‘”s
 );

588 ifĞĞ* ) 
pxC»©edTask
 !ğ
NULL
 )

593 *
pxC»©edTask
 = ( 
TaskHªdË_t
 ) 
pxNewTCB
;

597 
	`mtCOVERAGE_TEST_MARKER
();

602 
	`skENTER_CRITICAL
();

604 
uxCu¼’tNumb”OfTasks
++;

605 ifĞ
pxCu¼’tTCB
 =ğ
NULL
 )

609 
pxCu¼’tTCB
 = 
pxNewTCB
;

611 ifĞ
uxCu¼’tNumb”OfTasks
 =ğĞ
UBa£Ty³_t
 ) 1 )

616 
	`´vIn™Ÿli£TaskLi¡s
();

620 
	`mtCOVERAGE_TEST_MARKER
();

628 ifĞ
xScheduËrRuÂšg
 =ğ
pdFALSE
 )

630 ifĞ
pxCu¼’tTCB
->
uxPriÜ™y
 <= uxPriority )

632 
pxCu¼’tTCB
 = 
pxNewTCB
;

636 
	`mtCOVERAGE_TEST_MARKER
();

641 
	`mtCOVERAGE_TEST_MARKER
();

645 
uxTaskNumb”
++;

647 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

650 
pxNewTCB
->
uxTCBNumb”
 = 
uxTaskNumb”
;

653 
	`ŒaûTASK_CREATE
Ğ
pxNewTCB
 );

655 
	`´vAddTaskToR—dyLi¡
Ğ
pxNewTCB
 );

657 
xR‘uº
 = 
pdPASS
;

658 
	`pÜtSETUP_TCB
Ğ
pxNewTCB
 );

660 
	`skEXIT_CRITICAL
();

664 
xR‘uº
 = 
”rCOULD_NOT_ALLOCATE_REQUIRED_MEMORY
;

665 
	`ŒaûTASK_CREATE_FAILED
();

668 ifĞ
xR‘uº
 =ğ
pdPASS
 )

670 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

674 ifĞ
pxCu¼’tTCB
->
uxPriÜ™y
 < uxPriority )

676 
	`skYIELD_IF_USING_PREEMPTION
();

680 
	`mtCOVERAGE_TEST_MARKER
();

685 
	`mtCOVERAGE_TEST_MARKER
();

689  
xR‘uº
;

690 
	}
}

693 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

695 
	$vTaskD–‘e
Ğ
TaskHªdË_t
 
xTaskToD–‘e
 )

697 
TCB_t
 *
pxTCB
;

699 
	`skENTER_CRITICAL
();

703 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToD–‘e
 );

709 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

711 
	`skRESET_READY_PRIORITY
Ğ
pxTCB
->
uxPriÜ™y
 );

715 
	`mtCOVERAGE_TEST_MARKER
();

719 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

721 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

725 
	`mtCOVERAGE_TEST_MARKER
();

728 
	`vLi¡In£¹End
Ğ&
xTasksWa™šgT”mš©iÚ
, &Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

733 ++
uxTasksD–‘ed
;

737 
uxTaskNumb”
++;

739 
	`ŒaûTASK_DELETE
Ğ
pxTCB
 );

741 
	`skEXIT_CRITICAL
();

745 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

747 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

749 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 == 0 );

756 
	`pÜtPRE_TASK_DELETE_HOOK
Ğ
pxTCB
, &
xY›ldP’dšg
 );

757 
	`pÜtYIELD_WITHIN_API
();

763 
	`´vRe£tNextTaskUnblockTime
();

766 
	}
}

771 #iàĞ
INCLUDE_vTaskD–ayUÁ
 == 1 )

773 
	$vTaskD–ayUÁ
Ğ
TickTy³_t
 * cÚ¡ 
pxP»viousWakeTime
, cÚ¡ TickTy³_ˆ
xTimeInüem’t
 )

775 
TickTy³_t
 
xTimeToWake
;

776 
Ba£Ty³_t
 
xAÌ—dyY›lded
, 
xShouldD–ay
 = 
pdFALSE
;

778 
	`cÚfigASSERT
Ğ
pxP»viousWakeTime
 );

779 
	`cÚfigASSERT
ĞĞ
xTimeInüem’t
 > 0U ) );

780 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 == 0 );

782 
	`vTaskSu¥’dAÎ
();

786 cÚ¡ 
TickTy³_t
 
xCÚ¡TickCouÁ
 = 
xTickCouÁ
;

789 
xTimeToWake
 = *
pxP»viousWakeTime
 + 
xTimeInüem’t
;

791 ifĞ
xCÚ¡TickCouÁ
 < *
pxP»viousWakeTime
 )

798 ifĞĞ
xTimeToWake
 < *
pxP»viousWakeTime
 ) && ( xTimeToWak> 
xCÚ¡TickCouÁ
 ) )

800 
xShouldD–ay
 = 
pdTRUE
;

804 
	`mtCOVERAGE_TEST_MARKER
();

812 ifĞĞ
xTimeToWake
 < *
pxP»viousWakeTime
 ) || ( xTimeToWak> 
xCÚ¡TickCouÁ
 ) )

814 
xShouldD–ay
 = 
pdTRUE
;

818 
	`mtCOVERAGE_TEST_MARKER
();

823 *
pxP»viousWakeTime
 = 
xTimeToWake
;

825 ifĞ
xShouldD–ay
 !ğ
pdFALSE
 )

827 
	`ŒaûTASK_DELAY_UNTIL
();

831 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

836 
	`pÜtRESET_READY_PRIORITY
Ğ
pxCu¼’tTCB
->
uxPriÜ™y
, 
uxTİR—dyPriÜ™y
 );

840 
	`mtCOVERAGE_TEST_MARKER
();

843 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTimeToWake
 );

847 
	`mtCOVERAGE_TEST_MARKER
();

850 
xAÌ—dyY›lded
 = 
	`xTaskResumeAÎ
();

854 ifĞ
xAÌ—dyY›lded
 =ğ
pdFALSE
 )

856 
	`pÜtYIELD_WITHIN_API
();

860 
	`mtCOVERAGE_TEST_MARKER
();

862 
	}
}

867 #iàĞ
INCLUDE_vTaskD–ay
 == 1 )

869 
	$vTaskD–ay
ĞcÚ¡ 
TickTy³_t
 
xTicksToD–ay
 )

871 
TickTy³_t
 
xTimeToWake
;

872 
Ba£Ty³_t
 
xAÌ—dyY›lded
 = 
pdFALSE
;

876 ifĞ
xTicksToD–ay
 > ( 
TickTy³_t
 ) 0U )

878 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 == 0 );

879 
	`vTaskSu¥’dAÎ
();

881 
	`ŒaûTASK_DELAY
();

893 
xTimeToWake
 = 
xTickCouÁ
 + 
xTicksToD–ay
;

898 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

903 
	`pÜtRESET_READY_PRIORITY
Ğ
pxCu¼’tTCB
->
uxPriÜ™y
, 
uxTİR—dyPriÜ™y
 );

907 
	`mtCOVERAGE_TEST_MARKER
();

909 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTimeToWake
 );

911 
xAÌ—dyY›lded
 = 
	`xTaskResumeAÎ
();

915 
	`mtCOVERAGE_TEST_MARKER
();

920 ifĞ
xAÌ—dyY›lded
 =ğ
pdFALSE
 )

922 
	`pÜtYIELD_WITHIN_API
();

926 
	`mtCOVERAGE_TEST_MARKER
();

928 
	}
}

933 #iàĞ
INCLUDE_eTaskG‘S‹
 == 1 )

935 
eTaskS‹
 
	$eTaskG‘S‹
Ğ
TaskHªdË_t
 
xTask
 )

937 
eTaskS‹
 
eR‘uº
;

938 
Li¡_t
 *
pxS‹Li¡
;

939 cÚ¡ 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
xTask
;

941 
	`cÚfigASSERT
Ğ
pxTCB
 );

943 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

946 
eR‘uº
 = 
eRuÂšg
;

950 
	`skENTER_CRITICAL
();

952 
pxS‹Li¡
 = ( 
Li¡_t
 * ) 
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

954 
	`skEXIT_CRITICAL
();

956 ifĞĞ
pxS‹Li¡
 =ğ
pxD–ayedTaskLi¡
 ) || (…xS‹Li¡ =ğ
pxOv”æowD–ayedTaskLi¡
 ) )

960 
eR‘uº
 = 
eBlocked
;

963 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

964 ifĞ
pxS‹Li¡
 =ğ&
xSu¥’dedTaskLi¡
 )

969 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) =ğ
NULL
 )

971 
eR‘uº
 = 
eSu¥’ded
;

975 
eR‘uº
 = 
eBlocked
;

980 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

981 ifĞ
pxS‹Li¡
 =ğ&
xTasksWa™šgT”mš©iÚ
 )

985 
eR‘uº
 = 
eD–‘ed
;

993 
eR‘uº
 = 
eR—dy
;

997  
eR‘uº
;

998 
	}
}

1003 #iàĞ
INCLUDE_uxTaskPriÜ™yG‘
 == 1 )

1005 
UBa£Ty³_t
 
	$uxTaskPriÜ™yG‘
Ğ
TaskHªdË_t
 
xTask
 )

1007 
TCB_t
 *
pxTCB
;

1008 
UBa£Ty³_t
 
uxR‘uº
;

1010 
	`skENTER_CRITICAL
();

1014 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

1015 
uxR‘uº
 = 
pxTCB
->
uxPriÜ™y
;

1017 
	`skEXIT_CRITICAL
();

1019  
uxR‘uº
;

1020 
	}
}

1025 #iàĞ
INCLUDE_vTaskPriÜ™yS‘
 == 1 )

1027 
	$vTaskPriÜ™yS‘
Ğ
TaskHªdË_t
 
xTask
, 
UBa£Ty³_t
 
uxNewPriÜ™y
 )

1029 
TCB_t
 *
pxTCB
;

1030 
UBa£Ty³_t
 
uxCu¼’tBa£PriÜ™y
, 
uxPriÜ™yU£dOnEÁry
;

1031 
Ba£Ty³_t
 
xY›ldRequœed
 = 
pdFALSE
;

1033 
	`cÚfigASSERT
ĞĞ
uxNewPriÜ™y
 < 
cÚfigMAX_PRIORITIES
 ) );

1036 ifĞ
uxNewPriÜ™y
 >ğĞ
UBa£Ty³_t
 ) 
cÚfigMAX_PRIORITIES
 )

1038 
uxNewPriÜ™y
 = ( 
UBa£Ty³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( UBaseType_t ) 1U;

1042 
	`mtCOVERAGE_TEST_MARKER
();

1045 
	`skENTER_CRITICAL
();

1049 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

1051 
	`ŒaûTASK_PRIORITY_SET
Ğ
pxTCB
, 
uxNewPriÜ™y
 );

1053 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1055 
uxCu¼’tBa£PriÜ™y
 = 
pxTCB
->
uxBa£PriÜ™y
;

1059 
uxCu¼’tBa£PriÜ™y
 = 
pxTCB
->
uxPriÜ™y
;

1063 ifĞ
uxCu¼’tBa£PriÜ™y
 !ğ
uxNewPriÜ™y
 )

1067 ifĞ
uxNewPriÜ™y
 > 
uxCu¼’tBa£PriÜ™y
 )

1069 ifĞ
pxTCB
 !ğ
pxCu¼’tTCB
 )

1074 ifĞ
uxNewPriÜ™y
 >ğ
pxCu¼’tTCB
->
uxPriÜ™y
 )

1076 
xY›ldRequœed
 = 
pdTRUE
;

1080 
	`mtCOVERAGE_TEST_MARKER
();

1090 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

1095 
xY›ldRequœed
 = 
pdTRUE
;

1107 
uxPriÜ™yU£dOnEÁry
 = 
pxTCB
->
uxPriÜ™y
;

1109 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

1113 ifĞ
pxTCB
->
uxBa£PriÜ™y
 =ğpxTCB->
uxPriÜ™y
 )

1115 
pxTCB
->
uxPriÜ™y
 = 
uxNewPriÜ™y
;

1119 
	`mtCOVERAGE_TEST_MARKER
();

1123 
pxTCB
->
uxBa£PriÜ™y
 = 
uxNewPriÜ™y
;

1127 
pxTCB
->
uxPriÜ™y
 = 
uxNewPriÜ™y
;

1133 ifĞĞ
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

1135 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ), ( ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆè
uxNewPriÜ™y
 ) );

1139 
	`mtCOVERAGE_TEST_MARKER
();

1146 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxPriÜ™yU£dOnEÁry
 ] ), &Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) ) !ğ
pdFALSE
 )

1151 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

1156 
	`pÜtRESET_READY_PRIORITY
Ğ
uxPriÜ™yU£dOnEÁry
, 
uxTİR—dyPriÜ™y
 );

1160 
	`mtCOVERAGE_TEST_MARKER
();

1162 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

1166 
	`mtCOVERAGE_TEST_MARKER
();

1169 ifĞ
xY›ldRequœed
 =ğ
pdTRUE
 )

1171 
	`skYIELD_IF_USING_PREEMPTION
();

1175 
	`mtCOVERAGE_TEST_MARKER
();

1180 Ğè
uxPriÜ™yU£dOnEÁry
;

1183 
	`skEXIT_CRITICAL
();

1184 
	}
}

1189 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

1191 
	$vTaskSu¥’d
Ğ
TaskHªdË_t
 
xTaskToSu¥’d
 )

1193 
TCB_t
 *
pxTCB
;

1195 
	`skENTER_CRITICAL
();

1199 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToSu¥’d
 );

1201 
	`ŒaûTASK_SUSPEND
Ğ
pxTCB
 );

1205 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

1207 
	`skRESET_READY_PRIORITY
Ğ
pxTCB
->
uxPriÜ™y
 );

1211 
	`mtCOVERAGE_TEST_MARKER
();

1215 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

1217 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

1221 
	`mtCOVERAGE_TEST_MARKER
();

1224 
	`vLi¡In£¹End
Ğ&
xSu¥’dedTaskLi¡
, &Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

1226 
	`skEXIT_CRITICAL
();

1228 ifĞ
pxTCB
 =ğ
pxCu¼’tTCB
 )

1230 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

1233 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 == 0 );

1234 
	`pÜtYIELD_WITHIN_API
();

1241 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&
xSu¥’dedTaskLi¡
 ) =ğ
uxCu¼’tNumb”OfTasks
 )

1247 
pxCu¼’tTCB
 = 
NULL
;

1251 
	`vTaskSw™chCÚ‹xt
();

1257 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

1262 
	`´vRe£tNextTaskUnblockTime
();

1266 
	`mtCOVERAGE_TEST_MARKER
();

1269 
	}
}

1274 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

1276 
Ba£Ty³_t
 
	$´vTaskIsTaskSu¥’ded
ĞcÚ¡ 
TaskHªdË_t
 
xTask
 )

1278 
Ba£Ty³_t
 
xR‘uº
 = 
pdFALSE
;

1279 cÚ¡ 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
xTask
;

1285 
	`cÚfigASSERT
Ğ
xTask
 );

1288 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&
xSu¥’dedTaskLi¡
, &Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) ) !ğ
pdFALSE
 )

1291 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&
xP’dšgR—dyLi¡
, &Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) =ğ
pdFALSE
 )

1295 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ
NULL
, &Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
pdFALSE
 )

1297 
xR‘uº
 = 
pdTRUE
;

1301 
	`mtCOVERAGE_TEST_MARKER
();

1306 
	`mtCOVERAGE_TEST_MARKER
();

1311 
	`mtCOVERAGE_TEST_MARKER
();

1314  
xR‘uº
;

1315 
	}
}

1320 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

1322 
	$vTaskResume
Ğ
TaskHªdË_t
 
xTaskToResume
 )

1324 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
xTaskToResume
;

1327 
	`cÚfigASSERT
Ğ
xTaskToResume
 );

1331 ifĞĞ
pxTCB
 !ğ
NULL
 ) && (…xTCB !ğ
pxCu¼’tTCB
 ) )

1333 
	`skENTER_CRITICAL
();

1335 ifĞ
	`´vTaskIsTaskSu¥’ded
Ğ
pxTCB
 ) =ğ
pdTRUE
 )

1337 
	`ŒaûTASK_RESUME
Ğ
pxTCB
 );

1341 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

1342 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

1345 ifĞ
pxTCB
->
uxPriÜ™y
 >ğ
pxCu¼’tTCB
->uxPriority )

1350 
	`skYIELD_IF_USING_PREEMPTION
();

1354 
	`mtCOVERAGE_TEST_MARKER
();

1359 
	`mtCOVERAGE_TEST_MARKER
();

1362 
	`skEXIT_CRITICAL
();

1366 
	`mtCOVERAGE_TEST_MARKER
();

1368 
	}
}

1374 #iàĞĞ
INCLUDE_xTaskResumeFromISR
 =ğ1 ) && ( 
INCLUDE_vTaskSu¥’d
 == 1 ) )

1376 
Ba£Ty³_t
 
	$xTaskResumeFromISR
Ğ
TaskHªdË_t
 
xTaskToResume
 )

1378 
Ba£Ty³_t
 
xY›ldRequœed
 = 
pdFALSE
;

1379 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
xTaskToResume
;

1380 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1382 
	`cÚfigASSERT
Ğ
xTaskToResume
 );

1400 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1402 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1404 ifĞ
	`´vTaskIsTaskSu¥’ded
Ğ
pxTCB
 ) =ğ
pdTRUE
 )

1406 
	`ŒaûTASK_RESUME_FROM_ISR
Ğ
pxTCB
 );

1409 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

1413 ifĞ
pxTCB
->
uxPriÜ™y
 >ğ
pxCu¼’tTCB
->uxPriority )

1415 
xY›ldRequœed
 = 
pdTRUE
;

1419 
	`mtCOVERAGE_TEST_MARKER
();

1422 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

1423 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

1430 
	`vLi¡In£¹End
Ğ&Ğ
xP’dšgR—dyLi¡
 ), &Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

1435 
	`mtCOVERAGE_TEST_MARKER
();

1438 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1440  
xY›ldRequœed
;

1441 
	}
}

1446 
	$vTaskS¹ScheduËr
( )

1448 
Ba£Ty³_t
 
xR‘uº
;

1451 #iàĞ
INCLUDE_xTaskG‘IdËTaskHªdË
 == 1 )

1455 
xR‘uº
 = 
	`xTaskC»©e
Ğ
´vIdËTask
, "IDLE", 
tskIDLE_STACK_SIZE
, ( * ) 
NULL
, ( 
tskIDLE_PRIORITY
 | 
pÜtPRIVILEGE_BIT
 ), &
xIdËTaskHªdË
 );

1460 
xR‘uº
 = 
	`xTaskC»©e
Ğ
´vIdËTask
, "IDLE", 
tskIDLE_STACK_SIZE
, ( * ) 
NULL
, ( 
tskIDLE_PRIORITY
 | 
pÜtPRIVILEGE_BIT
 ), NULL );

1464 #iàĞ
cÚfigUSE_TIMERS
 == 1 )

1466 ifĞ
xR‘uº
 =ğ
pdPASS
 )

1468 
xR‘uº
 = 
	`xTim”C»©eTim”Task
();

1472 
	`mtCOVERAGE_TEST_MARKER
();

1477 ifĞ
xR‘uº
 =ğ
pdPASS
 )

1484 
	`pÜtDISABLE_INTERRUPTS
();

1486 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

1490 
_impu»_±r
 = &Ğ
pxCu¼’tTCB
->
xNewLib_»’t
 );

1494 
xScheduËrRuÂšg
 = 
pdTRUE
;

1495 
xTickCouÁ
 = ( 
TickTy³_t
 ) 0U;

1500 
	`pÜtCONFIGURE_TIMER_FOR_RUN_TIME_STATS
();

1504 ifĞ
	`xPÜtS¹ScheduËr
(è!ğ
pdFALSE
 )

1519 
	`cÚfigASSERT
Ğ
xR‘uº
 );

1521 
	}
}

1524 
	$vTaskEndScheduËr
( )

1529 
	`pÜtDISABLE_INTERRUPTS
();

1530 
xScheduËrRuÂšg
 = 
pdFALSE
;

1531 
	`vPÜtEndScheduËr
();

1532 
	}
}

1535 
	$vTaskSu¥’dAÎ
( )

1541 ++
uxScheduËrSu¥’ded
;

1542 
	}
}

1545 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

1547 
TickTy³_t
 
	$´vG‘Ex³ùedIdËTime
( )

1549 
TickTy³_t
 
xR‘uº
;

1551 ifĞ
pxCu¼’tTCB
->
uxPriÜ™y
 > 
tskIDLE_PRIORITY
 )

1553 
xR‘uº
 = 0;

1555 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
tskIDLE_PRIORITY
 ] ) ) > 1 )

1560 
xR‘uº
 = 0;

1564 
xR‘uº
 = 
xNextTaskUnblockTime
 - 
xTickCouÁ
;

1567  
xR‘uº
;

1568 
	}
}

1573 
Ba£Ty³_t
 
	$xTaskResumeAÎ
( )

1575 
TCB_t
 *
pxTCB
;

1576 
Ba£Ty³_t
 
xAÌ—dyY›lded
 = 
pdFALSE
;

1580 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 );

1587 
	`skENTER_CRITICAL
();

1589 --
uxScheduËrSu¥’ded
;

1591 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

1593 ifĞ
uxCu¼’tNumb”OfTasks
 > ( 
UBa£Ty³_t
 ) 0U )

1597  
	`li¡LIST_IS_EMPTY
Ğ&
xP’dšgR—dyLi¡
 ) =ğ
pdFALSE
 )

1599 
pxTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
ĞĞ&
xP’dšgR—dyLi¡
 ) );

1600 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

1601 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

1602 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

1606 ifĞ
pxTCB
->
uxPriÜ™y
 >ğ
pxCu¼’tTCB
->uxPriority )

1608 
xY›ldP’dšg
 = 
pdTRUE
;

1612 
	`mtCOVERAGE_TEST_MARKER
();

1620 ifĞ
uxP’dedTicks
 > ( 
UBa£Ty³_t
 ) 0U )

1622  
uxP’dedTicks
 > ( 
UBa£Ty³_t
 ) 0U )

1624 ifĞ
	`xTaskInüem’tTick
(è!ğ
pdFALSE
 )

1626 
xY›ldP’dšg
 = 
pdTRUE
;

1630 
	`mtCOVERAGE_TEST_MARKER
();

1632 --
uxP’dedTicks
;

1637 
	`mtCOVERAGE_TEST_MARKER
();

1640 ifĞ
xY›ldP’dšg
 =ğ
pdTRUE
 )

1642 #ifĞ
cÚfigUSE_PREEMPTION
 != 0 )

1644 
xAÌ—dyY›lded
 = 
pdTRUE
;

1647 
	`skYIELD_IF_USING_PREEMPTION
();

1651 
	`mtCOVERAGE_TEST_MARKER
();

1657 
	`mtCOVERAGE_TEST_MARKER
();

1660 
	`skEXIT_CRITICAL
();

1662  
xAÌ—dyY›lded
;

1663 
	}
}

1666 
TickTy³_t
 
	$xTaskG‘TickCouÁ
( )

1668 
TickTy³_t
 
xTicks
;

1671 
	`skENTER_CRITICAL
();

1673 
xTicks
 = 
xTickCouÁ
;

1675 
	`skEXIT_CRITICAL
();

1677  
xTicks
;

1678 
	}
}

1681 
TickTy³_t
 
	$xTaskG‘TickCouÁFromISR
( )

1683 
TickTy³_t
 
xR‘uº
;

1684 
UBa£Ty³_t
 
uxSavedIÁ”ru±Stus
;

1700 
	`pÜtASSERT_IF_INTERRUPT_PRIORITY_INVALID
();

1702 
uxSavedIÁ”ru±Stus
 = 
	`pÜtSET_INTERRUPT_MASK_FROM_ISR
();

1704 
xR‘uº
 = 
xTickCouÁ
;

1706 
	`pÜtCLEAR_INTERRUPT_MASK_FROM_ISR
Ğ
uxSavedIÁ”ru±Stus
 );

1708  
xR‘uº
;

1709 
	}
}

1712 
UBa£Ty³_t
 
	$uxTaskG‘Numb”OfTasks
( )

1716  
uxCu¼’tNumb”OfTasks
;

1717 
	}
}

1720 #iàĞ
INCLUDE_pcTaskG‘TaskName
 == 1 )

1722 *
	$pcTaskG‘TaskName
Ğ
TaskHªdË_t
 
xTaskToQu”y
 )

1724 
TCB_t
 *
pxTCB
;

1727 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToQu”y
 );

1728 
	`cÚfigASSERT
Ğ
pxTCB
 );

1729  &Ğ
pxTCB
->
pcTaskName
[ 0 ] );

1730 
	}
}

1735 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

1737 
UBa£Ty³_t
 
	$uxTaskG‘Sy¡emS‹
Ğ
TaskStus_t
 * cÚ¡ 
pxTaskStusA¼ay
, cÚ¡ 
UBa£Ty³_t
 
uxA¼aySize
, 
ušt32_t
 * cÚ¡ 
pulTÙ®RunTime
 )

1739 
UBa£Ty³_t
 
uxTask
 = 0, 
uxQueue
 = 
cÚfigMAX_PRIORITIES
;

1741 
	`vTaskSu¥’dAÎ
();

1744 ifĞ
uxA¼aySize
 >ğ
uxCu¼’tNumb”OfTasks
 )

1750 
uxQueue
--;

1751 
uxTask
 +ğ
	`´vLi¡TaskW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), &Ğ
pxR—dyTasksLi¡s
[ 
uxQueue
 ] ), 
eR—dy
 );

1753 }  
uxQueue
 > ( 
UBa£Ty³_t
 ) 
tskIDLE_PRIORITY
 );

1757 
uxTask
 +ğ
	`´vLi¡TaskW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), ( 
Li¡_t
 * ) 
pxD–ayedTaskLi¡
, 
eBlocked
 );

1758 
uxTask
 +ğ
	`´vLi¡TaskW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), ( 
Li¡_t
 * ) 
pxOv”æowD–ayedTaskLi¡
, 
eBlocked
 );

1760 #ifĞ
INCLUDE_vTaskD–‘e
 == 1 )

1764 
uxTask
 +ğ
	`´vLi¡TaskW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), &
xTasksWa™šgT”mš©iÚ
, 
eD–‘ed
 );

1768 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

1772 
uxTask
 +ğ
	`´vLi¡TaskW™hšSšgËLi¡
Ğ&Ğ
pxTaskStusA¼ay
[ uxTask ] ), &
xSu¥’dedTaskLi¡
, 
eSu¥’ded
 );

1773 
	}
}

1776 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1)

1778 ifĞ
	gpulTÙ®RunTime
 !ğ
NULL
 )

1780 #ifdeà
pÜtALT_GET_RUN_TIME_COUNTER_VALUE


1781 
pÜtALT_GET_RUN_TIME_COUNTER_VALUE
ĞĞ*
pulTÙ®RunTime
 ) );

1783 *
	gpulTÙ®RunTime
 = 
pÜtGET_RUN_TIME_COUNTER_VALUE
();

1789 ifĞ
	gpulTÙ®RunTime
 !ğ
NULL
 )

1791 *
pulTÙ®RunTime
 = 0;

1798 
mtCOVERAGE_TEST_MARKER
();

1801 Ğè
xTaskResumeAÎ
();

1803  
	guxTask
;

1809 #iàĞ
INCLUDE_xTaskG‘IdËTaskHªdË
 == 1 )

1811 
TaskHªdË_t
 
	$xTaskG‘IdËTaskHªdË
( )

1815 
	`cÚfigASSERT
ĞĞ
xIdËTaskHªdË
 !ğ
NULL
 ) );

1816  
xIdËTaskHªdË
;

1817 
	}
}

1826 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

1828 
	$vTaskS‹pTick
ĞcÚ¡ 
TickTy³_t
 
xTicksToJump
 )

1833 
	`cÚfigASSERT
ĞĞ
xTickCouÁ
 + 
xTicksToJump
 ) <ğ
xNextTaskUnblockTime
 );

1834 
xTickCouÁ
 +ğ
xTicksToJump
;

1835 
	`ŒaûINCREASE_TICK_COUNT
Ğ
xTicksToJump
 );

1836 
	}
}

1841 
Ba£Ty³_t
 
	$xTaskInüem’tTick
( )

1843 
TCB_t
 * 
pxTCB
;

1844 
TickTy³_t
 
xI‹mV®ue
;

1845 
Ba£Ty³_t
 
xSw™chRequœed
 = 
pdFALSE
;

1850 
	`ŒaûTASK_INCREMENT_TICK
Ğ
xTickCouÁ
 );

1851 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

1855 ++
xTickCouÁ
;

1860 cÚ¡ 
TickTy³_t
 
xCÚ¡TickCouÁ
 = 
xTickCouÁ
;

1862 ifĞ
xCÚ¡TickCouÁ
 =ğĞ
TickTy³_t
 ) 0U )

1864 
	`skSWITCH_DELAYED_LISTS
();

1868 
	`mtCOVERAGE_TEST_MARKER
();

1875 ifĞ
xCÚ¡TickCouÁ
 >ğ
xNextTaskUnblockTime
 )

1879 ifĞ
	`li¡LIST_IS_EMPTY
Ğ
pxD–ayedTaskLi¡
 ) !ğ
pdFALSE
 )

1886 
xNextTaskUnblockTime
 = 
pÜtMAX_DELAY
;

1895 
pxTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxD–ayedTaskLi¡
 );

1896 
xI‹mV®ue
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

1898 ifĞ
xCÚ¡TickCouÁ
 < 
xI‹mV®ue
 )

1905 
xNextTaskUnblockTime
 = 
xI‹mV®ue
;

1910 
	`mtCOVERAGE_TEST_MARKER
();

1914 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

1918 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

1920 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

1924 
	`mtCOVERAGE_TEST_MARKER
();

1929 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

1933 #iàĞ
cÚfigUSE_PREEMPTION
 == 1 )

1939 ifĞ
pxTCB
->
uxPriÜ™y
 >ğ
pxCu¼’tTCB
->uxPriority )

1941 
xSw™chRequœed
 = 
pdTRUE
;

1945 
	`mtCOVERAGE_TEST_MARKER
();

1957 #iàĞĞ
cÚfigUSE_PREEMPTION
 =ğ1 ) && ( 
cÚfigUSE_TIME_SLICING
 == 1 ) )

1959 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
pxCu¼’tTCB
->
uxPriÜ™y
 ] ) ) > ( 
UBa£Ty³_t
 ) 1 )

1961 
xSw™chRequœed
 = 
pdTRUE
;

1965 
	`mtCOVERAGE_TEST_MARKER
();

1970 #iàĞ
cÚfigUSE_TICK_HOOK
 == 1 )

1974 ifĞ
uxP’dedTicks
 =ğĞ
UBa£Ty³_t
 ) 0U )

1976 
	`vAµliÿtiÚTickHook
();

1980 
	`mtCOVERAGE_TEST_MARKER
();

1987 ++
uxP’dedTicks
;

1991 #iàĞ
cÚfigUSE_TICK_HOOK
 == 1 )

1993 
	`vAµliÿtiÚTickHook
();

1998 #iàĞ
cÚfigUSE_PREEMPTION
 == 1 )

2000 ifĞ
xY›ldP’dšg
 !ğ
pdFALSE
 )

2002 
xSw™chRequœed
 = 
pdTRUE
;

2006 
	`mtCOVERAGE_TEST_MARKER
();

2011  
xSw™chRequœed
;

2012 
	}
}

2015 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

2017 
	$vTaskS‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
, 
TaskHookFunùiÚ_t
 
pxHookFunùiÚ
 )

2019 
TCB_t
 *
xTCB
;

2023 ifĞ
xTask
 =ğ
NULL
 )

2025 
xTCB
 = ( 
TCB_t
 * ) 
pxCu¼’tTCB
;

2029 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2034 
	`skENTER_CRITICAL
();

2035 
xTCB
->
pxTaskTag
 = 
pxHookFunùiÚ
;

2036 
	`skEXIT_CRITICAL
();

2037 
	}
}

2042 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

2044 
TaskHookFunùiÚ_t
 
	$xTaskG‘AµliÿtiÚTaskTag
Ğ
TaskHªdË_t
 
xTask
 )

2046 
TCB_t
 *
xTCB
;

2047 
TaskHookFunùiÚ_t
 
xR‘uº
;

2050 ifĞ
xTask
 =ğ
NULL
 )

2052 
xTCB
 = ( 
TCB_t
 * ) 
pxCu¼’tTCB
;

2056 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2061 
	`skENTER_CRITICAL
();

2063 
xR‘uº
 = 
xTCB
->
pxTaskTag
;

2065 
	`skEXIT_CRITICAL
();

2067  
xR‘uº
;

2068 
	}
}

2073 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

2075 
Ba£Ty³_t
 
	$xTaskC®lAµliÿtiÚTaskHook
Ğ
TaskHªdË_t
 
xTask
, *
pvP¬am‘”
 )

2077 
TCB_t
 *
xTCB
;

2078 
Ba£Ty³_t
 
xR‘uº
;

2081 ifĞ
xTask
 =ğ
NULL
 )

2083 
xTCB
 = ( 
TCB_t
 * ) 
pxCu¼’tTCB
;

2087 
xTCB
 = ( 
TCB_t
 * ) 
xTask
;

2090 ifĞ
xTCB
->
pxTaskTag
 !ğ
NULL
 )

2092 
xR‘uº
 = 
xTCB
->
	`pxTaskTag
Ğ
pvP¬am‘”
 );

2096 
xR‘uº
 = 
pdFAIL
;

2099  
xR‘uº
;

2100 
	}
}

2105 
	$vTaskSw™chCÚ‹xt
( )

2107 ifĞ
uxScheduËrSu¥’ded
 !ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

2111 
xY›ldP’dšg
 = 
pdTRUE
;

2115 
xY›ldP’dšg
 = 
pdFALSE
;

2116 
	`ŒaûTASK_SWITCHED_OUT
();

2118 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

2120 #ifdeà
pÜtALT_GET_RUN_TIME_COUNTER_VALUE


2121 
	`pÜtALT_GET_RUN_TIME_COUNTER_VALUE
Ğ
ulTÙ®RunTime
 );

2123 
ulTÙ®RunTime
 = 
	`pÜtGET_RUN_TIME_COUNTER_VALUE
();

2133 ifĞ
ulTÙ®RunTime
 > 
ulTaskSw™chedInTime
 )

2135 
pxCu¼’tTCB
->
ulRunTimeCouÁ”
 +ğĞ
ulTÙ®RunTime
 - 
ulTaskSw™chedInTime
 );

2139 
	`mtCOVERAGE_TEST_MARKER
();

2141 
ulTaskSw™chedInTime
 = 
ulTÙ®RunTime
;

2145 
	`skFIRST_CHECK_FOR_STACK_OVERFLOW
();

2146 
	`skSECOND_CHECK_FOR_STACK_OVERFLOW
();

2148 
	`skSELECT_HIGHEST_PRIORITY_TASK
();

2150 
	`ŒaûTASK_SWITCHED_IN
();

2152 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

2156 
_impu»_±r
 = &Ğ
pxCu¼’tTCB
->
xNewLib_»’t
 );

2160 
	}
}

2163 
	$vTaskPÏûOnEv’tLi¡
Ğ
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 )

2165 
TickTy³_t
 
xTimeToWake
;

2167 
	`cÚfigASSERT
Ğ
pxEv’tLi¡
 );

2176 
	`vLi¡In£¹
Ğ
pxEv’tLi¡
, &Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ) );

2181 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

2185 
	`pÜtRESET_READY_PRIORITY
Ğ
pxCu¼’tTCB
->
uxPriÜ™y
, 
uxTİR—dyPriÜ™y
 );

2189 
	`mtCOVERAGE_TEST_MARKER
();

2192 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

2194 ifĞ
xTicksToWa™
 =ğ
pÜtMAX_DELAY
 )

2199 
	`vLi¡In£¹End
Ğ&
xSu¥’dedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) );

2206 
xTimeToWake
 = 
xTickCouÁ
 + 
xTicksToWa™
;

2207 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTimeToWake
 );

2215 
xTimeToWake
 = 
xTickCouÁ
 + 
xTicksToWa™
;

2216 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTimeToWake
 );

2219 
	}
}

2222 
	$vTaskPÏûOnUnÜd”edEv’tLi¡
Ğ
Li¡_t
 * 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xI‹mV®ue
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 )

2224 
TickTy³_t
 
xTimeToWake
;

2226 
	`cÚfigASSERT
Ğ
pxEv’tLi¡
 );

2230 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 != 0 );

2235 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ), 
xI‹mV®ue
 | 
skEVENT_LIST_ITEM_VALUE_IN_USE
 );

2242 
	`vLi¡In£¹End
Ğ
pxEv’tLi¡
, &Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ) );

2247 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

2251 
	`pÜtRESET_READY_PRIORITY
Ğ
pxCu¼’tTCB
->
uxPriÜ™y
, 
uxTİR—dyPriÜ™y
 );

2255 
	`mtCOVERAGE_TEST_MARKER
();

2258 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

2260 ifĞ
xTicksToWa™
 =ğ
pÜtMAX_DELAY
 )

2265 
	`vLi¡In£¹End
Ğ&
xSu¥’dedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) );

2272 
xTimeToWake
 = 
xTickCouÁ
 + 
xTicksToWa™
;

2273 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTimeToWake
 );

2281 
xTimeToWake
 = 
xTickCouÁ
 + 
xTicksToWa™
;

2282 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTimeToWake
 );

2285 
	}
}

2288 #ià
cÚfigUSE_TIMERS
 == 1

2290 
	$vTaskPÏûOnEv’tLi¡Re¡riùed
Ğ
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
, cÚ¡ 
TickTy³_t
 
xTicksToWa™
 )

2292 
TickTy³_t
 
xTimeToWake
;

2294 
	`cÚfigASSERT
Ğ
pxEv’tLi¡
 );

2306 
	`vLi¡In£¹End
Ğ
pxEv’tLi¡
, &Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ) );

2311 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

2315 
	`pÜtRESET_READY_PRIORITY
Ğ
pxCu¼’tTCB
->
uxPriÜ™y
, 
uxTİR—dyPriÜ™y
 );

2319 
	`mtCOVERAGE_TEST_MARKER
();

2324 
xTimeToWake
 = 
xTickCouÁ
 + 
xTicksToWa™
;

2326 
	`ŒaûTASK_DELAY_UNTIL
();

2327 
	`´vAddCu¼’tTaskToD–ayedLi¡
Ğ
xTimeToWake
 );

2328 
	}
}

2333 
Ba£Ty³_t
 
	$xTaskRemoveFromEv’tLi¡
ĞcÚ¡ 
Li¡_t
 * cÚ¡ 
pxEv’tLi¡
 )

2335 
TCB_t
 *
pxUnblockedTCB
;

2336 
Ba£Ty³_t
 
xR‘uº
;

2351 
pxUnblockedTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxEv’tLi¡
 );

2352 
	`cÚfigASSERT
Ğ
pxUnblockedTCB
 );

2353 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedTCB
->
xEv’tLi¡I‹m
 ) );

2355 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

2357 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedTCB
->
xG’”icLi¡I‹m
 ) );

2358 
	`´vAddTaskToR—dyLi¡
Ğ
pxUnblockedTCB
 );

2364 
	`vLi¡In£¹End
Ğ&Ğ
xP’dšgR—dyLi¡
 ), &Ğ
pxUnblockedTCB
->
xEv’tLi¡I‹m
 ) );

2367 ifĞ
pxUnblockedTCB
->
uxPriÜ™y
 > 
pxCu¼’tTCB
->uxPriority )

2372 
xR‘uº
 = 
pdTRUE
;

2376 
xY›ldP’dšg
 = 
pdTRUE
;

2380 
xR‘uº
 = 
pdFALSE
;

2383  
xR‘uº
;

2384 
	}
}

2387 
Ba£Ty³_t
 
	$xTaskRemoveFromUnÜd”edEv’tLi¡
Ğ
Li¡I‹m_t
 * 
pxEv’tLi¡I‹m
, cÚ¡ 
TickTy³_t
 
xI‹mV®ue
 )

2389 
TCB_t
 *
pxUnblockedTCB
;

2390 
Ba£Ty³_t
 
xR‘uº
;

2394 
	`cÚfigASSERT
Ğ
uxScheduËrSu¥’ded
 !ğ
pdFALSE
 );

2397 
	`li¡SET_LIST_ITEM_VALUE
Ğ
pxEv’tLi¡I‹m
, 
xI‹mV®ue
 | 
skEVENT_LIST_ITEM_VALUE_IN_USE
 );

2401 
pxUnblockedTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_LIST_ITEM_OWNER
Ğ
pxEv’tLi¡I‹m
 );

2402 
	`cÚfigASSERT
Ğ
pxUnblockedTCB
 );

2403 Ğè
	`uxLi¡Remove
Ğ
pxEv’tLi¡I‹m
 );

2408 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxUnblockedTCB
->
xG’”icLi¡I‹m
 ) );

2409 
	`´vAddTaskToR—dyLi¡
Ğ
pxUnblockedTCB
 );

2411 ifĞ
pxUnblockedTCB
->
uxPriÜ™y
 > 
pxCu¼’tTCB
->uxPriority )

2417 
xR‘uº
 = 
pdTRUE
;

2421 
xY›ldP’dšg
 = 
pdTRUE
;

2425 
xR‘uº
 = 
pdFALSE
;

2428  
xR‘uº
;

2429 
	}
}

2432 
	$vTaskS‘TimeOutS‹
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
 )

2434 
	`cÚfigASSERT
Ğ
pxTimeOut
 );

2435 
pxTimeOut
->
xOv”æowCouÁ
 = 
xNumOfOv”æows
;

2436 
pxTimeOut
->
xTimeOnEÁ”šg
 = 
xTickCouÁ
;

2437 
	}
}

2440 
Ba£Ty³_t
 
	$xTaskCheckFÜTimeOut
Ğ
TimeOut_t
 * cÚ¡ 
pxTimeOut
, 
TickTy³_t
 * cÚ¡ 
pxTicksToWa™
 )

2442 
Ba£Ty³_t
 
xR‘uº
;

2444 
	`cÚfigASSERT
Ğ
pxTimeOut
 );

2445 
	`cÚfigASSERT
Ğ
pxTicksToWa™
 );

2447 
	`skENTER_CRITICAL
();

2450 cÚ¡ 
TickTy³_t
 
xCÚ¡TickCouÁ
 = 
xTickCouÁ
;

2452 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

2456 ifĞ*
pxTicksToWa™
 =ğ
pÜtMAX_DELAY
 )

2458 
xR‘uº
 = 
pdFALSE
;

2463 ifĞĞ
xNumOfOv”æows
 !ğ
pxTimeOut
->
xOv”æowCouÁ
 ) && ( 
xCÚ¡TickCouÁ
 >ğpxTimeOut->
xTimeOnEÁ”šg
 ) )

2469 
xR‘uº
 = 
pdTRUE
;

2471 ifĞĞ
xCÚ¡TickCouÁ
 - 
pxTimeOut
->
xTimeOnEÁ”šg
 ) < *
pxTicksToWa™
 )

2474 *
pxTicksToWa™
 -ğĞ
xCÚ¡TickCouÁ
 - 
pxTimeOut
->
xTimeOnEÁ”šg
 );

2475 
	`vTaskS‘TimeOutS‹
Ğ
pxTimeOut
 );

2476 
xR‘uº
 = 
pdFALSE
;

2480 
xR‘uº
 = 
pdTRUE
;

2483 
	`skEXIT_CRITICAL
();

2485  
xR‘uº
;

2486 
	}
}

2489 
	$vTaskMis£dY›ld
( )

2491 
xY›ldP’dšg
 = 
pdTRUE
;

2492 
	}
}

2495 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

2497 
UBa£Ty³_t
 
	$uxTaskG‘TaskNumb”
Ğ
TaskHªdË_t
 
xTask
 )

2499 
UBa£Ty³_t
 
uxR‘uº
;

2500 
TCB_t
 *
pxTCB
;

2502 ifĞ
xTask
 !ğ
NULL
 )

2504 
pxTCB
 = ( 
TCB_t
 * ) 
xTask
;

2505 
uxR‘uº
 = 
pxTCB
->
uxTaskNumb”
;

2509 
uxR‘uº
 = 0U;

2512  
uxR‘uº
;

2513 
	}
}

2518 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

2520 
	$vTaskS‘TaskNumb”
Ğ
TaskHªdË_t
 
xTask
, cÚ¡ 
UBa£Ty³_t
 
uxHªdË
 )

2522 
TCB_t
 *
pxTCB
;

2524 ifĞ
xTask
 !ğ
NULL
 )

2526 
pxTCB
 = ( 
TCB_t
 * ) 
xTask
;

2527 
pxTCB
->
uxTaskNumb”
 = 
uxHªdË
;

2529 
	}
}

2544 
	$pÜtTASK_FUNCTION
Ğ
´vIdËTask
, 
pvP¬am‘”s
 )

2547 Ğè
pvP¬am‘”s
;

2552 
	`´vCheckTasksWa™šgT”mš©iÚ
();

2554 #iàĞ
cÚfigUSE_PREEMPTION
 == 0 )

2560 
	`skYIELD
();

2564 #iàĞĞ
cÚfigUSE_PREEMPTION
 =ğ1 ) && ( 
cÚfigIDLE_SHOULD_YIELD
 == 1 ) )

2575 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
tskIDLE_PRIORITY
 ] ) ) > ( 
UBa£Ty³_t
 ) 1 )

2577 
	`skYIELD
();

2581 
	`mtCOVERAGE_TEST_MARKER
();

2586 #iàĞ
cÚfigUSE_IDLE_HOOK
 == 1 )

2588 
	`vAµliÿtiÚIdËHook
( );

2595 
	`vAµliÿtiÚIdËHook
();

2603 #iàĞ
cÚfigUSE_TICKLESS_IDLE
 != 0 )

2605 
TickTy³_t
 
xEx³ùedIdËTime
;

2612 
xEx³ùedIdËTime
 = 
	`´vG‘Ex³ùedIdËTime
();

2614 ifĞ
xEx³ùedIdËTime
 >ğ
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 )

2616 
	`vTaskSu¥’dAÎ
();

2621 
	`cÚfigASSERT
Ğ
xNextTaskUnblockTime
 >ğ
xTickCouÁ
 );

2622 
xEx³ùedIdËTime
 = 
	`´vG‘Ex³ùedIdËTime
();

2624 ifĞ
xEx³ùedIdËTime
 >ğ
cÚfigEXPECTED_IDLE_TIME_BEFORE_SLEEP
 )

2626 
	`ŒaûLOW_POWER_IDLE_BEGIN
();

2627 
	`pÜtSUPPRESS_TICKS_AND_SLEEP
Ğ
xEx³ùedIdËTime
 );

2628 
	`ŒaûLOW_POWER_IDLE_END
();

2632 
	`mtCOVERAGE_TEST_MARKER
();

2635 Ğè
	`xTaskResumeAÎ
();

2639 
	`mtCOVERAGE_TEST_MARKER
();

2644 
	}
}

2647 #ià
cÚfigUSE_TICKLESS_IDLE
 != 0

2649 
eSË•ModeStus
 
	$eTaskCÚfœmSË•ModeStus
( )

2651 
eSË•ModeStus
 
eR‘uº
 = 
eSnd¬dSË•
;

2653 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&
xP’dšgR—dyLi¡
 ) != 0 )

2656 
eR‘uº
 = 
eAbÜtSË•
;

2658 ifĞ
xY›ldP’dšg
 !ğ
pdFALSE
 )

2661 
eR‘uº
 = 
eAbÜtSË•
;

2665 #ià
cÚfigUSE_TIMERS
 == 0

2668 cÚ¡ 
UBa£Ty³_t
 
uxNÚAµliÿtiÚTasks
 = 1;

2674 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ&
xSu¥’dedTaskLi¡
 ) =ğĞ
uxCu¼’tNumb”OfTasks
 - 
uxNÚAµliÿtiÚTasks
 ) )

2676 
eR‘uº
 = 
eNoTasksWa™šgTimeout
;

2680 
	`mtCOVERAGE_TEST_MARKER
();

2686  
eR‘uº
;

2687 
	}
}

2691 
	$´vIn™Ÿli£TCBV¬ŸbËs
Ğ
TCB_t
 * cÚ¡ 
pxTCB
, cÚ¡ * cÚ¡ 
pcName
, 
UBa£Ty³_t
 
uxPriÜ™y
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
, cÚ¡ 
ušt16_t
 
usSckD•th
 )

2693 
UBa£Ty³_t
 
x
;

2696  
x
 = ( 
UBa£Ty³_t
 ) 0; x < ( UBa£Ty³_ˆè
cÚfigMAX_TASK_NAME_LEN
; x++ )

2698 
pxTCB
->
pcTaskName
[ 
x
 ] = 
pcName
[ x ];

2703 ifĞ
pcName
[ 
x
 ] == 0x00 )

2709 
	`mtCOVERAGE_TEST_MARKER
();

2715 
pxTCB
->
pcTaskName
[ 
cÚfigMAX_TASK_NAME_LEN
 - 1 ] = '\0';

2719 ifĞ
uxPriÜ™y
 >ğĞ
UBa£Ty³_t
 ) 
cÚfigMAX_PRIORITIES
 )

2721 
uxPriÜ™y
 = ( 
UBa£Ty³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( UBaseType_t ) 1U;

2725 
	`mtCOVERAGE_TEST_MARKER
();

2728 
pxTCB
->
uxPriÜ™y
 = uxPriority;

2729 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

2731 
pxTCB
->
uxBa£PriÜ™y
 = 
uxPriÜ™y
;

2735 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

2736 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) );

2740 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ),…xTCB );

2743 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ), ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆè
uxPriÜ™y
 );

2744 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ),…xTCB );

2746 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

2748 
pxTCB
->
uxCr™iÿlNe¡šg
 = ( 
UBa£Ty³_t
 ) 0U;

2752 #iàĞ
cÚfigUSE_APPLICATION_TASK_TAG
 == 1 )

2754 
pxTCB
->
pxTaskTag
 = 
NULL
;

2758 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

2760 
pxTCB
->
ulRunTimeCouÁ”
 = 0UL;

2764 #iàĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

2766 
	`vPÜtStÜeTaskMPUS‘tšgs
Ğ&Ğ
pxTCB
->
xMPUS‘tšgs
 ), 
xRegiÚs
,…xTCB->
pxSck
, 
usSckD•th
 );

2770 Ğè
xRegiÚs
;

2771 Ğè
usSckD•th
;

2775 #iàĞ
cÚfigUSE_NEWLIB_REENTRANT
 == 1 )

2778 
	`_REENT_INIT_PTR
ĞĞ&Ğ
pxTCB
->
xNewLib_»’t
 ) ) );

2781 
	}
}

2784 #iàĞ
pÜtUSING_MPU_WRAPPERS
 == 1 )

2786 
	$vTaskAÎoÿ‹MPURegiÚs
Ğ
TaskHªdË_t
 
xTaskToModify
, cÚ¡ 
MemÜyRegiÚ_t
 * cÚ¡ 
xRegiÚs
 )

2788 
TCB_t
 *
pxTCB
;

2791 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTaskToModify
 );

2793 
	`vPÜtStÜeTaskMPUS‘tšgs
Ğ&Ğ
pxTCB
->
xMPUS‘tšgs
 ), 
xRegiÚs
, 
NULL
, 0 );

2794 
	}
}

2799 
	$´vIn™Ÿli£TaskLi¡s
( )

2801 
UBa£Ty³_t
 
uxPriÜ™y
;

2803  
uxPriÜ™y
 = ( 
UBa£Ty³_t
 ) 0U; uxPriÜ™y < ( UBa£Ty³_ˆè
cÚfigMAX_PRIORITIES
; uxPriority++ )

2805 
	`vLi¡In™Ÿli£
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
uxPriÜ™y
 ] ) );

2808 
	`vLi¡In™Ÿli£
Ğ&
xD–ayedTaskLi¡1
 );

2809 
	`vLi¡In™Ÿli£
Ğ&
xD–ayedTaskLi¡2
 );

2810 
	`vLi¡In™Ÿli£
Ğ&
xP’dšgR—dyLi¡
 );

2812 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

2814 
	`vLi¡In™Ÿli£
Ğ&
xTasksWa™šgT”mš©iÚ
 );

2818 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

2820 
	`vLi¡In™Ÿli£
Ğ&
xSu¥’dedTaskLi¡
 );

2826 
pxD–ayedTaskLi¡
 = &
xD–ayedTaskLi¡1
;

2827 
pxOv”æowD–ayedTaskLi¡
 = &
xD–ayedTaskLi¡2
;

2828 
	}
}

2831 
	$´vCheckTasksWa™šgT”mš©iÚ
( )

2833 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

2835 
Ba£Ty³_t
 
xLi¡IsEm±y
;

2839  
uxTasksD–‘ed
 > ( 
UBa£Ty³_t
 ) 0U )

2841 
	`vTaskSu¥’dAÎ
();

2843 
xLi¡IsEm±y
 = 
	`li¡LIST_IS_EMPTY
Ğ&
xTasksWa™šgT”mš©iÚ
 );

2845 Ğè
	`xTaskResumeAÎ
();

2847 ifĞ
xLi¡IsEm±y
 =ğ
pdFALSE
 )

2849 
TCB_t
 *
pxTCB
;

2851 
	`skENTER_CRITICAL
();

2853 
pxTCB
 = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
ĞĞ&
xTasksWa™šgT”mš©iÚ
 ) );

2854 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) );

2855 --
uxCu¼’tNumb”OfTasks
;

2856 --
uxTasksD–‘ed
;

2858 
	`skEXIT_CRITICAL
();

2860 
	`´vD–‘eTCB
Ğ
pxTCB
 );

2864 
	`mtCOVERAGE_TEST_MARKER
();

2869 
	}
}

2872 
	$´vAddCu¼’tTaskToD–ayedLi¡
ĞcÚ¡ 
TickTy³_t
 
xTimeToWake
 )

2875 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ), 
xTimeToWake
 );

2877 ifĞ
xTimeToWake
 < 
xTickCouÁ
 )

2880 
	`vLi¡In£¹
Ğ
pxOv”æowD–ayedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) );

2885 
	`vLi¡In£¹
Ğ
pxD–ayedTaskLi¡
, &Ğ
pxCu¼’tTCB
->
xG’”icLi¡I‹m
 ) );

2890 ifĞ
xTimeToWake
 < 
xNextTaskUnblockTime
 )

2892 
xNextTaskUnblockTime
 = 
xTimeToWake
;

2896 
	`mtCOVERAGE_TEST_MARKER
();

2899 
	}
}

2902 
TCB_t
 *
	$´vAÎoÿ‹TCBAndSck
ĞcÚ¡ 
ušt16_t
 
usSckD•th
, 
SckTy³_t
 * cÚ¡ 
puxSckBufãr
 )

2904 
TCB_t
 *
pxNewTCB
;

2908 
pxNewTCB
 = ( 
TCB_t
 * ) 
	`pvPÜtM®loc
( ( TCB_t ) );

2910 ifĞ
pxNewTCB
 !ğ
NULL
 )

2915 
pxNewTCB
->
pxSck
 = ( 
SckTy³_t
 * ) 
	`pvPÜtM®locAligÃd
ĞĞĞĞ
size_t
 ) 
usSckD•th
 ) * ĞSckTy³_ˆè), 
puxSckBufãr
 );

2917 ifĞ
pxNewTCB
->
pxSck
 =ğ
NULL
 )

2920 
	`vPÜtF»e
Ğ
pxNewTCB
 );

2921 
pxNewTCB
 = 
NULL
;

2926 #ifĞĞ
cÚfigCHECK_FOR_STACK_OVERFLOW
 > 1 ) || ( 
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) || ( 
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 ) )

2929 Ğè
	`mem£t
Ğ
pxNewTCB
->
pxSck
, ( è
tskSTACK_FILL_BYTE
, ( 
size_t
 ) 
usSckD•th
 * Ğ
SckTy³_t
 ) );

2935  
pxNewTCB
;

2936 
	}
}

2939 #iàĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

2941 
UBa£Ty³_t
 
	$´vLi¡TaskW™hšSšgËLi¡
Ğ
TaskStus_t
 *
pxTaskStusA¼ay
, 
Li¡_t
 *
pxLi¡
, 
eTaskS‹
 
eS‹
 )

2943 vŞ©
TCB_t
 *
pxNextTCB
, *
pxFœ¡TCB
;

2944 
UBa£Ty³_t
 
uxTask
 = 0;

2946 ifĞ
	`li¡CURRENT_LIST_LENGTH
Ğ
pxLi¡
 ) > ( 
UBa£Ty³_t
 ) 0 )

2948 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxFœ¡TCB
, 
pxLi¡
 );

2956 
	`li¡GET_OWNER_OF_NEXT_ENTRY
Ğ
pxNextTCB
, 
pxLi¡
 );

2958 
pxTaskStusA¼ay
[ 
uxTask
 ].
xHªdË
 = ( 
TaskHªdË_t
 ) 
pxNextTCB
;

2959 
pxTaskStusA¼ay
[ 
uxTask
 ].
pcTaskName
 = ( cÚ¡ * ) &Ğ
pxNextTCB
->pcTaskName [ 0 ] );

2960 
pxTaskStusA¼ay
[ 
uxTask
 ].
xTaskNumb”
 = 
pxNextTCB
->
uxTCBNumb”
;

2961 
pxTaskStusA¼ay
[ 
uxTask
 ].
eCu¼’tS‹
 = 
eS‹
;

2962 
pxTaskStusA¼ay
[ 
uxTask
 ].
uxCu¼’tPriÜ™y
 = 
pxNextTCB
->
uxPriÜ™y
;

2964 #iàĞ
INCLUDE_vTaskSu¥’d
 == 1 )

2969 ifĞ
eS‹
 =ğ
eSu¥’ded
 )

2971 ifĞ
	`li¡LIST_ITEM_CONTAINER
Ğ&Ğ
pxNextTCB
->
xEv’tLi¡I‹m
 ) ) !ğ
NULL
 )

2973 
pxTaskStusA¼ay
[ 
uxTask
 ].
eCu¼’tS‹
 = 
eBlocked
;

2979 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

2981 
pxTaskStusA¼ay
[ 
uxTask
 ].
uxBa£PriÜ™y
 = 
pxNextTCB
->uxBasePriority;

2985 
pxTaskStusA¼ay
[ 
uxTask
 ].
uxBa£PriÜ™y
 = 0;

2989 #iàĞ
cÚfigGENERATE_RUN_TIME_STATS
 == 1 )

2991 
pxTaskStusA¼ay
[ 
uxTask
 ].
ulRunTimeCouÁ”
 = 
pxNextTCB
->ulRunTimeCounter;

2995 
pxTaskStusA¼ay
[ 
uxTask
 ].
ulRunTimeCouÁ”
 = 0;

2999 #iàĞ
pÜtSTACK_GROWTH
 > 0 )

3001 
pxTaskStusA¼ay
[ 
uxTask
 ].
usSckHighW©”M¬k
 = 
	`´vTaskCheckF»eSckS·û
ĞĞ
ušt8_t
 * ) 
pxNextTCB
->
pxEndOfSck
 );

3005 
pxTaskStusA¼ay
[ 
uxTask
 ].
usSckHighW©”M¬k
 = 
	`´vTaskCheckF»eSckS·û
ĞĞ
ušt8_t
 * ) 
pxNextTCB
->
pxSck
 );

3009 
uxTask
++;

3011 }  
pxNextTCB
 !ğ
pxFœ¡TCB
 );

3015 
	`mtCOVERAGE_TEST_MARKER
();

3018  
uxTask
;

3019 
	}
}

3024 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) || ( 
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 ) )

3026 
ušt16_t
 
	$´vTaskCheckF»eSckS·û
ĞcÚ¡ 
ušt8_t
 * 
pucSckBy‹
 )

3028 
ušt32_t
 
ulCouÁ
 = 0U;

3030  *
pucSckBy‹
 =ğ
tskSTACK_FILL_BYTE
 )

3032 
pucSckBy‹
 -ğ
pÜtSTACK_GROWTH
;

3033 
ulCouÁ
++;

3036 
ulCouÁ
 /ğĞ
ušt32_t
 ) Ğ
SckTy³_t
 );

3038  ( 
ušt16_t
 ) 
ulCouÁ
;

3039 
	}
}

3044 #iàĞ
INCLUDE_uxTaskG‘SckHighW©”M¬k
 == 1 )

3046 
UBa£Ty³_t
 
	$uxTaskG‘SckHighW©”M¬k
Ğ
TaskHªdË_t
 
xTask
 )

3048 
TCB_t
 *
pxTCB
;

3049 
ušt8_t
 *
pucEndOfSck
;

3050 
UBa£Ty³_t
 
uxR‘uº
;

3052 
pxTCB
 = 
	`´vG‘TCBFromHªdË
Ğ
xTask
 );

3054 #ià
pÜtSTACK_GROWTH
 < 0

3056 
pucEndOfSck
 = ( 
ušt8_t
 * ) 
pxTCB
->
pxSck
;

3060 
pucEndOfSck
 = ( 
ušt8_t
 * ) 
pxTCB
->
pxEndOfSck
;

3064 
uxR‘uº
 = ( 
UBa£Ty³_t
 ) 
	`´vTaskCheckF»eSckS·û
Ğ
pucEndOfSck
 );

3066  
uxR‘uº
;

3067 
	}
}

3072 #iàĞ
INCLUDE_vTaskD–‘e
 == 1 )

3074 
	$´vD–‘eTCB
Ğ
TCB_t
 *
pxTCB
 )

3079 
	`pÜtCLEAN_UP_TCB
Ğ
pxTCB
 );

3083 
	`vPÜtF»eAligÃd
Ğ
pxTCB
->
pxSck
 );

3084 
	`vPÜtF»e
Ğ
pxTCB
 );

3085 
	}
}

3090 
	$´vRe£tNextTaskUnblockTime
( )

3092 
TCB_t
 *
pxTCB
;

3094 ifĞ
	`li¡LIST_IS_EMPTY
Ğ
pxD–ayedTaskLi¡
 ) !ğ
pdFALSE
 )

3101 
xNextTaskUnblockTime
 = 
pÜtMAX_DELAY
;

3109 Ğ
pxTCB
 ) = ( 
TCB_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxD–ayedTaskLi¡
 );

3110 
xNextTaskUnblockTime
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ&ĞĞ
pxTCB
 )->
xG’”icLi¡I‹m
 ) );

3112 
	}
}

3115 #iàĞĞ
INCLUDE_xTaskG‘Cu¼’tTaskHªdË
 =ğ1 ) || ( 
cÚfigUSE_MUTEXES
 == 1 ) )

3117 
TaskHªdË_t
 
	$xTaskG‘Cu¼’tTaskHªdË
( )

3119 
TaskHªdË_t
 
xR‘uº
;

3124 
xR‘uº
 = 
pxCu¼’tTCB
;

3126  
xR‘uº
;

3127 
	}
}

3132 #iàĞĞ
INCLUDE_xTaskG‘ScheduËrS‹
 =ğ1 ) || ( 
cÚfigUSE_TIMERS
 == 1 ) )

3134 
Ba£Ty³_t
 
	$xTaskG‘ScheduËrS‹
( )

3136 
Ba£Ty³_t
 
xR‘uº
;

3138 ifĞ
xScheduËrRuÂšg
 =ğ
pdFALSE
 )

3140 
xR‘uº
 = 
skSCHEDULER_NOT_STARTED
;

3144 ifĞ
uxScheduËrSu¥’ded
 =ğĞ
UBa£Ty³_t
 ) 
pdFALSE
 )

3146 
xR‘uº
 = 
skSCHEDULER_RUNNING
;

3150 
xR‘uº
 = 
skSCHEDULER_SUSPENDED
;

3154  
xR‘uº
;

3155 
	}
}

3160 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

3162 
	$vTaskPriÜ™yInh”™
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
 )

3164 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
pxMu‹xHŞd”
;

3168 ifĞ
pxMu‹xHŞd”
 !ğ
NULL
 )

3170 ifĞ
pxTCB
->
uxPriÜ™y
 < 
pxCu¼’tTCB
->uxPriority )

3175 ifĞĞ
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

3177 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ), ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆè
pxCu¼’tTCB
->
uxPriÜ™y
 );

3181 
	`mtCOVERAGE_TEST_MARKER
();

3186 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ&Ğ
pxR—dyTasksLi¡s
[ 
pxTCB
->
uxPriÜ™y
 ] ), &ĞpxTCB->
xG’”icLi¡I‹m
 ) ) !ğ
pdFALSE
 )

3188 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

3190 
	`skRESET_READY_PRIORITY
Ğ
pxTCB
->
uxPriÜ™y
 );

3194 
	`mtCOVERAGE_TEST_MARKER
();

3198 
pxTCB
->
uxPriÜ™y
 = 
pxCu¼’tTCB
->uxPriority;

3199 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

3204 
pxTCB
->
uxPriÜ™y
 = 
pxCu¼’tTCB
->uxPriority;

3207 
	`ŒaûTASK_PRIORITY_INHERIT
Ğ
pxTCB
, 
pxCu¼’tTCB
->
uxPriÜ™y
 );

3211 
	`mtCOVERAGE_TEST_MARKER
();

3216 
	`mtCOVERAGE_TEST_MARKER
();

3218 
	}
}

3223 #iàĞ
cÚfigUSE_MUTEXES
 == 1 )

3225 
	$vTaskPriÜ™yDisšh”™
Ğ
TaskHªdË_t
 cÚ¡ 
pxMu‹xHŞd”
 )

3227 
TCB_t
 * cÚ¡ 
pxTCB
 = ( TCB_ˆ* ) 
pxMu‹xHŞd”
;

3229 ifĞ
pxMu‹xHŞd”
 !ğ
NULL
 )

3231 ifĞ
pxTCB
->
uxPriÜ™y
 !ğpxTCB->
uxBa£PriÜ™y
 )

3235 ifĞ
	`uxLi¡Remove
Ğ&Ğ
pxTCB
->
xG’”icLi¡I‹m
 ) ) =ğĞ
UBa£Ty³_t
 ) 0 )

3237 
	`skRESET_READY_PRIORITY
Ğ
pxTCB
->
uxPriÜ™y
 );

3241 
	`mtCOVERAGE_TEST_MARKER
();

3246 
	`ŒaûTASK_PRIORITY_DISINHERIT
Ğ
pxTCB
,…xTCB->
uxBa£PriÜ™y
 );

3247 
pxTCB
->
uxPriÜ™y
 =…xTCB->
uxBa£PriÜ™y
;

3251 ifĞĞ
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ) ) & 
skEVENT_LIST_ITEM_VALUE_IN_USE
 ) == 0UL )

3253 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTCB
->
xEv’tLi¡I‹m
 ), ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆèpxTCB->
uxPriÜ™y
 );

3257 
	`mtCOVERAGE_TEST_MARKER
();

3259 
	`´vAddTaskToR—dyLi¡
Ğ
pxTCB
 );

3263 
	`mtCOVERAGE_TEST_MARKER
();

3268 
	`mtCOVERAGE_TEST_MARKER
();

3270 
	}
}

3275 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

3277 
	$vTaskEÁ”Cr™iÿl
( )

3279 
	`pÜtDISABLE_INTERRUPTS
();

3281 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

3283 Ğ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 )++;

3287 
	`mtCOVERAGE_TEST_MARKER
();

3289 
	}
}

3294 #iàĞ
pÜtCRITICAL_NESTING_IN_TCB
 == 1 )

3296 
	$vTaskEx™Cr™iÿl
( )

3298 ifĞ
xScheduËrRuÂšg
 !ğ
pdFALSE
 )

3300 ifĞ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 > 0U )

3302 Ğ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 )--;

3304 ifĞ
pxCu¼’tTCB
->
uxCr™iÿlNe¡šg
 == 0U )

3306 
	`pÜtENABLE_INTERRUPTS
();

3310 
	`mtCOVERAGE_TEST_MARKER
();

3315 
	`mtCOVERAGE_TEST_MARKER
();

3320 
	`mtCOVERAGE_TEST_MARKER
();

3322 
	}
}

3327 #iàĞĞ
cÚfigUSE_TRACE_FACILITY
 =ğ1 ) && ( 
cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 == 1 ) )

3329 
	$vTaskLi¡
Ğ* 
pcWr™eBufãr
 )

3331 
TaskStus_t
 *
pxTaskStusA¼ay
;

3332 vŞ©
UBa£Ty³_t
 
uxA¼aySize
, 
x
;

3333 
cStus
;

3361 *
pcWr™eBufãr
 = 0x00;

3365 
uxA¼aySize
 = 
uxCu¼’tNumb”OfTasks
;

3368 
pxTaskStusA¼ay
 = 
	`pvPÜtM®loc
Ğ
uxCu¼’tNumb”OfTasks
 * Ğ
TaskStus_t
 ) );

3370 ifĞ
pxTaskStusA¼ay
 !ğ
NULL
 )

3373 
uxA¼aySize
 = 
	`uxTaskG‘Sy¡emS‹
Ğ
pxTaskStusA¼ay
, uxA¼aySize, 
NULL
 );

3376  
x
 = 0; x < 
uxA¼aySize
; x++ )

3378  
pxTaskStusA¼ay
[ 
x
 ].
eCu¼’tS‹
 )

3380 
eR—dy
: 
cStus
 = 
tskREADY_CHAR
;

3383 
eBlocked
: 
cStus
 = 
tskBLOCKED_CHAR
;

3386 
eSu¥’ded
: 
cStus
 = 
tskSUSPENDED_CHAR
;

3389 
eD–‘ed
: 
cStus
 = 
tskDELETED_CHAR
;

3394 
cStus
 = 0x00;

3398 
	`¥rštf
Ğ
pcWr™eBufãr
, "%s\t\t%c\t%u\t%u\t%u\r\n", 
pxTaskStusA¼ay
[ 
x
 ].
pcTaskName
, 
cStus
, ( èpxTaskStusA¼ay[ x ].
uxCu¼’tPriÜ™y
, ( èpxTaskStusA¼ay[ x ].
usSckHighW©”M¬k
, ( èpxTaskStusA¼ay[ x ].
xTaskNumb”
 );

3399 
pcWr™eBufãr
 +ğ
	`¡¾’
(…cWriteBuffer );

3403 
	`vPÜtF»e
Ğ
pxTaskStusA¼ay
 );

3407 
	`mtCOVERAGE_TEST_MARKER
();

3409 
	}
}

3414 #iàĞĞ
cÚfigGENERATE_RUN_TIME_STATS
 =ğ1 ) && ( 
cÚfigUSE_STATS_FORMATTING_FUNCTIONS
 == 1 ) )

3416 
	$vTaskG‘RunTimeSts
Ğ*
pcWr™eBufãr
 )

3418 
TaskStus_t
 *
pxTaskStusA¼ay
;

3419 vŞ©
UBa£Ty³_t
 
uxA¼aySize
, 
x
;

3420 
ušt32_t
 
ulTÙ®Time
, 
ulStsAsP”ûÁage
;

3422 #ifĞ
cÚfigUSE_TRACE_FACILITY
 != 1 )

3424 #”rÜ 
cÚfigUSE_TRACE_FACILITY
 
mu¡
 
®so
 
be
 
£t
 
to
 1 
š
 
F»eRTOSCÚfig
.
h
Ø
u£
 
	`vTaskG‘RunTimeSts
().

3454 *
pcWr™eBufãr
 = 0x00;

3458 
uxA¼aySize
 = 
uxCu¼’tNumb”OfTasks
;

3461 
pxTaskStusA¼ay
 = 
	`pvPÜtM®loc
Ğ
uxCu¼’tNumb”OfTasks
 * Ğ
TaskStus_t
 ) );

3463 ifĞ
pxTaskStusA¼ay
 !ğ
NULL
 )

3466 
uxA¼aySize
 = 
	`uxTaskG‘Sy¡emS‹
Ğ
pxTaskStusA¼ay
, uxA¼aySize, &
ulTÙ®Time
 );

3469 
ulTÙ®Time
 /= 100UL;

3472 ifĞ
ulTÙ®Time
 > 0 )

3475  
x
 = 0; x < 
uxA¼aySize
; x++ )

3480 
ulStsAsP”ûÁage
 = 
pxTaskStusA¼ay
[ 
x
 ].
ulRunTimeCouÁ”
 / 
ulTÙ®Time
;

3482 ifĞ
ulStsAsP”ûÁage
 > 0UL )

3484 #ifdeà
pÜtLU_PRINTF_SPECIFIER_REQUIRED


3486 
	`¥rštf
Ğ
pcWr™eBufãr
, "%s\t\t%lu\t\t%lu%%\r\n", 
pxTaskStusA¼ay
[ 
x
 ].
pcTaskName
,…xTaskStusA¼ay[ x ].
ulRunTimeCouÁ”
, 
ulStsAsP”ûÁage
 );

3492 
	`¥rštf
Ğ
pcWr™eBufãr
, "%s\t\t%u\t\t%u%%\r\n", 
pxTaskStusA¼ay
[ 
x
 ].
pcTaskName
, ( èpxTaskStusA¼ay[ x ].
ulRunTimeCouÁ”
, ( è
ulStsAsP”ûÁage
 );

3500 #ifdeà
pÜtLU_PRINTF_SPECIFIER_REQUIRED


3502 
	`¥rštf
Ğ
pcWr™eBufãr
, "%s\t\t%lu\t\t<1%%\r\n", 
pxTaskStusA¼ay
[ 
x
 ].
pcTaskName
,…xTaskStusA¼ay[ x ].
ulRunTimeCouÁ”
 );

3508 
	`¥rštf
Ğ
pcWr™eBufãr
, "%s\t\t%u\t\t<1%%\r\n", 
pxTaskStusA¼ay
[ 
x
 ].
pcTaskName
, ( èpxTaskStusA¼ay[ x ].
ulRunTimeCouÁ”
 );

3513 
pcWr™eBufãr
 +ğ
	`¡¾’
(…cWriteBuffer );

3518 
	`mtCOVERAGE_TEST_MARKER
();

3522 
	`vPÜtF»e
Ğ
pxTaskStusA¼ay
 );

3526 
	`mtCOVERAGE_TEST_MARKER
();

3528 
	}
}

3533 
TickTy³_t
 
	$uxTaskRe£tEv’tI‹mV®ue
( )

3535 
TickTy³_t
 
uxR‘uº
;

3537 
uxR‘uº
 = 
	`li¡GET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ) );

3541 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxCu¼’tTCB
->
xEv’tLi¡I‹m
 ), ( ( 
TickTy³_t
 ) 
cÚfigMAX_PRIORITIES
 - ( TickTy³_ˆèpxCu¼’tTCB->
uxPriÜ™y
 ) );

3543  
uxR‘uº
;

3544 
	}
}

3547 #ifdeà
FREERTOS_MODULE_TEST


3548 
	~"sks_‹¡_acûss_funùiÚs.h
"

	@timers.c

67 
	~<¡dlib.h
>

72 
	#MPU_WRAPPERS_INCLUDED_FROM_API_FILE


	)

74 
	~"F»eRTOS.h
"

75 
	~"sk.h
"

76 
	~"queue.h
"

77 
	~"tim”s.h
"

79 #iàĞ
INCLUDE_xTim”P’dFunùiÚC®l
 =ğ1 ) && ( 
cÚfigUSE_TIMERS
 == 0 )

80 #”rÜ 
cÚfigUSE_TIMERS
 
mu¡
 
be
 
£t
 
to
 1Ø
make
 
the
 
xTim”P’dFunùiÚC®l
(è
funùiÚ
 
avaabË
.

87 #undeà
MPU_WRAPPERS_INCLUDED_FROM_API_FILE


94 #iàĞ
cÚfigUSE_TIMERS
 == 1 )

97 
	#tmrNO_DELAY
 ( 
TickTy³_t
 ) 0U

	)

100 
	stmrTim”CÚŒŞ


102 cÚ¡ *
	mpcTim”Name
;

103 
Li¡I‹m_t
 
	mxTim”Li¡I‹m
;

104 
TickTy³_t
 
	mxTim”P”iodInTicks
;

105 
UBa£Ty³_t
 
	muxAutoR–ßd
;

106 *
	mpvTim”ID
;

107 
Tim”C®lbackFunùiÚ_t
 
	mpxC®lbackFunùiÚ
;

108 #ifĞ
cÚfigUSE_TRACE_FACILITY
 == 1 )

109 
UBa£Ty³_t
 
	muxTim”Numb”
;

111 } 
	txTIMER
;

115 
xTIMER
 
	tTim”_t
;

122 
	stmrTim”P¬am‘”s


124 
TickTy³_t
 
	mxMes§geV®ue
;

125 
Tim”_t
 * 
	mpxTim”
;

126 } 
	tTim”P¬am‘”_t
;

129 
	stmrC®lbackP¬am‘”s


131 
P’dedFunùiÚ_t
 
	mpxC®lbackFunùiÚ
;

132 *
	mpvP¬am‘”1
;

133 
ušt32_t
 
	mulP¬am‘”2
;

134 } 
	tC®lbackP¬am‘”s_t
;

138 
	stmrTim”QueueMes§ge


140 
Ba£Ty³_t
 
	mxMes§geID
;

143 
Tim”P¬am‘”_t
 
	mxTim”P¬am‘”s
;

147 #iàĞ
INCLUDE_xTim”P’dFunùiÚC®l
 == 1 )

148 
C®lbackP¬am‘”s_t
 
	mxC®lbackP¬am‘”s
;

150 } 
	mu
;

151 } 
	tD«mÚTaskMes§ge_t
;

159 
PRIVILEGED_DATA
 
Li¡_t
 
	gxAùiveTim”Li¡1
;

160 
PRIVILEGED_DATA
 
Li¡_t
 
	gxAùiveTim”Li¡2
;

161 
PRIVILEGED_DATA
 
Li¡_t
 *
	gpxCu¼’tTim”Li¡
;

162 
PRIVILEGED_DATA
 
Li¡_t
 *
	gpxOv”æowTim”Li¡
;

165 
PRIVILEGED_DATA
 
QueueHªdË_t
 
	gxTim”Queue
 = 
NULL
;

167 #iàĞ
INCLUDE_xTim”G‘Tim”D«mÚTaskHªdË
 == 1 )

169 
PRIVILEGED_DATA
 
TaskHªdË_t
 
	gxTim”TaskHªdË
 = 
NULL
;

181 
	$´vCheckFÜV®idLi¡AndQueue
Ğè
PRIVILEGED_FUNCTION
;

188 
	$´vTim”Task
Ğ*
pvP¬am‘”s
 ) 
PRIVILEGED_FUNCTION
;

194 
	$´vProûssReûivedCommªds
Ğè
PRIVILEGED_FUNCTION
;

200 
Ba£Ty³_t
 
	$´vIn£¹Tim”InAùiveLi¡
Ğ
Tim”_t
 * cÚ¡ 
pxTim”
, cÚ¡ 
TickTy³_t
 
xNextExpœyTime
, cÚ¡ TickTy³_ˆ
xTimeNow
, cÚ¡ TickTy³_ˆ
xCommªdTime
 ) 
PRIVILEGED_FUNCTION
;

206 
	$´vProûssExpœedTim”
ĞcÚ¡ 
TickTy³_t
 
xNextExpœeTime
, cÚ¡ TickTy³_ˆ
xTimeNow
 ) 
PRIVILEGED_FUNCTION
;

212 
	$´vSw™chTim”Li¡s
Ğè
PRIVILEGED_FUNCTION
;

218 
TickTy³_t
 
	$´vSam¶eTimeNow
Ğ
Ba£Ty³_t
 * cÚ¡ 
pxTim”Li¡sW”eSw™ched
 ) 
PRIVILEGED_FUNCTION
;

226 
TickTy³_t
 
	$´vG‘NextExpœeTime
Ğ
Ba£Ty³_t
 * cÚ¡ 
pxLi¡WasEm±y
 ) 
PRIVILEGED_FUNCTION
;

232 
	$´vProûssTim”OrBlockTask
ĞcÚ¡ 
TickTy³_t
 
xNextExpœeTime
, cÚ¡ 
Ba£Ty³_t
 
xLi¡WasEm±y
 ) 
PRIVILEGED_FUNCTION
;

236 
Ba£Ty³_t
 
	$xTim”C»©eTim”Task
( )

238 
Ba£Ty³_t
 
xR‘uº
 = 
pdFAIL
;

244 
	`´vCheckFÜV®idLi¡AndQueue
();

246 ifĞ
xTim”Queue
 !ğ
NULL
 )

248 #iàĞ
INCLUDE_xTim”G‘Tim”D«mÚTaskHªdË
 == 1 )

252 
xR‘uº
 = 
	`xTaskC»©e
Ğ
´vTim”Task
, "Tm¸Svc", ( 
ušt16_t
 ) 
cÚfigTIMER_TASK_STACK_DEPTH
, 
NULL
, ( ( 
UBa£Ty³_t
 ) 
cÚfigTIMER_TASK_PRIORITY
 ) | 
pÜtPRIVILEGE_BIT
, &
xTim”TaskHªdË
 );

257 
xR‘uº
 = 
	`xTaskC»©e
Ğ
´vTim”Task
, "Tm¸Svc", ( 
ušt16_t
 ) 
cÚfigTIMER_TASK_STACK_DEPTH
, 
NULL
, ( ( 
UBa£Ty³_t
 ) 
cÚfigTIMER_TASK_PRIORITY
 ) | 
pÜtPRIVILEGE_BIT
, NULL);

263 
	`mtCOVERAGE_TEST_MARKER
();

266 
	`cÚfigASSERT
Ğ
xR‘uº
 );

267  
xR‘uº
;

268 
	}
}

271 
Tim”HªdË_t
 
	$xTim”C»©e
ĞcÚ¡ * cÚ¡ 
pcTim”Name
, cÚ¡ 
TickTy³_t
 
xTim”P”iodInTicks
, cÚ¡ 
UBa£Ty³_t
 
uxAutoR–ßd
, * cÚ¡ 
pvTim”ID
, 
Tim”C®lbackFunùiÚ_t
 
pxC®lbackFunùiÚ
 )

273 
Tim”_t
 *
pxNewTim”
;

276 ifĞ
xTim”P”iodInTicks
 =ğĞ
TickTy³_t
 ) 0U )

278 
pxNewTim”
 = 
NULL
;

282 
pxNewTim”
 = ( 
Tim”_t
 * ) 
	`pvPÜtM®loc
( ( Timer_t ) );

283 ifĞ
pxNewTim”
 !ğ
NULL
 )

287 
	`´vCheckFÜV®idLi¡AndQueue
();

290 
pxNewTim”
->
pcTim”Name
 =…cTimerName;

291 
pxNewTim”
->
xTim”P”iodInTicks
 = xTimerPeriodInTicks;

292 
pxNewTim”
->
uxAutoR–ßd
 = uxAutoReload;

293 
pxNewTim”
->
pvTim”ID
 =…vTimerID;

294 
pxNewTim”
->
pxC®lbackFunùiÚ
 =…xCallbackFunction;

295 
	`vLi¡In™Ÿli£I‹m
Ğ&Ğ
pxNewTim”
->
xTim”Li¡I‹m
 ) );

297 
	`ŒaûTIMER_CREATE
Ğ
pxNewTim”
 );

301 
	`ŒaûTIMER_CREATE_FAILED
();

306 
	`cÚfigASSERT
ĞĞ
xTim”P”iodInTicks
 > 0 ) );

308  ( 
Tim”HªdË_t
 ) 
pxNewTim”
;

309 
	}
}

312 
Ba£Ty³_t
 
	$xTim”G’”icCommªd
Ğ
Tim”HªdË_t
 
xTim”
, cÚ¡ 
Ba£Ty³_t
 
xCommªdID
, cÚ¡ 
TickTy³_t
 
xO±iÚ®V®ue
, Ba£Ty³_ˆ* cÚ¡ 
pxHigh”PriÜ™yTaskWok’
, cÚ¡ TickTy³_ˆ
xTicksToWa™
 )

314 
Ba£Ty³_t
 
xR‘uº
 = 
pdFAIL
;

315 
D«mÚTaskMes§ge_t
 
xMes§ge
;

319 ifĞ
xTim”Queue
 !ğ
NULL
 )

322 
xMes§ge
.
xMes§geID
 = 
xCommªdID
;

323 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
 = 
xO±iÚ®V®ue
;

324 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
pxTim”
 = ( 
Tim”_t
 * ) 
xTim”
;

326 ifĞ
xCommªdID
 < 
tmrFIRST_FROM_ISR_COMMAND
 )

328 ifĞ
	`xTaskG‘ScheduËrS‹
(è=ğ
skSCHEDULER_RUNNING
 )

330 
xR‘uº
 = 
	`xQueueS’dToBack
Ğ
xTim”Queue
, &
xMes§ge
, 
xTicksToWa™
 );

334 
xR‘uº
 = 
	`xQueueS’dToBack
Ğ
xTim”Queue
, &
xMes§ge
, 
tmrNO_DELAY
 );

339 
xR‘uº
 = 
	`xQueueS’dToBackFromISR
Ğ
xTim”Queue
, &
xMes§ge
, 
pxHigh”PriÜ™yTaskWok’
 );

342 
	`ŒaûTIMER_COMMAND_SEND
Ğ
xTim”
, 
xCommªdID
, 
xO±iÚ®V®ue
, 
xR‘uº
 );

346 
	`mtCOVERAGE_TEST_MARKER
();

349  
xR‘uº
;

350 
	}
}

353 #iàĞ
INCLUDE_xTim”G‘Tim”D«mÚTaskHªdË
 == 1 )

355 
TaskHªdË_t
 
	$xTim”G‘Tim”D«mÚTaskHªdË
( )

359 
	`cÚfigASSERT
ĞĞ
xTim”TaskHªdË
 !ğ
NULL
 ) );

360  
xTim”TaskHªdË
;

361 
	}
}

366 
	$´vProûssExpœedTim”
ĞcÚ¡ 
TickTy³_t
 
xNextExpœeTime
, cÚ¡ TickTy³_ˆ
xTimeNow
 )

368 
Ba£Ty³_t
 
xResuÉ
;

369 
Tim”_t
 * cÚ¡ 
pxTim”
 = ( Tim”_ˆ* ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxCu¼’tTim”Li¡
 );

373 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

374 
	`ŒaûTIMER_EXPIRED
Ğ
pxTim”
 );

378 ifĞ
pxTim”
->
uxAutoR–ßd
 =ğĞ
UBa£Ty³_t
 ) 
pdTRUE
 )

383 ifĞ
	`´vIn£¹Tim”InAùiveLi¡
Ğ
pxTim”
, ( 
xNextExpœeTime
 +…xTim”->
xTim”P”iodInTicks
 ), 
xTimeNow
, xNextExpœeTimè=ğ
pdTRUE
 )

387 
xResuÉ
 = 
	`xTim”G’”icCommªd
Ğ
pxTim”
, 
tmrCOMMAND_START_DONT_TRACE
, 
xNextExpœeTime
, 
NULL
, 
tmrNO_DELAY
 );

388 
	`cÚfigASSERT
Ğ
xResuÉ
 );

389 Ğè
xResuÉ
;

393 
	`mtCOVERAGE_TEST_MARKER
();

398 
	`mtCOVERAGE_TEST_MARKER
();

402 
pxTim”
->
	`pxC®lbackFunùiÚ
ĞĞ
Tim”HªdË_t
 )…xTimer );

403 
	}
}

406 
	$´vTim”Task
Ğ*
pvP¬am‘”s
 )

408 
TickTy³_t
 
xNextExpœeTime
;

409 
Ba£Ty³_t
 
xLi¡WasEm±y
;

412 Ğè
pvP¬am‘”s
;

418 
xNextExpœeTime
 = 
	`´vG‘NextExpœeTime
Ğ&
xLi¡WasEm±y
 );

422 
	`´vProûssTim”OrBlockTask
Ğ
xNextExpœeTime
, 
xLi¡WasEm±y
 );

425 
	`´vProûssReûivedCommªds
();

427 
	}
}

430 
	$´vProûssTim”OrBlockTask
ĞcÚ¡ 
TickTy³_t
 
xNextExpœeTime
, cÚ¡ 
Ba£Ty³_t
 
xLi¡WasEm±y
 )

432 
TickTy³_t
 
xTimeNow
;

433 
Ba£Ty³_t
 
xTim”Li¡sW”eSw™ched
;

435 
	`vTaskSu¥’dAÎ
();

442 
xTimeNow
 = 
	`´vSam¶eTimeNow
Ğ&
xTim”Li¡sW”eSw™ched
 );

443 ifĞ
xTim”Li¡sW”eSw™ched
 =ğ
pdFALSE
 )

446 ifĞĞ
xLi¡WasEm±y
 =ğ
pdFALSE
 ) && ( 
xNextExpœeTime
 <ğ
xTimeNow
 ) )

448 Ğè
	`xTaskResumeAÎ
();

449 
	`´vProûssExpœedTim”
Ğ
xNextExpœeTime
, 
xTimeNow
 );

459 
	`vQueueWa™FÜMes§geRe¡riùed
Ğ
xTim”Queue
, ( 
xNextExpœeTime
 - 
xTimeNow
 ) );

461 ifĞ
	`xTaskResumeAÎ
(è=ğ
pdFALSE
 )

467 
	`pÜtYIELD_WITHIN_API
();

471 
	`mtCOVERAGE_TEST_MARKER
();

477 Ğè
	`xTaskResumeAÎ
();

480 
	}
}

483 
TickTy³_t
 
	$´vG‘NextExpœeTime
Ğ
Ba£Ty³_t
 * cÚ¡ 
pxLi¡WasEm±y
 )

485 
TickTy³_t
 
xNextExpœeTime
;

494 *
pxLi¡WasEm±y
 = 
	`li¡LIST_IS_EMPTY
Ğ
pxCu¼’tTim”Li¡
 );

495 ifĞ*
pxLi¡WasEm±y
 =ğ
pdFALSE
 )

497 
xNextExpœeTime
 = 
	`li¡GET_ITEM_VALUE_OF_HEAD_ENTRY
Ğ
pxCu¼’tTim”Li¡
 );

502 
xNextExpœeTime
 = ( 
TickTy³_t
 ) 0U;

505  
xNextExpœeTime
;

506 
	}
}

509 
TickTy³_t
 
	$´vSam¶eTimeNow
Ğ
Ba£Ty³_t
 * cÚ¡ 
pxTim”Li¡sW”eSw™ched
 )

511 
TickTy³_t
 
xTimeNow
;

512 
PRIVILEGED_DATA
 
TickTy³_t
 
xLa¡Time
 = ( TickType_t ) 0U;

514 
xTimeNow
 = 
	`xTaskG‘TickCouÁ
();

516 ifĞ
xTimeNow
 < 
xLa¡Time
 )

518 
	`´vSw™chTim”Li¡s
();

519 *
pxTim”Li¡sW”eSw™ched
 = 
pdTRUE
;

523 *
pxTim”Li¡sW”eSw™ched
 = 
pdFALSE
;

526 
xLa¡Time
 = 
xTimeNow
;

528  
xTimeNow
;

529 
	}
}

532 
Ba£Ty³_t
 
	$´vIn£¹Tim”InAùiveLi¡
Ğ
Tim”_t
 * cÚ¡ 
pxTim”
, cÚ¡ 
TickTy³_t
 
xNextExpœyTime
, cÚ¡ TickTy³_ˆ
xTimeNow
, cÚ¡ TickTy³_ˆ
xCommªdTime
 )

534 
Ba£Ty³_t
 
xProûssTim”Now
 = 
pdFALSE
;

536 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ), 
xNextExpœyTime
 );

537 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ),…xTimer );

539 ifĞ
xNextExpœyTime
 <ğ
xTimeNow
 )

543 ifĞĞ
xTimeNow
 - 
xCommªdTime
 ) >ğ
pxTim”
->
xTim”P”iodInTicks
 )

547 
xProûssTim”Now
 = 
pdTRUE
;

551 
	`vLi¡In£¹
Ğ
pxOv”æowTim”Li¡
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

556 ifĞĞ
xTimeNow
 < 
xCommªdTime
 ) && ( 
xNextExpœyTime
 >= xCommandTime ) )

561 
xProûssTim”Now
 = 
pdTRUE
;

565 
	`vLi¡In£¹
Ğ
pxCu¼’tTim”Li¡
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

569  
xProûssTim”Now
;

570 
	}
}

573 
	$´vProûssReûivedCommªds
( )

575 
D«mÚTaskMes§ge_t
 
xMes§ge
;

576 
Tim”_t
 *
pxTim”
;

577 
Ba£Ty³_t
 
xTim”Li¡sW”eSw™ched
, 
xResuÉ
;

578 
TickTy³_t
 
xTimeNow
;

580  
	`xQueueReûive
Ğ
xTim”Queue
, &
xMes§ge
, 
tmrNO_DELAY
 ) !ğ
pdFAIL
 )

582 #iàĞ
INCLUDE_xTim”P’dFunùiÚC®l
 == 1 )

586 ifĞ
xMes§ge
.
xMes§geID
 < 0 )

588 cÚ¡ 
C®lbackP¬am‘”s_t
 * cÚ¡ 
pxC®lback
 = &Ğ
xMes§ge
.
u
.
xC®lbackP¬am‘”s
 );

592 
	`cÚfigASSERT
Ğ
pxC®lback
 );

595 
pxC®lback
->
	`pxC®lbackFunùiÚ
ĞpxC®lback->
pvP¬am‘”1
,…xC®lback->
ulP¬am‘”2
 );

599 
	`mtCOVERAGE_TEST_MARKER
();

606 ifĞ
xMes§ge
.
xMes§geID
 >ğĞ
Ba£Ty³_t
 ) 0 )

610 
pxTim”
 = 
xMes§ge
.
u
.
xTim”P¬am‘”s
.pxTimer;

612 ifĞ
	`li¡IS_CONTAINED_WITHIN
Ğ
NULL
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) ) =ğ
pdFALSE
 )

615 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

619 
	`mtCOVERAGE_TEST_MARKER
();

622 
	`ŒaûTIMER_COMMAND_RECEIVED
Ğ
pxTim”
, 
xMes§ge
.
xMes§geID
, xMes§ge.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
 );

630 
xTimeNow
 = 
	`´vSam¶eTimeNow
Ğ&
xTim”Li¡sW”eSw™ched
 );

632  
xMes§ge
.
xMes§geID
 )

634 
tmrCOMMAND_START
 :

635 
tmrCOMMAND_START_FROM_ISR
 :

636 
tmrCOMMAND_RESET
 :

637 
tmrCOMMAND_RESET_FROM_ISR
 :

638 
tmrCOMMAND_START_DONT_TRACE
 :

640 ifĞ
	`´vIn£¹Tim”InAùiveLi¡
Ğ
pxTim”
, 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
 +…xTim”->
xTim”P”iodInTicks
, 
xTimeNow
, xMes§ge.u.xTim”P¬am‘”s.xMes§geV®uè=ğ
pdTRUE
 )

644 
pxTim”
->
	`pxC®lbackFunùiÚ
ĞĞ
Tim”HªdË_t
 )…xTimer );

645 
	`ŒaûTIMER_EXPIRED
Ğ
pxTim”
 );

647 ifĞ
pxTim”
->
uxAutoR–ßd
 =ğĞ
UBa£Ty³_t
 ) 
pdTRUE
 )

649 
xResuÉ
 = 
	`xTim”G’”icCommªd
Ğ
pxTim”
, 
tmrCOMMAND_START_DONT_TRACE
, 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
 +…xTim”->
xTim”P”iodInTicks
, 
NULL
, 
tmrNO_DELAY
 );

650 
	`cÚfigASSERT
Ğ
xResuÉ
 );

651 Ğè
xResuÉ
;

655 
	`mtCOVERAGE_TEST_MARKER
();

660 
	`mtCOVERAGE_TEST_MARKER
();

664 
tmrCOMMAND_STOP
 :

665 
tmrCOMMAND_STOP_FROM_ISR
 :

670 
tmrCOMMAND_CHANGE_PERIOD
 :

671 
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR
 :

672 
pxTim”
->
xTim”P”iodInTicks
 = 
xMes§ge
.
u
.
xTim”P¬am‘”s
.
xMes§geV®ue
;

673 
	`cÚfigASSERT
ĞĞ
pxTim”
->
xTim”P”iodInTicks
 > 0 ) );

681 Ğè
	`´vIn£¹Tim”InAùiveLi¡
Ğ
pxTim”
, ( 
xTimeNow
 +…xTim”->
xTim”P”iodInTicks
 ), xTimeNow, xTimeNow );

684 
tmrCOMMAND_DELETE
 :

687 
	`vPÜtF»e
Ğ
pxTim”
 );

696 
	}
}

699 
	$´vSw™chTim”Li¡s
( )

701 
TickTy³_t
 
xNextExpœeTime
, 
xR–ßdTime
;

702 
Li¡_t
 *
pxTemp
;

703 
Tim”_t
 *
pxTim”
;

704 
Ba£Ty³_t
 
xResuÉ
;

710  
	`li¡LIST_IS_EMPTY
Ğ
pxCu¼’tTim”Li¡
 ) =ğ
pdFALSE
 )

712 
xNextExpœeTime
 = 
	`li¡GET_ITEM_VALUE_OF_HEAD_ENTRY
Ğ
pxCu¼’tTim”Li¡
 );

715 
pxTim”
 = ( 
Tim”_t
 * ) 
	`li¡GET_OWNER_OF_HEAD_ENTRY
Ğ
pxCu¼’tTim”Li¡
 );

716 Ğè
	`uxLi¡Remove
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

717 
	`ŒaûTIMER_EXPIRED
Ğ
pxTim”
 );

722 
pxTim”
->
	`pxC®lbackFunùiÚ
ĞĞ
Tim”HªdË_t
 )…xTimer );

724 ifĞ
pxTim”
->
uxAutoR–ßd
 =ğĞ
UBa£Ty³_t
 ) 
pdTRUE
 )

732 
xR–ßdTime
 = ( 
xNextExpœeTime
 + 
pxTim”
->
xTim”P”iodInTicks
 );

733 ifĞ
xR–ßdTime
 > 
xNextExpœeTime
 )

735 
	`li¡SET_LIST_ITEM_VALUE
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ), 
xR–ßdTime
 );

736 
	`li¡SET_LIST_ITEM_OWNER
Ğ&Ğ
pxTim”
->
xTim”Li¡I‹m
 ),…xTimer );

737 
	`vLi¡In£¹
Ğ
pxCu¼’tTim”Li¡
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) );

741 
xResuÉ
 = 
	`xTim”G’”icCommªd
Ğ
pxTim”
, 
tmrCOMMAND_START_DONT_TRACE
, 
xNextExpœeTime
, 
NULL
, 
tmrNO_DELAY
 );

742 
	`cÚfigASSERT
Ğ
xResuÉ
 );

743 Ğè
xResuÉ
;

748 
	`mtCOVERAGE_TEST_MARKER
();

752 
pxTemp
 = 
pxCu¼’tTim”Li¡
;

753 
pxCu¼’tTim”Li¡
 = 
pxOv”æowTim”Li¡
;

754 
pxOv”æowTim”Li¡
 = 
pxTemp
;

755 
	}
}

758 
	$´vCheckFÜV®idLi¡AndQueue
( )

763 
	`skENTER_CRITICAL
();

765 ifĞ
xTim”Queue
 =ğ
NULL
 )

767 
	`vLi¡In™Ÿli£
Ğ&
xAùiveTim”Li¡1
 );

768 
	`vLi¡In™Ÿli£
Ğ&
xAùiveTim”Li¡2
 );

769 
pxCu¼’tTim”Li¡
 = &
xAùiveTim”Li¡1
;

770 
pxOv”æowTim”Li¡
 = &
xAùiveTim”Li¡2
;

771 
xTim”Queue
 = 
	`xQueueC»©e
ĞĞ
UBa£Ty³_t
 ) 
cÚfigTIMER_QUEUE_LENGTH
, Ğ
D«mÚTaskMes§ge_t
 ) );

772 
	`cÚfigASSERT
Ğ
xTim”Queue
 );

774 #iàĞ
cÚfigQUEUE_REGISTRY_SIZE
 > 0 )

776 ifĞ
xTim”Queue
 !ğ
NULL
 )

778 
	`vQueueAddToRegi¡ry
Ğ
xTim”Queue
, "TmrQ" );

782 
	`mtCOVERAGE_TEST_MARKER
();

789 
	`mtCOVERAGE_TEST_MARKER
();

792 
	`skEXIT_CRITICAL
();

793 
	}
}

796 
Ba£Ty³_t
 
	$xTim”IsTim”Aùive
Ğ
Tim”HªdË_t
 
xTim”
 )

798 
Ba£Ty³_t
 
xTim”IsInAùiveLi¡
;

799 
Tim”_t
 *
pxTim”
 = ( Tim”_ˆ* ) 
xTim”
;

802 
	`skENTER_CRITICAL
();

807 
xTim”IsInAùiveLi¡
 = !Ğ
	`li¡IS_CONTAINED_WITHIN
Ğ
NULL
, &Ğ
pxTim”
->
xTim”Li¡I‹m
 ) ) );

809 
	`skEXIT_CRITICAL
();

811  
xTim”IsInAùiveLi¡
;

812 
	}
}

815 *
	$pvTim”G‘Tim”ID
ĞcÚ¡ 
Tim”HªdË_t
 
xTim”
 )

817 
Tim”_t
 * cÚ¡ 
pxTim”
 = ( Tim”_ˆ* ) 
xTim”
;

819  
pxTim”
->
pvTim”ID
;

820 
	}
}

823 #ifĞ
INCLUDE_xTim”P’dFunùiÚC®l
 == 1 )

825 
Ba£Ty³_t
 
	$xTim”P’dFunùiÚC®lFromISR
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, 
Ba£Ty³_t
 *
pxHigh”PriÜ™yTaskWok’
 )

827 
D«mÚTaskMes§ge_t
 
xMes§ge
;

828 
Ba£Ty³_t
 
xR‘uº
;

832 
xMes§ge
.
xMes§geID
 = 
tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR
;

833 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
pxC®lbackFunùiÚ
 = 
xFunùiÚToP’d
;

834 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
pvP¬am‘”1
 =…vParameter1;

835 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
ulP¬am‘”2
 = ulParameter2;

837 
xR‘uº
 = 
	`xQueueS’dFromISR
Ğ
xTim”Queue
, &
xMes§ge
, 
pxHigh”PriÜ™yTaskWok’
 );

839 
	`ŒaûPEND_FUNC_CALL_FROM_ISR
Ğ
xFunùiÚToP’d
, 
pvP¬am‘”1
, 
ulP¬am‘”2
, 
xR‘uº
 );

841  
xR‘uº
;

842 
	}
}

847 #ifĞ
INCLUDE_xTim”P’dFunùiÚC®l
 == 1 )

849 
Ba£Ty³_t
 
	$xTim”P’dFunùiÚC®l
Ğ
P’dedFunùiÚ_t
 
xFunùiÚToP’d
, *
pvP¬am‘”1
, 
ušt32_t
 
ulP¬am‘”2
, 
TickTy³_t
 
xTicksToWa™
 )

851 
D«mÚTaskMes§ge_t
 
xMes§ge
;

852 
Ba£Ty³_t
 
xR‘uº
;

856 
xMes§ge
.
xMes§geID
 = 
tmrCOMMAND_EXECUTE_CALLBACK
;

857 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
pxC®lbackFunùiÚ
 = 
xFunùiÚToP’d
;

858 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
pvP¬am‘”1
 =…vParameter1;

859 
xMes§ge
.
u
.
xC®lbackP¬am‘”s
.
ulP¬am‘”2
 = ulParameter2;

861 
xR‘uº
 = 
	`xQueueS’dToBack
Ğ
xTim”Queue
, &
xMes§ge
, 
xTicksToWa™
 );

863 
	`ŒaûPEND_FUNC_CALL
Ğ
xFunùiÚToP’d
, 
pvP¬am‘”1
, 
ulP¬am‘”2
, 
xR‘uº
 );

865  
xR‘uº
;

866 
	}
}

	@/usr/include/assert.h

24 #ifdef 
_ASSERT_H


26 #undeà
_ASSERT_H


27 #undeà
as£¹


28 #undeà
__ASSERT_VOID_CAST


30 #ifdef 
__USE_GNU


31 #undeà
as£¹_³¼Ü


36 
	#_ASSERT_H
 1

	)

37 
	~<ã©u»s.h
>

39 #ià
defšed
 
__ılu¥lus
 && 
__GNUC_PREREQ
 (2,95)

40 
	#__ASSERT_VOID_CAST
 
¡©ic_ÿ¡
<>

	)

42 
	#__ASSERT_VOID_CAST
 ()

	)

50 #ifdef 
NDEBUG


52 
	#as£¹
(
ex´
è(
	`__ASSERT_VOID_CAST
 (0))

	)

60 #ifdef 
__USE_GNU


61 
	#as£¹_³¼Ü
(
”ºum
è(
	`__ASSERT_VOID_CAST
 (0))

	)

66 #iâdeà
_ASSERT_H_DECLS


67 
	#_ASSERT_H_DECLS


	)

68 
__BEGIN_DECLS


71 
	$__as£¹_ç
 (
__cÚ¡
 *
__as£¹iÚ
, __cÚ¡ *
__fe
,

72 
__lše
, 
__cÚ¡
 *
__funùiÚ
)

73 
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

76 
	$__as£¹_³¼Ü_ç
 (
__”ºum
, 
__cÚ¡
 *
__fe
,

77 
__lše
,

78 
__cÚ¡
 *
__funùiÚ
)

79 
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

84 
	$__as£¹
 (cÚ¡ *
__as£¹iÚ
, cÚ¡ *
__fe
, 
__lše
)

85 
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

88 
__END_DECLS


91 
	#as£¹
(
ex´
) \

92 ((
ex´
) \

93 ? 
	`__ASSERT_VOID_CAST
 (0) \

94 : 
	`__as£¹_ç
 (
	`__STRING
(
ex´
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

96 #ifdef 
__USE_GNU


97 
	#as£¹_³¼Ü
(
”ºum
) \

98 (!(
”ºum
) \

99 ? 
	`__ASSERT_VOID_CAST
 (0) \

100 : 
	`__as£¹_³¼Ü_ç
 ((
”ºum
), 
__FILE__
, 
__LINE__
, 
__ASSERT_FUNCTION
))

	)

108 #ià
defšed
 
__ılu¥lus
 ? 
	`__GNUC_PREREQ
 (2, 6) : __GNUC_PREREQ (2, 4)

109 
	#__ASSERT_FUNCTION
 
__PRETTY_FUNCTION__


	)

111 #ià
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

112 
	#__ASSERT_FUNCTION
 
__func__


	)

114 
	#__ASSERT_FUNCTION
 ((
__cÚ¡
 *è0)

	)

	@/usr/include/errno.h

23 #iâdef 
_ERRNO_H


27 #iâdef 
__Ãed_Em©h


28 
	#_ERRNO_H
 1

	)

29 
	~<ã©u»s.h
>

32 
	g__BEGIN_DECLS


36 
	~<b™s/”ºo.h
>

37 #undeà
__Ãed_Em©h


39 #ifdef 
_ERRNO_H


46 #iâdef 
”ºo


47 
”ºo
;

50 #ifdeà
__USE_GNU


55 *
´og¿m_švoÿtiÚ_Çme
, *
´og¿m_švoÿtiÚ_shÜt_Çme
;

59 
	g__END_DECLS


67 #ià
defšed
 
__USE_GNU
 || defšed 
__Ãed_”rÜ_t


68 #iâdeà
__”rÜ_t_defšed


69 
	t”rÜ_t
;

70 
	#__”rÜ_t_defšed
 1

	)

72 #undeà
__Ãed_”rÜ_t


	@/usr/include/limits.h

24 #iâdeà
_LIBC_LIMITS_H_


25 
	#_LIBC_LIMITS_H_
 1

	)

27 
	~<ã©u»s.h
>

33 
	#MB_LEN_MAX
 16

	)

38 #ià!
defšed
 
__GNUC__
 || __GNUC__ < 2

43 #iâdeà
_LIMITS_H


44 
	#_LIMITS_H
 1

	)

46 
	~<b™s/wÜdsize.h
>

55 
	#CHAR_BIT
 8

	)

58 
	#SCHAR_MIN
 (-128)

	)

59 
	#SCHAR_MAX
 127

	)

62 
	#UCHAR_MAX
 255

	)

65 #ifdeà
__CHAR_UNSIGNED__


66 
	#CHAR_MIN
 0

	)

67 
	#CHAR_MAX
 
UCHAR_MAX


	)

69 
	#CHAR_MIN
 
SCHAR_MIN


	)

70 
	#CHAR_MAX
 
SCHAR_MAX


	)

74 
	#SHRT_MIN
 (-32768)

	)

75 
	#SHRT_MAX
 32767

	)

78 
	#USHRT_MAX
 65535

	)

81 
	#INT_MIN
 (-
INT_MAX
 - 1)

	)

82 
	#INT_MAX
 2147483647

	)

85 
	#UINT_MAX
 4294967295U

	)

88 #ià
__WORDSIZE
 == 64

89 
	#LONG_MAX
 9223372036854775807L

	)

91 
	#LONG_MAX
 2147483647L

	)

93 
	#LONG_MIN
 (-
LONG_MAX
 - 1L)

	)

96 #ià
__WORDSIZE
 == 64

97 
	#ULONG_MAX
 18446744073709551615UL

	)

99 
	#ULONG_MAX
 4294967295UL

	)

102 #ifdeà
__USE_ISOC99


105 
	#LLONG_MAX
 9223372036854775807LL

	)

106 
	#LLONG_MIN
 (-
LLONG_MAX
 - 1LL)

	)

109 
	#ULLONG_MAX
 18446744073709551615ULL

	)

123 #ià
defšed
 
__GNUC__
 && !defšed 
_GCC_LIMITS_H_


125 #šşude_Ãxˆ<
lim™s
.
h
>

131 #ià
defšed
 
__USE_ISOC99
 && defšed 
__GNUC__


132 #iâdeà
LLONG_MIN


133 
	#LLONG_MIN
 (-
LLONG_MAX
-1)

	)

135 #iâdeà
LLONG_MAX


136 
	#LLONG_MAX
 
__LONG_LONG_MAX__


	)

138 #iâdeà
ULLONG_MAX


139 
	#ULLONG_MAX
 (
LLONG_MAX
 * 2ULL + 1)

	)

143 #ifdef 
__USE_POSIX


145 
	~<b™s/posix1_lim.h
>

148 #ifdef 
__USE_POSIX2


149 
	~<b™s/posix2_lim.h
>

152 #ifdef 
__USE_XOPEN


153 
	~<b™s/xİ’_lim.h
>

	@/usr/include/malloc.h

21 #iâdeà
_MALLOC_H


22 
	#_MALLOC_H
 1

	)

24 
	~<ã©u»s.h
>

25 
	~<¡ddef.h
>

26 
	~<¡dio.h
>

27 
	#__m®loc_±r_t
 *

	)

30 
	#__m®loc_size_t
 
size_t


	)

31 
	#__m®loc_±rdiff_t
 
±rdiff_t


	)

33 #ifdeà
__GNUC__


35 
	#__MALLOC_P
(
¬gs
è¬g 
__THROW


	)

38 
	#__MALLOC_PMT
(
¬gs
è
	)
args

40 #ifdeà
_LIBC


41 
	#__MALLOC_HOOK_VOLATILE


	)

42 
	#__MALLOC_DEPRECATED


	)

44 
	#__MALLOC_HOOK_VOLATILE
 
__vŞ©e


	)

45 
	#__MALLOC_DEPRECATED
 
__©Œibu‹_d•»ÿ‹d__


	)

50 
	#__MALLOC_P
(
¬gs
è
	)
args

51 
	#__MALLOC_PMT
(
¬gs
è
	)
args

52 
	#__MALLOC_HOOK_VOLATILE


	)

53 
	#__MALLOC_DEPRECATED
 
__©Œibu‹_d•»ÿ‹d__


	)

58 
__BEGIN_DECLS


61 *
	$m®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

64 *
	$ÿÎoc
 (
size_t
 
__nmemb
, size_ˆ
__size
)

65 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

72 *
	$»®loc
 (*
__±r
, 
size_t
 
__size
)

73 
__THROW
 
__©Œibu‹_w¬n_unu£d_»suÉ__
;

76 
	$ä“
 (*
__±r
è
__THROW
;

79 
	$cä“
 (*
__±r
è
__THROW
;

82 *
	$mem®ign
 (
size_t
 
__®ignm’t
, size_ˆ
__size
)

83 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

86 *
	$v®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

90 * 
	$pv®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

94 *(*
__mÜecÜe
è(
±rdiff_t
 
__size
);

97 *
	$__deçuÉ_mÜecÜe
 (
±rdiff_t
 
__size
)

98 
__THROW
 
__©Œibu‹_m®loc__
;

102 
	sm®lšfo


104 
¬’a
;

105 
Üdblks
;

106 
smblks
;

107 
hblks
;

108 
hblkhd
;

109 
usmblks
;

110 
fsmblks
;

111 
uÜdblks
;

112 
fÜdblks
;

113 
k“pco¡
;

117 
m®lšfo
 
	$m®lšfo
 (è
__THROW
;

120 #iâdeà
M_MXFAST


121 
	#M_MXFAST
 1

	)

123 #iâdeà
M_NLBLKS


124 
	#M_NLBLKS
 2

	)

126 #iâdeà
M_GRAIN


127 
	#M_GRAIN
 3

	)

129 #iâdeà
M_KEEP


130 
	#M_KEEP
 4

	)

134 
	#M_TRIM_THRESHOLD
 -1

	)

135 
	#M_TOP_PAD
 -2

	)

136 
	#M_MMAP_THRESHOLD
 -3

	)

137 
	#M_MMAP_MAX
 -4

	)

138 
	#M_CHECK_ACTION
 -5

	)

139 
	#M_PERTURB
 -6

	)

140 
	#M_ARENA_TEST
 -7

	)

141 
	#M_ARENA_MAX
 -8

	)

144 
	$m®lİt
 (
__·¿m
, 
__v®
è
__THROW
;

148 
	$m®loc_Œim
 (
size_t
 
__·d
è
__THROW
;

152 
size_t
 
	$m®loc_u§bË_size
 (*
__±r
è
__THROW
;

155 
	$m®loc_¡©s
 (è
__THROW
;

158 
	$m®loc_šfo
 (
__İtiÚs
, 
FILE
 *
__å
è
__THROW
;

161 *
	$m®loc_g‘_¡©e
 (è
__THROW
;

165 
	$m®loc_£t_¡©e
 (*
__±r
è
__THROW
;

170 (*
__MALLOC_HOOK_VOLATILE
 
__m®loc_š™Ÿlize_hook
) ()

171 
__MALLOC_DEPRECATED
;

173 (*
__MALLOC_HOOK_VOLATILE
 
__ä“_hook
è(*
__±r
,

174 
__cÚ¡
 
__m®loc_±r_t
)

175 
__MALLOC_DEPRECATED
;

176 *(*
__MALLOC_HOOK_VOLATILE
 
__m®loc_hook
è(
size_t
 
__size
,

177 
__cÚ¡
 
__m®loc_±r_t
)

178 
__MALLOC_DEPRECATED
;

179 *(*
__MALLOC_HOOK_VOLATILE
 
__»®loc_hook
è(*
__±r
,

180 
size_t
 
__size
,

181 
__cÚ¡
 
__m®loc_±r_t
)

182 
__MALLOC_DEPRECATED
;

183 *(*
__MALLOC_HOOK_VOLATILE
 
__mem®ign_hook
è(
size_t
 
__®ignm’t
,

184 
size_t
 
__size
,

185 
__cÚ¡
 
__m®loc_±r_t
)

186 
__MALLOC_DEPRECATED
;

187 (*
__MALLOC_HOOK_VOLATILE
 
__aá”_mÜecÜe_hook
) ();

190 
	$__m®loc_check_š™
 (è
__THROW
 
__MALLOC_DEPRECATED
;

193 
__END_DECLS


	@/usr/include/setjmp.h

23 #iâdef 
_SETJMP_H


24 
	#_SETJMP_H
 1

	)

26 
	~<ã©u»s.h
>

28 
	g__BEGIN_DECLS


30 
	~<b™s/£tjmp.h
>

31 
	~<b™s/sig£t.h
>

35 
	s__jmp_buf_g


41 
__jmp_buf
 
	m__jmpbuf
;

42 
	m__mask_was_§ved
;

43 
__sig£t_t
 
	m__§ved_mask
;

47 
__BEGIN_NAMESPACE_STD


49 
__jmp_buf_g
 
	tjmp_buf
[1];

53 
	$£tjmp
 (
jmp_buf
 
__’v
è
__THROWNL
;

55 
__END_NAMESPACE_STD


60 
	$__sig£tjmp
 (
__jmp_buf_g
 
__’v
[1], 
__§vemask
è
__THROWNL
;

62 #iâdef 
__FAVOR_BSD


65 
	$_£tjmp
 (
__jmp_buf_g
 
__’v
[1]è
__THROWNL
;

69 
	#£tjmp
(
’v
è
	`_£tjmp
 (’v)

	)

74 
	#£tjmp
(
’v
è
	`£tjmp
 (’v)

	)

78 
__BEGIN_NAMESPACE_STD


82 
	$lÚgjmp
 (
__jmp_buf_g
 
__’v
[1], 
__v®
)

83 
__THROWNL
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

85 
__END_NAMESPACE_STD


87 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN


91 
	$_lÚgjmp
 (
__jmp_buf_g
 
__’v
[1], 
__v®
)

92 
__THROWNL
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

96 #ifdef 
__USE_POSIX


100 
__jmp_buf_g
 
	tsigjmp_buf
[1];

104 
	#sig£tjmp
(
’v
, 
§vemask
è
	`__sig£tjmp
 (’v, savemask)

	)

110 
	$siglÚgjmp
 (
sigjmp_buf
 
__’v
, 
__v®
)

111 
__THROWNL
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

116 #ià
__USE_FORTIFY_LEVEL
 > 0

117 
	~<b™s/£tjmp2.h
>

120 
__END_DECLS


	@/usr/include/signal.h

23 #iâdef 
_SIGNAL_H


25 #ià!
defšed
 
__Ãed_sig_©omic_t
 && !defšed 
__Ãed_sig£t_t


26 
	#_SIGNAL_H


	)

29 
	~<ã©u»s.h
>

31 
	g__BEGIN_DECLS


33 
	~<b™s/sig£t.h
>

37 #ià
defšed
 
__Ãed_sig_©omic_t
 || defšed 
_SIGNAL_H


38 #iâdeà
__sig_©omic_t_defšed


39 
	#__sig_©omic_t_defšed


	)

40 
__BEGIN_NAMESPACE_STD


41 
__sig_©omic_t
 
	tsig_©omic_t
;

42 
	g__END_NAMESPACE_STD


44 #undeà
__Ãed_sig_©omic_t


47 #ià
defšed
 
__Ãed_sig£t_t
 || (defšed 
_SIGNAL_H
 && defšed 
__USE_POSIX
)

48 #iâdeà
__sig£t_t_defšed


49 
	#__sig£t_t_defšed


	)

50 
__sig£t_t
 
	tsig£t_t
;

52 #undeà
__Ãed_sig£t_t


55 #ifdeà
_SIGNAL_H


57 
	~<b™s/ty³s.h
>

58 
	~<b™s/signum.h
>

60 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K


61 #iâdeà
__pid_t_defšed


62 
__pid_t
 
	tpid_t
;

63 
	#__pid_t_defšed


	)

65 #ifdeà
__USE_XOPEN


67 #iâdeà
__uid_t_defšed


68 
__uid_t
 
	tuid_t
;

69 
	#__uid_t_defšed


	)

73 #ifdeà
__USE_POSIX199309


75 
	#__Ãed_time¥ec


	)

76 
	~<time.h
>

79 
	~<b™s/sigšfo.h
>

84 (*
	t__sighªdËr_t
) ();

89 
__sighªdËr_t
 
	$__sysv_sigÇl
 (
__sig
, 
__sighªdËr_t
 
__hªdËr
)

90 
__THROW
;

91 #ifdeà
__USE_GNU


92 
__sighªdËr_t
 
	$sysv_sigÇl
 (
__sig
, 
__sighªdËr_t
 
__hªdËr
)

93 
__THROW
;

99 
__BEGIN_NAMESPACE_STD


100 #ifdeà
__USE_BSD


101 
__sighªdËr_t
 
	$sigÇl
 (
__sig
, 
__sighªdËr_t
 
__hªdËr
)

102 
__THROW
;

105 #ifdeà
__REDIRECT_NTH


106 
__sighªdËr_t
 
	`__REDIRECT_NTH
 (
sigÇl
,

107 (
__sig
, 
__sighªdËr_t
 
__hªdËr
),

108 
__sysv_sigÇl
);

110 
	#sigÇl
 
__sysv_sigÇl


	)

113 
__END_NAMESPACE_STD


115 #ifdeà
__USE_XOPEN


118 
__sighªdËr_t
 
	$bsd_sigÇl
 (
__sig
, 
__sighªdËr_t
 
__hªdËr
)

119 
__THROW
;

125 #ifdeà
__USE_POSIX


126 
	$kl
 (
__pid_t
 
__pid
, 
__sig
è
__THROW
;

129 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN_EXTENDED


133 
	$kÍg
 (
__pid_t
 
__pg½
, 
__sig
è
__THROW
;

136 
__BEGIN_NAMESPACE_STD


138 
	$¿i£
 (
__sig
è
__THROW
;

139 
__END_NAMESPACE_STD


141 #ifdeà
__USE_SVID


143 
__sighªdËr_t
 
	$ssigÇl
 (
__sig
, 
__sighªdËr_t
 
__hªdËr
)

144 
__THROW
;

145 
	$gsigÇl
 (
__sig
è
__THROW
;

148 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN2K


150 
	`psigÇl
 (
__sig
, 
__cÚ¡
 *
__s
);

153 #ifdeà
__USE_XOPEN2K


155 
	`psigšfo
 (
__cÚ¡
 
sigšfo_t
 *
__pšfo
, __cÚ¡ *
__s
);

168 
	`__sig·u£
 (
__sig_Ü_mask
, 
__is_sig
);

170 #ifdeà
__FAVOR_BSD


173 
	$sig·u£
 (
__mask
è
__THROW
 
__©Œibu‹_d•»ÿ‹d__
;

175 #ifdeà
__USE_XOPEN


176 #ifdeà
__GNUC__


177 
	$sig·u£
 (
__sig
è
	`__asm__
 ("__xpg_sigpause");

180 
	#sig·u£
(
sig
è
	`__sig·u£
 ((sig), 1)

	)

186 #ifdeà
__USE_BSD


193 
	#sigmask
(
sig
è
	`__sigmask
(sig)

	)

196 
	$sigblock
 (
__mask
è
__THROW
 
__©Œibu‹_d•»ÿ‹d__
;

199 
	$sig£tmask
 (
__mask
è
__THROW
 
__©Œibu‹_d•»ÿ‹d__
;

202 
	$sigg‘mask
 (è
__THROW
 
__©Œibu‹_d•»ÿ‹d__
;

206 #ifdeà
__USE_MISC


207 
	#NSIG
 
_NSIG


	)

210 #ifdeà
__USE_GNU


211 
__sighªdËr_t
 
	tsighªdËr_t
;

215 #ifdeà
__USE_BSD


216 
__sighªdËr_t
 
	tsig_t
;

219 #ifdeà
__USE_POSIX


222 
	$sigem±y£t
 (
sig£t_t
 *
__£t
è
__THROW
 
	`__nÚnuÎ
 ((1));

225 
	$sigfl£t
 (
sig£t_t
 *
__£t
è
__THROW
 
	`__nÚnuÎ
 ((1));

228 
	$sigadd£t
 (
sig£t_t
 *
__£t
, 
__signo
è
__THROW
 
	`__nÚnuÎ
 ((1));

231 
	$sigd–£t
 (
sig£t_t
 *
__£t
, 
__signo
è
__THROW
 
	`__nÚnuÎ
 ((1));

234 
	$sigismemb”
 (
__cÚ¡
 
sig£t_t
 *
__£t
, 
__signo
)

235 
__THROW
 
	`__nÚnuÎ
 ((1));

237 #ifdeà
__USE_GNU


239 
	$sigi£m±y£t
 (
__cÚ¡
 
sig£t_t
 *
__£t
è
__THROW
 
	`__nÚnuÎ
 ((1));

242 
	$sigªd£t
 (
sig£t_t
 *
__£t
, 
__cÚ¡
 sig£t_ˆ*
__Ëá
,

243 
__cÚ¡
 
sig£t_t
 *
__right
è
__THROW
 
	`__nÚnuÎ
 ((1, 2, 3));

246 
	$sigÜ£t
 (
sig£t_t
 *
__£t
, 
__cÚ¡
 sig£t_ˆ*
__Ëá
,

247 
__cÚ¡
 
sig£t_t
 *
__right
è
__THROW
 
	`__nÚnuÎ
 ((1, 2, 3));

252 
	~<b™s/sigaùiÚ.h
>

255 
	$sig´ocmask
 (
__how
, 
__cÚ¡
 
sig£t_t
 *
__»¡riù
 
__£t
,

256 
sig£t_t
 *
__»¡riù
 
__o£t
è
__THROW
;

263 
	$sigsu¥’d
 (
__cÚ¡
 
sig£t_t
 *
__£t
è
	`__nÚnuÎ
 ((1));

266 
	$sigaùiÚ
 (
__sig
, 
__cÚ¡
 
sigaùiÚ
 *
__»¡riù
 
__aù
,

267 
sigaùiÚ
 *
__»¡riù
 
__ßù
è
__THROW
;

270 
	$sig³ndšg
 (
sig£t_t
 *
__£t
è
__THROW
 
	`__nÚnuÎ
 ((1));

277 
	$sigwa™
 (
__cÚ¡
 
sig£t_t
 *
__»¡riù
 
__£t
, *__»¡riù 
__sig
)

278 
	`__nÚnuÎ
 ((1, 2));

280 #ifdeà
__USE_POSIX199309


285 
	$sigwa™šfo
 (
__cÚ¡
 
sig£t_t
 *
__»¡riù
 
__£t
,

286 
sigšfo_t
 *
__»¡riù
 
__šfo
è
	`__nÚnuÎ
 ((1));

293 
	$sigtimedwa™
 (
__cÚ¡
 
sig£t_t
 *
__»¡riù
 
__£t
,

294 
sigšfo_t
 *
__»¡riù
 
__šfo
,

295 
__cÚ¡
 
time¥ec
 *
__»¡riù
 
__timeout
)

296 
	`__nÚnuÎ
 ((1));

300 
	$sigqueue
 (
__pid_t
 
__pid
, 
__sig
, 
__cÚ¡
 
sigv®
 
__v®
)

301 
__THROW
;

306 #ifdeà
__USE_BSD


310 
__cÚ¡
 *__cÚ¡ 
_sys_sigli¡
[
_NSIG
];

311 
__cÚ¡
 *__cÚ¡ 
sys_sigli¡
[
_NSIG
];

314 
	ssigvec


316 
__sighªdËr_t
 
sv_hªdËr
;

317 
sv_mask
;

319 
sv_æags
;

320 
	#sv_Ú¡ack
 
sv_æags


	)

324 
	#SV_ONSTACK
 (1 << 0)

	)

325 
	#SV_INTERRUPT
 (1 << 1)

	)

326 
	#SV_RESETHAND
 (1 << 2)

	)

334 
	$sigvec
 (
__sig
, 
__cÚ¡
 
sigvec
 *
__vec
,

335 
sigvec
 *
__ovec
è
__THROW
;

339 
	~<b™s/sigcÚ‹xt.h
>

342 
	$sig»tuº
 (
sigcÚ‹xt
 *
__sı
è
__THROW
;

347 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


348 
	#__Ãed_size_t


	)

349 
	~<¡ddef.h
>

354 
	$sigš‹¼u±
 (
__sig
, 
__š‹¼u±
è
__THROW
;

356 
	~<b™s/sig¡ack.h
>

357 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8


359 
	~<sys/ucÚ‹xt.h
>

365 
	$sig¡ack
 (
sig¡ack
 *
__ss
, sig¡ack *
__oss
)

366 
__THROW
 
__©Œibu‹_d•»ÿ‹d__
;

370 
	$sig®t¡ack
 (
__cÚ¡
 
sig®t¡ack
 *
__»¡riù
 
__ss
,

371 
sig®t¡ack
 *
__»¡riù
 
__oss
è
__THROW
;

375 #ifdeà
__USE_XOPEN_EXTENDED


379 
	$sighŞd
 (
__sig
è
__THROW
;

382 
	$sig»l£
 (
__sig
è
__THROW
;

385 
	$sigignÜe
 (
__sig
è
__THROW
;

388 
__sighªdËr_t
 
	$sig£t
 (
__sig
, 
__sighªdËr_t
 
__di¥
è
__THROW
;

391 #ià
defšed
 
__USE_POSIX199506
 || defšed 
__USE_UNIX98


394 
	~<b™s/±h»adty³s.h
>

395 
	~<b™s/sigth»ad.h
>

402 
	$__libc_cu¼’t_sig¹mš
 (è
__THROW
;

404 
	$__libc_cu¼’t_sig¹max
 (è
__THROW
;

408 
__END_DECLS


	@/usr/include/stdint.h

23 #iâdeà
_STDINT_H


24 
	#_STDINT_H
 1

	)

26 
	~<ã©u»s.h
>

27 
	~<b™s/wch¬.h
>

28 
	~<b™s/wÜdsize.h
>

35 #iâdeà
__št8_t_defšed


36 
	#__št8_t_defšed


	)

37 sigÃd 
	tšt8_t
;

38 
	tšt16_t
;

39 
	tšt32_t
;

40 #ià
__WORDSIZE
 == 64

41 
	tšt64_t
;

43 
__ex‹nsiÚ__


44 
	tšt64_t
;

49 
	tušt8_t
;

50 
	tušt16_t
;

51 #iâdeà
__ušt32_t_defšed


52 
	tušt32_t
;

53 
	#__ušt32_t_defšed


	)

55 #ià
__WORDSIZE
 == 64

56 
	tušt64_t
;

58 
__ex‹nsiÚ__


59 
	tušt64_t
;

66 sigÃd 
	tšt_Ëa¡8_t
;

67 
	tšt_Ëa¡16_t
;

68 
	tšt_Ëa¡32_t
;

69 #ià
__WORDSIZE
 == 64

70 
	tšt_Ëa¡64_t
;

72 
__ex‹nsiÚ__


73 
	tšt_Ëa¡64_t
;

77 
	tušt_Ëa¡8_t
;

78 
	tušt_Ëa¡16_t
;

79 
	tušt_Ëa¡32_t
;

80 #ià
__WORDSIZE
 == 64

81 
	tušt_Ëa¡64_t
;

83 
__ex‹nsiÚ__


84 
	tušt_Ëa¡64_t
;

91 sigÃd 
	tšt_ç¡8_t
;

92 #ià
__WORDSIZE
 == 64

93 
	tšt_ç¡16_t
;

94 
	tšt_ç¡32_t
;

95 
	tšt_ç¡64_t
;

97 
	tšt_ç¡16_t
;

98 
	tšt_ç¡32_t
;

99 
__ex‹nsiÚ__


100 
	tšt_ç¡64_t
;

104 
	tušt_ç¡8_t
;

105 #ià
__WORDSIZE
 == 64

106 
	tušt_ç¡16_t
;

107 
	tušt_ç¡32_t
;

108 
	tušt_ç¡64_t
;

110 
	tušt_ç¡16_t
;

111 
	tušt_ç¡32_t
;

112 
__ex‹nsiÚ__


113 
	tušt_ç¡64_t
;

118 #ià
__WORDSIZE
 == 64

119 #iâdeà
__šŒ_t_defšed


120 
	tšŒ_t
;

121 
	#__šŒ_t_defšed


	)

123 
	tušŒ_t
;

125 #iâdeà
__šŒ_t_defšed


126 
	tšŒ_t
;

127 
	#__šŒ_t_defšed


	)

129 
	tušŒ_t
;

134 #ià
__WORDSIZE
 == 64

135 
	tštmax_t
;

136 
	tuštmax_t
;

138 
__ex‹nsiÚ__


139 
	tštmax_t
;

140 
__ex‹nsiÚ__


141 
	tuštmax_t
;

147 #ià!
defšed
 
__ılu¥lus
 || defšed 
__STDC_LIMIT_MACROS


149 #ià
__WORDSIZE
 == 64

150 
	#__INT64_C
(
c
èø## 
L


	)

151 
	#__UINT64_C
(
c
èø## 
UL


	)

153 
	#__INT64_C
(
c
èø## 
LL


	)

154 
	#__UINT64_C
(
c
èø## 
ULL


	)

160 
	#INT8_MIN
 (-128)

	)

161 
	#INT16_MIN
 (-32767-1)

	)

162 
	#INT32_MIN
 (-2147483647-1)

	)

163 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

165 
	#INT8_MAX
 (127)

	)

166 
	#INT16_MAX
 (32767)

	)

167 
	#INT32_MAX
 (2147483647)

	)

168 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

171 
	#UINT8_MAX
 (255)

	)

172 
	#UINT16_MAX
 (65535)

	)

173 
	#UINT32_MAX
 (4294967295U)

	)

174 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

178 
	#INT_LEAST8_MIN
 (-128)

	)

179 
	#INT_LEAST16_MIN
 (-32767-1)

	)

180 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

181 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

183 
	#INT_LEAST8_MAX
 (127)

	)

184 
	#INT_LEAST16_MAX
 (32767)

	)

185 
	#INT_LEAST32_MAX
 (2147483647)

	)

186 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

189 
	#UINT_LEAST8_MAX
 (255)

	)

190 
	#UINT_LEAST16_MAX
 (65535)

	)

191 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

192 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

196 
	#INT_FAST8_MIN
 (-128)

	)

197 #ià
__WORDSIZE
 == 64

198 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

199 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

201 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

202 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

204 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

206 
	#INT_FAST8_MAX
 (127)

	)

207 #ià
__WORDSIZE
 == 64

208 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

209 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

211 
	#INT_FAST16_MAX
 (2147483647)

	)

212 
	#INT_FAST32_MAX
 (2147483647)

	)

214 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

217 
	#UINT_FAST8_MAX
 (255)

	)

218 #ià
__WORDSIZE
 == 64

219 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

220 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

222 
	#UINT_FAST16_MAX
 (4294967295U)

	)

223 
	#UINT_FAST32_MAX
 (4294967295U)

	)

225 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

229 #ià
__WORDSIZE
 == 64

230 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

231 
	#INTPTR_MAX
 (9223372036854775807L)

	)

232 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

234 
	#INTPTR_MIN
 (-2147483647-1)

	)

235 
	#INTPTR_MAX
 (2147483647)

	)

236 
	#UINTPTR_MAX
 (4294967295U)

	)

241 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

243 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

246 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

252 #ià
__WORDSIZE
 == 64

253 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

254 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

256 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

257 
	#PTRDIFF_MAX
 (2147483647)

	)

261 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

262 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

265 #ià
__WORDSIZE
 == 64

266 
	#SIZE_MAX
 (18446744073709551615UL)

	)

268 
	#SIZE_MAX
 (4294967295U)

	)

272 #iâdeà
WCHAR_MIN


274 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

275 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

279 
	#WINT_MIN
 (0u)

	)

280 
	#WINT_MAX
 (4294967295u)

	)

287 #ià!
defšed
 
__ılu¥lus
 || defšed 
__STDC_CONSTANT_MACROS


290 
	#INT8_C
(
c
è
	)
c

291 
	#INT16_C
(
c
è
	)
c

292 
	#INT32_C
(
c
è
	)
c

293 #ià
__WORDSIZE
 == 64

294 
	#INT64_C
(
c
èø## 
L


	)

296 
	#INT64_C
(
c
èø## 
LL


	)

300 
	#UINT8_C
(
c
è
	)
c

301 
	#UINT16_C
(
c
è
	)
c

302 
	#UINT32_C
(
c
èø## 
U


	)

303 #ià
__WORDSIZE
 == 64

304 
	#UINT64_C
(
c
èø## 
UL


	)

306 
	#UINT64_C
(
c
èø## 
ULL


	)

310 #ià
__WORDSIZE
 == 64

311 
	#INTMAX_C
(
c
èø## 
L


	)

312 
	#UINTMAX_C
(
c
èø## 
UL


	)

314 
	#INTMAX_C
(
c
èø## 
LL


	)

315 
	#UINTMAX_C
(
c
èø## 
ULL


	)

	@/usr/include/stdio.h

24 #iâdeà
_STDIO_H


26 #ià!
defšed
 
__Ãed_FILE
 && !defšed 
__Ãed___FILE


27 
	#_STDIO_H
 1

	)

28 
	~<ã©u»s.h
>

30 
	g__BEGIN_DECLS


32 
	#__Ãed_size_t


	)

33 
	#__Ãed_NULL


	)

34 
	~<¡ddef.h
>

36 
	~<b™s/ty³s.h
>

37 
	#__Ãed_FILE


	)

38 
	#__Ãed___FILE


	)

42 #ià!
defšed
 
__FILE_defšed
 && defšed 
__Ãed_FILE


45 
	g_IO_FILE
;

47 
__BEGIN_NAMESPACE_STD


49 
_IO_FILE
 
	tFILE
;

50 
	g__END_NAMESPACE_STD


51 #ià
defšed
 
__USE_LARGEFILE64
 || defšed 
__USE_SVID
 || defšed 
__USE_POSIX
 \

52 || 
defšed
 
	g__USE_BSD
 || defšed 
	g__USE_ISOC99
 || defšed 
	g__USE_XOPEN
 \

53 || 
defšed
 
__USE_POSIX2


54 
	$__USING_NAMESPACE_STD
(
FILE
)

57 
	#__FILE_defšed
 1

	)

59 #undeà
__Ãed_FILE


62 #ià!
defšed
 
____FILE_defšed
 && defšed 
__Ãed___FILE


65 
_IO_FILE
 
	t__FILE
;

67 
	#____FILE_defšed
 1

	)

69 #undeà
__Ãed___FILE


72 #ifdef 
_STDIO_H


73 
	#_STDIO_USES_IOSTREAM


	)

75 
	~<libio.h
>

77 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8


78 #ifdeà
__GNUC__


79 #iâdeà
_VA_LIST_DEFINED


80 
_G_va_li¡
 
	tva_li¡
;

81 
	#_VA_LIST_DEFINED


	)

84 
	~<¡d¬g.h
>

88 #ifdeà
__USE_XOPEN2K8


89 #iâdeà
__off_t_defšed


90 #iâdeà
__USE_FILE_OFFSET64


91 
__off_t
 
	toff_t
;

93 
__off64_t
 
	toff_t
;

95 
	#__off_t_defšed


	)

97 #ià
defšed
 
__USE_LARGEFILE64
 && !defšed 
__off64_t_defšed


98 
__off64_t
 
	toff64_t
;

99 
	#__off64_t_defšed


	)

102 #iâdeà
__ssize_t_defšed


103 
__ssize_t
 
	tssize_t
;

104 
	#__ssize_t_defšed


	)

109 
__BEGIN_NAMESPACE_STD


110 #iâdeà
__USE_FILE_OFFSET64


111 
_G_åos_t
 
	tåos_t
;

113 
_G_åos64_t
 
	tåos_t
;

115 
__END_NAMESPACE_STD


116 #ifdeà
__USE_LARGEFILE64


117 
_G_åos64_t
 
	tåos64_t
;

121 
	#_IOFBF
 0

	)

122 
	#_IOLBF
 1

	)

123 
	#_IONBF
 2

	)

127 #iâdeà
BUFSIZ


128 
	#BUFSIZ
 
_IO_BUFSIZ


	)

134 #iâdeà
EOF


135 
	#EOF
 (-1)

	)

141 
	#SEEK_SET
 0

	)

142 
	#SEEK_CUR
 1

	)

143 
	#SEEK_END
 2

	)

144 #ifdeà
__USE_GNU


145 
	#SEEK_DATA
 3

	)

146 
	#SEEK_HOLE
 4

	)

150 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


152 
	#P_tmpdœ
 "/tmp"

	)

165 
	~<b™s/¡dio_lim.h
>

169 
_IO_FILE
 *
¡dš
;

170 
_IO_FILE
 *
¡dout
;

171 
_IO_FILE
 *
¡d”r
;

173 
	#¡dš
 
¡dš


	)

174 
	#¡dout
 
¡dout


	)

175 
	#¡d”r
 
¡d”r


	)

177 
__BEGIN_NAMESPACE_STD


179 
	$»move
 (
__cÚ¡
 *
__f’ame
è
__THROW
;

181 
	$»Çme
 (
__cÚ¡
 *
__Şd
, __cÚ¡ *
__Ãw
è
__THROW
;

182 
__END_NAMESPACE_STD


184 #ifdeà
__USE_ATFILE


186 
	$»Çm—t
 (
__Şdfd
, 
__cÚ¡
 *
__Şd
, 
__Ãwfd
,

187 
__cÚ¡
 *
__Ãw
è
__THROW
;

190 
__BEGIN_NAMESPACE_STD


195 #iâdeà
__USE_FILE_OFFSET64


196 
FILE
 *
	$tmpfe
 (è
__wur
;

198 #ifdeà
__REDIRECT


199 
FILE
 *
	`__REDIRECT
 (
tmpfe
, (), 
tmpfe64
è
__wur
;

201 
	#tmpfe
 
tmpfe64


	)

205 #ifdeà
__USE_LARGEFILE64


206 
FILE
 *
	$tmpfe64
 (è
__wur
;

210 *
	$tm²am
 (*
__s
è
__THROW
 
__wur
;

211 
__END_NAMESPACE_STD


213 #ifdeà
__USE_MISC


216 *
	$tm²am_r
 (*
__s
è
__THROW
 
__wur
;

220 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


228 *
	$‹m²am
 (
__cÚ¡
 *
__dœ
, __cÚ¡ *
__pfx
)

229 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

233 
__BEGIN_NAMESPACE_STD


238 
	`fşo£
 (
FILE
 *
__¡»am
);

243 
	`fæush
 (
FILE
 *
__¡»am
);

244 
__END_NAMESPACE_STD


246 #ifdeà
__USE_MISC


253 
	`fæush_uÆocked
 (
FILE
 *
__¡»am
);

256 #ifdeà
__USE_GNU


263 
	`fşo£®l
 ();

267 
__BEGIN_NAMESPACE_STD


268 #iâdeà
__USE_FILE_OFFSET64


273 
FILE
 *
	$fİ’
 (
__cÚ¡
 *
__»¡riù
 
__f’ame
,

274 
__cÚ¡
 *
__»¡riù
 
__modes
è
__wur
;

279 
FILE
 *
	$äeİ’
 (
__cÚ¡
 *
__»¡riù
 
__f’ame
,

280 
__cÚ¡
 *
__»¡riù
 
__modes
,

281 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

283 #ifdeà
__REDIRECT


284 
FILE
 *
	`__REDIRECT
 (
fİ’
, (
__cÚ¡
 *
__»¡riù
 
__f’ame
,

285 
__cÚ¡
 *
__»¡riù
 
__modes
), 
fİ’64
)

286 
__wur
;

287 
FILE
 *
	`__REDIRECT
 (
äeİ’
, (
__cÚ¡
 *
__»¡riù
 
__f’ame
,

288 
__cÚ¡
 *
__»¡riù
 
__modes
,

289 
FILE
 *
__»¡riù
 
__¡»am
), 
äeİ’64
)

290 
__wur
;

292 
	#fİ’
 
fİ’64


	)

293 
	#äeİ’
 
äeİ’64


	)

296 
__END_NAMESPACE_STD


297 #ifdeà
__USE_LARGEFILE64


298 
FILE
 *
	$fİ’64
 (
__cÚ¡
 *
__»¡riù
 
__f’ame
,

299 
__cÚ¡
 *
__»¡riù
 
__modes
è
__wur
;

300 
FILE
 *
	$äeİ’64
 (
__cÚ¡
 *
__»¡riù
 
__f’ame
,

301 
__cÚ¡
 *
__»¡riù
 
__modes
,

302 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

305 #ifdef 
__USE_POSIX


307 
FILE
 *
	$fdİ’
 (
__fd
, 
__cÚ¡
 *
__modes
è
__THROW
 
__wur
;

310 #ifdef 
__USE_GNU


313 
FILE
 *
	$fİ’cook›
 (*
__»¡riù
 
__magic_cook›
,

314 
__cÚ¡
 *
__»¡riù
 
__modes
,

315 
_IO_cook›_io_funùiÚs_t
 
__io_funcs
è
__THROW
 
__wur
;

318 #ifdeà
__USE_XOPEN2K8


320 
FILE
 *
	$fmemİ’
 (*
__s
, 
size_t
 
__Ën
, 
__cÚ¡
 *
__modes
)

321 
__THROW
 
__wur
;

326 
FILE
 *
	$İ’_mem¡»am
 (**
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
 
__wur
;

330 
__BEGIN_NAMESPACE_STD


333 
	$£tbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
è
__THROW
;

337 
	$£tvbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

338 
__modes
, 
size_t
 
__n
è
__THROW
;

339 
__END_NAMESPACE_STD


341 #ifdef 
__USE_BSD


344 
	$£tbufãr
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

345 
size_t
 
__size
è
__THROW
;

348 
	$£šebuf
 (
FILE
 *
__¡»am
è
__THROW
;

352 
__BEGIN_NAMESPACE_STD


357 
	`årštf
 (
FILE
 *
__»¡riù
 
__¡»am
,

358 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...);

363 
	`´štf
 (
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...);

365 
	$¥rštf
 (*
__»¡riù
 
__s
,

366 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...è
__THROWNL
;

372 
	`vårštf
 (
FILE
 *
__»¡riù
 
__s
, 
__cÚ¡
 *__»¡riù 
__fÜm©
,

373 
_G_va_li¡
 
__¬g
);

378 
	`v´štf
 (
__cÚ¡
 *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
);

380 
	$v¥rštf
 (*
__»¡riù
 
__s
, 
__cÚ¡
 *__»¡riù 
__fÜm©
,

381 
_G_va_li¡
 
__¬g
è
__THROWNL
;

382 
__END_NAMESPACE_STD


384 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_ISOC99
 || defšed 
__USE_UNIX98


385 
__BEGIN_NAMESPACE_C99


387 
	$¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

388 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...)

389 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 4)));

391 
	$v¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

392 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

393 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 0)));

394 
__END_NAMESPACE_C99


397 #ifdeà
__USE_GNU


400 
	$va¥rštf
 (**
__»¡riù
 
__±r
, 
__cÚ¡
 *__»¡riù 
__f
,

401 
_G_va_li¡
 
__¬g
)

402 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 0))è
__wur
;

403 
	$__a¥rštf
 (**
__»¡riù
 
__±r
,

404 
__cÚ¡
 *
__»¡riù
 
__fmt
, ...)

405 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

406 
	$a¥rštf
 (**
__»¡riù
 
__±r
,

407 
__cÚ¡
 *
__»¡riù
 
__fmt
, ...)

408 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

411 #ifdeà
__USE_XOPEN2K8


418 
	$vd´štf
 (
__fd
, 
__cÚ¡
 *
__»¡riù
 
__fmt
,

419 
_G_va_li¡
 
__¬g
)

420 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

421 
	$d´štf
 (
__fd
, 
__cÚ¡
 *
__»¡riù
 
__fmt
, ...)

422 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

426 
__BEGIN_NAMESPACE_STD


431 
	$fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

432 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...è
__wur
;

437 
	$sÿnf
 (
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...è
__wur
;

439 
	$ssÿnf
 (
__cÚ¡
 *
__»¡riù
 
__s
,

440 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

442 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

443 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

444 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

445 #ifdeà
__REDIRECT


449 
	`__REDIRECT
 (
fsÿnf
, (
FILE
 *
__»¡riù
 
__¡»am
,

450 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...),

451 
__isoc99_fsÿnf
è
__wur
;

452 
	`__REDIRECT
 (
sÿnf
, (
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...),

453 
__isoc99_sÿnf
è
__wur
;

454 
	`__REDIRECT_NTH
 (
ssÿnf
, (
__cÚ¡
 *
__»¡riù
 
__s
,

455 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...),

456 
__isoc99_ssÿnf
);

458 
	$__isoc99_fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

459 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...è
__wur
;

460 
	$__isoc99_sÿnf
 (
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...è
__wur
;

461 
	$__isoc99_ssÿnf
 (
__cÚ¡
 *
__»¡riù
 
__s
,

462 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

463 
	#fsÿnf
 
__isoc99_fsÿnf


	)

464 
	#sÿnf
 
__isoc99_sÿnf


	)

465 
	#ssÿnf
 
__isoc99_ssÿnf


	)

469 
__END_NAMESPACE_STD


471 #ifdef 
__USE_ISOC99


472 
__BEGIN_NAMESPACE_C99


477 
	$vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
, 
__cÚ¡
 *__»¡riù 
__fÜm©
,

478 
_G_va_li¡
 
__¬g
)

479 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

485 
	$vsÿnf
 (
__cÚ¡
 *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

486 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

489 
	$vssÿnf
 (
__cÚ¡
 *
__»¡riù
 
__s
,

490 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
)

491 
__THROW
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

493 #ià!
defšed
 
__USE_GNU
 \

494 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

495 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

496 #ifdeà
__REDIRECT


500 
	`__REDIRECT
 (
vfsÿnf
,

501 (
FILE
 *
__»¡riù
 
__s
,

502 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, 
_G_va_li¡
 
__¬g
),

503 
__isoc99_vfsÿnf
)

504 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

505 
	`__REDIRECT
 (
vsÿnf
, (
__cÚ¡
 *
__»¡riù
 
__fÜm©
,

506 
_G_va_li¡
 
__¬g
), 
__isoc99_vsÿnf
)

507 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

508 
	`__REDIRECT_NTH
 (
vssÿnf
,

509 (
__cÚ¡
 *
__»¡riù
 
__s
,

510 
__cÚ¡
 *
__»¡riù
 
__fÜm©
,

511 
_G_va_li¡
 
__¬g
), 
__isoc99_vssÿnf
)

512 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

514 
	$__isoc99_vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
,

515 
__cÚ¡
 *
__»¡riù
 
__fÜm©
,

516 
_G_va_li¡
 
__¬g
è
__wur
;

517 
	$__isoc99_vsÿnf
 (
__cÚ¡
 *
__»¡riù
 
__fÜm©
,

518 
_G_va_li¡
 
__¬g
è
__wur
;

519 
	$__isoc99_vssÿnf
 (
__cÚ¡
 *
__»¡riù
 
__s
,

520 
__cÚ¡
 *
__»¡riù
 
__fÜm©
,

521 
_G_va_li¡
 
__¬g
è
__THROW
;

522 
	#vfsÿnf
 
__isoc99_vfsÿnf


	)

523 
	#vsÿnf
 
__isoc99_vsÿnf


	)

524 
	#vssÿnf
 
__isoc99_vssÿnf


	)

528 
__END_NAMESPACE_C99


532 
__BEGIN_NAMESPACE_STD


537 
	`fg‘c
 (
FILE
 *
__¡»am
);

538 
	`g‘c
 (
FILE
 *
__¡»am
);

544 
	`g‘ch¬
 ();

545 
__END_NAMESPACE_STD


549 
	#g‘c
(
_å
è
	`_IO_g‘c
 (_å)

	)

551 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


556 
	`g‘c_uÆocked
 (
FILE
 *
__¡»am
);

557 
	`g‘ch¬_uÆocked
 ();

560 #ifdeà
__USE_MISC


567 
	`fg‘c_uÆocked
 (
FILE
 *
__¡»am
);

571 
__BEGIN_NAMESPACE_STD


579 
	`åutc
 (
__c
, 
FILE
 *
__¡»am
);

580 
	`putc
 (
__c
, 
FILE
 *
__¡»am
);

586 
	`putch¬
 (
__c
);

587 
__END_NAMESPACE_STD


591 
	#putc
(
_ch
, 
_å
è
	`_IO_putc
 (_ch, _å)

	)

593 #ifdeà
__USE_MISC


600 
	`åutc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

603 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


608 
	`putc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

609 
	`putch¬_uÆocked
 (
__c
);

613 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC
 \

614 || (
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
)

616 
	`g‘w
 (
FILE
 *
__¡»am
);

619 
	`putw
 (
__w
, 
FILE
 *
__¡»am
);

623 
__BEGIN_NAMESPACE_STD


628 *
	$fg‘s
 (*
__»¡riù
 
__s
, 
__n
, 
FILE
 *__»¡riù 
__¡»am
)

629 
__wur
;

636 *
	$g‘s
 (*
__s
è
__wur
;

637 
__END_NAMESPACE_STD


639 #ifdeà
__USE_GNU


646 *
	$fg‘s_uÆocked
 (*
__»¡riù
 
__s
, 
__n
,

647 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

651 #ifdef 
__USE_XOPEN2K8


662 
_IO_ssize_t
 
	$__g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

663 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

664 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

665 
_IO_ssize_t
 
	$g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

666 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

667 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

675 
_IO_ssize_t
 
	$g‘lše
 (**
__»¡riù
 
__lš•Œ
,

676 
size_t
 *
__»¡riù
 
__n
,

677 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

681 
__BEGIN_NAMESPACE_STD


686 
	`åuts
 (
__cÚ¡
 *
__»¡riù
 
__s
, 
FILE
 *__»¡riù 
__¡»am
);

692 
	`puts
 (
__cÚ¡
 *
__s
);

699 
	`ung‘c
 (
__c
, 
FILE
 *
__¡»am
);

706 
size_t
 
	$ä—d
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

707 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

712 
size_t
 
	`fwr™e
 (
__cÚ¡
 *
__»¡riù
 
__±r
, size_ˆ
__size
,

713 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__s
);

714 
__END_NAMESPACE_STD


716 #ifdeà
__USE_GNU


723 
	`åuts_uÆocked
 (
__cÚ¡
 *
__»¡riù
 
__s
,

724 
FILE
 *
__»¡riù
 
__¡»am
);

727 #ifdeà
__USE_MISC


734 
size_t
 
	$ä—d_uÆocked
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

735 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

736 
size_t
 
	`fwr™e_uÆocked
 (
__cÚ¡
 *
__»¡riù
 
__±r
, size_ˆ
__size
,

737 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
);

741 
__BEGIN_NAMESPACE_STD


746 
	`f£ek
 (
FILE
 *
__¡»am
, 
__off
, 
__wh’û
);

751 
	$á–l
 (
FILE
 *
__¡»am
è
__wur
;

756 
	`»wšd
 (
FILE
 *
__¡»am
);

757 
__END_NAMESPACE_STD


764 #ià
defšed
 
__USE_LARGEFILE
 || defšed 
__USE_XOPEN2K


765 #iâdeà
__USE_FILE_OFFSET64


770 
	`f£eko
 (
FILE
 *
__¡»am
, 
__off_t
 
__off
, 
__wh’û
);

775 
__off_t
 
	$á–lo
 (
FILE
 *
__¡»am
è
__wur
;

777 #ifdeà
__REDIRECT


778 
	`__REDIRECT
 (
f£eko
,

779 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
),

780 
f£eko64
);

781 
__off64_t
 
	`__REDIRECT
 (
á–lo
, (
FILE
 *
__¡»am
), 
á–lo64
);

783 
	#f£eko
 
f£eko64


	)

784 
	#á–lo
 
á–lo64


	)

789 
__BEGIN_NAMESPACE_STD


790 #iâdeà
__USE_FILE_OFFSET64


795 
	`fg‘pos
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos_t
 *__»¡riù 
__pos
);

800 
	`f£os
 (
FILE
 *
__¡»am
, 
__cÚ¡
 
åos_t
 *
__pos
);

802 #ifdeà
__REDIRECT


803 
	`__REDIRECT
 (
fg‘pos
, (
FILE
 *
__»¡riù
 
__¡»am
,

804 
åos_t
 *
__»¡riù
 
__pos
), 
fg‘pos64
);

805 
	`__REDIRECT
 (
f£os
,

806 (
FILE
 *
__¡»am
, 
__cÚ¡
 
åos_t
 *
__pos
), 
f£os64
);

808 
	#fg‘pos
 
fg‘pos64


	)

809 
	#f£os
 
f£os64


	)

812 
__END_NAMESPACE_STD


814 #ifdeà
__USE_LARGEFILE64


815 
	`f£eko64
 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
);

816 
__off64_t
 
	$á–lo64
 (
FILE
 *
__¡»am
è
__wur
;

817 
	`fg‘pos64
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos64_t
 *__»¡riù 
__pos
);

818 
	`f£os64
 (
FILE
 *
__¡»am
, 
__cÚ¡
 
åos64_t
 *
__pos
);

821 
__BEGIN_NAMESPACE_STD


823 
	$ş—»¼
 (
FILE
 *
__¡»am
è
__THROW
;

825 
	$ãof
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

827 
	$ã¼Ü
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

828 
__END_NAMESPACE_STD


830 #ifdeà
__USE_MISC


832 
	$ş—»¼_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
;

833 
	$ãof_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

834 
	$ã¼Ü_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

838 
__BEGIN_NAMESPACE_STD


843 
	`³¼Ü
 (
__cÚ¡
 *
__s
);

844 
__END_NAMESPACE_STD


850 
	~<b™s/sys_”¾i¡.h
>

853 #ifdef 
__USE_POSIX


855 
	$f’o
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

858 #ifdeà
__USE_MISC


860 
	$f’o_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

864 #ià(
defšed
 
__USE_POSIX2
 || defšed 
__USE_SVID
 || defšed 
__USE_BSD
 || \

865 
defšed
 
__USE_MISC
)

870 
FILE
 *
	$pİ’
 (
__cÚ¡
 *
__commªd
, __cÚ¡ *
__modes
è
__wur
;

876 
	`pşo£
 (
FILE
 *
__¡»am
);

880 #ifdef 
__USE_POSIX


882 *
	$ù”mid
 (*
__s
è
__THROW
;

886 #ifdeà
__USE_XOPEN


888 *
	`cu£rid
 (*
__s
);

892 #ifdef 
__USE_GNU


893 
ob¡ack
;

896 
	$ob¡ack_´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

897 
__cÚ¡
 *
__»¡riù
 
__fÜm©
, ...)

898 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

899 
	$ob¡ack_v´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

900 
__cÚ¡
 *
__»¡riù
 
__fÜm©
,

901 
_G_va_li¡
 
__¬gs
)

902 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

906 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


910 
	$æockfe
 (
FILE
 *
__¡»am
è
__THROW
;

914 
	$árylockfe
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

917 
	$fuÆockfe
 (
FILE
 *
__¡»am
è
__THROW
;

920 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


924 
	#__Ãed_g‘İt


	)

925 
	~<g‘İt.h
>

930 #ifdeà
__USE_EXTERN_INLINES


931 
	~<b™s/¡dio.h
>

933 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__ex‹º_®ways_šlše


934 
	~<b™s/¡dio2.h
>

936 #ifdeà
__LDBL_COMPAT


937 
	~<b™s/¡dio-ldbl.h
>

940 
__END_DECLS


	@/usr/include/stdlib.h

23 #iâdef 
_STDLIB_H


25 
	~<ã©u»s.h
>

28 
	#__Ãed_size_t


	)

29 #iâdeà
__Ãed_m®loc_ªd_ÿÎoc


30 
	#__Ãed_wch¬_t


	)

31 
	#__Ãed_NULL


	)

33 
	~<¡ddef.h
>

35 
	g__BEGIN_DECLS


37 #iâdeà
__Ãed_m®loc_ªd_ÿÎoc


38 
	#_STDLIB_H
 1

	)

40 #ià(
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8
è&& !defšed 
_SYS_WAIT_H


42 
	~<b™s/wa™æags.h
>

43 
	~<b™s/wa™¡©us.h
>

45 #ifdeà
__USE_BSD


50 #ià
defšed
 
__GNUC__
 && !defšed 
__ılu¥lus


51 
	#__WAIT_INT
(
¡©us
) \

52 (
	`__ex‹nsiÚ__
 (((uniÚ { 
	`__ty³of
(
¡©us
è
__š
; 
__i
; }) \

53 { .
__š
 = (
¡©us
è}).
__i
))

	)

55 
	#__WAIT_INT
(
¡©us
è(*(*è&(¡©us))

	)

63 #ià!
defšed
 
__GNUC__
 || __GNUC__ < 2 || defšed 
__ılu¥lus


64 
	#__WAIT_STATUS
 *

	)

65 
	#__WAIT_STATUS_DEFN
 *

	)

70 
wa™
 *
	m__u±r
;

71 *
	m__Œ
;

72 } 
	t__WAIT_STATUS
 
	t__©Œibu‹__
 ((
	t__Œª¥¬’t_uniÚ__
));

73 
	#__WAIT_STATUS_DEFN
 *

	)

78 
	#__WAIT_INT
(
¡©us
è(¡©us)

	)

79 
	#__WAIT_STATUS
 *

	)

80 
	#__WAIT_STATUS_DEFN
 *

	)

85 
	#WEXITSTATUS
(
¡©us
è
	`__WEXITSTATUS
 (
	`__WAIT_INT
 (¡©us))

	)

86 
	#WTERMSIG
(
¡©us
è
	`__WTERMSIG
 (
	`__WAIT_INT
 (¡©us))

	)

87 
	#WSTOPSIG
(
¡©us
è
	`__WSTOPSIG
 (
	`__WAIT_INT
 (¡©us))

	)

88 
	#WIFEXITED
(
¡©us
è
	`__WIFEXITED
 (
	`__WAIT_INT
 (¡©us))

	)

89 
	#WIFSIGNALED
(
¡©us
è
	`__WIFSIGNALED
 (
	`__WAIT_INT
 (¡©us))

	)

90 
	#WIFSTOPPED
(
¡©us
è
	`__WIFSTOPPED
 (
	`__WAIT_INT
 (¡©us))

	)

91 #ifdeà
__WIFCONTINUED


92 
	#WIFCONTINUED
(
¡©us
è
	`__WIFCONTINUED
 (
	`__WAIT_INT
 (¡©us))

	)

96 
__BEGIN_NAMESPACE_STD


100 
	mquÙ
;

101 
	m»m
;

102 } 
	tdiv_t
;

105 #iâdeà
__ldiv_t_defšed


108 
	mquÙ
;

109 
	m»m
;

110 } 
	tldiv_t
;

111 
	#__ldiv_t_defšed
 1

	)

113 
	g__END_NAMESPACE_STD


115 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__Îdiv_t_defšed


116 
__BEGIN_NAMESPACE_C99


118 
__ex‹nsiÚ__
 struct

120 
	mquÙ
;

121 
	m»m
;

122 } 
	tÎdiv_t
;

123 
	#__Îdiv_t_defšed
 1

	)

124 
	g__END_NAMESPACE_C99


129 
	#RAND_MAX
 2147483647

	)

134 
	#EXIT_FAILURE
 1

	)

135 
	#EXIT_SUCCESS
 0

	)

139 
	#MB_CUR_MAX
 (
	`__ùy³_g‘_mb_cur_max
 ())

	)

140 
size_t
 
	$__ùy³_g‘_mb_cur_max
 (è
__THROW
 
__wur
;

143 
__BEGIN_NAMESPACE_STD


145 
	$©of
 (
__cÚ¡
 *
__ÅŒ
)

146 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

148 
	$©oi
 (
__cÚ¡
 *
__ÅŒ
)

149 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

151 
	$©Ş
 (
__cÚ¡
 *
__ÅŒ
)

152 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

153 
__END_NAMESPACE_STD


155 #ià
defšed
 
__USE_ISOC99
 || (defšed 
__GLIBC_HAVE_LONG_LONG
 && defšed 
__USE_MISC
)

156 
__BEGIN_NAMESPACE_C99


158 
__ex‹nsiÚ__
 
	$©Şl
 (
__cÚ¡
 *
__ÅŒ
)

159 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

160 
__END_NAMESPACE_C99


163 
__BEGIN_NAMESPACE_STD


165 
	$¡¹od
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

166 **
__»¡riù
 
__’d±r
)

167 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

168 
__END_NAMESPACE_STD


170 #ifdef 
__USE_ISOC99


171 
__BEGIN_NAMESPACE_C99


173 
	$¡¹of
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

174 **
__»¡riù
 
__’d±r
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

176 
	$¡¹Şd
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

177 **
__»¡riù
 
__’d±r
)

178 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

179 
__END_NAMESPACE_C99


182 
__BEGIN_NAMESPACE_STD


184 
	$¡¹Ş
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

185 **
__»¡riù
 
__’d±r
, 
__ba£
)

186 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

188 
	$¡¹oul
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

189 **
__»¡riù
 
__’d±r
, 
__ba£
)

190 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

191 
__END_NAMESPACE_STD


193 #ià
defšed
 
__GLIBC_HAVE_LONG_LONG
 && defšed 
__USE_BSD


195 
__ex‹nsiÚ__


196 
	$¡¹oq
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

197 **
__»¡riù
 
__’d±r
, 
__ba£
)

198 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

200 
__ex‹nsiÚ__


201 
	$¡¹ouq
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

202 **
__»¡riù
 
__’d±r
, 
__ba£
)

203 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

206 #ià
defšed
 
__USE_ISOC99
 || (defšed 
__GLIBC_HAVE_LONG_LONG
 && defšed 
__USE_MISC
)

207 
__BEGIN_NAMESPACE_C99


209 
__ex‹nsiÚ__


210 
	$¡¹Şl
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

211 **
__»¡riù
 
__’d±r
, 
__ba£
)

212 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

214 
__ex‹nsiÚ__


215 
	$¡¹ouÎ
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

216 **
__»¡riù
 
__’d±r
, 
__ba£
)

217 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

218 
__END_NAMESPACE_C99


222 #ifdeà
__USE_GNU


236 
	~<xloÿË.h
>

240 
	$¡¹Ş_l
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

241 **
__»¡riù
 
__’d±r
, 
__ba£
,

242 
__loÿË_t
 
__loc
è
__THROW
 
	`__nÚnuÎ
 ((1, 4)è
__wur
;

244 
	$¡¹oul_l
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

245 **
__»¡riù
 
__’d±r
,

246 
__ba£
, 
__loÿË_t
 
__loc
)

247 
__THROW
 
	`__nÚnuÎ
 ((1, 4)è
__wur
;

249 
__ex‹nsiÚ__


250 
	$¡¹Şl_l
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

251 **
__»¡riù
 
__’d±r
, 
__ba£
,

252 
__loÿË_t
 
__loc
)

253 
__THROW
 
	`__nÚnuÎ
 ((1, 4)è
__wur
;

255 
__ex‹nsiÚ__


256 
	$¡¹ouÎ_l
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

257 **
__»¡riù
 
__’d±r
,

258 
__ba£
, 
__loÿË_t
 
__loc
)

259 
__THROW
 
	`__nÚnuÎ
 ((1, 4)è
__wur
;

261 
	$¡¹od_l
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

262 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

263 
__THROW
 
	`__nÚnuÎ
 ((1, 3)è
__wur
;

265 
	$¡¹of_l
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

266 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

267 
__THROW
 
	`__nÚnuÎ
 ((1, 3)è
__wur
;

269 
	$¡¹Şd_l
 (
__cÚ¡
 *
__»¡riù
 
__ÅŒ
,

270 **
__»¡riù
 
__’d±r
,

271 
__loÿË_t
 
__loc
)

272 
__THROW
 
	`__nÚnuÎ
 ((1, 3)è
__wur
;

276 #ifdeà
__USE_EXTERN_INLINES


277 
__BEGIN_NAMESPACE_STD


278 
__ex‹º_šlše
 

279 
	`__NTH
 (
	$©of
 (
__cÚ¡
 *
__ÅŒ
))

281  
	`¡¹od
 (
__ÅŒ
, (**è
NULL
);

282 
	}
}

283 
__ex‹º_šlše
 

284 
__NTH
 (
	$©oi
 (
__cÚ¡
 *
__ÅŒ
))

286  (è
	`¡¹Ş
 (
__ÅŒ
, (**è
NULL
, 10);

287 
	}
}

288 
__ex‹º_šlše
 

289 
__NTH
 (
	$©Ş
 (
__cÚ¡
 *
__ÅŒ
))

291  
	`¡¹Ş
 (
__ÅŒ
, (**è
NULL
, 10);

292 
	}
}

293 
	g__END_NAMESPACE_STD


295 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_ISOC99


296 
__BEGIN_NAMESPACE_C99


297 
__ex‹nsiÚ__
 
__ex‹º_šlše
 

298 
__NTH
 (
	$©Şl
 (
__cÚ¡
 *
__ÅŒ
))

300  
	`¡¹Şl
 (
__ÅŒ
, (**è
NULL
, 10);

301 
	}
}

302 
	g__END_NAMESPACE_C99


307 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN_EXTENDED


311 *
	$l64a
 (
__n
è
__THROW
 
__wur
;

314 
	$a64l
 (
__cÚ¡
 *
__s
)

315 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

319 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_BSD


320 
	~<sys/ty³s.h
>

327 
	$¿ndom
 (è
__THROW
;

330 
	$¤ªdom
 (
__£ed
è
__THROW
;

336 *
	$š™¡©e
 (
__£ed
, *
__¡©ebuf
,

337 
size_t
 
__¡©–’
è
__THROW
 
	`__nÚnuÎ
 ((2));

341 *
	$£t¡©e
 (*
__¡©ebuf
è
__THROW
 
	`__nÚnuÎ
 ((1));

344 #ifdeà
__USE_MISC


349 
	s¿ndom_d©a


351 
št32_t
 *
åŒ
;

352 
št32_t
 *
½Œ
;

353 
št32_t
 *
¡©e
;

354 
¿nd_ty³
;

355 
¿nd_deg
;

356 
¿nd_£p
;

357 
št32_t
 *
’d_±r
;

360 
	$¿ndom_r
 (
¿ndom_d©a
 *
__»¡riù
 
__buf
,

361 
št32_t
 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

363 
	$¤ªdom_r
 (
__£ed
, 
¿ndom_d©a
 *
__buf
)

364 
__THROW
 
	`__nÚnuÎ
 ((2));

366 
	$š™¡©e_r
 (
__£ed
, *
__»¡riù
 
__¡©ebuf
,

367 
size_t
 
__¡©–’
,

368 
¿ndom_d©a
 *
__»¡riù
 
__buf
)

369 
__THROW
 
	`__nÚnuÎ
 ((2, 4));

371 
	$£t¡©e_r
 (*
__»¡riù
 
__¡©ebuf
,

372 
¿ndom_d©a
 *
__»¡riù
 
__buf
)

373 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

378 
__BEGIN_NAMESPACE_STD


380 
	$¿nd
 (è
__THROW
;

382 
	$¤ªd
 (
__£ed
è
__THROW
;

383 
__END_NAMESPACE_STD


385 #ifdeà
__USE_POSIX


387 
	$¿nd_r
 (*
__£ed
è
__THROW
;

391 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


395 
	$d¿nd48
 (è
__THROW
;

396 
	$”ªd48
 (
__xsubi
[3]è
__THROW
 
	`__nÚnuÎ
 ((1));

399 
	$Ìªd48
 (è
__THROW
;

400 
	$Äªd48
 (
__xsubi
[3])

401 
__THROW
 
	`__nÚnuÎ
 ((1));

404 
	$m¿nd48
 (è
__THROW
;

405 
	$j¿nd48
 (
__xsubi
[3])

406 
__THROW
 
	`__nÚnuÎ
 ((1));

409 
	$¤ªd48
 (
__£edv®
è
__THROW
;

410 *
	$£ed48
 (
__£ed16v
[3])

411 
__THROW
 
	`__nÚnuÎ
 ((1));

412 
	$lcÚg48
 (
__·¿m
[7]è
__THROW
 
	`__nÚnuÎ
 ((1));

414 #ifdeà
__USE_MISC


418 
	sd¿nd48_d©a


420 
__x
[3];

421 
__Şd_x
[3];

422 
__c
;

423 
__š™
;

424 
__a
;

428 
	$d¿nd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

429 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

430 
	$”ªd48_r
 (
__xsubi
[3],

431 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

432 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

435 
	$Ìªd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

436 *
__»¡riù
 
__»suÉ
)

437 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

438 
	$Äªd48_r
 (
__xsubi
[3],

439 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

440 *
__»¡riù
 
__»suÉ
)

441 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

444 
	$m¿nd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

445 *
__»¡riù
 
__»suÉ
)

446 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

447 
	$j¿nd48_r
 (
__xsubi
[3],

448 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

449 *
__»¡riù
 
__»suÉ
)

450 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

453 
	$¤ªd48_r
 (
__£edv®
, 
d¿nd48_d©a
 *
__bufãr
)

454 
__THROW
 
	`__nÚnuÎ
 ((2));

456 
	$£ed48_r
 (
__£ed16v
[3],

457 
d¿nd48_d©a
 *
__bufãr
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

459 
	$lcÚg48_r
 (
__·¿m
[7],

460 
d¿nd48_d©a
 *
__bufãr
)

461 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

467 #iâdeà
__m®loc_ªd_ÿÎoc_defšed


468 
	#__m®loc_ªd_ÿÎoc_defšed


	)

469 
__BEGIN_NAMESPACE_STD


471 *
	$m®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

473 *
	$ÿÎoc
 (
size_t
 
__nmemb
, size_ˆ
__size
)

474 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

475 
__END_NAMESPACE_STD


478 #iâdeà
__Ãed_m®loc_ªd_ÿÎoc


479 
__BEGIN_NAMESPACE_STD


485 *
	$»®loc
 (*
__±r
, 
size_t
 
__size
)

486 
__THROW
 
__©Œibu‹_w¬n_unu£d_»suÉ__
;

488 
	$ä“
 (*
__±r
è
__THROW
;

489 
__END_NAMESPACE_STD


491 #ifdef 
__USE_MISC


493 
	$cä“
 (*
__±r
è
__THROW
;

496 #ià
defšed
 
__USE_GNU
 || defšed 
__USE_BSD
 || defšed 
__USE_MISC


497 
	~<®loÿ.h
>

500 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K
) \

501 || 
defšed
 
__USE_BSD


503 *
	$v®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__
 
__wur
;

506 #ifdeà
__USE_XOPEN2K


508 
	$posix_mem®ign
 (**
__mem±r
, 
size_t
 
__®ignm’t
, size_ˆ
__size
)

509 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

512 
__BEGIN_NAMESPACE_STD


514 
	$abÜt
 (è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

518 
	`©ex™
 ((*
__func
è()è
__THROW
 
	`__nÚnuÎ
 ((1));

520 #ifdeà
__USE_GNU


524 #ifdeà
__ılu¥lus


525 "C++" 
	`©_quick_ex™
 ((*
__func
) ())

526 
__THROW
 
	`__asm
 ("©_quick_ex™"è
	`__nÚnuÎ
 ((1));

528 
	`©_quick_ex™
 ((*
__func
è()è
__THROW
 
	`__nÚnuÎ
 ((1));

531 
__END_NAMESPACE_STD


533 #ifdef 
__USE_MISC


536 
	`Ú_ex™
 ((*
__func
è(
__¡©us
, *
__¬g
), *__arg)

537 
__THROW
 
	`__nÚnuÎ
 ((1));

540 
__BEGIN_NAMESPACE_STD


544 
	$ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

546 #ifdeà
__USE_GNU


552 
	$quick_ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

554 
__END_NAMESPACE_STD


556 #ifdeà
__USE_ISOC99


557 
__BEGIN_NAMESPACE_C99


560 
	$_Ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

561 
__END_NAMESPACE_C99


565 
__BEGIN_NAMESPACE_STD


567 *
	$g‘’v
 (
__cÚ¡
 *
__Çme
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

568 
__END_NAMESPACE_STD


572 *
	$__£cu»_g‘’v
 (
__cÚ¡
 *
__Çme
)

573 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

575 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


579 
	$pu‹nv
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

582 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN2K


585 
	$£‹nv
 (
__cÚ¡
 *
__Çme
, __cÚ¡ *
__v®ue
, 
__»¶aû
)

586 
__THROW
 
	`__nÚnuÎ
 ((2));

589 
	$un£‹nv
 (
__cÚ¡
 *
__Çme
è
__THROW
 
	`__nÚnuÎ
 ((1));

592 #ifdef 
__USE_MISC


596 
	$ş—»nv
 (è
__THROW
;

600 #ià
defšed
 
__USE_MISC
 \

601 || (
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K
)

606 *
	$mk‹mp
 (*
__‹m¶©e
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

609 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN_EXTENDED
 \

610 || 
defšed
 
__USE_XOPEN2K8


619 #iâdeà
__USE_FILE_OFFSET64


620 
	$mk¡emp
 (*
__‹m¶©e
è
	`__nÚnuÎ
 ((1)è
__wur
;

622 #ifdeà
__REDIRECT


623 
	`__REDIRECT
 (
mk¡emp
, (*
__‹m¶©e
), 
mk¡emp64
)

624 
	`__nÚnuÎ
 ((1)è
__wur
;

626 
	#mk¡emp
 
mk¡emp64


	)

629 #ifdeà
__USE_LARGEFILE64


630 
	$mk¡emp64
 (*
__‹m¶©e
è
	`__nÚnuÎ
 ((1)è
__wur
;

634 #ifdeà
__USE_MISC


641 #iâdeà
__USE_FILE_OFFSET64


642 
	$mk¡emps
 (*
__‹m¶©e
, 
__suffixËn
è
	`__nÚnuÎ
 ((1)è
__wur
;

644 #ifdeà
__REDIRECT


645 
	`__REDIRECT
 (
mk¡emps
, (*
__‹m¶©e
, 
__suffixËn
),

646 
mk¡emps64
è
	`__nÚnuÎ
 ((1)è
__wur
;

648 
	#mk¡emps
 
mk¡emps64


	)

651 #ifdeà
__USE_LARGEFILE64


652 
	$mk¡emps64
 (*
__‹m¶©e
, 
__suffixËn
)

653 
	`__nÚnuÎ
 ((1)è
__wur
;

657 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN2K8


663 *
	$mkd‹mp
 (*
__‹m¶©e
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

666 #ifdeà
__USE_GNU


673 #iâdeà
__USE_FILE_OFFSET64


674 
	$mko¡emp
 (*
__‹m¶©e
, 
__æags
è
	`__nÚnuÎ
 ((1)è
__wur
;

676 #ifdeà
__REDIRECT


677 
	`__REDIRECT
 (
mko¡emp
, (*
__‹m¶©e
, 
__æags
), 
mko¡emp64
)

678 
	`__nÚnuÎ
 ((1)è
__wur
;

680 
	#mko¡emp
 
mko¡emp64


	)

683 #ifdeà
__USE_LARGEFILE64


684 
	$mko¡emp64
 (*
__‹m¶©e
, 
__æags
è
	`__nÚnuÎ
 ((1)è
__wur
;

693 #iâdeà
__USE_FILE_OFFSET64


694 
	$mko¡emps
 (*
__‹m¶©e
, 
__suffixËn
, 
__æags
)

695 
	`__nÚnuÎ
 ((1)è
__wur
;

697 #ifdeà
__REDIRECT


698 
	`__REDIRECT
 (
mko¡emps
, (*
__‹m¶©e
, 
__suffixËn
,

699 
__æags
), 
mko¡emps64
)

700 
	`__nÚnuÎ
 ((1)è
__wur
;

702 
	#mko¡emps
 
mko¡emps64


	)

705 #ifdeà
__USE_LARGEFILE64


706 
	$mko¡emps64
 (*
__‹m¶©e
, 
__suffixËn
, 
__æags
)

707 
	`__nÚnuÎ
 ((1)è
__wur
;

712 
__BEGIN_NAMESPACE_STD


717 
	$sy¡em
 (
__cÚ¡
 *
__commªd
è
__wur
;

718 
__END_NAMESPACE_STD


721 #ifdef 
__USE_GNU


724 *
	$ÿnÚiÿlize_fe_Çme
 (
__cÚ¡
 *
__Çme
)

725 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

728 #ià
defšed
 
__USE_BSD
 || defšed 
__USE_XOPEN_EXTENDED


734 *
	$»®·th
 (
__cÚ¡
 *
__»¡riù
 
__Çme
,

735 *
__»¡riù
 
__»sŞved
è
__THROW
 
__wur
;

740 #iâdeà
__COMPAR_FN_T


741 
	#__COMPAR_FN_T


	)

742 (*
	t__com·r_â_t
è(
	t__cÚ¡
 *, __const *);

744 #ifdef 
__USE_GNU


745 
__com·r_â_t
 
	tcom·risÚ_â_t
;

748 #ifdeà
__USE_GNU


749 (*
	t__com·r_d_â_t
è(
	t__cÚ¡
 *, __const *, *);

752 
__BEGIN_NAMESPACE_STD


755 *
	$b£¬ch
 (
__cÚ¡
 *
__key
, __cÚ¡ *
__ba£
,

756 
size_t
 
__nmemb
, size_ˆ
__size
, 
__com·r_â_t
 
__com·r
)

757 
	`__nÚnuÎ
 ((1, 2, 5)è
__wur
;

761 
	$qsÜt
 (*
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

762 
__com·r_â_t
 
__com·r
è
	`__nÚnuÎ
 ((1, 4));

763 #ifdeà
__USE_GNU


764 
	$qsÜt_r
 (*
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

765 
__com·r_d_â_t
 
__com·r
, *
__¬g
)

766 
	`__nÚnuÎ
 ((1, 4));

771 
	$abs
 (
__x
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

772 
	$Ïbs
 (
__x
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

773 
__END_NAMESPACE_STD


775 #ifdeà
__USE_ISOC99


776 
__ex‹nsiÚ__
 
	$Îabs
 (
__x
)

777 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

781 
__BEGIN_NAMESPACE_STD


785 
div_t
 
	$div
 (
__num”
, 
__d’om
)

786 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

787 
ldiv_t
 
	$ldiv
 (
__num”
, 
__d’om
)

788 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

789 
__END_NAMESPACE_STD


791 #ifdeà
__USE_ISOC99


792 
__BEGIN_NAMESPACE_C99


793 
__ex‹nsiÚ__
 
Îdiv_t
 
	$Îdiv
 (
__num”
,

794 
__d’om
)

795 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

796 
__END_NAMESPACE_C99


800 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K
) \

801 || 
defšed
 
__USE_SVID


808 *
	$ecvt
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deıt
,

809 *
__»¡riù
 
__sign
è
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

814 *
	$fcvt
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deıt
,

815 *
__»¡riù
 
__sign
è
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

820 *
	$gcvt
 (
__v®ue
, 
__ndig™
, *
__buf
)

821 
__THROW
 
	`__nÚnuÎ
 ((3)è
__wur
;

824 #ifdeà
__USE_MISC


826 *
	$qecvt
 (
__v®ue
, 
__ndig™
,

827 *
__»¡riù
 
__deıt
, *__»¡riù 
__sign
)

828 
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

829 *
	$qfcvt
 (
__v®ue
, 
__ndig™
,

830 *
__»¡riù
 
__deıt
, *__»¡riù 
__sign
)

831 
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

832 *
	$qgcvt
 (
__v®ue
, 
__ndig™
, *
__buf
)

833 
__THROW
 
	`__nÚnuÎ
 ((3)è
__wur
;

838 
	$ecvt_r
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deıt
,

839 *
__»¡riù
 
__sign
, *__»¡riù 
__buf
,

840 
size_t
 
__Ën
è
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

841 
	$fcvt_r
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deıt
,

842 *
__»¡riù
 
__sign
, *__»¡riù 
__buf
,

843 
size_t
 
__Ën
è
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

845 
	$qecvt_r
 (
__v®ue
, 
__ndig™
,

846 *
__»¡riù
 
__deıt
, *__»¡riù 
__sign
,

847 *
__»¡riù
 
__buf
, 
size_t
 
__Ën
)

848 
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

849 
	$qfcvt_r
 (
__v®ue
, 
__ndig™
,

850 *
__»¡riù
 
__deıt
, *__»¡riù 
__sign
,

851 *
__»¡riù
 
__buf
, 
size_t
 
__Ën
)

852 
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

857 
__BEGIN_NAMESPACE_STD


860 
	$mbËn
 (
__cÚ¡
 *
__s
, 
size_t
 
__n
è
__THROW
 
__wur
;

863 
	$mbtowc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

864 
__cÚ¡
 *
__»¡riù
 
__s
, 
size_t
 
__n
è
__THROW
 
__wur
;

867 
	$wùomb
 (*
__s
, 
wch¬_t
 
__wch¬
è
__THROW
 
__wur
;

871 
size_t
 
	$mb¡owcs
 (
wch¬_t
 *
__»¡riù
 
__pwcs
,

872 
__cÚ¡
 *
__»¡riù
 
__s
, 
size_t
 
__n
è
__THROW
;

874 
size_t
 
	$wc¡ombs
 (*
__»¡riù
 
__s
,

875 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__pwcs
, 
size_t
 
__n
)

876 
__THROW
;

877 
__END_NAMESPACE_STD


880 #ifdeà
__USE_SVID


885 
	$½m©ch
 (
__cÚ¡
 *
__»¥Ú£
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

889 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


896 
	$g‘subİt
 (**
__»¡riù
 
__İtiÚp
,

897 *
__cÚ¡
 *
__»¡riù
 
__tok’s
,

898 **
__»¡riù
 
__v®u•
)

899 
__THROW
 
	`__nÚnuÎ
 ((1, 2, 3)è
__wur
;

903 #ifdeà
__USE_XOPEN


905 
	$£tkey
 (
__cÚ¡
 *
__key
è
__THROW
 
	`__nÚnuÎ
 ((1));

911 #ifdeà
__USE_XOPEN2KXSI


913 
	$posix_İ’±
 (
__oæag
è
__wur
;

916 #ifdeà
__USE_XOPEN


921 
	$g¿Á±
 (
__fd
è
__THROW
;

925 
	$uÆock±
 (
__fd
è
__THROW
;

930 *
	$±¢ame
 (
__fd
è
__THROW
 
__wur
;

933 #ifdeà
__USE_GNU


937 
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buæ’
)

938 
__THROW
 
	`__nÚnuÎ
 ((2));

941 
	`g‘±
 ();

944 #ifdeà
__USE_BSD


948 
	$g‘lßdavg
 (
__lßdavg
[], 
__ÃËm
)

949 
__THROW
 
	`__nÚnuÎ
 ((1));

954 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__ex‹º_®ways_šlše


955 
	~<b™s/¡dlib.h
>

957 #ifdeà
__LDBL_COMPAT


958 
	~<b™s/¡dlib-ldbl.h
>

962 #undeà
__Ãed_m®loc_ªd_ÿÎoc


964 
__END_DECLS


	@/usr/include/string.h

24 #iâdef 
_STRING_H


25 
	#_STRING_H
 1

	)

27 
	~<ã©u»s.h
>

29 
	g__BEGIN_DECLS


32 
	#__Ãed_size_t


	)

33 
	#__Ãed_NULL


	)

34 
	~<¡ddef.h
>

37 #ià
defšed
 
__ılu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

38 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

42 
__BEGIN_NAMESPACE_STD


44 *
	$memıy
 (*
__»¡riù
 
__de¡
,

45 
__cÚ¡
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

46 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

49 *
	$memmove
 (*
__de¡
, 
__cÚ¡
 *
__¤c
, 
size_t
 
__n
)

50 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

51 
__END_NAMESPACE_STD


56 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_BSD
 || defšed 
__USE_XOPEN


57 *
	$memcıy
 (*
__»¡riù
 
__de¡
, 
__cÚ¡
 *__»¡riù 
__¤c
,

58 
__c
, 
size_t
 
__n
)

59 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

63 
__BEGIN_NAMESPACE_STD


65 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

68 
	$memcmp
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
, 
size_t
 
__n
)

69 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

72 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


75 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

76 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

77 
__cÚ¡
 *
	`memchr
 (__cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

78 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

80 #ifdeà
__OPTIMIZE__


81 
__ex‹º_®ways_šlše
 *

82 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW


84  
	`__butš_memchr
 (
__s
, 
__c
, 
__n
);

87 
__ex‹º_®ways_šlše
 
__cÚ¡
 *

88 
	`memchr
 (
__cÚ¡
 *
__s
, 
__c
, 
size_t
 
__n
è
__THROW


90  
	`__butš_memchr
 (
__s
, 
__c
, 
__n
);

93 
	}
}

95 *
	$memchr
 (
__cÚ¡
 *
__s
, 
__c
, 
size_t
 
__n
)

96 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

98 
__END_NAMESPACE_STD


100 #ifdeà
__USE_GNU


103 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


104 "C++" *
	$¿wmemchr
 (*
__s
, 
__c
)

105 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

106 "C++" 
__cÚ¡
 *
	$¿wmemchr
 (
__cÚ¡
 *
__s
, 
__c
)

107 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

109 *
	$¿wmemchr
 (
__cÚ¡
 *
__s
, 
__c
)

110 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

114 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


115 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

116 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

117 "C++" 
__cÚ¡
 *
	$memrchr
 (
__cÚ¡
 *
__s
, 
__c
, 
size_t
 
__n
)

118 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

120 *
	$memrchr
 (
__cÚ¡
 *
__s
, 
__c
, 
size_t
 
__n
)

121 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

126 
__BEGIN_NAMESPACE_STD


128 *
	$¡rıy
 (*
__»¡riù
 
__de¡
, 
__cÚ¡
 *__»¡riù 
__¤c
)

129 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

131 *
	$¡ºıy
 (*
__»¡riù
 
__de¡
,

132 
__cÚ¡
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

133 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

136 *
	$¡rÿt
 (*
__»¡riù
 
__de¡
, 
__cÚ¡
 *__»¡riù 
__¤c
)

137 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

139 *
	$¡ºÿt
 (*
__»¡riù
 
__de¡
, 
__cÚ¡
 *__»¡riù 
__¤c
,

140 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

143 
	$¡rcmp
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
)

144 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

146 
	$¡ºcmp
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
, 
size_t
 
__n
)

147 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

150 
	$¡rcŞl
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
)

151 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

153 
size_t
 
	$¡rxäm
 (*
__»¡riù
 
__de¡
,

154 
__cÚ¡
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

155 
__THROW
 
	`__nÚnuÎ
 ((2));

156 
__END_NAMESPACE_STD


158 #ifdeà
__USE_XOPEN2K8


162 
	~<xloÿË.h
>

165 
	$¡rcŞl_l
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
, 
__loÿË_t
 
__l
)

166 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

168 
size_t
 
	$¡rxäm_l
 (*
__de¡
, 
__cÚ¡
 *
__¤c
, 
size_t
 
__n
,

169 
__loÿË_t
 
__l
è
__THROW
 
	`__nÚnuÎ
 ((2, 4));

172 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_BSD
 || defšed 
__USE_XOPEN_EXTENDED
 \

173 || 
defšed
 
__USE_XOPEN2K8


175 *
	$¡rdup
 (
__cÚ¡
 *
__s
)

176 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

182 #ià
defšed
 
__USE_XOPEN2K8


183 *
	$¡ºdup
 (
__cÚ¡
 *
__¡ršg
, 
size_t
 
__n
)

184 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

187 #ià
defšed
 
__USE_GNU
 && defšed 
__GNUC__


189 
	#¡rdu·
(
s
) \

190 (
__ex‹nsiÚ__
 \

192 
__cÚ¡
 *
__Şd
 = (
s
); \

193 
size_t
 
__Ën
 = 
	`¡¾’
 (
__Şd
) + 1; \

194 *
__Ãw
 = (*è
	`__butš_®loÿ
 (
__Ën
); \

195 (*è
	`memıy
 (
__Ãw
, 
__Şd
, 
__Ën
); \

196 
	}
}))

	)

199 
	#¡ºdu·
(
s
, 
n
) \

200 (
__ex‹nsiÚ__
 \

202 
__cÚ¡
 *
__Şd
 = (
s
); \

203 
size_t
 
__Ën
 = 
	`¡ºËn
 (
__Şd
, (
n
)); \

204 *
__Ãw
 = (*è
	`__butš_®loÿ
 (
__Ën
 + 1); \

205 
__Ãw
[
__Ën
] = '\0'; \

206 (*è
	`memıy
 (
__Ãw
, 
__Şd
, 
__Ën
); \

207 }))

	)

210 
	g__BEGIN_NAMESPACE_STD


212 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


215 *
¡rchr
 (*
__s
, 
__c
)

216 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

217 
__cÚ¡
 *
¡rchr
 (__cÚ¡ *
__s
, 
__c
)

218 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

220 #ifdeà
__OPTIMIZE__


221 
__ex‹º_®ways_šlše
 *

222 
¡rchr
 (*
__s
, 
__c
è
	g__THROW


224  
__butš_¡rchr
 (
__s
, 
__c
);

227 
__ex‹º_®ways_šlše
 
__cÚ¡
 *

228 
¡rchr
 (
__cÚ¡
 *
__s
, 
__c
è
	g__THROW


230  
__butš_¡rchr
 (
__s
, 
__c
);

235 *
	$¡rchr
 (
__cÚ¡
 *
__s
, 
__c
)

236 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

239 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


242 *
	`¡¼chr
 (*
__s
, 
__c
)

243 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

244 
__cÚ¡
 *
	`¡¼chr
 (__cÚ¡ *
__s
, 
__c
)

245 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

247 #ifdeà
__OPTIMIZE__


248 
__ex‹º_®ways_šlše
 *

249 
	`¡¼chr
 (*
__s
, 
__c
è
__THROW


251  
	`__butš_¡¼chr
 (
__s
, 
__c
);

254 
__ex‹º_®ways_šlše
 
__cÚ¡
 *

255 
	`¡¼chr
 (
__cÚ¡
 *
__s
, 
__c
è
__THROW


257  
	`__butš_¡¼chr
 (
__s
, 
__c
);

260 
	}
}

262 *
	$¡¼chr
 (
__cÚ¡
 *
__s
, 
__c
)

263 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

265 
__END_NAMESPACE_STD


267 #ifdeà
__USE_GNU


270 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


271 "C++" *
	$¡rchºul
 (*
__s
, 
__c
)

272 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

273 "C++" 
__cÚ¡
 *
	$¡rchºul
 (
__cÚ¡
 *
__s
, 
__c
)

274 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

276 *
	$¡rchºul
 (
__cÚ¡
 *
__s
, 
__c
)

277 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

281 
__BEGIN_NAMESPACE_STD


284 
size_t
 
	$¡rc¥n
 (
__cÚ¡
 *
__s
, __cÚ¡ *
__»jeù
)

285 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

288 
size_t
 
	$¡r¥n
 (
__cÚ¡
 *
__s
, __cÚ¡ *
__acû±
)

289 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

291 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


294 *
	`¡½brk
 (*
__s
, 
__cÚ¡
 *
__acû±
)

295 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

296 
__cÚ¡
 *
	`¡½brk
 (__cÚ¡ *
__s
, __cÚ¡ *
__acû±
)

297 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

299 #ifdeà
__OPTIMIZE__


300 
__ex‹º_®ways_šlše
 *

301 
	`¡½brk
 (*
__s
, 
__cÚ¡
 *
__acû±
è
__THROW


303  
	`__butš_¡½brk
 (
__s
, 
__acû±
);

306 
__ex‹º_®ways_šlše
 
__cÚ¡
 *

307 
	`¡½brk
 (
__cÚ¡
 *
__s
, __cÚ¡ *
__acû±
è
__THROW


309  
	`__butš_¡½brk
 (
__s
, 
__acû±
);

312 
	}
}

314 *
	$¡½brk
 (
__cÚ¡
 *
__s
, __cÚ¡ *
__acû±
)

315 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

318 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


321 *
	`¡r¡r
 (*
__hay¡ack
, 
__cÚ¡
 *
__ÃedË
)

322 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

323 
__cÚ¡
 *
	`¡r¡r
 (__cÚ¡ *
__hay¡ack
,

324 
__cÚ¡
 *
__ÃedË
)

325 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

327 #ifdeà
__OPTIMIZE__


328 
__ex‹º_®ways_šlše
 *

329 
	`¡r¡r
 (*
__hay¡ack
, 
__cÚ¡
 *
__ÃedË
è
__THROW


331  
	`__butš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

334 
__ex‹º_®ways_šlše
 
__cÚ¡
 *

335 
	`¡r¡r
 (
__cÚ¡
 *
__hay¡ack
, __cÚ¡ *
__ÃedË
è
__THROW


337  
	`__butš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

340 
	}
}

342 *
	$¡r¡r
 (
__cÚ¡
 *
__hay¡ack
, __cÚ¡ *
__ÃedË
)

343 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

348 *
	$¡¹ok
 (*
__»¡riù
 
__s
, 
__cÚ¡
 *__»¡riù 
__d–im
)

349 
__THROW
 
	`__nÚnuÎ
 ((2));

350 
__END_NAMESPACE_STD


354 *
	$__¡¹ok_r
 (*
__»¡riù
 
__s
,

355 
__cÚ¡
 *
__»¡riù
 
__d–im
,

356 **
__»¡riù
 
__§ve_±r
)

357 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

358 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


359 *
	$¡¹ok_r
 (*
__»¡riù
 
__s
, 
__cÚ¡
 *__»¡riù 
__d–im
,

360 **
__»¡riù
 
__§ve_±r
)

361 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

364 #ifdeà
__USE_GNU


366 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


367 "C++" *
	$¡rÿ£¡r
 (*
__hay¡ack
, 
__cÚ¡
 *
__ÃedË
)

368 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

369 "C++" 
__cÚ¡
 *
	$¡rÿ£¡r
 (
__cÚ¡
 *
__hay¡ack
,

370 
__cÚ¡
 *
__ÃedË
)

371 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

373 *
	$¡rÿ£¡r
 (
__cÚ¡
 *
__hay¡ack
, __cÚ¡ *
__ÃedË
)

374 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

378 #ifdeà
__USE_GNU


382 *
	$memmem
 (
__cÚ¡
 *
__hay¡ack
, 
size_t
 
__hay¡ackËn
,

383 
__cÚ¡
 *
__ÃedË
, 
size_t
 
__ÃedËËn
)

384 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 3));

388 *
	$__mempıy
 (*
__»¡riù
 
__de¡
,

389 
__cÚ¡
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

390 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

391 *
	$mempıy
 (*
__»¡riù
 
__de¡
,

392 
__cÚ¡
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

393 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

397 
__BEGIN_NAMESPACE_STD


399 
size_t
 
	$¡¾’
 (
__cÚ¡
 *
__s
)

400 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

401 
__END_NAMESPACE_STD


403 #ifdef 
__USE_XOPEN2K8


406 
size_t
 
	$¡ºËn
 (
__cÚ¡
 *
__¡ršg
, 
size_t
 
__maxËn
)

407 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

411 
__BEGIN_NAMESPACE_STD


413 *
	$¡»¼Ü
 (
__”ºum
è
__THROW
;

414 
__END_NAMESPACE_STD


415 #ià
defšed
 
__USE_XOPEN2K
 || defšed 
__USE_MISC


423 #ià
defšed
 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


426 #ifdeà
__REDIRECT_NTH


427 
	`__REDIRECT_NTH
 (
¡»¼Ü_r
,

428 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
),

429 
__xpg_¡»¼Ü_r
è
	`__nÚnuÎ
 ((2));

431 
	$__xpg_¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

432 
__THROW
 
	`__nÚnuÎ
 ((2));

433 
	#¡»¼Ü_r
 
__xpg_¡»¼Ü_r


	)

438 *
	$¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

439 
__THROW
 
	`__nÚnuÎ
 ((2));

443 #ifdeà
__USE_XOPEN2K8


445 *
	$¡»¼Ü_l
 (
__”ºum
, 
__loÿË_t
 
__l
è
__THROW
;

451 
	$__bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

453 #ifdeà
__USE_BSD


455 
	$bcİy
 (
__cÚ¡
 *
__¤c
, *
__de¡
, 
size_t
 
__n
)

456 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

459 
	$bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

462 
	$bcmp
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
, 
size_t
 
__n
)

463 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

466 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


469 *
	`šdex
 (*
__s
, 
__c
)

470 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

471 
__cÚ¡
 *
	`šdex
 (__cÚ¡ *
__s
, 
__c
)

472 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

474 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


475 
__ex‹º_®ways_šlše
 *

476 
	`šdex
 (*
__s
, 
__c
è
__THROW


478  
	`__butš_šdex
 (
__s
, 
__c
);

481 
__ex‹º_®ways_šlše
 
__cÚ¡
 *

482 
	`šdex
 (
__cÚ¡
 *
__s
, 
__c
è
__THROW


484  
	`__butš_šdex
 (
__s
, 
__c
);

487 
	}
}

489 *
	$šdex
 (
__cÚ¡
 *
__s
, 
__c
)

490 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

494 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


497 *
	`ršdex
 (*
__s
, 
__c
)

498 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

499 
__cÚ¡
 *
	`ršdex
 (__cÚ¡ *
__s
, 
__c
)

500 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

502 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__CORRECT_ISO_CPP_STRINGS_H_PROTO


503 
__ex‹º_®ways_šlše
 *

504 
	`ršdex
 (*
__s
, 
__c
è
__THROW


506  
	`__butš_ršdex
 (
__s
, 
__c
);

509 
__ex‹º_®ways_šlše
 
__cÚ¡
 *

510 
	`ršdex
 (
__cÚ¡
 *
__s
, 
__c
è
__THROW


512  
	`__butš_ršdex
 (
__s
, 
__c
);

515 
	}
}

517 *
	$ršdex
 (
__cÚ¡
 *
__s
, 
__c
)

518 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

523 
	$ffs
 (
__i
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

527 #ifdef 
__USE_GNU


528 
	$ff¦
 (
__l
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

529 #ifdeà
__GNUC__


530 
__ex‹nsiÚ__
 
	$ff¦l
 (
__Î
)

531 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

536 
	$¡rÿ£cmp
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
)

537 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

540 
	$¡ºÿ£cmp
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
, 
size_t
 
__n
)

541 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

544 #ifdef 
__USE_GNU


547 
	$¡rÿ£cmp_l
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
,

548 
__loÿË_t
 
__loc
)

549 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

551 
	$¡ºÿ£cmp_l
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
,

552 
size_t
 
__n
, 
__loÿË_t
 
__loc
)

553 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 4));

556 #ifdef 
__USE_BSD


559 *
	$¡r£p
 (**
__»¡riù
 
__¡ršgp
,

560 
__cÚ¡
 *
__»¡riù
 
__d–im
)

561 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

564 #ifdef 
__USE_XOPEN2K8


566 *
	$¡rsigÇl
 (
__sig
è
__THROW
;

569 *
	$__¡pıy
 (*
__»¡riù
 
__de¡
, 
__cÚ¡
 *__»¡riù 
__¤c
)

570 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

571 *
	$¡pıy
 (*
__»¡riù
 
__de¡
, 
__cÚ¡
 *__»¡riù 
__¤c
)

572 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

576 *
	$__¡²ıy
 (*
__»¡riù
 
__de¡
,

577 
__cÚ¡
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

578 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

579 *
	$¡²ıy
 (*
__»¡riù
 
__de¡
,

580 
__cÚ¡
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

581 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

584 #ifdef 
__USE_GNU


586 
	$¡rv”scmp
 (
__cÚ¡
 *
__s1
, __cÚ¡ *
__s2
)

587 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

590 *
	$¡räy
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

593 *
	$memäob
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

595 #iâdeà
ba£Çme


600 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


601 "C++" *
	$ba£Çme
 (*
__f’ame
)

602 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

603 "C++" 
__cÚ¡
 *
	$ba£Çme
 (
__cÚ¡
 *
__f’ame
)

604 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

606 *
	$ba£Çme
 (
__cÚ¡
 *
__f’ame
è
__THROW
 
	`__nÚnuÎ
 ((1));

612 #ià
defšed
 
__GNUC__
 && __GNUC__ >= 2

613 #ià
defšed
 
__OPTIMIZE__
 && !defšed 
__OPTIMIZE_SIZE__
 \

614 && !
defšed
 
__NO_INLINE__
 && !defšed 
__ılu¥lus


634 
	~<b™s/¡ršg.h
>

637 
	~<b™s/¡ršg2.h
>

640 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__ex‹º_®ways_šlše


642 
	~<b™s/¡ršg3.h
>

646 
__END_DECLS


	@/usr/include/alloca.h

19 #iâdef 
_ALLOCA_H


20 
	#_ALLOCA_H
 1

	)

22 
	~<ã©u»s.h
>

24 
	#__Ãed_size_t


	)

25 
	~<¡ddef.h
>

27 
	g__BEGIN_DECLS


30 #undeà
®loÿ


33 *
	$®loÿ
 (
size_t
 
__size
è
__THROW
;

35 #ifdef 
__GNUC__


36 
	#®loÿ
(
size
è
	`__butš_®loÿ
 (size)

	)

39 
__END_DECLS


	@/usr/include/features.h

20 #iâdef 
_FEATURES_H


21 
	#_FEATURES_H
 1

	)

98 #undeà
__USE_ISOC99


99 #undeà
__USE_ISOC95


100 #undeà
__USE_POSIX


101 #undeà
__USE_POSIX2


102 #undeà
__USE_POSIX199309


103 #undeà
__USE_POSIX199506


104 #undeà
__USE_XOPEN


105 #undeà
__USE_XOPEN_EXTENDED


106 #undeà
__USE_UNIX98


107 #undeà
__USE_XOPEN2K


108 #undeà
__USE_XOPEN2KXSI


109 #undeà
__USE_XOPEN2K8


110 #undeà
__USE_XOPEN2K8XSI


111 #undeà
__USE_LARGEFILE


112 #undeà
__USE_LARGEFILE64


113 #undeà
__USE_FILE_OFFSET64


114 #undeà
__USE_BSD


115 #undeà
__USE_SVID


116 #undeà
__USE_MISC


117 #undeà
__USE_ATFILE


118 #undeà
__USE_GNU


119 #undeà
__USE_REENTRANT


120 #undeà
__USE_FORTIFY_LEVEL


121 #undeà
__FAVOR_BSD


122 #undeà
__KERNEL_STRICT_NAMES


126 #iâdeà
_LOOSE_KERNEL_NAMES


127 
	#__KERNEL_STRICT_NAMES


	)

131 
	#__USE_ANSI
 1

	)

140 #ià
defšed
 
__GNUC__
 && defšed 
__GNUC_MINOR__


141 
	#__GNUC_PREREQ
(
maj
, 
mš
) \

142 ((
__GNUC__
 << 16è+ 
__GNUC_MINOR__
 >ğ((
maj
è<< 16è+ (
mš
))

	)

144 
	#__GNUC_PREREQ
(
maj
, 
mš
è0

	)

149 #ià
defšed
 
_BSD_SOURCE
 && \

150 !(
defšed
 
	g_POSIX_SOURCE
 || defšed 
	g_POSIX_C_SOURCE
 || \

151 
defšed
 
	g_XOPEN_SOURCE
 || defšed 
	g_GNU_SOURCE
 || defšed 
	g_SVID_SOURCE
)

152 
	#__FAVOR_BSD
 1

	)

156 #ifdeà
_GNU_SOURCE


157 #undeà
_ISOC95_SOURCE


158 
	#_ISOC95_SOURCE
 1

	)

159 #undeà
_ISOC99_SOURCE


160 
	#_ISOC99_SOURCE
 1

	)

161 #undeà
_POSIX_SOURCE


162 
	#_POSIX_SOURCE
 1

	)

163 #undeà
_POSIX_C_SOURCE


164 
	#_POSIX_C_SOURCE
 200809L

	)

165 #undeà
_XOPEN_SOURCE


166 
	#_XOPEN_SOURCE
 700

	)

167 #undeà
_XOPEN_SOURCE_EXTENDED


168 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

169 #undeà
_LARGEFILE64_SOURCE


170 
	#_LARGEFILE64_SOURCE
 1

	)

171 #undeà
_BSD_SOURCE


172 
	#_BSD_SOURCE
 1

	)

173 #undeà
_SVID_SOURCE


174 
	#_SVID_SOURCE
 1

	)

175 #undeà
_ATFILE_SOURCE


176 
	#_ATFILE_SOURCE
 1

	)

181 #ià(!
defšed
 
__STRICT_ANSI__
 && !defšed 
_ISOC99_SOURCE
 && \

182 !
defšed
 
	g_POSIX_SOURCE
 && !defšed 
	g_POSIX_C_SOURCE
 && \

183 !
defšed
 
	g_XOPEN_SOURCE
 && !defšed 
	g_BSD_SOURCE
 && !defšed 
	g_SVID_SOURCE
)

184 
	#_BSD_SOURCE
 1

	)

185 
	#_SVID_SOURCE
 1

	)

192 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC9X_SOURCE
 \

193 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

194 
	#__USE_ISOC99
 1

	)

198 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC9X_SOURCE
 \

199 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

200 
	#__USE_ISOC95
 1

	)

205 #ià((!
defšed
 
__STRICT_ANSI__
 || (
_XOPEN_SOURCE
 - 0) >= 500) && \

206 !
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE
)

207 
	#_POSIX_SOURCE
 1

	)

208 #ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

209 
	#_POSIX_C_SOURCE
 2

	)

210 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

211 
	#_POSIX_C_SOURCE
 199506L

	)

212 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

213 
	#_POSIX_C_SOURCE
 200112L

	)

215 
	#_POSIX_C_SOURCE
 200809L

	)

217 
	#__USE_POSIX_IMPLICITLY
 1

	)

220 #ià
defšed
 
_POSIX_SOURCE
 || 
_POSIX_C_SOURCE
 >ğ1 || defšed 
_XOPEN_SOURCE


221 
	#__USE_POSIX
 1

	)

224 #ià
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >ğ2 || defšed 
_XOPEN_SOURCE


225 
	#__USE_POSIX2
 1

	)

228 #ià(
_POSIX_C_SOURCE
 - 0) >= 199309L

229 
	#__USE_POSIX199309
 1

	)

232 #ià(
_POSIX_C_SOURCE
 - 0) >= 199506L

233 
	#__USE_POSIX199506
 1

	)

236 #ià(
_POSIX_C_SOURCE
 - 0) >= 200112L

237 
	#__USE_XOPEN2K
 1

	)

238 #undeà
__USE_ISOC95


239 
	#__USE_ISOC95
 1

	)

240 #undeà
__USE_ISOC99


241 
	#__USE_ISOC99
 1

	)

244 #ià(
_POSIX_C_SOURCE
 - 0) >= 200809L

245 
	#__USE_XOPEN2K8
 1

	)

246 #undeà
_ATFILE_SOURCE


247 
	#_ATFILE_SOURCE
 1

	)

250 #ifdef 
_XOPEN_SOURCE


251 
	#__USE_XOPEN
 1

	)

252 #ià(
_XOPEN_SOURCE
 - 0) >= 500

253 
	#__USE_XOPEN_EXTENDED
 1

	)

254 
	#__USE_UNIX98
 1

	)

255 #undeà
_LARGEFILE_SOURCE


256 
	#_LARGEFILE_SOURCE
 1

	)

257 #ià(
_XOPEN_SOURCE
 - 0) >= 600

258 #ià(
_XOPEN_SOURCE
 - 0) >= 700

259 
	#__USE_XOPEN2K8
 1

	)

260 
	#__USE_XOPEN2K8XSI
 1

	)

262 
	#__USE_XOPEN2K
 1

	)

263 
	#__USE_XOPEN2KXSI
 1

	)

264 #undeà
__USE_ISOC95


265 
	#__USE_ISOC95
 1

	)

266 #undeà
__USE_ISOC99


267 
	#__USE_ISOC99
 1

	)

270 #ifdeà
_XOPEN_SOURCE_EXTENDED


271 
	#__USE_XOPEN_EXTENDED
 1

	)

276 #ifdeà
_LARGEFILE_SOURCE


277 
	#__USE_LARGEFILE
 1

	)

280 #ifdeà
_LARGEFILE64_SOURCE


281 
	#__USE_LARGEFILE64
 1

	)

284 #ià
defšed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

285 
	#__USE_FILE_OFFSET64
 1

	)

288 #ià
defšed
 
_BSD_SOURCE
 || defšed 
_SVID_SOURCE


289 
	#__USE_MISC
 1

	)

292 #ifdef 
_BSD_SOURCE


293 
	#__USE_BSD
 1

	)

296 #ifdef 
_SVID_SOURCE


297 
	#__USE_SVID
 1

	)

300 #ifdef 
_ATFILE_SOURCE


301 
	#__USE_ATFILE
 1

	)

304 #ifdef 
_GNU_SOURCE


305 
	#__USE_GNU
 1

	)

308 #ià
defšed
 
_REENTRANT
 || defšed 
_THREAD_SAFE


309 
	#__USE_REENTRANT
 1

	)

312 #ià
defšed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

313 && 
__GNUC_PREREQ
 (4, 1è&& 
defšed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

314 #ià
_FORTIFY_SOURCE
 > 1

315 
	#__USE_FORTIFY_LEVEL
 2

	)

317 
	#__USE_FORTIFY_LEVEL
 1

	)

320 
	#__USE_FORTIFY_LEVEL
 0

	)

324 
	~<b™s/´edefs.h
>

327 
	#__STDC_ISO_10646__
 200009L

	)

335 #undeà
__GNU_LIBRARY__


336 
	#__GNU_LIBRARY__
 6

	)

340 
	#__GLIBC__
 2

	)

341 
	#__GLIBC_MINOR__
 15

	)

343 
	#__GLIBC_PREREQ
(
maj
, 
mš
) \

344 ((
__GLIBC__
 << 16è+ 
__GLIBC_MINOR__
 >ğ((
maj
è<< 16è+ (
mš
))

	)

347 #ià
defšed
 
__GNUC__
 \

348 || (
defšed
 
	g__PGI
 && defšed 
	g__i386__
 ) \

349 || (
defšed
 
	g__INTEL_COMPILER
 && (defšed 
	g__i386__
 || defšed 
	g__Ÿ64__
)) \

350 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L)

351 
	#__GLIBC_HAVE_LONG_LONG
 1

	)

355 #iâdeà
__ASSEMBLER__


356 #iâdeà
_SYS_CDEFS_H


357 
	~<sys/cdefs.h
>

362 #ià
defšed
 
__USE_FILE_OFFSET64
 && !defšed 
__REDIRECT


363 
	#__USE_LARGEFILE
 1

	)

364 
	#__USE_LARGEFILE64
 1

	)

370 #ià
__GNUC_PREREQ
 (2, 7è&& 
defšed
 
__OPTIMIZE__
 \

371 && !
defšed
 
	g__OPTIMIZE_SIZE__
 && !defšed 
	g__NO_INLINE__
 \

372 && 
defšed
 
	g__ex‹º_šlše


373 
	#__USE_EXTERN_INLINES
 1

	)

378 #ià
__GNUC_PREREQ
 (2, 7è&& 
defšed
 
__OPTIMIZE__
 \

379 && (
defšed
 
	g_LIBC
 || !defšed 
	g__OPTIMIZE_SIZE__
è&& !defšed 
	g__NO_INLINE__
 \

380 && 
defšed
 
	g__ex‹º_šlše


381 
	#__USE_EXTERN_INLINES_IN_LIBC
 1

	)

389 
	~<gnu/¡ubs.h
>

	@/usr/include/getopt.h

21 #iâdeà
_GETOPT_H


23 #iâdeà
__Ãed_g‘İt


24 
	#_GETOPT_H
 1

	)

34 #ià!
defšed
 
__GNU_LIBRARY__


35 
	~<ùy³.h
>

38 #iâdeà
__THROW


39 #iâdeà
__GNUC_PREREQ


40 
	#__GNUC_PREREQ
(
maj
, 
mš
è(0)

	)

42 #ià
defšed
 
__ılu¥lus
 && 
__GNUC_PREREQ
 (2,8)

43 
	#__THROW
 
	`throw
 ()

	)

45 
	#__THROW


	)

49 #ifdef 
__ılu¥lus


59 *
İrg
;

73 
İtšd
;

78 
İ‹¼
;

82 
İtİt
;

84 #iâdeà
__Ãed_g‘İt


106 
	sİtiÚ


108 cÚ¡ *
	gÇme
;

111 
	ghas_¬g
;

112 *
	gæag
;

113 
	gv®
;

118 
	#no_¬gum’t
 0

	)

119 
	#»quœed_¬gum’t
 1

	)

120 
	#İtiÚ®_¬gum’t
 2

	)

148 #ifdeà
__GNU_LIBRARY__


152 
g‘İt
 (
___¬gc
, *cÚ¡ *
___¬gv
, cÚ¡ *
__shÜtİts
)

153 
__THROW
;

155 #ià
defšed
 
__Ãed_g‘İt
 && defšed 
__USE_POSIX2
 \

156 && !
defšed
 
	g__USE_POSIX_IMPLICITLY
 && !defšed 
	g__USE_GNU


160 #ifdeà
__REDIRECT


161 
__REDIRECT_NTH
 (
g‘İt
, (
___¬gc
, *cÚ¡ *
___¬gv
,

162 cÚ¡ *
__shÜtİts
),

163 
__posix_g‘İt
);

165 
__posix_g‘İt
 (
___¬gc
, *cÚ¡ *
___¬gv
,

166 cÚ¡ *
__shÜtİts
è
__THROW
;

167 
	#g‘İt
 
__posix_g‘İt


	)

171 
g‘İt
 ();

174 #iâdeà
__Ãed_g‘İt


175 
g‘İt_lÚg
 (
___¬gc
, *cÚ¡ *
___¬gv
,

176 cÚ¡ *
__shÜtİts
,

177 cÚ¡ 
İtiÚ
 *
__lÚgİts
, *
__lÚgšd
)

178 
__THROW
;

179 
g‘İt_lÚg_Úly
 (
___¬gc
, *cÚ¡ *
___¬gv
,

180 cÚ¡ *
__shÜtİts
,

181 cÚ¡ 
İtiÚ
 *
__lÚgİts
, *
__lÚgšd
)

182 
__THROW
;

186 #ifdef 
__ılu¥lus


191 #undeà
__Ãed_g‘İt


	@/usr/include/libio.h

29 #iâdeà
_IO_STDIO_H


30 
	#_IO_STDIO_H


	)

32 
	~<_G_cÚfig.h
>

34 
	#_IO_pos_t
 
_G_åos_t


	)

35 
	#_IO_åos_t
 
_G_åos_t


	)

36 
	#_IO_åos64_t
 
_G_åos64_t


	)

37 
	#_IO_size_t
 
_G_size_t


	)

38 
	#_IO_ssize_t
 
_G_ssize_t


	)

39 
	#_IO_off_t
 
_G_off_t


	)

40 
	#_IO_off64_t
 
_G_off64_t


	)

41 
	#_IO_pid_t
 
_G_pid_t


	)

42 
	#_IO_uid_t
 
_G_uid_t


	)

43 
	#_IO_icÚv_t
 
_G_icÚv_t


	)

44 
	#_IO_HAVE_SYS_WAIT
 
_G_HAVE_SYS_WAIT


	)

45 
	#_IO_HAVE_ST_BLKSIZE
 
_G_HAVE_ST_BLKSIZE


	)

46 
	#_IO_BUFSIZ
 
_G_BUFSIZ


	)

47 
	#_IO_va_li¡
 
_G_va_li¡


	)

48 
	#_IO_wšt_t
 
_G_wšt_t


	)

50 #ifdeà
_G_NEED_STDARG_H


52 
	#__Ãed___va_li¡


	)

53 
	~<¡d¬g.h
>

54 #ifdeà
__GNUC_VA_LIST


55 #undeà
_IO_va_li¡


56 
	#_IO_va_li¡
 
__gnuc_va_li¡


	)

60 #iâdeà
__P


61 #ià
_G_HAVE_SYS_CDEFS


62 
	~<sys/cdefs.h
>

64 #ifdeà
__STDC__


65 
	#__P
(
p
è
	)
p

66 
	#__PMT
(
p
è
	)
p

68 
	#__P
(
p
è()

	)

69 
	#__PMT
(
p
è()

	)

75 #iâdeà
_PARAMS


76 
	#_PARAMS
(
´Ùos
è
	`__P
ÕrÙos)

	)

79 #iâdeà
__STDC__


81 cÚ¡

	)

84 
	#_IO_UNIFIED_JUMPTABLES
 1

	)

85 #iâdeà
_G_HAVE_PRINTF_FP


86 
	#_IO_USE_DTOA
 1

	)

89 #iâdeà
EOF


90 
	#EOF
 (-1)

	)

92 #iâdeà
NULL


93 #ià
defšed
 
__GNUG__
 && \

94 (
	g__GNUC__
 > 2 || (__GNUC__ =ğ2 && 
__GNUC_MINOR__
 >= 8))

95 
	#NULL
 (
__nuÎ
)

	)

97 #ià!
defšed
(
__ılu¥lus
)

98 
	#NULL
 ((*)0)

	)

100 
	#NULL
 (0)

	)

105 
	#_IOS_INPUT
 1

	)

106 
	#_IOS_OUTPUT
 2

	)

107 
	#_IOS_ATEND
 4

	)

108 
	#_IOS_APPEND
 8

	)

109 
	#_IOS_TRUNC
 16

	)

110 
	#_IOS_NOCREATE
 32

	)

111 
	#_IOS_NOREPLACE
 64

	)

112 
	#_IOS_BIN
 128

	)

120 
	#_IO_MAGIC
 0xFBAD0000

	)

121 
	#_OLD_STDIO_MAGIC
 0xFABC0000

	)

122 
	#_IO_MAGIC_MASK
 0xFFFF0000

	)

123 
	#_IO_USER_BUF
 1

	)

124 
	#_IO_UNBUFFERED
 2

	)

125 
	#_IO_NO_READS
 4

	)

126 
	#_IO_NO_WRITES
 8

	)

127 
	#_IO_EOF_SEEN
 0x10

	)

128 
	#_IO_ERR_SEEN
 0x20

	)

129 
	#_IO_DELETE_DONT_CLOSE
 0x40

	)

130 
	#_IO_LINKED
 0x80

	)

131 
	#_IO_IN_BACKUP
 0x100

	)

132 
	#_IO_LINE_BUF
 0x200

	)

133 
	#_IO_TIED_PUT_GET
 0x400

	)

134 
	#_IO_CURRENTLY_PUTTING
 0x800

	)

135 
	#_IO_IS_APPENDING
 0x1000

	)

136 
	#_IO_IS_FILEBUF
 0x2000

	)

137 
	#_IO_BAD_SEEN
 0x4000

	)

138 
	#_IO_USER_LOCK
 0x8000

	)

140 
	#_IO_FLAGS2_MMAP
 1

	)

141 
	#_IO_FLAGS2_NOTCANCEL
 2

	)

142 #ifdeà
_LIBC


143 
	#_IO_FLAGS2_FORTIFY
 4

	)

145 
	#_IO_FLAGS2_USER_WBUF
 8

	)

146 #ifdeà
_LIBC


147 
	#_IO_FLAGS2_SCANF_STD
 16

	)

148 
	#_IO_FLAGS2_NOCLOSE
 32

	)

149 
	#_IO_FLAGS2_CLOEXEC
 64

	)

153 
	#_IO_SKIPWS
 01

	)

154 
	#_IO_LEFT
 02

	)

155 
	#_IO_RIGHT
 04

	)

156 
	#_IO_INTERNAL
 010

	)

157 
	#_IO_DEC
 020

	)

158 
	#_IO_OCT
 040

	)

159 
	#_IO_HEX
 0100

	)

160 
	#_IO_SHOWBASE
 0200

	)

161 
	#_IO_SHOWPOINT
 0400

	)

162 
	#_IO_UPPERCASE
 01000

	)

163 
	#_IO_SHOWPOS
 02000

	)

164 
	#_IO_SCIENTIFIC
 04000

	)

165 
	#_IO_FIXED
 010000

	)

166 
	#_IO_UNITBUF
 020000

	)

167 
	#_IO_STDIO
 040000

	)

168 
	#_IO_DONT_CLOSE
 0100000

	)

169 
	#_IO_BOOLALPHA
 0200000

	)

172 
_IO_jump_t
; 
	g_IO_FILE
;

175 #ifdeà
_IO_MTSAFE_IO


176 #ià
defšed
 
__GLIBC__
 && __GLIBC__ >= 2

177 
	~<b™s/¡dio-lock.h
>

182 
	t_IO_lock_t
;

188 
	s_IO_m¬k”
 {

189 
_IO_m¬k”
 *
	m_Ãxt
;

190 
_IO_FILE
 *
	m_sbuf
;

194 
	m_pos
;

196 
£t_¡»ampos
(
¡»ampos
 
¥
è{ 
	m_¥os
 = sp; }

197 
£t_off£t
(
off£t
è{ 
	m_pos
 = off£t; 
	m_¥os
 = (
¡»ampos
)(-2); }

198 
	mpublic
:

199 
¡»amm¬k”
(
¡»ambuf
 *
sb
);

200 ~
¡»amm¬k”
();

201 
§všg
(è{  
	m_¥os
 == -2; }

202 
d–
(
¡»amm¬k”
&);

203 
d–
();

208 
	e__codecvt_»suÉ


210 
	m__codecvt_ok
,

211 
	m__codecvt_·¹Ÿl
,

212 
	m__codecvt_”rÜ
,

213 
	m__codecvt_nocÚv


216 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


219 
	s_IO_codecvt


221 (*
	m__codecvt_de¡r
è(
	m_IO_codecvt
 *);

222 
__codecvt_»suÉ
 (*
__codecvt_do_out
è(
	m_IO_codecvt
 *,

223 
	m__mb¡©e_t
 *,

224 cÚ¡ 
	mwch¬_t
 *,

225 cÚ¡ 
	mwch¬_t
 *,

226 cÚ¡ 
	mwch¬_t
 **, *,

228 
__codecvt_»suÉ
 (*
__codecvt_do_unshiá
è(
	m_IO_codecvt
 *,

229 
	m__mb¡©e_t
 *, *,

231 
__codecvt_»suÉ
 (*
__codecvt_do_š
è(
	m_IO_codecvt
 *,

232 
	m__mb¡©e_t
 *,

234 cÚ¡ **, 
	mwch¬_t
 *,

235 
	mwch¬_t
 *, wchar_t **);

236 (*
	m__codecvt_do_’codšg
è(
	m_IO_codecvt
 *);

237 (*
	m__codecvt_do_®ways_nocÚv
è(
	m_IO_codecvt
 *);

238 (*
	m__codecvt_do_Ëngth
è(
	m_IO_codecvt
 *, 
	m__mb¡©e_t
 *,

239 cÚ¡ *, cÚ¡ *, 
	m_IO_size_t
);

240 (*
	m__codecvt_do_max_Ëngth
è(
	m_IO_codecvt
 *);

242 
_IO_icÚv_t
 
	m__cd_š
;

243 
_IO_icÚv_t
 
	m__cd_out
;

247 
	s_IO_wide_d©a


249 
wch¬_t
 *
	m_IO_»ad_±r
;

250 
wch¬_t
 *
	m_IO_»ad_’d
;

251 
wch¬_t
 *
	m_IO_»ad_ba£
;

252 
wch¬_t
 *
	m_IO_wr™e_ba£
;

253 
wch¬_t
 *
	m_IO_wr™e_±r
;

254 
wch¬_t
 *
	m_IO_wr™e_’d
;

255 
wch¬_t
 *
	m_IO_buf_ba£
;

256 
wch¬_t
 *
	m_IO_buf_’d
;

258 
wch¬_t
 *
	m_IO_§ve_ba£
;

259 
wch¬_t
 *
	m_IO_backup_ba£
;

261 
wch¬_t
 *
	m_IO_§ve_’d
;

263 
__mb¡©e_t
 
	m_IO_¡©e
;

264 
__mb¡©e_t
 
	m_IO_Ï¡_¡©e
;

265 
_IO_codecvt
 
	m_codecvt
;

267 
wch¬_t
 
	m_shÜtbuf
[1];

269 cÚ¡ 
_IO_jump_t
 *
	m_wide_vbË
;

273 
	s_IO_FILE
 {

274 
	m_æags
;

275 
	#_IO_fe_æags
 
_æags


	)

279 * 
	m_IO_»ad_±r
;

280 * 
	m_IO_»ad_’d
;

281 * 
	m_IO_»ad_ba£
;

282 * 
	m_IO_wr™e_ba£
;

283 * 
	m_IO_wr™e_±r
;

284 * 
	m_IO_wr™e_’d
;

285 * 
	m_IO_buf_ba£
;

286 * 
	m_IO_buf_’d
;

288 *
	m_IO_§ve_ba£
;

289 *
	m_IO_backup_ba£
;

290 *
	m_IO_§ve_’d
;

292 
_IO_m¬k”
 *
	m_m¬k”s
;

294 
_IO_FILE
 *
	m_chaš
;

296 
	m_f’o
;

298 
	m_blksize
;

300 
	m_æags2
;

302 
_IO_off_t
 
	m_Şd_off£t
;

304 
	#__HAVE_COLUMN


	)

306 
	m_cur_cŞumn
;

307 sigÃd 
	m_vbË_off£t
;

308 
	m_shÜtbuf
[1];

312 
_IO_lock_t
 *
	m_lock
;

313 #ifdeà
_IO_USE_OLD_IO_FILE


316 
	s_IO_FILE_com¶‘e


318 
_IO_FILE
 
	m_fe
;

320 #ià
defšed
 
_G_IO_IO_FILE_VERSION
 && _G_IO_IO_FILE_VERSION == 0x20001

321 
_IO_off64_t
 
	m_off£t
;

322 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


324 
_IO_codecvt
 *
	m_codecvt
;

325 
_IO_wide_d©a
 *
	m_wide_d©a
;

326 
_IO_FILE
 *
	m_ä“»s_li¡
;

327 *
	m_ä“»s_buf
;

328 
size_t
 
	m_ä“»s_size
;

330 *
	m__·d1
;

331 *
	m__·d2
;

332 *
	m__·d3
;

333 *
	m__·d4
;

334 
size_t
 
	m__·d5
;

336 
	m_mode
;

338 
	m_unu£d2
[15 *  (è- 4 *  (*è-  (
size_t
)];

342 #iâdeà
__ılu¥lus


343 
_IO_FILE
 
	t_IO_FILE
;

346 
	g_IO_FILE_¶us
;

348 
_IO_FILE_¶us
 
_IO_2_1_¡dš_
;

349 
_IO_FILE_¶us
 
_IO_2_1_¡dout_
;

350 
_IO_FILE_¶us
 
_IO_2_1_¡d”r_
;

351 #iâdeà
_LIBC


352 
	#_IO_¡dš
 ((
_IO_FILE
*)(&
_IO_2_1_¡dš_
))

	)

353 
	#_IO_¡dout
 ((
_IO_FILE
*)(&
_IO_2_1_¡dout_
))

	)

354 
	#_IO_¡d”r
 ((
_IO_FILE
*)(&
_IO_2_1_¡d”r_
))

	)

356 
_IO_FILE
 *
_IO_¡dš
 
©Œibu‹_hidd’
;

357 
_IO_FILE
 *
_IO_¡dout
 
©Œibu‹_hidd’
;

358 
_IO_FILE
 *
_IO_¡d”r
 
©Œibu‹_hidd’
;

366 
__ssize_t
 
	t__io_»ad_â
 (*
	t__cook›
, *
	t__buf
, 
	tsize_t
 
	t__nby‹s
);

374 
__ssize_t
 
	t__io_wr™e_â
 (*
	t__cook›
, 
	t__cÚ¡
 *
	t__buf
,

375 
	tsize_t
 
	t__n
);

383 
	t__io_£ek_â
 (*
	t__cook›
, 
	t_IO_off64_t
 *
	t__pos
, 
	t__w
);

386 
	t__io_şo£_â
 (*
	t__cook›
);

389 #ifdeà
_GNU_SOURCE


391 
__io_»ad_â
 
	tcook›_»ad_funùiÚ_t
;

392 
__io_wr™e_â
 
	tcook›_wr™e_funùiÚ_t
;

393 
__io_£ek_â
 
	tcook›_£ek_funùiÚ_t
;

394 
__io_şo£_â
 
	tcook›_şo£_funùiÚ_t
;

399 
__io_»ad_â
 *
	m»ad
;

400 
__io_wr™e_â
 *
	mwr™e
;

401 
__io_£ek_â
 *
	m£ek
;

402 
__io_şo£_â
 *
	mşo£
;

403 } 
	t_IO_cook›_io_funùiÚs_t
;

404 
_IO_cook›_io_funùiÚs_t
 
	tcook›_io_funùiÚs_t
;

406 
	g_IO_cook›_fe
;

409 
_IO_cook›_š™
 (
_IO_cook›_fe
 *
__cfe
, 
__»ad_wr™e
,

410 *
__cook›
, 
_IO_cook›_io_funùiÚs_t
 
__âs
);

414 #ifdeà
__ılu¥lus


418 
__und”æow
 (
_IO_FILE
 *);

419 
__uæow
 (
_IO_FILE
 *);

420 
__ov”æow
 (
_IO_FILE
 *, );

421 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


422 
_IO_wšt_t
 
__wund”æow
 (
_IO_FILE
 *);

423 
_IO_wšt_t
 
__wuæow
 (
_IO_FILE
 *);

424 
_IO_wšt_t
 
__wov”æow
 (
_IO_FILE
 *, _IO_wint_t);

427 #ià 
__GNUC__
 >= 3

428 
	#_IO_BE
(
ex´
, 
»s
è
	`__butš_ex³ù
 (Óx´),„es)

	)

430 
	#_IO_BE
(
ex´
, 
»s
èÓx´)

	)

433 
	#_IO_g‘c_uÆocked
(
_å
) \

434 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ğ(_å)->
_IO_»ad_’d
, 0) \

435 ? 
	`__uæow
 (
_å
è: *(*è(_å)->
_IO_»ad_±r
++)

	)

436 
	#_IO_³ekc_uÆocked
(
_å
) \

437 (
	`_IO_BE
 ((
_å
)->
_IO_»ad_±r
 >ğ(_å)->
_IO_»ad_’d
, 0) \

438 && 
	`__und”æow
 (
_å
è=ğ
EOF
 ? EOF \

439 : *(*è(
_å
)->
_IO_»ad_±r
)

	)

440 
	#_IO_putc_uÆocked
(
_ch
, 
_å
) \

441 (
	`_IO_BE
 ((
_å
)->
_IO_wr™e_±r
 >ğ(_å)->
_IO_wr™e_’d
, 0) \

442 ? 
	`__ov”æow
 (
_å
, (è(
_ch
)) \

443 : (è(*(
_å
)->
_IO_wr™e_±r
++ = (
_ch
)))

	)

445 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


446 
	#_IO_g‘wc_uÆocked
(
_å
) \

447 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ğ
NULL
 \

448 || ((
_å
)->
_wide_d©a
->
_IO_»ad_±r
 \

449 >ğ(
_å
)->
_wide_d©a
->
_IO_»ad_’d
), 0) \

450 ? 
	`__wuæow
 (
_å
è: (
_IO_wšt_t
è*(_å)->
_wide_d©a
->
_IO_»ad_±r
++)

	)

451 
	#_IO_putwc_uÆocked
(
_wch
, 
_å
) \

452 (
	`_IO_BE
 ((
_å
)->
_wide_d©a
 =ğ
NULL
 \

453 || ((
_å
)->
_wide_d©a
->
_IO_wr™e_±r
 \

454 >ğ(
_å
)->
_wide_d©a
->
_IO_wr™e_’d
), 0) \

455 ? 
	`__wov”æow
 (
_å
, 
_wch
) \

456 : (
_IO_wšt_t
è(*(
_å
)->
_wide_d©a
->
_IO_wr™e_±r
++ = (
_wch
)))

	)

459 
	#_IO_ãof_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_EOF_SEEN
è!ğ0)

	)

460 
	#_IO_ã¼Ü_uÆocked
(
__å
è(((__å)->
_æags
 & 
_IO_ERR_SEEN
è!ğ0)

	)

462 
_IO_g‘c
 (
_IO_FILE
 *
__å
);

463 
_IO_putc
 (
__c
, 
_IO_FILE
 *
__å
);

464 
_IO_ãof
 (
_IO_FILE
 *
__å
è
__THROW
;

465 
_IO_ã¼Ü
 (
_IO_FILE
 *
__å
è
__THROW
;

467 
_IO_³ekc_locked
 (
_IO_FILE
 *
__å
);

470 
	#_IO_PENDING_OUTPUT_COUNT
(
_å
) \

471 ((
_å
)->
_IO_wr™e_±r
 - (_å)->
_IO_wr™e_ba£
)

	)

473 
_IO_æockfe
 (
_IO_FILE
 *è
__THROW
;

474 
_IO_fuÆockfe
 (
_IO_FILE
 *è
__THROW
;

475 
_IO_árylockfe
 (
_IO_FILE
 *è
__THROW
;

477 #ifdeà
_IO_MTSAFE_IO


478 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_locked
 (_å)

	)

479 
	#_IO_æockfe
(
_å
) \

480 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ğ0è
	`_IO_æockfe
 (_å)

	)

481 
	#_IO_fuÆockfe
(
_å
) \

482 ià(((
_å
)->
_æags
 & 
_IO_USER_LOCK
è=ğ0è
	`_IO_fuÆockfe
 (_å)

	)

484 
	#_IO_³ekc
(
_å
è
	`_IO_³ekc_uÆocked
 (_å)

	)

485 
	#_IO_æockfe
(
_å
è

	)

486 
	#_IO_fuÆockfe
(
_å
è

	)

487 
	#_IO_árylockfe
(
_å
è

	)

488 
	#_IO_ş—nup_»giÚ_¡¬t
(
_fù
, 
_å
è

	)

489 
	#_IO_ş—nup_»giÚ_’d
(
_Do™
è

	)

492 
_IO_vfsÿnf
 (
_IO_FILE
 * 
__»¡riù
, const * __restrict,

493 
_IO_va_li¡
, *
__»¡riù
);

494 
_IO_vårštf
 (
_IO_FILE
 *
__»¡riù
, const *__restrict,

495 
_IO_va_li¡
);

496 
_IO_ssize_t
 
_IO_·dn
 (
_IO_FILE
 *, , _IO_ssize_t);

497 
_IO_size_t
 
_IO_sg‘n
 (
_IO_FILE
 *, *, _IO_size_t);

499 
_IO_off64_t
 
_IO_£ekoff
 (
_IO_FILE
 *, _IO_off64_t, , );

500 
_IO_off64_t
 
_IO_£ekpos
 (
_IO_FILE
 *, _IO_off64_t, );

502 
_IO_ä“_backup_¬—
 (
_IO_FILE
 *è
__THROW
;

504 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


505 
_IO_wšt_t
 
_IO_g‘wc
 (
_IO_FILE
 *
__å
);

506 
_IO_wšt_t
 
_IO_putwc
 (
wch¬_t
 
__wc
, 
_IO_FILE
 *
__å
);

507 
_IO_fwide
 (
_IO_FILE
 *
__å
, 
__mode
è
__THROW
;

508 #ià
__GNUC__
 >= 2

511 #ià
defšed
 
_LIBC
 && defšed 
SHARED


512 
	~<shlib-com·t.h
>

513 #ià
SHLIB_COMPAT
 (
libc
, 
GLIBC_2_0
, 
GLIBC_2_1
)

514 
	#_IO_fwide_maybe_šcom·tibË
 \

515 (
	`__butš_ex³ù
 (&
_IO_¡dš_u£d
 =ğ
NULL
, 0))

	)

516 cÚ¡ 
_IO_¡dš_u£d
;

517 
w—k_ex‹º
 (
_IO_¡dš_u£d
);

520 #iâdeà
_IO_fwide_maybe_šcom·tibË


521 
	#_IO_fwide_maybe_šcom·tibË
 (0)

	)

525 
	#_IO_fwide
(
__å
, 
__mode
) \

526 ({ 
__»suÉ
 = (
__mode
); \

527 ià(
__»suÉ
 < 0 && ! 
_IO_fwide_maybe_šcom·tibË
) \

529 ià((
__å
)->
_mode
 == 0) \

531 (
__å
)->
_mode
 = -1; \

532 
__»suÉ
 = (
__å
)->
_mode
; \

534 ià(
	`__butš_cÚ¡ªt_p
 (
__mode
) && (__mode) == 0) \

535 
__»suÉ
 = 
_IO_fwide_maybe_šcom·tibË
 ? -1 : (
__å
)->
_mode
; \

537 
__»suÉ
 = 
	`_IO_fwide
 (
__å
, __result); \

538 
__»suÉ
; })

	)

541 
_IO_vfwsÿnf
 (
_IO_FILE
 * 
__»¡riù
, cÚ¡ 
wch¬_t
 * __restrict,

542 
_IO_va_li¡
, *
__»¡riù
);

543 
_IO_vfw´štf
 (
_IO_FILE
 *
__»¡riù
, cÚ¡ 
wch¬_t
 *__restrict,

544 
_IO_va_li¡
);

545 
_IO_ssize_t
 
_IO_w·dn
 (
_IO_FILE
 *, 
wšt_t
, _IO_ssize_t);

546 
_IO_ä“_wbackup_¬—
 (
_IO_FILE
 *è
__THROW
;

549 #ifdeà
__LDBL_COMPAT


550 
	~<b™s/libio-ldbl.h
>

553 #ifdeà
__ılu¥lus


	@/usr/include/time.h

23 #iâdef 
_TIME_H


25 #ià(! 
defšed
 
__Ãed_time_t
 && !defšed 
__Ãed_şock_t
 && \

26 ! 
defšed
 
	g__Ãed_time¥ec
)

27 
	#_TIME_H
 1

	)

28 
	~<ã©u»s.h
>

30 
	g__BEGIN_DECLS


34 #ifdef 
_TIME_H


36 
	#__Ãed_size_t


	)

37 
	#__Ãed_NULL


	)

38 
	~<¡ddef.h
>

42 
	~<b™s/time.h
>

45 #ià!
defšed
 
__STRICT_ANSI__
 && !defšed 
__USE_XOPEN2K


46 #iâdeà
CLK_TCK


47 
	#CLK_TCK
 
CLOCKS_PER_SEC


	)

53 #ià!
defšed
 
__şock_t_defšed
 && (defšed 
_TIME_H
 || defšed 
__Ãed_şock_t
)

54 
	#__şock_t_defšed
 1

	)

56 
	~<b™s/ty³s.h
>

58 
__BEGIN_NAMESPACE_STD


60 
__şock_t
 
	tşock_t
;

61 
	g__END_NAMESPACE_STD


62 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_POSIX
 || defšed 
__USE_MISC


63 
	$__USING_NAMESPACE_STD
(
şock_t
)

67 #undeà
__Ãed_şock_t


69 #ià!
defšed
 
__time_t_defšed
 && (defšed 
_TIME_H
 || defšed 
__Ãed_time_t
)

70 
	#__time_t_defšed
 1

	)

72 
	~<b™s/ty³s.h
>

74 
__BEGIN_NAMESPACE_STD


76 
__time_t
 
	ttime_t
;

77 
__END_NAMESPACE_STD


78 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC
 || defšed 
__USE_SVID


79 
	$__USING_NAMESPACE_STD
(
time_t
)

83 #undeà
__Ãed_time_t


85 #ià!
defšed
 
__şockid_t_defšed
 && \

86 ((
defšed
 
_TIME_H
 && defšed 
__USE_POSIX199309
è|| defšed 
__Ãed_şockid_t
)

87 
	#__şockid_t_defšed
 1

	)

89 
	~<b™s/ty³s.h
>

92 
__şockid_t
 
	tşockid_t
;

95 #undeà
__şockid_time_t


97 #ià!
defšed
 
__tim”_t_defšed
 && \

98 ((
defšed
 
_TIME_H
 && defšed 
__USE_POSIX199309
è|| defšed 
__Ãed_tim”_t
)

99 
	#__tim”_t_defšed
 1

	)

101 
	~<b™s/ty³s.h
>

104 
__tim”_t
 
	ttim”_t
;

107 #undeà
__Ãed_tim”_t


110 #ià!
defšed
 
__time¥ec_defšed
 && \

111 ((
defšed
 
_TIME_H
 && \

112 (
defšed
 
__USE_POSIX199309
 || defšed 
__USE_MISC
)) || \

113 
defšed
 
__Ãed_time¥ec
)

114 
	#__time¥ec_defšed
 1

	)

116 
	~<b™s/ty³s.h
>

120 
	stime¥ec


122 
__time_t
 
tv_£c
;

123 
tv_n£c
;

127 #undeà
__Ãed_time¥ec


130 #ifdef 
_TIME_H


131 
__BEGIN_NAMESPACE_STD


133 
	stm


135 
tm_£c
;

136 
tm_mš
;

137 
tm_hour
;

138 
tm_mday
;

139 
tm_mÚ
;

140 
tm_y—r
;

141 
tm_wday
;

142 
tm_yday
;

143 
tm_isd¡
;

145 #ifdef 
__USE_BSD


146 
tm_gmtoff
;

147 
__cÚ¡
 *
tm_zÚe
;

149 
__tm_gmtoff
;

150 
__cÚ¡
 *
__tm_zÚe
;

153 
__END_NAMESPACE_STD


154 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_POSIX
 || defšed 
__USE_MISC


155 
	$__USING_NAMESPACE_STD
(
tm
)

159 #ifdeà
__USE_POSIX199309


161 
	s™im”¥ec


163 
time¥ec
 
™_š‹rv®
;

164 
time¥ec
 
™_v®ue
;

168 
sigev’t
;

172 #ifdeà
__USE_XOPEN2K


173 #iâdeà
__pid_t_defšed


174 
__pid_t
 
	tpid_t
;

175 
	#__pid_t_defšed


	)

180 
__BEGIN_NAMESPACE_STD


183 
şock_t
 
	$şock
 (è
__THROW
;

186 
time_t
 
	$time
 (
time_t
 *
__tim”
è
__THROW
;

189 
	$difáime
 (
time_t
 
__time1
,ime_ˆ
__time0
)

190 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

193 
time_t
 
	$mktime
 (
tm
 *
__
è
__THROW
;

199 
size_t
 
	$¡ráime
 (*
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

200 
__cÚ¡
 *
__»¡riù
 
__fÜm©
,

201 
__cÚ¡
 
tm
 *
__»¡riù
 
__
è
__THROW
;

202 
__END_NAMESPACE_STD


204 #ifdeà
__USE_XOPEN


207 *
	$¡½time
 (
__cÚ¡
 *
__»¡riù
 
__s
,

208 
__cÚ¡
 *
__»¡riù
 
__fmt
, 
tm
 *
__
)

209 
__THROW
;

212 #ifdeà
__USE_XOPEN2K8


215 
	~<xloÿË.h
>

217 
size_t
 
	$¡ráime_l
 (*
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

218 
__cÚ¡
 *
__»¡riù
 
__fÜm©
,

219 
__cÚ¡
 
tm
 *
__»¡riù
 
__
,

220 
__loÿË_t
 
__loc
è
__THROW
;

223 #ifdeà
__USE_GNU


224 *
	$¡½time_l
 (
__cÚ¡
 *
__»¡riù
 
__s
,

225 
__cÚ¡
 *
__»¡riù
 
__fmt
, 
tm
 *
__
,

226 
__loÿË_t
 
__loc
è
__THROW
;

230 
__BEGIN_NAMESPACE_STD


233 
tm
 *
	$gmtime
 (
__cÚ¡
 
time_t
 *
__tim”
è
__THROW
;

237 
tm
 *
	$loÿÉime
 (
__cÚ¡
 
time_t
 *
__tim”
è
__THROW
;

238 
__END_NAMESPACE_STD


240 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


243 
tm
 *
	$gmtime_r
 (
__cÚ¡
 
time_t
 *
__»¡riù
 
__tim”
,

244 
tm
 *
__»¡riù
 
__
è
__THROW
;

248 
tm
 *
	$loÿÉime_r
 (
__cÚ¡
 
time_t
 *
__»¡riù
 
__tim”
,

249 
tm
 *
__»¡riù
 
__
è
__THROW
;

252 
__BEGIN_NAMESPACE_STD


255 *
	$asùime
 (
__cÚ¡
 
tm
 *
__
è
__THROW
;

258 *
	$ùime
 (
__cÚ¡
 
time_t
 *
__tim”
è
__THROW
;

259 
__END_NAMESPACE_STD


261 #ià
defšed
 
__USE_POSIX
 || defšed 
__USE_MISC


266 *
	$asùime_r
 (
__cÚ¡
 
tm
 *
__»¡riù
 
__
,

267 *
__»¡riù
 
__buf
è
__THROW
;

270 *
	$ùime_r
 (
__cÚ¡
 
time_t
 *
__»¡riù
 
__tim”
,

271 *
__»¡riù
 
__buf
è
__THROW
;

276 *
__tzÇme
[2];

277 
__daylight
;

278 
__timezÚe
;

281 #ifdef 
__USE_POSIX


283 *
tzÇme
[2];

287 
	$tz£t
 (è
__THROW
;

290 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_XOPEN


291 
daylight
;

292 
timezÚe
;

295 #ifdeà
__USE_SVID


298 
	$¡ime
 (
__cÚ¡
 
time_t
 *
__wh’
è
__THROW
;

304 
	#__i¦—p
(
y—r
) \

305 ((
y—r
è% 4 =ğ0 && ((y—rè% 100 !ğ0 || (y—rè% 400 =ğ0))

	)

308 #ifdeà
__USE_MISC


313 
time_t
 
	$timegm
 (
tm
 *
__
è
__THROW
;

316 
time_t
 
	$tim–oÿl
 (
tm
 *
__
è
__THROW
;

319 
	$dysize
 (
__y—r
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

323 #ifdeà
__USE_POSIX199309


328 
	`Çno¦“p
 (
__cÚ¡
 
time¥ec
 *
__»que¡ed_time
,

329 
time¥ec
 *
__»maššg
);

333 
	$şock_g‘»s
 (
şockid_t
 
__şock_id
, 
time¥ec
 *
__»s
è
__THROW
;

336 
	$şock_g‘time
 (
şockid_t
 
__şock_id
, 
time¥ec
 *
__
è
__THROW
;

339 
	$şock_£‰ime
 (
şockid_t
 
__şock_id
, 
__cÚ¡
 
time¥ec
 *
__
)

340 
__THROW
;

342 #ifdeà
__USE_XOPEN2K


347 
	`şock_Çno¦“p
 (
şockid_t
 
__şock_id
, 
__æags
,

348 
__cÚ¡
 
time¥ec
 *
__»q
,

349 
time¥ec
 *
__»m
);

352 
	$şock_g‘ıuşockid
 (
pid_t
 
__pid
, 
şockid_t
 *
__şock_id
è
__THROW
;

357 
	$tim”_ü—‹
 (
şockid_t
 
__şock_id
,

358 
sigev’t
 *
__»¡riù
 
__evp
,

359 
tim”_t
 *
__»¡riù
 
__tim”id
è
__THROW
;

362 
	$tim”_d–‘e
 (
tim”_t
 
__tim”id
è
__THROW
;

365 
	$tim”_£‰ime
 (
tim”_t
 
__tim”id
, 
__æags
,

366 
__cÚ¡
 
™im”¥ec
 *
__»¡riù
 
__v®ue
,

367 
™im”¥ec
 *
__»¡riù
 
__ov®ue
è
__THROW
;

370 
	$tim”_g‘time
 (
tim”_t
 
__tim”id
, 
™im”¥ec
 *
__v®ue
)

371 
__THROW
;

374 
	$tim”_g‘ov”run
 (
tim”_t
 
__tim”id
è
__THROW
;

378 #ifdeà
__USE_XOPEN_EXTENDED


390 
g‘d©e_”r
;

399 
tm
 *
	`g‘d©e
 (
__cÚ¡
 *
__¡ršg
);

402 #ifdeà
__USE_GNU


413 
	`g‘d©e_r
 (
__cÚ¡
 *
__»¡riù
 
__¡ršg
,

414 
tm
 *
__»¡riù
 
__»sbuå
);

417 
__END_DECLS


	@/usr/include/xlocale.h

21 #iâdeà
_XLOCALE_H


22 
	#_XLOCALE_H
 1

	)

28 
	s__loÿË_¡ruù


31 
__loÿË_d©a
 *
	m__loÿËs
[13];

34 cÚ¡ *
	m__ùy³_b
;

35 cÚ¡ *
	m__ùy³_tŞow”
;

36 cÚ¡ *
	m__ùy³_touµ”
;

39 cÚ¡ *
	m__Çmes
[13];

40 } *
	t__loÿË_t
;

43 
__loÿË_t
 
	tloÿË_t
;

	@/usr/include/_G_config.h

4 #iâdeà
_G_cÚfig_h


5 
	#_G_cÚfig_h
 1

	)

9 
	~<b™s/ty³s.h
>

10 
	#__Ãed_size_t


	)

11 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


12 
	#__Ãed_wch¬_t


	)

14 
	#__Ãed_NULL


	)

15 
	~<¡ddef.h
>

16 
	#__Ãed_mb¡©e_t


	)

17 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


18 
	#__Ãed_wšt_t


	)

20 
	~<wch¬.h
>

21 
	#_G_size_t
 
size_t


	)

24 
__off_t
 
	m__pos
;

25 
__mb¡©e_t
 
	m__¡©e
;

26 } 
	t_G_åos_t
;

29 
__off64_t
 
	m__pos
;

30 
__mb¡©e_t
 
	m__¡©e
;

31 } 
	t_G_åos64_t
;

32 
	#_G_ssize_t
 
__ssize_t


	)

33 
	#_G_off_t
 
__off_t


	)

34 
	#_G_off64_t
 
__off64_t


	)

35 
	#_G_pid_t
 
__pid_t


	)

36 
	#_G_uid_t
 
__uid_t


	)

37 
	#_G_wch¬_t
 
wch¬_t


	)

38 
	#_G_wšt_t
 
wšt_t


	)

39 
	#_G_¡©64
 
¡©64


	)

40 #ià
defšed
 
_LIBC
 || defšed 
_GLIBCPP_USE_WCHAR_T


41 
	~<gcÚv.h
>

44 
__gcÚv_šfo
 
	m__cd
;

47 
__gcÚv_šfo
 
	m__cd
;

48 
__gcÚv_¡•_d©a
 
	m__d©a
;

49 } 
	m__combšed
;

50 } 
	t_G_icÚv_t
;

53 
	t_G_št16_t
 
	t__©Œibu‹__
 ((
	t__mode__
 (
	t__HI__
)));

54 
	t_G_št32_t
 
	t__©Œibu‹__
 ((
	t__mode__
 (
	t__SI__
)));

55 
	t_G_ušt16_t
 
	t__©Œibu‹__
 ((
	t__mode__
 (
	t__HI__
)));

56 
	t_G_ušt32_t
 
	t__©Œibu‹__
 ((
	t__mode__
 (
	t__SI__
)));

58 
	#_G_HAVE_BOOL
 1

	)

62 
	#_G_HAVE_ATEXIT
 1

	)

63 
	#_G_HAVE_SYS_CDEFS
 1

	)

64 
	#_G_HAVE_SYS_WAIT
 1

	)

65 
	#_G_NEED_STDARG_H
 1

	)

66 
	#_G_va_li¡
 
__gnuc_va_li¡


	)

68 
	#_G_HAVE_PRINTF_FP
 1

	)

69 
	#_G_HAVE_MMAP
 1

	)

70 
	#_G_HAVE_MREMAP
 1

	)

71 
	#_G_HAVE_LONG_DOUBLE_IO
 1

	)

72 
	#_G_HAVE_IO_FILE_OPEN
 1

	)

73 
	#_G_HAVE_IO_GETLINE_INFO
 1

	)

75 
	#_G_IO_IO_FILE_VERSION
 0x20001

	)

77 
	#_G_OPEN64
 
__İ’64


	)

78 
	#_G_LSEEK64
 
__l£ek64


	)

79 
	#_G_MMAP64
 
__mm­64


	)

80 
	#_G_FSTAT64
(
fd
,
buf
è
	`__fx¡©64
 (
_STAT_VER
, fd, buf)

	)

83 
	#_G_HAVE_ST_BLKSIZE
 
	`defšed
 (
_STATBUF_ST_BLKSIZE
)

	)

85 
	#_G_BUFSIZ
 8192

	)

88 
	#_G_NAMES_HAVE_UNDERSCORE
 0

	)

89 
	#_G_VTABLE_LABEL_HAS_LENGTH
 1

	)

90 
	#_G_USING_THUNKS
 1

	)

91 
	#_G_VTABLE_LABEL_PREFIX
 "__vt_"

	)

92 
	#_G_VTABLE_LABEL_PREFIX_ID
 
__vt_


	)

95 #ià
defšed
 
__ılu¥lus
 || defšed 
__STDC__


96 
	#_G_ARGS
(
ARGLIST
è
	)
ARGLIST

98 
	#_G_ARGS
(
ARGLIST
è()

	)

	@/usr/include/ctype.h

24 #iâdef 
_CTYPE_H


25 
	#_CTYPE_H
 1

	)

27 
	~<ã©u»s.h
>

28 
	~<b™s/ty³s.h
>

30 
	g__BEGIN_DECLS


32 #iâdeà
_ISb™


41 
	~<’dŸn.h
>

42 #ià
__BYTE_ORDER
 =ğ
__BIG_ENDIAN


43 
	#_ISb™
(
b™
è(1 << (b™))

	)

45 
	#_ISb™
(
b™
è((b™è< 8 ? ((1 << (b™)è<< 8è: ((1 << (b™)è>> 8))

	)

50 
	m_ISuµ”
 = 
_ISb™
 (0),

51 
	m_ISlow”
 = 
_ISb™
 (1),

52 
	m_IS®pha
 = 
_ISb™
 (2),

53 
	m_ISdig™
 = 
_ISb™
 (3),

54 
	m_ISxdig™
 = 
_ISb™
 (4),

55 
	m_IS¥aû
 = 
_ISb™
 (5),

56 
	m_IS´št
 = 
_ISb™
 (6),

57 
	m_ISg¿ph
 = 
_ISb™
 (7),

58 
	m_ISbÏnk
 = 
_ISb™
 (8),

59 
	m_ISúŒl
 = 
_ISb™
 (9),

60 
	m_ISpunù
 = 
_ISb™
 (10),

61 
	m_IS®num
 = 
_ISb™
 (11)

81 
__cÚ¡
 **
	$__ùy³_b_loc
 ()

82 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡
));

83 
__cÚ¡
 
__št32_t
 **
	$__ùy³_tŞow”_loc
 ()

84 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡
));

85 
__cÚ¡
 
__št32_t
 **
	$__ùy³_touµ”_loc
 ()

86 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡
));

89 #iâdeà
__ılu¥lus


90 
	#__isùy³
(
c
, 
ty³
) \

91 ((*
	`__ùy³_b_loc
 ())[(è(
c
)] & (è
ty³
)

	)

92 #–ià
defšed
 
__USE_EXTERN_INLINES


93 
	#__isùy³_f
(
ty³
) \

94 
__ex‹º_šlše
 \

95 
is
##
	`ty³
 (
__c
è
__THROW
 \

97  (*
	`__ùy³_b_loc
 ())[(è(
__c
)] & (è
_IS
##
ty³
; \

98 
	}

	)
}

101 
	#__i§scii
(
c
è(((cè& ~0x7fè=ğ0è

	)

102 
	#__tßscii
(
c
è((cè& 0x7fè

	)

104 
	#__exùy³
(
Çme
è
	`Çme
 (è
__THROW


	)

106 
__BEGIN_NAMESPACE_STD


112 
__exùy³
 (
i§Êum
);

113 
__exùy³
 (
i§Íha
);

114 
__exùy³
 (
isúŒl
);

115 
__exùy³
 (
isdig™
);

116 
__exùy³
 (
i¦ow”
);

117 
__exùy³
 (
isg¿ph
);

118 
__exùy³
 (
i¥ršt
);

119 
__exùy³
 (
i¥unù
);

120 
__exùy³
 (
is¥aû
);

121 
__exùy³
 (
isuµ”
);

122 
__exùy³
 (
isxdig™
);

126 
	$tŞow”
 (
__c
è
__THROW
;

129 
	$touµ”
 (
__c
è
__THROW
;

131 
__END_NAMESPACE_STD


135 #ifdef 
__USE_ISOC99


136 
__BEGIN_NAMESPACE_C99


138 
	`__exùy³
 (
isbÏnk
);

140 
__END_NAMESPACE_C99


143 #ifdeà
__USE_GNU


145 
	$isùy³
 (
__c
, 
__mask
è
__THROW
;

148 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC
 || defšed 
__USE_XOPEN


152 
	$i§scii
 (
__c
è
__THROW
;

156 
	$tßscii
 (
__c
è
__THROW
;

160 
	`__exùy³
 (
_touµ”
);

161 
	`__exùy³
 (
_tŞow”
);

165 
	#__tobody
(
c
, 
f
, 
a
, 
¬gs
) \

166 (
__ex‹nsiÚ__
 \

167 ({ 
__»s
; \

168 ià( (
c
) > 1) \

170 ià(
	`__butš_cÚ¡ªt_p
 (
c
)) \

172 
__c
 = (
c
); \

173 
__»s
 = 
__c
 < -128 || __ø> 255 ? __ø: (
a
)[__c]; \

176 
__»s
 = 
f
 
¬gs
; \

179 
__»s
 = (
a
)[(è(
c
)]; \

180 
__»s
; 
	}
}))

	)

182 #ià!
defšed
 
__NO_CTYPE


183 #ifdeà
__isùy³_f


184 
	$__isùy³_f
 (
®num
)

185 
	$__isùy³_f
 (
®pha
)

186 
	$__isùy³_f
 (
úŒl
)

187 
	$__isùy³_f
 (
dig™
)

188 
	$__isùy³_f
 (
low”
)

189 
	$__isùy³_f
 (
g¿ph
)

190 
	$__isùy³_f
 (
´št
)

191 
	$__isùy³_f
 (
punù
)

192 
	$__isùy³_f
 (
¥aû
)

193 
	$__isùy³_f
 (
uµ”
)

194 
	$__isùy³_f
 (
xdig™
)

195 #ifdeà
__USE_ISOC99


196 
	$__isùy³_f
 (
bÏnk
)

198 #–ià
defšed
 
__isùy³


199 
	#i§Êum
(
c
è
	`__isùy³
((c), 
_IS®num
)

	)

200 
	#i§Íha
(
c
è
	`__isùy³
((c), 
_IS®pha
)

	)

201 
	#isúŒl
(
c
è
	`__isùy³
((c), 
_ISúŒl
)

	)

202 
	#isdig™
(
c
è
	`__isùy³
((c), 
_ISdig™
)

	)

203 
	#i¦ow”
(
c
è
	`__isùy³
((c), 
_ISlow”
)

	)

204 
	#isg¿ph
(
c
è
	`__isùy³
((c), 
_ISg¿ph
)

	)

205 
	#i¥ršt
(
c
è
	`__isùy³
((c), 
_IS´št
)

	)

206 
	#i¥unù
(
c
è
	`__isùy³
((c), 
_ISpunù
)

	)

207 
	#is¥aû
(
c
è
	`__isùy³
((c), 
_IS¥aû
)

	)

208 
	#isuµ”
(
c
è
	`__isùy³
((c), 
_ISuµ”
)

	)

209 
	#isxdig™
(
c
è
	`__isùy³
((c), 
_ISxdig™
)

	)

210 #ifdeà
__USE_ISOC99


211 
	#isbÏnk
(
c
è
	`__isùy³
((c), 
_ISbÏnk
)

	)

215 #ifdeà
__USE_EXTERN_INLINES


216 
__ex‹º_šlše
 

217 
	`__NTH
 (
	$tŞow”
 (
__c
))

219  
__c
 >ğ-128 && __ø< 256 ? (*
	`__ùy³_tŞow”_loc
 ())[__c] : __c;

220 
	}
}

222 
__ex‹º_šlše
 

223 
__NTH
 (
	$touµ”
 (
__c
))

225  
__c
 >ğ-128 && __ø< 256 ? (*
	`__ùy³_touµ”_loc
 ())[__c] : __c;

226 
	}
}

229 #ià
__GNUC__
 >ğ2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ılu¥lus


230 
	#tŞow”
(
c
è
	`__tobody
 (c, 
tŞow”
, *
	`__ùy³_tŞow”_loc
 (), (c))

	)

231 
	#touµ”
(
c
è
	`__tobody
 (c, 
touµ”
, *
	`__ùy³_touµ”_loc
 (), (c))

	)

234 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC
 || defšed 
__USE_XOPEN


235 
	#i§scii
(
c
è
	`__i§scii
 (c)

	)

236 
	#tßscii
(
c
è
	`__tßscii
 (c)

	)

238 
	#_tŞow”
(
c
è((è(*
	`__ùy³_tŞow”_loc
 ())[(è(c)])

	)

239 
	#_touµ”
(
c
è((è(*
	`__ùy³_touµ”_loc
 ())[(è(c)])

	)

245 #ifdeà
__USE_XOPEN2K8


259 
	~<xloÿË.h
>

263 
	#__isùy³_l
(
c
, 
ty³
, 
loÿË
) \

264 ((
loÿË
)->
__ùy³_b
[(è(
c
)] & (è
ty³
)

	)

266 
	#__exùy³_l
(
Çme
) \

267 
	`Çme
 (, 
__loÿË_t
è
__THROW


	)

273 
__exùy³_l
 (
i§Êum_l
);

274 
__exùy³_l
 (
i§Íha_l
);

275 
__exùy³_l
 (
isúŒl_l
);

276 
__exùy³_l
 (
isdig™_l
);

277 
__exùy³_l
 (
i¦ow”_l
);

278 
__exùy³_l
 (
isg¿ph_l
);

279 
__exùy³_l
 (
i¥ršt_l
);

280 
__exùy³_l
 (
i¥unù_l
);

281 
__exùy³_l
 (
is¥aû_l
);

282 
__exùy³_l
 (
isuµ”_l
);

283 
__exùy³_l
 (
isxdig™_l
);

285 
__exùy³_l
 (
isbÏnk_l
);

289 
	$__tŞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

290 
	$tŞow”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

293 
	$__touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

294 
	$touµ”_l
 (
__c
, 
__loÿË_t
 
__l
è
__THROW
;

296 #ià
__GNUC__
 >ğ2 && 
defšed
 
__OPTIMIZE__
 && !defšed 
__ılu¥lus


297 
	#__tŞow”_l
(
c
, 
loÿË
) \

298 
	`__tobody
 (
c
, 
__tŞow”_l
, (
loÿË
)->
__ùy³_tŞow”
, (c,†oÿË))

	)

299 
	#__touµ”_l
(
c
, 
loÿË
) \

300 
	`__tobody
 (
c
, 
__touµ”_l
, (
loÿË
)->
__ùy³_touµ”
, (c,†oÿË))

	)

301 
	#tŞow”_l
(
c
, 
loÿË
è
	`__tŞow”_l
 ((c), (loÿË))

	)

302 
	#touµ”_l
(
c
, 
loÿË
è
	`__touµ”_l
 ((c), (loÿË))

	)

306 #iâdeà
__NO_CTYPE


307 
	#__i§Êum_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®num
, (l))

	)

308 
	#__i§Íha_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS®pha
, (l))

	)

309 
	#__isúŒl_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISúŒl
, (l))

	)

310 
	#__isdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISdig™
, (l))

	)

311 
	#__i¦ow”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISlow”
, (l))

	)

312 
	#__isg¿ph_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISg¿ph
, (l))

	)

313 
	#__i¥ršt_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS´št
, (l))

	)

314 
	#__i¥unù_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISpunù
, (l))

	)

315 
	#__is¥aû_l
(
c
,
l
è
	`__isùy³_l
((c), 
_IS¥aû
, (l))

	)

316 
	#__isuµ”_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISuµ”
, (l))

	)

317 
	#__isxdig™_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISxdig™
, (l))

	)

319 
	#__isbÏnk_l
(
c
,
l
è
	`__isùy³_l
((c), 
_ISbÏnk
, (l))

	)

321 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC


322 
	#__i§scii_l
(
c
,
l
è(Ö), 
	`__i§scii
 (c))

	)

323 
	#__tßscii_l
(
c
,
l
è(Ö), 
	`__tßscii
 (c))

	)

326 
	#i§Êum_l
(
c
,
l
è
	`__i§Êum_l
 ((c), (l))

	)

327 
	#i§Íha_l
(
c
,
l
è
	`__i§Íha_l
 ((c), (l))

	)

328 
	#isúŒl_l
(
c
,
l
è
	`__isúŒl_l
 ((c), (l))

	)

329 
	#isdig™_l
(
c
,
l
è
	`__isdig™_l
 ((c), (l))

	)

330 
	#i¦ow”_l
(
c
,
l
è
	`__i¦ow”_l
 ((c), (l))

	)

331 
	#isg¿ph_l
(
c
,
l
è
	`__isg¿ph_l
 ((c), (l))

	)

332 
	#i¥ršt_l
(
c
,
l
è
	`__i¥ršt_l
 ((c), (l))

	)

333 
	#i¥unù_l
(
c
,
l
è
	`__i¥unù_l
 ((c), (l))

	)

334 
	#is¥aû_l
(
c
,
l
è
	`__is¥aû_l
 ((c), (l))

	)

335 
	#isuµ”_l
(
c
,
l
è
	`__isuµ”_l
 ((c), (l))

	)

336 
	#isxdig™_l
(
c
,
l
è
	`__isxdig™_l
 ((c), (l))

	)

338 
	#isbÏnk_l
(
c
,
l
è
	`__isbÏnk_l
 ((c), (l))

	)

340 #ià
defšed
 
__USE_SVID
 || defšed 
__USE_MISC


341 
	#i§scii_l
(
c
,
l
è
	`__i§scii_l
 ((c), (l))

	)

342 
	#tßscii_l
(
c
,
l
è
	`__tßscii_l
 ((c), (l))

	)

349 
__END_DECLS


	@/usr/include/endian.h

19 #iâdef 
_ENDIAN_H


20 
	#_ENDIAN_H
 1

	)

22 
	~<ã©u»s.h
>

32 
	#__LITTLE_ENDIAN
 1234

	)

33 
	#__BIG_ENDIAN
 4321

	)

34 
	#__PDP_ENDIAN
 3412

	)

37 
	~<b™s/’dŸn.h
>

41 #iâdeà
__FLOAT_WORD_ORDER


42 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

45 #ifdef 
__USE_BSD


46 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

47 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

48 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

49 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

52 #ià
__BYTE_ORDER
 =ğ
__LITTLE_ENDIAN


53 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èLO, 
	)
HI

54 #–ià
__BYTE_ORDER
 =ğ
__BIG_ENDIAN


55 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èHI, 
	)
LO

59 #ifdeà
__USE_BSD


61 
	~<b™s/by‹sw­.h
>

63 #ià
__BYTE_ORDER
 =ğ
__LITTLE_ENDIAN


64 
	#htobe16
(
x
è
	`__bsw­_16
 (x)

	)

65 
	#htŞe16
(
x
è(x)

	)

66 
	#be16toh
(
x
è
	`__bsw­_16
 (x)

	)

67 
	#Ë16toh
(
x
è(x)

	)

69 
	#htobe32
(
x
è
	`__bsw­_32
 (x)

	)

70 
	#htŞe32
(
x
è(x)

	)

71 
	#be32toh
(
x
è
	`__bsw­_32
 (x)

	)

72 
	#Ë32toh
(
x
è(x)

	)

74 
	#htobe64
(
x
è
	`__bsw­_64
 (x)

	)

75 
	#htŞe64
(
x
è(x)

	)

76 
	#be64toh
(
x
è
	`__bsw­_64
 (x)

	)

77 
	#Ë64toh
(
x
è(x)

	)

79 
	#htobe16
(
x
è(x)

	)

80 
	#htŞe16
(
x
è
	`__bsw­_16
 (x)

	)

81 
	#be16toh
(
x
è(x)

	)

82 
	#Ë16toh
(
x
è
	`__bsw­_16
 (x)

	)

84 
	#htobe32
(
x
è(x)

	)

85 
	#htŞe32
(
x
è
	`__bsw­_32
 (x)

	)

86 
	#be32toh
(
x
è(x)

	)

87 
	#Ë32toh
(
x
è
	`__bsw­_32
 (x)

	)

89 
	#htobe64
(
x
è(x)

	)

90 
	#htŞe64
(
x
è
	`__bsw­_64
 (x)

	)

91 
	#be64toh
(
x
è(x)

	)

92 
	#Ë64toh
(
x
è
	`__bsw­_64
 (x)

	)

	@/usr/include/gconv.h

23 #iâdeà
_GCONV_H


24 
	#_GCONV_H
 1

	)

26 
	~<ã©u»s.h
>

27 
	#__Ãed_mb¡©e_t


	)

28 
	#__Ãed_wšt_t


	)

29 
	~<wch¬.h
>

30 
	#__Ãed_size_t


	)

31 
	#__Ãed_wch¬_t


	)

32 
	~<¡ddef.h
>

35 
	#__UNKNOWN_10646_CHAR
 ((
wch¬_t
è0xfffd)

	)

40 
	m__GCONV_OK
 = 0,

41 
	m__GCONV_NOCONV
,

42 
	m__GCONV_NODB
,

43 
	m__GCONV_NOMEM
,

45 
	m__GCONV_EMPTY_INPUT
,

46 
	m__GCONV_FULL_OUTPUT
,

47 
	m__GCONV_ILLEGAL_INPUT
,

48 
	m__GCONV_INCOMPLETE_INPUT
,

50 
	m__GCONV_ILLEGAL_DESCRIPTOR
,

51 
	m__GCONV_INTERNAL_ERROR


58 
	m__GCONV_IS_LAST
 = 0x0001,

59 
	m__GCONV_IGNORE_ERRORS
 = 0x0002,

60 
	m__GCONV_SWAP
 = 0x0004

65 
	g__gcÚv_¡•
;

66 
	g__gcÚv_¡•_d©a
;

67 
	g__gcÚv_lßded_objeù
;

68 
	g__gcÚv_Œªs_d©a
;

72 (*
	t__gcÚv_fù
è(
	t__gcÚv_¡•
 *, 
	t__gcÚv_¡•_d©a
 *,

73 
	t__cÚ¡
 **, __const *,

74 **, 
	tsize_t
 *, , );

77 
	$wšt_t
 (*
	t__gcÚv_btowc_fù
è(
	t__gcÚv_¡•
 *, );

80 (*
	t__gcÚv_š™_fù
è(
	t__gcÚv_¡•
 *);

81 (*
	t__gcÚv_’d_fù
è(
	t__gcÚv_¡•
 *);

85 (*
	t__gcÚv_Œªs_fù
è(
	t__gcÚv_¡•
 *,

86 
	t__gcÚv_¡•_d©a
 *, *,

87 
	t__cÚ¡
 *,

88 
	t__cÚ¡
 **,

89 
	t__cÚ¡
 *, **,

90 
	tsize_t
 *);

93 (*
	t__gcÚv_Œªs_cÚ‹xt_fù
è(*, 
	t__cÚ¡
 *,

94 
	t__cÚ¡
 *,

98 (*
	t__gcÚv_Œªs_qu”y_fù
è(
	t__cÚ¡
 *, __const ***,

99 
	tsize_t
 *);

102 (*
	t__gcÚv_Œªs_š™_fù
) (**, const *);

103 (*
	t__gcÚv_Œªs_’d_fù
) (*);

105 
	s__gcÚv_Œªs_d©a


108 
__gcÚv_Œªs_fù
 
__Œªs_fù
;

109 
__gcÚv_Œªs_cÚ‹xt_fù
 
__Œªs_cÚ‹xt_fù
;

110 
__gcÚv_Œªs_’d_fù
 
__Œªs_’d_fù
;

111 *
__d©a
;

112 
__gcÚv_Œªs_d©a
 *
__Ãxt
;

117 
	s__gcÚv_¡•


119 
__gcÚv_lßded_objeù
 *
__shlib_hªdË
;

120 
__cÚ¡
 *
__modÇme
;

122 
__couÁ”
;

124 *
__äom_Çme
;

125 *
__to_Çme
;

127 
__gcÚv_fù
 
__fù
;

128 
__gcÚv_btowc_fù
 
__btowc_fù
;

129 
__gcÚv_š™_fù
 
__š™_fù
;

130 
__gcÚv_’d_fù
 
__’d_fù
;

134 
__mš_Ãeded_äom
;

135 
__max_Ãeded_äom
;

136 
__mš_Ãeded_to
;

137 
__max_Ãeded_to
;

140 
__¡©eful
;

142 *
__d©a
;

147 
	s__gcÚv_¡•_d©a


149 *
__outbuf
;

150 *
__outbuãnd
;

154 
__æags
;

158 
__švoÿtiÚ_couÁ”
;

162 
__š‹º®_u£
;

164 
__mb¡©e_t
 *
__¡©•
;

165 
__mb¡©e_t
 
__¡©e
;

169 
__gcÚv_Œªs_d©a
 *
__Œªs
;

174 
	s__gcÚv_šfo


176 
size_t
 
__n¡•s
;

177 
__gcÚv_¡•
 *
__¡•s
;

178 
__ex‹nsiÚ__
 
__gcÚv_¡•_d©a
 
__d©a
 
__æex¬r
;

179 } *
	t__gcÚv_t
;

	@/usr/include/wchar.h

24 #iâdeà
_WCHAR_H


26 #ià!
defšed
 
__Ãed_mb¡©e_t
 && !defšed 
__Ãed_wšt_t


27 
	#_WCHAR_H
 1

	)

28 
	~<ã©u»s.h
>

31 #ifdeà
_WCHAR_H


33 
	#__Ãed___FILE


	)

34 #ià
defšed
 
__USE_UNIX98
 || defšed 
__USE_XOPEN2K


35 
	#__Ãed_FILE


	)

37 
	~<¡dio.h
>

39 
	#__Ãed___va_li¡


	)

40 
	~<¡d¬g.h
>

42 
	~<b™s/wch¬.h
>

45 
	#__Ãed_size_t


	)

46 
	#__Ãed_wch¬_t


	)

47 
	#__Ãed_NULL


	)

49 #ià
defšed
 
_WCHAR_H
 || defšed 
__Ãed_wšt_t
 || !defšed 
__WINT_TYPE__


50 #undeà
__Ãed_wšt_t


51 
	#__Ãed_wšt_t


	)

52 
	~<¡ddef.h
>

56 #iâdeà
_WINT_T


61 
	#_WINT_T


	)

62 
	twšt_t
;

66 #ià
defšed
 
__ılu¥lus
 && defšed 
_GLIBCPP_USE_NAMESPACES
 \

67 && 
defšed
 
__WINT_TYPE__


68 
__BEGIN_NAMESPACE_STD


69 
__WINT_TYPE__
 
	twšt_t
;

70 
	g__END_NAMESPACE_STD


75 #ià
defšed
 
__ılu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

76 
	#__CORRECT_ISO_CPP_WCHAR_H_PROTO


	)

80 #ià(
defšed
 
_WCHAR_H
 || defšed 
__Ãed_mb¡©e_t
è&& !defšed 
__mb¡©e_t_defšed


81 
	#__mb¡©e_t_defšed
 1

	)

85 
	m__couÁ
;

88 #ifdeà
__WINT_TYPE__


89 
__WINT_TYPE__
 
	m__wch
;

91 
wšt_t
 
	m__wch
;

93 
	m__wchb
[4];

94 } 
	m__v®ue
;

95 } 
	t__mb¡©e_t
;

97 #undeà
__Ãed_mb¡©e_t


102 #ifdeà
_WCHAR_H


104 
__BEGIN_NAMESPACE_C99


106 
__mb¡©e_t
 
	tmb¡©e_t
;

107 
	g__END_NAMESPACE_C99


108 #ifdeà
__USE_GNU


109 
	$__USING_NAMESPACE_C99
(
mb¡©e_t
)

112 #iâdeà
WCHAR_MIN


114 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

115 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

118 #iâdeà
WEOF


119 
	#WEOF
 (0xffffffffu)

	)

124 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_UNIX98


125 
	~<wùy³.h
>

129 
__BEGIN_DECLS


131 
__BEGIN_NAMESPACE_STD


134 
tm
;

135 
__END_NAMESPACE_STD


139 
	$__USING_NAMESPACE_STD
(
tm
)

142 
__BEGIN_NAMESPACE_STD


144 
wch¬_t
 *
	$wcsıy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

145 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

147 
wch¬_t
 *
	$wc¢ıy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

148 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

149 
__THROW
;

152 
wch¬_t
 *
	$wcsÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

153 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

155 
wch¬_t
 *
	$wc¢ÿt
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

156 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

157 
__THROW
;

160 
	$wcscmp
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
)

161 
__THROW
 
__©Œibu‹_pu»__
;

163 
	$wc¢cmp
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

164 
__THROW
 
__©Œibu‹_pu»__
;

165 
__END_NAMESPACE_STD


167 #ifdeà
__USE_XOPEN2K8


169 
	$wcsÿ£cmp
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

172 
	$wc¢ÿ£cmp
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
,

173 
size_t
 
__n
è
__THROW
;

177 
	~<xloÿË.h
>

179 
	$wcsÿ£cmp_l
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
,

180 
__loÿË_t
 
__loc
è
__THROW
;

182 
	$wc¢ÿ£cmp_l
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
,

183 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

186 
__BEGIN_NAMESPACE_STD


189 
	$wcscŞl
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
è
__THROW
;

193 
size_t
 
	$wcsxäm
 (
wch¬_t
 *
__»¡riù
 
__s1
,

194 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

195 
__END_NAMESPACE_STD


197 #ifdeà
__USE_XOPEN2K8


203 
	$wcscŞl_l
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
,

204 
__loÿË_t
 
__loc
è
__THROW
;

209 
size_t
 
	$wcsxäm_l
 (
wch¬_t
 *
__s1
, 
__cÚ¡
 wch¬_ˆ*
__s2
,

210 
size_t
 
__n
, 
__loÿË_t
 
__loc
è
__THROW
;

213 
wch¬_t
 *
	$wcsdup
 (
__cÚ¡
 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_m®loc__
;

216 
__BEGIN_NAMESPACE_STD


218 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


219 "C++" 
wch¬_t
 *
	$wcschr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

220 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

221 "C++" 
__cÚ¡
 
wch¬_t
 *
	$wcschr
 (
__cÚ¡
 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

222 
__THROW
 
	`__asm
 ("wcschr"è
__©Œibu‹_pu»__
;

224 
wch¬_t
 *
	$wcschr
 (
__cÚ¡
 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

225 
__THROW
 
__©Œibu‹_pu»__
;

228 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


229 "C++" 
wch¬_t
 *
	$wc¤chr
 (
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

230 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

231 "C++" 
__cÚ¡
 
wch¬_t
 *
	$wc¤chr
 (
__cÚ¡
 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

232 
__THROW
 
	`__asm
 ("wc¤chr"è
__©Œibu‹_pu»__
;

234 
wch¬_t
 *
	$wc¤chr
 (
__cÚ¡
 
wch¬_t
 *
__wcs
, wch¬_ˆ
__wc
)

235 
__THROW
 
__©Œibu‹_pu»__
;

237 
__END_NAMESPACE_STD


239 #ifdeà
__USE_GNU


242 
wch¬_t
 *
	$wcschºul
 (
__cÚ¡
 
wch¬_t
 *
__s
, wch¬_ˆ
__wc
)

243 
__THROW
 
__©Œibu‹_pu»__
;

246 
__BEGIN_NAMESPACE_STD


249 
size_t
 
	$wcsc¥n
 (
__cÚ¡
 
wch¬_t
 *
__wcs
, __cÚ¡ wch¬_ˆ*
__»jeù
)

250 
__THROW
 
__©Œibu‹_pu»__
;

253 
size_t
 
	$wcs¥n
 (
__cÚ¡
 
wch¬_t
 *
__wcs
, __cÚ¡ wch¬_ˆ*
__acû±
)

254 
__THROW
 
__©Œibu‹_pu»__
;

256 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


257 "C++" 
wch¬_t
 *
	$wc¥brk
 (
wch¬_t
 *
__wcs
, 
__cÚ¡
 wch¬_ˆ*
__acû±
)

258 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

259 "C++" 
__cÚ¡
 
wch¬_t
 *
	$wc¥brk
 (
__cÚ¡
 
wch¬_t
 *
__wcs
,

260 
__cÚ¡
 
wch¬_t
 *
__acû±
)

261 
__THROW
 
	`__asm
 ("wc¥brk"è
__©Œibu‹_pu»__
;

263 
wch¬_t
 *
	$wc¥brk
 (
__cÚ¡
 
wch¬_t
 *
__wcs
, __cÚ¡ wch¬_ˆ*
__acû±
)

264 
__THROW
 
__©Œibu‹_pu»__
;

267 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


268 "C++" 
wch¬_t
 *
	$wcs¡r
 (
wch¬_t
 *
__hay¡ack
, 
__cÚ¡
 wch¬_ˆ*
__ÃedË
)

269 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

270 "C++" 
__cÚ¡
 
wch¬_t
 *
	$wcs¡r
 (
__cÚ¡
 
wch¬_t
 *
__hay¡ack
,

271 
__cÚ¡
 
wch¬_t
 *
__ÃedË
)

272 
__THROW
 
	`__asm
 ("wcs¡r"è
__©Œibu‹_pu»__
;

274 
wch¬_t
 *
	$wcs¡r
 (
__cÚ¡
 
wch¬_t
 *
__hay¡ack
, __cÚ¡ wch¬_ˆ*
__ÃedË
)

275 
__THROW
 
__©Œibu‹_pu»__
;

279 
wch¬_t
 *
	$wc¡ok
 (
wch¬_t
 *
__»¡riù
 
__s
,

280 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__d–im
,

281 
wch¬_t
 **
__»¡riù
 
__±r
è
__THROW
;

284 
size_t
 
	$wc¦’
 (
__cÚ¡
 
wch¬_t
 *
__s
è
__THROW
 
__©Œibu‹_pu»__
;

285 
__END_NAMESPACE_STD


287 #ifdeà
__USE_XOPEN


289 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


290 "C++" 
wch¬_t
 *
	$wcswcs
 (
wch¬_t
 *
__hay¡ack
, 
__cÚ¡
 wch¬_ˆ*
__ÃedË
)

291 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

292 "C++" 
__cÚ¡
 
wch¬_t
 *
	$wcswcs
 (
__cÚ¡
 
wch¬_t
 *
__hay¡ack
,

293 
__cÚ¡
 
wch¬_t
 *
__ÃedË
)

294 
__THROW
 
	`__asm
 ("wcswcs"è
__©Œibu‹_pu»__
;

296 
wch¬_t
 *
	$wcswcs
 (
__cÚ¡
 
wch¬_t
 *
__hay¡ack
, __cÚ¡ wch¬_ˆ*
__ÃedË
)

297 
__THROW
 
__©Œibu‹_pu»__
;

301 #ifdeà
__USE_XOPEN2K8


303 
size_t
 
	$wc¢Ën
 (
__cÚ¡
 
wch¬_t
 *
__s
, 
size_t
 
__maxËn
)

304 
__THROW
 
__©Œibu‹_pu»__
;

308 
__BEGIN_NAMESPACE_STD


310 #ifdeà
__CORRECT_ISO_CPP_WCHAR_H_PROTO


311 "C++" 
wch¬_t
 *
	$wmemchr
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

312 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

313 "C++" 
__cÚ¡
 
wch¬_t
 *
	$wmemchr
 (
__cÚ¡
 
wch¬_t
 *
__s
, wch¬_ˆ
__c
,

314 
size_t
 
__n
)

315 
__THROW
 
	`__asm
 ("wmemchr"è
__©Œibu‹_pu»__
;

317 
wch¬_t
 *
	$wmemchr
 (
__cÚ¡
 
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
)

318 
__THROW
 
__©Œibu‹_pu»__
;

322 
	$wmemcmp
 (
__cÚ¡
 
wch¬_t
 *
__s1
, __cÚ¡ wch¬_ˆ*
__s2
, 
size_t
 
__n
)

323 
__THROW
 
__©Œibu‹_pu»__
;

326 
wch¬_t
 *
	$wmemıy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

327 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
è
__THROW
;

331 
wch¬_t
 *
	$wmemmove
 (
wch¬_t
 *
__s1
, 
__cÚ¡
 wch¬_ˆ*
__s2
, 
size_t
 
__n
)

332 
__THROW
;

335 
wch¬_t
 *
	$wmem£t
 (
wch¬_t
 *
__s
, wch¬_ˆ
__c
, 
size_t
 
__n
è
__THROW
;

336 
__END_NAMESPACE_STD


338 #ifdeà
__USE_GNU


341 
wch¬_t
 *
	$wmempıy
 (
wch¬_t
 *
__»¡riù
 
__s1
,

342 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s2
, 
size_t
 
__n
)

343 
__THROW
;

347 
__BEGIN_NAMESPACE_STD


350 
wšt_t
 
	$btowc
 (
__c
è
__THROW
;

354 
	$wùob
 (
wšt_t
 
__c
è
__THROW
;

358 
	$mbsš™
 (
__cÚ¡
 
mb¡©e_t
 *
__ps
è
__THROW
 
__©Œibu‹_pu»__
;

362 
size_t
 
	$mb¹owc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

363 
__cÚ¡
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

364 
mb¡©e_t
 *
__p
è
__THROW
;

367 
size_t
 
	$wütomb
 (*
__»¡riù
 
__s
, 
wch¬_t
 
__wc
,

368 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

371 
size_t
 
	$__mb¾’
 (
__cÚ¡
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

372 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

373 
size_t
 
	$mb¾’
 (
__cÚ¡
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

374 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

375 
__END_NAMESPACE_STD


377 #ifdeà
__USE_EXTERN_INLINES


383 
wšt_t
 
	$__btowc_®Ÿs
 (
__c
è
	`__asm
 ("btowc");

384 
__ex‹º_šlše
 
wšt_t


385 
	`__NTH
 (
	$btowc
 (
__c
))

386 {  (
	`__butš_cÚ¡ªt_p
 (
__c
) && __c >= '\0' && __c <= '\x7f'

387 ? (
wšt_t
è
__c
 : 
	`__btowc_®Ÿs
 (__c)); 
	}
}

389 
	$__wùob_®Ÿs
 (
wšt_t
 
__c
è
	`__asm
 ("wctob");

390 
__ex‹º_šlše
 

391 
	`__NTH
 (
	$wùob
 (
wšt_t
 
__wc
))

392 {  (
	`__butš_cÚ¡ªt_p
 (
__wc
è&& __wø>ğ
L
'\0' && __wc <= L'\x7f'

393 ? (è
__wc
 : 
	`__wùob_®Ÿs
 (__wc)); 
	}
}

395 
__ex‹º_šlše
 
size_t


396 
__NTH
 (
	$mb¾’
 (
__cÚ¡
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

397 
mb¡©e_t
 *
__»¡riù
 
__ps
))

398 {  (
__ps
 !ğ
NULL


399 ? 
	`mb¹owc
 (
NULL
, 
__s
, 
__n
, 
__ps
è: 
	`__mb¾’
 (__s, __n, NULL)); 
	}
}

402 
__BEGIN_NAMESPACE_STD


405 
size_t
 
	$mb¤towcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

406 
__cÚ¡
 **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

407 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

411 
size_t
 
	$wc¤tombs
 (*
__»¡riù
 
__d¡
,

412 
__cÚ¡
 
wch¬_t
 **
__»¡riù
 
__¤c
, 
size_t
 
__Ën
,

413 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

414 
__END_NAMESPACE_STD


417 #ifdef 
__USE_XOPEN2K8


420 
size_t
 
	$mb¢¹owcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

421 
__cÚ¡
 **
__»¡riù
 
__¤c
, 
size_t
 
__nmc
,

422 
size_t
 
__Ën
, 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

426 
size_t
 
	$wc¢¹ombs
 (*
__»¡riù
 
__d¡
,

427 
__cÚ¡
 
wch¬_t
 **
__»¡riù
 
__¤c
,

428 
size_t
 
__nwc
, size_ˆ
__Ën
,

429 
mb¡©e_t
 *
__»¡riù
 
__ps
è
__THROW
;

434 #ifdeà
__USE_XOPEN


436 
	$wcwidth
 (
wch¬_t
 
__c
è
__THROW
;

440 
	$wcswidth
 (
__cÚ¡
 
wch¬_t
 *
__s
, 
size_t
 
__n
è
__THROW
;

444 
__BEGIN_NAMESPACE_STD


447 
	$wc¡od
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

448 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

449 
__END_NAMESPACE_STD


451 #ifdeà
__USE_ISOC99


452 
__BEGIN_NAMESPACE_C99


454 
	$wc¡of
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

455 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

456 
	$wc¡Şd
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

457 
wch¬_t
 **
__»¡riù
 
__’d±r
è
__THROW
;

458 
__END_NAMESPACE_C99


462 
__BEGIN_NAMESPACE_STD


465 
	$wc¡Ş
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

466 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
è
__THROW
;

470 
	$wc¡oul
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

471 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

472 
__THROW
;

473 
__END_NAMESPACE_STD


475 #ià
defšed
 
__USE_ISOC99
 || (defšed 
__GNUC__
 && defšed 
__USE_GNU
)

476 
__BEGIN_NAMESPACE_C99


479 
__ex‹nsiÚ__


480 
	$wc¡Şl
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

481 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

482 
__THROW
;

486 
__ex‹nsiÚ__


487 
	$wc¡ouÎ
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

488 
wch¬_t
 **
__»¡riù
 
__’d±r
,

489 
__ba£
è
__THROW
;

490 
__END_NAMESPACE_C99


493 #ià
defšed
 
__GNUC__
 && defšed 
__USE_GNU


496 
__ex‹nsiÚ__


497 
	$wc¡oq
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

498 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
)

499 
__THROW
;

503 
__ex‹nsiÚ__


504 
	$wc¡ouq
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

505 
wch¬_t
 **
__»¡riù
 
__’d±r
,

506 
__ba£
è
__THROW
;

509 #ifdeà
__USE_GNU


523 
	~<xloÿË.h
>

527 
	$wc¡Ş_l
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

528 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__ba£
,

529 
__loÿË_t
 
__loc
è
__THROW
;

531 
	$wc¡oul_l
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

532 
wch¬_t
 **
__»¡riù
 
__’d±r
,

533 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

535 
__ex‹nsiÚ__


536 
	$wc¡Şl_l
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

537 
wch¬_t
 **
__»¡riù
 
__’d±r
,

538 
__ba£
, 
__loÿË_t
 
__loc
è
__THROW
;

540 
__ex‹nsiÚ__


541 
	$wc¡ouÎ_l
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

542 
wch¬_t
 **
__»¡riù
 
__’d±r
,

543 
__ba£
, 
__loÿË_t
 
__loc
)

544 
__THROW
;

546 
	$wc¡od_l
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

547 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

548 
__THROW
;

550 
	$wc¡of_l
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

551 
wch¬_t
 **
__»¡riù
 
__’d±r
, 
__loÿË_t
 
__loc
)

552 
__THROW
;

554 
	$wc¡Şd_l
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ÅŒ
,

555 
wch¬_t
 **
__»¡riù
 
__’d±r
,

556 
__loÿË_t
 
__loc
è
__THROW
;

560 #ifdeà
__USE_XOPEN2K8


563 
wch¬_t
 *
	$wııy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

564 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__¤c
è
__THROW
;

568 
wch¬_t
 *
	$wınıy
 (
wch¬_t
 *
__»¡riù
 
__de¡
,

569 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

570 
__THROW
;

577 
__FILE
 *
	$İ’_wmem¡»am
 (
wch¬_t
 **
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW
;

580 #ià
defšed
 
__USE_ISOC95
 || defšed 
__USE_UNIX98


581 
__BEGIN_NAMESPACE_STD


584 
	$fwide
 (
__FILE
 *
__å
, 
__mode
è
__THROW
;

591 
	`fw´štf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

592 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

598 
	`w´štf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

601 
	$sw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

602 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

603 
__THROW
 ;

609 
	`vfw´štf
 (
__FILE
 *
__»¡riù
 
__s
,

610 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

611 
__gnuc_va_li¡
 
__¬g
)

617 
	`vw´štf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

618 
__gnuc_va_li¡
 
__¬g
)

622 
	$vsw´štf
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__n
,

623 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

624 
__gnuc_va_li¡
 
__¬g
)

625 
__THROW
 ;

632 
	`fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

633 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

639 
	`wsÿnf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

642 
	$swsÿnf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s
,

643 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

644 
__THROW
 ;

646 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__USE_GNU
 \

647 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

648 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

649 #ifdeà
__REDIRECT


653 
	`__REDIRECT
 (
fwsÿnf
, (
__FILE
 *
__»¡riù
 
__¡»am
,

654 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

655 
__isoc99_fwsÿnf
)

657 
	`__REDIRECT
 (
wsÿnf
, (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...),

658 
__isoc99_wsÿnf
)

660 
	`__REDIRECT_NTH
 (
swsÿnf
, (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s
,

661 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

662 ...), 
__isoc99_swsÿnf
)

665 
	`__isoc99_fwsÿnf
 (
__FILE
 *
__»¡riù
 
__¡»am
,

666 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

667 
	`__isoc99_wsÿnf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...);

668 
	$__isoc99_swsÿnf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s
,

669 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
, ...)

670 
__THROW
;

671 
	#fwsÿnf
 
__isoc99_fwsÿnf


	)

672 
	#wsÿnf
 
__isoc99_wsÿnf


	)

673 
	#swsÿnf
 
__isoc99_swsÿnf


	)

677 
__END_NAMESPACE_STD


680 #ifdeà
__USE_ISOC99


681 
__BEGIN_NAMESPACE_C99


686 
	`vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

687 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

688 
__gnuc_va_li¡
 
__¬g
)

694 
	`vwsÿnf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

695 
__gnuc_va_li¡
 
__¬g
)

698 
	$vswsÿnf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s
,

699 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

700 
__gnuc_va_li¡
 
__¬g
)

701 
__THROW
 ;

703 #ià!
defšed
 
__USE_GNU
 \

704 && (!
defšed
 
__LDBL_COMPAT
 || !defšed 
__REDIRECT
) \

705 && (
defšed
 
__STRICT_ANSI__
 || defšed 
__USE_XOPEN2K
)

706 #ifdeà
__REDIRECT


707 
	`__REDIRECT
 (
vfwsÿnf
, (
__FILE
 *
__»¡riù
 
__s
,

708 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

709 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vfwsÿnf
)

711 
	`__REDIRECT
 (
vwsÿnf
, (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

712 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vwsÿnf
)

714 
	`__REDIRECT_NTH
 (
vswsÿnf
, (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s
,

715 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

716 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vswsÿnf
)

719 
	`__isoc99_vfwsÿnf
 (
__FILE
 *
__»¡riù
 
__s
,

720 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

721 
__gnuc_va_li¡
 
__¬g
);

722 
	`__isoc99_vwsÿnf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

723 
__gnuc_va_li¡
 
__¬g
);

724 
	$__isoc99_vswsÿnf
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__s
,

725 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

726 
__gnuc_va_li¡
 
__¬g
è
__THROW
;

727 
	#vfwsÿnf
 
__isoc99_vfwsÿnf


	)

728 
	#vwsÿnf
 
__isoc99_vwsÿnf


	)

729 
	#vswsÿnf
 
__isoc99_vswsÿnf


	)

733 
__END_NAMESPACE_C99


737 
__BEGIN_NAMESPACE_STD


742 
wšt_t
 
	`fg‘wc
 (
__FILE
 *
__¡»am
);

743 
wšt_t
 
	`g‘wc
 (
__FILE
 *
__¡»am
);

749 
wšt_t
 
	`g‘wch¬
 ();

756 
wšt_t
 
	`åutwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

757 
wšt_t
 
	`putwc
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

763 
wšt_t
 
	`putwch¬
 (
wch¬_t
 
__wc
);

771 
wch¬_t
 *
	`fg‘ws
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

772 
__FILE
 *
__»¡riù
 
__¡»am
);

778 
	`åutws
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ws
,

779 
__FILE
 *
__»¡riù
 
__¡»am
);

786 
wšt_t
 
	`ung‘wc
 (wšt_ˆ
__wc
, 
__FILE
 *
__¡»am
);

787 
__END_NAMESPACE_STD


790 #ifdeà
__USE_GNU


798 
wšt_t
 
	`g‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

799 
wšt_t
 
	`g‘wch¬_uÆocked
 ();

807 
wšt_t
 
	`fg‘wc_uÆocked
 (
__FILE
 *
__¡»am
);

815 
wšt_t
 
	`åutwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

824 
wšt_t
 
	`putwc_uÆocked
 (
wch¬_t
 
__wc
, 
__FILE
 *
__¡»am
);

825 
wšt_t
 
	`putwch¬_uÆocked
 (
wch¬_t
 
__wc
);

834 
wch¬_t
 *
	`fg‘ws_uÆocked
 (wch¬_ˆ*
__»¡riù
 
__ws
, 
__n
,

835 
__FILE
 *
__»¡riù
 
__¡»am
);

843 
	`åutws_uÆocked
 (
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__ws
,

844 
__FILE
 *
__»¡riù
 
__¡»am
);

848 
__BEGIN_NAMESPACE_C99


852 
size_t
 
	$wcsáime
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

853 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

854 
__cÚ¡
 
tm
 *
__»¡riù
 
__
è
__THROW
;

855 
__END_NAMESPACE_C99


857 #ifdeà
__USE_GNU


858 
	~<xloÿË.h
>

862 
size_t
 
	$wcsáime_l
 (
wch¬_t
 *
__»¡riù
 
__s
, 
size_t
 
__maxsize
,

863 
__cÚ¡
 
wch¬_t
 *
__»¡riù
 
__fÜm©
,

864 
__cÚ¡
 
tm
 *
__»¡riù
 
__
,

865 
__loÿË_t
 
__loc
è
__THROW
;

874 #ià
defšed
 
__USE_UNIX98
 && !defšed 
__USE_GNU


875 
	#__Ãed_iswxxx


	)

876 
	~<wùy³.h
>

880 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__ex‹º_®ways_šlše


881 
	~<b™s/wch¬2.h
>

884 #ifdeà
__LDBL_COMPAT


885 
	~<b™s/wch¬-ldbl.h
>

888 
__END_DECLS


896 #undeà
__Ãed_mb¡©e_t


897 #undeà
__Ãed_wšt_t


	@/usr/include/wctype.h

24 #iâdeà
_WCTYPE_H


26 
	~<ã©u»s.h
>

27 
	~<b™s/ty³s.h
>

29 #iâdeà
__Ãed_iswxxx


30 
	#_WCTYPE_H
 1

	)

33 
	#__Ãed_wšt_t


	)

34 
	~<wch¬.h
>

38 #iâdeà
WEOF


39 
	#WEOF
 (0xffffffffu)

	)

42 #undeà
__Ãed_iswxxx


47 #iâdeà
__iswxxx_defšed


48 
	#__iswxxx_defšed
 1

	)

50 
__BEGIN_NAMESPACE_C99


53 
	twùy³_t
;

54 
	g__END_NAMESPACE_C99


56 #iâdeà
_ISwb™


61 
	~<’dŸn.h
>

62 #ià
__BYTE_ORDER
 =ğ
__BIG_ENDIAN


63 
	#_ISwb™
(
b™
è(1 << (b™))

	)

65 
	#_ISwb™
(
b™
) \

66 ((
b™
) < 8 ? () ((1UL << (bit)) << 24) \

67 : ((
b™
) < 16 ? () ((1UL << (bit)) << 8) \

68 : ((
b™
) < 24 ? () ((1UL << (bit)) >> 8) \

69 : (è((1UL << (
b™
)è>> 24))))

	)

74 
	m__ISwuµ”
 = 0,

75 
	m__ISwlow”
 = 1,

76 
	m__ISw®pha
 = 2,

77 
	m__ISwdig™
 = 3,

78 
	m__ISwxdig™
 = 4,

79 
	m__ISw¥aû
 = 5,

80 
	m__ISw´št
 = 6,

81 
	m__ISwg¿ph
 = 7,

82 
	m__ISwbÏnk
 = 8,

83 
	m__ISwúŒl
 = 9,

84 
	m__ISwpunù
 = 10,

85 
	m__ISw®num
 = 11,

87 
	m_ISwuµ”
 = 
_ISwb™
 (
__ISwuµ”
),

88 
	m_ISwlow”
 = 
_ISwb™
 (
__ISwlow”
),

89 
	m_ISw®pha
 = 
_ISwb™
 (
__ISw®pha
),

90 
	m_ISwdig™
 = 
_ISwb™
 (
__ISwdig™
),

91 
	m_ISwxdig™
 = 
_ISwb™
 (
__ISwxdig™
),

92 
	m_ISw¥aû
 = 
_ISwb™
 (
__ISw¥aû
),

93 
	m_ISw´št
 = 
_ISwb™
 (
__ISw´št
),

94 
	m_ISwg¿ph
 = 
_ISwb™
 (
__ISwg¿ph
),

95 
	m_ISwbÏnk
 = 
_ISwb™
 (
__ISwbÏnk
),

96 
	m_ISwúŒl
 = 
_ISwb™
 (
__ISwúŒl
),

97 
	m_ISwpunù
 = 
_ISwb™
 (
__ISwpunù
),

98 
	m_ISw®num
 = 
_ISwb™
 (
__ISw®num
)

103 
__BEGIN_DECLS


105 
__BEGIN_NAMESPACE_C99


112 
	$isw®num
 (
wšt_t
 
__wc
è
__THROW
;

118 
	$isw®pha
 (
wšt_t
 
__wc
è
__THROW
;

121 
	$iswúŒl
 (
wšt_t
 
__wc
è
__THROW
;

125 
	$iswdig™
 (
wšt_t
 
__wc
è
__THROW
;

129 
	$iswg¿ph
 (
wšt_t
 
__wc
è
__THROW
;

134 
	$iswlow”
 (
wšt_t
 
__wc
è
__THROW
;

137 
	$isw´št
 (
wšt_t
 
__wc
è
__THROW
;

142 
	$iswpunù
 (
wšt_t
 
__wc
è
__THROW
;

147 
	$isw¥aû
 (
wšt_t
 
__wc
è
__THROW
;

152 
	$iswuµ”
 (
wšt_t
 
__wc
è
__THROW
;

157 
	$iswxdig™
 (
wšt_t
 
__wc
è
__THROW
;

162 #ifdeà
__USE_ISOC99


163 
	$iswbÏnk
 (
wšt_t
 
__wc
è
__THROW
;

172 
wùy³_t
 
	$wùy³
 (
__cÚ¡
 *
__´İ”ty
è
__THROW
;

176 
	$iswùy³
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
è
__THROW
;

177 
__END_NAMESPACE_C99


184 
__BEGIN_NAMESPACE_C99


187 
__cÚ¡
 
	t__št32_t
 *
	twù¿ns_t
;

188 
__END_NAMESPACE_C99


189 #ifdeà
__USE_GNU


190 
	$__USING_NAMESPACE_C99
(
wù¿ns_t
)

193 
__BEGIN_NAMESPACE_C99


195 
wšt_t
 
	$towlow”
 (
wšt_t
 
__wc
è
__THROW
;

198 
wšt_t
 
	$towuµ”
 (
wšt_t
 
__wc
è
__THROW
;

199 
__END_NAMESPACE_C99


201 
__END_DECLS


208 #ifdeà
_WCTYPE_H


214 
__BEGIN_DECLS


216 
__BEGIN_NAMESPACE_C99


219 
wù¿ns_t
 
	$wù¿ns
 (
__cÚ¡
 *
__´İ”ty
è
__THROW
;

222 
wšt_t
 
	$towù¿ns
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
è
__THROW
;

223 
__END_NAMESPACE_C99


225 #ifdeà
__USE_XOPEN2K8


227 
	~<xloÿË.h
>

231 
	$isw®num_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

237 
	$isw®pha_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

240 
	$iswúŒl_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

244 
	$iswdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

248 
	$iswg¿ph_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

253 
	$iswlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

256 
	$isw´št_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

261 
	$iswpunù_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

266 
	$isw¥aû_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

271 
	$iswuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

276 
	$iswxdig™_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

281 
	$iswbÏnk_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

285 
wùy³_t
 
	$wùy³_l
 (
__cÚ¡
 *
__´İ”ty
, 
__loÿË_t
 
__loÿË
)

286 
__THROW
;

290 
	$iswùy³_l
 (
wšt_t
 
__wc
, 
wùy³_t
 
__desc
, 
__loÿË_t
 
__loÿË
)

291 
__THROW
;

299 
wšt_t
 
	$towlow”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

302 
wšt_t
 
	$towuµ”_l
 (
wšt_t
 
__wc
, 
__loÿË_t
 
__loÿË
è
__THROW
;

306 
wù¿ns_t
 
	$wù¿ns_l
 (
__cÚ¡
 *
__´İ”ty
, 
__loÿË_t
 
__loÿË
)

307 
__THROW
;

310 
wšt_t
 
	$towù¿ns_l
 (
wšt_t
 
__wc
, 
wù¿ns_t
 
__desc
,

311 
__loÿË_t
 
__loÿË
è
__THROW
;

315 
__END_DECLS


	@
1
.
1
/usr/include
248
7949
croutine.c
event_groups.c
include/FreeRTOS.h
include/StackMacros.h
include/croutine.h
include/event_groups.h
include/list.h
include/mpu_wrappers.h
include/portable.h
include/projdefs.h
include/queue.h
include/semphr.h
include/task.h
include/timers.h
list.c
portable/BCC/16BitDOS/Flsh186/port.c
portable/BCC/16BitDOS/Flsh186/prtmacro.h
portable/BCC/16BitDOS/PC/port.c
portable/BCC/16BitDOS/PC/prtmacro.h
portable/BCC/16BitDOS/common/portasm.h
portable/BCC/16BitDOS/common/portcomn.c
portable/CCS/ARM_Cortex-R4/port.c
portable/CCS/ARM_Cortex-R4/portmacro.h
portable/CCS/MSP430X/data_model.h
portable/CCS/MSP430X/port.c
portable/CCS/MSP430X/portmacro.h
portable/CodeWarrior/ColdFire_V1/port.c
portable/CodeWarrior/ColdFire_V1/portmacro.h
portable/CodeWarrior/ColdFire_V2/port.c
portable/CodeWarrior/ColdFire_V2/portmacro.h
portable/CodeWarrior/HCS12/port.c
portable/CodeWarrior/HCS12/portmacro.h
portable/GCC/ARM7_AT91FR40008/port.c
portable/GCC/ARM7_AT91FR40008/portISR.c
portable/GCC/ARM7_AT91FR40008/portmacro.h
portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h
portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h
portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.c
portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h
portable/GCC/ARM7_AT91SAM7S/port.c
portable/GCC/ARM7_AT91SAM7S/portISR.c
portable/GCC/ARM7_AT91SAM7S/portmacro.h
portable/GCC/ARM7_LPC2000/port.c
portable/GCC/ARM7_LPC2000/portISR.c
portable/GCC/ARM7_LPC2000/portmacro.h
portable/GCC/ARM7_LPC23xx/port.c
portable/GCC/ARM7_LPC23xx/portISR.c
portable/GCC/ARM7_LPC23xx/portmacro.h
portable/GCC/ARM_CA9/port.c
portable/GCC/ARM_CA9/portmacro.h
portable/GCC/ARM_CM0/port.c
portable/GCC/ARM_CM0/portmacro.h
portable/GCC/ARM_CM3/port.c
portable/GCC/ARM_CM3/portmacro.h
portable/GCC/ARM_CM3_MPU/port.c
portable/GCC/ARM_CM3_MPU/portmacro.h
portable/GCC/ARM_CM4F/port.c
portable/GCC/ARM_CM4F/portmacro.h
portable/GCC/ATMega323/port.c
portable/GCC/ATMega323/portmacro.h
portable/GCC/AVR32_UC3/port.c
portable/GCC/AVR32_UC3/portmacro.h
portable/GCC/CORTUS_APS3/port.c
portable/GCC/CORTUS_APS3/portmacro.h
portable/GCC/ColdFire_V2/port.c
portable/GCC/ColdFire_V2/portmacro.h
portable/GCC/H8S2329/port.c
portable/GCC/H8S2329/portmacro.h
portable/GCC/HCS12/port.c
portable/GCC/HCS12/portmacro.h
portable/GCC/MCF5235/port.c
portable/GCC/MCF5235/portmacro.h
portable/GCC/MSP430F449/port.c
portable/GCC/MSP430F449/portmacro.h
portable/GCC/MicroBlaze/port.c
portable/GCC/MicroBlaze/portmacro.h
portable/GCC/MicroBlazeV8/port.c
portable/GCC/MicroBlazeV8/port_exceptions.c
portable/GCC/MicroBlazeV8/portmacro.h
portable/GCC/NiosII/port.c
portable/GCC/NiosII/portmacro.h
portable/GCC/PPC405_Xilinx/FPU_Macros.h
portable/GCC/PPC405_Xilinx/port.c
portable/GCC/PPC405_Xilinx/portmacro.h
portable/GCC/PPC440_Xilinx/FPU_Macros.h
portable/GCC/PPC440_Xilinx/port.c
portable/GCC/PPC440_Xilinx/portmacro.h
portable/GCC/RX100/port.c
portable/GCC/RX100/portmacro.h
portable/GCC/RX600/port.c
portable/GCC/RX600/portmacro.h
portable/GCC/STR75x/port.c
portable/GCC/STR75x/portISR.c
portable/GCC/STR75x/portmacro.h
portable/GCC/TriCore_1782/port.c
portable/GCC/TriCore_1782/portmacro.h
portable/GCC/TriCore_1782/porttrap.c
portable/IAR/78K0R/ISR_Support.h
portable/IAR/78K0R/port.c
portable/IAR/78K0R/portmacro.h
portable/IAR/ARM_CA9/port.c
portable/IAR/ARM_CA9/portASM.h
portable/IAR/ARM_CA9/portmacro.h
portable/IAR/ARM_CM0/port.c
portable/IAR/ARM_CM0/portmacro.h
portable/IAR/ARM_CM3/port.c
portable/IAR/ARM_CM3/portmacro.h
portable/IAR/ARM_CM4F/port.c
portable/IAR/ARM_CM4F/portmacro.h
portable/IAR/ATMega323/port.c
portable/IAR/ATMega323/portmacro.h
portable/IAR/AVR32_UC3/port.c
portable/IAR/AVR32_UC3/portmacro.h
portable/IAR/AVR32_UC3/read.c
portable/IAR/AVR32_UC3/write.c
portable/IAR/AtmelSAM7S64/AT91SAM7S64.h
portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h
portable/IAR/AtmelSAM7S64/AT91SAM7X128.h
portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h
portable/IAR/AtmelSAM7S64/AT91SAM7X256.h
portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h
portable/IAR/AtmelSAM7S64/ISR_Support.h
portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h
portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h
portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h
portable/IAR/AtmelSAM7S64/port.c
portable/IAR/AtmelSAM7S64/portmacro.h
portable/IAR/AtmelSAM9XE/ISR_Support.h
portable/IAR/AtmelSAM9XE/port.c
portable/IAR/AtmelSAM9XE/portmacro.h
portable/IAR/LPC2000/ISR_Support.h
portable/IAR/LPC2000/port.c
portable/IAR/LPC2000/portmacro.h
portable/IAR/MSP430/port.c
portable/IAR/MSP430/portasm.h
portable/IAR/MSP430/portmacro.h
portable/IAR/MSP430X/data_model.h
portable/IAR/MSP430X/port.c
portable/IAR/MSP430X/portmacro.h
portable/IAR/RL78/ISR_Support.h
portable/IAR/RL78/port.c
portable/IAR/RL78/portmacro.h
portable/IAR/RX100/port.c
portable/IAR/RX100/portmacro.h
portable/IAR/RX600/port.c
portable/IAR/RX600/portmacro.h
portable/IAR/STR71x/ISR_Support.h
portable/IAR/STR71x/port.c
portable/IAR/STR71x/portmacro.h
portable/IAR/STR75x/ISR_Support.h
portable/IAR/STR75x/port.c
portable/IAR/STR75x/portmacro.h
portable/IAR/STR91x/ISR_Support.h
portable/IAR/STR91x/port.c
portable/IAR/STR91x/portmacro.h
portable/IAR/V850ES/ISR_Support.h
portable/IAR/V850ES/port.c
portable/IAR/V850ES/portmacro.h
portable/MPLAB/PIC18F/port.c
portable/MPLAB/PIC18F/portmacro.h
portable/MPLAB/PIC18F/stdio.h
portable/MPLAB/PIC24_dsPIC/port.c
portable/MPLAB/PIC24_dsPIC/portmacro.h
portable/MPLAB/PIC32MX/ISR_Support.h
portable/MPLAB/PIC32MX/port.c
portable/MPLAB/PIC32MX/portmacro.h
portable/MPLAB/PIC32MZ/ISR_Support.h
portable/MPLAB/PIC32MZ/port.c
portable/MPLAB/PIC32MZ/portmacro.h
portable/MSVC-MingW/port.c
portable/MSVC-MingW/portmacro.h
portable/MemMang/heap_1.c
portable/MemMang/heap_2.c
portable/MemMang/heap_3.c
portable/MemMang/heap_4.c
portable/Paradigm/Tern_EE/large_untested/port.c
portable/Paradigm/Tern_EE/large_untested/portasm.h
portable/Paradigm/Tern_EE/large_untested/portmacro.h
portable/Paradigm/Tern_EE/small/port.c
portable/Paradigm/Tern_EE/small/portasm.h
portable/Paradigm/Tern_EE/small/portmacro.h
portable/RVDS/ARM7_LPC21xx/port.c
portable/RVDS/ARM7_LPC21xx/portmacro.h
portable/RVDS/ARM_CA9/port.c
portable/RVDS/ARM_CA9/portmacro.h
portable/RVDS/ARM_CM0/port.c
portable/RVDS/ARM_CM0/portmacro.h
portable/RVDS/ARM_CM3/port.c
portable/RVDS/ARM_CM3/portmacro.h
portable/RVDS/ARM_CM4F/port.c
portable/RVDS/ARM_CM4F/portmacro.h
portable/Renesas/RX100/port.c
portable/Renesas/RX100/portmacro.h
portable/Renesas/RX200/port.c
portable/Renesas/RX200/portmacro.h
portable/Renesas/RX600/port.c
portable/Renesas/RX600/portmacro.h
portable/Renesas/SH2A_FPU/port.c
portable/Renesas/SH2A_FPU/portmacro.h
portable/Rowley/MSP430F449/port.c
portable/Rowley/MSP430F449/portasm.h
portable/Rowley/MSP430F449/portmacro.h
portable/SDCC/Cygnal/port.c
portable/SDCC/Cygnal/portmacro.h
portable/Softune/MB91460/__STD_LIB_sbrk.c
portable/Softune/MB91460/port.c
portable/Softune/MB91460/portmacro.h
portable/Softune/MB96340/__STD_LIB_sbrk.c
portable/Softune/MB96340/port.c
portable/Softune/MB96340/portmacro.h
portable/Tasking/ARM_CM4F/port.c
portable/Tasking/ARM_CM4F/portmacro.h
portable/WizC/PIC18/Drivers/Tick/Tick.c
portable/WizC/PIC18/Drivers/Tick/isrTick.c
portable/WizC/PIC18/addFreeRTOS.h
portable/WizC/PIC18/port.c
portable/WizC/PIC18/portmacro.h
portable/oWatcom/16BitDOS/Flsh186/port.c
portable/oWatcom/16BitDOS/Flsh186/portmacro.h
portable/oWatcom/16BitDOS/PC/port.c
portable/oWatcom/16BitDOS/PC/portmacro.h
portable/oWatcom/16BitDOS/common/portasm.h
portable/oWatcom/16BitDOS/common/portcomn.c
queue.c
tasks.c
timers.c
/usr/include/assert.h
/usr/include/errno.h
/usr/include/limits.h
/usr/include/malloc.h
/usr/include/setjmp.h
/usr/include/signal.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/alloca.h
/usr/include/features.h
/usr/include/getopt.h
/usr/include/libio.h
/usr/include/time.h
/usr/include/xlocale.h
/usr/include/_G_config.h
/usr/include/ctype.h
/usr/include/endian.h
/usr/include/gconv.h
/usr/include/wchar.h
/usr/include/wctype.h
