//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30300941
// Cuda compilation tools, release 11.4, V11.4.120
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_52
.address_size 64

	// .globl	_Z14nw_gpu3_kernelPhS_Pijj
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.extern .func  (.param .b64 func_retval0) cudaGetParameterBufferV2
(
	.param .b64 cudaGetParameterBufferV2_param_0,
	.param .align 4 .b8 cudaGetParameterBufferV2_param_1[12],
	.param .align 4 .b8 cudaGetParameterBufferV2_param_2[12],
	.param .b32 cudaGetParameterBufferV2_param_3
)
;
.extern .func  (.param .b32 func_retval0) cudaLaunchDeviceV2
(
	.param .b64 cudaLaunchDeviceV2_param_0,
	.param .b64 cudaLaunchDeviceV2_param_1
)
;
// _ZZ14nw_gpu3_kernelPhS_PijjE8q_offset has been demoted
// _ZZ14nw_gpu3_kernelPhS_PijjE8r_offset has been demoted
// _ZZ14nw_gpu3_kernelPhS_PijjE10loop_limit has been demoted
// _ZZ14nw_gpu3_kernelPhS_PijjE8matrix_s has been demoted
.global .align 1 .b8 $str[18] = {10, 110, 117, 109, 98, 108, 111, 99, 107, 115, 32, 105, 115, 32, 37, 100, 10, 0};

.visible .entry _Z14nw_gpu3_kernelPhS_Pijj(
	.param .u64 _Z14nw_gpu3_kernelPhS_Pijj_param_0,
	.param .u64 _Z14nw_gpu3_kernelPhS_Pijj_param_1,
	.param .u64 _Z14nw_gpu3_kernelPhS_Pijj_param_2,
	.param .u32 _Z14nw_gpu3_kernelPhS_Pijj_param_3,
	.param .u32 _Z14nw_gpu3_kernelPhS_Pijj_param_4
)
{
	.reg .pred 	%p<45>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<182>;
	.reg .b64 	%rd<33>;
	// demoted variable
	.shared .align 4 .u32 _ZZ14nw_gpu3_kernelPhS_PijjE8q_offset;
	// demoted variable
	.shared .align 4 .u32 _ZZ14nw_gpu3_kernelPhS_PijjE8r_offset;
	// demoted variable
	.shared .align 4 .u32 _ZZ14nw_gpu3_kernelPhS_PijjE10loop_limit;
	// demoted variable
	.shared .align 4 .b8 _ZZ14nw_gpu3_kernelPhS_PijjE8matrix_s[16384];

	ld.param.u64 	%rd4, [_Z14nw_gpu3_kernelPhS_Pijj_param_0];
	ld.param.u64 	%rd5, [_Z14nw_gpu3_kernelPhS_Pijj_param_1];
	ld.param.u64 	%rd6, [_Z14nw_gpu3_kernelPhS_Pijj_param_2];
	ld.param.u32 	%r83, [_Z14nw_gpu3_kernelPhS_Pijj_param_3];
	ld.param.u32 	%r84, [_Z14nw_gpu3_kernelPhS_Pijj_param_4];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r1, %tid.x;
	setp.ne.s32 	%p1, %r1, 0;
	@%p1 bra 	$L__BB0_12;

	mov.u32 	%r2, %nctaid.x;
	mov.u32 	%r3, %ctaid.x;
	xor.b32  	%r4, %r3, 67108863;
	setp.eq.s32 	%p2, %r84, 1;
	@%p2 bra 	$L__BB0_4;

	setp.ne.s32 	%p3, %r84, 2;
	@%p3 bra 	$L__BB0_5;

	add.s32 	%r85, %r83, 63;
	sub.s32 	%r86, %r3, %r2;
	shl.b32 	%r87, %r86, 6;
	add.s32 	%r88, %r87, %r85;
	and.b32  	%r160, %r88, -64;
	st.shared.u32 	[_ZZ14nw_gpu3_kernelPhS_PijjE8q_offset], %r160;
	shl.b32 	%r89, %r4, 6;
	add.s32 	%r90, %r85, %r89;
	and.b32  	%r91, %r90, -64;
	st.shared.u32 	[_ZZ14nw_gpu3_kernelPhS_PijjE8r_offset], %r91;
	bra.uni 	$L__BB0_6;

$L__BB0_4:
	shl.b32 	%r160, %r3, 6;
	st.shared.u32 	[_ZZ14nw_gpu3_kernelPhS_PijjE8q_offset], %r160;
	add.s32 	%r92, %r4, %r2;
	shl.b32 	%r93, %r92, 6;
	st.shared.u32 	[_ZZ14nw_gpu3_kernelPhS_PijjE8r_offset], %r93;
	bra.uni 	$L__BB0_6;

$L__BB0_5:
	ld.shared.u32 	%r160, [_ZZ14nw_gpu3_kernelPhS_PijjE8q_offset];

$L__BB0_6:
	sub.s32 	%r9, %r83, %r160;
	setp.gt.u32 	%p4, %r9, 64;
	and.b32  	%r10, %r83, 63;
	@%p4 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_7;

$L__BB0_9:
	setp.eq.s32 	%p6, %r10, 0;
	ld.shared.u32 	%r97, [_ZZ14nw_gpu3_kernelPhS_PijjE8r_offset];
	sub.s32 	%r161, %r83, %r97;
	setp.gt.u32 	%p7, %r161, 64;
	or.pred  	%p8, %p6, %p7;
	mov.u32 	%r162, 128;
	@%p8 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;

$L__BB0_7:
	setp.eq.s32 	%p5, %r10, 0;
	mov.u32 	%r162, 128;
	@%p5 bra 	$L__BB0_11;

	ld.shared.u32 	%r95, [_ZZ14nw_gpu3_kernelPhS_PijjE8r_offset];
	sub.s32 	%r161, %r83, %r95;

$L__BB0_10:
	or.b32  	%r98, %r161, %r9;
	setp.lt.u32 	%p9, %r98, 64;
	or.b32  	%r99, %r10, 64;
	shl.b32 	%r100, %r10, 1;
	selp.b32 	%r162, %r100, %r99, %p9;

$L__BB0_11:
	st.shared.u32 	[_ZZ14nw_gpu3_kernelPhS_PijjE10loop_limit], %r162;

$L__BB0_12:
	bar.sync 	0;
	ld.shared.u32 	%r101, [_ZZ14nw_gpu3_kernelPhS_PijjE10loop_limit];
	setp.lt.u32 	%p10, %r101, 2;
	@%p10 bra 	$L__BB0_34;

	mov.u32 	%r104, 63;
	sub.s32 	%r16, %r104, %r1;
	neg.s32 	%r165, %r1;
	add.s32 	%r164, %r1, -63;
	cvta.to.global.u64 	%rd2, %rd4;
	cvta.to.global.u64 	%rd3, %rd5;
	mov.u32 	%r166, 1;
	mov.u32 	%r163, 127;

$L__BB0_14:
	setp.lt.u32 	%p11, %r166, 65;
	selp.b32 	%r105, %r166, %r163, %p11;
	selp.b32 	%r23, %r1, %r164, %p11;
	selp.b32 	%r24, %r165, %r16, %p11;
	ld.shared.u32 	%r106, [_ZZ14nw_gpu3_kernelPhS_PijjE8q_offset];
	add.s32 	%r25, %r106, %r23;
	ld.shared.u32 	%r107, [_ZZ14nw_gpu3_kernelPhS_PijjE8r_offset];
	add.s32 	%r26, %r107, %r24;
	setp.ge.u32 	%p12, %r1, %r105;
	setp.ge.u32 	%p13, %r25, %r83;
	or.pred  	%p14, %p12, %p13;
	setp.ge.u32 	%p15, %r26, %r83;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_33;

	setp.eq.s32 	%p17, %r25, 0;
	shl.b32 	%r108, %r23, 6;
	add.s32 	%r109, %r108, %r24;
	shl.b32 	%r110, %r109, 2;
	mov.u32 	%r111, _ZZ14nw_gpu3_kernelPhS_PijjE8matrix_s;
	add.s32 	%r27, %r111, %r110;
	@%p17 bra 	$L__BB0_19;

	setp.eq.s32 	%p18, %r23, 0;
	@%p18 bra 	$L__BB0_18;

	ld.shared.u32 	%r167, [%r27+-256];
	bra.uni 	$L__BB0_20;

$L__BB0_19:
	not.b32 	%r167, %r26;
	bra.uni 	$L__BB0_20;

$L__BB0_18:
	add.s32 	%r112, %r25, -1;
	mad.lo.s32 	%r113, %r112, %r83, %r26;
	mul.wide.u32 	%rd7, %r113, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u32 	%r167, [%rd8];

$L__BB0_20:
	setp.eq.s32 	%p19, %r26, 0;
	@%p19 bra 	$L__BB0_24;

	setp.eq.s32 	%p20, %r24, 0;
	@%p20 bra 	$L__BB0_23;

	ld.shared.u32 	%r168, [%r27+-4];
	bra.uni 	$L__BB0_25;

$L__BB0_24:
	not.b32 	%r168, %r25;
	bra.uni 	$L__BB0_25;

$L__BB0_23:
	mad.lo.s32 	%r114, %r25, %r83, %r26;
	add.s32 	%r115, %r114, -1;
	mul.wide.u32 	%rd9, %r115, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u32 	%r168, [%rd10];

$L__BB0_25:
	@%p17 bra 	$L__BB0_31;

	@%p19 bra 	$L__BB0_30;

	setp.eq.s32 	%p23, %r23, 0;
	setp.eq.s32 	%p24, %r24, 0;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;

$L__BB0_29:
	add.s32 	%r116, %r25, -1;
	mad.lo.s32 	%r117, %r116, %r83, %r26;
	add.s32 	%r118, %r117, -1;
	mul.wide.u32 	%rd11, %r118, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.u32 	%r169, [%rd12];
	bra.uni 	$L__BB0_32;

$L__BB0_31:
	neg.s32 	%r169, %r26;
	bra.uni 	$L__BB0_32;

$L__BB0_30:
	neg.s32 	%r169, %r25;
	bra.uni 	$L__BB0_32;

$L__BB0_28:
	ld.shared.u32 	%r169, [%r27+-260];

$L__BB0_32:
	cvt.s64.s32 	%rd13, %r25;
	add.s64 	%rd14, %rd3, %rd13;
	cvt.s64.s32 	%rd15, %r26;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.u8 	%rs1, [%rd16];
	ld.global.u8 	%rs2, [%rd14];
	setp.eq.s16 	%p26, %rs2, %rs1;
	selp.b32 	%r119, 1, -1, %p26;
	add.s32 	%r120, %r119, %r169;
	add.s32 	%r121, %r168, -1;
	add.s32 	%r122, %r167, -1;
	max.s32 	%r123, %r122, %r121;
	max.s32 	%r124, %r120, %r123;
	st.shared.u32 	[%r27], %r124;

$L__BB0_33:
	bar.sync 	0;
	add.s32 	%r165, %r165, 1;
	add.s32 	%r164, %r164, 1;
	add.s32 	%r163, %r163, -1;
	ld.shared.u32 	%r125, [_ZZ14nw_gpu3_kernelPhS_PijjE10loop_limit];
	add.s32 	%r166, %r166, 1;
	setp.lt.u32 	%p27, %r166, %r125;
	@%p27 bra 	$L__BB0_14;

$L__BB0_34:
	ld.shared.u32 	%r180, [_ZZ14nw_gpu3_kernelPhS_PijjE8q_offset];
	mov.u32 	%r181, 0;
	ld.shared.u32 	%r127, [_ZZ14nw_gpu3_kernelPhS_PijjE8r_offset];
	add.s32 	%r46, %r127, %r1;
	add.s32 	%r176, %r180, 7;
	mad.lo.s32 	%r179, %r83, %r176, %r46;
	shl.b32 	%r49, %r83, 3;
	mad.lo.s32 	%r178, %r180, %r83, %r46;
	add.s32 	%r128, %r180, 6;
	mad.lo.s32 	%r177, %r83, %r128, %r46;
	add.s32 	%r129, %r180, 5;
	mad.lo.s32 	%r175, %r83, %r129, %r46;
	add.s32 	%r130, %r180, 1;
	mad.lo.s32 	%r174, %r83, %r130, %r46;
	add.s32 	%r131, %r180, 4;
	mad.lo.s32 	%r173, %r83, %r131, %r46;
	shl.b32 	%r132, %r1, 2;
	mov.u32 	%r133, _ZZ14nw_gpu3_kernelPhS_PijjE8matrix_s;
	add.s32 	%r134, %r133, %r132;
	add.s32 	%r172, %r134, 1024;
	add.s32 	%r135, %r180, 3;
	mad.lo.s32 	%r171, %r83, %r135, %r46;
	add.s32 	%r136, %r180, 2;
	mad.lo.s32 	%r170, %r83, %r136, %r46;
	setp.ge.u32 	%p29, %r46, %r83;

$L__BB0_35:
	setp.ge.u32 	%p28, %r180, %r83;
	@%p28 bra 	$L__BB0_60;

	@%p29 bra 	$L__BB0_38;

	add.s32 	%r152, %r172, -1024;
	ld.shared.u32 	%r137, [%r152];
	mul.wide.u32 	%rd17, %r178, 4;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.u32 	[%rd18], %r137;

$L__BB0_38:
	add.s32 	%r138, %r180, 1;
	setp.ge.u32 	%p30, %r138, %r83;
	@%p30 bra 	$L__BB0_60;

	@%p29 bra 	$L__BB0_41;

	add.s32 	%r153, %r172, -1024;
	ld.shared.u32 	%r139, [%r153+256];
	mul.wide.u32 	%rd19, %r174, 4;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.u32 	[%rd20], %r139;

$L__BB0_41:
	add.s32 	%r140, %r180, 2;
	setp.ge.u32 	%p32, %r140, %r83;
	@%p32 bra 	$L__BB0_60;

	@%p29 bra 	$L__BB0_44;

	add.s32 	%r154, %r172, -1024;
	ld.shared.u32 	%r141, [%r154+512];
	mul.wide.u32 	%rd21, %r170, 4;
	add.s64 	%rd22, %rd1, %rd21;
	st.global.u32 	[%rd22], %r141;

$L__BB0_44:
	add.s32 	%r142, %r180, 3;
	setp.ge.u32 	%p34, %r142, %r83;
	@%p34 bra 	$L__BB0_60;

	@%p29 bra 	$L__BB0_47;

	add.s32 	%r155, %r172, -1024;
	ld.shared.u32 	%r143, [%r155+768];
	mul.wide.u32 	%rd23, %r171, 4;
	add.s64 	%rd24, %rd1, %rd23;
	st.global.u32 	[%rd24], %r143;

$L__BB0_47:
	add.s32 	%r144, %r180, 4;
	setp.ge.u32 	%p36, %r144, %r83;
	@%p36 bra 	$L__BB0_60;

	@%p29 bra 	$L__BB0_50;

	add.s32 	%r156, %r172, -1024;
	ld.shared.u32 	%r145, [%r156+1024];
	mul.wide.u32 	%rd25, %r173, 4;
	add.s64 	%rd26, %rd1, %rd25;
	st.global.u32 	[%rd26], %r145;

$L__BB0_50:
	add.s32 	%r146, %r180, 5;
	setp.ge.u32 	%p38, %r146, %r83;
	@%p38 bra 	$L__BB0_60;

	@%p29 bra 	$L__BB0_53;

	add.s32 	%r157, %r172, -1024;
	ld.shared.u32 	%r147, [%r157+1280];
	mul.wide.u32 	%rd27, %r175, 4;
	add.s64 	%rd28, %rd1, %rd27;
	st.global.u32 	[%rd28], %r147;

$L__BB0_53:
	add.s32 	%r148, %r176, -1;
	setp.ge.u32 	%p40, %r148, %r83;
	@%p40 bra 	$L__BB0_60;

	@%p29 bra 	$L__BB0_56;

	add.s32 	%r158, %r172, -1024;
	ld.shared.u32 	%r149, [%r158+1536];
	mul.wide.u32 	%rd29, %r177, 4;
	add.s64 	%rd30, %rd1, %rd29;
	st.global.u32 	[%rd30], %r149;

$L__BB0_56:
	add.s32 	%r150, %r180, 7;
	setp.ge.u32 	%p42, %r150, %r83;
	@%p42 bra 	$L__BB0_60;

	@%p29 bra 	$L__BB0_59;

	add.s32 	%r159, %r172, -1024;
	ld.shared.u32 	%r151, [%r159+1792];
	mul.wide.u32 	%rd31, %r179, 4;
	add.s64 	%rd32, %rd1, %rd31;
	st.global.u32 	[%rd32], %r151;

$L__BB0_59:
	add.s32 	%r181, %r181, 8;
	add.s32 	%r180, %r180, 8;
	add.s32 	%r179, %r179, %r49;
	add.s32 	%r178, %r178, %r49;
	add.s32 	%r177, %r177, %r49;
	add.s32 	%r176, %r176, 8;
	add.s32 	%r175, %r175, %r49;
	add.s32 	%r174, %r174, %r49;
	add.s32 	%r173, %r173, %r49;
	add.s32 	%r172, %r172, 2048;
	add.s32 	%r171, %r171, %r49;
	add.s32 	%r170, %r170, %r49;
	setp.lt.u32 	%p44, %r181, 64;
	@%p44 bra 	$L__BB0_35;

$L__BB0_60:
	ret;

}
	// .globl	_Z7nw_gpu3PhS_Pij
.visible .entry _Z7nw_gpu3PhS_Pij(
	.param .u64 _Z7nw_gpu3PhS_Pij_param_0,
	.param .u64 _Z7nw_gpu3PhS_Pij_param_1,
	.param .u64 _Z7nw_gpu3PhS_Pij_param_2,
	.param .u32 _Z7nw_gpu3PhS_Pij_param_3
)
{
	.local .align 8 .b8 	__local_depot1[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<21>;
	.reg .b32 	%r<107>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd12, [_Z7nw_gpu3PhS_Pij_param_0];
	ld.param.u64 	%rd13, [_Z7nw_gpu3PhS_Pij_param_1];
	ld.param.u64 	%rd14, [_Z7nw_gpu3PhS_Pij_param_2];
	ld.param.u32 	%r31, [_Z7nw_gpu3PhS_Pij_param_3];
	add.u64 	%rd15, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	add.s32 	%r1, %r31, 63;
	shr.u32 	%r104, %r1, 6;
	setp.eq.s32 	%p1, %r104, 0;
	@%p1 bra 	$L__BB1_17;

	add.s32 	%r33, %r104, -1;
	and.b32  	%r101, %r104, 3;
	setp.lt.u32 	%p2, %r33, 3;
	mov.u32 	%r100, 1;
	@%p2 bra 	$L__BB1_12;

	sub.s32 	%r98, %r104, %r101;
	mov.u32 	%r34, 1;
	mov.u64 	%rd16, $str;
	cvta.global.u64 	%rd17, %rd16;
	mov.u64 	%rd19, _Z14nw_gpu3_kernelPhS_Pijj;
	mov.u32 	%r97, %r34;

$L__BB1_3:
	st.local.u32 	[%rd1], %r97;
	mov.u32 	%r35, 0;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd15;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r36, [retval0+0];
	} // callseq 0
	mov.u32 	%r38, 64;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r97;
	st.param.b32 	[param1+4], %r34;
	st.param.b32 	[param1+8], %r34;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r38;
	st.param.b32 	[param2+4], %r34;
	st.param.b32 	[param2+8], %r34;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r35;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd2, [retval0+0];
	} // callseq 1
	setp.eq.s64 	%p3, %rd2, 0;
	@%p3 bra 	$L__BB1_5;

	mov.u64 	%rd20, 0;
	st.u64 	[%rd2], %rd12;
	st.u64 	[%rd2+8], %rd13;
	st.u64 	[%rd2+16], %rd14;
	st.u32 	[%rd2+24], %r31;
	mov.u32 	%r39, 1;
	st.u32 	[%rd2+28], %r39;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r40, [retval0+0];
	} // callseq 2

$L__BB1_5:
	add.s32 	%r7, %r97, 1;
	st.local.u32 	[%rd1], %r7;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd15;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r42, [retval0+0];
	} // callseq 3
	mov.u32 	%r43, 1;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r7;
	st.param.b32 	[param1+4], %r43;
	st.param.b32 	[param1+8], %r43;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r38;
	st.param.b32 	[param2+4], %r43;
	st.param.b32 	[param2+8], %r43;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r35;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd3, [retval0+0];
	} // callseq 4
	setp.eq.s64 	%p4, %rd3, 0;
	@%p4 bra 	$L__BB1_7;

	mov.u64 	%rd25, 0;
	st.u64 	[%rd3], %rd12;
	st.u64 	[%rd3+8], %rd13;
	st.u64 	[%rd3+16], %rd14;
	st.u32 	[%rd3+24], %r31;
	st.u32 	[%rd3+28], %r43;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd3;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd25;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r46, [retval0+0];
	} // callseq 5

$L__BB1_7:
	add.s32 	%r8, %r7, 1;
	st.local.u32 	[%rd1], %r8;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd15;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r48, [retval0+0];
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r8;
	st.param.b32 	[param1+4], %r43;
	st.param.b32 	[param1+8], %r43;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r38;
	st.param.b32 	[param2+4], %r43;
	st.param.b32 	[param2+8], %r43;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r35;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd4, [retval0+0];
	} // callseq 7
	setp.eq.s64 	%p5, %rd4, 0;
	@%p5 bra 	$L__BB1_9;

	mov.u64 	%rd30, 0;
	st.u64 	[%rd4], %rd12;
	st.u64 	[%rd4+8], %rd13;
	st.u64 	[%rd4+16], %rd14;
	st.u32 	[%rd4+24], %r31;
	st.u32 	[%rd4+28], %r43;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd30;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r52, [retval0+0];
	} // callseq 8

$L__BB1_9:
	add.s32 	%r9, %r8, 1;
	st.local.u32 	[%rd1], %r9;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd15;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r54, [retval0+0];
	} // callseq 9
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd19;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r9;
	st.param.b32 	[param1+4], %r43;
	st.param.b32 	[param1+8], %r43;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r38;
	st.param.b32 	[param2+4], %r43;
	st.param.b32 	[param2+8], %r43;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r35;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd5, [retval0+0];
	} // callseq 10
	setp.eq.s64 	%p6, %rd5, 0;
	@%p6 bra 	$L__BB1_11;

	mov.u64 	%rd35, 0;
	st.u64 	[%rd5], %rd12;
	st.u64 	[%rd5+8], %rd13;
	st.u64 	[%rd5+16], %rd14;
	st.u32 	[%rd5+24], %r31;
	st.u32 	[%rd5+28], %r43;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r58, [retval0+0];
	} // callseq 11

$L__BB1_11:
	add.s32 	%r100, %r97, 4;
	add.s32 	%r98, %r98, -4;
	setp.ne.s32 	%p7, %r98, 0;
	add.s32 	%r97, %r9, 1;
	@%p7 bra 	$L__BB1_3;

$L__BB1_12:
	setp.eq.s32 	%p8, %r101, 0;
	@%p8 bra 	$L__BB1_17;

	mov.u64 	%rd36, $str;
	cvta.global.u64 	%rd37, %rd36;
	mov.u32 	%r59, 0;
	mov.u32 	%r61, 1;
	mov.u64 	%rd39, _Z14nw_gpu3_kernelPhS_Pijj;
	mov.u64 	%rd40, 0;

$L__BB1_14:
	.pragma "nounroll";
	st.local.u32 	[%rd1], %r100;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd15;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r60, [retval0+0];
	} // callseq 12
	mov.u32 	%r62, 64;
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd39;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r100;
	st.param.b32 	[param1+4], %r61;
	st.param.b32 	[param1+8], %r61;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r62;
	st.param.b32 	[param2+4], %r61;
	st.param.b32 	[param2+8], %r61;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r59;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd6, [retval0+0];
	} // callseq 13
	setp.eq.s64 	%p9, %rd6, 0;
	@%p9 bra 	$L__BB1_16;

	st.u64 	[%rd6], %rd12;
	st.u64 	[%rd6+8], %rd13;
	st.u64 	[%rd6+16], %rd14;
	st.u32 	[%rd6+24], %r31;
	st.u32 	[%rd6+28], %r61;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd40;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r64, [retval0+0];
	} // callseq 14

$L__BB1_16:
	add.s32 	%r100, %r100, 1;
	add.s32 	%r101, %r101, -1;
	setp.ne.s32 	%p10, %r101, 0;
	@%p10 bra 	$L__BB1_14;

$L__BB1_17:
	setp.lt.u32 	%p11, %r1, 128;
	@%p11 bra 	$L__BB1_34;

	not.b32 	%r65, %r104;
	max.u32 	%r66, %r65, -3;
	add.s32 	%r18, %r66, %r104;
	add.s32 	%r67, %r18, 2;
	and.b32  	%r103, %r67, 3;
	setp.eq.s32 	%p12, %r103, 0;
	@%p12 bra 	$L__BB1_23;

	mov.u32 	%r68, 1;
	mov.u64 	%rd41, _Z14nw_gpu3_kernelPhS_Pijj;
	mov.u64 	%rd42, 0;

$L__BB1_20:
	.pragma "nounroll";
	add.s32 	%r104, %r104, -1;
	mov.u32 	%r69, 64;
	mov.u32 	%r70, 0;
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r104;
	st.param.b32 	[param1+4], %r68;
	st.param.b32 	[param1+8], %r68;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r69;
	st.param.b32 	[param2+4], %r68;
	st.param.b32 	[param2+8], %r68;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r70;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd7, [retval0+0];
	} // callseq 15
	setp.eq.s64 	%p13, %rd7, 0;
	@%p13 bra 	$L__BB1_22;

	st.u64 	[%rd7], %rd12;
	st.u64 	[%rd7+8], %rd13;
	st.u64 	[%rd7+16], %rd14;
	st.u32 	[%rd7+24], %r31;
	mov.u32 	%r71, 2;
	st.u32 	[%rd7+28], %r71;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd42;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r72, [retval0+0];
	} // callseq 16

$L__BB1_22:
	add.s32 	%r103, %r103, -1;
	setp.ne.s32 	%p14, %r103, 0;
	@%p14 bra 	$L__BB1_20;

$L__BB1_23:
	add.s32 	%r73, %r18, 1;
	setp.lt.u32 	%p15, %r73, 3;
	@%p15 bra 	$L__BB1_34;

	add.s32 	%r106, %r104, 4;
	add.s32 	%r105, %r104, -1;
	mov.u64 	%rd43, _Z14nw_gpu3_kernelPhS_Pijj;

$L__BB1_25:
	mov.u32 	%r74, 1;
	mov.u32 	%r75, 64;
	mov.u32 	%r76, 0;
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd43;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r105;
	st.param.b32 	[param1+4], %r74;
	st.param.b32 	[param1+8], %r74;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r75;
	st.param.b32 	[param2+4], %r74;
	st.param.b32 	[param2+8], %r74;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r76;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd8, [retval0+0];
	} // callseq 17
	setp.eq.s64 	%p16, %rd8, 0;
	@%p16 bra 	$L__BB1_27;

	mov.u64 	%rd44, 0;
	st.u64 	[%rd8], %rd12;
	st.u64 	[%rd8+8], %rd13;
	st.u64 	[%rd8+16], %rd14;
	st.u32 	[%rd8+24], %r31;
	mov.u32 	%r77, 2;
	st.u32 	[%rd8+28], %r77;
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd44;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r78, [retval0+0];
	} // callseq 18

$L__BB1_27:
	add.s32 	%r79, %r106, -6;
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd43;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r79;
	st.param.b32 	[param1+4], %r74;
	st.param.b32 	[param1+8], %r74;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r75;
	st.param.b32 	[param2+4], %r74;
	st.param.b32 	[param2+8], %r74;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r76;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd9, [retval0+0];
	} // callseq 19
	setp.eq.s64 	%p17, %rd9, 0;
	@%p17 bra 	$L__BB1_29;

	mov.u64 	%rd46, 0;
	st.u64 	[%rd9], %rd12;
	st.u64 	[%rd9+8], %rd13;
	st.u64 	[%rd9+16], %rd14;
	st.u32 	[%rd9+24], %r31;
	mov.u32 	%r83, 2;
	st.u32 	[%rd9+28], %r83;
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd9;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd46;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r84, [retval0+0];
	} // callseq 20

$L__BB1_29:
	add.s32 	%r85, %r106, -7;
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd43;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r85;
	st.param.b32 	[param1+4], %r74;
	st.param.b32 	[param1+8], %r74;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r75;
	st.param.b32 	[param2+4], %r74;
	st.param.b32 	[param2+8], %r74;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r76;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd10, [retval0+0];
	} // callseq 21
	setp.eq.s64 	%p18, %rd10, 0;
	@%p18 bra 	$L__BB1_31;

	mov.u64 	%rd48, 0;
	st.u64 	[%rd10], %rd12;
	st.u64 	[%rd10+8], %rd13;
	st.u64 	[%rd10+16], %rd14;
	st.u32 	[%rd10+24], %r31;
	mov.u32 	%r89, 2;
	st.u32 	[%rd10+28], %r89;
	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd48;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r90, [retval0+0];
	} // callseq 22

$L__BB1_31:
	add.s32 	%r91, %r106, -8;
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd43;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r91;
	st.param.b32 	[param1+4], %r74;
	st.param.b32 	[param1+8], %r74;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r75;
	st.param.b32 	[param2+4], %r74;
	st.param.b32 	[param2+8], %r74;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r76;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd11, [retval0+0];
	} // callseq 23
	setp.eq.s64 	%p19, %rd11, 0;
	@%p19 bra 	$L__BB1_33;

	mov.u64 	%rd50, 0;
	st.u64 	[%rd11], %rd12;
	st.u64 	[%rd11+8], %rd13;
	st.u64 	[%rd11+16], %rd14;
	st.u32 	[%rd11+24], %r31;
	mov.u32 	%r95, 2;
	st.u32 	[%rd11+28], %r95;
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd11;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd50;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r96, [retval0+0];
	} // callseq 24

$L__BB1_33:
	add.s32 	%r106, %r106, -4;
	add.s32 	%r105, %r105, -4;
	setp.gt.s32 	%p20, %r106, 5;
	@%p20 bra 	$L__BB1_25;

$L__BB1_34:
	ret;

}

