#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar  1 06:07:13 2024
# Process ID: 2782751
# Current directory: /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1
# Command line: vivado -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file: /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/fpga.vds
# Journal file: /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: synth_design -top fpga -part xcu250-figd2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2783086
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_addr with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_rd.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_rd.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_rd.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_rd.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_crossbar_wr with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_wr.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_reg_if_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_reg_if_rd.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axil_reg_if_wr with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_reg_if_wr.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:94]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:105]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_adapter.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_arb_mux.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_arb_mux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_arb_mux.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_demux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_demux.v:97]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_demux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_demux.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo_adapter.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo_adapter.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo_adapter.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo_adapter.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo_adapter.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo_adapter.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_adapter with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo_adapter.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_pipeline_fifo with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_op_mux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_op_mux.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_queue_manager.v:115]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_queue_manager.v:117]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_queue_manager.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_queue_manager.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_queue_manager with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_queue_manager.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_write.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_write.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in cpl_write with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_write.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/desc_fetch.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/desc_fetch.v:161]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/desc_fetch.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_fetch with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/desc_fetch.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in desc_op_mux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/desc_op_mux.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_sink with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:130]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:132]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:138]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_client_axis_source with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_source.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_desc_mux.v:110]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_desc_mux.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_desc_mux with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_desc_mux.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:179]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:180]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:181]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:183]
WARNING: [Synth 8-2507] parameter declaration becomes local in dma_if_pcie_rd with formal parameter declaration list [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:184]
INFO: [Common 17-14] Message 'Synth 8-2507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6901] identifier 'sys_reg_wr_ack_reg' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_if_ctrl.v:187]
WARNING: [Synth 8-6901] identifier 'sys_reg_rd_ack_reg' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_if_ctrl.v:188]
WARNING: [Synth 8-6901] identifier 'sys_reg_rd_data_reg' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_if_ctrl.v:188]
WARNING: [Synth 8-6901] identifier 'sys_reg_rd_ack_reg' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_if_ctrl.v:190]
WARNING: [Synth 8-6901] identifier 'src_mac0' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_if_ctrl.v:217]
WARNING: [Synth 8-6901] identifier 'src_mac1' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_if_ctrl.v:218]
WARNING: [Synth 8-6901] identifier 'DMA_CLIENT_LEN_WIDTH' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface_rx.v:215]
WARNING: [Synth 8-6901] identifier 'DMA_CLIENT_LEN_WIDTH' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface_tx.v:87]
WARNING: [Synth 8-6901] identifier 'DMA_CLIENT_LEN_WIDTH' is used before its declaration [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface_tx.v:188]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3058.672 ; gain = 270.688 ; free physical = 278199 ; free virtual = 367452
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:15]
	Parameter FPGA_ID bound to: 78999699 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070138 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1709273198 - type: integer 
	Parameter GIT_HASH bound to: -313907486 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 5 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter APP_ID bound to: 305397761 - type: integer 
	Parameter APP_ENABLE bound to: 1 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66643]
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (1#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:66643]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_BASE' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60483]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 128.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.206000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 27.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 11 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 15 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_BASE' (2#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:60483]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (4#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/sync_reset.v:35]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/debounce_switch.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (5#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/debounce_switch.v:34]
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/sync_signal.v:35]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (6#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/sync_signal.v:35]
INFO: [Synth 8-6157] synthesizing module 'sync_signal__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/sync_signal.v:35]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal__parameterized0' (6#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/sync_signal.v:35]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE3' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101165]
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE3' (7#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101165]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:614]
INFO: [Synth 8-6157] synthesizing module 'ICAPE3' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53513]
INFO: [Synth 8-6155] done synthesizing module 'ICAPE3' (8#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:53513]
INFO: [Synth 8-6157] synthesizing module 'axil_cdc' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axil_cdc_wr' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc_wr.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc_wr.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc_wr.v:194]
INFO: [Synth 8-6155] done synthesizing module 'axil_cdc_wr' (9#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc_wr.v:34]
INFO: [Synth 8-6157] synthesizing module 'axil_cdc_rd' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc_rd.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc_rd.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc_rd.v:174]
INFO: [Synth 8-6155] done synthesizing module 'axil_cdc_rd' (10#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc_rd.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axil_cdc' (11#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_cdc.v:34]
INFO: [Synth 8-6157] synthesizing module 'cms_wrapper' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/hdl/cms_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cms' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/synth/cms.v:13]
INFO: [Synth 8-6157] synthesizing module 'cms_cms_subsystem_0_0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2782751-gpu11/realtime/cms_cms_subsystem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cms_cms_subsystem_0_0' (12#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2782751-gpu11/realtime/cms_cms_subsystem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cms' (13#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/synth/cms.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cms_wrapper' (14#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/hdl/cms_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51849]
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (15#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2782751-gpu11/realtime/pcie4_uscale_plus_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0' (16#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2782751-gpu11/realtime/pcie4_uscale_plus_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_rq_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:949]
WARNING: [Synth 8-689] width (1) of port connection 's_axis_cc_tready' does not match port width (4) of module 'pcie4_uscale_plus_0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:970]
WARNING: [Synth 8-689] width (3) of port connection 'cfg_max_payload' does not match port width (2) of module 'pcie4_uscale_plus_0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:994]
WARNING: [Synth 8-7071] port 'cfg_bus_number' of module 'pcie4_uscale_plus_0' is unconnected for instance 'pcie4_uscale_plus_inst' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:937]
WARNING: [Synth 8-7023] instance 'pcie4_uscale_plus_inst' of module 'pcie4_uscale_plus_0' has 133 connections declared, but only 132 given [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:937]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4__parameterized0' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4__parameterized0' (16#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (17#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_wrapper' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_wrapper.v:15]
	Parameter DRP_CLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter TX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RX_SERDES_PIPELINE bound to: 0 - type: integer 
	Parameter RS_FEC_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_wrapper.v:568]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_wrapper.v:603]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_ch_wrapper' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:15]
	Parameter HAS_COMMON bound to: 1 - type: integer 
	Parameter QPLL0_PD bound to: 1'b0 
	Parameter QPLL1_PD bound to: 1'b1 
	Parameter GT_TX_PD bound to: 1'b0 
	Parameter GT_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_TX_POLARITY bound to: 1'b0 
	Parameter GT_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_TX_INHIBIT bound to: 1'b0 
	Parameter GT_TX_DIFFCTRL bound to: 5'b11000 
	Parameter GT_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_RX_PD bound to: 1'b0 
	Parameter GT_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_RX_LPM_EN bound to: 1'b1 
	Parameter GT_RX_POLARITY bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_full' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2782751-gpu11/realtime/cmac_gty_full_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_full' (18#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2782751-gpu11/realtime/cmac_gty_full_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_common_in' does not match port width (16) of module 'cmac_gty_full' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:928]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_in' does not match port width (10) of module 'cmac_gty_full' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:936]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:494]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:698]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:715]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:743]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:793]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_ch_wrapper' (19#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:15]
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_ch_wrapper__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:15]
	Parameter HAS_COMMON bound to: 0 - type: integer 
	Parameter GT_TX_PD bound to: 1'b0 
	Parameter GT_TX_QPLL_SEL bound to: 1'b0 
	Parameter GT_TX_POLARITY bound to: 1'b0 
	Parameter GT_TX_ELECIDLE bound to: 1'b0 
	Parameter GT_TX_INHIBIT bound to: 1'b0 
	Parameter GT_TX_DIFFCTRL bound to: 5'b11000 
	Parameter GT_TX_MAINCURSOR bound to: 7'b1000000 
	Parameter GT_TX_POSTCURSOR bound to: 5'b00000 
	Parameter GT_TX_PRECURSOR bound to: 5'b00000 
	Parameter GT_RX_PD bound to: 1'b0 
	Parameter GT_RX_QPLL_SEL bound to: 1'b0 
	Parameter GT_RX_LPM_EN bound to: 1'b1 
	Parameter GT_RX_POLARITY bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cmac_gty_channel' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2782751-gpu11/realtime/cmac_gty_channel_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_channel' (20#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/.Xil/Vivado-2782751-gpu11/realtime/cmac_gty_channel_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'drpaddr_in' does not match port width (10) of module 'cmac_gty_channel' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:1056]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:494]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:743]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:793]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_ch_wrapper__parameterized0' (20#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_ch_wrapper.v:15]
INFO: [Synth 8-6157] synthesizing module 'cmac_pad' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_pad.v:15]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_pad' (21#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_pad.v:15]
INFO: [Synth 8-6157] synthesizing module 'mac_ts_insert' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mac_ts_insert.v:15]
	Parameter PTP_TS_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter S_USER_WIDTH bound to: 1 - type: integer 
	Parameter M_USER_WIDTH bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac_ts_insert' (22#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mac_ts_insert.v:15]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus.v:56]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_wrapper' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:53]
	Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_LINE_RATE bound to: 25.781250 - type: double 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_GT_REF_CLK_FREQ bound to: 161.132812 - type: double 
	Parameter C_OPERATING_MODE bound to: 3 - type: string 
	Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string 
	Parameter C_GT_DRP_CLK bound to: 125 - type: string 
	Parameter C_USER_INTERFACE bound to: AXIS - type: string 
	Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer 
	Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer 
	Parameter C_RX_DELETE_FCS bound to: 1 - type: integer 
	Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer 
	Parameter C_RX_MAX_PACKET_LEN bound to: 15'b010010110000000 
	Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000 
	Parameter C_RX_CHECK_ACK bound to: 1 - type: integer 
	Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer 
	Parameter C_RX_CHECK_SFD bound to: 0 - type: integer 
	Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer 
	Parameter C_TX_IPG_VALUE bound to: 4'b1100 
	Parameter C_TX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer 
	Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer 
	Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer 
	Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y7 - type: string 
	Parameter C_LANE1_GT_LOC bound to: X1Y40 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X1Y41 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X1Y42 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X1Y43 - type: string 
	Parameter C_LANE5_GT_LOC bound to: NA - type: string 
	Parameter C_LANE6_GT_LOC bound to: NA - type: string 
	Parameter C_LANE7_GT_LOC bound to: NA - type: string 
	Parameter C_LANE8_GT_LOC bound to: NA - type: string 
	Parameter C_LANE9_GT_LOC bound to: NA - type: string 
	Parameter C_LANE10_GT_LOC bound to: NA - type: string 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 1 - type: integer 
	Parameter C_INS_LOSS_NYQ bound to: 12 - type: integer 
	Parameter C_RX_EQ_MODE bound to: AUTO - type: string 
	Parameter C_RX_GT_BUFFER bound to: 2 - type: integer 
	Parameter C_GT_RX_BUFFER_BYPASS bound to: 2 - type: integer 
	Parameter C_ENABLE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 1 - type: integer 
	Parameter C_PLL_TYPE bound to: QPLL0 - type: string 
	Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer 
	Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_tx_sync' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:1567]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_tx_sync' (23#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:1567]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_rx_64bit_sync' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:1608]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_rx_64bit_sync' (24#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:1608]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_rx_32bit_sync' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:1627]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_rx_32bit_sync' (25#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:1627]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_rx_16bit_sync' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_rx_16bit_sync' (26#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:1646]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_lbus2axis_segmented_top' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:54]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_fifo' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:565]
	Parameter DATA_WIDTH bound to: 136 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_fifo' (27#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:565]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_fifo__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:565]
	Parameter DATA_WIDTH bound to: 92 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_fifo__parameterized0' (27#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:565]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_fifo__parameterized1' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:565]
	Parameter DATA_WIDTH bound to: 56 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_fifo__parameterized1' (27#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:565]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_lbus2axis_segmented_corelogic' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:487]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_lbus2axis_segmented_corelogic' (28#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:487]
INFO: [Synth 8-226] default block is never used [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:250]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_lbus2axis_segmented_top' (29#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_lbus2axis_segmented_top.v:54]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_axis2lbus_segmented_top' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:54]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_axis2lbus_segmented_corelogic' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:181]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_axis2lbus_segmented_corelogic' (30#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:181]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_axis2lbus_segmented_top' (31#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus/example_design/cmac_usplus_axis2lbus_segmented_top.v:54]
INFO: [Synth 8-6157] synthesizing module 'CMACE4' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:2450]
INFO: [Synth 8-6155] done synthesizing module 'CMACE4' (32#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:2450]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_wrapper' (34#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus_v3_1_4/cmac_usplus_wrapper.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus' (35#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/cmac_usplus.v:56]
WARNING: [Synth 8-689] width (24) of port connection 'drp_addr' does not match port width (10) of module 'cmac_usplus' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_wrapper.v:1687]
INFO: [Synth 8-6155] done synthesizing module 'cmac_gty_wrapper' (36#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cmac_gty_wrapper.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga_core.v:15]
	Parameter FPGA_ID bound to: 78999699 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070138 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1709273198 - type: integer 
	Parameter GIT_HASH bound to: -313907486 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 1 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 5 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter APP_ID bound to: 305397761 - type: integer 
	Parameter APP_ENABLE bound to: 1 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_ETH_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rb_drp' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rb_drp.v:15]
	Parameter DRP_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter DRP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DRP_INFO bound to: 151192068 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 16'b0001000001100000 
	Parameter RB_NEXT_PTR bound to: 16'b0001000010000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rb_drp.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rb_drp.v:191]
INFO: [Synth 8-6155] done synthesizing module 'rb_drp' (37#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rb_drp.v:15]
INFO: [Synth 8-6157] synthesizing module 'rb_drp__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rb_drp.v:15]
	Parameter DRP_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter DRP_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DRP_INFO bound to: 151192068 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 16'b0001000010000000 
	Parameter RB_NEXT_PTR bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rb_drp.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rb_drp.v:191]
INFO: [Synth 8-6155] done synthesizing module 'rb_drp__parameterized0' (37#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rb_drp.v:15]
INFO: [Synth 8-6157] synthesizing module 'mqnic_port_map_mac_axis' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_port_map_mac_axis.v:15]
	Parameter MAC_COUNT bound to: 2 - type: integer 
	Parameter PORT_MASK bound to: 0 - type: integer 
	Parameter PORT_GROUP_SIZE bound to: 1 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mqnic_port_map_mac_axis' (38#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_port_map_mac_axis.v:15]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core_pcie_us' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core_pcie_us.v:15]
	Parameter FPGA_ID bound to: 78999699 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070138 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1709273198 - type: integer 
	Parameter GIT_HASH bound to: -313907486 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 1 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 5 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter APP_ID bound to: 305397761 - type: integer 
	Parameter APP_ENABLE bound to: 1 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter APP_GPIO_IN_WIDTH bound to: 32 - type: integer 
	Parameter APP_GPIO_OUT_WIDTH bound to: 32 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 1 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_ETH_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ETH_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_ETH_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_ETH_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_ETH_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_ETH_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_ETH_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter READ_EXT_TAG_ENABLE bound to: 1 - type: integer 
	Parameter READ_MAX_READ_REQ_SIZE bound to: 1 - type: integer 
	Parameter READ_MAX_PAYLOAD_SIZE bound to: 1 - type: integer 
	Parameter MSIX_ENABLE bound to: 1 - type: integer 
	Parameter MSI_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_us_cfg' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_cfg.v:34]
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter VF_OFFSET bound to: 4 - type: integer 
	Parameter PCIE_CAP_OFFSET bound to: 12'b000001110000 
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_cfg' (39#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_cfg.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_rc' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if_rc.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RC_USER_WIDTH bound to: 161 - type: integer 
	Parameter RC_STRADDLE bound to: 1'b1 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 4 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 4 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 4 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 2 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw' (40#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo' (41#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_rc' (42#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if_rc.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_rq' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if_rq.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_RQ_USER_WIDTH bound to: 137 - type: integer 
	Parameter RQ_STRADDLE bound to: 1'b1 
	Parameter RQ_SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter CTRL_OUT_EN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized0' (42#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_rq' (43#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if_rq.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_cq' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if_cq.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CQ_USER_WIDTH bound to: 183 - type: integer 
	Parameter CQ_STRADDLE bound to: 1'b1 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized1' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_SEL_WIDTH bound to: 1 - type: integer 
	Parameter WATERMARK bound to: 256 - type: integer 
	Parameter CTRL_OUT_EN bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized1' (43#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo__parameterized0' (43#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_cq' (44#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if_cq.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_us_if_cc' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if_cc.v:34]
	Parameter AXIS_PCIE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_PCIE_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_PCIE_CC_USER_WIDTH bound to: 81 - type: integer 
	Parameter CC_STRADDLE bound to: 1'b1 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_fifo_raw__parameterized2' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 1 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 2 - type: integer 
	Parameter CTRL_OUT_EN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_fifo_raw__parameterized2' (44#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_fifo_raw.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if_cc' (45#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if_cc.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_us_if' (46#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_us_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core_pcie' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core_pcie.v:15]
	Parameter FPGA_ID bound to: 78999699 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070138 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1709273198 - type: integer 
	Parameter GIT_HASH bound to: -313907486 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 1 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 5 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 1 - type: integer 
	Parameter HBM_CH bound to: 1 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 0 - type: integer 
	Parameter APP_ID bound to: 305397761 - type: integer 
	Parameter APP_ENABLE bound to: 1 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter PF_COUNT bound to: 1 - type: integer 
	Parameter VF_COUNT bound to: 0 - type: integer 
	Parameter F_COUNT bound to: 1 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_TX_LIMIT bound to: 32 - type: integer 
	Parameter PCIE_DMA_READ_CPLH_FC_LIMIT bound to: 256 - type: integer 
	Parameter PCIE_DMA_READ_CPLD_FC_LIMIT bound to: 1792 - type: integer 
	Parameter PCIE_DMA_WRITE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter PCIE_DMA_WRITE_TX_LIMIT bound to: 32 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_DMA_ENABLE bound to: 1 - type: integer 
	Parameter STAT_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_demux_bar' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_demux_bar.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter FIFO_ENABLE bound to: 0 - type: integer 
	Parameter BAR_BASE bound to: 0 - type: integer 
	Parameter BAR_STRIDE bound to: 2 - type: integer 
	Parameter BAR_IDS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_demux' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_demux.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter SEQ_NUM_WIDTH bound to: 6 - type: integer 
	Parameter IN_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter OUT_TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_WATERMARK bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_demux' (47#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_demux.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_demux_bar' (48#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_demux_bar.v:34]
WARNING: [Synth 8-7071] port 'in_tlp_seq' of module 'pcie_tlp_demux_bar' is unconnected for instance 'pcie_tlp_demux_inst' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core_pcie.v:715]
WARNING: [Synth 8-7071] port 'out_tlp_seq' of module 'pcie_tlp_demux_bar' is unconnected for instance 'pcie_tlp_demux_inst' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core_pcie.v:715]
WARNING: [Synth 8-7023] instance 'pcie_tlp_demux_inst' of module 'pcie_tlp_demux_bar' has 27 connections declared, but only 25 given [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core_pcie.v:715]
INFO: [Synth 8-6157] synthesizing module 'pcie_tlp_mux' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_mux.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie_tlp_mux' (49#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_tlp_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_axil_master' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_axil_master.v:34]
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_axil_master.v:428]
INFO: [Synth 8-6155] done synthesizing module 'pcie_axil_master' (50#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_axil_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_pcie_if' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_pcie_if.v:34]
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_pcie_tlp' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_pcie_tlp.v:34]
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_pcie_tlp.v:151]
INFO: [Synth 8-6155] done synthesizing module 'stats_pcie_tlp' (51#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_pcie_tlp.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_collect' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_collect.v:34]
	Parameter COUNT bound to: 32 - type: integer 
	Parameter INC_WIDTH bound to: 11 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_collect.v:154]
INFO: [Synth 8-6155] done synthesizing module 'stats_collect' (52#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_collect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stats_pcie_if' (53#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_pcie_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_if_pcie' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_if_pcie.v:34]
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency' (54#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter LEN_WIDTH bound to: 13 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized0' (54#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized1' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized1' (54#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_dma_latency__parameterized2' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_latency.v:34]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter LEN_WIDTH bound to: 13 - type: integer 
	Parameter STATUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_latency__parameterized2' (54#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_latency.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_collect__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_collect.v:34]
	Parameter COUNT bound to: 32 - type: integer 
	Parameter INC_WIDTH bound to: 16 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 5 - type: integer 
	Parameter UPDATE_PERIOD bound to: 1024 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_collect.v:154]
INFO: [Synth 8-6155] done synthesizing module 'stats_collect__parameterized0' (54#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_collect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'stats_dma_if_pcie' (55#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_dma_if_pcie.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter S_ID_WIDTH bound to: 12 - type: integer 
	Parameter M_ID_WIDTH bound to: 12 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/arbiter.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (56#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (57#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux' (58#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie.v:34]
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter READ_OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter READ_TX_LIMIT bound to: 32 - type: integer 
	Parameter READ_CPLH_FC_LIMIT bound to: 256 - type: integer 
	Parameter READ_CPLD_FC_LIMIT bound to: 1792 - type: integer 
	Parameter WRITE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter WRITE_TX_LIMIT bound to: 32 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_rd' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:34]
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter PCIE_TAG_COUNT bound to: 256 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 256 - type: integer 
	Parameter TX_LIMIT bound to: 32 - type: integer 
	Parameter CPLH_FC_LIMIT bound to: 256 - type: integer 
	Parameter CPLD_FC_LIMIT bound to: 1792 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
	Parameter CHECK_BUS_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:995]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_rd' (59#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_pcie_wr' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:34]
	Parameter TLP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TLP_STRB_WIDTH bound to: 16 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_SEG_COUNT bound to: 1 - type: integer 
	Parameter TX_SEQ_NUM_COUNT bound to: 2 - type: integer 
	Parameter TX_SEQ_NUM_WIDTH bound to: 5 - type: integer 
	Parameter TX_SEQ_NUM_ENABLE bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PCIE_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 16 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_LIMIT bound to: 32 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie_wr' (60#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_pcie' (61#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_pcie.v:34]
INFO: [Synth 8-6157] synthesizing module 'pcie_msix' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_msix.v:34]
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter TLP_HDR_WIDTH bound to: 128 - type: integer 
	Parameter TLP_FORCE_64_BIT_ADDR bound to: 1 - type: integer 
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "pba_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'pcie_msix' (62#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pcie_msix.v:34]
INFO: [Synth 8-6157] synthesizing module 'pulse_merge' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pulse_merge.v:34]
	Parameter INPUT_WIDTH bound to: 3 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_merge' (63#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/pulse_merge.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_core' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:15]
	Parameter FPGA_ID bound to: 78999699 - type: integer 
	Parameter FW_ID bound to: 0 - type: integer 
	Parameter FW_VER bound to: 256 - type: integer 
	Parameter BOARD_ID bound to: 284070138 - type: integer 
	Parameter BOARD_VER bound to: 16777216 - type: integer 
	Parameter BUILD_DATE bound to: 1709273198 - type: integer 
	Parameter GIT_HASH bound to: -313907486 - type: integer 
	Parameter RELEASE_INFO bound to: 0 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PTP_SEPARATE_TX_CLOCK bound to: 0 - type: integer 
	Parameter PTP_SEPARATE_RX_CLOCK bound to: 1 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 5 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 1 - type: integer 
	Parameter HBM_CH bound to: 1 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 0 - type: integer 
	Parameter APP_ID bound to: 305397761 - type: integer 
	Parameter APP_ENABLE bound to: 1 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 16 - type: integer 
	Parameter IF_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter MSIX_ENABLE bound to: 1 - type: integer 
	Parameter AXIL_MSIX_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_IF_CTRL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_CSR_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_CSR_PASSTHROUGH_ENABLE bound to: 0 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter S_ID_WIDTH bound to: 12 - type: integer 
	Parameter M_ID_WIDTH bound to: 12 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized0' (63#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter__parameterized0' (63#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux__parameterized0' (63#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'stats_counter' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_counter.v:34]
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
	Parameter STAT_COUNT_WIDTH bound to: 64 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stats_counter' (64#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/stats_counter.v:34]
WARNING: [Synth 8-689] width (18) of port connection 's_axil_awaddr' does not match port width (16) of module 'stats_counter' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:1400]
WARNING: [Synth 8-689] width (18) of port connection 's_axil_araddr' does not match port width (16) of module 'stats_counter' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:1411]
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_mux.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 13 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux_rd' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 13 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_if_desc_mux' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_desc_mux.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter EXTEND_RAM_SEL bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 13 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_if_desc_mux' (65#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_desc_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_ram_demux_wr' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_ram_demux_wr.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6090] variable 'genblk1[0].fifo_rd_ptr_reg' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_ram_demux_wr.v:320]
WARNING: [Synth 8-6090] variable 'genblk1[1].fifo_rd_ptr_reg' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_ram_demux_wr.v:320]
INFO: [Synth 8-6155] done synthesizing module 'dma_ram_demux_wr' (66#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_ram_demux_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux_rd' (67#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_mux_rd.v:34]
INFO: [Synth 8-6157] synthesizing module 'dma_if_mux_wr' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 13 - type: integer 
	Parameter M_TAG_WIDTH bound to: 15 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dma_ram_demux_rd' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_ram_demux_rd.v:34]
	Parameter PORTS bound to: 3 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_ram_demux_rd' (68#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_ram_demux_rd.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux_wr' (69#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_mux_wr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dma_if_mux' (70#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_if_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_arb_mux__parameterized1' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_arb_mux__parameterized1' (70#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ptp_clock_cdc' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:34]
	Parameter TS_WIDTH bound to: 96 - type: integer 
	Parameter NS_WIDTH bound to: 6 - type: integer 
	Parameter FNS_WIDTH bound to: 16 - type: integer 
	Parameter USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ptp_clock_cdc' (71#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/rtl/ptp_clock_cdc.v:34]
INFO: [Synth 8-6157] synthesizing module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:15]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SCHEDULERS bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter EVENT_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_QUEUE_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter CQ_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter EQN_WIDTH bound to: 6 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter EQ_PIPELINE bound to: 3 - type: integer 
	Parameter TX_QUEUE_PIPELINE bound to: 4 - type: integer 
	Parameter RX_QUEUE_PIPELINE bound to: 3 - type: integer 
	Parameter CQ_PIPELINE bound to: 5 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter TX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter TX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter RX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter RX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter TX_SCHEDULER_OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter TX_SCHEDULER_PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_IF_ENABLE bound to: 1'b1 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 23 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_IF_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_TX_ID_WIDTH bound to: 13 - type: integer 
	Parameter AXIS_IF_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_IF_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_IF_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_IF_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_IF_RX_USER_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mqnic_tx_scheduler_block' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_tx_scheduler_block_rr.v:15]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter INDEX bound to: 0 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 270336 - type: integer 
	Parameter RB_NEXT_PTR bound to: 0 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_OFFSET bound to: 4194304 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter PIPELINE bound to: 4 - type: integer 
	Parameter TDMA_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tx_scheduler_rr' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/tx_scheduler_rr.v:15]
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter PIPELINE bound to: 4 - type: integer 
	Parameter SCHED_CTRL_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (72#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (72#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_fifo.v:34]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder__parameterized1' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder__parameterized1' (72#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/priority_encoder.v:34]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "op_table_doorbell_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'tx_scheduler_rr' (73#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/tx_scheduler_rr.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_tx_scheduler_block' (74#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_tx_scheduler_block_rr.v:15]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'mqnic_tx_scheduler_block' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:2244]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'mqnic_tx_scheduler_block' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:2255]
INFO: [Synth 8-6157] synthesizing module 'mqnic_port' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_port.v:15]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 266240 - type: integer 
	Parameter RB_NEXT_PTR bound to: 270336 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_ENABLE bound to: 1 - type: integer 
	Parameter TX_CPL_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_TX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_TX_TS_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (75#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 16 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_fifo' (76#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:34]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_pipeline_fifo__parameterized0' (76#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_pipeline_fifo.v:34]
	Parameter DEPTH bound to: 9214 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter DEPTH bound to: 9214 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (76#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (77#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mqnic_l2_egress' (78#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_l2_egress.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mqnic_port_tx' (79#1) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_port_tx.v:15]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 1'b0 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 1'b0 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_RX_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_RX_FIFO_PIPELINE bound to: 4 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_USE_READY bound to: 0 - type: integer 
	Parameter DEPTH bound to: 9214 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1'b1 
	Parameter DEPTH bound to: 9214 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (18) of module 'axil_reg_if' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:957]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (18) of module 'axil_reg_if' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:968]
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT_READ bound to: 8'b11111111 
	Parameter M_CONNECT_WRITE bound to: 8'b11111111 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_ISSUE bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter S_AW_REG_TYPE bound to: 2'b00 
	Parameter S_W_REG_TYPE bound to: 2'b00 
	Parameter S_B_REG_TYPE bound to: 2'b01 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 18 -- 0-3ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 40000 / 18 -- 40000-7ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 80000 / 18 -- 80000-bffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 3 (0): c0000 / 18 -- c0000-fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 4 (0): 100000 / 20 -- 100000-1fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 5 (0): 200000 / 20 -- 200000-2fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 6 (0): 300000 / 20 -- 300000-3fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 7 (0): 400000 / 20 -- 400000-4fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b00 
	Parameter W_REG_TYPE bound to: 2'b00 
	Parameter B_REG_TYPE bound to: 2'b01 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b01 
	Parameter W_REG_TYPE bound to: 2'b10 
	Parameter B_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 16 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_ISSUE bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter S_AR_REG_TYPE bound to: 2'b00 
	Parameter S_R_REG_TYPE bound to: 2'b10 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 1 - type: integer 
	Parameter M_COUNT bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 256'b0000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010 
	Parameter M_CONNECT bound to: 8'b11111111 
	Parameter M_SECURE bound to: 8'b00000000 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 18 -- 0-3ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 40000 / 18 -- 40000-7ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 80000 / 18 -- 80000-bffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 3 (0): c0000 / 18 -- c0000-fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 4 (0): 100000 / 20 -- 100000-1fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 5 (0): 200000 / 20 -- 200000-2fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 6 (0): 300000 / 20 -- 300000-3fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 7 (0): 400000 / 20 -- 400000-4fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b00 
	Parameter R_REG_TYPE bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 23 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b01 
	Parameter R_REG_TYPE bound to: 2'b00 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 12 - type: integer 
	Parameter M_TAG_WIDTH bound to: 13 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter EXTEND_RAM_SEL bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 12 - type: integer 
	Parameter M_TAG_WIDTH bound to: 13 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 0 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (4) of port connection 's_axis_write_desc_ram_sel' does not match port width (2) of module 'dma_if_mux_wr__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1283]
WARNING: [Synth 8-689] width (4) of port connection 'ram_rd_cmd_sel' does not match port width (2) of module 'dma_if_mux_wr__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1313]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter EVENT_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-251] Error: Invalid command 0xxxxxxxxx for queue x (instance ) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_queue_manager.v:573]
WARNING: [Synth 8-689] width (14) of port connection 's_axis_enqueue_req_queue' does not match port width (6) of module 'cpl_queue_manager' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1345]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (18) of module 'cpl_queue_manager' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1383]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (18) of module 'cpl_queue_manager' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1394]
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 12 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-689] width (14) of port connection 's_axis_req_queue' does not match port width (6) of module 'cpl_write' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1436]
WARNING: [Synth 8-689] width (5) of port connection 'm_axis_req_status_tag' does not match port width (7) of module 'cpl_write' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1445]
WARNING: [Synth 8-689] width (14) of port connection 'm_axis_cpl_enqueue_req_queue' does not match port width (6) of module 'cpl_write' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1453]
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 14 - type: integer 
	Parameter EVENT_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter PIPELINE bound to: 5 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-251] Error: Invalid command 0xxxxxxxxx for queue x (instance ) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/cpl_queue_manager.v:573]
WARNING: [Synth 8-689] width (16) of port connection 'm_axis_event_source' does not match port width (14) of module 'cpl_queue_manager__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1612]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'cpl_queue_manager__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1619]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'cpl_queue_manager__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1630]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 14 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 12 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 7 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 14 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter CPL_INDEX_WIDTH bound to: 14 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PIPELINE bound to: 4 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-251] Error: Invalid command 0xxxxxxxxx for queue x (instance ) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/queue_manager.v:534]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/queue_manager.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/queue_manager.v:545]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'queue_manager' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1857]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'queue_manager' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1868]
WARNING: [Synth 8-7071] port 'm_axis_dequeue_resp_phase' of module 'queue_manager' is unconnected for instance 'tx_qm_inst' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1814]
WARNING: [Synth 8-7023] instance 'tx_qm_inst' of module 'queue_manager' has 43 connections declared, but only 42 given [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1814]
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter OP_TABLE_SIZE bound to: 32 - type: integer 
	Parameter OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter CPL_INDEX_WIDTH bound to: 14 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter PIPELINE bound to: 3 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-251] Error: Invalid command 0xxxxxxxxx for queue x (instance ) [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/queue_manager.v:534]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/queue_manager.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/queue_manager.v:545]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_dequeue_req_queue' does not match port width (8) of module 'queue_manager__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1906]
WARNING: [Synth 8-689] width (13) of port connection 'm_axis_dequeue_resp_queue' does not match port width (8) of module 'queue_manager__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1914]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (20) of module 'queue_manager__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1942]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (20) of module 'queue_manager__parameterized0' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1953]
WARNING: [Synth 8-7071] port 'm_axis_dequeue_resp_phase' of module 'queue_manager' is unconnected for instance 'rx_qm_inst' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1899]
WARNING: [Synth 8-7023] instance 'rx_qm_inst' of module 'queue_manager' has 43 connections declared, but only 42 given [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:1899]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 14 - type: integer 
	Parameter S_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter M_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SELECT_WIDTH bound to: 1 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_REQ_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_OP_TAG_WIDTH bound to: 6 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter CPL_QUEUE_INDEX_WIDTH bound to: 14 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter SIZE bound to: 4096 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter TX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter TX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter TX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter TX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_ID_WIDTH bound to: 13 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter KEEP_WIDTH bound to: 16 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter TX_BUFFER_SIZE bound to: 131072 - type: integer 
	Parameter TX_BUFFER_STEP_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_TX_ID_WIDTH bound to: 13 - type: integer 
	Parameter AXIS_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter SIZE bound to: 131072 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PIPELINE bound to: 2 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 13 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
	Parameter TX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 13 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 17 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter USE_INIT_VALUE bound to: 0 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 9214 - type: integer 
	Parameter CHECKSUM_FIFO_DEPTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 9214 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 25 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 13 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter LOG_QUEUE_SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LOG_BLOCK_SIZE_WIDTH bound to: 2 - type: integer 
	Parameter RX_MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter RX_DESC_FIFO_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter RX_DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter RX_INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter RX_RAM_SIZE bound to: 131072 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 262400 - type: integer 
	Parameter RB_NEXT_PTR bound to: 266240 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 524288 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_CLIENT_LEN_WIDTH bound to: 16 - type: integer 
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DESC_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter CPL_REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter DMA_CLIENT_TAG_WIDTH bound to: 5 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter QUEUE_PTR_WIDTH bound to: 16 - type: integer 
	Parameter CQN_WIDTH bound to: 14 - type: integer 
	Parameter DESC_TABLE_SIZE bound to: 32 - type: integer 
	Parameter DESC_TABLE_DMA_OP_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter RX_BUFFER_SIZE bound to: 131072 - type: integer 
	Parameter RX_BUFFER_STEP_SIZE bound to: 128 - type: integer 
	Parameter DESC_SIZE bound to: 16 - type: integer 
	Parameter CPL_SIZE bound to: 32 - type: integer 
	Parameter MAX_DESC_REQ bound to: 16 - type: integer 
	Parameter AXIS_DESC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter AXIS_DESC_KEEP_WIDTH bound to: 16 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 262400 - type: integer 
	Parameter RB_NEXT_PTR bound to: 266240 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 524288 - type: integer 
	Parameter AXIS_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter INDIR_TBL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter HASH_WIDTH bound to: 32 - type: integer 
	Parameter TAG_WIDTH bound to: 6 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 262400 - type: integer 
	Parameter RB_NEXT_PTR bound to: 266240 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_BASE_ADDR bound to: 524288 - type: integer 
WARNING: [Synth 8-689] width (97) of port connection 'req_hash' does not match port width (32) of module 'mqnic_rx_queue_map' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/rx_engine.v:557]
WARNING: [Synth 8-689] width (13) of port connection 'm_axis_desc_req_queue' does not match port width (8) of module 'rx_engine' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface_rx.v:432]
WARNING: [Synth 8-689] width (13) of port connection 's_axis_desc_req_status_queue' does not match port width (8) of module 'rx_engine' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface_rx.v:440]
	Parameter REQ_TAG_WIDTH bound to: 5 - type: integer 
	Parameter RX_QUEUE_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter RX_HASH_ENABLE bound to: 0 - type: integer 
	Parameter RX_CHECKSUM_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 9 - type: integer 
	Parameter S_AXIS_USER_WIDTH bound to: 97 - type: integer 
	Parameter M_AXIS_USER_WIDTH bound to: 97 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 97 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_client_axis_sink.v:314]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_awaddr' does not match port width (18) of module 'mqnic_interface_rx' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:2661]
WARNING: [Synth 8-689] width (23) of port connection 's_axil_araddr' does not match port width (18) of module 'mqnic_interface_rx' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_interface.v:2672]
	Parameter FIFO_DEPTH bound to: 32768 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter M_DEST_WIDTH bound to: 4 - type: integer 
	Parameter S_DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 13 - type: integer 
	Parameter DEST_ENABLE bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 4 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 17 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 131072 - type: integer 
	Parameter PORTS bound to: 1 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter M_ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter DEPTH bound to: 131072 - type: integer 
	Parameter S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b1 
	Parameter S_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter M_DATA_WIDTH bound to: 512 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b1 
	Parameter M_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter DEPTH bound to: 131072 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b1 
	Parameter KEEP_WIDTH bound to: 64 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 9 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 97 - type: integer 
	Parameter RAM_PIPELINE bound to: 4 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:3208]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (23) of module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:3219]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:3231]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_araddr' does not match port width (23) of module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:3242]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:3208]
WARNING: [Synth 8-689] width (24) of port connection 's_axil_araddr' does not match port width (23) of module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:3219]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_awaddr' does not match port width (23) of module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:3231]
WARNING: [Synth 8-689] width (18) of port connection 'm_axil_csr_araddr' does not match port width (23) of module 'mqnic_interface' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:3242]
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter SCHED_PER_IF bound to: 1 - type: integer 
	Parameter PORT_COUNT bound to: 2 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PTP_PORT_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter MAX_TX_SIZE bound to: 9214 - type: integer 
	Parameter MAX_RX_SIZE bound to: 9214 - type: integer 
	Parameter DDR_CH bound to: 4 - type: integer 
	Parameter DDR_ENABLE bound to: 0 - type: integer 
	Parameter DDR_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_DDR_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI_DDR_ADDR_WIDTH bound to: 34 - type: integer 
	Parameter AXI_DDR_STRB_WIDTH bound to: 64 - type: integer 
	Parameter AXI_DDR_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_DDR_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_DDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_DDR_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_DDR_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_DDR_WRAP_BURST bound to: 1 - type: integer 
	Parameter HBM_CH bound to: 1 - type: integer 
	Parameter HBM_ENABLE bound to: 0 - type: integer 
	Parameter HBM_GROUP_SIZE bound to: 1 - type: integer 
	Parameter AXI_HBM_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI_HBM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_STRB_WIDTH bound to: 32 - type: integer 
	Parameter AXI_HBM_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXI_HBM_AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_WUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_BUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_RUSER_ENABLE bound to: 0 - type: integer 
	Parameter AXI_HBM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_HBM_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter AXI_HBM_NARROW_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_FIXED_BURST bound to: 0 - type: integer 
	Parameter AXI_HBM_WRAP_BURST bound to: 0 - type: integer 
	Parameter APP_ID bound to: 305397761 - type: integer 
	Parameter APP_CTRL_ENABLE bound to: 1 - type: integer 
	Parameter APP_DMA_ENABLE bound to: 1 - type: integer 
	Parameter APP_AXIS_DIRECT_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter APP_AXIS_IF_ENABLE bound to: 1 - type: integer 
	Parameter APP_STAT_ENABLE bound to: 1'b1 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DMA_IMM_ENABLE bound to: 0 - type: integer 
	Parameter DMA_IMM_WIDTH bound to: 32 - type: integer 
	Parameter DMA_LEN_WIDTH bound to: 16 - type: integer 
	Parameter DMA_TAG_WIDTH bound to: 13 - type: integer 
	Parameter RAM_SEL_WIDTH bound to: 1 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter RAM_SEG_COUNT bound to: 2 - type: integer 
	Parameter RAM_SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RAM_SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter RAM_SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter RAM_PIPELINE bound to: 2 - type: integer 
	Parameter AXIL_APP_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_APP_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_APP_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIL_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_CTRL_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter AXIL_CTRL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_RX_USE_READY bound to: 0 - type: integer 
	Parameter AXIS_SYNC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_SYNC_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_SYNC_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_SYNC_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_IF_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_TX_ID_WIDTH bound to: 13 - type: integer 
	Parameter AXIS_IF_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_IF_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_IF_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_IF_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter AXIS_IF_RX_USER_WIDTH bound to: 97 - type: integer 
	Parameter STAT_ENABLE bound to: 1 - type: integer 
	Parameter STAT_INC_WIDTH bound to: 24 - type: integer 
	Parameter STAT_ID_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter CONFIG_RAM_AWIDTH bound to: 4 - type: integer 
	Parameter CONFIG_RAM_DWIDTH bound to: 512 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter TIMEOUT bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter OUT_DELAY bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter OUT_DELAY bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'rx_config_ram_ren' does not match port width (1) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:680]
WARNING: [Synth 8-689] width (2) of port connection 'rx_config_ram_wen' does not match port width (1) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:681]
WARNING: [Synth 8-689] width (8) of port connection 'rx_config_ram_raddr' does not match port width (4) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:682]
WARNING: [Synth 8-689] width (1024) of port connection 'rx_config_ram_rdata' does not match port width (512) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:683]
WARNING: [Synth 8-689] width (1024) of port connection 'rx_config_ram_wdata' does not match port width (512) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:684]
WARNING: [Synth 8-689] width (2) of port connection 'tx_config_ram_ren' does not match port width (1) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:685]
WARNING: [Synth 8-689] width (2) of port connection 'tx_config_ram_wen' does not match port width (1) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:686]
WARNING: [Synth 8-689] width (8) of port connection 'tx_config_ram_raddr' does not match port width (4) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:687]
WARNING: [Synth 8-689] width (1024) of port connection 'tx_config_ram_rdata' does not match port width (512) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:688]
WARNING: [Synth 8-689] width (1024) of port connection 'tx_config_ram_wdata' does not match port width (512) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:689]
WARNING: [Synth 8-689] width (16) of port connection 'reg_wr_addr' does not match port width (24) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:691]
WARNING: [Synth 8-689] width (16) of port connection 'reg_rd_addr' does not match port width (24) of module 'mqnic_app_if_ctrl' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:697]
	Parameter IF_COUNT bound to: 2 - type: integer 
	Parameter PORTS_PER_IF bound to: 1 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 1 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter TX_TAG_WIDTH bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXIS_IF_KEEP_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_IF_TX_ID_WIDTH bound to: 13 - type: integer 
	Parameter AXIS_IF_RX_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXIS_IF_TX_DEST_WIDTH bound to: 4 - type: integer 
	Parameter AXIS_IF_RX_DEST_WIDTH bound to: 9 - type: integer 
	Parameter AXIS_IF_TX_USER_WIDTH bound to: 17 - type: integer 
	Parameter CONFIG_RAM_AWIDTH bound to: 4 - type: integer 
	Parameter CONFIG_RAM_DWIDTH bound to: 512 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (194) of port connection 's_axis_if_rx_tuser' does not match port width (192) of module 'mqnic_app_if_data_proc_v1' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:862]
WARNING: [Synth 8-689] width (242) of port connection 'm_axis_if_rx_tuser' does not match port width (192) of module 'mqnic_app_if_data_proc_v1' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_app_block.v:870]
WARNING: [Synth 8-689] width (194) of port connection 'm_axis_if_rx_tuser' does not match port width (242) of module 'mqnic_app_block' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core.v:4019]
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 256 - type: integer 
	Parameter RB_NEXT_PTR bound to: 512 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter PTP_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter PTP_CLOCK_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_CLOCK_CDC_PIPELINE bound to: 0 - type: integer 
	Parameter PTP_USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PTP_PEROUT_ENABLE bound to: 0 - type: integer 
	Parameter PTP_PEROUT_COUNT bound to: 1 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 256 - type: integer 
	Parameter RB_NEXT_PTR bound to: 512 - type: integer 
	Parameter PERIOD_NS_WIDTH bound to: 5 - type: integer 
	Parameter OFFSET_NS_WIDTH bound to: 30 - type: integer 
	Parameter FNS_WIDTH bound to: 32 - type: integer 
	Parameter PERIOD_NS bound to: 6 - type: integer 
	Parameter PERIOD_FNS bound to: 64'b0000000000000000000000000000000000110100110000000110001101001100 
	Parameter DRIFT_ENABLE bound to: 0 - type: integer 
	Parameter DRIFT_NS bound to: 0 - type: integer 
	Parameter DRIFT_FNS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter DRIFT_RATE bound to: 165 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 0 - type: integer 
WARNING: [Synth 8-7071] port 'input_adj_active' of module 'ptp_clock' is unconnected for instance 'ptp_clock_inst' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_ptp_clock.v:257]
WARNING: [Synth 8-7023] instance 'ptp_clock_inst' of module 'ptp_clock' has 22 connections declared, but only 21 given [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_ptp_clock.v:257]
	Parameter TS_WIDTH bound to: 96 - type: integer 
	Parameter NS_WIDTH bound to: 5 - type: integer 
	Parameter FNS_WIDTH bound to: 16 - type: integer 
	Parameter USE_SAMPLE_CLOCK bound to: 1 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter CLK_PERIOD_NS_NUM bound to: 4 - type: integer 
	Parameter CLK_PERIOD_NS_DENOM bound to: 1 - type: integer 
	Parameter REF_CLK_PERIOD_NS_NUM bound to: 1024 - type: integer 
	Parameter REF_CLK_PERIOD_NS_DENOM bound to: 165 - type: integer 
	Parameter CH_CNT bound to: 4 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_STRB_WIDTH bound to: 4 - type: integer 
	Parameter RB_BASE_ADDR bound to: 512 - type: integer 
	Parameter RB_NEXT_PTR bound to: 16'b0001000000000000 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT_READ bound to: 4'b1111 
	Parameter M_CONNECT_WRITE bound to: 4'b1111 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 4'b1111 
	Parameter M_ISSUE bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 2'b00 
	Parameter S_AW_REG_TYPE bound to: 4'b0000 
	Parameter S_W_REG_TYPE bound to: 4'b0000 
	Parameter S_B_REG_TYPE bound to: 4'b0101 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 23 -- 0-7fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 800000 / 23 -- 800000-ffffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b00 
	Parameter W_REG_TYPE bound to: 2'b00 
	Parameter B_REG_TYPE bound to: 2'b01 
	Parameter S bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 23 -- 0-7fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 800000 / 23 -- 800000-ffffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b01 
	Parameter W_REG_TYPE bound to: 2'b10 
	Parameter B_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 4'b1111 
	Parameter M_ISSUE bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 2'b00 
	Parameter S_AR_REG_TYPE bound to: 4'b0000 
	Parameter S_R_REG_TYPE bound to: 4'b1010 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 23 -- 0-7fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 800000 / 23 -- 800000-ffffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b00 
	Parameter R_REG_TYPE bound to: 2'b10 
	Parameter S bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001011100000000000000000000000000010111 
	Parameter M_CONNECT bound to: 4'b1111 
	Parameter M_SECURE bound to: 2'b00 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 23 -- 0-7fffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 800000 / 23 -- 800000-ffffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 24 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b01 
	Parameter R_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT_READ bound to: 6'b111111 
	Parameter M_CONNECT_WRITE bound to: 6'b111111 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_ISSUE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 3'b000 
	Parameter S_AW_REG_TYPE bound to: 4'b0000 
	Parameter S_W_REG_TYPE bound to: 4'b0000 
	Parameter S_B_REG_TYPE bound to: 4'b0101 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 16 -- 0-ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 10000 / 16 -- 10000-1ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 20000 / 16 -- 20000-2ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b00 
	Parameter W_REG_TYPE bound to: 2'b00 
	Parameter B_REG_TYPE bound to: 2'b01 
	Parameter S bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 1 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 16 -- 0-ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 10000 / 16 -- 10000-1ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 20000 / 16 -- 20000-2ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AW_REG_TYPE bound to: 2'b01 
	Parameter W_REG_TYPE bound to: 2'b10 
	Parameter B_REG_TYPE bound to: 2'b00 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter S_ACCEPT bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_ISSUE bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_SECURE bound to: 3'b000 
	Parameter S_AR_REG_TYPE bound to: 4'b0000 
	Parameter S_R_REG_TYPE bound to: 4'b1010 
	Parameter S bound to: 0 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 16 -- 0-ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 10000 / 16 -- 10000-1ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 20000 / 16 -- 20000-2ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b00 
	Parameter R_REG_TYPE bound to: 2'b10 
	Parameter S bound to: 1 - type: integer 
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 0 - type: integer 
	Parameter M_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter M_CONNECT bound to: 6'b111111 
	Parameter M_SECURE bound to: 3'b000 
	Parameter WC_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-251] Addressing configuration for axil_crossbar_addr instance  [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:144]
INFO: [Synth 8-251] 0 (0): 0 / 16 -- 0-ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 1 (0): 10000 / 16 -- 10000-1ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-251] 2 (0): 20000 / 16 -- 20000-2ffff [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:147]
INFO: [Synth 8-155] case statement is not full and has no default [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/rtl/axil_crossbar_addr.v:242]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 18 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter AR_REG_TYPE bound to: 2'b01 
	Parameter R_REG_TYPE bound to: 2'b00 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter EXTEND_RAM_SEL bound to: 1 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6090] variable 'genblk1[0].fifo_rd_ptr_reg' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_ram_demux_wr.v:320]
WARNING: [Synth 8-6090] variable 'genblk1[1].fifo_rd_ptr_reg' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/pcie/rtl/dma_ram_demux_wr.v:320]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter SEG_BE_WIDTH bound to: 64 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter IMM_ENABLE bound to: 0 - type: integer 
	Parameter IMM_WIDTH bound to: 32 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter S_TAG_WIDTH bound to: 15 - type: integer 
	Parameter M_TAG_WIDTH bound to: 16 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
	Parameter PORTS bound to: 2 - type: integer 
	Parameter SEG_COUNT bound to: 2 - type: integer 
	Parameter SEG_DATA_WIDTH bound to: 512 - type: integer 
	Parameter SEG_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter S_RAM_SEL_WIDTH bound to: 3 - type: integer 
	Parameter M_RAM_SEL_WIDTH bound to: 4 - type: integer 
	Parameter IRQ_INDEX_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-689] width (4) of port connection 'rcb_128b' does not match port width (1) of module 'mqnic_core_pcie' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/common/mqnic_core_pcie_us.v:1137]
WARNING: [Synth 8-689] width (4) of port connection 'pcie_tfc_nph_av' does not match port width (2) of module 'fpga_core' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:2179]
WARNING: [Synth 8-689] width (4) of port connection 'pcie_tfc_npd_av' does not match port width (2) of module 'fpga_core' [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/rtl/fpga.v:2180]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3624.734 ; gain = 836.750 ; free physical = 278659 ; free virtual = 367926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3633.641 ; gain = 845.656 ; free physical = 278760 ; free virtual = 368027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3633.641 ; gain = 845.656 ; free physical = 278760 ; free virtual = 368027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3945.023 ; gain = 0.000 ; free physical = 278224 ; free virtual = 367491
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0_in_context.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0_in_context.xdc] for cell 'cms_inst/cms_i/cms_subsystem_0'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_uscale_plus_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc] for cell 'pcie4_uscale_plus_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc] for cell 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc] for cell 'qsfp1_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp1_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp1_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc] for cell 'qsfp1_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp0_cmac_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp0_cmac_inst/cmac_inst/inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp1_cmac_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp1_cmac_inst/cmac_inst/inst'
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:66]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:86]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:88]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:130]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:132]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:173]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:175]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:183]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:185]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc:260]
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/placement.xdc]
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/placement.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/placement.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/cfgmclk.xdc]
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/cfgmclk.xdc]
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/boot.xdc]
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/boot.xdc]
Sourcing Tcl File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]
Inserting timing constraints for axil_cdc instance cms_axil_cdc_inst/axil_cdc_rd_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
Inserting timing constraints for axil_cdc instance cms_axil_cdc_inst/axil_cdc_wr_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance qsfp0_sync_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_sync_reset_inst
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance sync_reset_50mhz_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_rx_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_tx_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/sync_reset_rx_rst_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/sync_reset_tx_rst_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl]
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_cdc_inst
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_cdc_inst
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.rx_ptp_cdc_inst
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].port[0].ptp.tx_ptp_cdc_inst
Inserting timing constraints for ptp_clock_cdc instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl]
Inserting timing constraints for mqnic_port instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst
Inserting timing constraints for mqnic_port instance core_inst/core_inst/core_pcie_inst/core_inst/iface[1].interface_inst/port[0].port_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]
Inserting timing constraints for mqnic_ptp_clock instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]
Inserting timing constraints for mqnic_rb_clk_info instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl]
Inserting timing constraints for rb_drp instance core_inst/qsfp0_rb_drp_inst
Inserting timing constraints for rb_drp instance core_inst/qsfp1_rb_drp_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]
Inserting timing constraints for cmac_gty_wrapper instance qsfp0_cmac_inst
Inserting timing constraints for cmac_gty_wrapper instance qsfp1_cmac_inst
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_1
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_2
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_3
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_4
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp1_cmac_inst/gty_ch_1
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp1_cmac_inst/gty_ch_2
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp1_cmac_inst/gty_ch_3
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp1_cmac_inst/gty_ch_4
Finished Sourcing Tcl File [/home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 5374.539 ; gain = 0.000 ; free physical = 276921 ; free virtual = 366189
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFG => BUFGCE: 4 instances
  MMCME4_BASE => MMCME4_ADV: 1 instance 
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.93 . Memory (MB): peak = 5374.539 ; gain = 0.000 ; free physical = 276920 ; free virtual = 366188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:10 ; elapsed = 00:02:39 . Memory (MB): peak = 5374.539 ; gain = 2586.555 ; free physical = 278397 ; free virtual = 367667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:10 ; elapsed = 00:02:39 . Memory (MB): peak = 5374.539 ; gain = 2586.555 ; free physical = 278395 ; free virtual = 367664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[0]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[10]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[10]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[11]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[11]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[12]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[12]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[13]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[13]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[14]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[14]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[15]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[15]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[1]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[2]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[3]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[4]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[5]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[6]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[7]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[8]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[8]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_n[9]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_n[9]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[0]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[10]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[10]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[11]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[11]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[12]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[12]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[13]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[13]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[14]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[14]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[15]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[15]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[1]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[2]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[3]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[4]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[5]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[6]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[7]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[8]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[8]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_rx_p[9]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_rx_p[9]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[0]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[10]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[10]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[11]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[11]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[12]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[12]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[13]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[13]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[14]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[14]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[15]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[15]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[1]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[2]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[3]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[4]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[5]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[6]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[7]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[8]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[8]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_n[9]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_n[9]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[0]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[10]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[10]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[11]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[11]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[12]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[12]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[13]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[13]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[14]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[14]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[15]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[15]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[1]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[2]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[3]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[4]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[5]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[6]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[7]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[8]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[8]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_tx_p[9]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_tx_p[9]. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie4_uscale_plus_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx1_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx1_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx1_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx1_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx1_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx1_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx1_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx1_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_rx1_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_rx1_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_rx1_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_rx1_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_tx1_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_tx1_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_tx1_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_tx1_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_full/cmac_gty_full/cmac_gty_full_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx2_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx2_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx2_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx2_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx2_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx2_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx2_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx2_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx3_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx3_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx3_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx3_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx3_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx3_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx3_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx3_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx4_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx4_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_rx4_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_rx4_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx4_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx4_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp0_tx4_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp0_tx4_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_rx2_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_rx2_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_rx2_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_rx2_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_tx2_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_tx2_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_tx2_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_tx2_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_rx3_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_rx3_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_rx3_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_rx3_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_tx3_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_tx3_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_tx3_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_tx3_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_rx4_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_rx4_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_rx4_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_rx4_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_tx4_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_tx4_n. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for qsfp1_tx4_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for qsfp1_tx4_p. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel/cmac_gty_channel_in_context.xdc, line 10).
Applied set_property ASYNC_REG = true for fpga_boot_sync_reg_0_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/boot.xdc, line 3).
Applied set_property ASYNC_REG = true for fpga_boot_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/boot.xdc, line 3).
Applied set_property ASYNC_REG = true for cms_axil_cdc_inst/axil_cdc_rd_inst/m_flag_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for cms_axil_cdc_inst/axil_cdc_rd_inst/m_flag_sync_reg_2_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for cms_axil_cdc_inst/axil_cdc_rd_inst/s_flag_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for cms_axil_cdc_inst/axil_cdc_rd_inst/s_flag_sync_reg_2_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for cms_axil_cdc_inst/axil_cdc_wr_inst/m_flag_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for cms_axil_cdc_inst/axil_cdc_wr_inst/m_flag_sync_reg_2_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for cms_axil_cdc_inst/axil_cdc_wr_inst/s_flag_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for cms_axil_cdc_inst/axil_cdc_wr_inst/s_flag_sync_reg_2_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_rx_inst/rx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/wr_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_cpl_fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/s_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/m_rst_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/overflow_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/bad_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /port_tx_inst/tx_async_fifo_inst/fifo_inst/good_frame_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_sync_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_sync_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_sync_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_sync_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_sync_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_sync_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_sync_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_sync_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_125mhz_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_50mhz_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_50mhz_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_50mhz_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for sync_reset_50mhz_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_rx_ptp_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_rx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/sync_reset_tx_rst_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst/sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /ts_step_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /src_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /src_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /dest_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /dest_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /sample_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /sample_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /sample_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /src_sync_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.rx_ptp_cdc_inst /src_sync_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /ts_step_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /src_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /src_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /dest_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /dest_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /sample_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /sample_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /sample_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /src_sync_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].port[0].ptp.tx_ptp_cdc_inst /src_sync_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /ts_step_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /src_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /src_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /dest_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /dest_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /sample_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /sample_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /sample_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /src_sync_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.rx_ptp_cdc_inst /src_sync_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /ts_step_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /src_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /src_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /dest_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /dest_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /sample_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /sample_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /sample_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /src_sync_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].port[0].ptp.tx_ptp_cdc_inst /src_sync_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_fns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_ns_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_s_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/ts_step_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/dest_sync_sample_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/dest_sync_sample_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_update_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_update_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/sample_update_sync3_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_sync_sync1_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_cdc_inst/src_sync_sync2_reg_reg. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/lib/eth/syn/vivado/ptp_clock_cdc.tcl, line 23).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_rst_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_rst_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_status_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /rx_status_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_rst_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_rst_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_status_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[0].interface_inst /\port[0].port_inst /tx_status_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_rst_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_rst_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_status_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /rx_status_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_rst_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_rst_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_status_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/\iface[1].interface_inst /\port[0].port_inst /tx_status_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_port.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_96_valid_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_96_valid_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_ts_96_valid_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_valid_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_valid_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_period_valid_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_offset_valid_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_offset_valid_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/set_ptp_offset_valid_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/ref_strb_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_1_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_2_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[0].ch_flag_sync_3_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_1_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_2_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[1].ch_flag_sync_3_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[2].ch_flag_sync_1_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[2].ch_flag_sync_2_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[2].ch_flag_sync_3_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[3].ch_flag_sync_1_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[3].ch_flag_sync_2_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst/\channel[3].ch_flag_sync_3_reg_reg . (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/qsfp0_rb_drp_inst/drp_flag_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/qsfp0_rb_drp_inst/drp_flag_sync_reg_2_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/qsfp0_rb_drp_inst/rb_flag_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/qsfp0_rb_drp_inst/rb_flag_sync_reg_2_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/qsfp1_rb_drp_inst/drp_flag_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/qsfp1_rb_drp_inst/drp_flag_sync_reg_2_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/qsfp1_rb_drp_inst/rb_flag_sync_reg_1_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for core_inst/qsfp1_rb_drp_inst/rb_flag_sync_reg_2_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/rb_drp.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/tx_rst_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/tx_rst_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/rx_rst_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/rx_rst_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_rsfec_enable_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_rsfec_enable_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_rsfec_enable_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_hi_ser_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_hi_ser_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_alignment_status_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_alignment_status_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_aligned_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_aligned_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_aligned_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_aligned_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_hi_ber_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_hi_ber_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_internal_local_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_internal_local_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_local_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_local_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_enable_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_enable_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_enable_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_force_resync_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_force_resync_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_force_resync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_test_pattern_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_test_pattern_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_rx_test_pattern_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_received_local_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_received_local_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_remote_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_remote_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_status_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_status_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_ptp_fifo_read_error_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_ptp_fifo_read_error_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_ptp_fifo_write_error_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_ptp_fifo_write_error_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_local_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_stat_tx_local_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_enable_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_enable_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_enable_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_idle_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_idle_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_idle_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_rfi_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_rfi_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_rfi_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_lfi_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_lfi_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_send_lfi_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_test_pattern_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_test_pattern_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/cmac_ctl_tx_test_pattern_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/tx_rst_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/tx_rst_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/rx_rst_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/rx_rst_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_rsfec_enable_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_rsfec_enable_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_rsfec_enable_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rsfec_ieee_error_indication_mode_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_correction_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_rsfec_enable_indication_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_am_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_hi_ser_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_hi_ser_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_alignment_status_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_alignment_status_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_rsfec_lane_mapping_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_rx_lane_aligner_fill_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_aligned_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_aligned_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_aligned_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_aligned_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_block_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_hi_ber_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_hi_ber_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_internal_local_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_internal_local_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_local_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_local_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_len_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_mf_repeat_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_enable_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_enable_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_enable_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_force_resync_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_force_resync_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_force_resync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_test_pattern_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_test_pattern_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_rx_test_pattern_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_received_local_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_received_local_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_remote_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_remote_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_status_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_status_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_synced_err_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_demuxed_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_rx_pcsl_number_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_tx_ptp_fifo_read_error_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_tx_ptp_fifo_read_error_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_tx_ptp_fifo_write_error_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_tx_ptp_fifo_write_error_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_tx_local_fault_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_stat_tx_local_fault_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_enable_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_enable_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_enable_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_idle_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_idle_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_idle_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_rfi_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_rfi_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_rfi_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_lfi_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_lfi_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_send_lfi_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_test_pattern_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_test_pattern_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/cmac_ctl_tx_test_pattern_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/qpll0_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/qpll0_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/qpll1_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/qpll1_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_tx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_tx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_rx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txinhibit_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_txinhibit_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbslocked_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_1/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/qpll0_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/qpll0_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/qpll1_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/qpll1_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_tx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_tx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_rx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txinhibit_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_txinhibit_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbslocked_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_2/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/qpll0_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/qpll0_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/qpll1_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/qpll1_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_tx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_tx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_rx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txinhibit_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_txinhibit_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbslocked_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_3/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/qpll0_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/qpll0_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/qpll1_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/qpll1_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_tx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_tx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_rx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txinhibit_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_txinhibit_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbslocked_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp0_cmac_inst/gty_ch_4/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/qpll0_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/qpll0_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/qpll1_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/qpll1_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_tx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_userclk_tx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_userclk_rx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txinhibit_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_txinhibit_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbslocked_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_1/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/qpll0_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/qpll0_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/qpll1_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/qpll1_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_tx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_userclk_tx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_userclk_rx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txinhibit_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_txinhibit_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbslocked_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_2/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/qpll0_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/qpll0_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/qpll1_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/qpll1_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_tx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_userclk_tx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_userclk_rx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txinhibit_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_txinhibit_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbslocked_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_3/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/qpll0_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/qpll0_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/qpll1_lock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/qpll1_lock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_tx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_tx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_tx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_userclk_tx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_userclk_tx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_userclk_tx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rx_reset_done_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rx_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rx_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rx_pma_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rx_pma_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rx_prgdiv_reset_done_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rx_prgdiv_reset_done_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_userclk_rx_active_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_userclk_rx_active_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_userclk_rx_active_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxcdrlock_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxcdrlock_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbsforceerr_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbsforceerr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txprbsforceerr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txinhibit_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_txinhibit_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxpolarity_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxpolarity_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbssel_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbssel_sync_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbscntreset_drp_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbscntreset_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbscntreset_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbserr_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbserr_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbserr_sync_3_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbserr_sync_4_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbserr_sync_5_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbslocked_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbslocked_sync_1_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property ASYNC_REG = true for qsfp1_cmac_inst/gty_ch_4/gt_rxprbslocked_sync_2_reg_reg. (constraint file  /home/caogang/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/cmac_inst/inst. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/dont_touch.xdc, line 42).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp1_cmac_inst/cmac_inst/inst. (constraint file  /home/caogang/corundum/fpga/mqnic/AU250/fpga_100g/fpga/fpga.runs/synth_1/dont_touch.xdc, line 42).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/cmac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp1_cmac_inst/cmac_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cms_inst/cms_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cms_inst/cms_i/cms_subsystem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pcie4_uscale_plus_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/gty_ch_1/\xcvr_gty_com.cmac_gty_full_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp1_cmac_inst/gty_ch_1/\xcvr_gty_com.cmac_gty_full_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/gty_ch_2/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/gty_ch_3/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp0_cmac_inst/gty_ch_4/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp1_cmac_inst/gty_ch_2/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp1_cmac_inst/gty_ch_3/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for qsfp1_cmac_inst/gty_ch_4/\xcvr_gty.cmac_gty_channel_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:17 ; elapsed = 00:02:46 . Memory (MB): peak = 5374.539 ; gain = 2586.555 ; free physical = 278068 ; free virtual = 367338
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg_reg' in module 'axil_cdc_wr'
INFO: [Synth 8-802] inferred FSM for state register 'm_state_reg_reg' in module 'axil_cdc_wr'
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg_reg' in module 'axil_cdc_rd'
INFO: [Synth 8-802] inferred FSM for state register 'm_state_reg_reg' in module 'axil_cdc_rd'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'tx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rx_reset_state_reg_reg' in module 'cmac_gty_ch_wrapper__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'drp_state_reg_reg' in module 'rb_drp'
INFO: [Synth 8-802] inferred FSM for state register 'rb_state_reg_reg' in module 'rb_drp'
INFO: [Synth 8-802] inferred FSM for state register 'drp_state_reg_reg' in module 'rb_drp__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rb_state_reg_reg' in module 'rb_drp__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pcie_msix'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axil_crossbar_addr__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'icap_state_reg' in module 'fpga'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_state_reg_reg' using encoding 'sequential' in module 'axil_cdc_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg_reg' using encoding 'sequential' in module 'axil_cdc_wr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_state_reg_reg' using encoding 'sequential' in module 'axil_cdc_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg_reg' using encoding 'sequential' in module 'axil_cdc_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    TX_RESET_STATE_RESET |                               00 |                               00
TX_RESET_STATE_WAIT_LOCK |                               01 |                               01
TX_RESET_STATE_WAIT_USRCLK |                               10 |                               10
     TX_RESET_STATE_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_reset_state_reg_reg' using encoding 'sequential' in module 'cmac_gty_ch_wrapper__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RX_RESET_STATE_RESET |                            00001 |                              000
RX_RESET_STATE_WAIT_LOCK |                            00010 |                              001
 RX_RESET_STATE_WAIT_CDR |                            00100 |                              010
RX_RESET_STATE_WAIT_USRCLK |                            01000 |                              011
     RX_RESET_STATE_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_reset_state_reg_reg' using encoding 'one-hot' in module 'cmac_gty_ch_wrapper__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'drp_state_reg_reg' using encoding 'sequential' in module 'rb_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rb_state_reg_reg' using encoding 'sequential' in module 'rb_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'drp_state_reg_reg' using encoding 'sequential' in module 'rb_drp__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rb_state_reg_reg' using encoding 'sequential' in module 'rb_drp__parameterized0'
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_data_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_seq_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo:/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_data_reg" of size (depth=32 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_strb_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_hdr_reg" of size (depth=32 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_seq_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_bar_id_reg" of size (depth=32 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_func_num_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_error_reg" of size (depth=32 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_sop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "pcie_tlp_fifo__parameterized0:/out_fifo_out_tlp_eop_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "pcie_msix:/tbl_mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
        STATE_READ_TBL_1 |                               01 |                               01
        STATE_READ_TBL_2 |                               10 |                               10
          STATE_SEND_TLP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pcie_msix'
INFO: [Synth 8-6904] The RAM "axis_fifo:/mem_reg" of size (depth=256 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "axis_fifo__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "axis_fifo__parameterized0:/mem_reg"
INFO: [Synth 8-6793] RAM ("tx_scheduler_rr:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("tx_scheduler_rr:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-6793] RAM ("tx_scheduler_rr:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "tx_scheduler_rr:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("tx_scheduler_rr:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "tx_scheduler_rr:/queue_ram_reg"
INFO: [Synth 8-6904] The RAM "axis_async_fifo__xdcDup__1:/mem_reg" of size (depth=32 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized1:/mem_reg" of size (depth=128 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized0'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 22 for RAM "axis_fifo__parameterized2:/mem_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("cpl_queue_manager__parameterized0:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 2 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 8 for RAM "cpl_queue_manager__parameterized0:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
WARNING: [Synth 8-6841] Block RAM (queue_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6793] RAM ("queue_manager:/queue_ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 1 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "queue_manager:/queue_ram_reg"
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized4:/mem_reg" of size (depth=32 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized6:/mem_reg" of size (depth=64 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "mqnic_rx_queue_map:/indir_tbl_mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "axis_fifo__parameterized7:/mem_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_len_reg" of size (depth=32 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_tag_reg" of size (depth=32 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_id_reg" of size (depth=32 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_dest_reg" of size (depth=32 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "dma_client_axis_sink:/status_fifo_user_reg" of size (depth=32 x width=97) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6794] RAM ("axis_fifo__parameterized9:/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("axis_fifo__parameterized9:/mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"axis_fifo__parameterized9:/mem_reg"'.
INFO: [Synth 8-6904] The RAM "axis_async_fifo:/mem_reg" of size (depth=32 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "tdpram:/r_mem_reg" of size (depth=16 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
            STATE_DECODE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axil_crossbar_addr__parameterized8'
INFO: [Synth 8-6904] The RAM "irq_rate_limit:/mem_reg_reg" of size (depth=64 x width=19) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                           000001 |                              000
                 iSTATE4 |                           000010 |                              001
                  iSTATE |                           000100 |                              010
                 iSTATE0 |                           001000 |                              011
                 iSTATE1 |                           010000 |                              100
                 iSTATE2 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icap_state_reg' using encoding 'one-hot' in module 'fpga'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:00 ; elapsed = 00:03:34 . Memory (MB): peak = 5374.539 ; gain = 2586.555 ; free physical = 271981 ; free virtual = 361273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
1
1
INFO: [Common 17-83] Releasing license: Synthesis
516 Infos, 190 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 06:11:26 2024...
