{
  "module_name": "rswitch.h",
  "hash_id": "c5e319daccf003d97654e109847f05527f2d5e32b51fd8fad7b638df6eb3445a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/renesas/rswitch.h",
  "human_readable_source": " \n \n\n#ifndef __RSWITCH_H__\n#define __RSWITCH_H__\n\n#include <linux/platform_device.h>\n#include \"rcar_gen4_ptp.h\"\n\n#define RSWITCH_MAX_NUM_QUEUES\t128\n\n#define RSWITCH_NUM_PORTS\t3\n#define rswitch_for_each_enabled_port(priv, i)\t\t\\\n\tfor (i = 0; i < RSWITCH_NUM_PORTS; i++)\t\t\\\n\t\tif (priv->rdev[i]->disabled)\t\t\\\n\t\t\tcontinue;\t\t\t\\\n\t\telse\n\n#define rswitch_for_each_enabled_port_continue_reverse(priv, i)\t\\\n\tfor (i--; i >= 0; i--)\t\t\t\t\t\\\n\t\tif (priv->rdev[i]->disabled)\t\t\t\\\n\t\t\tcontinue;\t\t\t\t\\\n\t\telse\n\n#define TX_RING_SIZE\t\t1024\n#define RX_RING_SIZE\t\t1024\n#define TS_RING_SIZE\t\t(TX_RING_SIZE * RSWITCH_NUM_PORTS)\n\n#define PKT_BUF_SZ\t\t1584\n#define RSWITCH_ALIGN\t\t128\n#define RSWITCH_MAX_CTAG_PCP\t7\n\n#define RSWITCH_TIMEOUT_US\t100000\n\n#define RSWITCH_TOP_OFFSET\t0x00008000\n#define RSWITCH_COMA_OFFSET\t0x00009000\n#define RSWITCH_ETHA_OFFSET\t0x0000a000\t \n#define RSWITCH_ETHA_SIZE\t0x00002000\t \n#define RSWITCH_GWCA0_OFFSET\t0x00010000\n#define RSWITCH_GWCA1_OFFSET\t0x00012000\n\n \n#define GWCA_IRQ_RESOURCE_NAME\t\"gwca0_rxtx%d\"\n#define GWCA_IRQ_NAME\t\t\"rswitch: gwca0_rxtx%d\"\n#define GWCA_NUM_IRQS\t\t8\n#define GWCA_INDEX\t\t0\n#define AGENT_INDEX_GWCA\t3\n#define GWCA_IPV_NUM\t\t0\n#define GWRO\t\t\tRSWITCH_GWCA0_OFFSET\n\n#define GWCA_TS_IRQ_RESOURCE_NAME\t\"gwca0_rxts0\"\n#define GWCA_TS_IRQ_NAME\t\t\"rswitch: gwca0_rxts0\"\n#define GWCA_TS_IRQ_BIT\t\t\tBIT(0)\n\n#define FWRO\t0\n#define TPRO\tRSWITCH_TOP_OFFSET\n#define CARO\tRSWITCH_COMA_OFFSET\n#define TARO\t0\n#define RMRO\t0x1000\nenum rswitch_reg {\n\tFWGC\t\t= FWRO + 0x0000,\n\tFWTTC0\t\t= FWRO + 0x0010,\n\tFWTTC1\t\t= FWRO + 0x0014,\n\tFWLBMC\t\t= FWRO + 0x0018,\n\tFWCEPTC\t\t= FWRO + 0x0020,\n\tFWCEPRC0\t= FWRO + 0x0024,\n\tFWCEPRC1\t= FWRO + 0x0028,\n\tFWCEPRC2\t= FWRO + 0x002c,\n\tFWCLPTC\t\t= FWRO + 0x0030,\n\tFWCLPRC\t\t= FWRO + 0x0034,\n\tFWCMPTC\t\t= FWRO + 0x0040,\n\tFWEMPTC\t\t= FWRO + 0x0044,\n\tFWSDMPTC\t= FWRO + 0x0050,\n\tFWSDMPVC\t= FWRO + 0x0054,\n\tFWLBWMC0\t= FWRO + 0x0080,\n\tFWPC00\t\t= FWRO + 0x0100,\n\tFWPC10\t\t= FWRO + 0x0104,\n\tFWPC20\t\t= FWRO + 0x0108,\n\tFWCTGC00\t= FWRO + 0x0400,\n\tFWCTGC10\t= FWRO + 0x0404,\n\tFWCTTC00\t= FWRO + 0x0408,\n\tFWCTTC10\t= FWRO + 0x040c,\n\tFWCTTC200\t= FWRO + 0x0410,\n\tFWCTSC00\t= FWRO + 0x0420,\n\tFWCTSC10\t= FWRO + 0x0424,\n\tFWCTSC20\t= FWRO + 0x0428,\n\tFWCTSC30\t= FWRO + 0x042c,\n\tFWCTSC40\t= FWRO + 0x0430,\n\tFWTWBFC0\t= FWRO + 0x1000,\n\tFWTWBFVC0\t= FWRO + 0x1004,\n\tFWTHBFC0\t= FWRO + 0x1400,\n\tFWTHBFV0C0\t= FWRO + 0x1404,\n\tFWTHBFV1C0\t= FWRO + 0x1408,\n\tFWFOBFC0\t= FWRO + 0x1800,\n\tFWFOBFV0C0\t= FWRO + 0x1804,\n\tFWFOBFV1C0\t= FWRO + 0x1808,\n\tFWRFC0\t\t= FWRO + 0x1c00,\n\tFWRFVC0\t\t= FWRO + 0x1c04,\n\tFWCFC0\t\t= FWRO + 0x2000,\n\tFWCFMC00\t= FWRO + 0x2004,\n\tFWIP4SC\t\t= FWRO + 0x4008,\n\tFWIP6SC\t\t= FWRO + 0x4018,\n\tFWIP6OC\t\t= FWRO + 0x401c,\n\tFWL2SC\t\t= FWRO + 0x4020,\n\tFWSFHEC\t\t= FWRO + 0x4030,\n\tFWSHCR0\t\t= FWRO + 0x4040,\n\tFWSHCR1\t\t= FWRO + 0x4044,\n\tFWSHCR2\t\t= FWRO + 0x4048,\n\tFWSHCR3\t\t= FWRO + 0x404c,\n\tFWSHCR4\t\t= FWRO + 0x4050,\n\tFWSHCR5\t\t= FWRO + 0x4054,\n\tFWSHCR6\t\t= FWRO + 0x4058,\n\tFWSHCR7\t\t= FWRO + 0x405c,\n\tFWSHCR8\t\t= FWRO + 0x4060,\n\tFWSHCR9\t\t= FWRO + 0x4064,\n\tFWSHCR10\t= FWRO + 0x4068,\n\tFWSHCR11\t= FWRO + 0x406c,\n\tFWSHCR12\t= FWRO + 0x4070,\n\tFWSHCR13\t= FWRO + 0x4074,\n\tFWSHCRR\t\t= FWRO + 0x4078,\n\tFWLTHHEC\t= FWRO + 0x4090,\n\tFWLTHHC\t\t= FWRO + 0x4094,\n\tFWLTHTL0\t= FWRO + 0x40a0,\n\tFWLTHTL1\t= FWRO + 0x40a4,\n\tFWLTHTL2\t= FWRO + 0x40a8,\n\tFWLTHTL3\t= FWRO + 0x40ac,\n\tFWLTHTL4\t= FWRO + 0x40b0,\n\tFWLTHTL5\t= FWRO + 0x40b4,\n\tFWLTHTL6\t= FWRO + 0x40b8,\n\tFWLTHTL7\t= FWRO + 0x40bc,\n\tFWLTHTL80\t= FWRO + 0x40c0,\n\tFWLTHTL9\t= FWRO + 0x40d0,\n\tFWLTHTLR\t= FWRO + 0x40d4,\n\tFWLTHTIM\t= FWRO + 0x40e0,\n\tFWLTHTEM\t= FWRO + 0x40e4,\n\tFWLTHTS0\t= FWRO + 0x4100,\n\tFWLTHTS1\t= FWRO + 0x4104,\n\tFWLTHTS2\t= FWRO + 0x4108,\n\tFWLTHTS3\t= FWRO + 0x410c,\n\tFWLTHTS4\t= FWRO + 0x4110,\n\tFWLTHTSR0\t= FWRO + 0x4120,\n\tFWLTHTSR1\t= FWRO + 0x4124,\n\tFWLTHTSR2\t= FWRO + 0x4128,\n\tFWLTHTSR3\t= FWRO + 0x412c,\n\tFWLTHTSR40\t= FWRO + 0x4130,\n\tFWLTHTSR5\t= FWRO + 0x4140,\n\tFWLTHTR\t\t= FWRO + 0x4150,\n\tFWLTHTRR0\t= FWRO + 0x4154,\n\tFWLTHTRR1\t= FWRO + 0x4158,\n\tFWLTHTRR2\t= FWRO + 0x415c,\n\tFWLTHTRR3\t= FWRO + 0x4160,\n\tFWLTHTRR4\t= FWRO + 0x4164,\n\tFWLTHTRR5\t= FWRO + 0x4168,\n\tFWLTHTRR6\t= FWRO + 0x416c,\n\tFWLTHTRR7\t= FWRO + 0x4170,\n\tFWLTHTRR8\t= FWRO + 0x4174,\n\tFWLTHTRR9\t= FWRO + 0x4180,\n\tFWLTHTRR10\t= FWRO + 0x4190,\n\tFWIPHEC\t\t= FWRO + 0x4214,\n\tFWIPHC\t\t= FWRO + 0x4218,\n\tFWIPTL0\t\t= FWRO + 0x4220,\n\tFWIPTL1\t\t= FWRO + 0x4224,\n\tFWIPTL2\t\t= FWRO + 0x4228,\n\tFWIPTL3\t\t= FWRO + 0x422c,\n\tFWIPTL4\t\t= FWRO + 0x4230,\n\tFWIPTL5\t\t= FWRO + 0x4234,\n\tFWIPTL6\t\t= FWRO + 0x4238,\n\tFWIPTL7\t\t= FWRO + 0x4240,\n\tFWIPTL8\t\t= FWRO + 0x4250,\n\tFWIPTLR\t\t= FWRO + 0x4254,\n\tFWIPTIM\t\t= FWRO + 0x4260,\n\tFWIPTEM\t\t= FWRO + 0x4264,\n\tFWIPTS0\t\t= FWRO + 0x4270,\n\tFWIPTS1\t\t= FWRO + 0x4274,\n\tFWIPTS2\t\t= FWRO + 0x4278,\n\tFWIPTS3\t\t= FWRO + 0x427c,\n\tFWIPTS4\t\t= FWRO + 0x4280,\n\tFWIPTSR0\t= FWRO + 0x4284,\n\tFWIPTSR1\t= FWRO + 0x4288,\n\tFWIPTSR2\t= FWRO + 0x428c,\n\tFWIPTSR3\t= FWRO + 0x4290,\n\tFWIPTSR4\t= FWRO + 0x42a0,\n\tFWIPTR\t\t= FWRO + 0x42b0,\n\tFWIPTRR0\t= FWRO + 0x42b4,\n\tFWIPTRR1\t= FWRO + 0x42b8,\n\tFWIPTRR2\t= FWRO + 0x42bc,\n\tFWIPTRR3\t= FWRO + 0x42c0,\n\tFWIPTRR4\t= FWRO + 0x42c4,\n\tFWIPTRR5\t= FWRO + 0x42c8,\n\tFWIPTRR6\t= FWRO + 0x42cc,\n\tFWIPTRR7\t= FWRO + 0x42d0,\n\tFWIPTRR8\t= FWRO + 0x42e0,\n\tFWIPTRR9\t= FWRO + 0x42f0,\n\tFWIPHLEC\t= FWRO + 0x4300,\n\tFWIPAGUSPC\t= FWRO + 0x4500,\n\tFWIPAGC\t\t= FWRO + 0x4504,\n\tFWIPAGM0\t= FWRO + 0x4510,\n\tFWIPAGM1\t= FWRO + 0x4514,\n\tFWIPAGM2\t= FWRO + 0x4518,\n\tFWIPAGM3\t= FWRO + 0x451c,\n\tFWIPAGM4\t= FWRO + 0x4520,\n\tFWMACHEC\t= FWRO + 0x4620,\n\tFWMACHC\t\t= FWRO + 0x4624,\n\tFWMACTL0\t= FWRO + 0x4630,\n\tFWMACTL1\t= FWRO + 0x4634,\n\tFWMACTL2\t= FWRO + 0x4638,\n\tFWMACTL3\t= FWRO + 0x463c,\n\tFWMACTL4\t= FWRO + 0x4640,\n\tFWMACTL5\t= FWRO + 0x4650,\n\tFWMACTLR\t= FWRO + 0x4654,\n\tFWMACTIM\t= FWRO + 0x4660,\n\tFWMACTEM\t= FWRO + 0x4664,\n\tFWMACTS0\t= FWRO + 0x4670,\n\tFWMACTS1\t= FWRO + 0x4674,\n\tFWMACTSR0\t= FWRO + 0x4678,\n\tFWMACTSR1\t= FWRO + 0x467c,\n\tFWMACTSR2\t= FWRO + 0x4680,\n\tFWMACTSR3\t= FWRO + 0x4690,\n\tFWMACTR\t\t= FWRO + 0x46a0,\n\tFWMACTRR0\t= FWRO + 0x46a4,\n\tFWMACTRR1\t= FWRO + 0x46a8,\n\tFWMACTRR2\t= FWRO + 0x46ac,\n\tFWMACTRR3\t= FWRO + 0x46b0,\n\tFWMACTRR4\t= FWRO + 0x46b4,\n\tFWMACTRR5\t= FWRO + 0x46c0,\n\tFWMACTRR6\t= FWRO + 0x46d0,\n\tFWMACHLEC\t= FWRO + 0x4700,\n\tFWMACAGUSPC\t= FWRO + 0x4880,\n\tFWMACAGC\t= FWRO + 0x4884,\n\tFWMACAGM0\t= FWRO + 0x4888,\n\tFWMACAGM1\t= FWRO + 0x488c,\n\tFWVLANTEC\t= FWRO + 0x4900,\n\tFWVLANTL0\t= FWRO + 0x4910,\n\tFWVLANTL1\t= FWRO + 0x4914,\n\tFWVLANTL2\t= FWRO + 0x4918,\n\tFWVLANTL3\t= FWRO + 0x4920,\n\tFWVLANTL4\t= FWRO + 0x4930,\n\tFWVLANTLR\t= FWRO + 0x4934,\n\tFWVLANTIM\t= FWRO + 0x4940,\n\tFWVLANTEM\t= FWRO + 0x4944,\n\tFWVLANTS\t= FWRO + 0x4950,\n\tFWVLANTSR0\t= FWRO + 0x4954,\n\tFWVLANTSR1\t= FWRO + 0x4958,\n\tFWVLANTSR2\t= FWRO + 0x4960,\n\tFWVLANTSR3\t= FWRO + 0x4970,\n\tFWPBFC0\t\t= FWRO + 0x4a00,\n\tFWPBFCSDC00\t= FWRO + 0x4a04,\n\tFWL23URL0\t= FWRO + 0x4e00,\n\tFWL23URL1\t= FWRO + 0x4e04,\n\tFWL23URL2\t= FWRO + 0x4e08,\n\tFWL23URL3\t= FWRO + 0x4e0c,\n\tFWL23URLR\t= FWRO + 0x4e10,\n\tFWL23UTIM\t= FWRO + 0x4e20,\n\tFWL23URR\t= FWRO + 0x4e30,\n\tFWL23URRR0\t= FWRO + 0x4e34,\n\tFWL23URRR1\t= FWRO + 0x4e38,\n\tFWL23URRR2\t= FWRO + 0x4e3c,\n\tFWL23URRR3\t= FWRO + 0x4e40,\n\tFWL23URMC0\t= FWRO + 0x4f00,\n\tFWPMFGC0\t= FWRO + 0x5000,\n\tFWPGFC0\t\t= FWRO + 0x5100,\n\tFWPGFIGSC0\t= FWRO + 0x5104,\n\tFWPGFENC0\t= FWRO + 0x5108,\n\tFWPGFENM0\t= FWRO + 0x510c,\n\tFWPGFCSTC00\t= FWRO + 0x5110,\n\tFWPGFCSTC10\t= FWRO + 0x5114,\n\tFWPGFCSTM00\t= FWRO + 0x5118,\n\tFWPGFCSTM10\t= FWRO + 0x511c,\n\tFWPGFCTC0\t= FWRO + 0x5120,\n\tFWPGFCTM0\t= FWRO + 0x5124,\n\tFWPGFHCC0\t= FWRO + 0x5128,\n\tFWPGFSM0\t= FWRO + 0x512c,\n\tFWPGFGC0\t= FWRO + 0x5130,\n\tFWPGFGL0\t= FWRO + 0x5500,\n\tFWPGFGL1\t= FWRO + 0x5504,\n\tFWPGFGLR\t= FWRO + 0x5518,\n\tFWPGFGR\t\t= FWRO + 0x5510,\n\tFWPGFGRR0\t= FWRO + 0x5514,\n\tFWPGFGRR1\t= FWRO + 0x5518,\n\tFWPGFRIM\t= FWRO + 0x5520,\n\tFWPMTRFC0\t= FWRO + 0x5600,\n\tFWPMTRCBSC0\t= FWRO + 0x5604,\n\tFWPMTRC0RC0\t= FWRO + 0x5608,\n\tFWPMTREBSC0\t= FWRO + 0x560c,\n\tFWPMTREIRC0\t= FWRO + 0x5610,\n\tFWPMTRFM0\t= FWRO + 0x5614,\n\tFWFTL0\t\t= FWRO + 0x6000,\n\tFWFTL1\t\t= FWRO + 0x6004,\n\tFWFTLR\t\t= FWRO + 0x6008,\n\tFWFTOC\t\t= FWRO + 0x6010,\n\tFWFTOPC\t\t= FWRO + 0x6014,\n\tFWFTIM\t\t= FWRO + 0x6020,\n\tFWFTR\t\t= FWRO + 0x6030,\n\tFWFTRR0\t\t= FWRO + 0x6034,\n\tFWFTRR1\t\t= FWRO + 0x6038,\n\tFWFTRR2\t\t= FWRO + 0x603c,\n\tFWSEQNGC0\t= FWRO + 0x6100,\n\tFWSEQNGM0\t= FWRO + 0x6104,\n\tFWSEQNRC\t= FWRO + 0x6200,\n\tFWCTFDCN0\t= FWRO + 0x6300,\n\tFWLTHFDCN0\t= FWRO + 0x6304,\n\tFWIPFDCN0\t= FWRO + 0x6308,\n\tFWLTWFDCN0\t= FWRO + 0x630c,\n\tFWPBFDCN0\t= FWRO + 0x6310,\n\tFWMHLCN0\t= FWRO + 0x6314,\n\tFWIHLCN0\t= FWRO + 0x6318,\n\tFWICRDCN0\t= FWRO + 0x6500,\n\tFWWMRDCN0\t= FWRO + 0x6504,\n\tFWCTRDCN0\t= FWRO + 0x6508,\n\tFWLTHRDCN0\t= FWRO + 0x650c,\n\tFWIPRDCN0\t= FWRO + 0x6510,\n\tFWLTWRDCN0\t= FWRO + 0x6514,\n\tFWPBRDCN0\t= FWRO + 0x6518,\n\tFWPMFDCN0\t= FWRO + 0x6700,\n\tFWPGFDCN0\t= FWRO + 0x6780,\n\tFWPMGDCN0\t= FWRO + 0x6800,\n\tFWPMYDCN0\t= FWRO + 0x6804,\n\tFWPMRDCN0\t= FWRO + 0x6808,\n\tFWFRPPCN0\t= FWRO + 0x6a00,\n\tFWFRDPCN0\t= FWRO + 0x6a04,\n\tFWEIS00\t\t= FWRO + 0x7900,\n\tFWEIE00\t\t= FWRO + 0x7904,\n\tFWEID00\t\t= FWRO + 0x7908,\n\tFWEIS1\t\t= FWRO + 0x7a00,\n\tFWEIE1\t\t= FWRO + 0x7a04,\n\tFWEID1\t\t= FWRO + 0x7a08,\n\tFWEIS2\t\t= FWRO + 0x7a10,\n\tFWEIE2\t\t= FWRO + 0x7a14,\n\tFWEID2\t\t= FWRO + 0x7a18,\n\tFWEIS3\t\t= FWRO + 0x7a20,\n\tFWEIE3\t\t= FWRO + 0x7a24,\n\tFWEID3\t\t= FWRO + 0x7a28,\n\tFWEIS4\t\t= FWRO + 0x7a30,\n\tFWEIE4\t\t= FWRO + 0x7a34,\n\tFWEID4\t\t= FWRO + 0x7a38,\n\tFWEIS5\t\t= FWRO + 0x7a40,\n\tFWEIE5\t\t= FWRO + 0x7a44,\n\tFWEID5\t\t= FWRO + 0x7a48,\n\tFWEIS60\t\t= FWRO + 0x7a50,\n\tFWEIE60\t\t= FWRO + 0x7a54,\n\tFWEID60\t\t= FWRO + 0x7a58,\n\tFWEIS61\t\t= FWRO + 0x7a60,\n\tFWEIE61\t\t= FWRO + 0x7a64,\n\tFWEID61\t\t= FWRO + 0x7a68,\n\tFWEIS62\t\t= FWRO + 0x7a70,\n\tFWEIE62\t\t= FWRO + 0x7a74,\n\tFWEID62\t\t= FWRO + 0x7a78,\n\tFWEIS63\t\t= FWRO + 0x7a80,\n\tFWEIE63\t\t= FWRO + 0x7a84,\n\tFWEID63\t\t= FWRO + 0x7a88,\n\tFWEIS70\t\t= FWRO + 0x7a90,\n\tFWEIE70\t\t= FWRO + 0x7A94,\n\tFWEID70\t\t= FWRO + 0x7a98,\n\tFWEIS71\t\t= FWRO + 0x7aa0,\n\tFWEIE71\t\t= FWRO + 0x7aa4,\n\tFWEID71\t\t= FWRO + 0x7aa8,\n\tFWEIS72\t\t= FWRO + 0x7ab0,\n\tFWEIE72\t\t= FWRO + 0x7ab4,\n\tFWEID72\t\t= FWRO + 0x7ab8,\n\tFWEIS73\t\t= FWRO + 0x7ac0,\n\tFWEIE73\t\t= FWRO + 0x7ac4,\n\tFWEID73\t\t= FWRO + 0x7ac8,\n\tFWEIS80\t\t= FWRO + 0x7ad0,\n\tFWEIE80\t\t= FWRO + 0x7ad4,\n\tFWEID80\t\t= FWRO + 0x7ad8,\n\tFWEIS81\t\t= FWRO + 0x7ae0,\n\tFWEIE81\t\t= FWRO + 0x7ae4,\n\tFWEID81\t\t= FWRO + 0x7ae8,\n\tFWEIS82\t\t= FWRO + 0x7af0,\n\tFWEIE82\t\t= FWRO + 0x7af4,\n\tFWEID82\t\t= FWRO + 0x7af8,\n\tFWEIS83\t\t= FWRO + 0x7b00,\n\tFWEIE83\t\t= FWRO + 0x7b04,\n\tFWEID83\t\t= FWRO + 0x7b08,\n\tFWMIS0\t\t= FWRO + 0x7c00,\n\tFWMIE0\t\t= FWRO + 0x7c04,\n\tFWMID0\t\t= FWRO + 0x7c08,\n\tFWSCR0\t\t= FWRO + 0x7d00,\n\tFWSCR1\t\t= FWRO + 0x7d04,\n\tFWSCR2\t\t= FWRO + 0x7d08,\n\tFWSCR3\t\t= FWRO + 0x7d0c,\n\tFWSCR4\t\t= FWRO + 0x7d10,\n\tFWSCR5\t\t= FWRO + 0x7d14,\n\tFWSCR6\t\t= FWRO + 0x7d18,\n\tFWSCR7\t\t= FWRO + 0x7d1c,\n\tFWSCR8\t\t= FWRO + 0x7d20,\n\tFWSCR9\t\t= FWRO + 0x7d24,\n\tFWSCR10\t\t= FWRO + 0x7d28,\n\tFWSCR11\t\t= FWRO + 0x7d2c,\n\tFWSCR12\t\t= FWRO + 0x7d30,\n\tFWSCR13\t\t= FWRO + 0x7d34,\n\tFWSCR14\t\t= FWRO + 0x7d38,\n\tFWSCR15\t\t= FWRO + 0x7d3c,\n\tFWSCR16\t\t= FWRO + 0x7d40,\n\tFWSCR17\t\t= FWRO + 0x7d44,\n\tFWSCR18\t\t= FWRO + 0x7d48,\n\tFWSCR19\t\t= FWRO + 0x7d4c,\n\tFWSCR20\t\t= FWRO + 0x7d50,\n\tFWSCR21\t\t= FWRO + 0x7d54,\n\tFWSCR22\t\t= FWRO + 0x7d58,\n\tFWSCR23\t\t= FWRO + 0x7d5c,\n\tFWSCR24\t\t= FWRO + 0x7d60,\n\tFWSCR25\t\t= FWRO + 0x7d64,\n\tFWSCR26\t\t= FWRO + 0x7d68,\n\tFWSCR27\t\t= FWRO + 0x7d6c,\n\tFWSCR28\t\t= FWRO + 0x7d70,\n\tFWSCR29\t\t= FWRO + 0x7d74,\n\tFWSCR30\t\t= FWRO + 0x7d78,\n\tFWSCR31\t\t= FWRO + 0x7d7c,\n\tFWSCR32\t\t= FWRO + 0x7d80,\n\tFWSCR33\t\t= FWRO + 0x7d84,\n\tFWSCR34\t\t= FWRO + 0x7d88,\n\tFWSCR35\t\t= FWRO + 0x7d8c,\n\tFWSCR36\t\t= FWRO + 0x7d90,\n\tFWSCR37\t\t= FWRO + 0x7d94,\n\tFWSCR38\t\t= FWRO + 0x7d98,\n\tFWSCR39\t\t= FWRO + 0x7d9c,\n\tFWSCR40\t\t= FWRO + 0x7da0,\n\tFWSCR41\t\t= FWRO + 0x7da4,\n\tFWSCR42\t\t= FWRO + 0x7da8,\n\tFWSCR43\t\t= FWRO + 0x7dac,\n\tFWSCR44\t\t= FWRO + 0x7db0,\n\tFWSCR45\t\t= FWRO + 0x7db4,\n\tFWSCR46\t\t= FWRO + 0x7db8,\n\n\tTPEMIMC0\t= TPRO + 0x0000,\n\tTPEMIMC1\t= TPRO + 0x0004,\n\tTPEMIMC2\t= TPRO + 0x0008,\n\tTPEMIMC3\t= TPRO + 0x000c,\n\tTPEMIMC4\t= TPRO + 0x0010,\n\tTPEMIMC5\t= TPRO + 0x0014,\n\tTPEMIMC60\t= TPRO + 0x0080,\n\tTPEMIMC70\t= TPRO + 0x0100,\n\tTSIM\t\t= TPRO + 0x0700,\n\tTFIM\t\t= TPRO + 0x0704,\n\tTCIM\t\t= TPRO + 0x0708,\n\tTGIM0\t\t= TPRO + 0x0710,\n\tTGIM1\t\t= TPRO + 0x0714,\n\tTEIM0\t\t= TPRO + 0x0720,\n\tTEIM1\t\t= TPRO + 0x0724,\n\tTEIM2\t\t= TPRO + 0x0728,\n\n\tRIPV\t\t= CARO + 0x0000,\n\tRRC\t\t= CARO + 0x0004,\n\tRCEC\t\t= CARO + 0x0008,\n\tRCDC\t\t= CARO + 0x000c,\n\tRSSIS\t\t= CARO + 0x0010,\n\tRSSIE\t\t= CARO + 0x0014,\n\tRSSID\t\t= CARO + 0x0018,\n\tCABPIBWMC\t= CARO + 0x0020,\n\tCABPWMLC\t= CARO + 0x0040,\n\tCABPPFLC0\t= CARO + 0x0050,\n\tCABPPWMLC0\t= CARO + 0x0060,\n\tCABPPPFLC00\t= CARO + 0x00a0,\n\tCABPULC\t\t= CARO + 0x0100,\n\tCABPIRM\t\t= CARO + 0x0140,\n\tCABPPCM\t\t= CARO + 0x0144,\n\tCABPLCM\t\t= CARO + 0x0148,\n\tCABPCPM\t\t= CARO + 0x0180,\n\tCABPMCPM\t= CARO + 0x0200,\n\tCARDNM\t\t= CARO + 0x0280,\n\tCARDMNM\t\t= CARO + 0x0284,\n\tCARDCN\t\t= CARO + 0x0290,\n\tCAEIS0\t\t= CARO + 0x0300,\n\tCAEIE0\t\t= CARO + 0x0304,\n\tCAEID0\t\t= CARO + 0x0308,\n\tCAEIS1\t\t= CARO + 0x0310,\n\tCAEIE1\t\t= CARO + 0x0314,\n\tCAEID1\t\t= CARO + 0x0318,\n\tCAMIS0\t\t= CARO + 0x0340,\n\tCAMIE0\t\t= CARO + 0x0344,\n\tCAMID0\t\t= CARO + 0x0348,\n\tCAMIS1\t\t= CARO + 0x0350,\n\tCAMIE1\t\t= CARO + 0x0354,\n\tCAMID1\t\t= CARO + 0x0358,\n\tCASCR\t\t= CARO + 0x0380,\n\n\tEAMC\t\t= TARO + 0x0000,\n\tEAMS\t\t= TARO + 0x0004,\n\tEAIRC\t\t= TARO + 0x0010,\n\tEATDQSC\t\t= TARO + 0x0014,\n\tEATDQC\t\t= TARO + 0x0018,\n\tEATDQAC\t\t= TARO + 0x001c,\n\tEATPEC\t\t= TARO + 0x0020,\n\tEATMFSC0\t= TARO + 0x0040,\n\tEATDQDC0\t= TARO + 0x0060,\n\tEATDQM0\t\t= TARO + 0x0080,\n\tEATDQMLM0\t= TARO + 0x00a0,\n\tEACTQC\t\t= TARO + 0x0100,\n\tEACTDQDC\t= TARO + 0x0104,\n\tEACTDQM\t\t= TARO + 0x0108,\n\tEACTDQMLM\t= TARO + 0x010c,\n\tEAVCC\t\t= TARO + 0x0130,\n\tEAVTC\t\t= TARO + 0x0134,\n\tEATTFC\t\t= TARO + 0x0138,\n\tEACAEC\t\t= TARO + 0x0200,\n\tEACC\t\t= TARO + 0x0204,\n\tEACAIVC0\t= TARO + 0x0220,\n\tEACAULC0\t= TARO + 0x0240,\n\tEACOEM\t\t= TARO + 0x0260,\n\tEACOIVM0\t= TARO + 0x0280,\n\tEACOULM0\t= TARO + 0x02a0,\n\tEACGSM\t\t= TARO + 0x02c0,\n\tEATASC\t\t= TARO + 0x0300,\n\tEATASENC0\t= TARO + 0x0320,\n\tEATASCTENC\t= TARO + 0x0340,\n\tEATASENM0\t= TARO + 0x0360,\n\tEATASCTENM\t= TARO + 0x0380,\n\tEATASCSTC0\t= TARO + 0x03a0,\n\tEATASCSTC1\t= TARO + 0x03a4,\n\tEATASCSTM0\t= TARO + 0x03a8,\n\tEATASCSTM1\t= TARO + 0x03ac,\n\tEATASCTC\t= TARO + 0x03b0,\n\tEATASCTM\t= TARO + 0x03b4,\n\tEATASGL0\t= TARO + 0x03c0,\n\tEATASGL1\t= TARO + 0x03c4,\n\tEATASGLR\t= TARO + 0x03c8,\n\tEATASGR\t\t= TARO + 0x03d0,\n\tEATASGRR\t= TARO + 0x03d4,\n\tEATASHCC\t= TARO + 0x03e0,\n\tEATASRIRM\t= TARO + 0x03e4,\n\tEATASSM\t\t= TARO + 0x03e8,\n\tEAUSMFSECN\t= TARO + 0x0400,\n\tEATFECN\t\t= TARO + 0x0404,\n\tEAFSECN\t\t= TARO + 0x0408,\n\tEADQOECN\t= TARO + 0x040c,\n\tEADQSECN\t= TARO + 0x0410,\n\tEACKSECN\t= TARO + 0x0414,\n\tEAEIS0\t\t= TARO + 0x0500,\n\tEAEIE0\t\t= TARO + 0x0504,\n\tEAEID0\t\t= TARO + 0x0508,\n\tEAEIS1\t\t= TARO + 0x0510,\n\tEAEIE1\t\t= TARO + 0x0514,\n\tEAEID1\t\t= TARO + 0x0518,\n\tEAEIS2\t\t= TARO + 0x0520,\n\tEAEIE2\t\t= TARO + 0x0524,\n\tEAEID2\t\t= TARO + 0x0528,\n\tEASCR\t\t= TARO + 0x0580,\n\n\tMPSM\t\t= RMRO + 0x0000,\n\tMPIC\t\t= RMRO + 0x0004,\n\tMPIM\t\t= RMRO + 0x0008,\n\tMIOC\t\t= RMRO + 0x0010,\n\tMIOM\t\t= RMRO + 0x0014,\n\tMXMS\t\t= RMRO + 0x0018,\n\tMTFFC\t\t= RMRO + 0x0020,\n\tMTPFC\t\t= RMRO + 0x0024,\n\tMTPFC2\t\t= RMRO + 0x0028,\n\tMTPFC30\t\t= RMRO + 0x0030,\n\tMTATC0\t\t= RMRO + 0x0050,\n\tMTIM\t\t= RMRO + 0x0060,\n\tMRGC\t\t= RMRO + 0x0080,\n\tMRMAC0\t\t= RMRO + 0x0084,\n\tMRMAC1\t\t= RMRO + 0x0088,\n\tMRAFC\t\t= RMRO + 0x008c,\n\tMRSCE\t\t= RMRO + 0x0090,\n\tMRSCP\t\t= RMRO + 0x0094,\n\tMRSCC\t\t= RMRO + 0x0098,\n\tMRFSCE\t\t= RMRO + 0x009c,\n\tMRFSCP\t\t= RMRO + 0x00a0,\n\tMTRC\t\t= RMRO + 0x00a4,\n\tMRIM\t\t= RMRO + 0x00a8,\n\tMRPFM\t\t= RMRO + 0x00ac,\n\tMPFC0\t\t= RMRO + 0x0100,\n\tMLVC\t\t= RMRO + 0x0180,\n\tMEEEC\t\t= RMRO + 0x0184,\n\tMLBC\t\t= RMRO + 0x0188,\n\tMXGMIIC\t\t= RMRO + 0x0190,\n\tMPCH\t\t= RMRO + 0x0194,\n\tMANC\t\t= RMRO + 0x0198,\n\tMANM\t\t= RMRO + 0x019c,\n\tMPLCA1\t\t= RMRO + 0x01a0,\n\tMPLCA2\t\t= RMRO + 0x01a4,\n\tMPLCA3\t\t= RMRO + 0x01a8,\n\tMPLCA4\t\t= RMRO + 0x01ac,\n\tMPLCAM\t\t= RMRO + 0x01b0,\n\tMHDC1\t\t= RMRO + 0x01c0,\n\tMHDC2\t\t= RMRO + 0x01c4,\n\tMEIS\t\t= RMRO + 0x0200,\n\tMEIE\t\t= RMRO + 0x0204,\n\tMEID\t\t= RMRO + 0x0208,\n\tMMIS0\t\t= RMRO + 0x0210,\n\tMMIE0\t\t= RMRO + 0x0214,\n\tMMID0\t\t= RMRO + 0x0218,\n\tMMIS1\t\t= RMRO + 0x0220,\n\tMMIE1\t\t= RMRO + 0x0224,\n\tMMID1\t\t= RMRO + 0x0228,\n\tMMIS2\t\t= RMRO + 0x0230,\n\tMMIE2\t\t= RMRO + 0x0234,\n\tMMID2\t\t= RMRO + 0x0238,\n\tMMPFTCT\t\t= RMRO + 0x0300,\n\tMAPFTCT\t\t= RMRO + 0x0304,\n\tMPFRCT\t\t= RMRO + 0x0308,\n\tMFCICT\t\t= RMRO + 0x030c,\n\tMEEECT\t\t= RMRO + 0x0310,\n\tMMPCFTCT0\t= RMRO + 0x0320,\n\tMAPCFTCT0\t= RMRO + 0x0330,\n\tMPCFRCT0\t= RMRO + 0x0340,\n\tMHDCC\t\t= RMRO + 0x0350,\n\tMROVFC\t\t= RMRO + 0x0354,\n\tMRHCRCEC\t= RMRO + 0x0358,\n\tMRXBCE\t\t= RMRO + 0x0400,\n\tMRXBCP\t\t= RMRO + 0x0404,\n\tMRGFCE\t\t= RMRO + 0x0408,\n\tMRGFCP\t\t= RMRO + 0x040c,\n\tMRBFC\t\t= RMRO + 0x0410,\n\tMRMFC\t\t= RMRO + 0x0414,\n\tMRUFC\t\t= RMRO + 0x0418,\n\tMRPEFC\t\t= RMRO + 0x041c,\n\tMRNEFC\t\t= RMRO + 0x0420,\n\tMRFMEFC\t\t= RMRO + 0x0424,\n\tMRFFMEFC\t= RMRO + 0x0428,\n\tMRCFCEFC\t= RMRO + 0x042c,\n\tMRFCEFC\t\t= RMRO + 0x0430,\n\tMRRCFEFC\t= RMRO + 0x0434,\n\tMRUEFC\t\t= RMRO + 0x043c,\n\tMROEFC\t\t= RMRO + 0x0440,\n\tMRBOEC\t\t= RMRO + 0x0444,\n\tMTXBCE\t\t= RMRO + 0x0500,\n\tMTXBCP\t\t= RMRO + 0x0504,\n\tMTGFCE\t\t= RMRO + 0x0508,\n\tMTGFCP\t\t= RMRO + 0x050c,\n\tMTBFC\t\t= RMRO + 0x0510,\n\tMTMFC\t\t= RMRO + 0x0514,\n\tMTUFC\t\t= RMRO + 0x0518,\n\tMTEFC\t\t= RMRO + 0x051c,\n\n\tGWMC\t\t= GWRO + 0x0000,\n\tGWMS\t\t= GWRO + 0x0004,\n\tGWIRC\t\t= GWRO + 0x0010,\n\tGWRDQSC\t\t= GWRO + 0x0014,\n\tGWRDQC\t\t= GWRO + 0x0018,\n\tGWRDQAC\t\t= GWRO + 0x001c,\n\tGWRGC\t\t= GWRO + 0x0020,\n\tGWRMFSC0\t= GWRO + 0x0040,\n\tGWRDQDC0\t= GWRO + 0x0060,\n\tGWRDQM0\t\t= GWRO + 0x0080,\n\tGWRDQMLM0\t= GWRO + 0x00a0,\n\tGWMTIRM\t\t= GWRO + 0x0100,\n\tGWMSTLS\t\t= GWRO + 0x0104,\n\tGWMSTLR\t\t= GWRO + 0x0108,\n\tGWMSTSS\t\t= GWRO + 0x010c,\n\tGWMSTSR\t\t= GWRO + 0x0110,\n\tGWMAC0\t\t= GWRO + 0x0120,\n\tGWMAC1\t\t= GWRO + 0x0124,\n\tGWVCC\t\t= GWRO + 0x0130,\n\tGWVTC\t\t= GWRO + 0x0134,\n\tGWTTFC\t\t= GWRO + 0x0138,\n\tGWTDCAC00\t= GWRO + 0x0140,\n\tGWTDCAC10\t= GWRO + 0x0144,\n\tGWTSDCC0\t= GWRO + 0x0160,\n\tGWTNM\t\t= GWRO + 0x0180,\n\tGWTMNM\t\t= GWRO + 0x0184,\n\tGWAC\t\t= GWRO + 0x0190,\n\tGWDCBAC0\t= GWRO + 0x0194,\n\tGWDCBAC1\t= GWRO + 0x0198,\n\tGWIICBSC\t= GWRO + 0x019c,\n\tGWMDNC\t\t= GWRO + 0x01a0,\n\tGWTRC0\t\t= GWRO + 0x0200,\n\tGWTPC0\t\t= GWRO + 0x0300,\n\tGWARIRM\t\t= GWRO + 0x0380,\n\tGWDCC0\t\t= GWRO + 0x0400,\n\tGWAARSS\t\t= GWRO + 0x0800,\n\tGWAARSR0\t= GWRO + 0x0804,\n\tGWAARSR1\t= GWRO + 0x0808,\n\tGWIDAUAS0\t= GWRO + 0x0840,\n\tGWIDASM0\t= GWRO + 0x0880,\n\tGWIDASAM00\t= GWRO + 0x0900,\n\tGWIDASAM10\t= GWRO + 0x0904,\n\tGWIDACAM00\t= GWRO + 0x0980,\n\tGWIDACAM10\t= GWRO + 0x0984,\n\tGWGRLC\t\t= GWRO + 0x0a00,\n\tGWGRLULC\t= GWRO + 0x0a04,\n\tGWRLIVC0\t= GWRO + 0x0a80,\n\tGWRLULC0\t= GWRO + 0x0a84,\n\tGWIDPC\t\t= GWRO + 0x0b00,\n\tGWIDC0\t\t= GWRO + 0x0c00,\n\tGWDIS0\t\t= GWRO + 0x1100,\n\tGWDIE0\t\t= GWRO + 0x1104,\n\tGWDID0\t\t= GWRO + 0x1108,\n\tGWTSDIS\t\t= GWRO + 0x1180,\n\tGWTSDIE\t\t= GWRO + 0x1184,\n\tGWTSDID\t\t= GWRO + 0x1188,\n\tGWEIS0\t\t= GWRO + 0x1190,\n\tGWEIE0\t\t= GWRO + 0x1194,\n\tGWEID0\t\t= GWRO + 0x1198,\n\tGWEIS1\t\t= GWRO + 0x11a0,\n\tGWEIE1\t\t= GWRO + 0x11a4,\n\tGWEID1\t\t= GWRO + 0x11a8,\n\tGWEIS20\t\t= GWRO + 0x1200,\n\tGWEIE20\t\t= GWRO + 0x1204,\n\tGWEID20\t\t= GWRO + 0x1208,\n\tGWEIS3\t\t= GWRO + 0x1280,\n\tGWEIE3\t\t= GWRO + 0x1284,\n\tGWEID3\t\t= GWRO + 0x1288,\n\tGWEIS4\t\t= GWRO + 0x1290,\n\tGWEIE4\t\t= GWRO + 0x1294,\n\tGWEID4\t\t= GWRO + 0x1298,\n\tGWEIS5\t\t= GWRO + 0x12a0,\n\tGWEIE5\t\t= GWRO + 0x12a4,\n\tGWEID5\t\t= GWRO + 0x12a8,\n\tGWSCR0\t\t= GWRO + 0x1800,\n\tGWSCR1\t\t= GWRO + 0x1900,\n};\n\n \nenum rswitch_etha_mode {\n\tEAMC_OPC_RESET,\n\tEAMC_OPC_DISABLE,\n\tEAMC_OPC_CONFIG,\n\tEAMC_OPC_OPERATION,\n};\n\n#define EAMS_OPS_MASK\t\tEAMC_OPC_OPERATION\n\n#define EAVCC_VEM_SC_TAG\t(0x3 << 16)\n\n#define MPIC_PIS_MII\t\t0x00\n#define MPIC_PIS_GMII\t\t0x02\n#define MPIC_PIS_XGMII\t\t0x04\n#define MPIC_LSC_SHIFT\t\t3\n#define MPIC_LSC_100M\t\t(1 << MPIC_LSC_SHIFT)\n#define MPIC_LSC_1G\t\t(2 << MPIC_LSC_SHIFT)\n#define MPIC_LSC_2_5G\t\t(3 << MPIC_LSC_SHIFT)\n\n#define MDIO_READ_C45\t\t0x03\n#define MDIO_WRITE_C45\t\t0x01\n\n#define MPSM_PSME\t\tBIT(0)\n#define MPSM_MFF_C45\t\tBIT(2)\n#define MPSM_PRD_SHIFT\t\t16\n#define MPSM_PRD_MASK\t\tGENMASK(31, MPSM_PRD_SHIFT)\n\n \n#define MMIS1_PAACS             BIT(2)  \n#define MMIS1_PWACS             BIT(1)  \n#define MMIS1_PRACS             BIT(0)  \n#define MMIS1_CLEAR_FLAGS       0xf\n\n#define MPIC_PSMCS_SHIFT\t16\n#define MPIC_PSMCS_MASK\t\tGENMASK(22, MPIC_PSMCS_SHIFT)\n#define MPIC_PSMCS(val)\t\t((val) << MPIC_PSMCS_SHIFT)\n\n#define MPIC_PSMHT_SHIFT\t24\n#define MPIC_PSMHT_MASK\t\tGENMASK(26, MPIC_PSMHT_SHIFT)\n#define MPIC_PSMHT(val)\t\t((val) << MPIC_PSMHT_SHIFT)\n\n#define MLVC_PLV\t\tBIT(16)\n\n \nenum rswitch_gwca_mode {\n\tGWMC_OPC_RESET,\n\tGWMC_OPC_DISABLE,\n\tGWMC_OPC_CONFIG,\n\tGWMC_OPC_OPERATION,\n};\n\n#define GWMS_OPS_MASK\t\tGWMC_OPC_OPERATION\n\n#define GWMTIRM_MTIOG\t\tBIT(0)\n#define GWMTIRM_MTR\t\tBIT(1)\n\n#define GWVCC_VEM_SC_TAG\t(0x3 << 16)\n\n#define GWARIRM_ARIOG\t\tBIT(0)\n#define GWARIRM_ARR\t\tBIT(1)\n\n#define GWDCC_BALR\t\tBIT(24)\n#define GWDCC_DCP_MASK\t\tGENMASK(18, 16)\n#define GWDCC_DCP(prio)\t\tFIELD_PREP(GWDCC_DCP_MASK, (prio))\n#define GWDCC_DQT\t\tBIT(11)\n#define GWDCC_ETS\t\tBIT(9)\n#define GWDCC_EDE\t\tBIT(8)\n\n#define GWTRC(queue)\t\t(GWTRC0 + (queue) / 32 * 4)\n#define GWTPC_PPPL(ipv)\t\tBIT(ipv)\n#define GWDCC_OFFS(queue)\t(GWDCC0 + (queue) * 4)\n\n#define GWDIS(i)\t\t(GWDIS0 + (i) * 0x10)\n#define GWDIE(i)\t\t(GWDIE0 + (i) * 0x10)\n#define GWDID(i)\t\t(GWDID0 + (i) * 0x10)\n\n \n#define RRC_RR\t\t\tBIT(0)\n#define RRC_RR_CLR\t\t0\n#define\tRCEC_ACE_DEFAULT\t(BIT(0) | BIT(AGENT_INDEX_GWCA))\n#define RCEC_RCE\t\tBIT(16)\n#define RCDC_RCD\t\tBIT(16)\n\n#define CABPIRM_BPIOG\t\tBIT(0)\n#define CABPIRM_BPR\t\tBIT(1)\n\n#define CABPPFLC_INIT_VALUE\t0x00800080\n\n \n#define FWPC0_LTHTA\t\tBIT(0)\n#define FWPC0_IP4UE\t\tBIT(3)\n#define FWPC0_IP4TE\t\tBIT(4)\n#define FWPC0_IP4OE\t\tBIT(5)\n#define FWPC0_L2SE\t\tBIT(9)\n#define FWPC0_IP4EA\t\tBIT(10)\n#define FWPC0_IPDSA\t\tBIT(12)\n#define FWPC0_IPHLA\t\tBIT(18)\n#define FWPC0_MACSDA\t\tBIT(20)\n#define FWPC0_MACHLA\t\tBIT(26)\n#define FWPC0_MACHMA\t\tBIT(27)\n#define FWPC0_VLANSA\t\tBIT(28)\n\n#define FWPC0(i)\t\t(FWPC00 + (i) * 0x10)\n#define FWPC0_DEFAULT\t\t(FWPC0_LTHTA | FWPC0_IP4UE | FWPC0_IP4TE | \\\n\t\t\t\t FWPC0_IP4OE | FWPC0_L2SE | FWPC0_IP4EA | \\\n\t\t\t\t FWPC0_IPDSA | FWPC0_IPHLA | FWPC0_MACSDA | \\\n\t\t\t\t FWPC0_MACHLA |\tFWPC0_MACHMA | FWPC0_VLANSA)\n#define FWPC1(i)\t\t(FWPC10 + (i) * 0x10)\n#define FWPC1_DDE\t\tBIT(0)\n\n#define\tFWPBFC(i)\t\t(FWPBFC0 + (i) * 0x10)\n\n#define FWPBFCSDC(j, i)         (FWPBFCSDC00 + (i) * 0x10 + (j) * 0x04)\n\n \n#define TPEMIMC7(queue)\t\t(TPEMIMC70 + (queue) * 4)\n\n \nenum RX_DS_CC_BIT {\n\tRX_DS\t= 0x0fff,  \n\tRX_TR\t= 0x1000,  \n\tRX_EI\t= 0x2000,  \n\tRX_PS\t= 0xc000,  \n};\n\nenum TX_DS_TAGL_BIT {\n\tTX_DS\t= 0x0fff,  \n\tTX_TAGL\t= 0xf000,  \n};\n\nenum DIE_DT {\n\t \n\tDT_FSINGLE\t= 0x80,\n\tDT_FSTART\t= 0x90,\n\tDT_FMID\t\t= 0xa0,\n\tDT_FEND\t\t= 0xb0,\n\n\t \n\tDT_LEMPTY\t= 0xc0,\n\tDT_EEMPTY\t= 0xd0,\n\tDT_LINKFIX\t= 0x00,\n\tDT_LINK\t\t= 0xe0,\n\tDT_EOS\t\t= 0xf0,\n\t \n\tDT_FEMPTY\t= 0x40,\n\tDT_FEMPTY_IS\t= 0x10,\n\tDT_FEMPTY_IC\t= 0x20,\n\tDT_FEMPTY_ND\t= 0x30,\n\tDT_FEMPTY_START\t= 0x50,\n\tDT_FEMPTY_MID\t= 0x60,\n\tDT_FEMPTY_END\t= 0x70,\n\n\tDT_MASK\t\t= 0xf0,\n\tDIE\t\t= 0x08,\t \n};\n\n \n#define INFO1_FMT\t\tBIT(2)\n#define INFO1_TXC\t\tBIT(3)\n\n \n#define INFO1_TSUN(val)\t\t((u64)(val) << 8ULL)\n#define INFO1_IPV(prio)\t\t((u64)(prio) << 28ULL)\n#define INFO1_CSD0(index)\t((u64)(index) << 32ULL)\n#define INFO1_CSD1(index)\t((u64)(index) << 40ULL)\n#define INFO1_DV(port_vector)\t((u64)(port_vector) << 48ULL)\n\n \n#define INFO1_SPN(port)\t\t((u64)(port) << 36ULL)\n\n \n#define TS_DESC_TSUN(dptrl)\t((dptrl) & GENMASK(7, 0))\n#define TS_DESC_SPN(dptrl)\t(((dptrl) & GENMASK(10, 8)) >> 8)\n#define TS_DESC_DPN(dptrl)\t(((dptrl) & GENMASK(17, 16)) >> 16)\n#define TS_DESC_TN(dptrl)\t((dptrl) & BIT(24))\n\nstruct rswitch_desc {\n\t__le16 info_ds;\t \n\tu8 die_dt;\t \n\t__u8  dptrh;\t \n\t__le32 dptrl;\t \n} __packed;\n\nstruct rswitch_ts_desc {\n\tstruct rswitch_desc desc;\n\t__le32 ts_nsec;\n\t__le32 ts_sec;\n} __packed;\n\nstruct rswitch_ext_desc {\n\tstruct rswitch_desc desc;\n\t__le64 info1;\n} __packed;\n\nstruct rswitch_ext_ts_desc {\n\tstruct rswitch_desc desc;\n\t__le64 info1;\n\t__le32 ts_nsec;\n\t__le32 ts_sec;\n} __packed;\n\nstruct rswitch_etha {\n\tint index;\n\tvoid __iomem *addr;\n\tvoid __iomem *coma_addr;\n\tbool external_phy;\n\tstruct mii_bus *mii;\n\tphy_interface_t phy_interface;\n\tu32 psmcs;\n\tu8 mac_addr[MAX_ADDR_LEN];\n\tint link;\n\tint speed;\n\n\t \n\tbool operated;\n};\n\n \nstruct rswitch_gwca_queue {\n\tunion {\n\t\tstruct rswitch_ext_desc *tx_ring;\n\t\tstruct rswitch_ext_ts_desc *rx_ring;\n\t\tstruct rswitch_ts_desc *ts_ring;\n\t};\n\n\t \n\tdma_addr_t ring_dma;\n\tint ring_size;\n\tint cur;\n\tint dirty;\n\n\t \n\tint index;\n\tbool dir_tx;\n\tstruct sk_buff **skbs;\n\tstruct net_device *ndev;\t \n};\n\nstruct rswitch_gwca_ts_info {\n\tstruct sk_buff *skb;\n\tstruct list_head list;\n\n\tint port;\n\tu8 tag;\n};\n\n#define RSWITCH_NUM_IRQ_REGS\t(RSWITCH_MAX_NUM_QUEUES / BITS_PER_TYPE(u32))\nstruct rswitch_gwca {\n\tint index;\n\tstruct rswitch_desc *linkfix_table;\n\tdma_addr_t linkfix_table_dma;\n\tu32 linkfix_table_size;\n\tstruct rswitch_gwca_queue *queues;\n\tint num_queues;\n\tstruct rswitch_gwca_queue ts_queue;\n\tstruct list_head ts_info_list;\n\tDECLARE_BITMAP(used, RSWITCH_MAX_NUM_QUEUES);\n\tu32 tx_irq_bits[RSWITCH_NUM_IRQ_REGS];\n\tu32 rx_irq_bits[RSWITCH_NUM_IRQ_REGS];\n\tint speed;\n};\n\n#define NUM_QUEUES_PER_NDEV\t2\nstruct rswitch_device {\n\tstruct rswitch_private *priv;\n\tstruct net_device *ndev;\n\tstruct napi_struct napi;\n\tvoid __iomem *addr;\n\tstruct rswitch_gwca_queue *tx_queue;\n\tstruct rswitch_gwca_queue *rx_queue;\n\tu8 ts_tag;\n\tbool disabled;\n\n\tint port;\n\tstruct rswitch_etha *etha;\n\tstruct device_node *np_port;\n\tstruct phy *serdes;\n};\n\nstruct rswitch_mfwd_mac_table_entry {\n\tint queue_index;\n\tunsigned char addr[MAX_ADDR_LEN];\n};\n\nstruct rswitch_mfwd {\n\tstruct rswitch_mac_table_entry *mac_table_entries;\n\tint num_mac_table_entries;\n};\n\nstruct rswitch_private {\n\tstruct platform_device *pdev;\n\tvoid __iomem *addr;\n\tstruct rcar_gen4_ptp_private *ptp_priv;\n\n\tstruct rswitch_device *rdev[RSWITCH_NUM_PORTS];\n\tDECLARE_BITMAP(opened_ports, RSWITCH_NUM_PORTS);\n\n\tstruct rswitch_gwca gwca;\n\tstruct rswitch_etha etha[RSWITCH_NUM_PORTS];\n\tstruct rswitch_mfwd mfwd;\n\n\tspinlock_t lock;\t \n\tstruct clk *clk;\n\n\tbool etha_no_runtime_change;\n\tbool gwca_halt;\n};\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}