(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(2'h3):(1'h0)] wire55;
  wire signed [(4'h8):(1'h0)] wire54;
  wire [(4'hb):(1'h0)] wire53;
  wire signed [(3'h6):(1'h0)] wire52;
  wire signed [(4'h8):(1'h0)] wire50;
  wire [(4'ha):(1'h0)] wire4;
  assign y = {wire55, wire54, wire53, wire52, wire50, wire4, (1'h0)};
  assign wire4 = (($unsigned(wire0) || $unsigned((wire1 ?
                     wire3 : wire3))) == (~|($unsigned(wire3) ?
                     {wire1} : (8'ha5))));
  module5 #() modinst51 (.y(wire50), .wire9(wire1), .clk(clk), .wire7(wire0), .wire6(wire3), .wire8(wire4));
  assign wire52 = $unsigned((wire3[(1'h1):(1'h1)] != ($unsigned(wire2) ?
                      wire4[(1'h1):(1'h1)] : (wire4 * wire4))));
  assign wire53 = $signed($unsigned(wire50[(4'h8):(3'h4)]));
  assign wire54 = ((&($unsigned((8'hac)) - (wire3 ?
                      wire53 : wire50))) & wire2[(3'h4):(1'h0)]);
  module11 #() modinst56 (wire55, clk, wire54, wire52, wire4, wire53);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5
#(parameter param49 = ((8'h9f) ? (|({(8'ha6)} ? {(8'ha3)} : (^~(8'ha8)))) : ((&(~|(8'haa))) & ({(8'hab)} ? (8'ha6) : ((8'ha7) ? (8'ha9) : (8'ha6))))))
(y, clk, wire6, wire7, wire8, wire9);
  output wire [(32'h3a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire6;
  input wire signed [(4'hb):(1'h0)] wire7;
  input wire signed [(4'ha):(1'h0)] wire8;
  input wire [(4'ha):(1'h0)] wire9;
  wire signed [(4'ha):(1'h0)] wire10;
  wire signed [(2'h3):(1'h0)] wire27;
  wire signed [(3'h6):(1'h0)] wire39;
  wire signed [(3'h7):(1'h0)] wire41;
  wire signed [(4'h8):(1'h0)] wire42;
  wire [(2'h2):(1'h0)] wire44;
  wire signed [(4'ha):(1'h0)] wire46;
  wire signed [(3'h6):(1'h0)] wire47;
  reg signed [(3'h5):(1'h0)] reg43 = (1'h0);
  assign y = {wire10,
                 wire27,
                 wire39,
                 wire41,
                 wire42,
                 wire44,
                 wire46,
                 wire47,
                 reg43,
                 (1'h0)};
  assign wire10 = wire8[(2'h2):(1'h0)];
  module11 #() modinst28 (wire27, clk, wire8, wire9, wire7, wire10);
  module29 #() modinst40 (wire39, clk, wire9, wire27, wire6, wire10);
  assign wire41 = $signed(wire7);
  assign wire42 = (wire27 ?
                      wire9[(3'h7):(2'h2)] : {$signed(((8'h9e) > wire10))});
  always
    @(posedge clk) begin
      reg43 <= ((wire9[(3'h4):(2'h3)] ?
          wire42[(1'h0):(1'h0)] : $unsigned(wire41[(3'h7):(3'h5)])) * $unsigned($unsigned($signed(wire41))));
    end
  module29 #() modinst45 (wire44, clk, wire7, wire6, wire8, wire39);
  assign wire46 = $signed(({(wire44 && wire10)} ?
                      $signed({wire7}) : ((wire27 ?
                          reg43 : wire27) == (^wire10))));
  module11 #() modinst48 (wire47, clk, wire9, wire7, reg43, wire10);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module29
#(parameter param38 = (^~((((8'ha7) ? (8'ha3) : (8'ha2)) == ((8'hab) ? (8'ha2) : (8'ha0))) > (|{(8'ha8)}))))
(y, clk, wire33, wire32, wire31, wire30);
  output wire [(32'h1e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire33;
  input wire [(2'h3):(1'h0)] wire32;
  input wire signed [(4'ha):(1'h0)] wire31;
  input wire [(2'h2):(1'h0)] wire30;
  wire [(3'h7):(1'h0)] wire37;
  wire [(4'h9):(1'h0)] wire36;
  wire [(4'h9):(1'h0)] wire35;
  wire [(3'h4):(1'h0)] wire34;
  assign y = {wire37, wire36, wire35, wire34, (1'h0)};
  assign wire34 = wire31;
  assign wire35 = (wire30[(1'h0):(1'h0)] << wire32);
  assign wire36 = $signed(((wire32[(1'h1):(1'h1)] ?
                          $signed(wire31) : wire33[(4'h8):(3'h4)]) ?
                      {$unsigned(wire32)} : $unsigned(((8'ha2) ?
                          wire34 : wire31))));
  assign wire37 = ($unsigned({{wire30}}) ? $unsigned((~&wire32)) : wire33);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module11
#(parameter param26 = ((~(8'hab)) ? (~|(^((8'ha5) ? (8'ha3) : (8'ha6)))) : ({((8'haa) & (8'ha3))} <<< (+(~|(8'hae))))))
(y, clk, wire15, wire14, wire13, wire12);
  output wire [(32'h3f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire15;
  input wire signed [(2'h2):(1'h0)] wire14;
  input wire [(3'h5):(1'h0)] wire13;
  input wire [(4'h8):(1'h0)] wire12;
  wire signed [(2'h2):(1'h0)] wire25;
  wire [(4'hb):(1'h0)] wire21;
  wire signed [(2'h3):(1'h0)] wire20;
  wire [(2'h2):(1'h0)] wire19;
  wire [(4'hb):(1'h0)] wire18;
  wire [(4'hb):(1'h0)] wire17;
  wire signed [(4'ha):(1'h0)] wire16;
  reg [(3'h5):(1'h0)] reg24 = (1'h0);
  reg [(2'h2):(1'h0)] reg23 = (1'h0);
  reg [(3'h5):(1'h0)] reg22 = (1'h0);
  assign y = {wire25,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 reg24,
                 reg23,
                 reg22,
                 (1'h0)};
  assign wire16 = wire14;
  assign wire17 = (+{(+(wire14 ? wire13 : wire15))});
  assign wire18 = (~^{$unsigned(wire17)});
  assign wire19 = (~&(wire17[(1'h0):(1'h0)] >>> ((wire18 | wire13) ?
                      (wire14 >= (8'h9d)) : {wire13})));
  assign wire20 = $unsigned(($unsigned(wire18[(4'h8):(3'h6)]) ?
                      (~&((8'hab) ?
                          wire16 : wire16)) : $unsigned($unsigned(wire14))));
  assign wire21 = (($signed(wire18[(3'h7):(2'h3)]) ?
                      $signed((wire18 >>> wire15)) : $signed(wire20)) == $unsigned(wire15));
  always
    @(posedge clk) begin
      reg22 <= wire12[(3'h7):(3'h5)];
      reg23 <= (^~{wire15[(2'h3):(1'h1)]});
      reg24 <= wire14;
    end
  assign wire25 = {$unsigned(((wire14 <<< wire20) >> (&reg23)))};
endmodule