// Seed: 4161538779
module module_0;
  bit id_1;
  bit id_2;
  always id_1 <= -1'b0 < id_2;
  assign id_1 = -1;
  assign id_1 = id_2;
  assign id_1 = -1;
  always $display;
  assign id_1 = -1'd0 ^ id_2;
  reg id_3;
  always @(posedge "") id_2 <= 1;
  if (id_1) begin : LABEL_0
    wire id_4;
  end else reg id_5;
  always id_2 = -1;
  assign id_2 = id_3;
  always id_3 = id_3;
  assign id_1 = id_5;
  assign id_3 = id_3;
  assign id_1 = id_5;
  assign id_2 = 1'd0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output uwire id_3,
    id_21 = -1,
    input wand id_4,
    id_22,
    output uwire id_5,
    input uwire id_6,
    output wor id_7,
    input tri0 id_8,
    output uwire void id_9,
    input uwire id_10,
    input wire id_11,
    input wand id_12,
    input supply1 id_13,
    output tri id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wand id_17,
    output supply1 id_18,
    input supply1 id_19
);
  tri id_23 = (-1);
  module_0 modCall_1 ();
  assign id_9 = id_1;
endmodule
