{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554551962275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554551962275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 06 19:59:22 2019 " "Processing started: Sat Apr 06 19:59:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554551962275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554551962275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off muliplyCPU -c muliplyCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off muliplyCPU -c muliplyCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554551962275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554551963072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../rtl/REG.v" "" { Text "E:/fpga/muliplyCPU/rtl/REG.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../rtl/PC.v" "" { Text "E:/fpga/muliplyCPU/rtl/PC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../rtl/MEM_WB.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM_WB.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "../rtl/MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/MEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/im.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "../rtl/IM.v" "" { Text "E:/fpga/muliplyCPU/rtl/IM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../rtl/IF_ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/IF_ID.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../rtl/ID_EX.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID_EX.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../rtl/ID.v" "" { Text "E:/fpga/muliplyCPU/rtl/ID.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/hilo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/hilo.v" { { "Info" "ISGN_ENTITY_NAME" "1 HILO " "Found entity 1: HILO" {  } { { "../rtl/HILO.v" "" { Text "E:/fpga/muliplyCPU/rtl/HILO.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/exe.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "../rtl/EXE.v" "" { Text "E:/fpga/muliplyCPU/rtl/EXE.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../rtl/EX_MEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/EX_MEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/define.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/muliplycpu/rtl/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "../rtl/DATAMEM.v" "" { Text "E:/fpga/muliplyCPU/rtl/DATAMEM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "../rtl/CTRL.v" "" { Text "E:/fpga/muliplyCPU/rtl/CTRL.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963259 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 CPU.v(171) " "Verilog HDL Expression warning at CPU.v(171): truncated literal to match 25 bits" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 171 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1554551963259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../rtl/CPU.v" "" { Text "E:/fpga/muliplyCPU/rtl/CPU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/cp0.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/cp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CP0 " "Found entity 1: CP0" {  } { { "../rtl/CP0.v" "" { Text "E:/fpga/muliplyCPU/rtl/CP0.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "../rtl/CLOCK.v" "" { Text "E:/fpga/muliplyCPU/rtl/CLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_LED " "Found entity 1: SEG_LED" {  } { { "../rtl/SEG_LED.v" "" { Text "E:/fpga/muliplyCPU/rtl/SEG_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../rtl/UART.v" "" { Text "E:/fpga/muliplyCPU/rtl/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/uartdata.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/muliplycpu/rtl/uartdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTDATA " "Found entity 1: UARTDATA" {  } { { "../rtl/UARTDATA.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554551963290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 UARTPACKAGE.v(62) " "Verilog HDL Expression warning at UARTPACKAGE.v(62): truncated literal to match 3 bits" {  } { { "../rtl/UARTPACKAGE.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTPACKAGE.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 UARTPACKAGE.v(99) " "Verilog HDL Expression warning at UARTPACKAGE.v(99): truncated literal to match 1 bits" {  } { { "../rtl/UARTPACKAGE.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTPACKAGE.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"regdata\";  expecting \";\" UARTPACKAGE.v(99) " "Verilog HDL syntax error at UARTPACKAGE.v(99) near text \"regdata\";  expecting \";\"" {  } { { "../rtl/UARTPACKAGE.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTPACKAGE.v" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 UARTPACKAGE.v(100) " "Verilog HDL Expression warning at UARTPACKAGE.v(100): truncated literal to match 1 bits" {  } { { "../rtl/UARTPACKAGE.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTPACKAGE.v" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"regaddr\";  expecting \";\" UARTPACKAGE.v(100) " "Verilog HDL syntax error at UARTPACKAGE.v(100) near text \"regaddr\";  expecting \";\"" {  } { { "../rtl/UARTPACKAGE.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTPACKAGE.v" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UARTPACKAGE UARTPACKAGE.v(2) " "Ignored design unit \"UARTPACKAGE\" at UARTPACKAGE.v(2) due to previous errors" {  } { { "../rtl/UARTPACKAGE.v" "" { Text "E:/fpga/muliplyCPU/rtl/UARTPACKAGE.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/muliplycpu/rtl/uartpackage.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga/muliplycpu/rtl/uartpackage.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554551963290 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554551963415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 06 19:59:23 2019 " "Processing ended: Sat Apr 06 19:59:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554551963415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554551963415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554551963415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554551963415 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554551964056 ""}
