TimeQuest Timing Analyzer report for GSensor
Sun Apr 12 17:27:17 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 12. Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'
 13. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 38. Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 39. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Report
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 63. Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 64. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 66. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 67. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Output Enable Times
 78. Minimum Output Enable Times
 79. Output Disable Times
 80. Minimum Output Disable Times
 81. Fast 1200mV 0C Model Metastability Report
 82. Multicorner Timing Analysis Summary
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths
 99. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; GSensor                                                         ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency  ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz   ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz    ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz    ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
; vga:u_vga|v_sync                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000   ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { vga:u_vga|v_sync }                                     ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 13.84 MHz  ; 13.84 MHz       ; CLOCK_50                                             ;      ;
; 95.74 MHz  ; 95.74 MHz       ; vga:u_vga|v_sync                                     ;      ;
; 187.02 MHz ; 187.02 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; -78.550 ; -2948.008     ;
; vga:u_vga|v_sync                                     ; -9.445  ; -131.175      ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.884  ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.798 ; -2.894        ;
; CLOCK_50                                             ; 0.287  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.702 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.901 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.576   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.747 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; -78.550 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.907     ;
; -78.548 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.905     ;
; -78.530 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.894     ;
; -78.530 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.894     ;
; -78.433 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.790     ;
; -78.431 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.788     ;
; -78.422 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.778     ;
; -78.420 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.776     ;
; -78.420 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.776     ;
; -78.420 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.776     ;
; -78.420 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.776     ;
; -78.415 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.772     ;
; -78.413 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.770     ;
; -78.413 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.777     ;
; -78.413 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.777     ;
; -78.395 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.759     ;
; -78.395 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.759     ;
; -78.368 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.724     ;
; -78.365 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.722     ;
; -78.365 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.722     ;
; -78.363 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.720     ;
; -78.363 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.720     ;
; -78.345 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.709     ;
; -78.345 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.709     ;
; -78.345 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.709     ;
; -78.345 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.709     ;
; -78.305 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.661     ;
; -78.303 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.659     ;
; -78.303 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.659     ;
; -78.303 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.659     ;
; -78.303 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.659     ;
; -78.287 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.643     ;
; -78.285 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.641     ;
; -78.285 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.641     ;
; -78.285 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.641     ;
; -78.285 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.641     ;
; -78.251 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.607     ;
; -78.237 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.593     ;
; -78.237 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.593     ;
; -78.235 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.591     ;
; -78.235 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.591     ;
; -78.235 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.591     ;
; -78.235 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.591     ;
; -78.235 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.591     ;
; -78.235 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.591     ;
; -78.235 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.591     ;
; -78.235 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.591     ;
; -78.233 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.589     ;
; -78.216 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.572     ;
; -78.183 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.539     ;
; -78.183 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.539     ;
; -78.181 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.538     ;
; -78.179 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.536     ;
; -78.161 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.525     ;
; -78.161 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.525     ;
; -78.118 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.475     ;
; -78.116 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.473     ;
; -78.112 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.469     ;
; -78.110 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.467     ;
; -78.099 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.455     ;
; -78.098 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.462     ;
; -78.098 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.462     ;
; -78.092 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.456     ;
; -78.092 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.456     ;
; -78.081 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.437     ;
; -78.053 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.409     ;
; -78.051 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.407     ;
; -78.051 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.407     ;
; -78.051 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.407     ;
; -78.051 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.407     ;
; -78.031 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.387     ;
; -78.031 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.387     ;
; -78.021 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.378     ;
; -78.021 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.378     ;
; -78.021 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.378     ;
; -78.019 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.376     ;
; -78.001 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.365     ;
; -78.001 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.121     ; 77.365     ;
; -77.999 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.355     ;
; -77.990 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.346     ;
; -77.988 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.344     ;
; -77.988 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.344     ;
; -77.988 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.344     ;
; -77.988 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.344     ;
; -77.984 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.340     ;
; -77.982 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.338     ;
; -77.982 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.338     ;
; -77.982 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.338     ;
; -77.982 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.338     ;
; -77.936 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.292     ;
; -77.930 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.286     ;
; -77.904 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.261     ;
; -77.904 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.261     ;
; -77.893 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.249     ;
; -77.891 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.247     ;
; -77.891 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.247     ;
; -77.891 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.247     ;
; -77.891 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.129     ; 77.247     ;
; -77.886 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.243     ;
; -77.886 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -1.128     ; 77.243     ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                       ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -9.445 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.382     ;
; -9.375 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.312     ;
; -9.366 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.303     ;
; -9.334 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.271     ;
; -9.316 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.253     ;
; -9.285 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.222     ;
; -9.276 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.213     ;
; -9.244 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.181     ;
; -9.215 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.152     ;
; -9.212 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.149     ;
; -9.193 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.130     ;
; -9.180 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.117     ;
; -9.156 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.093     ;
; -9.154 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.091     ;
; -9.150 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.087     ;
; -9.114 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.051     ;
; -9.082 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.019     ;
; -9.075 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 10.012     ;
; -9.043 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.980      ;
; -9.033 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.970      ;
; -9.025 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.962      ;
; -8.994 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.931      ;
; -8.993 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.930      ;
; -8.990 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.927      ;
; -8.989 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.926      ;
; -8.899 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.836      ;
; -8.890 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.827      ;
; -8.819 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.756      ;
; -8.800 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.737      ;
; -8.729 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.666      ;
; -8.698 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.635      ;
; -8.665 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.602      ;
; -8.630 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.567      ;
; -8.599 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.536      ;
; -8.595 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.532      ;
; -8.567 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.504      ;
; -8.528 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.465      ;
; -8.505 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.442      ;
; -8.505 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.442      ;
; -8.482 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.419      ;
; -8.473 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.410      ;
; -8.470 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.407      ;
; -8.446 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.383      ;
; -8.355 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.292      ;
; -8.347 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.284      ;
; -8.304 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.241      ;
; -8.265 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.202      ;
; -8.244 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.181      ;
; -8.129 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.066      ;
; -8.064 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 9.001      ;
; -8.052 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.989      ;
; -8.009 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.946      ;
; -7.962 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.899      ;
; -7.904 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.841      ;
; -7.875 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.812      ;
; -7.872 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.809      ;
; -7.849 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.786      ;
; -7.836 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.773      ;
; -7.812 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.749      ;
; -7.731 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.668      ;
; -7.726 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.663      ;
; -7.699 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.636      ;
; -7.676 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.613      ;
; -7.629 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.566      ;
; -7.609 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.546      ;
; -7.591 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.850     ;
; -7.585 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.522      ;
; -7.508 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.767     ;
; -7.449 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.708     ;
; -7.365 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.624     ;
; -7.357 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.294      ;
; -7.339 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.598     ;
; -7.337 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.274      ;
; -7.319 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.578     ;
; -7.300 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.559     ;
; -7.284 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.543     ;
; -7.283 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.542     ;
; -7.282 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.541     ;
; -7.276 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.535     ;
; -7.241 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.178      ;
; -7.236 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.495     ;
; -7.223 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.482     ;
; -7.212 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.149      ;
; -7.194 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.453     ;
; -7.186 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.445     ;
; -7.184 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.121      ;
; -7.180 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.117      ;
; -7.177 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.436     ;
; -7.177 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.114      ;
; -7.130 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.389     ;
; -7.130 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.389     ;
; -7.122 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.381     ;
; -7.113 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.372     ;
; -7.109 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.046      ;
; -7.074 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.333     ;
; -7.067 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.326     ;
; -7.065 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 8.002      ;
; -7.057 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.316     ;
; -7.043 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.844      ; 10.302     ;
; -7.034 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.058     ; 7.971      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.884  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.352     ; 3.709      ;
; 13.918  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.676      ;
; 13.918  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.676      ;
; 13.918  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.676      ;
; 13.918  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.676      ;
; 13.918  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.676      ;
; 13.918  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.676      ;
; 13.918  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.676      ;
; 13.918  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.676      ;
; 14.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.071      ;
; 14.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.071      ;
; 14.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.071      ;
; 14.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.071      ;
; 14.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.071      ;
; 14.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.071      ;
; 14.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.071      ;
; 14.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.351     ; 3.071      ;
; 15.005  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.349     ; 2.591      ;
; 15.112  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.487      ;
; 15.112  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.487      ;
; 15.244  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.355      ;
; 15.244  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.355      ;
; 15.244  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.355      ;
; 15.244  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.355      ;
; 15.432  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.167      ;
; 15.432  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.167      ;
; 15.432  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.167      ;
; 15.432  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.167      ;
; 15.432  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.167      ;
; 15.432  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.167      ;
; 15.432  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.167      ;
; 16.386  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.213      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.653 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.084     ; 5.258      ;
; 494.687 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 5.225      ;
; 494.687 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 5.225      ;
; 494.687 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 5.225      ;
; 494.687 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 5.225      ;
; 494.687 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 5.225      ;
; 494.687 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 5.225      ;
; 494.687 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 5.225      ;
; 494.687 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.083     ; 5.225      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.894 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.033      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.908 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 5.019      ;
; 494.928 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 5.000      ;
; 494.928 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 5.000      ;
; 494.928 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 5.000      ;
; 494.928 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 5.000      ;
; 494.928 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 5.000      ;
; 494.928 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 5.000      ;
; 494.928 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 5.000      ;
; 494.928 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 5.000      ;
; 494.942 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.986      ;
; 494.942 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.986      ;
; 494.942 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.986      ;
; 494.942 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.986      ;
; 494.942 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.986      ;
; 494.942 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.986      ;
; 494.942 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.986      ;
; 494.942 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 4.986      ;
; 495.232 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.078     ; 4.685      ;
; 495.232 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.078     ; 4.685      ;
; 495.248 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 4.679      ;
; 495.248 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 4.679      ;
; 495.248 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.068     ; 4.679      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                         ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                  ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.798 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.317      ;
; -0.774 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.341      ;
; -0.773 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.342      ;
; -0.772 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.343      ;
; -0.764 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.351      ;
; -0.754 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.361      ;
; -0.699 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.416      ;
; -0.687 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.428      ;
; -0.681 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.434      ;
; -0.679 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.436      ;
; -0.674 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.441      ;
; -0.672 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.443      ;
; -0.662 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.453      ;
; -0.660 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.455      ;
; -0.658 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.457      ;
; -0.652 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.463      ;
; -0.642 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.473      ;
; -0.631 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.484      ;
; -0.587 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.528      ;
; -0.575 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.540      ;
; -0.574 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.541      ;
; -0.569 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.546      ;
; -0.567 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.548      ;
; -0.562 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.553      ;
; -0.560 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.555      ;
; -0.546 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.569      ;
; -0.544 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.571      ;
; -0.540 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.575      ;
; -0.518 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.597      ;
; -0.516 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.599      ;
; -0.511 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.604      ;
; -0.462 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.653      ;
; -0.460 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.655      ;
; -0.350 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.765      ;
; -0.348 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.767      ;
; -0.262 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.853      ;
; -0.251 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.864      ;
; -0.249 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.866      ;
; -0.220 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 2.895      ;
; 0.510  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 0.730      ;
; 0.708  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 3.823      ;
; 0.788  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 3.903      ;
; 0.824  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 3.939      ;
; 0.861  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 3.976      ;
; 0.893  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.008      ;
; 0.900  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.015      ;
; 0.912  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.027      ;
; 0.922  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.037      ;
; 0.933  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.048      ;
; 0.937  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.052      ;
; 0.942  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.057      ;
; 0.946  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.061      ;
; 0.957  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.072      ;
; 0.967  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.082      ;
; 0.971  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.086      ;
; 0.988  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.103      ;
; 1.013  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.233      ;
; 1.020  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.135      ;
; 1.025  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.145      ;
; 1.030  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.145      ;
; 1.034  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.149      ;
; 1.043  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.163      ;
; 1.060  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.180      ;
; 1.065  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.180      ;
; 1.068  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.188      ;
; 1.071  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.186      ;
; 1.075  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.295      ;
; 1.078  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.198      ;
; 1.086  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.206      ;
; 1.095  ; vga:u_vga|left_bound[6]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.315      ;
; 1.109  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.229      ;
; 1.116  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.236      ;
; 1.118  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.238      ;
; 1.124  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.244      ;
; 1.124  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.244      ;
; 1.124  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.244      ;
; 1.124  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.244      ;
; 1.124  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.244      ;
; 1.124  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.244      ;
; 1.125  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.245      ;
; 1.141  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.261      ;
; 1.146  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.366      ;
; 1.150  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.370      ;
; 1.151  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.271      ;
; 1.153  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.273      ;
; 1.159  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.279      ;
; 1.160  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.280      ;
; 1.160  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.380      ;
; 1.161  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.281      ;
; 1.168  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.288      ;
; 1.169  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.289      ;
; 1.176  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.296      ;
; 1.178  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[3]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.293      ;
; 1.182  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[1]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.302      ;
; 1.184  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.304      ;
; 1.187  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.302      ;
; 1.187  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[3]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.388      ; 4.302      ;
; 1.189  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.409      ;
; 1.194  ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|magn_g_y[5]    ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.063      ; 1.414      ;
; 1.195  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.393      ; 4.315      ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                    ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.287 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[28][31]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.836      ;
; 0.287 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[27][31]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.836      ;
; 0.287 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[28][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.836      ;
; 0.287 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[27][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.836      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][27]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][31]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][21]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][16]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[33][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[32][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][20]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[32][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[32][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[28][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.293 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[27][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.844      ;
; 0.301 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[40][0]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.155      ; 2.842      ;
; 0.308 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[20][10]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.859      ;
; 0.316 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[20][1]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.165      ; 2.867      ;
; 0.317 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[40][1]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.155      ; 2.858      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][25]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[28][25]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][20]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][20]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][26]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][26]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[32][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.324 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.163      ; 2.873      ;
; 0.339 ; vga:u_vga|v_sync                   ; vga:u_vga|nb_submarines[1]         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.883      ;
; 0.340 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][25]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.885      ;
; 0.340 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][27]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.885      ;
; 0.340 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][31]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.885      ;
; 0.340 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][26]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.885      ;
; 0.340 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[62][26]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.885      ;
; 0.340 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.885      ;
; 0.340 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.885      ;
; 0.357 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20] ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|rockets[65][42]          ; vga:u_vga|rockets[65][42]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[0][1]         ; vga:u_vga|submarines[0][1]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[0][0]         ; vga:u_vga|submarines[0][0]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[1][10]        ; vga:u_vga|submarines[1][10]        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[1][3]         ; vga:u_vga|submarines[1][3]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[1][4]         ; vga:u_vga|submarines[1][4]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[1][5]         ; vga:u_vga|submarines[1][5]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[1][6]         ; vga:u_vga|submarines[1][6]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[1][7]         ; vga:u_vga|submarines[1][7]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][35]          ; vga:u_vga|rockets[65][35]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][34]          ; vga:u_vga|rockets[65][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][40]          ; vga:u_vga|rockets[65][40]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][44]          ; vga:u_vga|rockets[65][44]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][46]          ; vga:u_vga|rockets[65][46]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][41]          ; vga:u_vga|rockets[65][41]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][45]          ; vga:u_vga|rockets[65][45]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][43]          ; vga:u_vga|rockets[65][43]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][47]          ; vga:u_vga|rockets[65][47]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][48]          ; vga:u_vga|rockets[65][48]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][49]          ; vga:u_vga|rockets[65][49]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][27]          ; vga:u_vga|rockets[65][27]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][26]          ; vga:u_vga|rockets[65][26]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][18]          ; vga:u_vga|rockets[65][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][19]          ; vga:u_vga|rockets[65][19]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][31]          ; vga:u_vga|rockets[65][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][30]          ; vga:u_vga|rockets[65][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][17]          ; vga:u_vga|rockets[65][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][16]          ; vga:u_vga|rockets[65][16]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][24]          ; vga:u_vga|rockets[65][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][25]          ; vga:u_vga|rockets[65][25]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][29]          ; vga:u_vga|rockets[65][29]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|rockets[65][28]          ; vga:u_vga|rockets[65][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[19][1]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[19][7]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[20][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[19][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[18][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[18][11]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[18][1]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[18][7]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[17][1]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[16][1]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[17][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[16][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[15][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[17][7]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[16][7]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.358 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[16][9]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.157      ; 2.901      ;
; 0.360 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; vga:u_vga|timer_update_rockets     ; vga:u_vga|timer_update_rockets     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.384 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.602      ;
; 0.391 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.400 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.618      ;
; 0.400 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.619      ;
; 0.402 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.620      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.410 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.629      ;
; 0.412 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.631      ;
; 0.413 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.632      ;
; 0.415 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.527 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.745      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.575 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.580 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.599 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.609 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.610 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.611 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.612 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.831      ;
; 0.614 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.616 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.637 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.856      ;
; 0.653 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.872      ;
; 0.674 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.892      ;
; 0.679 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.898      ;
; 0.685 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.903      ;
; 0.687 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.905      ;
; 0.738 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.606      ;
; 0.803 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.022      ;
; 0.803 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.038      ;
; 0.805 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.024      ;
; 0.812 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.031      ;
; 0.812 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.047      ;
; 0.813 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.032      ;
; 0.815 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.034      ;
; 0.817 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.036      ;
; 0.817 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.052      ;
; 0.821 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.040      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.828 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.425      ;
; 0.838 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.702 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.897      ;
; 15.702 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.897      ;
; 15.702 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.897      ;
; 15.702 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.897      ;
; 15.702 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.897      ;
; 15.747 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.852      ;
; 15.747 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.852      ;
; 15.747 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.852      ;
; 15.747 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.852      ;
; 15.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.798      ;
; 15.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.798      ;
; 15.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.798      ;
; 15.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.798      ;
; 15.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.798      ;
; 15.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.798      ;
; 15.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.798      ;
; 15.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.798      ;
; 15.864 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.735      ;
; 16.093 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.998     ; 1.854      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
; 16.153 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 1.446      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.901 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.300      ;
; 2.947 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.496     ; 1.708      ;
; 3.159 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.558      ;
; 3.214 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.613      ;
; 3.214 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.613      ;
; 3.214 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.613      ;
; 3.214 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.613      ;
; 3.214 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.613      ;
; 3.214 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.613      ;
; 3.214 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.613      ;
; 3.214 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.613      ;
; 3.309 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.708      ;
; 3.309 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.708      ;
; 3.309 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.708      ;
; 3.309 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.708      ;
; 3.339 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.738      ;
; 3.339 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.738      ;
; 3.339 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.738      ;
; 3.339 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.738      ;
; 3.339 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 1.738      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                             ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]         ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]         ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]         ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]         ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]         ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]         ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[6]         ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[7]         ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[8]         ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[0]|clk         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[1]|clk         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[2]|clk         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[3]|clk         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[4]|clk         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[5]|clk         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[6]|clk         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[7]|clk         ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[8]|clk         ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk       ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[3]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[4]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[5]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[6]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[7]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[8]|clk      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[9]|clk      ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|inclk[0] ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|outclk   ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]         ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                       ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------+
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal        ;
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal       ;
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|init               ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][14]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][7]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][14]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][7]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][15]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][5]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][14]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][15]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][5]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][6]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][10]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][12]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][14]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][5]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][13]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[26][8]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][11]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[27][8]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[28][0]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[28][11]    ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[28][2]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[28][8]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[28][9]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[29][0]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[29][8]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[29][9]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[30][1]     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[4][1]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[4][3]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[4][5]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[4][7]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[5][1]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[5][3]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[5][5]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[5][7]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][1]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][3]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][5]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[6][7]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][1]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][3]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][5]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][7]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][7]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][6]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][7]      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[20][2]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[40][0]  ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[40][10] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[40][11] ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[40][1]  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][25]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][27]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][29]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][31]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][10]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][16]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][18]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][19]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][20]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][25]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][26]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][27]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][28]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][29]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][2]     ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][30]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][31]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][10]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][14]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][16]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][17]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][18]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][19]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][23]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][24]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][25]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][26]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][27]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][29]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][2]     ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][31]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][7]     ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][10]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][16]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][17]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][18]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][19]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][23]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][24]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][26]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][27]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][31]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][10]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][19]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][23]    ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.764 ; 249.980      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.833 ; 250.017      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.688 ; -193.219 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.414 ; -194.810 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 195.858 ; 195.315 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.132 ; 195.554 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.501   ; 6.495   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.379   ; 6.321   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.689   ; 6.669   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.824   ; 5.809   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.376   ; 6.355   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.792 ; 205.630 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.801 ; 206.538 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 208.405 ; 208.387 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.944 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.830 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.280   ; 6.271   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.163   ; 6.103   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.461   ; 6.437   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.630   ; 5.612   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.158   ; 6.135   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.198 ; 205.044 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.174 ; 205.919 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.687 ; 205.637 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.467 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.354 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.571 ; 206.449 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.542 ; 205.420 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.606   ; 206.728   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.411   ; 205.533   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 15.33 MHz  ; 15.33 MHz       ; CLOCK_50                                             ;      ;
; 106.93 MHz ; 106.93 MHz      ; vga:u_vga|v_sync                                     ;      ;
; 207.3 MHz  ; 207.3 MHz       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; -70.691 ; -2584.291     ;
; vga:u_vga|v_sync                                     ; -8.352  ; -114.089      ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.536  ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.593 ; -2.070        ;
; CLOCK_50                                             ; 0.267  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.311  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.201 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.561 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.582   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.743 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; -70.691 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.194     ;
; -70.689 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.192     ;
; -70.667 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.175     ;
; -70.667 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.175     ;
; -70.612 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.115     ;
; -70.610 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.113     ;
; -70.604 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.107     ;
; -70.602 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.105     ;
; -70.588 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.096     ;
; -70.588 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.096     ;
; -70.587 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.089     ;
; -70.585 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.087     ;
; -70.585 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.087     ;
; -70.585 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.087     ;
; -70.585 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.087     ;
; -70.580 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.088     ;
; -70.580 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.088     ;
; -70.538 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 70.039     ;
; -70.538 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.041     ;
; -70.536 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.039     ;
; -70.534 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.037     ;
; -70.532 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 70.035     ;
; -70.514 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.022     ;
; -70.514 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.022     ;
; -70.510 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.018     ;
; -70.510 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 70.018     ;
; -70.508 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.010     ;
; -70.506 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.008     ;
; -70.506 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.008     ;
; -70.506 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.008     ;
; -70.506 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.008     ;
; -70.500 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.002     ;
; -70.498 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.000     ;
; -70.498 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.000     ;
; -70.498 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.000     ;
; -70.498 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 70.000     ;
; -70.459 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.960     ;
; -70.451 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.952     ;
; -70.434 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.936     ;
; -70.432 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.934     ;
; -70.432 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.934     ;
; -70.432 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.934     ;
; -70.432 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.934     ;
; -70.430 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.932     ;
; -70.428 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.930     ;
; -70.428 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.930     ;
; -70.428 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.930     ;
; -70.428 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.930     ;
; -70.407 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.908     ;
; -70.387 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.890     ;
; -70.385 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.888     ;
; -70.385 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.886     ;
; -70.381 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.882     ;
; -70.364 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.867     ;
; -70.363 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 69.871     ;
; -70.363 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 69.871     ;
; -70.362 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.865     ;
; -70.340 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 69.848     ;
; -70.340 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 69.848     ;
; -70.328 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.829     ;
; -70.320 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.823     ;
; -70.320 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.821     ;
; -70.318 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.821     ;
; -70.296 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 69.804     ;
; -70.296 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 69.804     ;
; -70.283 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.785     ;
; -70.281 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.783     ;
; -70.281 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.783     ;
; -70.281 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.783     ;
; -70.281 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.783     ;
; -70.260 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.762     ;
; -70.258 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.760     ;
; -70.258 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.760     ;
; -70.258 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.760     ;
; -70.258 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.760     ;
; -70.254 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.755     ;
; -70.250 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.751     ;
; -70.234 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.735     ;
; -70.223 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.726     ;
; -70.221 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.724     ;
; -70.216 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.718     ;
; -70.214 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.716     ;
; -70.214 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.716     ;
; -70.214 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.716     ;
; -70.214 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.716     ;
; -70.213 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.716     ;
; -70.213 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.716     ;
; -70.211 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.712     ;
; -70.199 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 69.707     ;
; -70.199 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.977     ; 69.707     ;
; -70.167 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.984     ; 69.668     ;
; -70.134 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.637     ;
; -70.134 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.637     ;
; -70.126 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.629     ;
; -70.126 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.982     ; 69.629     ;
; -70.119 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.621     ;
; -70.117 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.619     ;
; -70.117 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.619     ;
; -70.117 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.619     ;
; -70.117 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.983     ; 69.619     ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -8.352 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.297      ;
; -8.339 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.284      ;
; -8.299 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.244      ;
; -8.270 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.215      ;
; -8.257 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.202      ;
; -8.217 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.162      ;
; -8.212 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.157      ;
; -8.210 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.155      ;
; -8.199 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.144      ;
; -8.159 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.104      ;
; -8.136 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.081      ;
; -8.128 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.073      ;
; -8.123 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.068      ;
; -8.091 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.036      ;
; -8.083 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.028      ;
; -8.078 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.023      ;
; -8.070 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.015      ;
; -8.057 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 9.002      ;
; -8.038 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.983      ;
; -8.034 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.979      ;
; -8.007 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.952      ;
; -7.994 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.939      ;
; -7.994 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.939      ;
; -7.949 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.894      ;
; -7.925 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.870      ;
; -7.915 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.860      ;
; -7.905 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.850      ;
; -7.823 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.768      ;
; -7.805 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.750      ;
; -7.746 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.691      ;
; -7.723 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.668      ;
; -7.665 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.610      ;
; -7.644 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.589      ;
; -7.619 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.564      ;
; -7.600 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.545      ;
; -7.589 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.534      ;
; -7.577 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.522      ;
; -7.550 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.495      ;
; -7.544 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.489      ;
; -7.537 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.482      ;
; -7.537 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.482      ;
; -7.500 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.445      ;
; -7.458 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.403      ;
; -7.448 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.393      ;
; -7.413 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.358      ;
; -7.358 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.303      ;
; -7.331 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.276      ;
; -7.312 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.257      ;
; -7.223 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.168      ;
; -7.162 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.107      ;
; -7.152 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 8.097      ;
; -7.050 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.995      ;
; -7.046 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.991      ;
; -7.043 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.988      ;
; -7.033 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.978      ;
; -6.993 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.938      ;
; -6.956 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.901      ;
; -6.904 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.849      ;
; -6.881 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.826      ;
; -6.868 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.813      ;
; -6.839 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.731      ;
; -6.828 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.773      ;
; -6.789 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.734      ;
; -6.770 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.662      ;
; -6.766 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.711      ;
; -6.739 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.684      ;
; -6.720 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.612      ;
; -6.718 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.663      ;
; -6.706 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.651      ;
; -6.641 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.533      ;
; -6.623 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.515      ;
; -6.589 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.481      ;
; -6.578 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.470      ;
; -6.575 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.467      ;
; -6.573 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.465      ;
; -6.565 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.457      ;
; -6.563 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.455      ;
; -6.520 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.412      ;
; -6.515 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.407      ;
; -6.499 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.444      ;
; -6.491 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.383      ;
; -6.481 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.373      ;
; -6.470 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.362      ;
; -6.456 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.401      ;
; -6.455 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.400      ;
; -6.451 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.343      ;
; -6.433 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.325      ;
; -6.432 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.377      ;
; -6.425 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.317      ;
; -6.423 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.315      ;
; -6.392 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.337      ;
; -6.380 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.272      ;
; -6.373 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.265      ;
; -6.370 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.262      ;
; -6.369 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.261      ;
; -6.357 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.249      ;
; -6.347 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.239      ;
; -6.334 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.050     ; 7.279      ;
; -6.328 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.220      ;
; -6.325 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.477      ; 9.217      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.536  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.059     ; 3.350      ;
; 14.563  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.324      ;
; 14.563  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.324      ;
; 14.563  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.324      ;
; 14.563  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.324      ;
; 14.563  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.324      ;
; 14.563  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.324      ;
; 14.563  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.324      ;
; 14.563  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 3.324      ;
; 15.058  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 2.829      ;
; 15.058  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 2.829      ;
; 15.058  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 2.829      ;
; 15.058  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 2.829      ;
; 15.058  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 2.829      ;
; 15.058  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 2.829      ;
; 15.058  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 2.829      ;
; 15.058  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.058     ; 2.829      ;
; 15.559  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.056     ; 2.330      ;
; 15.671  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.221      ;
; 15.671  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.221      ;
; 15.787  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.105      ;
; 15.787  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.105      ;
; 15.787  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.105      ;
; 15.787  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.105      ;
; 15.922  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.970      ;
; 15.922  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.970      ;
; 15.922  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.970      ;
; 15.922  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.970      ;
; 15.922  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.970      ;
; 15.922  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.970      ;
; 15.922  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.970      ;
; 16.799  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.093      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.176 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.075     ; 4.744      ;
; 495.202 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.074     ; 4.719      ;
; 495.202 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.074     ; 4.719      ;
; 495.202 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.074     ; 4.719      ;
; 495.202 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.074     ; 4.719      ;
; 495.202 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.074     ; 4.719      ;
; 495.202 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.074     ; 4.719      ;
; 495.202 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.074     ; 4.719      ;
; 495.202 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.074     ; 4.719      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.413 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.519      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.416 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.516      ;
; 495.452 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.481      ;
; 495.452 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.481      ;
; 495.452 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.481      ;
; 495.452 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.481      ;
; 495.452 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.481      ;
; 495.452 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.481      ;
; 495.452 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.481      ;
; 495.452 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.481      ;
; 495.455 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.478      ;
; 495.455 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.478      ;
; 495.455 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.478      ;
; 495.455 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.478      ;
; 495.455 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.478      ;
; 495.455 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.478      ;
; 495.455 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.478      ;
; 495.455 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.478      ;
; 495.689 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.243      ;
; 495.689 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.243      ;
; 495.689 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.243      ;
; 495.689 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.243      ;
; 495.689 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 4.243      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                          ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                  ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.593 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.079      ;
; -0.563 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.109      ;
; -0.559 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.113      ;
; -0.551 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.121      ;
; -0.543 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.129      ;
; -0.532 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.140      ;
; -0.500 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.172      ;
; -0.497 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.175      ;
; -0.486 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.186      ;
; -0.476 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.196      ;
; -0.467 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.205      ;
; -0.464 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.208      ;
; -0.463 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.209      ;
; -0.458 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.214      ;
; -0.447 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.225      ;
; -0.440 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.232      ;
; -0.436 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.236      ;
; -0.430 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.242      ;
; -0.404 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.268      ;
; -0.401 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.271      ;
; -0.390 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.282      ;
; -0.380 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.292      ;
; -0.373 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.299      ;
; -0.371 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.301      ;
; -0.362 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.310      ;
; -0.361 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.311      ;
; -0.347 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.325      ;
; -0.344 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.328      ;
; -0.334 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.338      ;
; -0.321 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.351      ;
; -0.298 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.374      ;
; -0.281 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.391      ;
; -0.257 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.415      ;
; -0.185 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.487      ;
; -0.161 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.511      ;
; -0.117 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.555      ;
; -0.089 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.583      ;
; -0.072 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.600      ;
; -0.017 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 2.655      ;
; 0.463  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 0.663      ;
; 0.847  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.519      ;
; 0.884  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.556      ;
; 0.910  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.110      ;
; 0.923  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.595      ;
; 0.950  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.622      ;
; 0.960  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.160      ;
; 0.980  ; vga:u_vga|left_bound[6]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.180      ;
; 0.985  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.657      ;
; 0.990  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.662      ;
; 1.007  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.679      ;
; 1.011  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.683      ;
; 1.038  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.710      ;
; 1.041  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.713      ;
; 1.050  ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|magn_g_y[5]    ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.249      ;
; 1.050  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.249      ;
; 1.051  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.723      ;
; 1.054  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.726      ;
; 1.054  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.253      ;
; 1.057  ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|magn_g_y[6]    ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.256      ;
; 1.059  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.731      ;
; 1.061  ; vga:u_vga|left_bound[5]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.261      ;
; 1.063  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.735      ;
; 1.064  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.263      ;
; 1.077  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.755      ;
; 1.078  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.750      ;
; 1.078  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.750      ;
; 1.088  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.766      ;
; 1.104  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.782      ;
; 1.113  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.791      ;
; 1.114  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.313      ;
; 1.115  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.793      ;
; 1.118  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.056      ; 1.318      ;
; 1.121  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.793      ;
; 1.124  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.802      ;
; 1.126  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.798      ;
; 1.129  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.801      ;
; 1.133  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.805      ;
; 1.140  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.818      ;
; 1.146  ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|magn_g_y[7]    ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.345      ;
; 1.153  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.831      ;
; 1.153  ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|magn_g_y[8]    ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.352      ;
; 1.161  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.958      ; 3.833      ;
; 1.162  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.840      ;
; 1.163  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.841      ;
; 1.180  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.858      ;
; 1.180  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.858      ;
; 1.189  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.867      ;
; 1.189  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.867      ;
; 1.190  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.868      ;
; 1.198  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.876      ;
; 1.199  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.877      ;
; 1.203  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.881      ;
; 1.207  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.885      ;
; 1.216  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[1]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.894      ;
; 1.216  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.894      ;
; 1.217  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.895      ;
; 1.222  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.900      ;
; 1.228  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.906      ;
; 1.230  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.908      ;
; 1.233  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.964      ; 3.911      ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                     ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.267 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[20][10]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.950      ; 2.571      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][27]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][31]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][21]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][16]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[33][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[32][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][20]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[32][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[32][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[28][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.268 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[27][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.948      ; 2.570      ;
; 0.294 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[28][31]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.593      ;
; 0.294 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[27][31]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.593      ;
; 0.294 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[28][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.593      ;
; 0.294 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[27][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.593      ;
; 0.297 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[40][0]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.592      ;
; 0.297 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[20][1]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.950      ; 2.601      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][25]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[28][25]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][22]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][20]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][20]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][26]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][26]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[32][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[31][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[30][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.300 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[29][28]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.946      ; 2.600      ;
; 0.311 ; vga:u_vga|rockets[65][42]          ; vga:u_vga|rockets[65][42]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|rockets[65][48]          ; vga:u_vga|rockets[65][48]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|rockets[65][49]          ; vga:u_vga|rockets[65][49]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20] ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[0][1]         ; vga:u_vga|submarines[0][1]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[0][0]         ; vga:u_vga|submarines[0][0]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[1][10]        ; vga:u_vga|submarines[1][10]        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[1][3]         ; vga:u_vga|submarines[1][3]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[1][4]         ; vga:u_vga|submarines[1][4]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[1][5]         ; vga:u_vga|submarines[1][5]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[1][6]         ; vga:u_vga|submarines[1][6]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[1][7]         ; vga:u_vga|submarines[1][7]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][35]          ; vga:u_vga|rockets[65][35]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][34]          ; vga:u_vga|rockets[65][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][40]          ; vga:u_vga|rockets[65][40]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][44]          ; vga:u_vga|rockets[65][44]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][46]          ; vga:u_vga|rockets[65][46]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][41]          ; vga:u_vga|rockets[65][41]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][45]          ; vga:u_vga|rockets[65][45]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][43]          ; vga:u_vga|rockets[65][43]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][47]          ; vga:u_vga|rockets[65][47]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][27]          ; vga:u_vga|rockets[65][27]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][26]          ; vga:u_vga|rockets[65][26]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][18]          ; vga:u_vga|rockets[65][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][19]          ; vga:u_vga|rockets[65][19]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][31]          ; vga:u_vga|rockets[65][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][30]          ; vga:u_vga|rockets[65][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][17]          ; vga:u_vga|rockets[65][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][16]          ; vga:u_vga|rockets[65][16]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][24]          ; vga:u_vga|rockets[65][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][25]          ; vga:u_vga|rockets[65][25]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][29]          ; vga:u_vga|rockets[65][29]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rockets[65][28]          ; vga:u_vga|rockets[65][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vga:u_vga|v_sync                   ; vga:u_vga|nb_submarines[1]         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.608      ;
; 0.319 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; vga:u_vga|timer_update_rockets     ; vga:u_vga|timer_update_rockets     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.322 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[40][1]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.617      ;
; 0.322 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[26][27]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.945      ; 2.621      ;
; 0.327 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][25]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.624      ;
; 0.327 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][27]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.624      ;
; 0.327 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][31]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.624      ;
; 0.327 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][26]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.624      ;
; 0.327 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[62][26]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.624      ;
; 0.327 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][30]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.624      ;
; 0.327 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[63][24]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[19][1]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[19][7]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[20][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[19][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[18][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[18][11]          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[18][1]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[18][7]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[17][1]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[16][1]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[17][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[16][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[15][3]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[17][7]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
; 0.329 ; vga:u_vga|v_sync                   ; vga:u_vga|rockets[16][7]           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.941      ; 2.624      ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.337 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.347 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.348 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.548      ;
; 0.354 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.554      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.562      ;
; 0.363 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.563      ;
; 0.364 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.364 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.364 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.365 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.565      ;
; 0.365 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.565      ;
; 0.366 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.566      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.575      ;
; 0.465 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.665      ;
; 0.470 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.670      ;
; 0.472 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.672      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.716      ;
; 0.520 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.547 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.746      ;
; 0.556 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.755      ;
; 0.559 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.560 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.759      ;
; 0.562 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.761      ;
; 0.563 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.762      ;
; 0.570 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.769      ;
; 0.579 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.778      ;
; 0.586 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.785      ;
; 0.617 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.816      ;
; 0.620 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.820      ;
; 0.629 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.828      ;
; 0.630 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.829      ;
; 0.659 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.258     ; 0.545      ;
; 0.733 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.932      ;
; 0.735 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.934      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.938      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.952      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.940      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.955      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.744 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.945      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.748 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.949      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.949      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.950      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.950      ;
; 0.752 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.952      ;
; 0.752 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.965      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.201 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 1.692      ;
; 16.201 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 1.692      ;
; 16.201 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 1.692      ;
; 16.201 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 1.692      ;
; 16.201 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 1.692      ;
; 16.231 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.661      ;
; 16.231 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.661      ;
; 16.231 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.661      ;
; 16.231 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.661      ;
; 16.285 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.607      ;
; 16.285 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.607      ;
; 16.285 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.607      ;
; 16.285 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.607      ;
; 16.285 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.607      ;
; 16.285 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.607      ;
; 16.285 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.607      ;
; 16.285 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.607      ;
; 16.350 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.542      ;
; 16.537 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.742     ; 1.666      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
; 16.603 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 1.289      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.561 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.183      ;
; 2.610 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.298     ; 1.556      ;
; 2.799 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.421      ;
; 2.847 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.469      ;
; 2.847 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.469      ;
; 2.847 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.469      ;
; 2.847 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.469      ;
; 2.847 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.469      ;
; 2.847 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.469      ;
; 2.847 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.469      ;
; 2.847 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.469      ;
; 2.932 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.554      ;
; 2.932 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.554      ;
; 2.932 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.554      ;
; 2.932 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.622     ; 1.554      ;
; 2.966 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 1.589      ;
; 2.966 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 1.589      ;
; 2.966 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 1.589      ;
; 2.966 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 1.589      ;
; 2.966 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 1.589      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                         ;
+--------+--------------+----------------+------------------+------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------+------------+--------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9] ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[6]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[7]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[8]    ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7] ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]  ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[6]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[7]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[8]    ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7] ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8] ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9] ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk  ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[9]|clk ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[0]|clk    ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[1]|clk    ;
+--------+--------------+----------------+------------------+------------------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------+
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal               ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                 ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST_xhdl1 ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][10]            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[33][8]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][0]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][10]            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][1]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][8]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[34][9]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][0]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][13]            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][1]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][8]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[35][9]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][1]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[36][9]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[37][15]            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[7][13]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][0]              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][14]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][2]              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][3]              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][6]              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[8][9]              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][14]             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[9][8]              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[0]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[10]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[11]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[12]               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[1]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[2]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[3]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[4]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[5]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[6]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[7]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[8]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_fast[9]                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[0]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[3]           ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_blue                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_green                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                 ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_red                    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                 ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][11]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][13]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][15]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][17]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][19]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][21]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][23]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][25]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][27]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][29]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][31]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][9]              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][0]             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][16]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][17]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][18]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][19]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][20]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][21]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][22]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][23]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][24]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][28]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][30]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][47]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][10]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][24]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][36]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][37]            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][38]            ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.754 ; 249.970      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.845 ; 250.029      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.453 ; -194.026 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.984 ; -195.495 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 196.415 ; 195.929 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.623 ; 196.150 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.886   ; 5.811   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.776   ; 5.655   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.074   ; 5.972   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.256   ; 5.210   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.776   ; 5.683   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.224 ; 205.195 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.143 ; 205.956 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.670 ; 207.503 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.642 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.480 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.675   ; 5.599   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.569   ; 5.449   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.855   ; 5.753   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.070   ; 5.022   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.569   ; 5.477   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.684 ; 204.659 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.572 ; 205.388 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.232 ; 205.041 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.206 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.047 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.004 ; 205.862 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.064 ; 204.922 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.897   ; 206.039   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.836   ; 204.978   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; -43.557 ; -1185.942     ;
; vga:u_vga|v_sync                                     ; -4.937  ; -63.143       ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.348  ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.596 ; -2.219        ;
; CLOCK_50                                             ; 0.171  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 17.435 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 1.620 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -29.000       ;
; CLOCK_50                                             ; 9.243   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.780 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; -43.557 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.193     ;
; -43.557 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.193     ;
; -43.554 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.185     ;
; -43.553 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.184     ;
; -43.505 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.141     ;
; -43.505 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.141     ;
; -43.502 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.133     ;
; -43.501 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.132     ;
; -43.494 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.130     ;
; -43.494 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.130     ;
; -43.491 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.122     ;
; -43.490 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.120     ;
; -43.490 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.121     ;
; -43.489 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.119     ;
; -43.488 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.118     ;
; -43.488 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.118     ;
; -43.488 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.118     ;
; -43.459 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.089     ;
; -43.458 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.094     ;
; -43.458 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.094     ;
; -43.455 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.086     ;
; -43.454 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.085     ;
; -43.453 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.089     ;
; -43.453 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 43.089     ;
; -43.450 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.081     ;
; -43.449 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 43.080     ;
; -43.438 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.068     ;
; -43.437 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.067     ;
; -43.436 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.066     ;
; -43.436 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.066     ;
; -43.436 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.066     ;
; -43.427 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.057     ;
; -43.426 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.056     ;
; -43.425 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.055     ;
; -43.425 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.055     ;
; -43.425 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.055     ;
; -43.407 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.037     ;
; -43.396 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.026     ;
; -43.391 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.021     ;
; -43.390 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.020     ;
; -43.389 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.019     ;
; -43.389 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.019     ;
; -43.389 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.019     ;
; -43.386 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.016     ;
; -43.385 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.015     ;
; -43.384 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.014     ;
; -43.384 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.014     ;
; -43.384 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 43.014     ;
; -43.360 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.990     ;
; -43.357 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 42.993     ;
; -43.357 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 42.993     ;
; -43.355 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.985     ;
; -43.354 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.985     ;
; -43.353 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.984     ;
; -43.344 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.974     ;
; -43.309 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 42.945     ;
; -43.309 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 42.945     ;
; -43.306 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.937     ;
; -43.306 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 42.942     ;
; -43.306 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 42.942     ;
; -43.305 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.936     ;
; -43.303 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.934     ;
; -43.302 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.933     ;
; -43.292 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.922     ;
; -43.290 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.920     ;
; -43.289 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.919     ;
; -43.288 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.918     ;
; -43.288 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.918     ;
; -43.288 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.918     ;
; -43.282 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[1][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 42.918     ;
; -43.282 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[1][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.841     ; 42.918     ;
; -43.281 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.911     ;
; -43.279 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][0]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.910     ;
; -43.278 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.909     ;
; -43.270 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.901     ;
; -43.270 ; vga:u_vga|magn_g_y[1] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.901     ;
; -43.259 ; vga:u_vga|magn_g_y[6] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.889     ;
; -43.245 ; vga:u_vga|magn_g_y[4] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.875     ;
; -43.242 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.872     ;
; -43.241 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.871     ;
; -43.240 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.870     ;
; -43.240 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.870     ;
; -43.240 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.870     ;
; -43.240 ; vga:u_vga|magn_g_y[0] ; vga:u_vga|submarines[0][10] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.870     ;
; -43.239 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.869     ;
; -43.238 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.868     ;
; -43.237 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.867     ;
; -43.237 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.867     ;
; -43.237 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.867     ;
; -43.218 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.849     ;
; -43.218 ; vga:u_vga|magn_g_y[2] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.849     ;
; -43.215 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][4]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.845     ;
; -43.214 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][3]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.844     ;
; -43.213 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][9]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.843     ;
; -43.213 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][7]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.843     ;
; -43.213 ; vga:u_vga|magn_g_y[8] ; vga:u_vga|submarines[0][6]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.843     ;
; -43.211 ; vga:u_vga|magn_g_y[5] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.841     ;
; -43.208 ; vga:u_vga|magn_g_y[7] ; vga:u_vga|submarines[0][5]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.847     ; 42.838     ;
; -43.207 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][2]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.838     ;
; -43.207 ; vga:u_vga|magn_g_y[3] ; vga:u_vga|submarines[0][8]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.846     ; 42.838     ;
+---------+-----------------------+-----------------------------+------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -4.937 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.891      ;
; -4.925 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.879      ;
; -4.890 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.844      ;
; -4.841 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.795      ;
; -4.829 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.783      ;
; -4.796 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.750      ;
; -4.794 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.748      ;
; -4.794 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.748      ;
; -4.794 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.748      ;
; -4.794 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.748      ;
; -4.782 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.736      ;
; -4.782 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.736      ;
; -4.778 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.732      ;
; -4.747 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.701      ;
; -4.747 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.701      ;
; -4.700 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.654      ;
; -4.698 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.652      ;
; -4.682 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.636      ;
; -4.653 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.607      ;
; -4.653 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.607      ;
; -4.651 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.605      ;
; -4.651 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.605      ;
; -4.635 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.589      ;
; -4.635 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.589      ;
; -4.534 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.488      ;
; -4.527 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.481      ;
; -4.522 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.476      ;
; -4.515 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.469      ;
; -4.513 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.467      ;
; -4.501 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.455      ;
; -4.491 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.445      ;
; -4.480 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.434      ;
; -4.403 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.357      ;
; -4.395 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.349      ;
; -4.391 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.345      ;
; -4.386 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.340      ;
; -4.384 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.338      ;
; -4.372 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.326      ;
; -4.368 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.322      ;
; -4.351 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.305      ;
; -4.348 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.302      ;
; -4.348 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.302      ;
; -4.300 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.254      ;
; -4.260 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.214      ;
; -4.246 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.200      ;
; -4.241 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.195      ;
; -4.234 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.188      ;
; -4.206 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.160      ;
; -4.204 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.158      ;
; -4.200 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.154      ;
; -4.159 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.113      ;
; -4.150 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.104      ;
; -4.104 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.058      ;
; -4.084 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.038      ;
; -4.081 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.035      ;
; -4.063 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.017      ;
; -4.057 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.011      ;
; -4.057 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 5.011      ;
; -4.016 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.970      ;
; -4.016 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.970      ;
; -3.993 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.947      ;
; -3.946 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.900      ;
; -3.901 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.855      ;
; -3.882 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 6.148      ;
; -3.875 ; vga:u_vga|magn_g_y[1]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.829      ;
; -3.870 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 6.136      ;
; -3.849 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.803      ;
; -3.835 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 6.101      ;
; -3.825 ; vga:u_vga|magn_g_y[6]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.779      ;
; -3.818 ; vga:u_vga|magn_g_y[7]                           ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.772      ;
; -3.790 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.744      ;
; -3.779 ; vga:u_vga|magn_g_y[2]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.733      ;
; -3.749 ; vga:u_vga|magn_g_y[4]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.703      ;
; -3.741 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 6.007      ;
; -3.739 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 6.005      ;
; -3.732 ; vga:u_vga|magn_g_y[0]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.686      ;
; -3.732 ; vga:u_vga|magn_g_y[3]                           ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.686      ;
; -3.725 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.991      ;
; -3.723 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.989      ;
; -3.722 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.988      ;
; -3.713 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.979      ;
; -3.710 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.976      ;
; -3.679 ; vga:u_vga|magn_g_y[8]                           ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.633      ;
; -3.678 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.944      ;
; -3.675 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.941      ;
; -3.651 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.917      ;
; -3.639 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.905      ;
; -3.638 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.904      ;
; -3.626 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.892      ;
; -3.610 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.564      ;
; -3.604 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.870      ;
; -3.591 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.857      ;
; -3.587 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.853      ;
; -3.584 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.850      ;
; -3.582 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.848      ;
; -3.581 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.847      ;
; -3.579 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.845      ;
; -3.575 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.841      ;
; -3.569 ; vga:u_vga|magn_g_y[5]                           ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.033     ; 4.523      ;
; -3.566 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.859      ; 5.832      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.348  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.402     ; 2.187      ;
; 16.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.162      ;
; 16.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.162      ;
; 16.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.162      ;
; 16.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.162      ;
; 16.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.162      ;
; 16.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.162      ;
; 16.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.162      ;
; 16.374  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 2.162      ;
; 16.749  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.787      ;
; 16.749  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.787      ;
; 16.749  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.787      ;
; 16.749  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.787      ;
; 16.749  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.787      ;
; 16.749  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.787      ;
; 16.749  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.787      ;
; 16.749  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.401     ; 1.787      ;
; 16.997  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.399     ; 1.541      ;
; 17.123  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.418      ;
; 17.123  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.418      ;
; 17.204  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.337      ;
; 17.204  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.337      ;
; 17.204  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.337      ;
; 17.204  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.337      ;
; 17.302  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.239      ;
; 17.302  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.239      ;
; 17.302  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.239      ;
; 17.302  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.239      ;
; 17.302  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.239      ;
; 17.302  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.239      ;
; 17.302  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.239      ;
; 17.831  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 0.709      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.824 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.112      ;
; 496.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 3.087      ;
; 496.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 3.087      ;
; 496.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 3.087      ;
; 496.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 3.087      ;
; 496.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 3.087      ;
; 496.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 3.087      ;
; 496.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 3.087      ;
; 496.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.050     ; 3.087      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.990 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.955      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 496.997 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.948      ;
; 497.016 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.930      ;
; 497.016 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.930      ;
; 497.016 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.930      ;
; 497.016 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.930      ;
; 497.016 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.930      ;
; 497.016 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.930      ;
; 497.016 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.930      ;
; 497.016 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.930      ;
; 497.023 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.923      ;
; 497.023 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.923      ;
; 497.023 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.923      ;
; 497.023 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.923      ;
; 497.023 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.923      ;
; 497.023 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.923      ;
; 497.023 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.923      ;
; 497.023 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.041     ; 2.923      ;
; 497.196 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.749      ;
; 497.196 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.749      ;
; 497.196 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.749      ;
; 497.196 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.749      ;
; 497.196 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.042     ; 2.749      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                          ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                  ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.596 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.245      ;
; -0.586 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.255      ;
; -0.583 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.258      ;
; -0.583 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.258      ;
; -0.575 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.266      ;
; -0.572 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.269      ;
; -0.545 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.296      ;
; -0.542 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.299      ;
; -0.540 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.301      ;
; -0.537 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.304      ;
; -0.536 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.305      ;
; -0.533 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.308      ;
; -0.527 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.314      ;
; -0.520 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.321      ;
; -0.517 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.324      ;
; -0.509 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.332      ;
; -0.507 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.334      ;
; -0.506 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.335      ;
; -0.490 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.351      ;
; -0.479 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.362      ;
; -0.476 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.365      ;
; -0.474 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.367      ;
; -0.471 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.370      ;
; -0.470 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.371      ;
; -0.467 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.374      ;
; -0.464 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.377      ;
; -0.451 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.390      ;
; -0.448 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.393      ;
; -0.441 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.400      ;
; -0.438 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.403      ;
; -0.425 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.416      ;
; -0.417 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[5]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.424      ;
; -0.414 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[6]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.427      ;
; -0.351 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.490      ;
; -0.348 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.493      ;
; -0.305 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.536      ;
; -0.302 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.539      ;
; -0.266 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[7]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.575      ;
; -0.263 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|magn_g_y[8]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 1.578      ;
; 0.260  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.039      ; 0.383      ;
; 0.262  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.103      ;
; 0.277  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.118      ;
; 0.322  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.163      ;
; 0.332  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.173      ;
; 0.341  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.182      ;
; 0.360  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.201      ;
; 0.366  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.207      ;
; 0.366  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.207      ;
; 0.367  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.208      ;
; 0.373  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.214      ;
; 0.375  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.221      ;
; 0.377  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.218      ;
; 0.379  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.225      ;
; 0.379  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[0]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.220      ;
; 0.388  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.229      ;
; 0.389  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.230      ;
; 0.390  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.236      ;
; 0.393  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.234      ;
; 0.394  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.240      ;
; 0.398  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.239      ;
; 0.399  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.245      ;
; 0.405  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.251      ;
; 0.410  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.256      ;
; 0.420  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.261      ;
; 0.420  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[1]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.266      ;
; 0.420  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.266      ;
; 0.425  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[4]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.266      ;
; 0.425  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.271      ;
; 0.429  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.275      ;
; 0.431  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|magn_g_y[2]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.272      ;
; 0.435  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.281      ;
; 0.440  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.281      ;
; 0.440  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.286      ;
; 0.440  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.286      ;
; 0.444  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.290      ;
; 0.445  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.291      ;
; 0.448  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.294      ;
; 0.449  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.295      ;
; 0.458  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.304      ;
; 0.459  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.305      ;
; 0.463  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.309      ;
; 0.463  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.309      ;
; 0.464  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[1]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.310      ;
; 0.465  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.306      ;
; 0.468  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.314      ;
; 0.470  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.316      ;
; 0.473  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.319      ;
; 0.474  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.320      ;
; 0.477  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.323      ;
; 0.477  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[1]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.323      ;
; 0.478  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[2]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.324      ;
; 0.488  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.334      ;
; 0.498  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|magn_g_y[3]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.339      ;
; 0.500  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.346      ;
; 0.504  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[5]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.350      ;
; 0.505  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.351      ;
; 0.507  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|magn_g_y[1]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.348      ;
; 0.509  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.355      ;
; 0.509  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.192      ; 2.355      ;
; 0.509  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|magn_g_y[3]    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.187      ; 2.350      ;
+--------+-------------------------------------------------+--------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                     ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.171 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[40][0]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.152      ; 1.542      ;
; 0.175 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[40][1]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.152      ; 1.546      ;
; 0.178 ; vga:u_vga|v_sync                   ; vga:u_vga|submarines[20][1]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.161      ; 1.558      ;
; 0.186 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20] ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[0][1]         ; vga:u_vga|submarines[0][1]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[0][0]         ; vga:u_vga|submarines[0][0]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[1][10]        ; vga:u_vga|submarines[1][10]        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[1][3]         ; vga:u_vga|submarines[1][3]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[1][4]         ; vga:u_vga|submarines[1][4]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[1][5]         ; vga:u_vga|submarines[1][5]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[1][6]         ; vga:u_vga|submarines[1][6]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[1][7]         ; vga:u_vga|submarines[1][7]         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][35]          ; vga:u_vga|rockets[65][35]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][34]          ; vga:u_vga|rockets[65][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][40]          ; vga:u_vga|rockets[65][40]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][42]          ; vga:u_vga|rockets[65][42]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][44]          ; vga:u_vga|rockets[65][44]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][48]          ; vga:u_vga|rockets[65][48]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|rockets[65][49]          ; vga:u_vga|rockets[65][49]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][46]          ; vga:u_vga|rockets[65][46]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][41]          ; vga:u_vga|rockets[65][41]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][45]          ; vga:u_vga|rockets[65][45]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][43]          ; vga:u_vga|rockets[65][43]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][47]          ; vga:u_vga|rockets[65][47]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][27]          ; vga:u_vga|rockets[65][27]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][26]          ; vga:u_vga|rockets[65][26]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][18]          ; vga:u_vga|rockets[65][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][19]          ; vga:u_vga|rockets[65][19]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][31]          ; vga:u_vga|rockets[65][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][30]          ; vga:u_vga|rockets[65][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][17]          ; vga:u_vga|rockets[65][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][16]          ; vga:u_vga|rockets[65][16]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][24]          ; vga:u_vga|rockets[65][24]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][25]          ; vga:u_vga|rockets[65][25]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][29]          ; vga:u_vga|rockets[65][29]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rockets[65][28]          ; vga:u_vga|rockets[65][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; vga:u_vga|rockets[38][0]           ; vga:u_vga|rockets[37][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[21][1]           ; vga:u_vga|rockets[20][1]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[15][18]          ; vga:u_vga|rockets[14][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[2][3]            ; vga:u_vga|rockets[1][3]            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[58][34]          ; vga:u_vga|rockets[57][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[22][17]          ; vga:u_vga|rockets[21][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[51][16]          ; vga:u_vga|rockets[50][16]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[41][44]          ; vga:u_vga|rockets[40][44]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[19][33]          ; vga:u_vga|rockets[18][33]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; vga:u_vga|rockets[11][32]          ; vga:u_vga|rockets[10][32]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|horizontal_en            ; vga:u_vga|video_en                 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[31][7]           ; vga:u_vga|rockets[30][7]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[37][14]          ; vga:u_vga|rockets[36][14]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[24][10]          ; vga:u_vga|rockets[23][10]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[16][28]          ; vga:u_vga|rockets[15][28]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[15][8]           ; vga:u_vga|rockets[14][8]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[4][48]           ; vga:u_vga|rockets[3][48]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[54][3]           ; vga:u_vga|rockets[53][3]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[62][11]          ; vga:u_vga|rockets[61][11]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[56][9]           ; vga:u_vga|rockets[55][9]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[63][0]           ; vga:u_vga|rockets[62][0]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[47][8]           ; vga:u_vga|rockets[46][8]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[52][4]           ; vga:u_vga|rockets[51][4]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[61][14]          ; vga:u_vga|rockets[60][14]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[33][31]          ; vga:u_vga|rockets[32][31]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[56][17]          ; vga:u_vga|rockets[55][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[32][23]          ; vga:u_vga|rockets[31][23]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[60][32]          ; vga:u_vga|rockets[59][32]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[60][34]          ; vga:u_vga|rockets[59][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[23][18]          ; vga:u_vga|rockets[22][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[21][18]          ; vga:u_vga|rockets[20][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[24][30]          ; vga:u_vga|rockets[23][30]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[3][19]           ; vga:u_vga|rockets[2][19]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[42][17]          ; vga:u_vga|rockets[41][17]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[41][18]          ; vga:u_vga|rockets[40][18]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[49][47]          ; vga:u_vga|rockets[48][47]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[41][47]          ; vga:u_vga|rockets[40][47]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[51][32]          ; vga:u_vga|rockets[50][32]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[49][40]          ; vga:u_vga|rockets[48][40]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[52][34]          ; vga:u_vga|rockets[51][34]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[3][36]           ; vga:u_vga|rockets[2][36]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[5][38]           ; vga:u_vga|rockets[4][38]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[4][32]           ; vga:u_vga|rockets[3][32]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[41][5]           ; vga:u_vga|rockets[40][5]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[34][4]           ; vga:u_vga|rockets[33][4]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[34][36]          ; vga:u_vga|rockets[33][36]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga:u_vga|rockets[15][37]          ; vga:u_vga|rockets[14][37]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[9][39]           ; vga:u_vga|rockets[8][39]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|rockets[7][47]           ; vga:u_vga|rockets[6][47]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[36][10]          ; vga:u_vga|rockets[35][10]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[39][14]          ; vga:u_vga|rockets[38][14]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[29][14]          ; vga:u_vga|rockets[28][14]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[23][1]           ; vga:u_vga|rockets[22][1]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[19][8]           ; vga:u_vga|rockets[18][8]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[12][16]          ; vga:u_vga|rockets[11][16]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[18][3]           ; vga:u_vga|rockets[17][3]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[18][15]          ; vga:u_vga|rockets[17][15]          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[11][8]           ; vga:u_vga|rockets[10][8]           ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[4][6]            ; vga:u_vga|rockets[3][6]            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; vga:u_vga|rockets[7][7]            ; vga:u_vga|rockets[6][7]            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|rockets[5][7]            ; vga:u_vga|rockets[4][7]            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
+-------+------------------------------------+------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.202 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.207 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
; 0.212 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.216 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.335      ;
; 0.218 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.218 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.218 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.267 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.272 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.274 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.346 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.349 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.467      ;
; 0.351 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.469      ;
; 0.351 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.470      ;
; 0.352 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.470      ;
; 0.396 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.325      ;
; 0.429 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.560      ;
; 0.438 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.558      ;
; 0.439 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.560      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.571      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.571      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.771      ;
; 0.446 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.448 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.572      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 17.435 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.106      ;
; 17.435 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.106      ;
; 17.435 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.106      ;
; 17.435 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.106      ;
; 17.435 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.106      ;
; 17.466 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.075      ;
; 17.466 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.075      ;
; 17.466 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.075      ;
; 17.466 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.075      ;
; 17.487 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.053      ;
; 17.487 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.053      ;
; 17.487 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.053      ;
; 17.487 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.053      ;
; 17.487 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.053      ;
; 17.487 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.053      ;
; 17.487 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.053      ;
; 17.487 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.397     ; 1.053      ;
; 17.534 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 1.007      ;
; 17.656 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.209     ; 1.072      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
; 17.722 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.396     ; 0.819      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.620 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.702      ;
; 1.642 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.907     ; 0.919      ;
; 1.773 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.855      ;
; 1.807 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.888      ;
; 1.807 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.888      ;
; 1.807 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.888      ;
; 1.807 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.888      ;
; 1.807 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.888      ;
; 1.807 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.888      ;
; 1.807 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.888      ;
; 1.807 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.103     ; 0.888      ;
; 1.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.928      ;
; 1.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.928      ;
; 1.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.928      ;
; 1.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.102     ; 0.928      ;
; 1.864 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 0.947      ;
; 1.864 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 0.947      ;
; 1.864 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 0.947      ;
; 1.864 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 0.947      ;
; 1.864 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.101     ; 0.947      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                              ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[0]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[1]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[2]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[3]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[4]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[5]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[6]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[7]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|magn_g_y[8]         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[0]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[1]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[2]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[3]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[4]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[5]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[6]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[7]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|magn_g_y[8]|clk         ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[3]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[4]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[5]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[6]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[7]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[8]|clk      ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[9]|clk      ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|inclk[0] ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|outclk   ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; 0.438  ; 0.622        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; 0.439  ; 0.623        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; 0.439  ; 0.623        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------+
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal      ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal     ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal       ;
; 9.254 ; 9.438        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync           ;
; 9.254 ; 9.438        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|vertical_en      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[0]      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[2]      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[4]      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|cnt_slow[6]      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[0] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[1] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[2] ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][0]    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][24]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][26]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][28]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][2]    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][30]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][40]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][42]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][44]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][46]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][48]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][49]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][4]    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[0][6]    ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][10]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][11]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][12]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][14]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][2]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][3]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][48]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][49]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][5]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][7]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[10][8]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][0]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][11]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][12]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][13]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][14]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][15]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][1]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][3]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][48]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][49]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][4]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][5]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][7]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][8]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[11][9]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][0]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][12]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][13]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][1]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][36]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][48]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][49]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][4]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][5]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[12][8]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][13]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][36]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][48]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[13][49]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][11]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][13]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][48]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[14][49]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][11]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][13]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][14]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][15]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][48]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][49]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[15][5]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][14]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][15]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][5]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[16][6]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][0]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][10]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][12]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][14]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][15]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][2]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][4]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][5]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][6]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[17][8]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][0]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][10]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][13]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][14]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][15]  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][2]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][4]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][5]   ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|rockets[18][6]   ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.780 ; 249.996      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.788 ; 249.972      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.809 ; 250.025      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -196.362 ; -195.729 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.322 ; -196.474 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.608 ; 196.914 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.743 ; 196.912 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.811   ; 3.885   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.706   ; 3.763   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.908   ; 3.992   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.424   ; 3.460   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.724   ; 3.785   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.510 ; 203.289 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.064 ; 203.776 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.789 ; 204.929 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.568 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.553 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.679   ; 3.749   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.579   ; 3.632   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.773   ; 3.852   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.308   ; 3.340   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.595   ; 3.652   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.151 ; 202.940 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.687 ; 203.408 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.245 ; 203.363 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.283 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.266 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.773 ; 203.680 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.195 ; 203.102 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.961   ; 204.054   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.244   ; 203.337   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; -78.550   ; -0.798 ; 15.702   ; 1.620   ; -1.000              ;
;  CLOCK_50                                             ; -78.550   ; 0.171  ; N/A      ; N/A     ; 9.243               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.884    ; 0.187  ; 15.702   ; 1.620   ; 249.743             ;
;  vga:u_vga|v_sync                                     ; -9.445    ; -0.798 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                       ; -3079.183 ; -2.894 ; 0.0      ; 0.0     ; -29.0               ;
;  CLOCK_50                                             ; -2948.008 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  vga:u_vga|v_sync                                     ; -131.175  ; -2.894 ; N/A      ; N/A     ; -29.000             ;
+-------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.688 ; -193.219 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.414 ; -194.810 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.608 ; 196.914 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.743 ; 196.912 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.501   ; 6.495   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.379   ; 6.321   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.689   ; 6.669   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.824   ; 5.809   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.376   ; 6.355   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.792 ; 205.630 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.801 ; 206.538 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 208.405 ; 208.387 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.944 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.830 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.679   ; 3.749   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.579   ; 3.632   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.773   ; 3.852   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.308   ; 3.340   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.595   ; 3.652   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.151 ; 202.940 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.687 ; 203.408 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.245 ; 203.363 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.283 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.266 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+------------------------------------------------------+------------------------------------------------------+--------------+--------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+--------------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; > 2147483647 ; 0            ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 3408         ; > 2147483647 ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41           ; 0            ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781          ; 0            ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0            ; 0            ; 630908   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0            ; 0            ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+--------------+--------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+--------------+--------------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; > 2147483647 ; 0            ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 3408         ; > 2147483647 ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41           ; 0            ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781          ; 0            ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0            ; 0            ; 630908   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0            ; 0            ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 12 17:27:03 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga:u_vga|v_sync vga:u_vga|v_sync
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -78.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -78.550     -2948.008 CLOCK_50 
    Info (332119):    -9.445      -131.175 vga:u_vga|v_sync 
    Info (332119):    13.884         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.798
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.798        -2.894 vga:u_vga|v_sync 
    Info (332119):     0.287         0.000 CLOCK_50 
    Info (332119):     0.358         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.702         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.901
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.901         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -29.000 vga:u_vga|v_sync 
    Info (332119):     9.576         0.000 CLOCK_50 
    Info (332119):   249.747         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -70.691
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -70.691     -2584.291 CLOCK_50 
    Info (332119):    -8.352      -114.089 vga:u_vga|v_sync 
    Info (332119):    14.536         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.593        -2.070 vga:u_vga|v_sync 
    Info (332119):     0.267         0.000 CLOCK_50 
    Info (332119):     0.311         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.201         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.561
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.561         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -29.000 vga:u_vga|v_sync 
    Info (332119):     9.582         0.000 CLOCK_50 
    Info (332119):   249.743         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -43.557
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -43.557     -1185.942 CLOCK_50 
    Info (332119):    -4.937       -63.143 vga:u_vga|v_sync 
    Info (332119):    16.348         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.596        -2.219 vga:u_vga|v_sync 
    Info (332119):     0.171         0.000 CLOCK_50 
    Info (332119):     0.187         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.435
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.435         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.620         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -29.000 vga:u_vga|v_sync 
    Info (332119):     9.243         0.000 CLOCK_50 
    Info (332119):   249.780         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 575 megabytes
    Info: Processing ended: Sun Apr 12 17:27:17 2015
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:13


