# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXI4-LITE.ip_user_files/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/sim/design_2_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
