Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 16 01:47:19 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/lab4_2_vivado/timing_report_new.txt
| Design       : user_project_wrapper
| Device       : 7z020i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (72)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2196)
---------------------------
 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[16] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[17] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[18] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[19] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[20] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[21] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[22] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[23] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[24] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[25] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[26] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[27] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[28] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[29] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[30] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 136 register/latch pins with no clock driven by root clock pin: wbs_adr_i[31] (HIGH)

wbs_adr_i_c_reg[0]/G
wbs_adr_i_c_reg[16]/G
wbs_adr_i_c_reg[17]/G
wbs_adr_i_c_reg[18]/G
wbs_adr_i_c_reg[19]/G
wbs_adr_i_c_reg[1]/G
wbs_adr_i_c_reg[20]/G
wbs_adr_i_c_reg[21]/G
wbs_adr_i_c_reg[22]/G
wbs_adr_i_c_reg[23]/G
wbs_adr_i_c_reg[24]/G
wbs_adr_i_c_reg[25]/G
wbs_adr_i_c_reg[26]/G
wbs_adr_i_c_reg[27]/G
wbs_adr_i_c_reg[28]/G
wbs_adr_i_c_reg[29]/G
wbs_adr_i_c_reg[2]/G
wbs_adr_i_c_reg[30]/G
wbs_adr_i_c_reg[31]/G
wbs_adr_i_c_reg[3]/G
wbs_adr_i_c_reg[4]/G
wbs_adr_i_c_reg[5]/G
wbs_adr_i_c_reg[6]/G
wbs_adr_i_c_reg[7]/G
wbs_adr_i_c_reg[8]/G
wbs_adr_i_c_reg[9]/G
wbs_adr_i_m_reg[0]/G
wbs_adr_i_m_reg[10]/G
wbs_adr_i_m_reg[11]/G
wbs_adr_i_m_reg[12]/G
wbs_adr_i_m_reg[13]/G
wbs_adr_i_m_reg[14]/G
wbs_adr_i_m_reg[15]/G
wbs_adr_i_m_reg[16]/G
wbs_adr_i_m_reg[17]/G
wbs_adr_i_m_reg[18]/G
wbs_adr_i_m_reg[19]/G
wbs_adr_i_m_reg[1]/G
wbs_adr_i_m_reg[20]/G
wbs_adr_i_m_reg[21]/G
wbs_adr_i_m_reg[22]/G
wbs_adr_i_m_reg[23]/G
wbs_adr_i_m_reg[24]/G
wbs_adr_i_m_reg[25]/G
wbs_adr_i_m_reg[26]/G
wbs_adr_i_m_reg[27]/G
wbs_adr_i_m_reg[28]/G
wbs_adr_i_m_reg[29]/G
wbs_adr_i_m_reg[2]/G
wbs_adr_i_m_reg[30]/G
wbs_adr_i_m_reg[31]/G
wbs_adr_i_m_reg[3]/G
wbs_adr_i_m_reg[4]/G
wbs_adr_i_m_reg[5]/G
wbs_adr_i_m_reg[6]/G
wbs_adr_i_m_reg[7]/G
wbs_adr_i_m_reg[8]/G
wbs_adr_i_m_reg[9]/G
wbs_cyc_i_c_reg/G
wbs_cyc_i_m_reg/G
wbs_dat_i_c_reg[0]/G
wbs_dat_i_c_reg[10]/G
wbs_dat_i_c_reg[11]/G
wbs_dat_i_c_reg[12]/G
wbs_dat_i_c_reg[13]/G
wbs_dat_i_c_reg[14]/G
wbs_dat_i_c_reg[15]/G
wbs_dat_i_c_reg[16]/G
wbs_dat_i_c_reg[17]/G
wbs_dat_i_c_reg[18]/G
wbs_dat_i_c_reg[19]/G
wbs_dat_i_c_reg[1]/G
wbs_dat_i_c_reg[20]/G
wbs_dat_i_c_reg[21]/G
wbs_dat_i_c_reg[22]/G
wbs_dat_i_c_reg[23]/G
wbs_dat_i_c_reg[24]/G
wbs_dat_i_c_reg[25]/G
wbs_dat_i_c_reg[26]/G
wbs_dat_i_c_reg[27]/G
wbs_dat_i_c_reg[28]/G
wbs_dat_i_c_reg[29]/G
wbs_dat_i_c_reg[2]/G
wbs_dat_i_c_reg[30]/G
wbs_dat_i_c_reg[31]/G
wbs_dat_i_c_reg[3]/G
wbs_dat_i_c_reg[4]/G
wbs_dat_i_c_reg[5]/G
wbs_dat_i_c_reg[6]/G
wbs_dat_i_c_reg[7]/G
wbs_dat_i_c_reg[8]/G
wbs_dat_i_c_reg[9]/G
wbs_dat_i_m_reg[0]/G
wbs_dat_i_m_reg[10]/G
wbs_dat_i_m_reg[11]/G
wbs_dat_i_m_reg[12]/G
wbs_dat_i_m_reg[13]/G
wbs_dat_i_m_reg[14]/G
wbs_dat_i_m_reg[15]/G
wbs_dat_i_m_reg[16]/G
wbs_dat_i_m_reg[17]/G
wbs_dat_i_m_reg[18]/G
wbs_dat_i_m_reg[19]/G
wbs_dat_i_m_reg[1]/G
wbs_dat_i_m_reg[20]/G
wbs_dat_i_m_reg[21]/G
wbs_dat_i_m_reg[22]/G
wbs_dat_i_m_reg[23]/G
wbs_dat_i_m_reg[24]/G
wbs_dat_i_m_reg[25]/G
wbs_dat_i_m_reg[26]/G
wbs_dat_i_m_reg[27]/G
wbs_dat_i_m_reg[28]/G
wbs_dat_i_m_reg[29]/G
wbs_dat_i_m_reg[2]/G
wbs_dat_i_m_reg[30]/G
wbs_dat_i_m_reg[31]/G
wbs_dat_i_m_reg[3]/G
wbs_dat_i_m_reg[4]/G
wbs_dat_i_m_reg[5]/G
wbs_dat_i_m_reg[6]/G
wbs_dat_i_m_reg[7]/G
wbs_dat_i_m_reg[8]/G
wbs_dat_i_m_reg[9]/G
wbs_sel_i_c_reg[0]/G
wbs_sel_i_c_reg[1]/G
wbs_sel_i_c_reg[2]/G
wbs_sel_i_c_reg[3]/G
wbs_sel_i_m_reg[0]/G
wbs_sel_i_m_reg[1]/G
wbs_sel_i_m_reg[2]/G
wbs_sel_i_m_reg[3]/G
wbs_stb_i_c_reg/G
wbs_stb_i_m_reg/G
wbs_we_i_c_reg/G
wbs_we_i_m_reg/G

 There are 4 register/latch pins with no clock driven by root clock pin: mprj/araddr_reg[6]/Q (HIGH)

mprj/fir_DUT/tap_A_reg[0]/G
mprj/fir_DUT/tap_A_reg[1]/G
mprj/fir_DUT/tap_A_reg[2]/G
mprj/fir_DUT/tap_A_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: mprj/arvalid_reg/Q (HIGH)

mprj/fir_DUT/tap_A_reg[0]/G
mprj/fir_DUT/tap_A_reg[1]/G
mprj/fir_DUT/tap_A_reg[2]/G
mprj/fir_DUT/tap_A_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: mprj/awaddr_reg[6]/Q (HIGH)

mprj/fir_DUT/tap_A_reg[0]/G
mprj/fir_DUT/tap_A_reg[1]/G
mprj/fir_DUT/tap_A_reg[2]/G
mprj/fir_DUT/tap_A_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: mprj/awvalid_reg/Q (HIGH)

mprj/fir_DUT/tap_A_reg[0]/G
mprj/fir_DUT/tap_A_reg[1]/G
mprj/fir_DUT/tap_A_reg[2]/G
mprj/fir_DUT/tap_A_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: mprj/fir_DUT/FSM_onehot_state_FIR_reg[2]/Q (HIGH)

mprj/fir_DUT/tap_A_reg[0]/G
mprj/fir_DUT/tap_A_reg[1]/G
mprj/fir_DUT/tap_A_reg[2]/G
mprj/fir_DUT/tap_A_reg[3]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

mprj/fir_DUT/tap_A_reg[0]/D
mprj/fir_DUT/tap_A_reg[1]/D
mprj/fir_DUT/tap_A_reg[2]/D
mprj/fir_DUT/tap_A_reg[3]/D
wbs_adr_i_c_reg[0]/D
wbs_adr_i_c_reg[16]/D
wbs_adr_i_c_reg[17]/D
wbs_adr_i_c_reg[18]/D
wbs_adr_i_c_reg[19]/D
wbs_adr_i_c_reg[1]/D
wbs_adr_i_c_reg[20]/D
wbs_adr_i_c_reg[21]/D
wbs_adr_i_c_reg[22]/D
wbs_adr_i_c_reg[23]/D
wbs_adr_i_c_reg[24]/D
wbs_adr_i_c_reg[25]/D
wbs_adr_i_c_reg[26]/D
wbs_adr_i_c_reg[27]/D
wbs_adr_i_c_reg[28]/D
wbs_adr_i_c_reg[29]/D
wbs_adr_i_c_reg[2]/D
wbs_adr_i_c_reg[30]/D
wbs_adr_i_c_reg[31]/D
wbs_adr_i_c_reg[3]/D
wbs_adr_i_c_reg[4]/D
wbs_adr_i_c_reg[5]/D
wbs_adr_i_c_reg[6]/D
wbs_adr_i_c_reg[7]/D
wbs_adr_i_c_reg[8]/D
wbs_adr_i_c_reg[9]/D
wbs_adr_i_m_reg[0]/D
wbs_adr_i_m_reg[10]/D
wbs_adr_i_m_reg[11]/D
wbs_adr_i_m_reg[12]/D
wbs_adr_i_m_reg[13]/D
wbs_adr_i_m_reg[14]/D
wbs_adr_i_m_reg[15]/D
wbs_adr_i_m_reg[16]/D
wbs_adr_i_m_reg[17]/D
wbs_adr_i_m_reg[18]/D
wbs_adr_i_m_reg[19]/D
wbs_adr_i_m_reg[1]/D
wbs_adr_i_m_reg[20]/D
wbs_adr_i_m_reg[21]/D
wbs_adr_i_m_reg[22]/D
wbs_adr_i_m_reg[23]/D
wbs_adr_i_m_reg[24]/D
wbs_adr_i_m_reg[25]/D
wbs_adr_i_m_reg[26]/D
wbs_adr_i_m_reg[27]/D
wbs_adr_i_m_reg[28]/D
wbs_adr_i_m_reg[29]/D
wbs_adr_i_m_reg[2]/D
wbs_adr_i_m_reg[30]/D
wbs_adr_i_m_reg[31]/D
wbs_adr_i_m_reg[3]/D
wbs_adr_i_m_reg[4]/D
wbs_adr_i_m_reg[5]/D
wbs_adr_i_m_reg[6]/D
wbs_adr_i_m_reg[7]/D
wbs_adr_i_m_reg[8]/D
wbs_adr_i_m_reg[9]/D
wbs_cyc_i_c_reg/D
wbs_cyc_i_m_reg/D
wbs_dat_i_c_reg[0]/D
wbs_dat_i_c_reg[10]/D
wbs_dat_i_c_reg[11]/D
wbs_dat_i_c_reg[12]/D
wbs_dat_i_c_reg[13]/D
wbs_dat_i_c_reg[14]/D
wbs_dat_i_c_reg[15]/D
wbs_dat_i_c_reg[16]/D
wbs_dat_i_c_reg[17]/D
wbs_dat_i_c_reg[18]/D
wbs_dat_i_c_reg[19]/D
wbs_dat_i_c_reg[1]/D
wbs_dat_i_c_reg[20]/D
wbs_dat_i_c_reg[21]/D
wbs_dat_i_c_reg[22]/D
wbs_dat_i_c_reg[23]/D
wbs_dat_i_c_reg[24]/D
wbs_dat_i_c_reg[25]/D
wbs_dat_i_c_reg[26]/D
wbs_dat_i_c_reg[27]/D
wbs_dat_i_c_reg[28]/D
wbs_dat_i_c_reg[29]/D
wbs_dat_i_c_reg[2]/D
wbs_dat_i_c_reg[30]/D
wbs_dat_i_c_reg[31]/D
wbs_dat_i_c_reg[3]/D
wbs_dat_i_c_reg[4]/D
wbs_dat_i_c_reg[5]/D
wbs_dat_i_c_reg[6]/D
wbs_dat_i_c_reg[7]/D
wbs_dat_i_c_reg[8]/D
wbs_dat_i_c_reg[9]/D
wbs_dat_i_m_reg[0]/D
wbs_dat_i_m_reg[10]/D
wbs_dat_i_m_reg[11]/D
wbs_dat_i_m_reg[12]/D
wbs_dat_i_m_reg[13]/D
wbs_dat_i_m_reg[14]/D
wbs_dat_i_m_reg[15]/D
wbs_dat_i_m_reg[16]/D
wbs_dat_i_m_reg[17]/D
wbs_dat_i_m_reg[18]/D
wbs_dat_i_m_reg[19]/D
wbs_dat_i_m_reg[1]/D
wbs_dat_i_m_reg[20]/D
wbs_dat_i_m_reg[21]/D
wbs_dat_i_m_reg[22]/D
wbs_dat_i_m_reg[23]/D
wbs_dat_i_m_reg[24]/D
wbs_dat_i_m_reg[25]/D
wbs_dat_i_m_reg[26]/D
wbs_dat_i_m_reg[27]/D
wbs_dat_i_m_reg[28]/D
wbs_dat_i_m_reg[29]/D
wbs_dat_i_m_reg[2]/D
wbs_dat_i_m_reg[30]/D
wbs_dat_i_m_reg[31]/D
wbs_dat_i_m_reg[3]/D
wbs_dat_i_m_reg[4]/D
wbs_dat_i_m_reg[5]/D
wbs_dat_i_m_reg[6]/D
wbs_dat_i_m_reg[7]/D
wbs_dat_i_m_reg[8]/D
wbs_dat_i_m_reg[9]/D
wbs_sel_i_c_reg[0]/D
wbs_sel_i_c_reg[1]/D
wbs_sel_i_c_reg[2]/D
wbs_sel_i_c_reg[3]/D
wbs_sel_i_m_reg[0]/D
wbs_sel_i_m_reg[1]/D
wbs_sel_i_m_reg[2]/D
wbs_sel_i_m_reg[3]/D
wbs_stb_i_c_reg/D
wbs_stb_i_m_reg/D
wbs_we_i_c_reg/D
wbs_we_i_m_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.530        0.000                      0                  416        0.132        0.000                      0                  416        6.500        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
sys    {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys                 0.530        0.000                      0                  416        0.132        0.000                      0                  416        6.500        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys                         
(none)                      sys           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys
  To Clock:  sys

Setup :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        13.333ns  (logic 10.434ns (78.254%)  route 2.899ns (21.746%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.776 r  mprj/fir_DUT/sm_tdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.785    mprj/fir_DUT/sm_tdata1_carry_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.902 r  mprj/fir_DUT/sm_tdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.902    mprj/fir_DUT/sm_tdata1_carry__0_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.233 r  mprj/fir_DUT/sm_tdata1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    13.851    mprj/fir_DUT/sm_tdata1_carry__1_n_4
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.158 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    14.158    mprj/fir_DUT/i__carry__5_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.534 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    14.534    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.865 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.618    15.483    mprj/fir_DUT/in13[31]
                                                                      r  mprj/fir_DUT/sm_tdata[31]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    15.790 r  mprj/fir_DUT/sm_tdata[31]_i_2/O
                         net (fo=1, unplaced)         0.000    15.790    mprj/fir_DUT/sm_tdata_1[31]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[31]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[31]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        13.216ns  (logic 10.317ns (78.062%)  route 2.899ns (21.938%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.776 r  mprj/fir_DUT/sm_tdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.785    mprj/fir_DUT/sm_tdata1_carry_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.116 r  mprj/fir_DUT/sm_tdata1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    13.734    mprj/fir_DUT/sm_tdata1_carry__0_n_4
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.041 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    14.041    mprj/fir_DUT/i__carry__4_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.417 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    14.417    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.748 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.618    15.366    mprj/fir_DUT/in13[27]
                                                                      r  mprj/fir_DUT/sm_tdata[27]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    15.673 r  mprj/fir_DUT/sm_tdata[27]_i_1/O
                         net (fo=1, unplaced)         0.000    15.673    mprj/fir_DUT/sm_tdata_1[27]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[27]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[27]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.673    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        13.086ns  (logic 10.353ns (79.113%)  route 2.733ns (20.888%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.776 r  mprj/fir_DUT/sm_tdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.785    mprj/fir_DUT/sm_tdata1_carry_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.902 r  mprj/fir_DUT/sm_tdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.902    mprj/fir_DUT/sm_tdata1_carry__0_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.233 r  mprj/fir_DUT/sm_tdata1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    13.851    mprj/fir_DUT/sm_tdata1_carry__1_n_4
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.158 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    14.158    mprj/fir_DUT/i__carry__5_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.534 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    14.534    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.790 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.452    15.242    mprj/fir_DUT/in13[30]
                                                                      r  mprj/fir_DUT/sm_tdata[30]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    15.543 r  mprj/fir_DUT/sm_tdata[30]_i_1/O
                         net (fo=1, unplaced)         0.000    15.543    mprj/fir_DUT/sm_tdata_1[30]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[30]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[30]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.543    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        13.032ns  (logic 10.439ns (80.100%)  route 2.593ns (19.900%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.776 r  mprj/fir_DUT/sm_tdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.785    mprj/fir_DUT/sm_tdata1_carry_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.902 r  mprj/fir_DUT/sm_tdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.902    mprj/fir_DUT/sm_tdata1_carry__0_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.233 r  mprj/fir_DUT/sm_tdata1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    13.851    mprj/fir_DUT/sm_tdata1_carry__1_n_4
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.158 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    14.158    mprj/fir_DUT/i__carry__5_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.534 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    14.534    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.871 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.312    15.183    mprj/fir_DUT/in13[29]
                                                                      r  mprj/fir_DUT/sm_tdata[29]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    15.489 r  mprj/fir_DUT/sm_tdata[29]_i_1/O
                         net (fo=1, unplaced)         0.000    15.489    mprj/fir_DUT/sm_tdata_1[29]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[29]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[29]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.489    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        12.986ns  (logic 10.096ns (77.743%)  route 2.890ns (22.257%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.886 r  mprj/fir_DUT/sm_tdata1_carry/O[3]
                         net (fo=1, unplaced)         0.618    13.504    mprj/fir_DUT/sm_tdata1_carry_n_4
                                                                      r  mprj/fir_DUT/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.811 r  mprj/fir_DUT/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    13.811    mprj/fir_DUT/i__carry__3_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.187 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    14.187    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.518 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.618    15.136    mprj/fir_DUT/in13[23]
                                                                      r  mprj/fir_DUT/sm_tdata[23]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    15.443 r  mprj/fir_DUT/sm_tdata[23]_i_1/O
                         net (fo=1, unplaced)         0.000    15.443    mprj/fir_DUT/sm_tdata_1[23]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[23]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        12.969ns  (logic 10.236ns (78.924%)  route 2.733ns (21.076%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.776 r  mprj/fir_DUT/sm_tdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.785    mprj/fir_DUT/sm_tdata1_carry_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.116 r  mprj/fir_DUT/sm_tdata1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    13.734    mprj/fir_DUT/sm_tdata1_carry__0_n_4
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.041 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    14.041    mprj/fir_DUT/i__carry__4_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.417 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    14.417    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.673 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.452    15.125    mprj/fir_DUT/in13[26]
                                                                      r  mprj/fir_DUT/sm_tdata[26]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    15.426 r  mprj/fir_DUT/sm_tdata[26]_i_1/O
                         net (fo=1, unplaced)         0.000    15.426    mprj/fir_DUT/sm_tdata_1[26]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[26]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.426    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        12.915ns  (logic 10.322ns (79.920%)  route 2.593ns (20.080%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.776 r  mprj/fir_DUT/sm_tdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.785    mprj/fir_DUT/sm_tdata1_carry_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.116 r  mprj/fir_DUT/sm_tdata1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    13.734    mprj/fir_DUT/sm_tdata1_carry__0_n_4
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.041 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    14.041    mprj/fir_DUT/i__carry__4_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.417 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    14.417    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.754 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.312    15.066    mprj/fir_DUT/in13[25]
                                                                      r  mprj/fir_DUT/sm_tdata[25]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    15.372 r  mprj/fir_DUT/sm_tdata[25]_i_1/O
                         net (fo=1, unplaced)         0.000    15.372    mprj/fir_DUT/sm_tdata_1[25]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[25]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.372    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        12.915ns  (logic 10.323ns (79.928%)  route 2.592ns (20.072%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.776 r  mprj/fir_DUT/sm_tdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.785    mprj/fir_DUT/sm_tdata1_carry_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.902 r  mprj/fir_DUT/sm_tdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    12.902    mprj/fir_DUT/sm_tdata1_carry__0_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.233 r  mprj/fir_DUT/sm_tdata1_carry__1/O[3]
                         net (fo=1, unplaced)         0.618    13.851    mprj/fir_DUT/sm_tdata1_carry__1_n_4
                                                                      r  mprj/fir_DUT/i__carry__5_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.158 r  mprj/fir_DUT/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    14.158    mprj/fir_DUT/i__carry__5_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.534 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    14.534    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.766 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.311    15.077    mprj/fir_DUT/in13[28]
                                                                      r  mprj/fir_DUT/sm_tdata[28]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    15.372 r  mprj/fir_DUT/sm_tdata[28]_i_1/O
                         net (fo=1, unplaced)         0.000    15.372    mprj/fir_DUT/sm_tdata_1[28]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[28]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.372    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        12.798ns  (logic 10.206ns (79.744%)  route 2.592ns (20.256%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.776 r  mprj/fir_DUT/sm_tdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009    12.785    mprj/fir_DUT/sm_tdata1_carry_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.116 r  mprj/fir_DUT/sm_tdata1_carry__0/O[3]
                         net (fo=1, unplaced)         0.618    13.734    mprj/fir_DUT/sm_tdata1_carry__0_n_4
                                                                      r  mprj/fir_DUT/i__carry__4_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    14.041 r  mprj/fir_DUT/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    14.041    mprj/fir_DUT/i__carry__4_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.417 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    14.417    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.649 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.311    14.960    mprj/fir_DUT/in13[24]
                                                                      r  mprj/fir_DUT/sm_tdata[24]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    15.255 r  mprj/fir_DUT/sm_tdata[24]_i_1/O
                         net (fo=1, unplaced)         0.000    15.255    mprj/fir_DUT/sm_tdata_1[24]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[24]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.255    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 mprj/tap_RAM/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/sm_tdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys rise@14.000ns - sys rise@0.000ns)
  Data Path Delay:        12.739ns  (logic 10.015ns (78.614%)  route 2.724ns (21.386%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.128 - 14.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    mprj/tap_RAM/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  mprj/tap_RAM/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.910 r  mprj/tap_RAM/RAM_reg/DOBDO[16]
                         net (fo=3, unplaced)         0.800     5.710    mprj/fir_DUT/DOBDO[16]
                                                                      r  mprj/fir_DUT/sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     9.746 r  mprj/fir_DUT/sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     9.801    mprj/fir_DUT/sm_tdata1__0_n_106
                                                                      r  mprj/fir_DUT/sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.319 r  mprj/fir_DUT/sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    12.119    mprj/fir_DUT/sm_tdata1__1_n_105
                                                                      r  mprj/fir_DUT/sm_tdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    12.243 r  mprj/fir_DUT/sm_tdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000    12.243    mprj/fir_DUT/sm_tdata1_carry_i_3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.886 r  mprj/fir_DUT/sm_tdata1_carry/O[3]
                         net (fo=1, unplaced)         0.618    13.504    mprj/fir_DUT/sm_tdata1_carry_n_4
                                                                      r  mprj/fir_DUT/i__carry__3_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.811 r  mprj/fir_DUT/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000    13.811    mprj/fir_DUT/i__carry__3_i_1_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.187 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    14.187    mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__3_n_0
                                                                      r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.443 r  mprj/fir_DUT/sm_tdata0_inferred__0/i__carry__4/O[2]
                         net (fo=1, unplaced)         0.452    14.895    mprj/fir_DUT/in13[22]
                                                                      r  mprj/fir_DUT/sm_tdata[22]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    15.196 r  mprj/fir_DUT/sm_tdata[22]_i_1/O
                         net (fo=1, unplaced)         0.000    15.196    mprj/fir_DUT/sm_tdata_1[22]
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)       14.000    14.000 r  
                                                      0.000    14.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    14.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    14.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    15.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    15.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439    16.128    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[22]/C
                         clock pessimism              0.184    16.311    
                         clock uncertainty           -0.035    16.276    
                         FDCE (Setup_fdce_C_D)        0.044    16.320    mprj/fir_DUT/sm_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         16.320    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                  1.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[0]
                                                                      r  mprj/fir_DUT/data_Di[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[0]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[10]
                                                                      r  mprj/fir_DUT/data_Di[10]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[10]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[11]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[11]
                                                                      r  mprj/fir_DUT/data_Di[11]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[11]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[12]
                                                                      r  mprj/fir_DUT/data_Di[12]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[12]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[13]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[13]
                                                                      r  mprj/fir_DUT/data_Di[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[13]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[14]
                                                                      r  mprj/fir_DUT/data_Di[14]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[14]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[15]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[15]
                                                                      r  mprj/fir_DUT/data_Di[15]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[15]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[16]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[16]
                                                                      r  mprj/fir_DUT/data_Di[16]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[16]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[16]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[17]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[17]
                                                                      r  mprj/fir_DUT/data_Di[17]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[17]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mprj/ss_tdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/data_Di_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys rise@0.000ns - sys rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/ss_tdata_reg[18]/Q
                         net (fo=1, unplaced)         0.131     0.956    mprj/fir_DUT/data_Di_reg[31]_1[18]
                                                                      r  mprj/fir_DUT/data_Di[18]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.054 r  mprj/fir_DUT/data_Di[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.054    mprj/fir_DUT/data_Di[18]_i_1_n_0
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/data_Di_reg[18]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mprj/fir_DUT/data_Di_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056               counter/user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056               mprj/bram_fir_exmem/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056               mprj/data_RAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.000      11.056               mprj/tap_RAM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424               counter/user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424               mprj/bram_fir_exmem/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424               mprj/data_RAM/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424               mprj/tap_RAM/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         14.000      11.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000               counter/delayed_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.000       6.500                counter/delayed_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[0]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[10]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[12]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[14]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[16]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[18]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[18]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[18]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[18]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[18]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[18]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[20]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[20]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[20]
                                                                      r  wbs_dat_o_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[20]
                                                                      r  wbs_dat_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[22]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[22]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[22]
                                                                      r  wbs_dat_o_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[22]
                                                                      r  wbs_dat_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[24]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[24]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[24]
                                                                      r  wbs_dat_o_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[24]
                                                                      r  wbs_dat_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            wbs_dat_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.310ns  (logic 3.839ns (46.202%)  route 4.810ns (57.886%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/fir_DUT/awvalid_reg
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_3/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.168    mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_3_n_0
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.292 r  mprj/fir_DUT/wbs_dat_o_OBUF[26]_inst_i_2/O
                         net (fo=2, unplaced)         0.800     5.092    counter/user_bram/DOBDO[26]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[26]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     5.216 r  counter/user_bram/wbs_dat_o_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.015    wbs_dat_o_OBUF[26]
                                                                      r  wbs_dat_o_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.650 r  wbs_dat_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000     8.650    wbs_dat_o[26]
                                                                      r  wbs_dat_o[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbs_adr_i_c_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wbs_adr_i_IBUF[0]
                         LDCE                                         r  wbs_adr_i_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[16]
                            (input port)
  Destination:            wbs_adr_i_c_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[16] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[16]
                                                                      r  wbs_adr_i_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wbs_adr_i_IBUF[16]
                         LDCE                                         r  wbs_adr_i_c_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[17]
                            (input port)
  Destination:            wbs_adr_i_c_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[17] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[17]
                                                                      r  wbs_adr_i_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wbs_adr_i_IBUF[17]
                         LDCE                                         r  wbs_adr_i_c_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            wbs_adr_i_c_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      r  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wbs_adr_i_IBUF[18]
                         LDCE                                         r  wbs_adr_i_c_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[19]
                            (input port)
  Destination:            wbs_adr_i_c_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[19] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[19]
                                                                      r  wbs_adr_i_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[19]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wbs_adr_i_IBUF[19]
                         LDCE                                         r  wbs_adr_i_c_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[1]
                            (input port)
  Destination:            wbs_adr_i_c_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[1] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[1]
                                                                      r  wbs_adr_i_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    wbs_adr_i_IBUF[1]
                         LDCE                                         r  wbs_adr_i_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[20]
                            (input port)
  Destination:            wbs_adr_i_c_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[20] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[20]
                                                                      r  wbs_adr_i_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[20]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wbs_adr_i_IBUF[20]
                         LDCE                                         r  wbs_adr_i_c_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[21]
                            (input port)
  Destination:            wbs_adr_i_c_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[21] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[21]
                                                                      r  wbs_adr_i_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[21]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wbs_adr_i_IBUF[21]
                         LDCE                                         r  wbs_adr_i_c_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_adr_i_c_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      r  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wbs_adr_i_IBUF[22]
                         LDCE                                         r  wbs_adr_i_c_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_adr_i_c_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      r  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    wbs_adr_i_IBUF[23]
                         LDCE                                         r  wbs_adr_i_c_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[11]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[11]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[13]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[13]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[15]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[15]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[17]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[17]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[19]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[19]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[19]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[19]
                                                                      r  wbs_dat_o_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[19]
                                                                      r  wbs_dat_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[1]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[1]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[1]
                                                                      r  wbs_dat_o_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[1]
                                                                      r  wbs_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[21]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[21]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[21]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[21]
                                                                      r  wbs_dat_o_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[21]
                                                                      r  wbs_dat_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[23]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[23]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[23]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[23]
                                                                      r  wbs_dat_o_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[23]
                                                                      r  wbs_dat_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[25]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[25]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[25]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[25]
                                                                      r  wbs_dat_o_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[25]
                                                                      r  wbs_dat_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/user_bram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 5.236ns (76.603%)  route 1.599ns (23.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.584     2.456    counter/user_bram/wb_clk_i_IBUF_BUFG
                         RAMB36E1                                     r  counter/user_bram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454     4.910 r  counter/user_bram/RAM_reg/DOBDO[27]
                         net (fo=1, unplaced)         0.800     5.710    counter/user_bram/wbs_dat_o_c_wire[27]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[27]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.148     5.858 r  counter/user_bram/wbs_dat_o_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.658    wbs_dat_o_OBUF[27]
                                                                      r  wbs_dat_o_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.292 r  wbs_dat_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     9.292    wbs_dat_o[27]
                                                                      r  wbs_dat_o[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj/fir_DUT/idx_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/tap_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/idx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/idx_reg_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    mprj/fir_DUT/idx_reg_reg_n_0_[3]
                                                                      r  mprj/fir_DUT/tap_A_reg[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.064 r  mprj/fir_DUT/tap_A_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    mprj/fir_DUT/tap_A_reg[3]_i_1_n_0
                         LDCE                                         r  mprj/fir_DUT/tap_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/idx_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/tap_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/idx_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/idx_reg_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    mprj/fir_DUT/idx_reg_reg_n_0_[2]
                                                                      r  mprj/fir_DUT/tap_A_reg[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.065 r  mprj/fir_DUT/tap_A_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    mprj/fir_DUT/tap_A_reg[2]_i_1_n_0
                         LDCE                                         r  mprj/fir_DUT/tap_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/idx_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/tap_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/idx_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/idx_reg_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    mprj/fir_DUT/idx_reg_reg_n_0_[1]
                                                                      r  mprj/fir_DUT/tap_A_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  mprj/fir_DUT/tap_A_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    mprj/fir_DUT/tap_A_reg[1]_i_1_n_0
                         LDCE                                         r  mprj/fir_DUT/tap_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/idx_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mprj/fir_DUT/tap_A_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/idx_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/idx_reg_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    mprj/fir_DUT/idx_reg_reg_n_0_[0]
                                                                      r  mprj/fir_DUT/tap_A_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  mprj/fir_DUT/tap_A_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    mprj/fir_DUT/tap_A_reg[0]_i_1_n_0
                         LDCE                                         r  mprj/fir_DUT/tap_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/isStateReady_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.396ns (71.913%)  route 0.545ns (28.087%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  mprj/fir_DUT/isStateReady_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  mprj/fir_DUT/isStateReady_r_reg/Q
                         net (fo=4, unplaced)         0.208     1.033    mprj/fir_DUT/rvalid
                                                                      r  mprj/fir_DUT/wbs_ack_o_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.131 r  mprj/fir_DUT/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.468    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.619 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.619    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/sm_tdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.441ns (63.756%)  route 0.963ns (42.578%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/sm_tdata_reg[0]/Q
                         net (fo=3, unplaced)         0.288     1.113    mprj/fir_DUT/sm_tdata[0]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.211 r  mprj/fir_DUT/wbs_dat_o_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.337     1.548    counter/user_bram/DOBDO[0]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.593 r  counter/user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.930    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.081 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.081    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/sm_tdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.441ns (63.756%)  route 0.963ns (42.578%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/sm_tdata_reg[10]/Q
                         net (fo=3, unplaced)         0.288     1.113    mprj/fir_DUT/sm_tdata[10]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.211 r  mprj/fir_DUT/wbs_dat_o_OBUF[10]_inst_i_2/O
                         net (fo=2, unplaced)         0.337     1.548    counter/user_bram/DOBDO[10]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.593 r  counter/user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.930    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.081 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.081    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/sm_tdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.441ns (63.756%)  route 0.963ns (42.578%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/sm_tdata_reg[12]/Q
                         net (fo=3, unplaced)         0.288     1.113    mprj/fir_DUT/sm_tdata[12]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.211 r  mprj/fir_DUT/wbs_dat_o_OBUF[12]_inst_i_2/O
                         net (fo=2, unplaced)         0.337     1.548    counter/user_bram/DOBDO[12]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.593 r  counter/user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.930    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.081 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.081    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/sm_tdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.441ns (63.756%)  route 0.963ns (42.578%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/sm_tdata_reg[14]/Q
                         net (fo=3, unplaced)         0.288     1.113    mprj/fir_DUT/sm_tdata[14]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.211 r  mprj/fir_DUT/wbs_dat_o_OBUF[14]_inst_i_2/O
                         net (fo=2, unplaced)         0.337     1.548    counter/user_bram/DOBDO[14]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.593 r  counter/user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.930    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.081 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.081    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/fir_DUT/sm_tdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.441ns (63.756%)  route 0.963ns (42.578%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.114     0.678    mprj/fir_DUT/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/fir_DUT/sm_tdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mprj/fir_DUT/sm_tdata_reg[16]/Q
                         net (fo=3, unplaced)         0.288     1.113    mprj/fir_DUT/sm_tdata[16]
                                                                      r  mprj/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.211 r  mprj/fir_DUT/wbs_dat_o_OBUF[16]_inst_i_2/O
                         net (fo=2, unplaced)         0.337     1.548    counter/user_bram/DOBDO[16]
                                                                      r  counter/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.045     1.593 r  counter/user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.930    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.081 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.081    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys

Max Delay           582 Endpoints
Min Delay           582 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[1]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[2]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[3]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[4]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[5]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[6]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.271ns  (logic 0.957ns (22.407%)  route 3.314ns (77.593%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  wbs_adr_i_m_reg[12]/Q
                         net (fo=1, unplaced)         1.111     1.696    mprj/bram_fir_exmem/Q[12]
                                                                      f  mprj/bram_fir_exmem/awaddr[11]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  mprj/bram_fir_exmem/awaddr[11]_i_4/O
                         net (fo=1, unplaced)         1.111     2.931    mprj/bram_fir_exmem/awaddr[11]_i_4_n_0
                                                                      r  mprj/bram_fir_exmem/awaddr[11]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.055 r  mprj/bram_fir_exmem/awaddr[11]_i_2/O
                         net (fo=72, unplaced)        0.540     3.595    mprj/bram_fir_exmem_n_32
                                                                      r  mprj/awaddr[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.719 r  mprj/awaddr[11]_i_1/O
                         net (fo=44, unplaced)        0.552     4.271    mprj/isAddr_axi_w
                         FDCE                                         r  mprj/awaddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.439     2.128    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i_m_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mprj/araddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_adr_i_m_reg[10]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/Q[10]
                         FDCE                                         r  mprj/araddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/araddr_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mprj/araddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_adr_i_m_reg[11]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/Q[11]
                         FDCE                                         r  mprj/araddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/araddr_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_adr_i_m_reg[10]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/Q[10]
                         FDCE                                         r  mprj/awaddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i_m_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mprj/awaddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_adr_i_m_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_adr_i_m_reg[11]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/Q[11]
                         FDCE                                         r  mprj/awaddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/awaddr_reg[11]/C

Slack:                    inf
  Source:                 wbs_dat_i_m_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mprj/ss_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_dat_i_m_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_dat_i_m_reg[0]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/wdata_reg[31]_0[0]
                         FDCE                                         r  mprj/ss_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[0]/C

Slack:                    inf
  Source:                 wbs_dat_i_m_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            mprj/ss_tdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_dat_i_m_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_dat_i_m_reg[10]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/wdata_reg[31]_0[10]
                         FDCE                                         r  mprj/ss_tdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[10]/C

Slack:                    inf
  Source:                 wbs_dat_i_m_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mprj/ss_tdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_dat_i_m_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_dat_i_m_reg[11]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/wdata_reg[31]_0[11]
                         FDCE                                         r  mprj/ss_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[11]/C

Slack:                    inf
  Source:                 wbs_dat_i_m_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mprj/ss_tdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_dat_i_m_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_dat_i_m_reg[12]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/wdata_reg[31]_0[12]
                         FDCE                                         r  mprj/ss_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[12]/C

Slack:                    inf
  Source:                 wbs_dat_i_m_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            mprj/ss_tdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_dat_i_m_reg[13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_dat_i_m_reg[13]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/wdata_reg[31]_0[13]
                         FDCE                                         r  mprj/ss_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[13]/C

Slack:                    inf
  Source:                 wbs_dat_i_m_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            mprj/ss_tdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.161ns (52.111%)  route 0.148ns (47.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  wbs_dat_i_m_reg[14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  wbs_dat_i_m_reg[14]/Q
                         net (fo=3, unplaced)         0.148     0.309    mprj/wdata_reg[31]_0[14]
                         FDCE                                         r  mprj/ss_tdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=268, unplaced)       0.259     1.032    mprj/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  mprj/ss_tdata_reg[14]/C





