{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710873914385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710873914385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 21:45:14 2024 " "Processing started: Tue Mar 19 21:45:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710873914385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710873914385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VERILOGStart05 -c VERILOGStart05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710873914385 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_85c_slow.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_85c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710873914630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_0c_slow.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_0c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710873914644 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_min_1200mv_0c_fast.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_min_1200mv_0c_fast.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710873914657 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05.vho D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710873914671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_85c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_85c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710873914683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_8_1200mv_0c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_8_1200mv_0c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710873914695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_min_1200mv_0c_vhd_fast.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_min_1200mv_0c_vhd_fast.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710873914707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VERILOGStart05_vhd.sdo D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/ simulation " "Generated file VERILOGStart05_vhd.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VERILOGStart05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710873914719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710873914747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 21:45:14 2024 " "Processing ended: Tue Mar 19 21:45:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710873914747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710873914747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710873914747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710873914747 ""}
