
Thermocouple_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aad0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  0800ac80  0800ac80  0001ac80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b15c  0800b15c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b15c  0800b15c  0001b15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b164  0800b164  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b164  0800b164  0001b164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b168  0800b168  0001b168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b16c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000414  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200005f4  200005f4  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001963c  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ed1  00000000  00000000  0003984c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001518  00000000  00000000  0003c720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001408  00000000  00000000  0003dc38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002778b  00000000  00000000  0003f040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019945  00000000  00000000  000667cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f2ea4  00000000  00000000  00080110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00172fb4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006f78  00000000  00000000  00173008  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ac68 	.word	0x0800ac68

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800ac68 	.word	0x0800ac68

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
void Max31855_Read_Temp(void) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 8001012:	2300      	movs	r3, #0
 8001014:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8001016:	2200      	movs	r2, #0
 8001018:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800101c:	483f      	ldr	r0, [pc, #252]	; (800111c <Max31855_Read_Temp+0x110>)
 800101e:	f002 f827 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 8001022:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001026:	2204      	movs	r2, #4
 8001028:	493d      	ldr	r1, [pc, #244]	; (8001120 <Max31855_Read_Temp+0x114>)
 800102a:	483e      	ldr	r0, [pc, #248]	; (8001124 <Max31855_Read_Temp+0x118>)
 800102c:	f003 fcdf 	bl	80049ee <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 8001030:	2201      	movs	r2, #1
 8001032:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001036:	4839      	ldr	r0, [pc, #228]	; (800111c <Max31855_Read_Temp+0x110>)
 8001038:	f002 f81a 	bl	8003070 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 800103c:	4b38      	ldr	r3, [pc, #224]	; (8001120 <Max31855_Read_Temp+0x114>)
 800103e:	78db      	ldrb	r3, [r3, #3]
 8001040:	461a      	mov	r2, r3
 8001042:	4b37      	ldr	r3, [pc, #220]	; (8001120 <Max31855_Read_Temp+0x114>)
 8001044:	789b      	ldrb	r3, [r3, #2]
 8001046:	021b      	lsls	r3, r3, #8
 8001048:	431a      	orrs	r2, r3
 800104a:	4b35      	ldr	r3, [pc, #212]	; (8001120 <Max31855_Read_Temp+0x114>)
 800104c:	785b      	ldrb	r3, [r3, #1]
 800104e:	041b      	lsls	r3, r3, #16
 8001050:	431a      	orrs	r2, r3
 8001052:	4b33      	ldr	r3, [pc, #204]	; (8001120 <Max31855_Read_Temp+0x114>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	061b      	lsls	r3, r3, #24
 8001058:	4313      	orrs	r3, r2
 800105a:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4b30      	ldr	r3, [pc, #192]	; (8001128 <Max31855_Read_Temp+0x11c>)
 8001068:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 800106a:	4b2d      	ldr	r3, [pc, #180]	; (8001120 <Max31855_Read_Temp+0x114>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	09db      	lsrs	r3, r3, #7
 8001070:	b2db      	uxtb	r3, r3
 8001072:	461a      	mov	r2, r3
 8001074:	4b2d      	ldr	r3, [pc, #180]	; (800112c <Max31855_Read_Temp+0x120>)
 8001076:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 8001078:	4b29      	ldr	r3, [pc, #164]	; (8001120 <Max31855_Read_Temp+0x114>)
 800107a:	78db      	ldrb	r3, [r3, #3]
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	2b00      	cmp	r3, #0
 8001082:	d00c      	beq.n	800109e <Max31855_Read_Temp+0x92>
			THERMO_TEMP = (-1 * (DATARX[3] & 0x07));
 8001084:	4b26      	ldr	r3, [pc, #152]	; (8001120 <Max31855_Read_Temp+0x114>)
 8001086:	78db      	ldrb	r3, [r3, #3]
 8001088:	f003 0307 	and.w	r3, r3, #7
 800108c:	425b      	negs	r3, r3
 800108e:	ee07 3a90 	vmov	s15, r3
 8001092:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001096:	4b26      	ldr	r3, [pc, #152]	; (8001130 <Max31855_Read_Temp+0x124>)
 8001098:	edc3 7a00 	vstr	s15, [r3]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 800109c:	e039      	b.n	8001112 <Max31855_Read_Temp+0x106>
		else if (sign == 1) {								// Negative Temperature
 800109e:	4b23      	ldr	r3, [pc, #140]	; (800112c <Max31855_Read_Temp+0x120>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d120      	bne.n	80010e8 <Max31855_Read_Temp+0xdc>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 80010a6:	4b1e      	ldr	r3, [pc, #120]	; (8001120 <Max31855_Read_Temp+0x114>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	019b      	lsls	r3, r3, #6
 80010ac:	4a1c      	ldr	r2, [pc, #112]	; (8001120 <Max31855_Read_Temp+0x114>)
 80010ae:	7852      	ldrb	r2, [r2, #1]
 80010b0:	0892      	lsrs	r2, r2, #2
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	4313      	orrs	r3, r2
 80010b6:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80010be:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 80010c6:	f083 031f 	eor.w	r3, r3, #31
 80010ca:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) -Temp / 4);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	425b      	negs	r3, r3
 80010d0:	ee07 3a90 	vmov	s15, r3
 80010d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010d8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80010dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e0:	4b13      	ldr	r3, [pc, #76]	; (8001130 <Max31855_Read_Temp+0x124>)
 80010e2:	edc3 7a00 	vstr	s15, [r3]
}
 80010e6:	e014      	b.n	8001112 <Max31855_Read_Temp+0x106>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 80010e8:	4b0d      	ldr	r3, [pc, #52]	; (8001120 <Max31855_Read_Temp+0x114>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	019b      	lsls	r3, r3, #6
 80010ee:	4a0c      	ldr	r2, [pc, #48]	; (8001120 <Max31855_Read_Temp+0x114>)
 80010f0:	7852      	ldrb	r2, [r2, #1]
 80010f2:	0892      	lsrs	r2, r2, #2
 80010f4:	b2d2      	uxtb	r2, r2
 80010f6:	4313      	orrs	r3, r2
 80010f8:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) Temp / 4.0);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	ee07 3a90 	vmov	s15, r3
 8001100:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001104:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001108:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800110c:	4b08      	ldr	r3, [pc, #32]	; (8001130 <Max31855_Read_Temp+0x124>)
 800110e:	edc3 7a00 	vstr	s15, [r3]
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40021000 	.word	0x40021000
 8001120:	20000210 	.word	0x20000210
 8001124:	20000214 	.word	0x20000214
 8001128:	200001fc 	.word	0x200001fc
 800112c:	20000200 	.word	0x20000200
 8001130:	2000026c 	.word	0x2000026c

08001134 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b09a      	sub	sp, #104	; 0x68
 8001138:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113a:	f001 fa33 	bl	80025a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800113e:	f000 f847 	bl	80011d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001142:	f000 fbbd 	bl	80018c0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001146:	f000 f8a5 	bl	8001294 <MX_ADC1_Init>
  MX_I2C1_Init();
 800114a:	f000 f8f5 	bl	8001338 <MX_I2C1_Init>
  MX_I2C2_Init();
 800114e:	f000 f933 	bl	80013b8 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001152:	f000 f971 	bl	8001438 <MX_I2C3_Init>
  MX_SPI2_Init();
 8001156:	f000 fa3b 	bl	80015d0 <MX_SPI2_Init>
  MX_SPI4_Init();
 800115a:	f000 fa6f 	bl	800163c <MX_SPI4_Init>
  MX_SPI5_Init();
 800115e:	f000 faa3 	bl	80016a8 <MX_SPI5_Init>
  MX_TIM2_Init();
 8001162:	f000 fad7 	bl	8001714 <MX_TIM2_Init>
  MX_UART8_Init();
 8001166:	f000 fb2d 	bl	80017c4 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800116a:	f000 fb55 	bl	8001818 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800116e:	f000 fb7d 	bl	800186c <MX_USART6_UART_Init>
  MX_RTC_Init();
 8001172:	f000 f9a1 	bl	80014b8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

HAL_UART_Transmit(&huart8, "DAMN", 4, HAL_MAX_DELAY);
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
 800117a:	2204      	movs	r2, #4
 800117c:	4910      	ldr	r1, [pc, #64]	; (80011c0 <main+0x8c>)
 800117e:	4811      	ldr	r0, [pc, #68]	; (80011c4 <main+0x90>)
 8001180:	f004 fe51 	bl	8005e26 <HAL_UART_Transmit>
char buffer[100];
while(1){
	Max31855_Read_Temp();
 8001184:	f7ff ff42 	bl	800100c <Max31855_Read_Temp>
	sprintf(buffer, "%.2f\r\n",THERMO_TEMP);
 8001188:	4b0f      	ldr	r3, [pc, #60]	; (80011c8 <main+0x94>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f9eb 	bl	8000568 <__aeabi_f2d>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	1d38      	adds	r0, r7, #4
 8001198:	490c      	ldr	r1, [pc, #48]	; (80011cc <main+0x98>)
 800119a:	f005 ffbf 	bl	800711c <siprintf>
	HAL_UART_Transmit(&huart8, buffer, strlen(buffer), HAL_MAX_DELAY);
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff f825 	bl	80001f0 <strlen>
 80011a6:	4603      	mov	r3, r0
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	1d39      	adds	r1, r7, #4
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295
 80011b0:	4804      	ldr	r0, [pc, #16]	; (80011c4 <main+0x90>)
 80011b2:	f004 fe38 	bl	8005e26 <HAL_UART_Transmit>
	HAL_Delay(100);
 80011b6:	2064      	movs	r0, #100	; 0x64
 80011b8:	f001 fa36 	bl	8002628 <HAL_Delay>
while(1){
 80011bc:	e7e2      	b.n	8001184 <main+0x50>
 80011be:	bf00      	nop
 80011c0:	0800ac80 	.word	0x0800ac80
 80011c4:	200004c8 	.word	0x200004c8
 80011c8:	2000026c 	.word	0x2000026c
 80011cc:	0800ac88 	.word	0x0800ac88

080011d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b094      	sub	sp, #80	; 0x50
 80011d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011d6:	f107 0320 	add.w	r3, r7, #32
 80011da:	2230      	movs	r2, #48	; 0x30
 80011dc:	2100      	movs	r1, #0
 80011de:	4618      	mov	r0, r3
 80011e0:	f005 f914 	bl	800640c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	605a      	str	r2, [r3, #4]
 80011ee:	609a      	str	r2, [r3, #8]
 80011f0:	60da      	str	r2, [r3, #12]
 80011f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f4:	2300      	movs	r3, #0
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	4b24      	ldr	r3, [pc, #144]	; (800128c <SystemClock_Config+0xbc>)
 80011fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fc:	4a23      	ldr	r2, [pc, #140]	; (800128c <SystemClock_Config+0xbc>)
 80011fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001202:	6413      	str	r3, [r2, #64]	; 0x40
 8001204:	4b21      	ldr	r3, [pc, #132]	; (800128c <SystemClock_Config+0xbc>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001210:	2300      	movs	r3, #0
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	4b1e      	ldr	r3, [pc, #120]	; (8001290 <SystemClock_Config+0xc0>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800121c:	4a1c      	ldr	r2, [pc, #112]	; (8001290 <SystemClock_Config+0xc0>)
 800121e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <SystemClock_Config+0xc0>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001230:	2309      	movs	r3, #9
 8001232:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001234:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001238:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800123a:	2301      	movs	r3, #1
 800123c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800123e:	2300      	movs	r3, #0
 8001240:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001242:	f107 0320 	add.w	r3, r7, #32
 8001246:	4618      	mov	r0, r3
 8001248:	f002 f8ec 	bl	8003424 <HAL_RCC_OscConfig>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001252:	f000 fccf 	bl	8001bf4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001256:	230f      	movs	r3, #15
 8001258:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800125a:	2301      	movs	r3, #1
 800125c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001262:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001266:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001268:	2300      	movs	r3, #0
 800126a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800126c:	f107 030c 	add.w	r3, r7, #12
 8001270:	2100      	movs	r1, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f002 fb4e 	bl	8003914 <HAL_RCC_ClockConfig>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800127e:	f000 fcb9 	bl	8001bf4 <Error_Handler>
  }
}
 8001282:	bf00      	nop
 8001284:	3750      	adds	r7, #80	; 0x50
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40023800 	.word	0x40023800
 8001290:	40007000 	.word	0x40007000

08001294 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800129a:	463b      	mov	r3, r7
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012a6:	4b21      	ldr	r3, [pc, #132]	; (800132c <MX_ADC1_Init+0x98>)
 80012a8:	4a21      	ldr	r2, [pc, #132]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012ac:	4b1f      	ldr	r3, [pc, #124]	; (800132c <MX_ADC1_Init+0x98>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b2:	4b1e      	ldr	r3, [pc, #120]	; (800132c <MX_ADC1_Init+0x98>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012b8:	4b1c      	ldr	r3, [pc, #112]	; (800132c <MX_ADC1_Init+0x98>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012be:	4b1b      	ldr	r3, [pc, #108]	; (800132c <MX_ADC1_Init+0x98>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012c4:	4b19      	ldr	r3, [pc, #100]	; (800132c <MX_ADC1_Init+0x98>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012cc:	4b17      	ldr	r3, [pc, #92]	; (800132c <MX_ADC1_Init+0x98>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012d2:	4b16      	ldr	r3, [pc, #88]	; (800132c <MX_ADC1_Init+0x98>)
 80012d4:	4a17      	ldr	r2, [pc, #92]	; (8001334 <MX_ADC1_Init+0xa0>)
 80012d6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012d8:	4b14      	ldr	r3, [pc, #80]	; (800132c <MX_ADC1_Init+0x98>)
 80012da:	2200      	movs	r2, #0
 80012dc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <MX_ADC1_Init+0x98>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012e4:	4b11      	ldr	r3, [pc, #68]	; (800132c <MX_ADC1_Init+0x98>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <MX_ADC1_Init+0x98>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f2:	480e      	ldr	r0, [pc, #56]	; (800132c <MX_ADC1_Init+0x98>)
 80012f4:	f001 f9bc 	bl	8002670 <HAL_ADC_Init>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012fe:	f000 fc79 	bl	8001bf4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001302:	2306      	movs	r3, #6
 8001304:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001306:	2301      	movs	r3, #1
 8001308:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800130a:	2300      	movs	r3, #0
 800130c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800130e:	463b      	mov	r3, r7
 8001310:	4619      	mov	r1, r3
 8001312:	4806      	ldr	r0, [pc, #24]	; (800132c <MX_ADC1_Init+0x98>)
 8001314:	f001 f9f0 	bl	80026f8 <HAL_ADC_ConfigChannel>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800131e:	f000 fc69 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001322:	bf00      	nop
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000460 	.word	0x20000460
 8001330:	40012000 	.word	0x40012000
 8001334:	0f000001 	.word	0x0f000001

08001338 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800133c:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <MX_I2C1_Init+0x74>)
 800133e:	4a1c      	ldr	r2, [pc, #112]	; (80013b0 <MX_I2C1_Init+0x78>)
 8001340:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001342:	4b1a      	ldr	r3, [pc, #104]	; (80013ac <MX_I2C1_Init+0x74>)
 8001344:	4a1b      	ldr	r2, [pc, #108]	; (80013b4 <MX_I2C1_Init+0x7c>)
 8001346:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001348:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_I2C1_Init+0x74>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800134e:	4b17      	ldr	r3, [pc, #92]	; (80013ac <MX_I2C1_Init+0x74>)
 8001350:	2200      	movs	r2, #0
 8001352:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001354:	4b15      	ldr	r3, [pc, #84]	; (80013ac <MX_I2C1_Init+0x74>)
 8001356:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800135a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <MX_I2C1_Init+0x74>)
 800135e:	2200      	movs	r2, #0
 8001360:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001362:	4b12      	ldr	r3, [pc, #72]	; (80013ac <MX_I2C1_Init+0x74>)
 8001364:	2200      	movs	r2, #0
 8001366:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001368:	4b10      	ldr	r3, [pc, #64]	; (80013ac <MX_I2C1_Init+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800136e:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <MX_I2C1_Init+0x74>)
 8001370:	2200      	movs	r2, #0
 8001372:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001374:	480d      	ldr	r0, [pc, #52]	; (80013ac <MX_I2C1_Init+0x74>)
 8001376:	f001 fe95 	bl	80030a4 <HAL_I2C_Init>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001380:	f000 fc38 	bl	8001bf4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001384:	2100      	movs	r1, #0
 8001386:	4809      	ldr	r0, [pc, #36]	; (80013ac <MX_I2C1_Init+0x74>)
 8001388:	f001 ffd0 	bl	800332c <HAL_I2CEx_ConfigAnalogFilter>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001392:	f000 fc2f 	bl	8001bf4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001396:	2100      	movs	r1, #0
 8001398:	4804      	ldr	r0, [pc, #16]	; (80013ac <MX_I2C1_Init+0x74>)
 800139a:	f002 f803 	bl	80033a4 <HAL_I2CEx_ConfigDigitalFilter>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80013a4:	f000 fc26 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	200003b8 	.word	0x200003b8
 80013b0:	40005400 	.word	0x40005400
 80013b4:	000186a0 	.word	0x000186a0

080013b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013bc:	4b1b      	ldr	r3, [pc, #108]	; (800142c <MX_I2C2_Init+0x74>)
 80013be:	4a1c      	ldr	r2, [pc, #112]	; (8001430 <MX_I2C2_Init+0x78>)
 80013c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80013c2:	4b1a      	ldr	r3, [pc, #104]	; (800142c <MX_I2C2_Init+0x74>)
 80013c4:	4a1b      	ldr	r2, [pc, #108]	; (8001434 <MX_I2C2_Init+0x7c>)
 80013c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013c8:	4b18      	ldr	r3, [pc, #96]	; (800142c <MX_I2C2_Init+0x74>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80013ce:	4b17      	ldr	r3, [pc, #92]	; (800142c <MX_I2C2_Init+0x74>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013d4:	4b15      	ldr	r3, [pc, #84]	; (800142c <MX_I2C2_Init+0x74>)
 80013d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013da:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013dc:	4b13      	ldr	r3, [pc, #76]	; (800142c <MX_I2C2_Init+0x74>)
 80013de:	2200      	movs	r2, #0
 80013e0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80013e2:	4b12      	ldr	r3, [pc, #72]	; (800142c <MX_I2C2_Init+0x74>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013e8:	4b10      	ldr	r3, [pc, #64]	; (800142c <MX_I2C2_Init+0x74>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <MX_I2C2_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013f4:	480d      	ldr	r0, [pc, #52]	; (800142c <MX_I2C2_Init+0x74>)
 80013f6:	f001 fe55 	bl	80030a4 <HAL_I2C_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001400:	f000 fbf8 	bl	8001bf4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001404:	2100      	movs	r1, #0
 8001406:	4809      	ldr	r0, [pc, #36]	; (800142c <MX_I2C2_Init+0x74>)
 8001408:	f001 ff90 	bl	800332c <HAL_I2CEx_ConfigAnalogFilter>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001412:	f000 fbef 	bl	8001bf4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001416:	2100      	movs	r1, #0
 8001418:	4804      	ldr	r0, [pc, #16]	; (800142c <MX_I2C2_Init+0x74>)
 800141a:	f001 ffc3 	bl	80033a4 <HAL_I2CEx_ConfigDigitalFilter>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001424:	f000 fbe6 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}
 800142c:	2000040c 	.word	0x2000040c
 8001430:	40005800 	.word	0x40005800
 8001434:	000186a0 	.word	0x000186a0

08001438 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800143c:	4b1b      	ldr	r3, [pc, #108]	; (80014ac <MX_I2C3_Init+0x74>)
 800143e:	4a1c      	ldr	r2, [pc, #112]	; (80014b0 <MX_I2C3_Init+0x78>)
 8001440:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001442:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <MX_I2C3_Init+0x74>)
 8001444:	4a1b      	ldr	r2, [pc, #108]	; (80014b4 <MX_I2C3_Init+0x7c>)
 8001446:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001448:	4b18      	ldr	r3, [pc, #96]	; (80014ac <MX_I2C3_Init+0x74>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800144e:	4b17      	ldr	r3, [pc, #92]	; (80014ac <MX_I2C3_Init+0x74>)
 8001450:	2200      	movs	r2, #0
 8001452:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001454:	4b15      	ldr	r3, [pc, #84]	; (80014ac <MX_I2C3_Init+0x74>)
 8001456:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800145a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <MX_I2C3_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001462:	4b12      	ldr	r3, [pc, #72]	; (80014ac <MX_I2C3_Init+0x74>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001468:	4b10      	ldr	r3, [pc, #64]	; (80014ac <MX_I2C3_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800146e:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <MX_I2C3_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001474:	480d      	ldr	r0, [pc, #52]	; (80014ac <MX_I2C3_Init+0x74>)
 8001476:	f001 fe15 	bl	80030a4 <HAL_I2C_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001480:	f000 fbb8 	bl	8001bf4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001484:	2100      	movs	r1, #0
 8001486:	4809      	ldr	r0, [pc, #36]	; (80014ac <MX_I2C3_Init+0x74>)
 8001488:	f001 ff50 	bl	800332c <HAL_I2CEx_ConfigAnalogFilter>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001492:	f000 fbaf 	bl	8001bf4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001496:	2100      	movs	r1, #0
 8001498:	4804      	ldr	r0, [pc, #16]	; (80014ac <MX_I2C3_Init+0x74>)
 800149a:	f001 ff83 	bl	80033a4 <HAL_I2CEx_ConfigDigitalFilter>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80014a4:	f000 fba6 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000270 	.word	0x20000270
 80014b0:	40005c00 	.word	0x40005c00
 80014b4:	000186a0 	.word	0x000186a0

080014b8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b090      	sub	sp, #64	; 0x40
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80014be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
 80014cc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80014ce:	2300      	movs	r3, #0
 80014d0:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80014d2:	463b      	mov	r3, r7
 80014d4:	2228      	movs	r2, #40	; 0x28
 80014d6:	2100      	movs	r1, #0
 80014d8:	4618      	mov	r0, r3
 80014da:	f004 ff97 	bl	800640c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014de:	4b3a      	ldr	r3, [pc, #232]	; (80015c8 <MX_RTC_Init+0x110>)
 80014e0:	4a3a      	ldr	r2, [pc, #232]	; (80015cc <MX_RTC_Init+0x114>)
 80014e2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014e4:	4b38      	ldr	r3, [pc, #224]	; (80015c8 <MX_RTC_Init+0x110>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014ea:	4b37      	ldr	r3, [pc, #220]	; (80015c8 <MX_RTC_Init+0x110>)
 80014ec:	227f      	movs	r2, #127	; 0x7f
 80014ee:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014f0:	4b35      	ldr	r3, [pc, #212]	; (80015c8 <MX_RTC_Init+0x110>)
 80014f2:	22ff      	movs	r2, #255	; 0xff
 80014f4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014f6:	4b34      	ldr	r3, [pc, #208]	; (80015c8 <MX_RTC_Init+0x110>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014fc:	4b32      	ldr	r3, [pc, #200]	; (80015c8 <MX_RTC_Init+0x110>)
 80014fe:	2200      	movs	r2, #0
 8001500:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001502:	4b31      	ldr	r3, [pc, #196]	; (80015c8 <MX_RTC_Init+0x110>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001508:	482f      	ldr	r0, [pc, #188]	; (80015c8 <MX_RTC_Init+0x110>)
 800150a:	f002 fded 	bl	80040e8 <HAL_RTC_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001514:	f000 fb6e 	bl	8001bf4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001518:	2300      	movs	r3, #0
 800151a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 800151e:	2300      	movs	r3, #0
 8001520:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001524:	2300      	movs	r3, #0
 8001526:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800152a:	2300      	movs	r3, #0
 800152c:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001532:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001536:	2201      	movs	r2, #1
 8001538:	4619      	mov	r1, r3
 800153a:	4823      	ldr	r0, [pc, #140]	; (80015c8 <MX_RTC_Init+0x110>)
 800153c:	f002 fe65 	bl	800420a <HAL_RTC_SetTime>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001546:	f000 fb55 	bl	8001bf4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800154a:	2301      	movs	r3, #1
 800154c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001550:	2301      	movs	r3, #1
 8001552:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001556:	2301      	movs	r3, #1
 8001558:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 800155c:	2300      	movs	r3, #0
 800155e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001562:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001566:	2201      	movs	r2, #1
 8001568:	4619      	mov	r1, r3
 800156a:	4817      	ldr	r0, [pc, #92]	; (80015c8 <MX_RTC_Init+0x110>)
 800156c:	f002 ff0a 	bl	8004384 <HAL_RTC_SetDate>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001576:	f000 fb3d 	bl	8001bf4 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800157a:	2300      	movs	r3, #0
 800157c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 800157e:	2301      	movs	r3, #1
 8001580:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001582:	2300      	movs	r3, #0
 8001584:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001586:	2300      	movs	r3, #0
 8001588:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800158a:	2300      	movs	r3, #0
 800158c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800158e:	2300      	movs	r3, #0
 8001590:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001592:	2300      	movs	r3, #0
 8001594:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001596:	2300      	movs	r3, #0
 8001598:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800159e:	2301      	movs	r3, #1
 80015a0:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80015a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80015aa:	463b      	mov	r3, r7
 80015ac:	2201      	movs	r2, #1
 80015ae:	4619      	mov	r1, r3
 80015b0:	4805      	ldr	r0, [pc, #20]	; (80015c8 <MX_RTC_Init+0x110>)
 80015b2:	f002 ff8f 	bl	80044d4 <HAL_RTC_SetAlarm_IT>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80015bc:	f000 fb1a 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80015c0:	bf00      	nop
 80015c2:	3740      	adds	r7, #64	; 0x40
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	200004a8 	.word	0x200004a8
 80015cc:	40002800 	.word	0x40002800

080015d0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <MX_SPI2_Init+0x64>)
 80015d6:	4a18      	ldr	r2, [pc, #96]	; (8001638 <MX_SPI2_Init+0x68>)
 80015d8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015da:	4b16      	ldr	r3, [pc, #88]	; (8001634 <MX_SPI2_Init+0x64>)
 80015dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015e0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015e2:	4b14      	ldr	r3, [pc, #80]	; (8001634 <MX_SPI2_Init+0x64>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <MX_SPI2_Init+0x64>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ee:	4b11      	ldr	r3, [pc, #68]	; (8001634 <MX_SPI2_Init+0x64>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015f4:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <MX_SPI2_Init+0x64>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	; (8001634 <MX_SPI2_Init+0x64>)
 80015fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001600:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <MX_SPI2_Init+0x64>)
 8001604:	2200      	movs	r2, #0
 8001606:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <MX_SPI2_Init+0x64>)
 800160a:	2200      	movs	r2, #0
 800160c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <MX_SPI2_Init+0x64>)
 8001610:	2200      	movs	r2, #0
 8001612:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001614:	4b07      	ldr	r3, [pc, #28]	; (8001634 <MX_SPI2_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <MX_SPI2_Init+0x64>)
 800161c:	220a      	movs	r2, #10
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001620:	4804      	ldr	r0, [pc, #16]	; (8001634 <MX_SPI2_Init+0x64>)
 8001622:	f003 f95b 	bl	80048dc <HAL_SPI_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800162c:	f000 fae2 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	200002c4 	.word	0x200002c4
 8001638:	40003800 	.word	0x40003800

0800163c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001640:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001642:	4a18      	ldr	r2, [pc, #96]	; (80016a4 <MX_SPI4_Init+0x68>)
 8001644:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001646:	4b16      	ldr	r3, [pc, #88]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001648:	f44f 7282 	mov.w	r2, #260	; 0x104
 800164c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001650:	2200      	movs	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001656:	2200      	movs	r2, #0
 8001658:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <MX_SPI4_Init+0x64>)
 800165c:	2200      	movs	r2, #0
 800165e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001662:	2200      	movs	r2, #0
 8001664:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001666:	4b0e      	ldr	r3, [pc, #56]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800166c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800166e:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001670:	2200      	movs	r2, #0
 8001672:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001674:	4b0a      	ldr	r3, [pc, #40]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800167a:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <MX_SPI4_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <MX_SPI4_Init+0x64>)
 8001688:	220a      	movs	r2, #10
 800168a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800168c:	4804      	ldr	r0, [pc, #16]	; (80016a0 <MX_SPI4_Init+0x64>)
 800168e:	f003 f925 	bl	80048dc <HAL_SPI_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001698:	f000 faac 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000214 	.word	0x20000214
 80016a4:	40013400 	.word	0x40013400

080016a8 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80016ac:	4b17      	ldr	r3, [pc, #92]	; (800170c <MX_SPI5_Init+0x64>)
 80016ae:	4a18      	ldr	r2, [pc, #96]	; (8001710 <MX_SPI5_Init+0x68>)
 80016b0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80016b2:	4b16      	ldr	r3, [pc, #88]	; (800170c <MX_SPI5_Init+0x64>)
 80016b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016b8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80016ba:	4b14      	ldr	r3, [pc, #80]	; (800170c <MX_SPI5_Init+0x64>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80016c0:	4b12      	ldr	r3, [pc, #72]	; (800170c <MX_SPI5_Init+0x64>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016c6:	4b11      	ldr	r3, [pc, #68]	; (800170c <MX_SPI5_Init+0x64>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016cc:	4b0f      	ldr	r3, [pc, #60]	; (800170c <MX_SPI5_Init+0x64>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80016d2:	4b0e      	ldr	r3, [pc, #56]	; (800170c <MX_SPI5_Init+0x64>)
 80016d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016d8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016da:	4b0c      	ldr	r3, [pc, #48]	; (800170c <MX_SPI5_Init+0x64>)
 80016dc:	2200      	movs	r2, #0
 80016de:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016e0:	4b0a      	ldr	r3, [pc, #40]	; (800170c <MX_SPI5_Init+0x64>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80016e6:	4b09      	ldr	r3, [pc, #36]	; (800170c <MX_SPI5_Init+0x64>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ec:	4b07      	ldr	r3, [pc, #28]	; (800170c <MX_SPI5_Init+0x64>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80016f2:	4b06      	ldr	r3, [pc, #24]	; (800170c <MX_SPI5_Init+0x64>)
 80016f4:	220a      	movs	r2, #10
 80016f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80016f8:	4804      	ldr	r0, [pc, #16]	; (800170c <MX_SPI5_Init+0x64>)
 80016fa:	f003 f8ef 	bl	80048dc <HAL_SPI_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001704:	f000 fa76 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	2000031c 	.word	0x2000031c
 8001710:	40015000 	.word	0x40015000

08001714 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08a      	sub	sp, #40	; 0x28
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800171a:	f107 0320 	add.w	r3, r7, #32
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]
 8001730:	611a      	str	r2, [r3, #16]
 8001732:	615a      	str	r2, [r3, #20]
 8001734:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001736:	4b22      	ldr	r3, [pc, #136]	; (80017c0 <MX_TIM2_Init+0xac>)
 8001738:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800173c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800173e:	4b20      	ldr	r3, [pc, #128]	; (80017c0 <MX_TIM2_Init+0xac>)
 8001740:	2200      	movs	r2, #0
 8001742:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	4b1e      	ldr	r3, [pc, #120]	; (80017c0 <MX_TIM2_Init+0xac>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800174a:	4b1d      	ldr	r3, [pc, #116]	; (80017c0 <MX_TIM2_Init+0xac>)
 800174c:	f04f 32ff 	mov.w	r2, #4294967295
 8001750:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001752:	4b1b      	ldr	r3, [pc, #108]	; (80017c0 <MX_TIM2_Init+0xac>)
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001758:	4b19      	ldr	r3, [pc, #100]	; (80017c0 <MX_TIM2_Init+0xac>)
 800175a:	2200      	movs	r2, #0
 800175c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800175e:	4818      	ldr	r0, [pc, #96]	; (80017c0 <MX_TIM2_Init+0xac>)
 8001760:	f003 fdf2 	bl	8005348 <HAL_TIM_PWM_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800176a:	f000 fa43 	bl	8001bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800176e:	2300      	movs	r3, #0
 8001770:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001776:	f107 0320 	add.w	r3, r7, #32
 800177a:	4619      	mov	r1, r3
 800177c:	4810      	ldr	r0, [pc, #64]	; (80017c0 <MX_TIM2_Init+0xac>)
 800177e:	f004 fa75 	bl	8005c6c <HAL_TIMEx_MasterConfigSynchronization>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001788:	f000 fa34 	bl	8001bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800178c:	2360      	movs	r3, #96	; 0x60
 800178e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	2208      	movs	r2, #8
 80017a0:	4619      	mov	r1, r3
 80017a2:	4807      	ldr	r0, [pc, #28]	; (80017c0 <MX_TIM2_Init+0xac>)
 80017a4:	f003 ff28 	bl	80055f8 <HAL_TIM_PWM_ConfigChannel>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80017ae:	f000 fa21 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80017b2:	4803      	ldr	r0, [pc, #12]	; (80017c0 <MX_TIM2_Init+0xac>)
 80017b4:	f000 fc6e 	bl	8002094 <HAL_TIM_MspPostInit>

}
 80017b8:	bf00      	nop
 80017ba:	3728      	adds	r7, #40	; 0x28
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000550 	.word	0x20000550

080017c4 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80017c8:	4b11      	ldr	r3, [pc, #68]	; (8001810 <MX_UART8_Init+0x4c>)
 80017ca:	4a12      	ldr	r2, [pc, #72]	; (8001814 <MX_UART8_Init+0x50>)
 80017cc:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <MX_UART8_Init+0x4c>)
 80017d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017d4:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80017d6:	4b0e      	ldr	r3, [pc, #56]	; (8001810 <MX_UART8_Init+0x4c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80017dc:	4b0c      	ldr	r3, [pc, #48]	; (8001810 <MX_UART8_Init+0x4c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80017e2:	4b0b      	ldr	r3, [pc, #44]	; (8001810 <MX_UART8_Init+0x4c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80017e8:	4b09      	ldr	r3, [pc, #36]	; (8001810 <MX_UART8_Init+0x4c>)
 80017ea:	220c      	movs	r2, #12
 80017ec:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ee:	4b08      	ldr	r3, [pc, #32]	; (8001810 <MX_UART8_Init+0x4c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <MX_UART8_Init+0x4c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80017fa:	4805      	ldr	r0, [pc, #20]	; (8001810 <MX_UART8_Init+0x4c>)
 80017fc:	f004 fac6 	bl	8005d8c <HAL_UART_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8001806:	f000 f9f5 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	200004c8 	.word	0x200004c8
 8001814:	40007c00 	.word	0x40007c00

08001818 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800181c:	4b11      	ldr	r3, [pc, #68]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <MX_USART3_UART_Init+0x50>)
 8001820:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 8001824:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001828:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800182a:	4b0e      	ldr	r3, [pc, #56]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001830:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800183c:	4b09      	ldr	r3, [pc, #36]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 800183e:	220c      	movs	r2, #12
 8001840:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001848:	4b06      	ldr	r3, [pc, #24]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800184e:	4805      	ldr	r0, [pc, #20]	; (8001864 <MX_USART3_UART_Init+0x4c>)
 8001850:	f004 fa9c 	bl	8005d8c <HAL_UART_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800185a:	f000 f9cb 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000374 	.word	0x20000374
 8001868:	40004800 	.word	0x40004800

0800186c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001870:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001872:	4a12      	ldr	r2, [pc, #72]	; (80018bc <MX_USART6_UART_Init+0x50>)
 8001874:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001876:	4b10      	ldr	r3, [pc, #64]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001878:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800187c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800187e:	4b0e      	ldr	r3, [pc, #56]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001884:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001886:	2200      	movs	r2, #0
 8001888:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800188a:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001890:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001892:	220c      	movs	r2, #12
 8001894:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001896:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 8001898:	2200      	movs	r2, #0
 800189a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800189c:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018a2:	4805      	ldr	r0, [pc, #20]	; (80018b8 <MX_USART6_UART_Init+0x4c>)
 80018a4:	f004 fa72 	bl	8005d8c <HAL_UART_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80018ae:	f000 f9a1 	bl	8001bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	2000050c 	.word	0x2000050c
 80018bc:	40011400 	.word	0x40011400

080018c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08e      	sub	sp, #56	; 0x38
 80018c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
 80018ce:	605a      	str	r2, [r3, #4]
 80018d0:	609a      	str	r2, [r3, #8]
 80018d2:	60da      	str	r2, [r3, #12]
 80018d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	623b      	str	r3, [r7, #32]
 80018da:	4bb5      	ldr	r3, [pc, #724]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	4ab4      	ldr	r2, [pc, #720]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 80018e0:	f043 0310 	orr.w	r3, r3, #16
 80018e4:	6313      	str	r3, [r2, #48]	; 0x30
 80018e6:	4bb2      	ldr	r3, [pc, #712]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	f003 0310 	and.w	r3, r3, #16
 80018ee:	623b      	str	r3, [r7, #32]
 80018f0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
 80018f6:	4bae      	ldr	r3, [pc, #696]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4aad      	ldr	r2, [pc, #692]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 80018fc:	f043 0304 	orr.w	r3, r3, #4
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4bab      	ldr	r3, [pc, #684]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0304 	and.w	r3, r3, #4
 800190a:	61fb      	str	r3, [r7, #28]
 800190c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	61bb      	str	r3, [r7, #24]
 8001912:	4ba7      	ldr	r3, [pc, #668]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	4aa6      	ldr	r2, [pc, #664]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001918:	f043 0320 	orr.w	r3, r3, #32
 800191c:	6313      	str	r3, [r2, #48]	; 0x30
 800191e:	4ba4      	ldr	r3, [pc, #656]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	f003 0320 	and.w	r3, r3, #32
 8001926:	61bb      	str	r3, [r7, #24]
 8001928:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	4ba0      	ldr	r3, [pc, #640]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	4a9f      	ldr	r2, [pc, #636]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001934:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001938:	6313      	str	r3, [r2, #48]	; 0x30
 800193a:	4b9d      	ldr	r3, [pc, #628]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001942:	617b      	str	r3, [r7, #20]
 8001944:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	4b99      	ldr	r3, [pc, #612]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a98      	ldr	r2, [pc, #608]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b96      	ldr	r3, [pc, #600]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	613b      	str	r3, [r7, #16]
 8001960:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	4b92      	ldr	r3, [pc, #584]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a91      	ldr	r2, [pc, #580]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 800196c:	f043 0302 	orr.w	r3, r3, #2
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b8f      	ldr	r3, [pc, #572]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60bb      	str	r3, [r7, #8]
 8001982:	4b8b      	ldr	r3, [pc, #556]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	4a8a      	ldr	r2, [pc, #552]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800198c:	6313      	str	r3, [r2, #48]	; 0x30
 800198e:	4b88      	ldr	r3, [pc, #544]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	4b84      	ldr	r3, [pc, #528]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	4a83      	ldr	r2, [pc, #524]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 80019a4:	f043 0308 	orr.w	r3, r3, #8
 80019a8:	6313      	str	r3, [r2, #48]	; 0x30
 80019aa:	4b81      	ldr	r3, [pc, #516]	; (8001bb0 <MX_GPIO_Init+0x2f0>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 80019b6:	2200      	movs	r2, #0
 80019b8:	f248 4184 	movw	r1, #33924	; 0x8484
 80019bc:	487d      	ldr	r0, [pc, #500]	; (8001bb4 <MX_GPIO_Init+0x2f4>)
 80019be:	f001 fb57 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 80019c8:	487b      	ldr	r0, [pc, #492]	; (8001bb8 <MX_GPIO_Init+0x2f8>)
 80019ca:	f001 fb51 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 80019ce:	2200      	movs	r2, #0
 80019d0:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80019d4:	4879      	ldr	r0, [pc, #484]	; (8001bbc <MX_GPIO_Init+0x2fc>)
 80019d6:	f001 fb4b 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 80019da:	2200      	movs	r2, #0
 80019dc:	2108      	movs	r1, #8
 80019de:	4878      	ldr	r0, [pc, #480]	; (8001bc0 <MX_GPIO_Init+0x300>)
 80019e0:	f001 fb46 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 80019e4:	2200      	movs	r2, #0
 80019e6:	f645 213e 	movw	r1, #23102	; 0x5a3e
 80019ea:	4876      	ldr	r0, [pc, #472]	; (8001bc4 <MX_GPIO_Init+0x304>)
 80019ec:	f001 fb40 	bl	8003070 <HAL_GPIO_WritePin>
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin, GPIO_PIN_RESET);
 80019f0:	2200      	movs	r2, #0
 80019f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019f6:	4874      	ldr	r0, [pc, #464]	; (8001bc8 <MX_GPIO_Init+0x308>)
 80019f8:	f001 fb3a 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 80019fc:	2200      	movs	r2, #0
 80019fe:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 8001a02:	4872      	ldr	r0, [pc, #456]	; (8001bcc <MX_GPIO_Init+0x30c>)
 8001a04:	f001 fb34 	bl	8003070 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8001a08:	f248 4384 	movw	r3, #33924	; 0x8484
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a16:	2300      	movs	r3, #0
 8001a18:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4864      	ldr	r0, [pc, #400]	; (8001bb4 <MX_GPIO_Init+0x2f4>)
 8001a22:	f001 f979 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SD_CS_Pin OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 8001a26:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001a2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a34:	2300      	movs	r3, #0
 8001a36:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	485e      	ldr	r0, [pc, #376]	; (8001bb8 <MX_GPIO_Init+0x2f8>)
 8001a40:	f001 f96a 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8001a44:	2301      	movs	r3, #1
 8001a46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a48:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a56:	4619      	mov	r1, r3
 8001a58:	4858      	ldr	r0, [pc, #352]	; (8001bbc <MX_GPIO_Init+0x2fc>)
 8001a5a:	f001 f95d 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 8001a5e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8001a62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a64:	2301      	movs	r3, #1
 8001a66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a74:	4619      	mov	r1, r3
 8001a76:	4851      	ldr	r0, [pc, #324]	; (8001bbc <MX_GPIO_Init+0x2fc>)
 8001a78:	f001 f94e 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 8001a7c:	2308      	movs	r3, #8
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a80:	2301      	movs	r3, #1
 8001a82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 8001a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a90:	4619      	mov	r1, r3
 8001a92:	484b      	ldr	r0, [pc, #300]	; (8001bc0 <MX_GPIO_Init+0x300>)
 8001a94:	f001 f940 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 8001a98:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4843      	ldr	r0, [pc, #268]	; (8001bbc <MX_GPIO_Init+0x2fc>)
 8001aae:	f001 f933 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 8001abe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4840      	ldr	r0, [pc, #256]	; (8001bc8 <MX_GPIO_Init+0x308>)
 8001ac6:	f001 f927 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 8001aca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ace:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8001ad8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001adc:	4619      	mov	r1, r3
 8001ade:	4836      	ldr	r0, [pc, #216]	; (8001bb8 <MX_GPIO_Init+0x2f8>)
 8001ae0:	f001 f91a 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin IN_EJ_Main_Cont_Pin IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|IN_EJ_Main_Cont_Pin|IN_EJ_Drogue_Cont_Pin;
 8001ae4:	f242 4301 	movw	r3, #9217	; 0x2401
 8001ae8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aea:	2300      	movs	r3, #0
 8001aec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001af2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af6:	4619      	mov	r1, r3
 8001af8:	4832      	ldr	r0, [pc, #200]	; (8001bc4 <MX_GPIO_Init+0x304>)
 8001afa:	f001 f90d 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_BUSY_Pin SX_DIO_Pin
                           SX_RF_SW_Pin OUT_VR_PWR_Pin OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin
                           OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 8001afe:	f645 233e 	movw	r3, #23102	; 0x5a3e
 8001b02:	627b      	str	r3, [r7, #36]	; 0x24
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	2301      	movs	r3, #1
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b14:	4619      	mov	r1, r3
 8001b16:	482b      	ldr	r0, [pc, #172]	; (8001bc4 <MX_GPIO_Init+0x304>)
 8001b18:	f001 f8fe 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 8001b1c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b22:	2300      	movs	r3, #0
 8001b24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4820      	ldr	r0, [pc, #128]	; (8001bb4 <MX_GPIO_Init+0x2f4>)
 8001b32:	f001 f8f1 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SX_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin;
 8001b36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b44:	2300      	movs	r3, #0
 8001b46:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_SX_CS_GPIO_Port, &GPIO_InitStruct);
 8001b48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	481e      	ldr	r0, [pc, #120]	; (8001bc8 <MX_GPIO_Init+0x308>)
 8001b50:	f001 f8e2 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8001b54:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4817      	ldr	r0, [pc, #92]	; (8001bcc <MX_GPIO_Init+0x30c>)
 8001b6e:	f001 f8d3 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 8001b72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 8001b80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b84:	4619      	mov	r1, r3
 8001b86:	4811      	ldr	r0, [pc, #68]	; (8001bcc <MX_GPIO_Init+0x30c>)
 8001b88:	f001 f8c6 	bl	8002d18 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_LSM6DSR_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 8001b8c:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b92:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4808      	ldr	r0, [pc, #32]	; (8001bc4 <MX_GPIO_Init+0x304>)
 8001ba4:	f001 f8b8 	bl	8002d18 <HAL_GPIO_Init>

}
 8001ba8:	bf00      	nop
 8001baa:	3738      	adds	r7, #56	; 0x38
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	40021400 	.word	0x40021400
 8001bbc:	40020800 	.word	0x40020800
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40021800 	.word	0x40021800
 8001bc8:	40020400 	.word	0x40020400
 8001bcc:	40020c00 	.word	0x40020c00

08001bd0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a04      	ldr	r2, [pc, #16]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d101      	bne.n	8001be6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001be2:	f000 fd01 	bl	80025e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40001000 	.word	0x40001000

08001bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf8:	b672      	cpsid	i
}
 8001bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <Error_Handler+0x8>
	...

08001c00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	607b      	str	r3, [r7, #4]
 8001c0a:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <HAL_MspInit+0x4c>)
 8001c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0e:	4a0f      	ldr	r2, [pc, #60]	; (8001c4c <HAL_MspInit+0x4c>)
 8001c10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c14:	6453      	str	r3, [r2, #68]	; 0x44
 8001c16:	4b0d      	ldr	r3, [pc, #52]	; (8001c4c <HAL_MspInit+0x4c>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	603b      	str	r3, [r7, #0]
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <HAL_MspInit+0x4c>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2a:	4a08      	ldr	r2, [pc, #32]	; (8001c4c <HAL_MspInit+0x4c>)
 8001c2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c30:	6413      	str	r3, [r2, #64]	; 0x40
 8001c32:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <HAL_MspInit+0x4c>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3a:	603b      	str	r3, [r7, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800

08001c50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	; 0x28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a17      	ldr	r2, [pc, #92]	; (8001ccc <HAL_ADC_MspInit+0x7c>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d127      	bne.n	8001cc2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	4b16      	ldr	r3, [pc, #88]	; (8001cd0 <HAL_ADC_MspInit+0x80>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7a:	4a15      	ldr	r2, [pc, #84]	; (8001cd0 <HAL_ADC_MspInit+0x80>)
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c80:	6453      	str	r3, [r2, #68]	; 0x44
 8001c82:	4b13      	ldr	r3, [pc, #76]	; (8001cd0 <HAL_ADC_MspInit+0x80>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	4b0f      	ldr	r3, [pc, #60]	; (8001cd0 <HAL_ADC_MspInit+0x80>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	4a0e      	ldr	r2, [pc, #56]	; (8001cd0 <HAL_ADC_MspInit+0x80>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9e:	4b0c      	ldr	r3, [pc, #48]	; (8001cd0 <HAL_ADC_MspInit+0x80>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8001caa:	2340      	movs	r3, #64	; 0x40
 8001cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4805      	ldr	r0, [pc, #20]	; (8001cd4 <HAL_ADC_MspInit+0x84>)
 8001cbe:	f001 f82b 	bl	8002d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cc2:	bf00      	nop
 8001cc4:	3728      	adds	r7, #40	; 0x28
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40012000 	.word	0x40012000
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40020000 	.word	0x40020000

08001cd8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08e      	sub	sp, #56	; 0x38
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a5c      	ldr	r2, [pc, #368]	; (8001e68 <HAL_I2C_MspInit+0x190>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d12d      	bne.n	8001d56 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	623b      	str	r3, [r7, #32]
 8001cfe:	4b5b      	ldr	r3, [pc, #364]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	4a5a      	ldr	r2, [pc, #360]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d04:	f043 0302 	orr.w	r3, r3, #2
 8001d08:	6313      	str	r3, [r2, #48]	; 0x30
 8001d0a:	4b58      	ldr	r3, [pc, #352]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	623b      	str	r3, [r7, #32]
 8001d14:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d16:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d1c:	2312      	movs	r3, #18
 8001d1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d20:	2301      	movs	r3, #1
 8001d22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d24:	2303      	movs	r3, #3
 8001d26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d28:	2304      	movs	r3, #4
 8001d2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d30:	4619      	mov	r1, r3
 8001d32:	484f      	ldr	r0, [pc, #316]	; (8001e70 <HAL_I2C_MspInit+0x198>)
 8001d34:	f000 fff0 	bl	8002d18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61fb      	str	r3, [r7, #28]
 8001d3c:	4b4b      	ldr	r3, [pc, #300]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d40:	4a4a      	ldr	r2, [pc, #296]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d46:	6413      	str	r3, [r2, #64]	; 0x40
 8001d48:	4b48      	ldr	r3, [pc, #288]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d50:	61fb      	str	r3, [r7, #28]
 8001d52:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001d54:	e083      	b.n	8001e5e <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a46      	ldr	r2, [pc, #280]	; (8001e74 <HAL_I2C_MspInit+0x19c>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d12d      	bne.n	8001dbc <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d60:	2300      	movs	r3, #0
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	4b41      	ldr	r3, [pc, #260]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d68:	4a40      	ldr	r2, [pc, #256]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d6a:	f043 0302 	orr.w	r3, r3, #2
 8001d6e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d70:	4b3e      	ldr	r3, [pc, #248]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d74:	f003 0302 	and.w	r3, r3, #2
 8001d78:	61bb      	str	r3, [r7, #24]
 8001d7a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d7c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d82:	2312      	movs	r3, #18
 8001d84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d86:	2301      	movs	r3, #1
 8001d88:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d8e:	2304      	movs	r3, #4
 8001d90:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d96:	4619      	mov	r1, r3
 8001d98:	4835      	ldr	r0, [pc, #212]	; (8001e70 <HAL_I2C_MspInit+0x198>)
 8001d9a:	f000 ffbd 	bl	8002d18 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	4b32      	ldr	r3, [pc, #200]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	4a31      	ldr	r2, [pc, #196]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001da8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dac:	6413      	str	r3, [r2, #64]	; 0x40
 8001dae:	4b2f      	ldr	r3, [pc, #188]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697b      	ldr	r3, [r7, #20]
}
 8001dba:	e050      	b.n	8001e5e <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a2d      	ldr	r2, [pc, #180]	; (8001e78 <HAL_I2C_MspInit+0x1a0>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d14b      	bne.n	8001e5e <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b28      	ldr	r3, [pc, #160]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	4a27      	ldr	r2, [pc, #156]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001dd0:	f043 0304 	orr.w	r3, r3, #4
 8001dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd6:	4b25      	ldr	r3, [pc, #148]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	f003 0304 	and.w	r3, r3, #4
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	4b21      	ldr	r3, [pc, #132]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a20      	ldr	r2, [pc, #128]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b1e      	ldr	r3, [pc, #120]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e04:	2312      	movs	r3, #18
 8001e06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e10:	2304      	movs	r3, #4
 8001e12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4818      	ldr	r0, [pc, #96]	; (8001e7c <HAL_I2C_MspInit+0x1a4>)
 8001e1c:	f000 ff7c 	bl	8002d18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e26:	2312      	movs	r3, #18
 8001e28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e32:	2304      	movs	r3, #4
 8001e34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4810      	ldr	r0, [pc, #64]	; (8001e80 <HAL_I2C_MspInit+0x1a8>)
 8001e3e:	f000 ff6b 	bl	8002d18 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	4b09      	ldr	r3, [pc, #36]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	4a08      	ldr	r2, [pc, #32]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001e4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e50:	6413      	str	r3, [r2, #64]	; 0x40
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_I2C_MspInit+0x194>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	68bb      	ldr	r3, [r7, #8]
}
 8001e5e:	bf00      	nop
 8001e60:	3738      	adds	r7, #56	; 0x38
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40005400 	.word	0x40005400
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40020400 	.word	0x40020400
 8001e74:	40005800 	.word	0x40005800
 8001e78:	40005c00 	.word	0x40005c00
 8001e7c:	40020800 	.word	0x40020800
 8001e80:	40020000 	.word	0x40020000

08001e84 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08e      	sub	sp, #56	; 0x38
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e8c:	f107 0308 	add.w	r3, r7, #8
 8001e90:	2230      	movs	r2, #48	; 0x30
 8001e92:	2100      	movs	r1, #0
 8001e94:	4618      	mov	r0, r3
 8001e96:	f004 fab9 	bl	800640c <memset>
  if(hrtc->Instance==RTC)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a10      	ldr	r2, [pc, #64]	; (8001ee0 <HAL_RTC_MspInit+0x5c>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d119      	bne.n	8001ed8 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ea4:	2320      	movs	r3, #32
 8001ea6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001ea8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eac:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eae:	f107 0308 	add.w	r3, r7, #8
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f001 ff5a 	bl	8003d6c <HAL_RCCEx_PeriphCLKConfig>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001ebe:	f7ff fe99 	bl	8001bf4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ec2:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <HAL_RTC_MspInit+0x60>)
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2100      	movs	r1, #0
 8001ecc:	2029      	movs	r0, #41	; 0x29
 8001ece:	f000 fef9 	bl	8002cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001ed2:	2029      	movs	r0, #41	; 0x29
 8001ed4:	f000 ff12 	bl	8002cfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001ed8:	bf00      	nop
 8001eda:	3738      	adds	r7, #56	; 0x38
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40002800 	.word	0x40002800
 8001ee4:	42470e3c 	.word	0x42470e3c

08001ee8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08e      	sub	sp, #56	; 0x38
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a4c      	ldr	r2, [pc, #304]	; (8002038 <HAL_SPI_MspInit+0x150>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d12d      	bne.n	8001f66 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	623b      	str	r3, [r7, #32]
 8001f0e:	4b4b      	ldr	r3, [pc, #300]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	4a4a      	ldr	r2, [pc, #296]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f18:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1a:	4b48      	ldr	r3, [pc, #288]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f22:	623b      	str	r3, [r7, #32]
 8001f24:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	61fb      	str	r3, [r7, #28]
 8001f2a:	4b44      	ldr	r3, [pc, #272]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2e:	4a43      	ldr	r2, [pc, #268]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f30:	f043 0302 	orr.w	r3, r3, #2
 8001f34:	6313      	str	r3, [r2, #48]	; 0x30
 8001f36:	4b41      	ldr	r3, [pc, #260]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	61fb      	str	r3, [r7, #28]
 8001f40:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001f42:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001f46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f50:	2303      	movs	r3, #3
 8001f52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f54:	2305      	movs	r3, #5
 8001f56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4838      	ldr	r0, [pc, #224]	; (8002040 <HAL_SPI_MspInit+0x158>)
 8001f60:	f000 feda 	bl	8002d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001f64:	e064      	b.n	8002030 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a36      	ldr	r2, [pc, #216]	; (8002044 <HAL_SPI_MspInit+0x15c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d12d      	bne.n	8001fcc <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001f70:	2300      	movs	r3, #0
 8001f72:	61bb      	str	r3, [r7, #24]
 8001f74:	4b31      	ldr	r3, [pc, #196]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f78:	4a30      	ldr	r2, [pc, #192]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f7a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f7e:	6453      	str	r3, [r2, #68]	; 0x44
 8001f80:	4b2e      	ldr	r3, [pc, #184]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f88:	61bb      	str	r3, [r7, #24]
 8001f8a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	4b2a      	ldr	r3, [pc, #168]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f94:	4a29      	ldr	r2, [pc, #164]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f96:	f043 0310 	orr.w	r3, r3, #16
 8001f9a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9c:	4b27      	ldr	r3, [pc, #156]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa0:	f003 0310 	and.w	r3, r3, #16
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001fa8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001fba:	2305      	movs	r3, #5
 8001fbc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	4820      	ldr	r0, [pc, #128]	; (8002048 <HAL_SPI_MspInit+0x160>)
 8001fc6:	f000 fea7 	bl	8002d18 <HAL_GPIO_Init>
}
 8001fca:	e031      	b.n	8002030 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a1e      	ldr	r2, [pc, #120]	; (800204c <HAL_SPI_MspInit+0x164>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d12c      	bne.n	8002030 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	4b18      	ldr	r3, [pc, #96]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	4a17      	ldr	r2, [pc, #92]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001fe0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fe4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fe6:	4b15      	ldr	r3, [pc, #84]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	4b11      	ldr	r3, [pc, #68]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	4a10      	ldr	r2, [pc, #64]	; (800203c <HAL_SPI_MspInit+0x154>)
 8001ffc:	f043 0320 	orr.w	r3, r3, #32
 8002000:	6313      	str	r3, [r2, #48]	; 0x30
 8002002:	4b0e      	ldr	r3, [pc, #56]	; (800203c <HAL_SPI_MspInit+0x154>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	f003 0320 	and.w	r3, r3, #32
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800200e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002012:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	2302      	movs	r3, #2
 8002016:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201c:	2303      	movs	r3, #3
 800201e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002020:	2305      	movs	r3, #5
 8002022:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002024:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002028:	4619      	mov	r1, r3
 800202a:	4809      	ldr	r0, [pc, #36]	; (8002050 <HAL_SPI_MspInit+0x168>)
 800202c:	f000 fe74 	bl	8002d18 <HAL_GPIO_Init>
}
 8002030:	bf00      	nop
 8002032:	3738      	adds	r7, #56	; 0x38
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40003800 	.word	0x40003800
 800203c:	40023800 	.word	0x40023800
 8002040:	40020400 	.word	0x40020400
 8002044:	40013400 	.word	0x40013400
 8002048:	40021000 	.word	0x40021000
 800204c:	40015000 	.word	0x40015000
 8002050:	40021400 	.word	0x40021400

08002054 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002064:	d10d      	bne.n	8002082 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	4b09      	ldr	r3, [pc, #36]	; (8002090 <HAL_TIM_PWM_MspInit+0x3c>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	4a08      	ldr	r2, [pc, #32]	; (8002090 <HAL_TIM_PWM_MspInit+0x3c>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6413      	str	r3, [r2, #64]	; 0x40
 8002076:	4b06      	ldr	r3, [pc, #24]	; (8002090 <HAL_TIM_PWM_MspInit+0x3c>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002082:	bf00      	nop
 8002084:	3714      	adds	r7, #20
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	40023800 	.word	0x40023800

08002094 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b088      	sub	sp, #32
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	f107 030c 	add.w	r3, r7, #12
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b4:	d11d      	bne.n	80020f2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	4b10      	ldr	r3, [pc, #64]	; (80020fc <HAL_TIM_MspPostInit+0x68>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a0f      	ldr	r2, [pc, #60]	; (80020fc <HAL_TIM_MspPostInit+0x68>)
 80020c0:	f043 0301 	orr.w	r3, r3, #1
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b0d      	ldr	r3, [pc, #52]	; (80020fc <HAL_TIM_MspPostInit+0x68>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 80020d2:	2304      	movs	r3, #4
 80020d4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	2302      	movs	r3, #2
 80020d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020de:	2300      	movs	r3, #0
 80020e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020e2:	2301      	movs	r3, #1
 80020e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 80020e6:	f107 030c 	add.w	r3, r7, #12
 80020ea:	4619      	mov	r1, r3
 80020ec:	4804      	ldr	r0, [pc, #16]	; (8002100 <HAL_TIM_MspPostInit+0x6c>)
 80020ee:	f000 fe13 	bl	8002d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020f2:	bf00      	nop
 80020f4:	3720      	adds	r7, #32
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40023800 	.word	0x40023800
 8002100:	40020000 	.word	0x40020000

08002104 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b08e      	sub	sp, #56	; 0x38
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
 8002118:	60da      	str	r2, [r3, #12]
 800211a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a4b      	ldr	r2, [pc, #300]	; (8002250 <HAL_UART_MspInit+0x14c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d12c      	bne.n	8002180 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	623b      	str	r3, [r7, #32]
 800212a:	4b4a      	ldr	r3, [pc, #296]	; (8002254 <HAL_UART_MspInit+0x150>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	4a49      	ldr	r2, [pc, #292]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002130:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002134:	6413      	str	r3, [r2, #64]	; 0x40
 8002136:	4b47      	ldr	r3, [pc, #284]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800213e:	623b      	str	r3, [r7, #32]
 8002140:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
 8002146:	4b43      	ldr	r3, [pc, #268]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	4a42      	ldr	r2, [pc, #264]	; (8002254 <HAL_UART_MspInit+0x150>)
 800214c:	f043 0310 	orr.w	r3, r3, #16
 8002150:	6313      	str	r3, [r2, #48]	; 0x30
 8002152:	4b40      	ldr	r3, [pc, #256]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	f003 0310 	and.w	r3, r3, #16
 800215a:	61fb      	str	r3, [r7, #28]
 800215c:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 800215e:	2303      	movs	r3, #3
 8002160:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002162:	2302      	movs	r3, #2
 8002164:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800216a:	2303      	movs	r3, #3
 800216c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800216e:	2308      	movs	r3, #8
 8002170:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002172:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002176:	4619      	mov	r1, r3
 8002178:	4837      	ldr	r0, [pc, #220]	; (8002258 <HAL_UART_MspInit+0x154>)
 800217a:	f000 fdcd 	bl	8002d18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800217e:	e063      	b.n	8002248 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a35      	ldr	r2, [pc, #212]	; (800225c <HAL_UART_MspInit+0x158>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d12d      	bne.n	80021e6 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	61bb      	str	r3, [r7, #24]
 800218e:	4b31      	ldr	r3, [pc, #196]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	4a30      	ldr	r2, [pc, #192]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002194:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002198:	6413      	str	r3, [r2, #64]	; 0x40
 800219a:	4b2e      	ldr	r3, [pc, #184]	; (8002254 <HAL_UART_MspInit+0x150>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021a2:	61bb      	str	r3, [r7, #24]
 80021a4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	4b2a      	ldr	r3, [pc, #168]	; (8002254 <HAL_UART_MspInit+0x150>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	4a29      	ldr	r2, [pc, #164]	; (8002254 <HAL_UART_MspInit+0x150>)
 80021b0:	f043 0308 	orr.w	r3, r3, #8
 80021b4:	6313      	str	r3, [r2, #48]	; 0x30
 80021b6:	4b27      	ldr	r3, [pc, #156]	; (8002254 <HAL_UART_MspInit+0x150>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0308 	and.w	r3, r3, #8
 80021be:	617b      	str	r3, [r7, #20]
 80021c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 80021c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d0:	2303      	movs	r3, #3
 80021d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021d4:	2307      	movs	r3, #7
 80021d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021dc:	4619      	mov	r1, r3
 80021de:	4820      	ldr	r0, [pc, #128]	; (8002260 <HAL_UART_MspInit+0x15c>)
 80021e0:	f000 fd9a 	bl	8002d18 <HAL_GPIO_Init>
}
 80021e4:	e030      	b.n	8002248 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a1e      	ldr	r2, [pc, #120]	; (8002264 <HAL_UART_MspInit+0x160>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d12b      	bne.n	8002248 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 80021f0:	2300      	movs	r3, #0
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	4b17      	ldr	r3, [pc, #92]	; (8002254 <HAL_UART_MspInit+0x150>)
 80021f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f8:	4a16      	ldr	r2, [pc, #88]	; (8002254 <HAL_UART_MspInit+0x150>)
 80021fa:	f043 0320 	orr.w	r3, r3, #32
 80021fe:	6453      	str	r3, [r2, #68]	; 0x44
 8002200:	4b14      	ldr	r3, [pc, #80]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002204:	f003 0320 	and.w	r3, r3, #32
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800220c:	2300      	movs	r3, #0
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	4b10      	ldr	r3, [pc, #64]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	4a0f      	ldr	r2, [pc, #60]	; (8002254 <HAL_UART_MspInit+0x150>)
 8002216:	f043 0304 	orr.w	r3, r3, #4
 800221a:	6313      	str	r3, [r2, #48]	; 0x30
 800221c:	4b0d      	ldr	r3, [pc, #52]	; (8002254 <HAL_UART_MspInit+0x150>)
 800221e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002220:	f003 0304 	and.w	r3, r3, #4
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8002228:	23c0      	movs	r3, #192	; 0xc0
 800222a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222c:	2302      	movs	r3, #2
 800222e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002234:	2303      	movs	r3, #3
 8002236:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002238:	2308      	movs	r3, #8
 800223a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800223c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002240:	4619      	mov	r1, r3
 8002242:	4809      	ldr	r0, [pc, #36]	; (8002268 <HAL_UART_MspInit+0x164>)
 8002244:	f000 fd68 	bl	8002d18 <HAL_GPIO_Init>
}
 8002248:	bf00      	nop
 800224a:	3738      	adds	r7, #56	; 0x38
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40007c00 	.word	0x40007c00
 8002254:	40023800 	.word	0x40023800
 8002258:	40021000 	.word	0x40021000
 800225c:	40004800 	.word	0x40004800
 8002260:	40020c00 	.word	0x40020c00
 8002264:	40011400 	.word	0x40011400
 8002268:	40020800 	.word	0x40020800

0800226c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08c      	sub	sp, #48	; 0x30
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002274:	2300      	movs	r3, #0
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800227c:	2200      	movs	r2, #0
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	2036      	movs	r0, #54	; 0x36
 8002282:	f000 fd1f 	bl	8002cc4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002286:	2036      	movs	r0, #54	; 0x36
 8002288:	f000 fd38 	bl	8002cfc <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	4b1f      	ldr	r3, [pc, #124]	; (8002310 <HAL_InitTick+0xa4>)
 8002292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002294:	4a1e      	ldr	r2, [pc, #120]	; (8002310 <HAL_InitTick+0xa4>)
 8002296:	f043 0310 	orr.w	r3, r3, #16
 800229a:	6413      	str	r3, [r2, #64]	; 0x40
 800229c:	4b1c      	ldr	r3, [pc, #112]	; (8002310 <HAL_InitTick+0xa4>)
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	f003 0310 	and.w	r3, r3, #16
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022a8:	f107 0210 	add.w	r2, r7, #16
 80022ac:	f107 0314 	add.w	r3, r7, #20
 80022b0:	4611      	mov	r1, r2
 80022b2:	4618      	mov	r0, r3
 80022b4:	f001 fd28 	bl	8003d08 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80022b8:	f001 fcfe 	bl	8003cb8 <HAL_RCC_GetPCLK1Freq>
 80022bc:	4603      	mov	r3, r0
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022c4:	4a13      	ldr	r2, [pc, #76]	; (8002314 <HAL_InitTick+0xa8>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	0c9b      	lsrs	r3, r3, #18
 80022cc:	3b01      	subs	r3, #1
 80022ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80022d0:	4b11      	ldr	r3, [pc, #68]	; (8002318 <HAL_InitTick+0xac>)
 80022d2:	4a12      	ldr	r2, [pc, #72]	; (800231c <HAL_InitTick+0xb0>)
 80022d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022d6:	4b10      	ldr	r3, [pc, #64]	; (8002318 <HAL_InitTick+0xac>)
 80022d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022dc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80022de:	4a0e      	ldr	r2, [pc, #56]	; (8002318 <HAL_InitTick+0xac>)
 80022e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <HAL_InitTick+0xac>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ea:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <HAL_InitTick+0xac>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80022f0:	4809      	ldr	r0, [pc, #36]	; (8002318 <HAL_InitTick+0xac>)
 80022f2:	f002 ff5f 	bl	80051b4 <HAL_TIM_Base_Init>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d104      	bne.n	8002306 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80022fc:	4806      	ldr	r0, [pc, #24]	; (8002318 <HAL_InitTick+0xac>)
 80022fe:	f002 ffb3 	bl	8005268 <HAL_TIM_Base_Start_IT>
 8002302:	4603      	mov	r3, r0
 8002304:	e000      	b.n	8002308 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
}
 8002308:	4618      	mov	r0, r3
 800230a:	3730      	adds	r7, #48	; 0x30
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40023800 	.word	0x40023800
 8002314:	431bde83 	.word	0x431bde83
 8002318:	20000598 	.word	0x20000598
 800231c:	40001000 	.word	0x40001000

08002320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002324:	e7fe      	b.n	8002324 <NMI_Handler+0x4>

08002326 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800232a:	e7fe      	b.n	800232a <HardFault_Handler+0x4>

0800232c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002330:	e7fe      	b.n	8002330 <MemManage_Handler+0x4>

08002332 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002332:	b480      	push	{r7}
 8002334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002336:	e7fe      	b.n	8002336 <BusFault_Handler+0x4>

08002338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800233c:	e7fe      	b.n	800233c <UsageFault_Handler+0x4>

0800233e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr

0800234c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800235a:	b480      	push	{r7}
 800235c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
	...

08002378 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800237c:	4802      	ldr	r0, [pc, #8]	; (8002388 <RTC_Alarm_IRQHandler+0x10>)
 800237e:	f002 f9e1 	bl	8004744 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	200004a8 	.word	0x200004a8

0800238c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002390:	4802      	ldr	r0, [pc, #8]	; (800239c <TIM6_DAC_IRQHandler+0x10>)
 8002392:	f003 f828 	bl	80053e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000598 	.word	0x20000598

080023a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
	return 1;
 80023a4:	2301      	movs	r3, #1
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <_kill>:

int _kill(int pid, int sig)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023ba:	f003 fffd 	bl	80063b8 <__errno>
 80023be:	4603      	mov	r3, r0
 80023c0:	2216      	movs	r2, #22
 80023c2:	601a      	str	r2, [r3, #0]
	return -1;
 80023c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <_exit>:

void _exit (int status)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023d8:	f04f 31ff 	mov.w	r1, #4294967295
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f7ff ffe7 	bl	80023b0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023e2:	e7fe      	b.n	80023e2 <_exit+0x12>

080023e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	e00a      	b.n	800240c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023f6:	f3af 8000 	nop.w
 80023fa:	4601      	mov	r1, r0
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	60ba      	str	r2, [r7, #8]
 8002402:	b2ca      	uxtb	r2, r1
 8002404:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	3301      	adds	r3, #1
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	697a      	ldr	r2, [r7, #20]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	429a      	cmp	r2, r3
 8002412:	dbf0      	blt.n	80023f6 <_read+0x12>
	}

return len;
 8002414:	687b      	ldr	r3, [r7, #4]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3718      	adds	r7, #24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b086      	sub	sp, #24
 8002422:	af00      	add	r7, sp, #0
 8002424:	60f8      	str	r0, [r7, #12]
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]
 800242e:	e009      	b.n	8002444 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	1c5a      	adds	r2, r3, #1
 8002434:	60ba      	str	r2, [r7, #8]
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	3301      	adds	r3, #1
 8002442:	617b      	str	r3, [r7, #20]
 8002444:	697a      	ldr	r2, [r7, #20]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	429a      	cmp	r2, r3
 800244a:	dbf1      	blt.n	8002430 <_write+0x12>
	}
	return len;
 800244c:	687b      	ldr	r3, [r7, #4]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <_close>:

int _close(int file)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
	return -1;
 800245e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800247e:	605a      	str	r2, [r3, #4]
	return 0;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <_isatty>:

int _isatty(int file)
{
 800248e:	b480      	push	{r7}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
	return 1;
 8002496:	2301      	movs	r3, #1
}
 8002498:	4618      	mov	r0, r3
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
	return 0;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
	...

080024c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024c8:	4a14      	ldr	r2, [pc, #80]	; (800251c <_sbrk+0x5c>)
 80024ca:	4b15      	ldr	r3, [pc, #84]	; (8002520 <_sbrk+0x60>)
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024d4:	4b13      	ldr	r3, [pc, #76]	; (8002524 <_sbrk+0x64>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d102      	bne.n	80024e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024dc:	4b11      	ldr	r3, [pc, #68]	; (8002524 <_sbrk+0x64>)
 80024de:	4a12      	ldr	r2, [pc, #72]	; (8002528 <_sbrk+0x68>)
 80024e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024e2:	4b10      	ldr	r3, [pc, #64]	; (8002524 <_sbrk+0x64>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4413      	add	r3, r2
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d207      	bcs.n	8002500 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024f0:	f003 ff62 	bl	80063b8 <__errno>
 80024f4:	4603      	mov	r3, r0
 80024f6:	220c      	movs	r2, #12
 80024f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024fa:	f04f 33ff 	mov.w	r3, #4294967295
 80024fe:	e009      	b.n	8002514 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002500:	4b08      	ldr	r3, [pc, #32]	; (8002524 <_sbrk+0x64>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002506:	4b07      	ldr	r3, [pc, #28]	; (8002524 <_sbrk+0x64>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4413      	add	r3, r2
 800250e:	4a05      	ldr	r2, [pc, #20]	; (8002524 <_sbrk+0x64>)
 8002510:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002512:	68fb      	ldr	r3, [r7, #12]
}
 8002514:	4618      	mov	r0, r3
 8002516:	3718      	adds	r7, #24
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20030000 	.word	0x20030000
 8002520:	00000400 	.word	0x00000400
 8002524:	20000204 	.word	0x20000204
 8002528:	200005f8 	.word	0x200005f8

0800252c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002530:	4b06      	ldr	r3, [pc, #24]	; (800254c <SystemInit+0x20>)
 8002532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002536:	4a05      	ldr	r2, [pc, #20]	; (800254c <SystemInit+0x20>)
 8002538:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800253c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002540:	bf00      	nop
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	e000ed00 	.word	0xe000ed00

08002550 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002550:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002588 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002554:	480d      	ldr	r0, [pc, #52]	; (800258c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002556:	490e      	ldr	r1, [pc, #56]	; (8002590 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002558:	4a0e      	ldr	r2, [pc, #56]	; (8002594 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800255a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800255c:	e002      	b.n	8002564 <LoopCopyDataInit>

0800255e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800255e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002560:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002562:	3304      	adds	r3, #4

08002564 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002564:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002566:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002568:	d3f9      	bcc.n	800255e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800256a:	4a0b      	ldr	r2, [pc, #44]	; (8002598 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800256c:	4c0b      	ldr	r4, [pc, #44]	; (800259c <LoopFillZerobss+0x26>)
  movs r3, #0
 800256e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002570:	e001      	b.n	8002576 <LoopFillZerobss>

08002572 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002572:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002574:	3204      	adds	r2, #4

08002576 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002576:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002578:	d3fb      	bcc.n	8002572 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800257a:	f7ff ffd7 	bl	800252c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800257e:	f003 ff21 	bl	80063c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002582:	f7fe fdd7 	bl	8001134 <main>
  bx  lr    
 8002586:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002588:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800258c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002590:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002594:	0800b16c 	.word	0x0800b16c
  ldr r2, =_sbss
 8002598:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800259c:	200005f4 	.word	0x200005f4

080025a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025a0:	e7fe      	b.n	80025a0 <ADC_IRQHandler>
	...

080025a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025a8:	4b0e      	ldr	r3, [pc, #56]	; (80025e4 <HAL_Init+0x40>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a0d      	ldr	r2, [pc, #52]	; (80025e4 <HAL_Init+0x40>)
 80025ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025b4:	4b0b      	ldr	r3, [pc, #44]	; (80025e4 <HAL_Init+0x40>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a0a      	ldr	r2, [pc, #40]	; (80025e4 <HAL_Init+0x40>)
 80025ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025c0:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <HAL_Init+0x40>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a07      	ldr	r2, [pc, #28]	; (80025e4 <HAL_Init+0x40>)
 80025c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025cc:	2003      	movs	r0, #3
 80025ce:	f000 fb6e 	bl	8002cae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025d2:	200f      	movs	r0, #15
 80025d4:	f7ff fe4a 	bl	800226c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025d8:	f7ff fb12 	bl	8001c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	40023c00 	.word	0x40023c00

080025e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025ec:	4b06      	ldr	r3, [pc, #24]	; (8002608 <HAL_IncTick+0x20>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	461a      	mov	r2, r3
 80025f2:	4b06      	ldr	r3, [pc, #24]	; (800260c <HAL_IncTick+0x24>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4413      	add	r3, r2
 80025f8:	4a04      	ldr	r2, [pc, #16]	; (800260c <HAL_IncTick+0x24>)
 80025fa:	6013      	str	r3, [r2, #0]
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	20000008 	.word	0x20000008
 800260c:	200005e0 	.word	0x200005e0

08002610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  return uwTick;
 8002614:	4b03      	ldr	r3, [pc, #12]	; (8002624 <HAL_GetTick+0x14>)
 8002616:	681b      	ldr	r3, [r3, #0]
}
 8002618:	4618      	mov	r0, r3
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	200005e0 	.word	0x200005e0

08002628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002630:	f7ff ffee 	bl	8002610 <HAL_GetTick>
 8002634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002640:	d005      	beq.n	800264e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002642:	4b0a      	ldr	r3, [pc, #40]	; (800266c <HAL_Delay+0x44>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4413      	add	r3, r2
 800264c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800264e:	bf00      	nop
 8002650:	f7ff ffde 	bl	8002610 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	429a      	cmp	r2, r3
 800265e:	d8f7      	bhi.n	8002650 <HAL_Delay+0x28>
  {
  }
}
 8002660:	bf00      	nop
 8002662:	bf00      	nop
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	20000008 	.word	0x20000008

08002670 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002678:	2300      	movs	r3, #0
 800267a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e033      	b.n	80026ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	2b00      	cmp	r3, #0
 800268c:	d109      	bne.n	80026a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7ff fade 	bl	8001c50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2200      	movs	r2, #0
 8002698:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d118      	bne.n	80026e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026b6:	f023 0302 	bic.w	r3, r3, #2
 80026ba:	f043 0202 	orr.w	r2, r3, #2
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 f94a 	bl	800295c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	f023 0303 	bic.w	r3, r3, #3
 80026d6:	f043 0201 	orr.w	r2, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	641a      	str	r2, [r3, #64]	; 0x40
 80026de:	e001      	b.n	80026e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002702:	2300      	movs	r3, #0
 8002704:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800270c:	2b01      	cmp	r3, #1
 800270e:	d101      	bne.n	8002714 <HAL_ADC_ConfigChannel+0x1c>
 8002710:	2302      	movs	r3, #2
 8002712:	e113      	b.n	800293c <HAL_ADC_ConfigChannel+0x244>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b09      	cmp	r3, #9
 8002722:	d925      	bls.n	8002770 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68d9      	ldr	r1, [r3, #12]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	b29b      	uxth	r3, r3
 8002730:	461a      	mov	r2, r3
 8002732:	4613      	mov	r3, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	4413      	add	r3, r2
 8002738:	3b1e      	subs	r3, #30
 800273a:	2207      	movs	r2, #7
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	43da      	mvns	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	400a      	ands	r2, r1
 8002748:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68d9      	ldr	r1, [r3, #12]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	b29b      	uxth	r3, r3
 800275a:	4618      	mov	r0, r3
 800275c:	4603      	mov	r3, r0
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	4403      	add	r3, r0
 8002762:	3b1e      	subs	r3, #30
 8002764:	409a      	lsls	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	60da      	str	r2, [r3, #12]
 800276e:	e022      	b.n	80027b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6919      	ldr	r1, [r3, #16]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	b29b      	uxth	r3, r3
 800277c:	461a      	mov	r2, r3
 800277e:	4613      	mov	r3, r2
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	4413      	add	r3, r2
 8002784:	2207      	movs	r2, #7
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	400a      	ands	r2, r1
 8002792:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6919      	ldr	r1, [r3, #16]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	4618      	mov	r0, r3
 80027a6:	4603      	mov	r3, r0
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	4403      	add	r3, r0
 80027ac:	409a      	lsls	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b06      	cmp	r3, #6
 80027bc:	d824      	bhi.n	8002808 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	4613      	mov	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	3b05      	subs	r3, #5
 80027d0:	221f      	movs	r2, #31
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43da      	mvns	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	400a      	ands	r2, r1
 80027de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	4618      	mov	r0, r3
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	4613      	mov	r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	4413      	add	r3, r2
 80027f8:	3b05      	subs	r3, #5
 80027fa:	fa00 f203 	lsl.w	r2, r0, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	430a      	orrs	r2, r1
 8002804:	635a      	str	r2, [r3, #52]	; 0x34
 8002806:	e04c      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b0c      	cmp	r3, #12
 800280e:	d824      	bhi.n	800285a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	4613      	mov	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	3b23      	subs	r3, #35	; 0x23
 8002822:	221f      	movs	r2, #31
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43da      	mvns	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	400a      	ands	r2, r1
 8002830:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	b29b      	uxth	r3, r3
 800283e:	4618      	mov	r0, r3
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	4613      	mov	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4413      	add	r3, r2
 800284a:	3b23      	subs	r3, #35	; 0x23
 800284c:	fa00 f203 	lsl.w	r2, r0, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	631a      	str	r2, [r3, #48]	; 0x30
 8002858:	e023      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4413      	add	r3, r2
 800286a:	3b41      	subs	r3, #65	; 0x41
 800286c:	221f      	movs	r2, #31
 800286e:	fa02 f303 	lsl.w	r3, r2, r3
 8002872:	43da      	mvns	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	400a      	ands	r2, r1
 800287a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	b29b      	uxth	r3, r3
 8002888:	4618      	mov	r0, r3
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	3b41      	subs	r3, #65	; 0x41
 8002896:	fa00 f203 	lsl.w	r2, r0, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028a2:	4b29      	ldr	r3, [pc, #164]	; (8002948 <HAL_ADC_ConfigChannel+0x250>)
 80028a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a28      	ldr	r2, [pc, #160]	; (800294c <HAL_ADC_ConfigChannel+0x254>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d10f      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x1d8>
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b12      	cmp	r3, #18
 80028b6:	d10b      	bne.n	80028d0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1d      	ldr	r2, [pc, #116]	; (800294c <HAL_ADC_ConfigChannel+0x254>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d12b      	bne.n	8002932 <HAL_ADC_ConfigChannel+0x23a>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a1c      	ldr	r2, [pc, #112]	; (8002950 <HAL_ADC_ConfigChannel+0x258>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d003      	beq.n	80028ec <HAL_ADC_ConfigChannel+0x1f4>
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2b11      	cmp	r3, #17
 80028ea:	d122      	bne.n	8002932 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a11      	ldr	r2, [pc, #68]	; (8002950 <HAL_ADC_ConfigChannel+0x258>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d111      	bne.n	8002932 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800290e:	4b11      	ldr	r3, [pc, #68]	; (8002954 <HAL_ADC_ConfigChannel+0x25c>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a11      	ldr	r2, [pc, #68]	; (8002958 <HAL_ADC_ConfigChannel+0x260>)
 8002914:	fba2 2303 	umull	r2, r3, r2, r3
 8002918:	0c9a      	lsrs	r2, r3, #18
 800291a:	4613      	mov	r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	4413      	add	r3, r2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002924:	e002      	b.n	800292c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	3b01      	subs	r3, #1
 800292a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1f9      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	40012300 	.word	0x40012300
 800294c:	40012000 	.word	0x40012000
 8002950:	10000012 	.word	0x10000012
 8002954:	20000000 	.word	0x20000000
 8002958:	431bde83 	.word	0x431bde83

0800295c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002964:	4b79      	ldr	r3, [pc, #484]	; (8002b4c <ADC_Init+0x1f0>)
 8002966:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	431a      	orrs	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	685a      	ldr	r2, [r3, #4]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002990:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	6859      	ldr	r1, [r3, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	021a      	lsls	r2, r3, #8
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80029b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6859      	ldr	r1, [r3, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	430a      	orrs	r2, r1
 80029c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	6899      	ldr	r1, [r3, #8]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	68da      	ldr	r2, [r3, #12]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	430a      	orrs	r2, r1
 80029e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ee:	4a58      	ldr	r2, [pc, #352]	; (8002b50 <ADC_Init+0x1f4>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d022      	beq.n	8002a3a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a02:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6899      	ldr	r1, [r3, #8]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a24:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	6899      	ldr	r1, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	430a      	orrs	r2, r1
 8002a36:	609a      	str	r2, [r3, #8]
 8002a38:	e00f      	b.n	8002a5a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a58:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0202 	bic.w	r2, r2, #2
 8002a68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6899      	ldr	r1, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	7e1b      	ldrb	r3, [r3, #24]
 8002a74:	005a      	lsls	r2, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d01b      	beq.n	8002ac0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a96:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	685a      	ldr	r2, [r3, #4]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002aa6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6859      	ldr	r1, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	035a      	lsls	r2, r3, #13
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	e007      	b.n	8002ad0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ace:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002ade:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	051a      	lsls	r2, r3, #20
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6899      	ldr	r1, [r3, #8]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b12:	025a      	lsls	r2, r3, #9
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6899      	ldr	r1, [r3, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	029a      	lsls	r2, r3, #10
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	609a      	str	r2, [r3, #8]
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	40012300 	.word	0x40012300
 8002b50:	0f000001 	.word	0x0f000001

08002b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b085      	sub	sp, #20
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b64:	4b0c      	ldr	r3, [pc, #48]	; (8002b98 <__NVIC_SetPriorityGrouping+0x44>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b70:	4013      	ands	r3, r2
 8002b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b86:	4a04      	ldr	r2, [pc, #16]	; (8002b98 <__NVIC_SetPriorityGrouping+0x44>)
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	60d3      	str	r3, [r2, #12]
}
 8002b8c:	bf00      	nop
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	e000ed00 	.word	0xe000ed00

08002b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ba0:	4b04      	ldr	r3, [pc, #16]	; (8002bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	0a1b      	lsrs	r3, r3, #8
 8002ba6:	f003 0307 	and.w	r3, r3, #7
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	e000ed00 	.word	0xe000ed00

08002bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	db0b      	blt.n	8002be2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	f003 021f 	and.w	r2, r3, #31
 8002bd0:	4907      	ldr	r1, [pc, #28]	; (8002bf0 <__NVIC_EnableIRQ+0x38>)
 8002bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd6:	095b      	lsrs	r3, r3, #5
 8002bd8:	2001      	movs	r0, #1
 8002bda:	fa00 f202 	lsl.w	r2, r0, r2
 8002bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	e000e100 	.word	0xe000e100

08002bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	6039      	str	r1, [r7, #0]
 8002bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	db0a      	blt.n	8002c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	b2da      	uxtb	r2, r3
 8002c0c:	490c      	ldr	r1, [pc, #48]	; (8002c40 <__NVIC_SetPriority+0x4c>)
 8002c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c12:	0112      	lsls	r2, r2, #4
 8002c14:	b2d2      	uxtb	r2, r2
 8002c16:	440b      	add	r3, r1
 8002c18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c1c:	e00a      	b.n	8002c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	4908      	ldr	r1, [pc, #32]	; (8002c44 <__NVIC_SetPriority+0x50>)
 8002c24:	79fb      	ldrb	r3, [r7, #7]
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	3b04      	subs	r3, #4
 8002c2c:	0112      	lsls	r2, r2, #4
 8002c2e:	b2d2      	uxtb	r2, r2
 8002c30:	440b      	add	r3, r1
 8002c32:	761a      	strb	r2, [r3, #24]
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	e000e100 	.word	0xe000e100
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b089      	sub	sp, #36	; 0x24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	f1c3 0307 	rsb	r3, r3, #7
 8002c62:	2b04      	cmp	r3, #4
 8002c64:	bf28      	it	cs
 8002c66:	2304      	movcs	r3, #4
 8002c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	3304      	adds	r3, #4
 8002c6e:	2b06      	cmp	r3, #6
 8002c70:	d902      	bls.n	8002c78 <NVIC_EncodePriority+0x30>
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	3b03      	subs	r3, #3
 8002c76:	e000      	b.n	8002c7a <NVIC_EncodePriority+0x32>
 8002c78:	2300      	movs	r3, #0
 8002c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	43da      	mvns	r2, r3
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	401a      	ands	r2, r3
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c90:	f04f 31ff 	mov.w	r1, #4294967295
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9a:	43d9      	mvns	r1, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca0:	4313      	orrs	r3, r2
         );
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3724      	adds	r7, #36	; 0x24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b082      	sub	sp, #8
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7ff ff4c 	bl	8002b54 <__NVIC_SetPriorityGrouping>
}
 8002cbc:	bf00      	nop
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	4603      	mov	r3, r0
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
 8002cd0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd6:	f7ff ff61 	bl	8002b9c <__NVIC_GetPriorityGrouping>
 8002cda:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	68b9      	ldr	r1, [r7, #8]
 8002ce0:	6978      	ldr	r0, [r7, #20]
 8002ce2:	f7ff ffb1 	bl	8002c48 <NVIC_EncodePriority>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cec:	4611      	mov	r1, r2
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff ff80 	bl	8002bf4 <__NVIC_SetPriority>
}
 8002cf4:	bf00      	nop
 8002cf6:	3718      	adds	r7, #24
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff ff54 	bl	8002bb8 <__NVIC_EnableIRQ>
}
 8002d10:	bf00      	nop
 8002d12:	3708      	adds	r7, #8
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b089      	sub	sp, #36	; 0x24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	e177      	b.n	8003024 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d34:	2201      	movs	r2, #1
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	4013      	ands	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	f040 8166 	bne.w	800301e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f003 0303 	and.w	r3, r3, #3
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d005      	beq.n	8002d6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d130      	bne.n	8002dcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	2203      	movs	r2, #3
 8002d76:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7a:	43db      	mvns	r3, r3
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002da0:	2201      	movs	r2, #1
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	43db      	mvns	r3, r3
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	4013      	ands	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	091b      	lsrs	r3, r3, #4
 8002db6:	f003 0201 	and.w	r2, r3, #1
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f003 0303 	and.w	r3, r3, #3
 8002dd4:	2b03      	cmp	r3, #3
 8002dd6:	d017      	beq.n	8002e08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	2203      	movs	r2, #3
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4013      	ands	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f003 0303 	and.w	r3, r3, #3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d123      	bne.n	8002e5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	08da      	lsrs	r2, r3, #3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3208      	adds	r2, #8
 8002e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	220f      	movs	r2, #15
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	43db      	mvns	r3, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4013      	ands	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	691a      	ldr	r2, [r3, #16]
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	f003 0307 	and.w	r3, r3, #7
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	08da      	lsrs	r2, r3, #3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	3208      	adds	r2, #8
 8002e56:	69b9      	ldr	r1, [r7, #24]
 8002e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	2203      	movs	r2, #3
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	4013      	ands	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f003 0203 	and.w	r2, r3, #3
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 80c0 	beq.w	800301e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	4b66      	ldr	r3, [pc, #408]	; (800303c <HAL_GPIO_Init+0x324>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea6:	4a65      	ldr	r2, [pc, #404]	; (800303c <HAL_GPIO_Init+0x324>)
 8002ea8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002eac:	6453      	str	r3, [r2, #68]	; 0x44
 8002eae:	4b63      	ldr	r3, [pc, #396]	; (800303c <HAL_GPIO_Init+0x324>)
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002eba:	4a61      	ldr	r2, [pc, #388]	; (8003040 <HAL_GPIO_Init+0x328>)
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	089b      	lsrs	r3, r3, #2
 8002ec0:	3302      	adds	r3, #2
 8002ec2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	f003 0303 	and.w	r3, r3, #3
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	220f      	movs	r2, #15
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	4013      	ands	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a58      	ldr	r2, [pc, #352]	; (8003044 <HAL_GPIO_Init+0x32c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d037      	beq.n	8002f56 <HAL_GPIO_Init+0x23e>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a57      	ldr	r2, [pc, #348]	; (8003048 <HAL_GPIO_Init+0x330>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d031      	beq.n	8002f52 <HAL_GPIO_Init+0x23a>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a56      	ldr	r2, [pc, #344]	; (800304c <HAL_GPIO_Init+0x334>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d02b      	beq.n	8002f4e <HAL_GPIO_Init+0x236>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a55      	ldr	r2, [pc, #340]	; (8003050 <HAL_GPIO_Init+0x338>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d025      	beq.n	8002f4a <HAL_GPIO_Init+0x232>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a54      	ldr	r2, [pc, #336]	; (8003054 <HAL_GPIO_Init+0x33c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d01f      	beq.n	8002f46 <HAL_GPIO_Init+0x22e>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a53      	ldr	r2, [pc, #332]	; (8003058 <HAL_GPIO_Init+0x340>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d019      	beq.n	8002f42 <HAL_GPIO_Init+0x22a>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a52      	ldr	r2, [pc, #328]	; (800305c <HAL_GPIO_Init+0x344>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d013      	beq.n	8002f3e <HAL_GPIO_Init+0x226>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a51      	ldr	r2, [pc, #324]	; (8003060 <HAL_GPIO_Init+0x348>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d00d      	beq.n	8002f3a <HAL_GPIO_Init+0x222>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a50      	ldr	r2, [pc, #320]	; (8003064 <HAL_GPIO_Init+0x34c>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d007      	beq.n	8002f36 <HAL_GPIO_Init+0x21e>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a4f      	ldr	r2, [pc, #316]	; (8003068 <HAL_GPIO_Init+0x350>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d101      	bne.n	8002f32 <HAL_GPIO_Init+0x21a>
 8002f2e:	2309      	movs	r3, #9
 8002f30:	e012      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f32:	230a      	movs	r3, #10
 8002f34:	e010      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f36:	2308      	movs	r3, #8
 8002f38:	e00e      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f3a:	2307      	movs	r3, #7
 8002f3c:	e00c      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f3e:	2306      	movs	r3, #6
 8002f40:	e00a      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f42:	2305      	movs	r3, #5
 8002f44:	e008      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f46:	2304      	movs	r3, #4
 8002f48:	e006      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e004      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f4e:	2302      	movs	r3, #2
 8002f50:	e002      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f52:	2301      	movs	r3, #1
 8002f54:	e000      	b.n	8002f58 <HAL_GPIO_Init+0x240>
 8002f56:	2300      	movs	r3, #0
 8002f58:	69fa      	ldr	r2, [r7, #28]
 8002f5a:	f002 0203 	and.w	r2, r2, #3
 8002f5e:	0092      	lsls	r2, r2, #2
 8002f60:	4093      	lsls	r3, r2
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f68:	4935      	ldr	r1, [pc, #212]	; (8003040 <HAL_GPIO_Init+0x328>)
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	089b      	lsrs	r3, r3, #2
 8002f6e:	3302      	adds	r3, #2
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f76:	4b3d      	ldr	r3, [pc, #244]	; (800306c <HAL_GPIO_Init+0x354>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4013      	ands	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f9a:	4a34      	ldr	r2, [pc, #208]	; (800306c <HAL_GPIO_Init+0x354>)
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002fa0:	4b32      	ldr	r3, [pc, #200]	; (800306c <HAL_GPIO_Init+0x354>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d003      	beq.n	8002fc4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fc4:	4a29      	ldr	r2, [pc, #164]	; (800306c <HAL_GPIO_Init+0x354>)
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fca:	4b28      	ldr	r3, [pc, #160]	; (800306c <HAL_GPIO_Init+0x354>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	43db      	mvns	r3, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d003      	beq.n	8002fee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fee:	4a1f      	ldr	r2, [pc, #124]	; (800306c <HAL_GPIO_Init+0x354>)
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ff4:	4b1d      	ldr	r3, [pc, #116]	; (800306c <HAL_GPIO_Init+0x354>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	4313      	orrs	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003018:	4a14      	ldr	r2, [pc, #80]	; (800306c <HAL_GPIO_Init+0x354>)
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	3301      	adds	r3, #1
 8003022:	61fb      	str	r3, [r7, #28]
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	2b0f      	cmp	r3, #15
 8003028:	f67f ae84 	bls.w	8002d34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	3724      	adds	r7, #36	; 0x24
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40023800 	.word	0x40023800
 8003040:	40013800 	.word	0x40013800
 8003044:	40020000 	.word	0x40020000
 8003048:	40020400 	.word	0x40020400
 800304c:	40020800 	.word	0x40020800
 8003050:	40020c00 	.word	0x40020c00
 8003054:	40021000 	.word	0x40021000
 8003058:	40021400 	.word	0x40021400
 800305c:	40021800 	.word	0x40021800
 8003060:	40021c00 	.word	0x40021c00
 8003064:	40022000 	.word	0x40022000
 8003068:	40022400 	.word	0x40022400
 800306c:	40013c00 	.word	0x40013c00

08003070 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	807b      	strh	r3, [r7, #2]
 800307c:	4613      	mov	r3, r2
 800307e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003080:	787b      	ldrb	r3, [r7, #1]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003086:	887a      	ldrh	r2, [r7, #2]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800308c:	e003      	b.n	8003096 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800308e:	887b      	ldrh	r3, [r7, #2]
 8003090:	041a      	lsls	r2, r3, #16
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	619a      	str	r2, [r3, #24]
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e12b      	b.n	800330e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d106      	bne.n	80030d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f7fe fe04 	bl	8001cd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2224      	movs	r2, #36	; 0x24
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 0201 	bic.w	r2, r2, #1
 80030e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003106:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003108:	f000 fdd6 	bl	8003cb8 <HAL_RCC_GetPCLK1Freq>
 800310c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	4a81      	ldr	r2, [pc, #516]	; (8003318 <HAL_I2C_Init+0x274>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d807      	bhi.n	8003128 <HAL_I2C_Init+0x84>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	4a80      	ldr	r2, [pc, #512]	; (800331c <HAL_I2C_Init+0x278>)
 800311c:	4293      	cmp	r3, r2
 800311e:	bf94      	ite	ls
 8003120:	2301      	movls	r3, #1
 8003122:	2300      	movhi	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	e006      	b.n	8003136 <HAL_I2C_Init+0x92>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	4a7d      	ldr	r2, [pc, #500]	; (8003320 <HAL_I2C_Init+0x27c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	bf94      	ite	ls
 8003130:	2301      	movls	r3, #1
 8003132:	2300      	movhi	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e0e7      	b.n	800330e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4a78      	ldr	r2, [pc, #480]	; (8003324 <HAL_I2C_Init+0x280>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	0c9b      	lsrs	r3, r3, #18
 8003148:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	430a      	orrs	r2, r1
 800315c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	4a6a      	ldr	r2, [pc, #424]	; (8003318 <HAL_I2C_Init+0x274>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d802      	bhi.n	8003178 <HAL_I2C_Init+0xd4>
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	3301      	adds	r3, #1
 8003176:	e009      	b.n	800318c <HAL_I2C_Init+0xe8>
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800317e:	fb02 f303 	mul.w	r3, r2, r3
 8003182:	4a69      	ldr	r2, [pc, #420]	; (8003328 <HAL_I2C_Init+0x284>)
 8003184:	fba2 2303 	umull	r2, r3, r2, r3
 8003188:	099b      	lsrs	r3, r3, #6
 800318a:	3301      	adds	r3, #1
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	6812      	ldr	r2, [r2, #0]
 8003190:	430b      	orrs	r3, r1
 8003192:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800319e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	495c      	ldr	r1, [pc, #368]	; (8003318 <HAL_I2C_Init+0x274>)
 80031a8:	428b      	cmp	r3, r1
 80031aa:	d819      	bhi.n	80031e0 <HAL_I2C_Init+0x13c>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	1e59      	subs	r1, r3, #1
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80031ba:	1c59      	adds	r1, r3, #1
 80031bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80031c0:	400b      	ands	r3, r1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00a      	beq.n	80031dc <HAL_I2C_Init+0x138>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1e59      	subs	r1, r3, #1
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80031d4:	3301      	adds	r3, #1
 80031d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031da:	e051      	b.n	8003280 <HAL_I2C_Init+0x1dc>
 80031dc:	2304      	movs	r3, #4
 80031de:	e04f      	b.n	8003280 <HAL_I2C_Init+0x1dc>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d111      	bne.n	800320c <HAL_I2C_Init+0x168>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	1e58      	subs	r0, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6859      	ldr	r1, [r3, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	440b      	add	r3, r1
 80031f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fa:	3301      	adds	r3, #1
 80031fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003200:	2b00      	cmp	r3, #0
 8003202:	bf0c      	ite	eq
 8003204:	2301      	moveq	r3, #1
 8003206:	2300      	movne	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	e012      	b.n	8003232 <HAL_I2C_Init+0x18e>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	1e58      	subs	r0, r3, #1
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6859      	ldr	r1, [r3, #4]
 8003214:	460b      	mov	r3, r1
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	0099      	lsls	r1, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003222:	3301      	adds	r3, #1
 8003224:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003228:	2b00      	cmp	r3, #0
 800322a:	bf0c      	ite	eq
 800322c:	2301      	moveq	r3, #1
 800322e:	2300      	movne	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Init+0x196>
 8003236:	2301      	movs	r3, #1
 8003238:	e022      	b.n	8003280 <HAL_I2C_Init+0x1dc>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10e      	bne.n	8003260 <HAL_I2C_Init+0x1bc>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1e58      	subs	r0, r3, #1
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6859      	ldr	r1, [r3, #4]
 800324a:	460b      	mov	r3, r1
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	440b      	add	r3, r1
 8003250:	fbb0 f3f3 	udiv	r3, r0, r3
 8003254:	3301      	adds	r3, #1
 8003256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800325a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800325e:	e00f      	b.n	8003280 <HAL_I2C_Init+0x1dc>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1e58      	subs	r0, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6859      	ldr	r1, [r3, #4]
 8003268:	460b      	mov	r3, r1
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	0099      	lsls	r1, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	fbb0 f3f3 	udiv	r3, r0, r3
 8003276:	3301      	adds	r3, #1
 8003278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800327c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	6809      	ldr	r1, [r1, #0]
 8003284:	4313      	orrs	r3, r2
 8003286:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	69da      	ldr	r2, [r3, #28]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	431a      	orrs	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	430a      	orrs	r2, r1
 80032a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80032ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6911      	ldr	r1, [r2, #16]
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	68d2      	ldr	r2, [r2, #12]
 80032ba:	4311      	orrs	r1, r2
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	430b      	orrs	r3, r1
 80032c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	695a      	ldr	r2, [r3, #20]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	431a      	orrs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	430a      	orrs	r2, r1
 80032de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f042 0201 	orr.w	r2, r2, #1
 80032ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2220      	movs	r2, #32
 80032fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	000186a0 	.word	0x000186a0
 800331c:	001e847f 	.word	0x001e847f
 8003320:	003d08ff 	.word	0x003d08ff
 8003324:	431bde83 	.word	0x431bde83
 8003328:	10624dd3 	.word	0x10624dd3

0800332c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b20      	cmp	r3, #32
 8003340:	d129      	bne.n	8003396 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2224      	movs	r2, #36	; 0x24
 8003346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0201 	bic.w	r2, r2, #1
 8003358:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0210 	bic.w	r2, r2, #16
 8003368:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f042 0201 	orr.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2220      	movs	r2, #32
 800338e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	e000      	b.n	8003398 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003396:	2302      	movs	r3, #2
  }
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b20      	cmp	r3, #32
 80033bc:	d12a      	bne.n	8003414 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2224      	movs	r2, #36	; 0x24
 80033c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0201 	bic.w	r2, r2, #1
 80033d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033dc:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80033de:	89fb      	ldrh	r3, [r7, #14]
 80033e0:	f023 030f 	bic.w	r3, r3, #15
 80033e4:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	89fb      	ldrh	r3, [r7, #14]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	89fa      	ldrh	r2, [r7, #14]
 80033f6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2220      	movs	r2, #32
 800340c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003410:	2300      	movs	r3, #0
 8003412:	e000      	b.n	8003416 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003414:	2302      	movs	r3, #2
  }
}
 8003416:	4618      	mov	r0, r3
 8003418:	3714      	adds	r7, #20
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
	...

08003424 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e264      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d075      	beq.n	800352e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003442:	4ba3      	ldr	r3, [pc, #652]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f003 030c 	and.w	r3, r3, #12
 800344a:	2b04      	cmp	r3, #4
 800344c:	d00c      	beq.n	8003468 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800344e:	4ba0      	ldr	r3, [pc, #640]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003456:	2b08      	cmp	r3, #8
 8003458:	d112      	bne.n	8003480 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800345a:	4b9d      	ldr	r3, [pc, #628]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003462:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003466:	d10b      	bne.n	8003480 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003468:	4b99      	ldr	r3, [pc, #612]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d05b      	beq.n	800352c <HAL_RCC_OscConfig+0x108>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d157      	bne.n	800352c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e23f      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003488:	d106      	bne.n	8003498 <HAL_RCC_OscConfig+0x74>
 800348a:	4b91      	ldr	r3, [pc, #580]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a90      	ldr	r2, [pc, #576]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003490:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003494:	6013      	str	r3, [r2, #0]
 8003496:	e01d      	b.n	80034d4 <HAL_RCC_OscConfig+0xb0>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034a0:	d10c      	bne.n	80034bc <HAL_RCC_OscConfig+0x98>
 80034a2:	4b8b      	ldr	r3, [pc, #556]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a8a      	ldr	r2, [pc, #552]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034ac:	6013      	str	r3, [r2, #0]
 80034ae:	4b88      	ldr	r3, [pc, #544]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a87      	ldr	r2, [pc, #540]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	e00b      	b.n	80034d4 <HAL_RCC_OscConfig+0xb0>
 80034bc:	4b84      	ldr	r3, [pc, #528]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a83      	ldr	r2, [pc, #524]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034c6:	6013      	str	r3, [r2, #0]
 80034c8:	4b81      	ldr	r3, [pc, #516]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a80      	ldr	r2, [pc, #512]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d013      	beq.n	8003504 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034dc:	f7ff f898 	bl	8002610 <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034e4:	f7ff f894 	bl	8002610 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b64      	cmp	r3, #100	; 0x64
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e204      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f6:	4b76      	ldr	r3, [pc, #472]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d0f0      	beq.n	80034e4 <HAL_RCC_OscConfig+0xc0>
 8003502:	e014      	b.n	800352e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003504:	f7ff f884 	bl	8002610 <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800350a:	e008      	b.n	800351e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800350c:	f7ff f880 	bl	8002610 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	2b64      	cmp	r3, #100	; 0x64
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e1f0      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800351e:	4b6c      	ldr	r3, [pc, #432]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1f0      	bne.n	800350c <HAL_RCC_OscConfig+0xe8>
 800352a:	e000      	b.n	800352e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800352c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d063      	beq.n	8003602 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800353a:	4b65      	ldr	r3, [pc, #404]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f003 030c 	and.w	r3, r3, #12
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00b      	beq.n	800355e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003546:	4b62      	ldr	r3, [pc, #392]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800354e:	2b08      	cmp	r3, #8
 8003550:	d11c      	bne.n	800358c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003552:	4b5f      	ldr	r3, [pc, #380]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d116      	bne.n	800358c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800355e:	4b5c      	ldr	r3, [pc, #368]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d005      	beq.n	8003576 <HAL_RCC_OscConfig+0x152>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d001      	beq.n	8003576 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e1c4      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003576:	4b56      	ldr	r3, [pc, #344]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	4952      	ldr	r1, [pc, #328]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003586:	4313      	orrs	r3, r2
 8003588:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800358a:	e03a      	b.n	8003602 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d020      	beq.n	80035d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003594:	4b4f      	ldr	r3, [pc, #316]	; (80036d4 <HAL_RCC_OscConfig+0x2b0>)
 8003596:	2201      	movs	r2, #1
 8003598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800359a:	f7ff f839 	bl	8002610 <HAL_GetTick>
 800359e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035a0:	e008      	b.n	80035b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035a2:	f7ff f835 	bl	8002610 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d901      	bls.n	80035b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e1a5      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035b4:	4b46      	ldr	r3, [pc, #280]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d0f0      	beq.n	80035a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035c0:	4b43      	ldr	r3, [pc, #268]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	00db      	lsls	r3, r3, #3
 80035ce:	4940      	ldr	r1, [pc, #256]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	600b      	str	r3, [r1, #0]
 80035d4:	e015      	b.n	8003602 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035d6:	4b3f      	ldr	r3, [pc, #252]	; (80036d4 <HAL_RCC_OscConfig+0x2b0>)
 80035d8:	2200      	movs	r2, #0
 80035da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035dc:	f7ff f818 	bl	8002610 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035e4:	f7ff f814 	bl	8002610 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e184      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035f6:	4b36      	ldr	r3, [pc, #216]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1f0      	bne.n	80035e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0308 	and.w	r3, r3, #8
 800360a:	2b00      	cmp	r3, #0
 800360c:	d030      	beq.n	8003670 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d016      	beq.n	8003644 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003616:	4b30      	ldr	r3, [pc, #192]	; (80036d8 <HAL_RCC_OscConfig+0x2b4>)
 8003618:	2201      	movs	r2, #1
 800361a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800361c:	f7fe fff8 	bl	8002610 <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003624:	f7fe fff4 	bl	8002610 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e164      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003636:	4b26      	ldr	r3, [pc, #152]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0f0      	beq.n	8003624 <HAL_RCC_OscConfig+0x200>
 8003642:	e015      	b.n	8003670 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003644:	4b24      	ldr	r3, [pc, #144]	; (80036d8 <HAL_RCC_OscConfig+0x2b4>)
 8003646:	2200      	movs	r2, #0
 8003648:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800364a:	f7fe ffe1 	bl	8002610 <HAL_GetTick>
 800364e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003650:	e008      	b.n	8003664 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003652:	f7fe ffdd 	bl	8002610 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e14d      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003664:	4b1a      	ldr	r3, [pc, #104]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003666:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1f0      	bne.n	8003652 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	f000 80a0 	beq.w	80037be <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800367e:	2300      	movs	r3, #0
 8003680:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003682:	4b13      	ldr	r3, [pc, #76]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10f      	bne.n	80036ae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800368e:	2300      	movs	r3, #0
 8003690:	60bb      	str	r3, [r7, #8]
 8003692:	4b0f      	ldr	r3, [pc, #60]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003696:	4a0e      	ldr	r2, [pc, #56]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 8003698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800369c:	6413      	str	r3, [r2, #64]	; 0x40
 800369e:	4b0c      	ldr	r3, [pc, #48]	; (80036d0 <HAL_RCC_OscConfig+0x2ac>)
 80036a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036a6:	60bb      	str	r3, [r7, #8]
 80036a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036aa:	2301      	movs	r3, #1
 80036ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ae:	4b0b      	ldr	r3, [pc, #44]	; (80036dc <HAL_RCC_OscConfig+0x2b8>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d121      	bne.n	80036fe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ba:	4b08      	ldr	r3, [pc, #32]	; (80036dc <HAL_RCC_OscConfig+0x2b8>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a07      	ldr	r2, [pc, #28]	; (80036dc <HAL_RCC_OscConfig+0x2b8>)
 80036c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036c6:	f7fe ffa3 	bl	8002610 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036cc:	e011      	b.n	80036f2 <HAL_RCC_OscConfig+0x2ce>
 80036ce:	bf00      	nop
 80036d0:	40023800 	.word	0x40023800
 80036d4:	42470000 	.word	0x42470000
 80036d8:	42470e80 	.word	0x42470e80
 80036dc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036e0:	f7fe ff96 	bl	8002610 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e106      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f2:	4b85      	ldr	r3, [pc, #532]	; (8003908 <HAL_RCC_OscConfig+0x4e4>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0f0      	beq.n	80036e0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d106      	bne.n	8003714 <HAL_RCC_OscConfig+0x2f0>
 8003706:	4b81      	ldr	r3, [pc, #516]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 8003708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800370a:	4a80      	ldr	r2, [pc, #512]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 800370c:	f043 0301 	orr.w	r3, r3, #1
 8003710:	6713      	str	r3, [r2, #112]	; 0x70
 8003712:	e01c      	b.n	800374e <HAL_RCC_OscConfig+0x32a>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	2b05      	cmp	r3, #5
 800371a:	d10c      	bne.n	8003736 <HAL_RCC_OscConfig+0x312>
 800371c:	4b7b      	ldr	r3, [pc, #492]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 800371e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003720:	4a7a      	ldr	r2, [pc, #488]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 8003722:	f043 0304 	orr.w	r3, r3, #4
 8003726:	6713      	str	r3, [r2, #112]	; 0x70
 8003728:	4b78      	ldr	r3, [pc, #480]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 800372a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800372c:	4a77      	ldr	r2, [pc, #476]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 800372e:	f043 0301 	orr.w	r3, r3, #1
 8003732:	6713      	str	r3, [r2, #112]	; 0x70
 8003734:	e00b      	b.n	800374e <HAL_RCC_OscConfig+0x32a>
 8003736:	4b75      	ldr	r3, [pc, #468]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 8003738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800373a:	4a74      	ldr	r2, [pc, #464]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 800373c:	f023 0301 	bic.w	r3, r3, #1
 8003740:	6713      	str	r3, [r2, #112]	; 0x70
 8003742:	4b72      	ldr	r3, [pc, #456]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 8003744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003746:	4a71      	ldr	r2, [pc, #452]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 8003748:	f023 0304 	bic.w	r3, r3, #4
 800374c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d015      	beq.n	8003782 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003756:	f7fe ff5b 	bl	8002610 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800375c:	e00a      	b.n	8003774 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800375e:	f7fe ff57 	bl	8002610 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	f241 3288 	movw	r2, #5000	; 0x1388
 800376c:	4293      	cmp	r3, r2
 800376e:	d901      	bls.n	8003774 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e0c5      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003774:	4b65      	ldr	r3, [pc, #404]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 8003776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0ee      	beq.n	800375e <HAL_RCC_OscConfig+0x33a>
 8003780:	e014      	b.n	80037ac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003782:	f7fe ff45 	bl	8002610 <HAL_GetTick>
 8003786:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003788:	e00a      	b.n	80037a0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800378a:	f7fe ff41 	bl	8002610 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	f241 3288 	movw	r2, #5000	; 0x1388
 8003798:	4293      	cmp	r3, r2
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e0af      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a0:	4b5a      	ldr	r3, [pc, #360]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 80037a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1ee      	bne.n	800378a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037ac:	7dfb      	ldrb	r3, [r7, #23]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d105      	bne.n	80037be <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037b2:	4b56      	ldr	r3, [pc, #344]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	4a55      	ldr	r2, [pc, #340]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 80037b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 809b 	beq.w	80038fe <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037c8:	4b50      	ldr	r3, [pc, #320]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 030c 	and.w	r3, r3, #12
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d05c      	beq.n	800388e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d141      	bne.n	8003860 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037dc:	4b4c      	ldr	r3, [pc, #304]	; (8003910 <HAL_RCC_OscConfig+0x4ec>)
 80037de:	2200      	movs	r2, #0
 80037e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7fe ff15 	bl	8002610 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037ea:	f7fe ff11 	bl	8002610 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e081      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fc:	4b43      	ldr	r3, [pc, #268]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f0      	bne.n	80037ea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	69da      	ldr	r2, [r3, #28]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	431a      	orrs	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	019b      	lsls	r3, r3, #6
 8003818:	431a      	orrs	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381e:	085b      	lsrs	r3, r3, #1
 8003820:	3b01      	subs	r3, #1
 8003822:	041b      	lsls	r3, r3, #16
 8003824:	431a      	orrs	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382a:	061b      	lsls	r3, r3, #24
 800382c:	4937      	ldr	r1, [pc, #220]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 800382e:	4313      	orrs	r3, r2
 8003830:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003832:	4b37      	ldr	r3, [pc, #220]	; (8003910 <HAL_RCC_OscConfig+0x4ec>)
 8003834:	2201      	movs	r2, #1
 8003836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003838:	f7fe feea 	bl	8002610 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003840:	f7fe fee6 	bl	8002610 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b02      	cmp	r3, #2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e056      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003852:	4b2e      	ldr	r3, [pc, #184]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0f0      	beq.n	8003840 <HAL_RCC_OscConfig+0x41c>
 800385e:	e04e      	b.n	80038fe <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003860:	4b2b      	ldr	r3, [pc, #172]	; (8003910 <HAL_RCC_OscConfig+0x4ec>)
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003866:	f7fe fed3 	bl	8002610 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800386c:	e008      	b.n	8003880 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800386e:	f7fe fecf 	bl	8002610 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d901      	bls.n	8003880 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e03f      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003880:	4b22      	ldr	r3, [pc, #136]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1f0      	bne.n	800386e <HAL_RCC_OscConfig+0x44a>
 800388c:	e037      	b.n	80038fe <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d101      	bne.n	800389a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e032      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800389a:	4b1c      	ldr	r3, [pc, #112]	; (800390c <HAL_RCC_OscConfig+0x4e8>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d028      	beq.n	80038fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d121      	bne.n	80038fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d11a      	bne.n	80038fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80038ca:	4013      	ands	r3, r2
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038d0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d111      	bne.n	80038fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e0:	085b      	lsrs	r3, r3, #1
 80038e2:	3b01      	subs	r3, #1
 80038e4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d107      	bne.n	80038fa <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038f4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d001      	beq.n	80038fe <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e000      	b.n	8003900 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3718      	adds	r7, #24
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40007000 	.word	0x40007000
 800390c:	40023800 	.word	0x40023800
 8003910:	42470060 	.word	0x42470060

08003914 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d101      	bne.n	8003928 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0cc      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003928:	4b68      	ldr	r3, [pc, #416]	; (8003acc <HAL_RCC_ClockConfig+0x1b8>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 030f 	and.w	r3, r3, #15
 8003930:	683a      	ldr	r2, [r7, #0]
 8003932:	429a      	cmp	r2, r3
 8003934:	d90c      	bls.n	8003950 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003936:	4b65      	ldr	r3, [pc, #404]	; (8003acc <HAL_RCC_ClockConfig+0x1b8>)
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800393e:	4b63      	ldr	r3, [pc, #396]	; (8003acc <HAL_RCC_ClockConfig+0x1b8>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 030f 	and.w	r3, r3, #15
 8003946:	683a      	ldr	r2, [r7, #0]
 8003948:	429a      	cmp	r2, r3
 800394a:	d001      	beq.n	8003950 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e0b8      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d020      	beq.n	800399e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0304 	and.w	r3, r3, #4
 8003964:	2b00      	cmp	r3, #0
 8003966:	d005      	beq.n	8003974 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003968:	4b59      	ldr	r3, [pc, #356]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	4a58      	ldr	r2, [pc, #352]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800396e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003972:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0308 	and.w	r3, r3, #8
 800397c:	2b00      	cmp	r3, #0
 800397e:	d005      	beq.n	800398c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003980:	4b53      	ldr	r3, [pc, #332]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	4a52      	ldr	r2, [pc, #328]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003986:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800398a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800398c:	4b50      	ldr	r3, [pc, #320]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	494d      	ldr	r1, [pc, #308]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 800399a:	4313      	orrs	r3, r2
 800399c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d044      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d107      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039b2:	4b47      	ldr	r3, [pc, #284]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d119      	bne.n	80039f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e07f      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d003      	beq.n	80039d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039ce:	2b03      	cmp	r3, #3
 80039d0:	d107      	bne.n	80039e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039d2:	4b3f      	ldr	r3, [pc, #252]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d109      	bne.n	80039f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e06f      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e2:	4b3b      	ldr	r3, [pc, #236]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e067      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039f2:	4b37      	ldr	r3, [pc, #220]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f023 0203 	bic.w	r2, r3, #3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	4934      	ldr	r1, [pc, #208]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a04:	f7fe fe04 	bl	8002610 <HAL_GetTick>
 8003a08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a0a:	e00a      	b.n	8003a22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a0c:	f7fe fe00 	bl	8002610 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e04f      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a22:	4b2b      	ldr	r3, [pc, #172]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	f003 020c 	and.w	r2, r3, #12
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d1eb      	bne.n	8003a0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a34:	4b25      	ldr	r3, [pc, #148]	; (8003acc <HAL_RCC_ClockConfig+0x1b8>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 030f 	and.w	r3, r3, #15
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d20c      	bcs.n	8003a5c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a42:	4b22      	ldr	r3, [pc, #136]	; (8003acc <HAL_RCC_ClockConfig+0x1b8>)
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a4a:	4b20      	ldr	r3, [pc, #128]	; (8003acc <HAL_RCC_ClockConfig+0x1b8>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 030f 	and.w	r3, r3, #15
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d001      	beq.n	8003a5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e032      	b.n	8003ac2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0304 	and.w	r3, r3, #4
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d008      	beq.n	8003a7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a68:	4b19      	ldr	r3, [pc, #100]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	4916      	ldr	r1, [pc, #88]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d009      	beq.n	8003a9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a86:	4b12      	ldr	r3, [pc, #72]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	00db      	lsls	r3, r3, #3
 8003a94:	490e      	ldr	r1, [pc, #56]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a9a:	f000 f821 	bl	8003ae0 <HAL_RCC_GetSysClockFreq>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	091b      	lsrs	r3, r3, #4
 8003aa6:	f003 030f 	and.w	r3, r3, #15
 8003aaa:	490a      	ldr	r1, [pc, #40]	; (8003ad4 <HAL_RCC_ClockConfig+0x1c0>)
 8003aac:	5ccb      	ldrb	r3, [r1, r3]
 8003aae:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab2:	4a09      	ldr	r2, [pc, #36]	; (8003ad8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ab6:	4b09      	ldr	r3, [pc, #36]	; (8003adc <HAL_RCC_ClockConfig+0x1c8>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fe fbd6 	bl	800226c <HAL_InitTick>

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	40023c00 	.word	0x40023c00
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	0800ac90 	.word	0x0800ac90
 8003ad8:	20000000 	.word	0x20000000
 8003adc:	20000004 	.word	0x20000004

08003ae0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ae0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	607b      	str	r3, [r7, #4]
 8003aec:	2300      	movs	r3, #0
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	2300      	movs	r3, #0
 8003af2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003af4:	2300      	movs	r3, #0
 8003af6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003af8:	4b67      	ldr	r3, [pc, #412]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	f003 030c 	and.w	r3, r3, #12
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d00d      	beq.n	8003b20 <HAL_RCC_GetSysClockFreq+0x40>
 8003b04:	2b08      	cmp	r3, #8
 8003b06:	f200 80bd 	bhi.w	8003c84 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d002      	beq.n	8003b14 <HAL_RCC_GetSysClockFreq+0x34>
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d003      	beq.n	8003b1a <HAL_RCC_GetSysClockFreq+0x3a>
 8003b12:	e0b7      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b14:	4b61      	ldr	r3, [pc, #388]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003b16:	60bb      	str	r3, [r7, #8]
       break;
 8003b18:	e0b7      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b1a:	4b60      	ldr	r3, [pc, #384]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003b1c:	60bb      	str	r3, [r7, #8]
      break;
 8003b1e:	e0b4      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b20:	4b5d      	ldr	r3, [pc, #372]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b28:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b2a:	4b5b      	ldr	r3, [pc, #364]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d04d      	beq.n	8003bd2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b36:	4b58      	ldr	r3, [pc, #352]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	099b      	lsrs	r3, r3, #6
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	f04f 0300 	mov.w	r3, #0
 8003b42:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b46:	f04f 0100 	mov.w	r1, #0
 8003b4a:	ea02 0800 	and.w	r8, r2, r0
 8003b4e:	ea03 0901 	and.w	r9, r3, r1
 8003b52:	4640      	mov	r0, r8
 8003b54:	4649      	mov	r1, r9
 8003b56:	f04f 0200 	mov.w	r2, #0
 8003b5a:	f04f 0300 	mov.w	r3, #0
 8003b5e:	014b      	lsls	r3, r1, #5
 8003b60:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003b64:	0142      	lsls	r2, r0, #5
 8003b66:	4610      	mov	r0, r2
 8003b68:	4619      	mov	r1, r3
 8003b6a:	ebb0 0008 	subs.w	r0, r0, r8
 8003b6e:	eb61 0109 	sbc.w	r1, r1, r9
 8003b72:	f04f 0200 	mov.w	r2, #0
 8003b76:	f04f 0300 	mov.w	r3, #0
 8003b7a:	018b      	lsls	r3, r1, #6
 8003b7c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003b80:	0182      	lsls	r2, r0, #6
 8003b82:	1a12      	subs	r2, r2, r0
 8003b84:	eb63 0301 	sbc.w	r3, r3, r1
 8003b88:	f04f 0000 	mov.w	r0, #0
 8003b8c:	f04f 0100 	mov.w	r1, #0
 8003b90:	00d9      	lsls	r1, r3, #3
 8003b92:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b96:	00d0      	lsls	r0, r2, #3
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	eb12 0208 	adds.w	r2, r2, r8
 8003ba0:	eb43 0309 	adc.w	r3, r3, r9
 8003ba4:	f04f 0000 	mov.w	r0, #0
 8003ba8:	f04f 0100 	mov.w	r1, #0
 8003bac:	0299      	lsls	r1, r3, #10
 8003bae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003bb2:	0290      	lsls	r0, r2, #10
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	4610      	mov	r0, r2
 8003bba:	4619      	mov	r1, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	f04f 0300 	mov.w	r3, #0
 8003bc4:	f7fd f870 	bl	8000ca8 <__aeabi_uldivmod>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4613      	mov	r3, r2
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	e04a      	b.n	8003c68 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bd2:	4b31      	ldr	r3, [pc, #196]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	099b      	lsrs	r3, r3, #6
 8003bd8:	461a      	mov	r2, r3
 8003bda:	f04f 0300 	mov.w	r3, #0
 8003bde:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003be2:	f04f 0100 	mov.w	r1, #0
 8003be6:	ea02 0400 	and.w	r4, r2, r0
 8003bea:	ea03 0501 	and.w	r5, r3, r1
 8003bee:	4620      	mov	r0, r4
 8003bf0:	4629      	mov	r1, r5
 8003bf2:	f04f 0200 	mov.w	r2, #0
 8003bf6:	f04f 0300 	mov.w	r3, #0
 8003bfa:	014b      	lsls	r3, r1, #5
 8003bfc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c00:	0142      	lsls	r2, r0, #5
 8003c02:	4610      	mov	r0, r2
 8003c04:	4619      	mov	r1, r3
 8003c06:	1b00      	subs	r0, r0, r4
 8003c08:	eb61 0105 	sbc.w	r1, r1, r5
 8003c0c:	f04f 0200 	mov.w	r2, #0
 8003c10:	f04f 0300 	mov.w	r3, #0
 8003c14:	018b      	lsls	r3, r1, #6
 8003c16:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c1a:	0182      	lsls	r2, r0, #6
 8003c1c:	1a12      	subs	r2, r2, r0
 8003c1e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c22:	f04f 0000 	mov.w	r0, #0
 8003c26:	f04f 0100 	mov.w	r1, #0
 8003c2a:	00d9      	lsls	r1, r3, #3
 8003c2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c30:	00d0      	lsls	r0, r2, #3
 8003c32:	4602      	mov	r2, r0
 8003c34:	460b      	mov	r3, r1
 8003c36:	1912      	adds	r2, r2, r4
 8003c38:	eb45 0303 	adc.w	r3, r5, r3
 8003c3c:	f04f 0000 	mov.w	r0, #0
 8003c40:	f04f 0100 	mov.w	r1, #0
 8003c44:	0299      	lsls	r1, r3, #10
 8003c46:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003c4a:	0290      	lsls	r0, r2, #10
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	460b      	mov	r3, r1
 8003c50:	4610      	mov	r0, r2
 8003c52:	4619      	mov	r1, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	461a      	mov	r2, r3
 8003c58:	f04f 0300 	mov.w	r3, #0
 8003c5c:	f7fd f824 	bl	8000ca8 <__aeabi_uldivmod>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4613      	mov	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c68:	4b0b      	ldr	r3, [pc, #44]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	0c1b      	lsrs	r3, r3, #16
 8003c6e:	f003 0303 	and.w	r3, r3, #3
 8003c72:	3301      	adds	r3, #1
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c80:	60bb      	str	r3, [r7, #8]
      break;
 8003c82:	e002      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c84:	4b05      	ldr	r3, [pc, #20]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c86:	60bb      	str	r3, [r7, #8]
      break;
 8003c88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c8a:	68bb      	ldr	r3, [r7, #8]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003c96:	bf00      	nop
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	00f42400 	.word	0x00f42400

08003ca0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ca4:	4b03      	ldr	r3, [pc, #12]	; (8003cb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	20000000 	.word	0x20000000

08003cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003cbc:	f7ff fff0 	bl	8003ca0 <HAL_RCC_GetHCLKFreq>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	4b05      	ldr	r3, [pc, #20]	; (8003cd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	0a9b      	lsrs	r3, r3, #10
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	4903      	ldr	r1, [pc, #12]	; (8003cdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cce:	5ccb      	ldrb	r3, [r1, r3]
 8003cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40023800 	.word	0x40023800
 8003cdc:	0800aca0 	.word	0x0800aca0

08003ce0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ce4:	f7ff ffdc 	bl	8003ca0 <HAL_RCC_GetHCLKFreq>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	4b05      	ldr	r3, [pc, #20]	; (8003d00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	0b5b      	lsrs	r3, r3, #13
 8003cf0:	f003 0307 	and.w	r3, r3, #7
 8003cf4:	4903      	ldr	r1, [pc, #12]	; (8003d04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cf6:	5ccb      	ldrb	r3, [r1, r3]
 8003cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40023800 	.word	0x40023800
 8003d04:	0800aca0 	.word	0x0800aca0

08003d08 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	220f      	movs	r2, #15
 8003d16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d18:	4b12      	ldr	r3, [pc, #72]	; (8003d64 <HAL_RCC_GetClockConfig+0x5c>)
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0203 	and.w	r2, r3, #3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d24:	4b0f      	ldr	r3, [pc, #60]	; (8003d64 <HAL_RCC_GetClockConfig+0x5c>)
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d30:	4b0c      	ldr	r3, [pc, #48]	; (8003d64 <HAL_RCC_GetClockConfig+0x5c>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003d3c:	4b09      	ldr	r3, [pc, #36]	; (8003d64 <HAL_RCC_GetClockConfig+0x5c>)
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	08db      	lsrs	r3, r3, #3
 8003d42:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d4a:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <HAL_RCC_GetClockConfig+0x60>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 020f 	and.w	r2, r3, #15
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	601a      	str	r2, [r3, #0]
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	40023800 	.word	0x40023800
 8003d68:	40023c00 	.word	0x40023c00

08003d6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10b      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d105      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d075      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003da0:	4bad      	ldr	r3, [pc, #692]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003da6:	f7fe fc33 	bl	8002610 <HAL_GetTick>
 8003daa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003dac:	e008      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003dae:	f7fe fc2f 	bl	8002610 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e18b      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003dc0:	4ba6      	ldr	r3, [pc, #664]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1f0      	bne.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d009      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	019a      	lsls	r2, r3, #6
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	071b      	lsls	r3, r3, #28
 8003de4:	499d      	ldr	r1, [pc, #628]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d01f      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003df8:	4b98      	ldr	r3, [pc, #608]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003dfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003dfe:	0f1b      	lsrs	r3, r3, #28
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	019a      	lsls	r2, r3, #6
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	061b      	lsls	r3, r3, #24
 8003e12:	431a      	orrs	r2, r3
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	071b      	lsls	r3, r3, #28
 8003e18:	4990      	ldr	r1, [pc, #576]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003e20:	4b8e      	ldr	r3, [pc, #568]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e26:	f023 021f 	bic.w	r2, r3, #31
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	69db      	ldr	r3, [r3, #28]
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	498a      	ldr	r1, [pc, #552]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00d      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	019a      	lsls	r2, r3, #6
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	061b      	lsls	r3, r3, #24
 8003e50:	431a      	orrs	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	071b      	lsls	r3, r3, #28
 8003e58:	4980      	ldr	r1, [pc, #512]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003e60:	4b7d      	ldr	r3, [pc, #500]	; (8004058 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003e62:	2201      	movs	r2, #1
 8003e64:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e66:	f7fe fbd3 	bl	8002610 <HAL_GetTick>
 8003e6a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e6c:	e008      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003e6e:	f7fe fbcf 	bl	8002610 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d901      	bls.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e12b      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e80:	4b76      	ldr	r3, [pc, #472]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0f0      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0304 	and.w	r3, r3, #4
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d105      	bne.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d079      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003ea4:	4b6e      	ldr	r3, [pc, #440]	; (8004060 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003eaa:	f7fe fbb1 	bl	8002610 <HAL_GetTick>
 8003eae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003eb2:	f7fe fbad 	bl	8002610 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e109      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ec4:	4b65      	ldr	r3, [pc, #404]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ecc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ed0:	d0ef      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0304 	and.w	r3, r3, #4
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d020      	beq.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ede:	4b5f      	ldr	r3, [pc, #380]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee4:	0f1b      	lsrs	r3, r3, #28
 8003ee6:	f003 0307 	and.w	r3, r3, #7
 8003eea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	019a      	lsls	r2, r3, #6
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	061b      	lsls	r3, r3, #24
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	071b      	lsls	r3, r3, #28
 8003efe:	4957      	ldr	r1, [pc, #348]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003f06:	4b55      	ldr	r3, [pc, #340]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f0c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a1b      	ldr	r3, [r3, #32]
 8003f14:	3b01      	subs	r3, #1
 8003f16:	021b      	lsls	r3, r3, #8
 8003f18:	4950      	ldr	r1, [pc, #320]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0308 	and.w	r3, r3, #8
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d01e      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f2c:	4b4b      	ldr	r3, [pc, #300]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f32:	0e1b      	lsrs	r3, r3, #24
 8003f34:	f003 030f 	and.w	r3, r3, #15
 8003f38:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	019a      	lsls	r2, r3, #6
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	061b      	lsls	r3, r3, #24
 8003f44:	431a      	orrs	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	071b      	lsls	r3, r3, #28
 8003f4c:	4943      	ldr	r1, [pc, #268]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003f54:	4b41      	ldr	r3, [pc, #260]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f5a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f62:	493e      	ldr	r1, [pc, #248]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003f6a:	4b3d      	ldr	r3, [pc, #244]	; (8004060 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f70:	f7fe fb4e 	bl	8002610 <HAL_GetTick>
 8003f74:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f76:	e008      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003f78:	f7fe fb4a 	bl	8002610 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e0a6      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f8a:	4b34      	ldr	r3, [pc, #208]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f96:	d1ef      	bne.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0320 	and.w	r3, r3, #32
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 808d 	beq.w	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	4b2c      	ldr	r3, [pc, #176]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	4a2b      	ldr	r2, [pc, #172]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8003fb6:	4b29      	ldr	r3, [pc, #164]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003fc2:	4b28      	ldr	r3, [pc, #160]	; (8004064 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a27      	ldr	r2, [pc, #156]	; (8004064 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003fc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fcc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003fce:	f7fe fb1f 	bl	8002610 <HAL_GetTick>
 8003fd2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003fd6:	f7fe fb1b 	bl	8002610 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e077      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003fe8:	4b1e      	ldr	r3, [pc, #120]	; (8004064 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d0f0      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ff4:	4b19      	ldr	r3, [pc, #100]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ff8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ffc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d039      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004008:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800400c:	693a      	ldr	r2, [r7, #16]
 800400e:	429a      	cmp	r2, r3
 8004010:	d032      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004012:	4b12      	ldr	r3, [pc, #72]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004016:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800401a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800401c:	4b12      	ldr	r3, [pc, #72]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800401e:	2201      	movs	r2, #1
 8004020:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004022:	4b11      	ldr	r3, [pc, #68]	; (8004068 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004028:	4a0c      	ldr	r2, [pc, #48]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800402e:	4b0b      	ldr	r3, [pc, #44]	; (800405c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b01      	cmp	r3, #1
 8004038:	d11e      	bne.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800403a:	f7fe fae9 	bl	8002610 <HAL_GetTick>
 800403e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004040:	e014      	b.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004042:	f7fe fae5 	bl	8002610 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004050:	4293      	cmp	r3, r2
 8004052:	d90b      	bls.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e03f      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8004058:	42470068 	.word	0x42470068
 800405c:	40023800 	.word	0x40023800
 8004060:	42470070 	.word	0x42470070
 8004064:	40007000 	.word	0x40007000
 8004068:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800406c:	4b1c      	ldr	r3, [pc, #112]	; (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800406e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004070:	f003 0302 	and.w	r3, r3, #2
 8004074:	2b00      	cmp	r3, #0
 8004076:	d0e4      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004080:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004084:	d10d      	bne.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8004086:	4b16      	ldr	r3, [pc, #88]	; (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004092:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800409a:	4911      	ldr	r1, [pc, #68]	; (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800409c:	4313      	orrs	r3, r2
 800409e:	608b      	str	r3, [r1, #8]
 80040a0:	e005      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x342>
 80040a2:	4b0f      	ldr	r3, [pc, #60]	; (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	4a0e      	ldr	r2, [pc, #56]	; (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040a8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80040ac:	6093      	str	r3, [r2, #8]
 80040ae:	4b0c      	ldr	r3, [pc, #48]	; (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ba:	4909      	ldr	r1, [pc, #36]	; (80040e0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0310 	and.w	r3, r3, #16
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d004      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80040d2:	4b04      	ldr	r3, [pc, #16]	; (80040e4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80040d4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3718      	adds	r7, #24
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	40023800 	.word	0x40023800
 80040e4:	424711e0 	.word	0x424711e0

080040e8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e083      	b.n	8004202 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	7f5b      	ldrb	r3, [r3, #29]
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b00      	cmp	r3, #0
 8004102:	d105      	bne.n	8004110 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7fd feba 	bl	8001e84 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	22ca      	movs	r2, #202	; 0xca
 800411c:	625a      	str	r2, [r3, #36]	; 0x24
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2253      	movs	r2, #83	; 0x53
 8004124:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fb84 	bl	8004834 <RTC_EnterInitMode>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d008      	beq.n	8004144 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	22ff      	movs	r2, #255	; 0xff
 8004138:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2204      	movs	r2, #4
 800413e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e05e      	b.n	8004202 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6812      	ldr	r2, [r2, #0]
 800414e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004152:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004156:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6899      	ldr	r1, [r3, #8]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685a      	ldr	r2, [r3, #4]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	431a      	orrs	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	695b      	ldr	r3, [r3, #20]
 800416c:	431a      	orrs	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	68d2      	ldr	r2, [r2, #12]
 800417e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6919      	ldr	r1, [r3, #16]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	041a      	lsls	r2, r3, #16
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041a2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 0320 	and.w	r3, r3, #32
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10e      	bne.n	80041d0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 fb16 	bl	80047e4 <HAL_RTC_WaitForSynchro>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d008      	beq.n	80041d0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	22ff      	movs	r2, #255	; 0xff
 80041c4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2204      	movs	r2, #4
 80041ca:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e018      	b.n	8004202 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80041de:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699a      	ldr	r2, [r3, #24]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	22ff      	movs	r2, #255	; 0xff
 80041f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004200:	2300      	movs	r3, #0
  }
}
 8004202:	4618      	mov	r0, r3
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800420a:	b590      	push	{r4, r7, lr}
 800420c:	b087      	sub	sp, #28
 800420e:	af00      	add	r7, sp, #0
 8004210:	60f8      	str	r0, [r7, #12]
 8004212:	60b9      	str	r1, [r7, #8]
 8004214:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004216:	2300      	movs	r3, #0
 8004218:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	7f1b      	ldrb	r3, [r3, #28]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d101      	bne.n	8004226 <HAL_RTC_SetTime+0x1c>
 8004222:	2302      	movs	r3, #2
 8004224:	e0aa      	b.n	800437c <HAL_RTC_SetTime+0x172>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2201      	movs	r2, #1
 800422a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2202      	movs	r2, #2
 8004230:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d126      	bne.n	8004286 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004242:	2b00      	cmp	r3, #0
 8004244:	d102      	bne.n	800424c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	2200      	movs	r2, #0
 800424a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	4618      	mov	r0, r3
 8004252:	f000 fb1b 	bl	800488c <RTC_ByteToBcd2>
 8004256:	4603      	mov	r3, r0
 8004258:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	785b      	ldrb	r3, [r3, #1]
 800425e:	4618      	mov	r0, r3
 8004260:	f000 fb14 	bl	800488c <RTC_ByteToBcd2>
 8004264:	4603      	mov	r3, r0
 8004266:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004268:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	789b      	ldrb	r3, [r3, #2]
 800426e:	4618      	mov	r0, r3
 8004270:	f000 fb0c 	bl	800488c <RTC_ByteToBcd2>
 8004274:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8004276:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	78db      	ldrb	r3, [r3, #3]
 800427e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8004280:	4313      	orrs	r3, r2
 8004282:	617b      	str	r3, [r7, #20]
 8004284:	e018      	b.n	80042b8 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004290:	2b00      	cmp	r3, #0
 8004292:	d102      	bne.n	800429a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2200      	movs	r2, #0
 8004298:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	785b      	ldrb	r3, [r3, #1]
 80042a4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80042a6:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80042a8:	68ba      	ldr	r2, [r7, #8]
 80042aa:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80042ac:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	78db      	ldrb	r3, [r3, #3]
 80042b2:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80042b4:	4313      	orrs	r3, r2
 80042b6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	22ca      	movs	r2, #202	; 0xca
 80042be:	625a      	str	r2, [r3, #36]	; 0x24
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2253      	movs	r2, #83	; 0x53
 80042c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 fab3 	bl	8004834 <RTC_EnterInitMode>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00b      	beq.n	80042ec <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	22ff      	movs	r2, #255	; 0xff
 80042da:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2204      	movs	r2, #4
 80042e0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e047      	b.n	800437c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80042f6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80042fa:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689a      	ldr	r2, [r3, #8]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800430a:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6899      	ldr	r1, [r3, #8]
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	431a      	orrs	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004332:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f003 0320 	and.w	r3, r3, #32
 800433e:	2b00      	cmp	r3, #0
 8004340:	d111      	bne.n	8004366 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004342:	68f8      	ldr	r0, [r7, #12]
 8004344:	f000 fa4e 	bl	80047e4 <HAL_RTC_WaitForSynchro>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00b      	beq.n	8004366 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	22ff      	movs	r2, #255	; 0xff
 8004354:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2204      	movs	r2, #4
 800435a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e00a      	b.n	800437c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	22ff      	movs	r2, #255	; 0xff
 800436c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2201      	movs	r2, #1
 8004372:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800437a:	2300      	movs	r3, #0
  }
}
 800437c:	4618      	mov	r0, r3
 800437e:	371c      	adds	r7, #28
 8004380:	46bd      	mov	sp, r7
 8004382:	bd90      	pop	{r4, r7, pc}

08004384 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004384:	b590      	push	{r4, r7, lr}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004390:	2300      	movs	r3, #0
 8004392:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	7f1b      	ldrb	r3, [r3, #28]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d101      	bne.n	80043a0 <HAL_RTC_SetDate+0x1c>
 800439c:	2302      	movs	r3, #2
 800439e:	e094      	b.n	80044ca <HAL_RTC_SetDate+0x146>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2201      	movs	r2, #1
 80043a4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2202      	movs	r2, #2
 80043aa:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10e      	bne.n	80043d0 <HAL_RTC_SetDate+0x4c>
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	785b      	ldrb	r3, [r3, #1]
 80043b6:	f003 0310 	and.w	r3, r3, #16
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d008      	beq.n	80043d0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	785b      	ldrb	r3, [r3, #1]
 80043c2:	f023 0310 	bic.w	r3, r3, #16
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	330a      	adds	r3, #10
 80043ca:	b2da      	uxtb	r2, r3
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d11c      	bne.n	8004410 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	78db      	ldrb	r3, [r3, #3]
 80043da:	4618      	mov	r0, r3
 80043dc:	f000 fa56 	bl	800488c <RTC_ByteToBcd2>
 80043e0:	4603      	mov	r3, r0
 80043e2:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	785b      	ldrb	r3, [r3, #1]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 fa4f 	bl	800488c <RTC_ByteToBcd2>
 80043ee:	4603      	mov	r3, r0
 80043f0:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80043f2:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	789b      	ldrb	r3, [r3, #2]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f000 fa47 	bl	800488c <RTC_ByteToBcd2>
 80043fe:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8004400:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800440a:	4313      	orrs	r3, r2
 800440c:	617b      	str	r3, [r7, #20]
 800440e:	e00e      	b.n	800442e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	78db      	ldrb	r3, [r3, #3]
 8004414:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	785b      	ldrb	r3, [r3, #1]
 800441a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800441c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8004422:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800442a:	4313      	orrs	r3, r2
 800442c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	22ca      	movs	r2, #202	; 0xca
 8004434:	625a      	str	r2, [r3, #36]	; 0x24
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2253      	movs	r2, #83	; 0x53
 800443c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	f000 f9f8 	bl	8004834 <RTC_EnterInitMode>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00b      	beq.n	8004462 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	22ff      	movs	r2, #255	; 0xff
 8004450:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2204      	movs	r2, #4
 8004456:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e033      	b.n	80044ca <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800446c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004470:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004480:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 0320 	and.w	r3, r3, #32
 800448c:	2b00      	cmp	r3, #0
 800448e:	d111      	bne.n	80044b4 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 f9a7 	bl	80047e4 <HAL_RTC_WaitForSynchro>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00b      	beq.n	80044b4 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	22ff      	movs	r2, #255	; 0xff
 80044a2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2204      	movs	r2, #4
 80044a8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e00a      	b.n	80044ca <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	22ff      	movs	r2, #255	; 0xff
 80044ba:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2201      	movs	r2, #1
 80044c0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80044c8:	2300      	movs	r3, #0
  }
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	371c      	adds	r7, #28
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd90      	pop	{r4, r7, pc}
	...

080044d4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80044d4:	b590      	push	{r4, r7, lr}
 80044d6:	b089      	sub	sp, #36	; 0x24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 80044e0:	2300      	movs	r3, #0
 80044e2:	61fb      	str	r3, [r7, #28]
 80044e4:	2300      	movs	r3, #0
 80044e6:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 80044e8:	4b93      	ldr	r3, [pc, #588]	; (8004738 <HAL_RTC_SetAlarm_IT+0x264>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a93      	ldr	r2, [pc, #588]	; (800473c <HAL_RTC_SetAlarm_IT+0x268>)
 80044ee:	fba2 2303 	umull	r2, r3, r2, r3
 80044f2:	0adb      	lsrs	r3, r3, #11
 80044f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80044f8:	fb02 f303 	mul.w	r3, r2, r3
 80044fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	7f1b      	ldrb	r3, [r3, #28]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d101      	bne.n	800450a <HAL_RTC_SetAlarm_IT+0x36>
 8004506:	2302      	movs	r3, #2
 8004508:	e111      	b.n	800472e <HAL_RTC_SetAlarm_IT+0x25a>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2201      	movs	r2, #1
 800450e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2202      	movs	r2, #2
 8004514:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d137      	bne.n	800458c <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004526:	2b00      	cmp	r3, #0
 8004528:	d102      	bne.n	8004530 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	2200      	movs	r2, #0
 800452e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	4618      	mov	r0, r3
 8004536:	f000 f9a9 	bl	800488c <RTC_ByteToBcd2>
 800453a:	4603      	mov	r3, r0
 800453c:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	785b      	ldrb	r3, [r3, #1]
 8004542:	4618      	mov	r0, r3
 8004544:	f000 f9a2 	bl	800488c <RTC_ByteToBcd2>
 8004548:	4603      	mov	r3, r0
 800454a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800454c:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	789b      	ldrb	r3, [r3, #2]
 8004552:	4618      	mov	r0, r3
 8004554:	f000 f99a 	bl	800488c <RTC_ByteToBcd2>
 8004558:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800455a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	78db      	ldrb	r3, [r3, #3]
 8004562:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8004564:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800456e:	4618      	mov	r0, r3
 8004570:	f000 f98c 	bl	800488c <RTC_ByteToBcd2>
 8004574:	4603      	mov	r3, r0
 8004576:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8004578:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8004580:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8004586:	4313      	orrs	r3, r2
 8004588:	61fb      	str	r3, [r7, #28]
 800458a:	e023      	b.n	80045d4 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004596:	2b00      	cmp	r3, #0
 8004598:	d102      	bne.n	80045a0 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2200      	movs	r2, #0
 800459e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	785b      	ldrb	r3, [r3, #1]
 80045aa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80045ac:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 80045b2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	78db      	ldrb	r3, [r3, #3]
 80045b8:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80045ba:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045c2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80045c4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80045ca:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80045d0:	4313      	orrs	r3, r2
 80045d2:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	4313      	orrs	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	22ca      	movs	r2, #202	; 0xca
 80045e6:	625a      	str	r2, [r3, #36]	; 0x24
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2253      	movs	r2, #83	; 0x53
 80045ee:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045f8:	d141      	bne.n	800467e <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004608:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	b2da      	uxtb	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800461a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	1e5a      	subs	r2, r3, #1
 8004620:	617a      	str	r2, [r7, #20]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10b      	bne.n	800463e <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	22ff      	movs	r2, #255	; 0xff
 800462c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2203      	movs	r2, #3
 8004632:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e077      	b.n	800472e <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0e7      	beq.n	800461c <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	69fa      	ldr	r2, [r7, #28]
 8004652:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	689a      	ldr	r2, [r3, #8]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800466a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689a      	ldr	r2, [r3, #8]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800467a:	609a      	str	r2, [r3, #8]
 800467c:	e040      	b.n	8004700 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689a      	ldr	r2, [r3, #8]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800468c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	b2da      	uxtb	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800469e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	1e5a      	subs	r2, r3, #1
 80046a4:	617a      	str	r2, [r7, #20]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10b      	bne.n	80046c2 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	22ff      	movs	r2, #255	; 0xff
 80046b0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2203      	movs	r2, #3
 80046b6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e035      	b.n	800472e <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d0e7      	beq.n	80046a0 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	69fa      	ldr	r2, [r7, #28]
 80046d6:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689a      	ldr	r2, [r3, #8]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ee:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046fe:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004700:	4b0f      	ldr	r3, [pc, #60]	; (8004740 <HAL_RTC_SetAlarm_IT+0x26c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a0e      	ldr	r2, [pc, #56]	; (8004740 <HAL_RTC_SetAlarm_IT+0x26c>)
 8004706:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800470a:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800470c:	4b0c      	ldr	r3, [pc, #48]	; (8004740 <HAL_RTC_SetAlarm_IT+0x26c>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	4a0b      	ldr	r2, [pc, #44]	; (8004740 <HAL_RTC_SetAlarm_IT+0x26c>)
 8004712:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004716:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	22ff      	movs	r2, #255	; 0xff
 800471e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2201      	movs	r2, #1
 8004724:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3724      	adds	r7, #36	; 0x24
 8004732:	46bd      	mov	sp, r7
 8004734:	bd90      	pop	{r4, r7, pc}
 8004736:	bf00      	nop
 8004738:	20000000 	.word	0x20000000
 800473c:	10624dd3 	.word	0x10624dd3
 8004740:	40013c00 	.word	0x40013c00

08004744 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d012      	beq.n	8004780 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00b      	beq.n	8004780 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f000 f831 	bl	80047d0 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	b2da      	uxtb	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800477e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d012      	beq.n	80047b4 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00b      	beq.n	80047b4 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 f893 	bl	80048c8 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f462 7220 	orn	r2, r2, #640	; 0x280
 80047b2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80047b4:	4b05      	ldr	r3, [pc, #20]	; (80047cc <HAL_RTC_AlarmIRQHandler+0x88>)
 80047b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80047ba:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	775a      	strb	r2, [r3, #29]
}
 80047c2:	bf00      	nop
 80047c4:	3708      	adds	r7, #8
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	40013c00 	.word	0x40013c00

080047d0 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047ec:	2300      	movs	r3, #0
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68da      	ldr	r2, [r3, #12]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80047fe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004800:	f7fd ff06 	bl	8002610 <HAL_GetTick>
 8004804:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004806:	e009      	b.n	800481c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004808:	f7fd ff02 	bl	8002610 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004816:	d901      	bls.n	800481c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e007      	b.n	800482c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f003 0320 	and.w	r3, r3, #32
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0ee      	beq.n	8004808 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484a:	2b00      	cmp	r3, #0
 800484c:	d119      	bne.n	8004882 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f04f 32ff 	mov.w	r2, #4294967295
 8004856:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004858:	f7fd feda 	bl	8002610 <HAL_GetTick>
 800485c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800485e:	e009      	b.n	8004874 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004860:	f7fd fed6 	bl	8002610 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800486e:	d901      	bls.n	8004874 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e007      	b.n	8004884 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800487e:	2b00      	cmp	r3, #0
 8004880:	d0ee      	beq.n	8004860 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	4603      	mov	r3, r0
 8004894:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004896:	2300      	movs	r3, #0
 8004898:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800489a:	e005      	b.n	80048a8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	3301      	adds	r3, #1
 80048a0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80048a2:	79fb      	ldrb	r3, [r7, #7]
 80048a4:	3b0a      	subs	r3, #10
 80048a6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	2b09      	cmp	r3, #9
 80048ac:	d8f6      	bhi.n	800489c <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	b2da      	uxtb	r2, r3
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	b2db      	uxtb	r3, r3
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3714      	adds	r7, #20
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e07b      	b.n	80049e6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d108      	bne.n	8004908 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048fe:	d009      	beq.n	8004914 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	61da      	str	r2, [r3, #28]
 8004906:	e005      	b.n	8004914 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d106      	bne.n	8004934 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f7fd fada 	bl	8001ee8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800494a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800495c:	431a      	orrs	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004966:	431a      	orrs	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	f003 0302 	and.w	r3, r3, #2
 8004970:	431a      	orrs	r2, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	431a      	orrs	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	699b      	ldr	r3, [r3, #24]
 8004980:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004984:	431a      	orrs	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004998:	ea42 0103 	orr.w	r1, r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	430a      	orrs	r2, r1
 80049aa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	0c1b      	lsrs	r3, r3, #16
 80049b2:	f003 0104 	and.w	r1, r3, #4
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	f003 0210 	and.w	r2, r3, #16
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	69da      	ldr	r2, [r3, #28]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b088      	sub	sp, #32
 80049f2:	af02      	add	r7, sp, #8
 80049f4:	60f8      	str	r0, [r7, #12]
 80049f6:	60b9      	str	r1, [r7, #8]
 80049f8:	603b      	str	r3, [r7, #0]
 80049fa:	4613      	mov	r3, r2
 80049fc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049fe:	2300      	movs	r3, #0
 8004a00:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a0a:	d112      	bne.n	8004a32 <HAL_SPI_Receive+0x44>
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10e      	bne.n	8004a32 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2204      	movs	r2, #4
 8004a18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004a1c:	88fa      	ldrh	r2, [r7, #6]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	4613      	mov	r3, r2
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	68b9      	ldr	r1, [r7, #8]
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f000 f8f1 	bl	8004c10 <HAL_SPI_TransmitReceive>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	e0ea      	b.n	8004c08 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d101      	bne.n	8004a40 <HAL_SPI_Receive+0x52>
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	e0e3      	b.n	8004c08 <HAL_SPI_Receive+0x21a>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a48:	f7fd fde2 	bl	8002610 <HAL_GetTick>
 8004a4c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d002      	beq.n	8004a60 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004a5a:	2302      	movs	r3, #2
 8004a5c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a5e:	e0ca      	b.n	8004bf6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d002      	beq.n	8004a6c <HAL_SPI_Receive+0x7e>
 8004a66:	88fb      	ldrh	r3, [r7, #6]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d102      	bne.n	8004a72 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a70:	e0c1      	b.n	8004bf6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2204      	movs	r2, #4
 8004a76:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	88fa      	ldrh	r2, [r7, #6]
 8004a8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	88fa      	ldrh	r2, [r7, #6]
 8004a90:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ab8:	d10f      	bne.n	8004ada <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ac8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ad8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae4:	2b40      	cmp	r3, #64	; 0x40
 8004ae6:	d007      	beq.n	8004af8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004af6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d162      	bne.n	8004bc6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b00:	e02e      	b.n	8004b60 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d115      	bne.n	8004b3c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f103 020c 	add.w	r2, r3, #12
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b1c:	7812      	ldrb	r2, [r2, #0]
 8004b1e:	b2d2      	uxtb	r2, r2
 8004b20:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b26:	1c5a      	adds	r2, r3, #1
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	3b01      	subs	r3, #1
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b3a:	e011      	b.n	8004b60 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b3c:	f7fd fd68 	bl	8002610 <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d803      	bhi.n	8004b54 <HAL_SPI_Receive+0x166>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b52:	d102      	bne.n	8004b5a <HAL_SPI_Receive+0x16c>
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d102      	bne.n	8004b60 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004b5e:	e04a      	b.n	8004bf6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1cb      	bne.n	8004b02 <HAL_SPI_Receive+0x114>
 8004b6a:	e031      	b.n	8004bd0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d113      	bne.n	8004ba2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68da      	ldr	r2, [r3, #12]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b84:	b292      	uxth	r2, r2
 8004b86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8c:	1c9a      	adds	r2, r3, #2
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ba0:	e011      	b.n	8004bc6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ba2:	f7fd fd35 	bl	8002610 <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d803      	bhi.n	8004bba <HAL_SPI_Receive+0x1cc>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb8:	d102      	bne.n	8004bc0 <HAL_SPI_Receive+0x1d2>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d102      	bne.n	8004bc6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004bc4:	e017      	b.n	8004bf6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1cd      	bne.n	8004b6c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	6839      	ldr	r1, [r7, #0]
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	f000 fa45 	bl	8005064 <SPI_EndRxTransaction>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2220      	movs	r2, #32
 8004be4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d002      	beq.n	8004bf4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	75fb      	strb	r3, [r7, #23]
 8004bf2:	e000      	b.n	8004bf6 <HAL_SPI_Receive+0x208>
  }

error :
 8004bf4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3718      	adds	r7, #24
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b08c      	sub	sp, #48	; 0x30
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	607a      	str	r2, [r7, #4]
 8004c1c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c22:	2300      	movs	r3, #0
 8004c24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d101      	bne.n	8004c36 <HAL_SPI_TransmitReceive+0x26>
 8004c32:	2302      	movs	r3, #2
 8004c34:	e18a      	b.n	8004f4c <HAL_SPI_TransmitReceive+0x33c>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c3e:	f7fd fce7 	bl	8002610 <HAL_GetTick>
 8004c42:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004c54:	887b      	ldrh	r3, [r7, #2]
 8004c56:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d00f      	beq.n	8004c80 <HAL_SPI_TransmitReceive+0x70>
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c66:	d107      	bne.n	8004c78 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d103      	bne.n	8004c78 <HAL_SPI_TransmitReceive+0x68>
 8004c70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c74:	2b04      	cmp	r3, #4
 8004c76:	d003      	beq.n	8004c80 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004c78:	2302      	movs	r3, #2
 8004c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c7e:	e15b      	b.n	8004f38 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d005      	beq.n	8004c92 <HAL_SPI_TransmitReceive+0x82>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d002      	beq.n	8004c92 <HAL_SPI_TransmitReceive+0x82>
 8004c8c:	887b      	ldrh	r3, [r7, #2]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d103      	bne.n	8004c9a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c98:	e14e      	b.n	8004f38 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d003      	beq.n	8004cae <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2205      	movs	r2, #5
 8004caa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	887a      	ldrh	r2, [r7, #2]
 8004cbe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	887a      	ldrh	r2, [r7, #2]
 8004cc4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	887a      	ldrh	r2, [r7, #2]
 8004cd0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	887a      	ldrh	r2, [r7, #2]
 8004cd6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cee:	2b40      	cmp	r3, #64	; 0x40
 8004cf0:	d007      	beq.n	8004d02 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d0a:	d178      	bne.n	8004dfe <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d002      	beq.n	8004d1a <HAL_SPI_TransmitReceive+0x10a>
 8004d14:	8b7b      	ldrh	r3, [r7, #26]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d166      	bne.n	8004de8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d1e:	881a      	ldrh	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2a:	1c9a      	adds	r2, r3, #2
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	3b01      	subs	r3, #1
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d3e:	e053      	b.n	8004de8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d11b      	bne.n	8004d86 <HAL_SPI_TransmitReceive+0x176>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d016      	beq.n	8004d86 <HAL_SPI_TransmitReceive+0x176>
 8004d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d113      	bne.n	8004d86 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d62:	881a      	ldrh	r2, [r3, #0]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d6e:	1c9a      	adds	r2, r3, #2
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d82:	2300      	movs	r3, #0
 8004d84:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d119      	bne.n	8004dc8 <HAL_SPI_TransmitReceive+0x1b8>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d014      	beq.n	8004dc8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68da      	ldr	r2, [r3, #12]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da8:	b292      	uxth	r2, r2
 8004daa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db0:	1c9a      	adds	r2, r3, #2
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004dc8:	f7fd fc22 	bl	8002610 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d807      	bhi.n	8004de8 <HAL_SPI_TransmitReceive+0x1d8>
 8004dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dde:	d003      	beq.n	8004de8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004de6:	e0a7      	b.n	8004f38 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1a6      	bne.n	8004d40 <HAL_SPI_TransmitReceive+0x130>
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1a1      	bne.n	8004d40 <HAL_SPI_TransmitReceive+0x130>
 8004dfc:	e07c      	b.n	8004ef8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d002      	beq.n	8004e0c <HAL_SPI_TransmitReceive+0x1fc>
 8004e06:	8b7b      	ldrh	r3, [r7, #26]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d16b      	bne.n	8004ee4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	330c      	adds	r3, #12
 8004e16:	7812      	ldrb	r2, [r2, #0]
 8004e18:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1e:	1c5a      	adds	r2, r3, #1
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e32:	e057      	b.n	8004ee4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d11c      	bne.n	8004e7c <HAL_SPI_TransmitReceive+0x26c>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d017      	beq.n	8004e7c <HAL_SPI_TransmitReceive+0x26c>
 8004e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d114      	bne.n	8004e7c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	330c      	adds	r3, #12
 8004e5c:	7812      	ldrb	r2, [r2, #0]
 8004e5e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	3b01      	subs	r3, #1
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d119      	bne.n	8004ebe <HAL_SPI_TransmitReceive+0x2ae>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d014      	beq.n	8004ebe <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68da      	ldr	r2, [r3, #12]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9e:	b2d2      	uxtb	r2, r2
 8004ea0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ebe:	f7fd fba7 	bl	8002610 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d803      	bhi.n	8004ed6 <HAL_SPI_TransmitReceive+0x2c6>
 8004ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed4:	d102      	bne.n	8004edc <HAL_SPI_TransmitReceive+0x2cc>
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d103      	bne.n	8004ee4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004ee2:	e029      	b.n	8004f38 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1a2      	bne.n	8004e34 <HAL_SPI_TransmitReceive+0x224>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d19d      	bne.n	8004e34 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ef8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004efa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f000 f917 	bl	8005130 <SPI_EndRxTxTransaction>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d006      	beq.n	8004f16 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2220      	movs	r2, #32
 8004f12:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004f14:	e010      	b.n	8004f38 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10b      	bne.n	8004f36 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f1e:	2300      	movs	r3, #0
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	e000      	b.n	8004f38 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004f36:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f48:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3730      	adds	r7, #48	; 0x30
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b088      	sub	sp, #32
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	603b      	str	r3, [r7, #0]
 8004f60:	4613      	mov	r3, r2
 8004f62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f64:	f7fd fb54 	bl	8002610 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f6c:	1a9b      	subs	r3, r3, r2
 8004f6e:	683a      	ldr	r2, [r7, #0]
 8004f70:	4413      	add	r3, r2
 8004f72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f74:	f7fd fb4c 	bl	8002610 <HAL_GetTick>
 8004f78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f7a:	4b39      	ldr	r3, [pc, #228]	; (8005060 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	015b      	lsls	r3, r3, #5
 8004f80:	0d1b      	lsrs	r3, r3, #20
 8004f82:	69fa      	ldr	r2, [r7, #28]
 8004f84:	fb02 f303 	mul.w	r3, r2, r3
 8004f88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f8a:	e054      	b.n	8005036 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f92:	d050      	beq.n	8005036 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f94:	f7fd fb3c 	bl	8002610 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	69fa      	ldr	r2, [r7, #28]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d902      	bls.n	8004faa <SPI_WaitFlagStateUntilTimeout+0x56>
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d13d      	bne.n	8005026 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004fb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fc2:	d111      	bne.n	8004fe8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fcc:	d004      	beq.n	8004fd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fd6:	d107      	bne.n	8004fe8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fe6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ff0:	d10f      	bne.n	8005012 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005000:	601a      	str	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005010:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2200      	movs	r2, #0
 800501e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e017      	b.n	8005056 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d101      	bne.n	8005030 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800502c:	2300      	movs	r3, #0
 800502e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	3b01      	subs	r3, #1
 8005034:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	4013      	ands	r3, r2
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	429a      	cmp	r2, r3
 8005044:	bf0c      	ite	eq
 8005046:	2301      	moveq	r3, #1
 8005048:	2300      	movne	r3, #0
 800504a:	b2db      	uxtb	r3, r3
 800504c:	461a      	mov	r2, r3
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	429a      	cmp	r2, r3
 8005052:	d19b      	bne.n	8004f8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005054:	2300      	movs	r3, #0
}
 8005056:	4618      	mov	r0, r3
 8005058:	3720      	adds	r7, #32
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	20000000 	.word	0x20000000

08005064 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af02      	add	r7, sp, #8
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005078:	d111      	bne.n	800509e <SPI_EndRxTransaction+0x3a>
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005082:	d004      	beq.n	800508e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800508c:	d107      	bne.n	800509e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800509c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050a6:	d12a      	bne.n	80050fe <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050b0:	d012      	beq.n	80050d8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	2200      	movs	r2, #0
 80050ba:	2180      	movs	r1, #128	; 0x80
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f7ff ff49 	bl	8004f54 <SPI_WaitFlagStateUntilTimeout>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d02d      	beq.n	8005124 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050cc:	f043 0220 	orr.w	r2, r3, #32
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e026      	b.n	8005126 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2200      	movs	r2, #0
 80050e0:	2101      	movs	r1, #1
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f7ff ff36 	bl	8004f54 <SPI_WaitFlagStateUntilTimeout>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d01a      	beq.n	8005124 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f2:	f043 0220 	orr.w	r2, r3, #32
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e013      	b.n	8005126 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	2200      	movs	r2, #0
 8005106:	2101      	movs	r1, #1
 8005108:	68f8      	ldr	r0, [r7, #12]
 800510a:	f7ff ff23 	bl	8004f54 <SPI_WaitFlagStateUntilTimeout>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d007      	beq.n	8005124 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005118:	f043 0220 	orr.w	r2, r3, #32
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e000      	b.n	8005126 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
	...

08005130 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b088      	sub	sp, #32
 8005134:	af02      	add	r7, sp, #8
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800513c:	4b1b      	ldr	r3, [pc, #108]	; (80051ac <SPI_EndRxTxTransaction+0x7c>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a1b      	ldr	r2, [pc, #108]	; (80051b0 <SPI_EndRxTxTransaction+0x80>)
 8005142:	fba2 2303 	umull	r2, r3, r2, r3
 8005146:	0d5b      	lsrs	r3, r3, #21
 8005148:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800514c:	fb02 f303 	mul.w	r3, r2, r3
 8005150:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800515a:	d112      	bne.n	8005182 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	9300      	str	r3, [sp, #0]
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	2200      	movs	r2, #0
 8005164:	2180      	movs	r1, #128	; 0x80
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f7ff fef4 	bl	8004f54 <SPI_WaitFlagStateUntilTimeout>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d016      	beq.n	80051a0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005176:	f043 0220 	orr.w	r2, r3, #32
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e00f      	b.n	80051a2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00a      	beq.n	800519e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	3b01      	subs	r3, #1
 800518c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005198:	2b80      	cmp	r3, #128	; 0x80
 800519a:	d0f2      	beq.n	8005182 <SPI_EndRxTxTransaction+0x52>
 800519c:	e000      	b.n	80051a0 <SPI_EndRxTxTransaction+0x70>
        break;
 800519e:	bf00      	nop
  }

  return HAL_OK;
 80051a0:	2300      	movs	r3, #0
}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3718      	adds	r7, #24
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	20000000 	.word	0x20000000
 80051b0:	165e9f81 	.word	0x165e9f81

080051b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e041      	b.n	800524a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d106      	bne.n	80051e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f839 	bl	8005252 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	3304      	adds	r3, #4
 80051f0:	4619      	mov	r1, r3
 80051f2:	4610      	mov	r0, r2
 80051f4:	f000 faea 	bl	80057cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
	...

08005268 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b01      	cmp	r3, #1
 800527a:	d001      	beq.n	8005280 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e04e      	b.n	800531e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2202      	movs	r2, #2
 8005284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68da      	ldr	r2, [r3, #12]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f042 0201 	orr.w	r2, r2, #1
 8005296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a23      	ldr	r2, [pc, #140]	; (800532c <HAL_TIM_Base_Start_IT+0xc4>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d022      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x80>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052aa:	d01d      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x80>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a1f      	ldr	r2, [pc, #124]	; (8005330 <HAL_TIM_Base_Start_IT+0xc8>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d018      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x80>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a1e      	ldr	r2, [pc, #120]	; (8005334 <HAL_TIM_Base_Start_IT+0xcc>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d013      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x80>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a1c      	ldr	r2, [pc, #112]	; (8005338 <HAL_TIM_Base_Start_IT+0xd0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00e      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x80>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a1b      	ldr	r2, [pc, #108]	; (800533c <HAL_TIM_Base_Start_IT+0xd4>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d009      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x80>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a19      	ldr	r2, [pc, #100]	; (8005340 <HAL_TIM_Base_Start_IT+0xd8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d004      	beq.n	80052e8 <HAL_TIM_Base_Start_IT+0x80>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a18      	ldr	r2, [pc, #96]	; (8005344 <HAL_TIM_Base_Start_IT+0xdc>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d111      	bne.n	800530c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f003 0307 	and.w	r3, r3, #7
 80052f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2b06      	cmp	r3, #6
 80052f8:	d010      	beq.n	800531c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 0201 	orr.w	r2, r2, #1
 8005308:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800530a:	e007      	b.n	800531c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f042 0201 	orr.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3714      	adds	r7, #20
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40010000 	.word	0x40010000
 8005330:	40000400 	.word	0x40000400
 8005334:	40000800 	.word	0x40000800
 8005338:	40000c00 	.word	0x40000c00
 800533c:	40010400 	.word	0x40010400
 8005340:	40014000 	.word	0x40014000
 8005344:	40001800 	.word	0x40001800

08005348 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d101      	bne.n	800535a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e041      	b.n	80053de <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b00      	cmp	r3, #0
 8005364:	d106      	bne.n	8005374 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7fc fe70 	bl	8002054 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2202      	movs	r2, #2
 8005378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3304      	adds	r3, #4
 8005384:	4619      	mov	r1, r3
 8005386:	4610      	mov	r0, r2
 8005388:	f000 fa20 	bl	80057cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2201      	movs	r2, #1
 80053b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3708      	adds	r7, #8
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053e6:	b580      	push	{r7, lr}
 80053e8:	b082      	sub	sp, #8
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	f003 0302 	and.w	r3, r3, #2
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d122      	bne.n	8005442 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b02      	cmp	r3, #2
 8005408:	d11b      	bne.n	8005442 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f06f 0202 	mvn.w	r2, #2
 8005412:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	f003 0303 	and.w	r3, r3, #3
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 f9b1 	bl	8005790 <HAL_TIM_IC_CaptureCallback>
 800542e:	e005      	b.n	800543c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 f9a3 	bl	800577c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 f9b4 	bl	80057a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	f003 0304 	and.w	r3, r3, #4
 800544c:	2b04      	cmp	r3, #4
 800544e:	d122      	bne.n	8005496 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	f003 0304 	and.w	r3, r3, #4
 800545a:	2b04      	cmp	r3, #4
 800545c:	d11b      	bne.n	8005496 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f06f 0204 	mvn.w	r2, #4
 8005466:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 f987 	bl	8005790 <HAL_TIM_IC_CaptureCallback>
 8005482:	e005      	b.n	8005490 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 f979 	bl	800577c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f98a 	bl	80057a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	f003 0308 	and.w	r3, r3, #8
 80054a0:	2b08      	cmp	r3, #8
 80054a2:	d122      	bne.n	80054ea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b08      	cmp	r3, #8
 80054b0:	d11b      	bne.n	80054ea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f06f 0208 	mvn.w	r2, #8
 80054ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2204      	movs	r2, #4
 80054c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	69db      	ldr	r3, [r3, #28]
 80054c8:	f003 0303 	and.w	r3, r3, #3
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 f95d 	bl	8005790 <HAL_TIM_IC_CaptureCallback>
 80054d6:	e005      	b.n	80054e4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f000 f94f 	bl	800577c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f960 	bl	80057a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	691b      	ldr	r3, [r3, #16]
 80054f0:	f003 0310 	and.w	r3, r3, #16
 80054f4:	2b10      	cmp	r3, #16
 80054f6:	d122      	bne.n	800553e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f003 0310 	and.w	r3, r3, #16
 8005502:	2b10      	cmp	r3, #16
 8005504:	d11b      	bne.n	800553e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f06f 0210 	mvn.w	r2, #16
 800550e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2208      	movs	r2, #8
 8005514:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005520:	2b00      	cmp	r3, #0
 8005522:	d003      	beq.n	800552c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 f933 	bl	8005790 <HAL_TIM_IC_CaptureCallback>
 800552a:	e005      	b.n	8005538 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f000 f925 	bl	800577c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 f936 	bl	80057a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	2b01      	cmp	r3, #1
 800554a:	d10e      	bne.n	800556a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f003 0301 	and.w	r3, r3, #1
 8005556:	2b01      	cmp	r3, #1
 8005558:	d107      	bne.n	800556a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f06f 0201 	mvn.w	r2, #1
 8005562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f7fc fb33 	bl	8001bd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005574:	2b80      	cmp	r3, #128	; 0x80
 8005576:	d10e      	bne.n	8005596 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005582:	2b80      	cmp	r3, #128	; 0x80
 8005584:	d107      	bne.n	8005596 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800558e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 fbf1 	bl	8005d78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a0:	2b40      	cmp	r3, #64	; 0x40
 80055a2:	d10e      	bne.n	80055c2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ae:	2b40      	cmp	r3, #64	; 0x40
 80055b0:	d107      	bne.n	80055c2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 f8fb 	bl	80057b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	f003 0320 	and.w	r3, r3, #32
 80055cc:	2b20      	cmp	r3, #32
 80055ce:	d10e      	bne.n	80055ee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	f003 0320 	and.w	r3, r3, #32
 80055da:	2b20      	cmp	r3, #32
 80055dc:	d107      	bne.n	80055ee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f06f 0220 	mvn.w	r2, #32
 80055e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fbbb 	bl	8005d64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055ee:	bf00      	nop
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
	...

080055f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b086      	sub	sp, #24
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005604:	2300      	movs	r3, #0
 8005606:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800560e:	2b01      	cmp	r3, #1
 8005610:	d101      	bne.n	8005616 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005612:	2302      	movs	r3, #2
 8005614:	e0ae      	b.n	8005774 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2b0c      	cmp	r3, #12
 8005622:	f200 809f 	bhi.w	8005764 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005626:	a201      	add	r2, pc, #4	; (adr r2, 800562c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800562c:	08005661 	.word	0x08005661
 8005630:	08005765 	.word	0x08005765
 8005634:	08005765 	.word	0x08005765
 8005638:	08005765 	.word	0x08005765
 800563c:	080056a1 	.word	0x080056a1
 8005640:	08005765 	.word	0x08005765
 8005644:	08005765 	.word	0x08005765
 8005648:	08005765 	.word	0x08005765
 800564c:	080056e3 	.word	0x080056e3
 8005650:	08005765 	.word	0x08005765
 8005654:	08005765 	.word	0x08005765
 8005658:	08005765 	.word	0x08005765
 800565c:	08005723 	.word	0x08005723
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68b9      	ldr	r1, [r7, #8]
 8005666:	4618      	mov	r0, r3
 8005668:	f000 f950 	bl	800590c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699a      	ldr	r2, [r3, #24]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f042 0208 	orr.w	r2, r2, #8
 800567a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	699a      	ldr	r2, [r3, #24]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f022 0204 	bic.w	r2, r2, #4
 800568a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6999      	ldr	r1, [r3, #24]
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	691a      	ldr	r2, [r3, #16]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	430a      	orrs	r2, r1
 800569c:	619a      	str	r2, [r3, #24]
      break;
 800569e:	e064      	b.n	800576a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68b9      	ldr	r1, [r7, #8]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 f9a0 	bl	80059ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	699a      	ldr	r2, [r3, #24]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	699a      	ldr	r2, [r3, #24]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	6999      	ldr	r1, [r3, #24]
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	021a      	lsls	r2, r3, #8
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	430a      	orrs	r2, r1
 80056de:	619a      	str	r2, [r3, #24]
      break;
 80056e0:	e043      	b.n	800576a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	68b9      	ldr	r1, [r7, #8]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f000 f9f5 	bl	8005ad8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	69da      	ldr	r2, [r3, #28]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f042 0208 	orr.w	r2, r2, #8
 80056fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69da      	ldr	r2, [r3, #28]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0204 	bic.w	r2, r2, #4
 800570c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	69d9      	ldr	r1, [r3, #28]
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	691a      	ldr	r2, [r3, #16]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	61da      	str	r2, [r3, #28]
      break;
 8005720:	e023      	b.n	800576a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68b9      	ldr	r1, [r7, #8]
 8005728:	4618      	mov	r0, r3
 800572a:	f000 fa49 	bl	8005bc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	69da      	ldr	r2, [r3, #28]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800573c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	69da      	ldr	r2, [r3, #28]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800574c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	69d9      	ldr	r1, [r3, #28]
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	021a      	lsls	r2, r3, #8
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	430a      	orrs	r2, r1
 8005760:	61da      	str	r2, [r3, #28]
      break;
 8005762:	e002      	b.n	800576a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	75fb      	strb	r3, [r7, #23]
      break;
 8005768:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005772:	7dfb      	ldrb	r3, [r7, #23]
}
 8005774:	4618      	mov	r0, r3
 8005776:	3718      	adds	r7, #24
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005784:	bf00      	nop
 8005786:	370c      	adds	r7, #12
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005790:	b480      	push	{r7}
 8005792:	b083      	sub	sp, #12
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005798:	bf00      	nop
 800579a:	370c      	adds	r7, #12
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr

080057a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057ac:	bf00      	nop
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a40      	ldr	r2, [pc, #256]	; (80058e0 <TIM_Base_SetConfig+0x114>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d013      	beq.n	800580c <TIM_Base_SetConfig+0x40>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ea:	d00f      	beq.n	800580c <TIM_Base_SetConfig+0x40>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a3d      	ldr	r2, [pc, #244]	; (80058e4 <TIM_Base_SetConfig+0x118>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d00b      	beq.n	800580c <TIM_Base_SetConfig+0x40>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a3c      	ldr	r2, [pc, #240]	; (80058e8 <TIM_Base_SetConfig+0x11c>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d007      	beq.n	800580c <TIM_Base_SetConfig+0x40>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a3b      	ldr	r2, [pc, #236]	; (80058ec <TIM_Base_SetConfig+0x120>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d003      	beq.n	800580c <TIM_Base_SetConfig+0x40>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a3a      	ldr	r2, [pc, #232]	; (80058f0 <TIM_Base_SetConfig+0x124>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d108      	bne.n	800581e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005812:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	4313      	orrs	r3, r2
 800581c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a2f      	ldr	r2, [pc, #188]	; (80058e0 <TIM_Base_SetConfig+0x114>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d02b      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800582c:	d027      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a2c      	ldr	r2, [pc, #176]	; (80058e4 <TIM_Base_SetConfig+0x118>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d023      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a2b      	ldr	r2, [pc, #172]	; (80058e8 <TIM_Base_SetConfig+0x11c>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d01f      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a2a      	ldr	r2, [pc, #168]	; (80058ec <TIM_Base_SetConfig+0x120>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d01b      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a29      	ldr	r2, [pc, #164]	; (80058f0 <TIM_Base_SetConfig+0x124>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d017      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a28      	ldr	r2, [pc, #160]	; (80058f4 <TIM_Base_SetConfig+0x128>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d013      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a27      	ldr	r2, [pc, #156]	; (80058f8 <TIM_Base_SetConfig+0x12c>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d00f      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a26      	ldr	r2, [pc, #152]	; (80058fc <TIM_Base_SetConfig+0x130>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d00b      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a25      	ldr	r2, [pc, #148]	; (8005900 <TIM_Base_SetConfig+0x134>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d007      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a24      	ldr	r2, [pc, #144]	; (8005904 <TIM_Base_SetConfig+0x138>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d003      	beq.n	800587e <TIM_Base_SetConfig+0xb2>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a23      	ldr	r2, [pc, #140]	; (8005908 <TIM_Base_SetConfig+0x13c>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d108      	bne.n	8005890 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	4313      	orrs	r3, r2
 800588e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	4313      	orrs	r3, r2
 800589c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	689a      	ldr	r2, [r3, #8]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a0a      	ldr	r2, [pc, #40]	; (80058e0 <TIM_Base_SetConfig+0x114>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d003      	beq.n	80058c4 <TIM_Base_SetConfig+0xf8>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a0c      	ldr	r2, [pc, #48]	; (80058f0 <TIM_Base_SetConfig+0x124>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d103      	bne.n	80058cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	691a      	ldr	r2, [r3, #16]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	615a      	str	r2, [r3, #20]
}
 80058d2:	bf00      	nop
 80058d4:	3714      	adds	r7, #20
 80058d6:	46bd      	mov	sp, r7
 80058d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	40010000 	.word	0x40010000
 80058e4:	40000400 	.word	0x40000400
 80058e8:	40000800 	.word	0x40000800
 80058ec:	40000c00 	.word	0x40000c00
 80058f0:	40010400 	.word	0x40010400
 80058f4:	40014000 	.word	0x40014000
 80058f8:	40014400 	.word	0x40014400
 80058fc:	40014800 	.word	0x40014800
 8005900:	40001800 	.word	0x40001800
 8005904:	40001c00 	.word	0x40001c00
 8005908:	40002000 	.word	0x40002000

0800590c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800590c:	b480      	push	{r7}
 800590e:	b087      	sub	sp, #28
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	f023 0201 	bic.w	r2, r3, #1
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800593a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0303 	bic.w	r3, r3, #3
 8005942:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	4313      	orrs	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f023 0302 	bic.w	r3, r3, #2
 8005954:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	4313      	orrs	r3, r2
 800595e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a20      	ldr	r2, [pc, #128]	; (80059e4 <TIM_OC1_SetConfig+0xd8>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_OC1_SetConfig+0x64>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a1f      	ldr	r2, [pc, #124]	; (80059e8 <TIM_OC1_SetConfig+0xdc>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d10c      	bne.n	800598a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f023 0308 	bic.w	r3, r3, #8
 8005976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	4313      	orrs	r3, r2
 8005980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f023 0304 	bic.w	r3, r3, #4
 8005988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a15      	ldr	r2, [pc, #84]	; (80059e4 <TIM_OC1_SetConfig+0xd8>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d003      	beq.n	800599a <TIM_OC1_SetConfig+0x8e>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a14      	ldr	r2, [pc, #80]	; (80059e8 <TIM_OC1_SetConfig+0xdc>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d111      	bne.n	80059be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	699b      	ldr	r3, [r3, #24]
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685a      	ldr	r2, [r3, #4]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	621a      	str	r2, [r3, #32]
}
 80059d8:	bf00      	nop
 80059da:	371c      	adds	r7, #28
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr
 80059e4:	40010000 	.word	0x40010000
 80059e8:	40010400 	.word	0x40010400

080059ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	f023 0210 	bic.w	r2, r3, #16
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	699b      	ldr	r3, [r3, #24]
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	021b      	lsls	r3, r3, #8
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	f023 0320 	bic.w	r3, r3, #32
 8005a36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	011b      	lsls	r3, r3, #4
 8005a3e:	697a      	ldr	r2, [r7, #20]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a22      	ldr	r2, [pc, #136]	; (8005ad0 <TIM_OC2_SetConfig+0xe4>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d003      	beq.n	8005a54 <TIM_OC2_SetConfig+0x68>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a21      	ldr	r2, [pc, #132]	; (8005ad4 <TIM_OC2_SetConfig+0xe8>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d10d      	bne.n	8005a70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	011b      	lsls	r3, r3, #4
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a17      	ldr	r2, [pc, #92]	; (8005ad0 <TIM_OC2_SetConfig+0xe4>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d003      	beq.n	8005a80 <TIM_OC2_SetConfig+0x94>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a16      	ldr	r2, [pc, #88]	; (8005ad4 <TIM_OC2_SetConfig+0xe8>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d113      	bne.n	8005aa8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	621a      	str	r2, [r3, #32]
}
 8005ac2:	bf00      	nop
 8005ac4:	371c      	adds	r7, #28
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	40010000 	.word	0x40010000
 8005ad4:	40010400 	.word	0x40010400

08005ad8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b087      	sub	sp, #28
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f023 0303 	bic.w	r3, r3, #3
 8005b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	021b      	lsls	r3, r3, #8
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4a21      	ldr	r2, [pc, #132]	; (8005bb8 <TIM_OC3_SetConfig+0xe0>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d003      	beq.n	8005b3e <TIM_OC3_SetConfig+0x66>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	4a20      	ldr	r2, [pc, #128]	; (8005bbc <TIM_OC3_SetConfig+0xe4>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d10d      	bne.n	8005b5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	021b      	lsls	r3, r3, #8
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a16      	ldr	r2, [pc, #88]	; (8005bb8 <TIM_OC3_SetConfig+0xe0>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d003      	beq.n	8005b6a <TIM_OC3_SetConfig+0x92>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a15      	ldr	r2, [pc, #84]	; (8005bbc <TIM_OC3_SetConfig+0xe4>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d113      	bne.n	8005b92 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b72:	693b      	ldr	r3, [r7, #16]
 8005b74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	011b      	lsls	r3, r3, #4
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	011b      	lsls	r3, r3, #4
 8005b8c:	693a      	ldr	r2, [r7, #16]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	621a      	str	r2, [r3, #32]
}
 8005bac:	bf00      	nop
 8005bae:	371c      	adds	r7, #28
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr
 8005bb8:	40010000 	.word	0x40010000
 8005bbc:	40010400 	.word	0x40010400

08005bc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b087      	sub	sp, #28
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	69db      	ldr	r3, [r3, #28]
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	021b      	lsls	r3, r3, #8
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4313      	orrs	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	031b      	lsls	r3, r3, #12
 8005c12:	693a      	ldr	r2, [r7, #16]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a12      	ldr	r2, [pc, #72]	; (8005c64 <TIM_OC4_SetConfig+0xa4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d003      	beq.n	8005c28 <TIM_OC4_SetConfig+0x68>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a11      	ldr	r2, [pc, #68]	; (8005c68 <TIM_OC4_SetConfig+0xa8>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d109      	bne.n	8005c3c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	019b      	lsls	r3, r3, #6
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	693a      	ldr	r2, [r7, #16]
 8005c54:	621a      	str	r2, [r3, #32]
}
 8005c56:	bf00      	nop
 8005c58:	371c      	adds	r7, #28
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c60:	4770      	bx	lr
 8005c62:	bf00      	nop
 8005c64:	40010000 	.word	0x40010000
 8005c68:	40010400 	.word	0x40010400

08005c6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e05a      	b.n	8005d3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2202      	movs	r2, #2
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005caa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68fa      	ldr	r2, [r7, #12]
 8005cbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a21      	ldr	r2, [pc, #132]	; (8005d48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d022      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cd0:	d01d      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1d      	ldr	r2, [pc, #116]	; (8005d4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d018      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a1b      	ldr	r2, [pc, #108]	; (8005d50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d013      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a1a      	ldr	r2, [pc, #104]	; (8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d00e      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a18      	ldr	r2, [pc, #96]	; (8005d58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d009      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a17      	ldr	r2, [pc, #92]	; (8005d5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d004      	beq.n	8005d0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a15      	ldr	r2, [pc, #84]	; (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d10c      	bne.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68ba      	ldr	r2, [r7, #8]
 8005d26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	40010000 	.word	0x40010000
 8005d4c:	40000400 	.word	0x40000400
 8005d50:	40000800 	.word	0x40000800
 8005d54:	40000c00 	.word	0x40000c00
 8005d58:	40010400 	.word	0x40010400
 8005d5c:	40014000 	.word	0x40014000
 8005d60:	40001800 	.word	0x40001800

08005d64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d101      	bne.n	8005d9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e03f      	b.n	8005e1e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d106      	bne.n	8005db8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7fc f9a6 	bl	8002104 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2224      	movs	r2, #36	; 0x24
 8005dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68da      	ldr	r2, [r3, #12]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f000 f929 	bl	8006028 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	691a      	ldr	r2, [r3, #16]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005de4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	695a      	ldr	r2, [r3, #20]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005df4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68da      	ldr	r2, [r3, #12]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2220      	movs	r2, #32
 8005e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2220      	movs	r2, #32
 8005e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3708      	adds	r7, #8
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}

08005e26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b08a      	sub	sp, #40	; 0x28
 8005e2a:	af02      	add	r7, sp, #8
 8005e2c:	60f8      	str	r0, [r7, #12]
 8005e2e:	60b9      	str	r1, [r7, #8]
 8005e30:	603b      	str	r3, [r7, #0]
 8005e32:	4613      	mov	r3, r2
 8005e34:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e36:	2300      	movs	r3, #0
 8005e38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b20      	cmp	r3, #32
 8005e44:	d17c      	bne.n	8005f40 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d002      	beq.n	8005e52 <HAL_UART_Transmit+0x2c>
 8005e4c:	88fb      	ldrh	r3, [r7, #6]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e075      	b.n	8005f42 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d101      	bne.n	8005e64 <HAL_UART_Transmit+0x3e>
 8005e60:	2302      	movs	r3, #2
 8005e62:	e06e      	b.n	8005f42 <HAL_UART_Transmit+0x11c>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2221      	movs	r2, #33	; 0x21
 8005e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e7a:	f7fc fbc9 	bl	8002610 <HAL_GetTick>
 8005e7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	88fa      	ldrh	r2, [r7, #6]
 8005e84:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	88fa      	ldrh	r2, [r7, #6]
 8005e8a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e94:	d108      	bne.n	8005ea8 <HAL_UART_Transmit+0x82>
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d104      	bne.n	8005ea8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	61bb      	str	r3, [r7, #24]
 8005ea6:	e003      	b.n	8005eb0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005eac:	2300      	movs	r3, #0
 8005eae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005eb8:	e02a      	b.n	8005f10 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	9300      	str	r3, [sp, #0]
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	2180      	movs	r1, #128	; 0x80
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 f840 	bl	8005f4a <UART_WaitOnFlagUntilTimeout>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e036      	b.n	8005f42 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10b      	bne.n	8005ef2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	881b      	ldrh	r3, [r3, #0]
 8005ede:	461a      	mov	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ee8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	3302      	adds	r3, #2
 8005eee:	61bb      	str	r3, [r7, #24]
 8005ef0:	e007      	b.n	8005f02 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	781a      	ldrb	r2, [r3, #0]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	3301      	adds	r3, #1
 8005f00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	3b01      	subs	r3, #1
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1cf      	bne.n	8005eba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	2200      	movs	r2, #0
 8005f22:	2140      	movs	r1, #64	; 0x40
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 f810 	bl	8005f4a <UART_WaitOnFlagUntilTimeout>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d001      	beq.n	8005f34 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005f30:	2303      	movs	r3, #3
 8005f32:	e006      	b.n	8005f42 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2220      	movs	r2, #32
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	e000      	b.n	8005f42 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005f40:	2302      	movs	r3, #2
  }
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3720      	adds	r7, #32
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b090      	sub	sp, #64	; 0x40
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	60f8      	str	r0, [r7, #12]
 8005f52:	60b9      	str	r1, [r7, #8]
 8005f54:	603b      	str	r3, [r7, #0]
 8005f56:	4613      	mov	r3, r2
 8005f58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f5a:	e050      	b.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f62:	d04c      	beq.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d007      	beq.n	8005f7a <UART_WaitOnFlagUntilTimeout+0x30>
 8005f6a:	f7fc fb51 	bl	8002610 <HAL_GetTick>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	1ad3      	subs	r3, r2, r3
 8005f74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d241      	bcs.n	8005ffe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	330c      	adds	r3, #12
 8005f80:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	330c      	adds	r3, #12
 8005f98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f9a:	637a      	str	r2, [r7, #52]	; 0x34
 8005f9c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005fa0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1e5      	bne.n	8005f7a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	3314      	adds	r3, #20
 8005fb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	e853 3f00 	ldrex	r3, [r3]
 8005fbc:	613b      	str	r3, [r7, #16]
   return(result);
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	f023 0301 	bic.w	r3, r3, #1
 8005fc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	3314      	adds	r3, #20
 8005fcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fce:	623a      	str	r2, [r7, #32]
 8005fd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd2:	69f9      	ldr	r1, [r7, #28]
 8005fd4:	6a3a      	ldr	r2, [r7, #32]
 8005fd6:	e841 2300 	strex	r3, r2, [r1]
 8005fda:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1e5      	bne.n	8005fae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2220      	movs	r2, #32
 8005fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e00f      	b.n	800601e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	4013      	ands	r3, r2
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	429a      	cmp	r2, r3
 800600c:	bf0c      	ite	eq
 800600e:	2301      	moveq	r3, #1
 8006010:	2300      	movne	r3, #0
 8006012:	b2db      	uxtb	r3, r3
 8006014:	461a      	mov	r2, r3
 8006016:	79fb      	ldrb	r3, [r7, #7]
 8006018:	429a      	cmp	r2, r3
 800601a:	d09f      	beq.n	8005f5c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3740      	adds	r7, #64	; 0x40
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
	...

08006028 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800602c:	b09f      	sub	sp, #124	; 0x7c
 800602e:	af00      	add	r7, sp, #0
 8006030:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800603c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800603e:	68d9      	ldr	r1, [r3, #12]
 8006040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	ea40 0301 	orr.w	r3, r0, r1
 8006048:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800604a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800604c:	689a      	ldr	r2, [r3, #8]
 800604e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	431a      	orrs	r2, r3
 8006054:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006056:	695b      	ldr	r3, [r3, #20]
 8006058:	431a      	orrs	r2, r3
 800605a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	4313      	orrs	r3, r2
 8006060:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800606c:	f021 010c 	bic.w	r1, r1, #12
 8006070:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006076:	430b      	orrs	r3, r1
 8006078:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800607a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006084:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006086:	6999      	ldr	r1, [r3, #24]
 8006088:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	ea40 0301 	orr.w	r3, r0, r1
 8006090:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006092:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	4bc5      	ldr	r3, [pc, #788]	; (80063ac <UART_SetConfig+0x384>)
 8006098:	429a      	cmp	r2, r3
 800609a:	d004      	beq.n	80060a6 <UART_SetConfig+0x7e>
 800609c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	4bc3      	ldr	r3, [pc, #780]	; (80063b0 <UART_SetConfig+0x388>)
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d103      	bne.n	80060ae <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80060a6:	f7fd fe1b 	bl	8003ce0 <HAL_RCC_GetPCLK2Freq>
 80060aa:	6778      	str	r0, [r7, #116]	; 0x74
 80060ac:	e002      	b.n	80060b4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80060ae:	f7fd fe03 	bl	8003cb8 <HAL_RCC_GetPCLK1Freq>
 80060b2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060b6:	69db      	ldr	r3, [r3, #28]
 80060b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060bc:	f040 80b6 	bne.w	800622c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80060c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060c2:	461c      	mov	r4, r3
 80060c4:	f04f 0500 	mov.w	r5, #0
 80060c8:	4622      	mov	r2, r4
 80060ca:	462b      	mov	r3, r5
 80060cc:	1891      	adds	r1, r2, r2
 80060ce:	6439      	str	r1, [r7, #64]	; 0x40
 80060d0:	415b      	adcs	r3, r3
 80060d2:	647b      	str	r3, [r7, #68]	; 0x44
 80060d4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80060d8:	1912      	adds	r2, r2, r4
 80060da:	eb45 0303 	adc.w	r3, r5, r3
 80060de:	f04f 0000 	mov.w	r0, #0
 80060e2:	f04f 0100 	mov.w	r1, #0
 80060e6:	00d9      	lsls	r1, r3, #3
 80060e8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80060ec:	00d0      	lsls	r0, r2, #3
 80060ee:	4602      	mov	r2, r0
 80060f0:	460b      	mov	r3, r1
 80060f2:	1911      	adds	r1, r2, r4
 80060f4:	6639      	str	r1, [r7, #96]	; 0x60
 80060f6:	416b      	adcs	r3, r5
 80060f8:	667b      	str	r3, [r7, #100]	; 0x64
 80060fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	461a      	mov	r2, r3
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	1891      	adds	r1, r2, r2
 8006106:	63b9      	str	r1, [r7, #56]	; 0x38
 8006108:	415b      	adcs	r3, r3
 800610a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800610c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006110:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006114:	f7fa fdc8 	bl	8000ca8 <__aeabi_uldivmod>
 8006118:	4602      	mov	r2, r0
 800611a:	460b      	mov	r3, r1
 800611c:	4ba5      	ldr	r3, [pc, #660]	; (80063b4 <UART_SetConfig+0x38c>)
 800611e:	fba3 2302 	umull	r2, r3, r3, r2
 8006122:	095b      	lsrs	r3, r3, #5
 8006124:	011e      	lsls	r6, r3, #4
 8006126:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006128:	461c      	mov	r4, r3
 800612a:	f04f 0500 	mov.w	r5, #0
 800612e:	4622      	mov	r2, r4
 8006130:	462b      	mov	r3, r5
 8006132:	1891      	adds	r1, r2, r2
 8006134:	6339      	str	r1, [r7, #48]	; 0x30
 8006136:	415b      	adcs	r3, r3
 8006138:	637b      	str	r3, [r7, #52]	; 0x34
 800613a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800613e:	1912      	adds	r2, r2, r4
 8006140:	eb45 0303 	adc.w	r3, r5, r3
 8006144:	f04f 0000 	mov.w	r0, #0
 8006148:	f04f 0100 	mov.w	r1, #0
 800614c:	00d9      	lsls	r1, r3, #3
 800614e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006152:	00d0      	lsls	r0, r2, #3
 8006154:	4602      	mov	r2, r0
 8006156:	460b      	mov	r3, r1
 8006158:	1911      	adds	r1, r2, r4
 800615a:	65b9      	str	r1, [r7, #88]	; 0x58
 800615c:	416b      	adcs	r3, r5
 800615e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	461a      	mov	r2, r3
 8006166:	f04f 0300 	mov.w	r3, #0
 800616a:	1891      	adds	r1, r2, r2
 800616c:	62b9      	str	r1, [r7, #40]	; 0x28
 800616e:	415b      	adcs	r3, r3
 8006170:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006172:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006176:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800617a:	f7fa fd95 	bl	8000ca8 <__aeabi_uldivmod>
 800617e:	4602      	mov	r2, r0
 8006180:	460b      	mov	r3, r1
 8006182:	4b8c      	ldr	r3, [pc, #560]	; (80063b4 <UART_SetConfig+0x38c>)
 8006184:	fba3 1302 	umull	r1, r3, r3, r2
 8006188:	095b      	lsrs	r3, r3, #5
 800618a:	2164      	movs	r1, #100	; 0x64
 800618c:	fb01 f303 	mul.w	r3, r1, r3
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	00db      	lsls	r3, r3, #3
 8006194:	3332      	adds	r3, #50	; 0x32
 8006196:	4a87      	ldr	r2, [pc, #540]	; (80063b4 <UART_SetConfig+0x38c>)
 8006198:	fba2 2303 	umull	r2, r3, r2, r3
 800619c:	095b      	lsrs	r3, r3, #5
 800619e:	005b      	lsls	r3, r3, #1
 80061a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80061a4:	441e      	add	r6, r3
 80061a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061a8:	4618      	mov	r0, r3
 80061aa:	f04f 0100 	mov.w	r1, #0
 80061ae:	4602      	mov	r2, r0
 80061b0:	460b      	mov	r3, r1
 80061b2:	1894      	adds	r4, r2, r2
 80061b4:	623c      	str	r4, [r7, #32]
 80061b6:	415b      	adcs	r3, r3
 80061b8:	627b      	str	r3, [r7, #36]	; 0x24
 80061ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061be:	1812      	adds	r2, r2, r0
 80061c0:	eb41 0303 	adc.w	r3, r1, r3
 80061c4:	f04f 0400 	mov.w	r4, #0
 80061c8:	f04f 0500 	mov.w	r5, #0
 80061cc:	00dd      	lsls	r5, r3, #3
 80061ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80061d2:	00d4      	lsls	r4, r2, #3
 80061d4:	4622      	mov	r2, r4
 80061d6:	462b      	mov	r3, r5
 80061d8:	1814      	adds	r4, r2, r0
 80061da:	653c      	str	r4, [r7, #80]	; 0x50
 80061dc:	414b      	adcs	r3, r1
 80061de:	657b      	str	r3, [r7, #84]	; 0x54
 80061e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	461a      	mov	r2, r3
 80061e6:	f04f 0300 	mov.w	r3, #0
 80061ea:	1891      	adds	r1, r2, r2
 80061ec:	61b9      	str	r1, [r7, #24]
 80061ee:	415b      	adcs	r3, r3
 80061f0:	61fb      	str	r3, [r7, #28]
 80061f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061f6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80061fa:	f7fa fd55 	bl	8000ca8 <__aeabi_uldivmod>
 80061fe:	4602      	mov	r2, r0
 8006200:	460b      	mov	r3, r1
 8006202:	4b6c      	ldr	r3, [pc, #432]	; (80063b4 <UART_SetConfig+0x38c>)
 8006204:	fba3 1302 	umull	r1, r3, r3, r2
 8006208:	095b      	lsrs	r3, r3, #5
 800620a:	2164      	movs	r1, #100	; 0x64
 800620c:	fb01 f303 	mul.w	r3, r1, r3
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	00db      	lsls	r3, r3, #3
 8006214:	3332      	adds	r3, #50	; 0x32
 8006216:	4a67      	ldr	r2, [pc, #412]	; (80063b4 <UART_SetConfig+0x38c>)
 8006218:	fba2 2303 	umull	r2, r3, r2, r3
 800621c:	095b      	lsrs	r3, r3, #5
 800621e:	f003 0207 	and.w	r2, r3, #7
 8006222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4432      	add	r2, r6
 8006228:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800622a:	e0b9      	b.n	80063a0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800622c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800622e:	461c      	mov	r4, r3
 8006230:	f04f 0500 	mov.w	r5, #0
 8006234:	4622      	mov	r2, r4
 8006236:	462b      	mov	r3, r5
 8006238:	1891      	adds	r1, r2, r2
 800623a:	6139      	str	r1, [r7, #16]
 800623c:	415b      	adcs	r3, r3
 800623e:	617b      	str	r3, [r7, #20]
 8006240:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006244:	1912      	adds	r2, r2, r4
 8006246:	eb45 0303 	adc.w	r3, r5, r3
 800624a:	f04f 0000 	mov.w	r0, #0
 800624e:	f04f 0100 	mov.w	r1, #0
 8006252:	00d9      	lsls	r1, r3, #3
 8006254:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006258:	00d0      	lsls	r0, r2, #3
 800625a:	4602      	mov	r2, r0
 800625c:	460b      	mov	r3, r1
 800625e:	eb12 0804 	adds.w	r8, r2, r4
 8006262:	eb43 0905 	adc.w	r9, r3, r5
 8006266:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	4618      	mov	r0, r3
 800626c:	f04f 0100 	mov.w	r1, #0
 8006270:	f04f 0200 	mov.w	r2, #0
 8006274:	f04f 0300 	mov.w	r3, #0
 8006278:	008b      	lsls	r3, r1, #2
 800627a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800627e:	0082      	lsls	r2, r0, #2
 8006280:	4640      	mov	r0, r8
 8006282:	4649      	mov	r1, r9
 8006284:	f7fa fd10 	bl	8000ca8 <__aeabi_uldivmod>
 8006288:	4602      	mov	r2, r0
 800628a:	460b      	mov	r3, r1
 800628c:	4b49      	ldr	r3, [pc, #292]	; (80063b4 <UART_SetConfig+0x38c>)
 800628e:	fba3 2302 	umull	r2, r3, r3, r2
 8006292:	095b      	lsrs	r3, r3, #5
 8006294:	011e      	lsls	r6, r3, #4
 8006296:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006298:	4618      	mov	r0, r3
 800629a:	f04f 0100 	mov.w	r1, #0
 800629e:	4602      	mov	r2, r0
 80062a0:	460b      	mov	r3, r1
 80062a2:	1894      	adds	r4, r2, r2
 80062a4:	60bc      	str	r4, [r7, #8]
 80062a6:	415b      	adcs	r3, r3
 80062a8:	60fb      	str	r3, [r7, #12]
 80062aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062ae:	1812      	adds	r2, r2, r0
 80062b0:	eb41 0303 	adc.w	r3, r1, r3
 80062b4:	f04f 0400 	mov.w	r4, #0
 80062b8:	f04f 0500 	mov.w	r5, #0
 80062bc:	00dd      	lsls	r5, r3, #3
 80062be:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80062c2:	00d4      	lsls	r4, r2, #3
 80062c4:	4622      	mov	r2, r4
 80062c6:	462b      	mov	r3, r5
 80062c8:	1814      	adds	r4, r2, r0
 80062ca:	64bc      	str	r4, [r7, #72]	; 0x48
 80062cc:	414b      	adcs	r3, r1
 80062ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80062d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	4618      	mov	r0, r3
 80062d6:	f04f 0100 	mov.w	r1, #0
 80062da:	f04f 0200 	mov.w	r2, #0
 80062de:	f04f 0300 	mov.w	r3, #0
 80062e2:	008b      	lsls	r3, r1, #2
 80062e4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80062e8:	0082      	lsls	r2, r0, #2
 80062ea:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80062ee:	f7fa fcdb 	bl	8000ca8 <__aeabi_uldivmod>
 80062f2:	4602      	mov	r2, r0
 80062f4:	460b      	mov	r3, r1
 80062f6:	4b2f      	ldr	r3, [pc, #188]	; (80063b4 <UART_SetConfig+0x38c>)
 80062f8:	fba3 1302 	umull	r1, r3, r3, r2
 80062fc:	095b      	lsrs	r3, r3, #5
 80062fe:	2164      	movs	r1, #100	; 0x64
 8006300:	fb01 f303 	mul.w	r3, r1, r3
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	011b      	lsls	r3, r3, #4
 8006308:	3332      	adds	r3, #50	; 0x32
 800630a:	4a2a      	ldr	r2, [pc, #168]	; (80063b4 <UART_SetConfig+0x38c>)
 800630c:	fba2 2303 	umull	r2, r3, r2, r3
 8006310:	095b      	lsrs	r3, r3, #5
 8006312:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006316:	441e      	add	r6, r3
 8006318:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800631a:	4618      	mov	r0, r3
 800631c:	f04f 0100 	mov.w	r1, #0
 8006320:	4602      	mov	r2, r0
 8006322:	460b      	mov	r3, r1
 8006324:	1894      	adds	r4, r2, r2
 8006326:	603c      	str	r4, [r7, #0]
 8006328:	415b      	adcs	r3, r3
 800632a:	607b      	str	r3, [r7, #4]
 800632c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006330:	1812      	adds	r2, r2, r0
 8006332:	eb41 0303 	adc.w	r3, r1, r3
 8006336:	f04f 0400 	mov.w	r4, #0
 800633a:	f04f 0500 	mov.w	r5, #0
 800633e:	00dd      	lsls	r5, r3, #3
 8006340:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006344:	00d4      	lsls	r4, r2, #3
 8006346:	4622      	mov	r2, r4
 8006348:	462b      	mov	r3, r5
 800634a:	eb12 0a00 	adds.w	sl, r2, r0
 800634e:	eb43 0b01 	adc.w	fp, r3, r1
 8006352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	4618      	mov	r0, r3
 8006358:	f04f 0100 	mov.w	r1, #0
 800635c:	f04f 0200 	mov.w	r2, #0
 8006360:	f04f 0300 	mov.w	r3, #0
 8006364:	008b      	lsls	r3, r1, #2
 8006366:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800636a:	0082      	lsls	r2, r0, #2
 800636c:	4650      	mov	r0, sl
 800636e:	4659      	mov	r1, fp
 8006370:	f7fa fc9a 	bl	8000ca8 <__aeabi_uldivmod>
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	4b0e      	ldr	r3, [pc, #56]	; (80063b4 <UART_SetConfig+0x38c>)
 800637a:	fba3 1302 	umull	r1, r3, r3, r2
 800637e:	095b      	lsrs	r3, r3, #5
 8006380:	2164      	movs	r1, #100	; 0x64
 8006382:	fb01 f303 	mul.w	r3, r1, r3
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	011b      	lsls	r3, r3, #4
 800638a:	3332      	adds	r3, #50	; 0x32
 800638c:	4a09      	ldr	r2, [pc, #36]	; (80063b4 <UART_SetConfig+0x38c>)
 800638e:	fba2 2303 	umull	r2, r3, r2, r3
 8006392:	095b      	lsrs	r3, r3, #5
 8006394:	f003 020f 	and.w	r2, r3, #15
 8006398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4432      	add	r2, r6
 800639e:	609a      	str	r2, [r3, #8]
}
 80063a0:	bf00      	nop
 80063a2:	377c      	adds	r7, #124	; 0x7c
 80063a4:	46bd      	mov	sp, r7
 80063a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063aa:	bf00      	nop
 80063ac:	40011000 	.word	0x40011000
 80063b0:	40011400 	.word	0x40011400
 80063b4:	51eb851f 	.word	0x51eb851f

080063b8 <__errno>:
 80063b8:	4b01      	ldr	r3, [pc, #4]	; (80063c0 <__errno+0x8>)
 80063ba:	6818      	ldr	r0, [r3, #0]
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	2000000c 	.word	0x2000000c

080063c4 <__libc_init_array>:
 80063c4:	b570      	push	{r4, r5, r6, lr}
 80063c6:	4d0d      	ldr	r5, [pc, #52]	; (80063fc <__libc_init_array+0x38>)
 80063c8:	4c0d      	ldr	r4, [pc, #52]	; (8006400 <__libc_init_array+0x3c>)
 80063ca:	1b64      	subs	r4, r4, r5
 80063cc:	10a4      	asrs	r4, r4, #2
 80063ce:	2600      	movs	r6, #0
 80063d0:	42a6      	cmp	r6, r4
 80063d2:	d109      	bne.n	80063e8 <__libc_init_array+0x24>
 80063d4:	4d0b      	ldr	r5, [pc, #44]	; (8006404 <__libc_init_array+0x40>)
 80063d6:	4c0c      	ldr	r4, [pc, #48]	; (8006408 <__libc_init_array+0x44>)
 80063d8:	f004 fc46 	bl	800ac68 <_init>
 80063dc:	1b64      	subs	r4, r4, r5
 80063de:	10a4      	asrs	r4, r4, #2
 80063e0:	2600      	movs	r6, #0
 80063e2:	42a6      	cmp	r6, r4
 80063e4:	d105      	bne.n	80063f2 <__libc_init_array+0x2e>
 80063e6:	bd70      	pop	{r4, r5, r6, pc}
 80063e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ec:	4798      	blx	r3
 80063ee:	3601      	adds	r6, #1
 80063f0:	e7ee      	b.n	80063d0 <__libc_init_array+0xc>
 80063f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80063f6:	4798      	blx	r3
 80063f8:	3601      	adds	r6, #1
 80063fa:	e7f2      	b.n	80063e2 <__libc_init_array+0x1e>
 80063fc:	0800b164 	.word	0x0800b164
 8006400:	0800b164 	.word	0x0800b164
 8006404:	0800b164 	.word	0x0800b164
 8006408:	0800b168 	.word	0x0800b168

0800640c <memset>:
 800640c:	4402      	add	r2, r0
 800640e:	4603      	mov	r3, r0
 8006410:	4293      	cmp	r3, r2
 8006412:	d100      	bne.n	8006416 <memset+0xa>
 8006414:	4770      	bx	lr
 8006416:	f803 1b01 	strb.w	r1, [r3], #1
 800641a:	e7f9      	b.n	8006410 <memset+0x4>

0800641c <__cvt>:
 800641c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006420:	ec55 4b10 	vmov	r4, r5, d0
 8006424:	2d00      	cmp	r5, #0
 8006426:	460e      	mov	r6, r1
 8006428:	4619      	mov	r1, r3
 800642a:	462b      	mov	r3, r5
 800642c:	bfbb      	ittet	lt
 800642e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006432:	461d      	movlt	r5, r3
 8006434:	2300      	movge	r3, #0
 8006436:	232d      	movlt	r3, #45	; 0x2d
 8006438:	700b      	strb	r3, [r1, #0]
 800643a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800643c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006440:	4691      	mov	r9, r2
 8006442:	f023 0820 	bic.w	r8, r3, #32
 8006446:	bfbc      	itt	lt
 8006448:	4622      	movlt	r2, r4
 800644a:	4614      	movlt	r4, r2
 800644c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006450:	d005      	beq.n	800645e <__cvt+0x42>
 8006452:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006456:	d100      	bne.n	800645a <__cvt+0x3e>
 8006458:	3601      	adds	r6, #1
 800645a:	2102      	movs	r1, #2
 800645c:	e000      	b.n	8006460 <__cvt+0x44>
 800645e:	2103      	movs	r1, #3
 8006460:	ab03      	add	r3, sp, #12
 8006462:	9301      	str	r3, [sp, #4]
 8006464:	ab02      	add	r3, sp, #8
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	ec45 4b10 	vmov	d0, r4, r5
 800646c:	4653      	mov	r3, sl
 800646e:	4632      	mov	r2, r6
 8006470:	f001 fdb6 	bl	8007fe0 <_dtoa_r>
 8006474:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006478:	4607      	mov	r7, r0
 800647a:	d102      	bne.n	8006482 <__cvt+0x66>
 800647c:	f019 0f01 	tst.w	r9, #1
 8006480:	d022      	beq.n	80064c8 <__cvt+0xac>
 8006482:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006486:	eb07 0906 	add.w	r9, r7, r6
 800648a:	d110      	bne.n	80064ae <__cvt+0x92>
 800648c:	783b      	ldrb	r3, [r7, #0]
 800648e:	2b30      	cmp	r3, #48	; 0x30
 8006490:	d10a      	bne.n	80064a8 <__cvt+0x8c>
 8006492:	2200      	movs	r2, #0
 8006494:	2300      	movs	r3, #0
 8006496:	4620      	mov	r0, r4
 8006498:	4629      	mov	r1, r5
 800649a:	f7fa fb25 	bl	8000ae8 <__aeabi_dcmpeq>
 800649e:	b918      	cbnz	r0, 80064a8 <__cvt+0x8c>
 80064a0:	f1c6 0601 	rsb	r6, r6, #1
 80064a4:	f8ca 6000 	str.w	r6, [sl]
 80064a8:	f8da 3000 	ldr.w	r3, [sl]
 80064ac:	4499      	add	r9, r3
 80064ae:	2200      	movs	r2, #0
 80064b0:	2300      	movs	r3, #0
 80064b2:	4620      	mov	r0, r4
 80064b4:	4629      	mov	r1, r5
 80064b6:	f7fa fb17 	bl	8000ae8 <__aeabi_dcmpeq>
 80064ba:	b108      	cbz	r0, 80064c0 <__cvt+0xa4>
 80064bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80064c0:	2230      	movs	r2, #48	; 0x30
 80064c2:	9b03      	ldr	r3, [sp, #12]
 80064c4:	454b      	cmp	r3, r9
 80064c6:	d307      	bcc.n	80064d8 <__cvt+0xbc>
 80064c8:	9b03      	ldr	r3, [sp, #12]
 80064ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064cc:	1bdb      	subs	r3, r3, r7
 80064ce:	4638      	mov	r0, r7
 80064d0:	6013      	str	r3, [r2, #0]
 80064d2:	b004      	add	sp, #16
 80064d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d8:	1c59      	adds	r1, r3, #1
 80064da:	9103      	str	r1, [sp, #12]
 80064dc:	701a      	strb	r2, [r3, #0]
 80064de:	e7f0      	b.n	80064c2 <__cvt+0xa6>

080064e0 <__exponent>:
 80064e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064e2:	4603      	mov	r3, r0
 80064e4:	2900      	cmp	r1, #0
 80064e6:	bfb8      	it	lt
 80064e8:	4249      	neglt	r1, r1
 80064ea:	f803 2b02 	strb.w	r2, [r3], #2
 80064ee:	bfb4      	ite	lt
 80064f0:	222d      	movlt	r2, #45	; 0x2d
 80064f2:	222b      	movge	r2, #43	; 0x2b
 80064f4:	2909      	cmp	r1, #9
 80064f6:	7042      	strb	r2, [r0, #1]
 80064f8:	dd2a      	ble.n	8006550 <__exponent+0x70>
 80064fa:	f10d 0407 	add.w	r4, sp, #7
 80064fe:	46a4      	mov	ip, r4
 8006500:	270a      	movs	r7, #10
 8006502:	46a6      	mov	lr, r4
 8006504:	460a      	mov	r2, r1
 8006506:	fb91 f6f7 	sdiv	r6, r1, r7
 800650a:	fb07 1516 	mls	r5, r7, r6, r1
 800650e:	3530      	adds	r5, #48	; 0x30
 8006510:	2a63      	cmp	r2, #99	; 0x63
 8006512:	f104 34ff 	add.w	r4, r4, #4294967295
 8006516:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800651a:	4631      	mov	r1, r6
 800651c:	dcf1      	bgt.n	8006502 <__exponent+0x22>
 800651e:	3130      	adds	r1, #48	; 0x30
 8006520:	f1ae 0502 	sub.w	r5, lr, #2
 8006524:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006528:	1c44      	adds	r4, r0, #1
 800652a:	4629      	mov	r1, r5
 800652c:	4561      	cmp	r1, ip
 800652e:	d30a      	bcc.n	8006546 <__exponent+0x66>
 8006530:	f10d 0209 	add.w	r2, sp, #9
 8006534:	eba2 020e 	sub.w	r2, r2, lr
 8006538:	4565      	cmp	r5, ip
 800653a:	bf88      	it	hi
 800653c:	2200      	movhi	r2, #0
 800653e:	4413      	add	r3, r2
 8006540:	1a18      	subs	r0, r3, r0
 8006542:	b003      	add	sp, #12
 8006544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006546:	f811 2b01 	ldrb.w	r2, [r1], #1
 800654a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800654e:	e7ed      	b.n	800652c <__exponent+0x4c>
 8006550:	2330      	movs	r3, #48	; 0x30
 8006552:	3130      	adds	r1, #48	; 0x30
 8006554:	7083      	strb	r3, [r0, #2]
 8006556:	70c1      	strb	r1, [r0, #3]
 8006558:	1d03      	adds	r3, r0, #4
 800655a:	e7f1      	b.n	8006540 <__exponent+0x60>

0800655c <_printf_float>:
 800655c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006560:	ed2d 8b02 	vpush	{d8}
 8006564:	b08d      	sub	sp, #52	; 0x34
 8006566:	460c      	mov	r4, r1
 8006568:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800656c:	4616      	mov	r6, r2
 800656e:	461f      	mov	r7, r3
 8006570:	4605      	mov	r5, r0
 8006572:	f002 fe91 	bl	8009298 <_localeconv_r>
 8006576:	f8d0 a000 	ldr.w	sl, [r0]
 800657a:	4650      	mov	r0, sl
 800657c:	f7f9 fe38 	bl	80001f0 <strlen>
 8006580:	2300      	movs	r3, #0
 8006582:	930a      	str	r3, [sp, #40]	; 0x28
 8006584:	6823      	ldr	r3, [r4, #0]
 8006586:	9305      	str	r3, [sp, #20]
 8006588:	f8d8 3000 	ldr.w	r3, [r8]
 800658c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006590:	3307      	adds	r3, #7
 8006592:	f023 0307 	bic.w	r3, r3, #7
 8006596:	f103 0208 	add.w	r2, r3, #8
 800659a:	f8c8 2000 	str.w	r2, [r8]
 800659e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80065a6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80065aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80065ae:	9307      	str	r3, [sp, #28]
 80065b0:	f8cd 8018 	str.w	r8, [sp, #24]
 80065b4:	ee08 0a10 	vmov	s16, r0
 80065b8:	4b9f      	ldr	r3, [pc, #636]	; (8006838 <_printf_float+0x2dc>)
 80065ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065be:	f04f 32ff 	mov.w	r2, #4294967295
 80065c2:	f7fa fac3 	bl	8000b4c <__aeabi_dcmpun>
 80065c6:	bb88      	cbnz	r0, 800662c <_printf_float+0xd0>
 80065c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065cc:	4b9a      	ldr	r3, [pc, #616]	; (8006838 <_printf_float+0x2dc>)
 80065ce:	f04f 32ff 	mov.w	r2, #4294967295
 80065d2:	f7fa fa9d 	bl	8000b10 <__aeabi_dcmple>
 80065d6:	bb48      	cbnz	r0, 800662c <_printf_float+0xd0>
 80065d8:	2200      	movs	r2, #0
 80065da:	2300      	movs	r3, #0
 80065dc:	4640      	mov	r0, r8
 80065de:	4649      	mov	r1, r9
 80065e0:	f7fa fa8c 	bl	8000afc <__aeabi_dcmplt>
 80065e4:	b110      	cbz	r0, 80065ec <_printf_float+0x90>
 80065e6:	232d      	movs	r3, #45	; 0x2d
 80065e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065ec:	4b93      	ldr	r3, [pc, #588]	; (800683c <_printf_float+0x2e0>)
 80065ee:	4894      	ldr	r0, [pc, #592]	; (8006840 <_printf_float+0x2e4>)
 80065f0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80065f4:	bf94      	ite	ls
 80065f6:	4698      	movls	r8, r3
 80065f8:	4680      	movhi	r8, r0
 80065fa:	2303      	movs	r3, #3
 80065fc:	6123      	str	r3, [r4, #16]
 80065fe:	9b05      	ldr	r3, [sp, #20]
 8006600:	f023 0204 	bic.w	r2, r3, #4
 8006604:	6022      	str	r2, [r4, #0]
 8006606:	f04f 0900 	mov.w	r9, #0
 800660a:	9700      	str	r7, [sp, #0]
 800660c:	4633      	mov	r3, r6
 800660e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006610:	4621      	mov	r1, r4
 8006612:	4628      	mov	r0, r5
 8006614:	f000 f9d8 	bl	80069c8 <_printf_common>
 8006618:	3001      	adds	r0, #1
 800661a:	f040 8090 	bne.w	800673e <_printf_float+0x1e2>
 800661e:	f04f 30ff 	mov.w	r0, #4294967295
 8006622:	b00d      	add	sp, #52	; 0x34
 8006624:	ecbd 8b02 	vpop	{d8}
 8006628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800662c:	4642      	mov	r2, r8
 800662e:	464b      	mov	r3, r9
 8006630:	4640      	mov	r0, r8
 8006632:	4649      	mov	r1, r9
 8006634:	f7fa fa8a 	bl	8000b4c <__aeabi_dcmpun>
 8006638:	b140      	cbz	r0, 800664c <_printf_float+0xf0>
 800663a:	464b      	mov	r3, r9
 800663c:	2b00      	cmp	r3, #0
 800663e:	bfbc      	itt	lt
 8006640:	232d      	movlt	r3, #45	; 0x2d
 8006642:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006646:	487f      	ldr	r0, [pc, #508]	; (8006844 <_printf_float+0x2e8>)
 8006648:	4b7f      	ldr	r3, [pc, #508]	; (8006848 <_printf_float+0x2ec>)
 800664a:	e7d1      	b.n	80065f0 <_printf_float+0x94>
 800664c:	6863      	ldr	r3, [r4, #4]
 800664e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006652:	9206      	str	r2, [sp, #24]
 8006654:	1c5a      	adds	r2, r3, #1
 8006656:	d13f      	bne.n	80066d8 <_printf_float+0x17c>
 8006658:	2306      	movs	r3, #6
 800665a:	6063      	str	r3, [r4, #4]
 800665c:	9b05      	ldr	r3, [sp, #20]
 800665e:	6861      	ldr	r1, [r4, #4]
 8006660:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006664:	2300      	movs	r3, #0
 8006666:	9303      	str	r3, [sp, #12]
 8006668:	ab0a      	add	r3, sp, #40	; 0x28
 800666a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800666e:	ab09      	add	r3, sp, #36	; 0x24
 8006670:	ec49 8b10 	vmov	d0, r8, r9
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	6022      	str	r2, [r4, #0]
 8006678:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800667c:	4628      	mov	r0, r5
 800667e:	f7ff fecd 	bl	800641c <__cvt>
 8006682:	9b06      	ldr	r3, [sp, #24]
 8006684:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006686:	2b47      	cmp	r3, #71	; 0x47
 8006688:	4680      	mov	r8, r0
 800668a:	d108      	bne.n	800669e <_printf_float+0x142>
 800668c:	1cc8      	adds	r0, r1, #3
 800668e:	db02      	blt.n	8006696 <_printf_float+0x13a>
 8006690:	6863      	ldr	r3, [r4, #4]
 8006692:	4299      	cmp	r1, r3
 8006694:	dd41      	ble.n	800671a <_printf_float+0x1be>
 8006696:	f1ab 0b02 	sub.w	fp, fp, #2
 800669a:	fa5f fb8b 	uxtb.w	fp, fp
 800669e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066a2:	d820      	bhi.n	80066e6 <_printf_float+0x18a>
 80066a4:	3901      	subs	r1, #1
 80066a6:	465a      	mov	r2, fp
 80066a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80066ac:	9109      	str	r1, [sp, #36]	; 0x24
 80066ae:	f7ff ff17 	bl	80064e0 <__exponent>
 80066b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066b4:	1813      	adds	r3, r2, r0
 80066b6:	2a01      	cmp	r2, #1
 80066b8:	4681      	mov	r9, r0
 80066ba:	6123      	str	r3, [r4, #16]
 80066bc:	dc02      	bgt.n	80066c4 <_printf_float+0x168>
 80066be:	6822      	ldr	r2, [r4, #0]
 80066c0:	07d2      	lsls	r2, r2, #31
 80066c2:	d501      	bpl.n	80066c8 <_printf_float+0x16c>
 80066c4:	3301      	adds	r3, #1
 80066c6:	6123      	str	r3, [r4, #16]
 80066c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d09c      	beq.n	800660a <_printf_float+0xae>
 80066d0:	232d      	movs	r3, #45	; 0x2d
 80066d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066d6:	e798      	b.n	800660a <_printf_float+0xae>
 80066d8:	9a06      	ldr	r2, [sp, #24]
 80066da:	2a47      	cmp	r2, #71	; 0x47
 80066dc:	d1be      	bne.n	800665c <_printf_float+0x100>
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1bc      	bne.n	800665c <_printf_float+0x100>
 80066e2:	2301      	movs	r3, #1
 80066e4:	e7b9      	b.n	800665a <_printf_float+0xfe>
 80066e6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80066ea:	d118      	bne.n	800671e <_printf_float+0x1c2>
 80066ec:	2900      	cmp	r1, #0
 80066ee:	6863      	ldr	r3, [r4, #4]
 80066f0:	dd0b      	ble.n	800670a <_printf_float+0x1ae>
 80066f2:	6121      	str	r1, [r4, #16]
 80066f4:	b913      	cbnz	r3, 80066fc <_printf_float+0x1a0>
 80066f6:	6822      	ldr	r2, [r4, #0]
 80066f8:	07d0      	lsls	r0, r2, #31
 80066fa:	d502      	bpl.n	8006702 <_printf_float+0x1a6>
 80066fc:	3301      	adds	r3, #1
 80066fe:	440b      	add	r3, r1
 8006700:	6123      	str	r3, [r4, #16]
 8006702:	65a1      	str	r1, [r4, #88]	; 0x58
 8006704:	f04f 0900 	mov.w	r9, #0
 8006708:	e7de      	b.n	80066c8 <_printf_float+0x16c>
 800670a:	b913      	cbnz	r3, 8006712 <_printf_float+0x1b6>
 800670c:	6822      	ldr	r2, [r4, #0]
 800670e:	07d2      	lsls	r2, r2, #31
 8006710:	d501      	bpl.n	8006716 <_printf_float+0x1ba>
 8006712:	3302      	adds	r3, #2
 8006714:	e7f4      	b.n	8006700 <_printf_float+0x1a4>
 8006716:	2301      	movs	r3, #1
 8006718:	e7f2      	b.n	8006700 <_printf_float+0x1a4>
 800671a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800671e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006720:	4299      	cmp	r1, r3
 8006722:	db05      	blt.n	8006730 <_printf_float+0x1d4>
 8006724:	6823      	ldr	r3, [r4, #0]
 8006726:	6121      	str	r1, [r4, #16]
 8006728:	07d8      	lsls	r0, r3, #31
 800672a:	d5ea      	bpl.n	8006702 <_printf_float+0x1a6>
 800672c:	1c4b      	adds	r3, r1, #1
 800672e:	e7e7      	b.n	8006700 <_printf_float+0x1a4>
 8006730:	2900      	cmp	r1, #0
 8006732:	bfd4      	ite	le
 8006734:	f1c1 0202 	rsble	r2, r1, #2
 8006738:	2201      	movgt	r2, #1
 800673a:	4413      	add	r3, r2
 800673c:	e7e0      	b.n	8006700 <_printf_float+0x1a4>
 800673e:	6823      	ldr	r3, [r4, #0]
 8006740:	055a      	lsls	r2, r3, #21
 8006742:	d407      	bmi.n	8006754 <_printf_float+0x1f8>
 8006744:	6923      	ldr	r3, [r4, #16]
 8006746:	4642      	mov	r2, r8
 8006748:	4631      	mov	r1, r6
 800674a:	4628      	mov	r0, r5
 800674c:	47b8      	blx	r7
 800674e:	3001      	adds	r0, #1
 8006750:	d12c      	bne.n	80067ac <_printf_float+0x250>
 8006752:	e764      	b.n	800661e <_printf_float+0xc2>
 8006754:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006758:	f240 80e0 	bls.w	800691c <_printf_float+0x3c0>
 800675c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006760:	2200      	movs	r2, #0
 8006762:	2300      	movs	r3, #0
 8006764:	f7fa f9c0 	bl	8000ae8 <__aeabi_dcmpeq>
 8006768:	2800      	cmp	r0, #0
 800676a:	d034      	beq.n	80067d6 <_printf_float+0x27a>
 800676c:	4a37      	ldr	r2, [pc, #220]	; (800684c <_printf_float+0x2f0>)
 800676e:	2301      	movs	r3, #1
 8006770:	4631      	mov	r1, r6
 8006772:	4628      	mov	r0, r5
 8006774:	47b8      	blx	r7
 8006776:	3001      	adds	r0, #1
 8006778:	f43f af51 	beq.w	800661e <_printf_float+0xc2>
 800677c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006780:	429a      	cmp	r2, r3
 8006782:	db02      	blt.n	800678a <_printf_float+0x22e>
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	07d8      	lsls	r0, r3, #31
 8006788:	d510      	bpl.n	80067ac <_printf_float+0x250>
 800678a:	ee18 3a10 	vmov	r3, s16
 800678e:	4652      	mov	r2, sl
 8006790:	4631      	mov	r1, r6
 8006792:	4628      	mov	r0, r5
 8006794:	47b8      	blx	r7
 8006796:	3001      	adds	r0, #1
 8006798:	f43f af41 	beq.w	800661e <_printf_float+0xc2>
 800679c:	f04f 0800 	mov.w	r8, #0
 80067a0:	f104 091a 	add.w	r9, r4, #26
 80067a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067a6:	3b01      	subs	r3, #1
 80067a8:	4543      	cmp	r3, r8
 80067aa:	dc09      	bgt.n	80067c0 <_printf_float+0x264>
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	079b      	lsls	r3, r3, #30
 80067b0:	f100 8105 	bmi.w	80069be <_printf_float+0x462>
 80067b4:	68e0      	ldr	r0, [r4, #12]
 80067b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067b8:	4298      	cmp	r0, r3
 80067ba:	bfb8      	it	lt
 80067bc:	4618      	movlt	r0, r3
 80067be:	e730      	b.n	8006622 <_printf_float+0xc6>
 80067c0:	2301      	movs	r3, #1
 80067c2:	464a      	mov	r2, r9
 80067c4:	4631      	mov	r1, r6
 80067c6:	4628      	mov	r0, r5
 80067c8:	47b8      	blx	r7
 80067ca:	3001      	adds	r0, #1
 80067cc:	f43f af27 	beq.w	800661e <_printf_float+0xc2>
 80067d0:	f108 0801 	add.w	r8, r8, #1
 80067d4:	e7e6      	b.n	80067a4 <_printf_float+0x248>
 80067d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067d8:	2b00      	cmp	r3, #0
 80067da:	dc39      	bgt.n	8006850 <_printf_float+0x2f4>
 80067dc:	4a1b      	ldr	r2, [pc, #108]	; (800684c <_printf_float+0x2f0>)
 80067de:	2301      	movs	r3, #1
 80067e0:	4631      	mov	r1, r6
 80067e2:	4628      	mov	r0, r5
 80067e4:	47b8      	blx	r7
 80067e6:	3001      	adds	r0, #1
 80067e8:	f43f af19 	beq.w	800661e <_printf_float+0xc2>
 80067ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067f0:	4313      	orrs	r3, r2
 80067f2:	d102      	bne.n	80067fa <_printf_float+0x29e>
 80067f4:	6823      	ldr	r3, [r4, #0]
 80067f6:	07d9      	lsls	r1, r3, #31
 80067f8:	d5d8      	bpl.n	80067ac <_printf_float+0x250>
 80067fa:	ee18 3a10 	vmov	r3, s16
 80067fe:	4652      	mov	r2, sl
 8006800:	4631      	mov	r1, r6
 8006802:	4628      	mov	r0, r5
 8006804:	47b8      	blx	r7
 8006806:	3001      	adds	r0, #1
 8006808:	f43f af09 	beq.w	800661e <_printf_float+0xc2>
 800680c:	f04f 0900 	mov.w	r9, #0
 8006810:	f104 0a1a 	add.w	sl, r4, #26
 8006814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006816:	425b      	negs	r3, r3
 8006818:	454b      	cmp	r3, r9
 800681a:	dc01      	bgt.n	8006820 <_printf_float+0x2c4>
 800681c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800681e:	e792      	b.n	8006746 <_printf_float+0x1ea>
 8006820:	2301      	movs	r3, #1
 8006822:	4652      	mov	r2, sl
 8006824:	4631      	mov	r1, r6
 8006826:	4628      	mov	r0, r5
 8006828:	47b8      	blx	r7
 800682a:	3001      	adds	r0, #1
 800682c:	f43f aef7 	beq.w	800661e <_printf_float+0xc2>
 8006830:	f109 0901 	add.w	r9, r9, #1
 8006834:	e7ee      	b.n	8006814 <_printf_float+0x2b8>
 8006836:	bf00      	nop
 8006838:	7fefffff 	.word	0x7fefffff
 800683c:	0800acac 	.word	0x0800acac
 8006840:	0800acb0 	.word	0x0800acb0
 8006844:	0800acb8 	.word	0x0800acb8
 8006848:	0800acb4 	.word	0x0800acb4
 800684c:	0800acbc 	.word	0x0800acbc
 8006850:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006852:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006854:	429a      	cmp	r2, r3
 8006856:	bfa8      	it	ge
 8006858:	461a      	movge	r2, r3
 800685a:	2a00      	cmp	r2, #0
 800685c:	4691      	mov	r9, r2
 800685e:	dc37      	bgt.n	80068d0 <_printf_float+0x374>
 8006860:	f04f 0b00 	mov.w	fp, #0
 8006864:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006868:	f104 021a 	add.w	r2, r4, #26
 800686c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800686e:	9305      	str	r3, [sp, #20]
 8006870:	eba3 0309 	sub.w	r3, r3, r9
 8006874:	455b      	cmp	r3, fp
 8006876:	dc33      	bgt.n	80068e0 <_printf_float+0x384>
 8006878:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800687c:	429a      	cmp	r2, r3
 800687e:	db3b      	blt.n	80068f8 <_printf_float+0x39c>
 8006880:	6823      	ldr	r3, [r4, #0]
 8006882:	07da      	lsls	r2, r3, #31
 8006884:	d438      	bmi.n	80068f8 <_printf_float+0x39c>
 8006886:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006888:	9b05      	ldr	r3, [sp, #20]
 800688a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	eba2 0901 	sub.w	r9, r2, r1
 8006892:	4599      	cmp	r9, r3
 8006894:	bfa8      	it	ge
 8006896:	4699      	movge	r9, r3
 8006898:	f1b9 0f00 	cmp.w	r9, #0
 800689c:	dc35      	bgt.n	800690a <_printf_float+0x3ae>
 800689e:	f04f 0800 	mov.w	r8, #0
 80068a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068a6:	f104 0a1a 	add.w	sl, r4, #26
 80068aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068ae:	1a9b      	subs	r3, r3, r2
 80068b0:	eba3 0309 	sub.w	r3, r3, r9
 80068b4:	4543      	cmp	r3, r8
 80068b6:	f77f af79 	ble.w	80067ac <_printf_float+0x250>
 80068ba:	2301      	movs	r3, #1
 80068bc:	4652      	mov	r2, sl
 80068be:	4631      	mov	r1, r6
 80068c0:	4628      	mov	r0, r5
 80068c2:	47b8      	blx	r7
 80068c4:	3001      	adds	r0, #1
 80068c6:	f43f aeaa 	beq.w	800661e <_printf_float+0xc2>
 80068ca:	f108 0801 	add.w	r8, r8, #1
 80068ce:	e7ec      	b.n	80068aa <_printf_float+0x34e>
 80068d0:	4613      	mov	r3, r2
 80068d2:	4631      	mov	r1, r6
 80068d4:	4642      	mov	r2, r8
 80068d6:	4628      	mov	r0, r5
 80068d8:	47b8      	blx	r7
 80068da:	3001      	adds	r0, #1
 80068dc:	d1c0      	bne.n	8006860 <_printf_float+0x304>
 80068de:	e69e      	b.n	800661e <_printf_float+0xc2>
 80068e0:	2301      	movs	r3, #1
 80068e2:	4631      	mov	r1, r6
 80068e4:	4628      	mov	r0, r5
 80068e6:	9205      	str	r2, [sp, #20]
 80068e8:	47b8      	blx	r7
 80068ea:	3001      	adds	r0, #1
 80068ec:	f43f ae97 	beq.w	800661e <_printf_float+0xc2>
 80068f0:	9a05      	ldr	r2, [sp, #20]
 80068f2:	f10b 0b01 	add.w	fp, fp, #1
 80068f6:	e7b9      	b.n	800686c <_printf_float+0x310>
 80068f8:	ee18 3a10 	vmov	r3, s16
 80068fc:	4652      	mov	r2, sl
 80068fe:	4631      	mov	r1, r6
 8006900:	4628      	mov	r0, r5
 8006902:	47b8      	blx	r7
 8006904:	3001      	adds	r0, #1
 8006906:	d1be      	bne.n	8006886 <_printf_float+0x32a>
 8006908:	e689      	b.n	800661e <_printf_float+0xc2>
 800690a:	9a05      	ldr	r2, [sp, #20]
 800690c:	464b      	mov	r3, r9
 800690e:	4442      	add	r2, r8
 8006910:	4631      	mov	r1, r6
 8006912:	4628      	mov	r0, r5
 8006914:	47b8      	blx	r7
 8006916:	3001      	adds	r0, #1
 8006918:	d1c1      	bne.n	800689e <_printf_float+0x342>
 800691a:	e680      	b.n	800661e <_printf_float+0xc2>
 800691c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800691e:	2a01      	cmp	r2, #1
 8006920:	dc01      	bgt.n	8006926 <_printf_float+0x3ca>
 8006922:	07db      	lsls	r3, r3, #31
 8006924:	d538      	bpl.n	8006998 <_printf_float+0x43c>
 8006926:	2301      	movs	r3, #1
 8006928:	4642      	mov	r2, r8
 800692a:	4631      	mov	r1, r6
 800692c:	4628      	mov	r0, r5
 800692e:	47b8      	blx	r7
 8006930:	3001      	adds	r0, #1
 8006932:	f43f ae74 	beq.w	800661e <_printf_float+0xc2>
 8006936:	ee18 3a10 	vmov	r3, s16
 800693a:	4652      	mov	r2, sl
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	47b8      	blx	r7
 8006942:	3001      	adds	r0, #1
 8006944:	f43f ae6b 	beq.w	800661e <_printf_float+0xc2>
 8006948:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800694c:	2200      	movs	r2, #0
 800694e:	2300      	movs	r3, #0
 8006950:	f7fa f8ca 	bl	8000ae8 <__aeabi_dcmpeq>
 8006954:	b9d8      	cbnz	r0, 800698e <_printf_float+0x432>
 8006956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006958:	f108 0201 	add.w	r2, r8, #1
 800695c:	3b01      	subs	r3, #1
 800695e:	4631      	mov	r1, r6
 8006960:	4628      	mov	r0, r5
 8006962:	47b8      	blx	r7
 8006964:	3001      	adds	r0, #1
 8006966:	d10e      	bne.n	8006986 <_printf_float+0x42a>
 8006968:	e659      	b.n	800661e <_printf_float+0xc2>
 800696a:	2301      	movs	r3, #1
 800696c:	4652      	mov	r2, sl
 800696e:	4631      	mov	r1, r6
 8006970:	4628      	mov	r0, r5
 8006972:	47b8      	blx	r7
 8006974:	3001      	adds	r0, #1
 8006976:	f43f ae52 	beq.w	800661e <_printf_float+0xc2>
 800697a:	f108 0801 	add.w	r8, r8, #1
 800697e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006980:	3b01      	subs	r3, #1
 8006982:	4543      	cmp	r3, r8
 8006984:	dcf1      	bgt.n	800696a <_printf_float+0x40e>
 8006986:	464b      	mov	r3, r9
 8006988:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800698c:	e6dc      	b.n	8006748 <_printf_float+0x1ec>
 800698e:	f04f 0800 	mov.w	r8, #0
 8006992:	f104 0a1a 	add.w	sl, r4, #26
 8006996:	e7f2      	b.n	800697e <_printf_float+0x422>
 8006998:	2301      	movs	r3, #1
 800699a:	4642      	mov	r2, r8
 800699c:	e7df      	b.n	800695e <_printf_float+0x402>
 800699e:	2301      	movs	r3, #1
 80069a0:	464a      	mov	r2, r9
 80069a2:	4631      	mov	r1, r6
 80069a4:	4628      	mov	r0, r5
 80069a6:	47b8      	blx	r7
 80069a8:	3001      	adds	r0, #1
 80069aa:	f43f ae38 	beq.w	800661e <_printf_float+0xc2>
 80069ae:	f108 0801 	add.w	r8, r8, #1
 80069b2:	68e3      	ldr	r3, [r4, #12]
 80069b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069b6:	1a5b      	subs	r3, r3, r1
 80069b8:	4543      	cmp	r3, r8
 80069ba:	dcf0      	bgt.n	800699e <_printf_float+0x442>
 80069bc:	e6fa      	b.n	80067b4 <_printf_float+0x258>
 80069be:	f04f 0800 	mov.w	r8, #0
 80069c2:	f104 0919 	add.w	r9, r4, #25
 80069c6:	e7f4      	b.n	80069b2 <_printf_float+0x456>

080069c8 <_printf_common>:
 80069c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069cc:	4616      	mov	r6, r2
 80069ce:	4699      	mov	r9, r3
 80069d0:	688a      	ldr	r2, [r1, #8]
 80069d2:	690b      	ldr	r3, [r1, #16]
 80069d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069d8:	4293      	cmp	r3, r2
 80069da:	bfb8      	it	lt
 80069dc:	4613      	movlt	r3, r2
 80069de:	6033      	str	r3, [r6, #0]
 80069e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069e4:	4607      	mov	r7, r0
 80069e6:	460c      	mov	r4, r1
 80069e8:	b10a      	cbz	r2, 80069ee <_printf_common+0x26>
 80069ea:	3301      	adds	r3, #1
 80069ec:	6033      	str	r3, [r6, #0]
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	0699      	lsls	r1, r3, #26
 80069f2:	bf42      	ittt	mi
 80069f4:	6833      	ldrmi	r3, [r6, #0]
 80069f6:	3302      	addmi	r3, #2
 80069f8:	6033      	strmi	r3, [r6, #0]
 80069fa:	6825      	ldr	r5, [r4, #0]
 80069fc:	f015 0506 	ands.w	r5, r5, #6
 8006a00:	d106      	bne.n	8006a10 <_printf_common+0x48>
 8006a02:	f104 0a19 	add.w	sl, r4, #25
 8006a06:	68e3      	ldr	r3, [r4, #12]
 8006a08:	6832      	ldr	r2, [r6, #0]
 8006a0a:	1a9b      	subs	r3, r3, r2
 8006a0c:	42ab      	cmp	r3, r5
 8006a0e:	dc26      	bgt.n	8006a5e <_printf_common+0x96>
 8006a10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006a14:	1e13      	subs	r3, r2, #0
 8006a16:	6822      	ldr	r2, [r4, #0]
 8006a18:	bf18      	it	ne
 8006a1a:	2301      	movne	r3, #1
 8006a1c:	0692      	lsls	r2, r2, #26
 8006a1e:	d42b      	bmi.n	8006a78 <_printf_common+0xb0>
 8006a20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a24:	4649      	mov	r1, r9
 8006a26:	4638      	mov	r0, r7
 8006a28:	47c0      	blx	r8
 8006a2a:	3001      	adds	r0, #1
 8006a2c:	d01e      	beq.n	8006a6c <_printf_common+0xa4>
 8006a2e:	6823      	ldr	r3, [r4, #0]
 8006a30:	68e5      	ldr	r5, [r4, #12]
 8006a32:	6832      	ldr	r2, [r6, #0]
 8006a34:	f003 0306 	and.w	r3, r3, #6
 8006a38:	2b04      	cmp	r3, #4
 8006a3a:	bf08      	it	eq
 8006a3c:	1aad      	subeq	r5, r5, r2
 8006a3e:	68a3      	ldr	r3, [r4, #8]
 8006a40:	6922      	ldr	r2, [r4, #16]
 8006a42:	bf0c      	ite	eq
 8006a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a48:	2500      	movne	r5, #0
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	bfc4      	itt	gt
 8006a4e:	1a9b      	subgt	r3, r3, r2
 8006a50:	18ed      	addgt	r5, r5, r3
 8006a52:	2600      	movs	r6, #0
 8006a54:	341a      	adds	r4, #26
 8006a56:	42b5      	cmp	r5, r6
 8006a58:	d11a      	bne.n	8006a90 <_printf_common+0xc8>
 8006a5a:	2000      	movs	r0, #0
 8006a5c:	e008      	b.n	8006a70 <_printf_common+0xa8>
 8006a5e:	2301      	movs	r3, #1
 8006a60:	4652      	mov	r2, sl
 8006a62:	4649      	mov	r1, r9
 8006a64:	4638      	mov	r0, r7
 8006a66:	47c0      	blx	r8
 8006a68:	3001      	adds	r0, #1
 8006a6a:	d103      	bne.n	8006a74 <_printf_common+0xac>
 8006a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a74:	3501      	adds	r5, #1
 8006a76:	e7c6      	b.n	8006a06 <_printf_common+0x3e>
 8006a78:	18e1      	adds	r1, r4, r3
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	2030      	movs	r0, #48	; 0x30
 8006a7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a82:	4422      	add	r2, r4
 8006a84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a8c:	3302      	adds	r3, #2
 8006a8e:	e7c7      	b.n	8006a20 <_printf_common+0x58>
 8006a90:	2301      	movs	r3, #1
 8006a92:	4622      	mov	r2, r4
 8006a94:	4649      	mov	r1, r9
 8006a96:	4638      	mov	r0, r7
 8006a98:	47c0      	blx	r8
 8006a9a:	3001      	adds	r0, #1
 8006a9c:	d0e6      	beq.n	8006a6c <_printf_common+0xa4>
 8006a9e:	3601      	adds	r6, #1
 8006aa0:	e7d9      	b.n	8006a56 <_printf_common+0x8e>
	...

08006aa4 <_printf_i>:
 8006aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	4691      	mov	r9, r2
 8006aac:	7e27      	ldrb	r7, [r4, #24]
 8006aae:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006ab0:	2f78      	cmp	r7, #120	; 0x78
 8006ab2:	4680      	mov	r8, r0
 8006ab4:	469a      	mov	sl, r3
 8006ab6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006aba:	d807      	bhi.n	8006acc <_printf_i+0x28>
 8006abc:	2f62      	cmp	r7, #98	; 0x62
 8006abe:	d80a      	bhi.n	8006ad6 <_printf_i+0x32>
 8006ac0:	2f00      	cmp	r7, #0
 8006ac2:	f000 80d8 	beq.w	8006c76 <_printf_i+0x1d2>
 8006ac6:	2f58      	cmp	r7, #88	; 0x58
 8006ac8:	f000 80a3 	beq.w	8006c12 <_printf_i+0x16e>
 8006acc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ad0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ad4:	e03a      	b.n	8006b4c <_printf_i+0xa8>
 8006ad6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006ada:	2b15      	cmp	r3, #21
 8006adc:	d8f6      	bhi.n	8006acc <_printf_i+0x28>
 8006ade:	a001      	add	r0, pc, #4	; (adr r0, 8006ae4 <_printf_i+0x40>)
 8006ae0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006ae4:	08006b3d 	.word	0x08006b3d
 8006ae8:	08006b51 	.word	0x08006b51
 8006aec:	08006acd 	.word	0x08006acd
 8006af0:	08006acd 	.word	0x08006acd
 8006af4:	08006acd 	.word	0x08006acd
 8006af8:	08006acd 	.word	0x08006acd
 8006afc:	08006b51 	.word	0x08006b51
 8006b00:	08006acd 	.word	0x08006acd
 8006b04:	08006acd 	.word	0x08006acd
 8006b08:	08006acd 	.word	0x08006acd
 8006b0c:	08006acd 	.word	0x08006acd
 8006b10:	08006c5d 	.word	0x08006c5d
 8006b14:	08006b81 	.word	0x08006b81
 8006b18:	08006c3f 	.word	0x08006c3f
 8006b1c:	08006acd 	.word	0x08006acd
 8006b20:	08006acd 	.word	0x08006acd
 8006b24:	08006c7f 	.word	0x08006c7f
 8006b28:	08006acd 	.word	0x08006acd
 8006b2c:	08006b81 	.word	0x08006b81
 8006b30:	08006acd 	.word	0x08006acd
 8006b34:	08006acd 	.word	0x08006acd
 8006b38:	08006c47 	.word	0x08006c47
 8006b3c:	680b      	ldr	r3, [r1, #0]
 8006b3e:	1d1a      	adds	r2, r3, #4
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	600a      	str	r2, [r1, #0]
 8006b44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006b48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e0a3      	b.n	8006c98 <_printf_i+0x1f4>
 8006b50:	6825      	ldr	r5, [r4, #0]
 8006b52:	6808      	ldr	r0, [r1, #0]
 8006b54:	062e      	lsls	r6, r5, #24
 8006b56:	f100 0304 	add.w	r3, r0, #4
 8006b5a:	d50a      	bpl.n	8006b72 <_printf_i+0xce>
 8006b5c:	6805      	ldr	r5, [r0, #0]
 8006b5e:	600b      	str	r3, [r1, #0]
 8006b60:	2d00      	cmp	r5, #0
 8006b62:	da03      	bge.n	8006b6c <_printf_i+0xc8>
 8006b64:	232d      	movs	r3, #45	; 0x2d
 8006b66:	426d      	negs	r5, r5
 8006b68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b6c:	485e      	ldr	r0, [pc, #376]	; (8006ce8 <_printf_i+0x244>)
 8006b6e:	230a      	movs	r3, #10
 8006b70:	e019      	b.n	8006ba6 <_printf_i+0x102>
 8006b72:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006b76:	6805      	ldr	r5, [r0, #0]
 8006b78:	600b      	str	r3, [r1, #0]
 8006b7a:	bf18      	it	ne
 8006b7c:	b22d      	sxthne	r5, r5
 8006b7e:	e7ef      	b.n	8006b60 <_printf_i+0xbc>
 8006b80:	680b      	ldr	r3, [r1, #0]
 8006b82:	6825      	ldr	r5, [r4, #0]
 8006b84:	1d18      	adds	r0, r3, #4
 8006b86:	6008      	str	r0, [r1, #0]
 8006b88:	0628      	lsls	r0, r5, #24
 8006b8a:	d501      	bpl.n	8006b90 <_printf_i+0xec>
 8006b8c:	681d      	ldr	r5, [r3, #0]
 8006b8e:	e002      	b.n	8006b96 <_printf_i+0xf2>
 8006b90:	0669      	lsls	r1, r5, #25
 8006b92:	d5fb      	bpl.n	8006b8c <_printf_i+0xe8>
 8006b94:	881d      	ldrh	r5, [r3, #0]
 8006b96:	4854      	ldr	r0, [pc, #336]	; (8006ce8 <_printf_i+0x244>)
 8006b98:	2f6f      	cmp	r7, #111	; 0x6f
 8006b9a:	bf0c      	ite	eq
 8006b9c:	2308      	moveq	r3, #8
 8006b9e:	230a      	movne	r3, #10
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ba6:	6866      	ldr	r6, [r4, #4]
 8006ba8:	60a6      	str	r6, [r4, #8]
 8006baa:	2e00      	cmp	r6, #0
 8006bac:	bfa2      	ittt	ge
 8006bae:	6821      	ldrge	r1, [r4, #0]
 8006bb0:	f021 0104 	bicge.w	r1, r1, #4
 8006bb4:	6021      	strge	r1, [r4, #0]
 8006bb6:	b90d      	cbnz	r5, 8006bbc <_printf_i+0x118>
 8006bb8:	2e00      	cmp	r6, #0
 8006bba:	d04d      	beq.n	8006c58 <_printf_i+0x1b4>
 8006bbc:	4616      	mov	r6, r2
 8006bbe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bc2:	fb03 5711 	mls	r7, r3, r1, r5
 8006bc6:	5dc7      	ldrb	r7, [r0, r7]
 8006bc8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bcc:	462f      	mov	r7, r5
 8006bce:	42bb      	cmp	r3, r7
 8006bd0:	460d      	mov	r5, r1
 8006bd2:	d9f4      	bls.n	8006bbe <_printf_i+0x11a>
 8006bd4:	2b08      	cmp	r3, #8
 8006bd6:	d10b      	bne.n	8006bf0 <_printf_i+0x14c>
 8006bd8:	6823      	ldr	r3, [r4, #0]
 8006bda:	07df      	lsls	r7, r3, #31
 8006bdc:	d508      	bpl.n	8006bf0 <_printf_i+0x14c>
 8006bde:	6923      	ldr	r3, [r4, #16]
 8006be0:	6861      	ldr	r1, [r4, #4]
 8006be2:	4299      	cmp	r1, r3
 8006be4:	bfde      	ittt	le
 8006be6:	2330      	movle	r3, #48	; 0x30
 8006be8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bf0:	1b92      	subs	r2, r2, r6
 8006bf2:	6122      	str	r2, [r4, #16]
 8006bf4:	f8cd a000 	str.w	sl, [sp]
 8006bf8:	464b      	mov	r3, r9
 8006bfa:	aa03      	add	r2, sp, #12
 8006bfc:	4621      	mov	r1, r4
 8006bfe:	4640      	mov	r0, r8
 8006c00:	f7ff fee2 	bl	80069c8 <_printf_common>
 8006c04:	3001      	adds	r0, #1
 8006c06:	d14c      	bne.n	8006ca2 <_printf_i+0x1fe>
 8006c08:	f04f 30ff 	mov.w	r0, #4294967295
 8006c0c:	b004      	add	sp, #16
 8006c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c12:	4835      	ldr	r0, [pc, #212]	; (8006ce8 <_printf_i+0x244>)
 8006c14:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	680e      	ldr	r6, [r1, #0]
 8006c1c:	061f      	lsls	r7, r3, #24
 8006c1e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006c22:	600e      	str	r6, [r1, #0]
 8006c24:	d514      	bpl.n	8006c50 <_printf_i+0x1ac>
 8006c26:	07d9      	lsls	r1, r3, #31
 8006c28:	bf44      	itt	mi
 8006c2a:	f043 0320 	orrmi.w	r3, r3, #32
 8006c2e:	6023      	strmi	r3, [r4, #0]
 8006c30:	b91d      	cbnz	r5, 8006c3a <_printf_i+0x196>
 8006c32:	6823      	ldr	r3, [r4, #0]
 8006c34:	f023 0320 	bic.w	r3, r3, #32
 8006c38:	6023      	str	r3, [r4, #0]
 8006c3a:	2310      	movs	r3, #16
 8006c3c:	e7b0      	b.n	8006ba0 <_printf_i+0xfc>
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	f043 0320 	orr.w	r3, r3, #32
 8006c44:	6023      	str	r3, [r4, #0]
 8006c46:	2378      	movs	r3, #120	; 0x78
 8006c48:	4828      	ldr	r0, [pc, #160]	; (8006cec <_printf_i+0x248>)
 8006c4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c4e:	e7e3      	b.n	8006c18 <_printf_i+0x174>
 8006c50:	065e      	lsls	r6, r3, #25
 8006c52:	bf48      	it	mi
 8006c54:	b2ad      	uxthmi	r5, r5
 8006c56:	e7e6      	b.n	8006c26 <_printf_i+0x182>
 8006c58:	4616      	mov	r6, r2
 8006c5a:	e7bb      	b.n	8006bd4 <_printf_i+0x130>
 8006c5c:	680b      	ldr	r3, [r1, #0]
 8006c5e:	6826      	ldr	r6, [r4, #0]
 8006c60:	6960      	ldr	r0, [r4, #20]
 8006c62:	1d1d      	adds	r5, r3, #4
 8006c64:	600d      	str	r5, [r1, #0]
 8006c66:	0635      	lsls	r5, r6, #24
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	d501      	bpl.n	8006c70 <_printf_i+0x1cc>
 8006c6c:	6018      	str	r0, [r3, #0]
 8006c6e:	e002      	b.n	8006c76 <_printf_i+0x1d2>
 8006c70:	0671      	lsls	r1, r6, #25
 8006c72:	d5fb      	bpl.n	8006c6c <_printf_i+0x1c8>
 8006c74:	8018      	strh	r0, [r3, #0]
 8006c76:	2300      	movs	r3, #0
 8006c78:	6123      	str	r3, [r4, #16]
 8006c7a:	4616      	mov	r6, r2
 8006c7c:	e7ba      	b.n	8006bf4 <_printf_i+0x150>
 8006c7e:	680b      	ldr	r3, [r1, #0]
 8006c80:	1d1a      	adds	r2, r3, #4
 8006c82:	600a      	str	r2, [r1, #0]
 8006c84:	681e      	ldr	r6, [r3, #0]
 8006c86:	6862      	ldr	r2, [r4, #4]
 8006c88:	2100      	movs	r1, #0
 8006c8a:	4630      	mov	r0, r6
 8006c8c:	f7f9 fab8 	bl	8000200 <memchr>
 8006c90:	b108      	cbz	r0, 8006c96 <_printf_i+0x1f2>
 8006c92:	1b80      	subs	r0, r0, r6
 8006c94:	6060      	str	r0, [r4, #4]
 8006c96:	6863      	ldr	r3, [r4, #4]
 8006c98:	6123      	str	r3, [r4, #16]
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ca0:	e7a8      	b.n	8006bf4 <_printf_i+0x150>
 8006ca2:	6923      	ldr	r3, [r4, #16]
 8006ca4:	4632      	mov	r2, r6
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	4640      	mov	r0, r8
 8006caa:	47d0      	blx	sl
 8006cac:	3001      	adds	r0, #1
 8006cae:	d0ab      	beq.n	8006c08 <_printf_i+0x164>
 8006cb0:	6823      	ldr	r3, [r4, #0]
 8006cb2:	079b      	lsls	r3, r3, #30
 8006cb4:	d413      	bmi.n	8006cde <_printf_i+0x23a>
 8006cb6:	68e0      	ldr	r0, [r4, #12]
 8006cb8:	9b03      	ldr	r3, [sp, #12]
 8006cba:	4298      	cmp	r0, r3
 8006cbc:	bfb8      	it	lt
 8006cbe:	4618      	movlt	r0, r3
 8006cc0:	e7a4      	b.n	8006c0c <_printf_i+0x168>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	4632      	mov	r2, r6
 8006cc6:	4649      	mov	r1, r9
 8006cc8:	4640      	mov	r0, r8
 8006cca:	47d0      	blx	sl
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d09b      	beq.n	8006c08 <_printf_i+0x164>
 8006cd0:	3501      	adds	r5, #1
 8006cd2:	68e3      	ldr	r3, [r4, #12]
 8006cd4:	9903      	ldr	r1, [sp, #12]
 8006cd6:	1a5b      	subs	r3, r3, r1
 8006cd8:	42ab      	cmp	r3, r5
 8006cda:	dcf2      	bgt.n	8006cc2 <_printf_i+0x21e>
 8006cdc:	e7eb      	b.n	8006cb6 <_printf_i+0x212>
 8006cde:	2500      	movs	r5, #0
 8006ce0:	f104 0619 	add.w	r6, r4, #25
 8006ce4:	e7f5      	b.n	8006cd2 <_printf_i+0x22e>
 8006ce6:	bf00      	nop
 8006ce8:	0800acbe 	.word	0x0800acbe
 8006cec:	0800accf 	.word	0x0800accf

08006cf0 <_scanf_float>:
 8006cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf4:	b087      	sub	sp, #28
 8006cf6:	4617      	mov	r7, r2
 8006cf8:	9303      	str	r3, [sp, #12]
 8006cfa:	688b      	ldr	r3, [r1, #8]
 8006cfc:	1e5a      	subs	r2, r3, #1
 8006cfe:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006d02:	bf83      	ittte	hi
 8006d04:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006d08:	195b      	addhi	r3, r3, r5
 8006d0a:	9302      	strhi	r3, [sp, #8]
 8006d0c:	2300      	movls	r3, #0
 8006d0e:	bf86      	itte	hi
 8006d10:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006d14:	608b      	strhi	r3, [r1, #8]
 8006d16:	9302      	strls	r3, [sp, #8]
 8006d18:	680b      	ldr	r3, [r1, #0]
 8006d1a:	468b      	mov	fp, r1
 8006d1c:	2500      	movs	r5, #0
 8006d1e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006d22:	f84b 3b1c 	str.w	r3, [fp], #28
 8006d26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006d2a:	4680      	mov	r8, r0
 8006d2c:	460c      	mov	r4, r1
 8006d2e:	465e      	mov	r6, fp
 8006d30:	46aa      	mov	sl, r5
 8006d32:	46a9      	mov	r9, r5
 8006d34:	9501      	str	r5, [sp, #4]
 8006d36:	68a2      	ldr	r2, [r4, #8]
 8006d38:	b152      	cbz	r2, 8006d50 <_scanf_float+0x60>
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	2b4e      	cmp	r3, #78	; 0x4e
 8006d40:	d864      	bhi.n	8006e0c <_scanf_float+0x11c>
 8006d42:	2b40      	cmp	r3, #64	; 0x40
 8006d44:	d83c      	bhi.n	8006dc0 <_scanf_float+0xd0>
 8006d46:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006d4a:	b2c8      	uxtb	r0, r1
 8006d4c:	280e      	cmp	r0, #14
 8006d4e:	d93a      	bls.n	8006dc6 <_scanf_float+0xd6>
 8006d50:	f1b9 0f00 	cmp.w	r9, #0
 8006d54:	d003      	beq.n	8006d5e <_scanf_float+0x6e>
 8006d56:	6823      	ldr	r3, [r4, #0]
 8006d58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d5c:	6023      	str	r3, [r4, #0]
 8006d5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d62:	f1ba 0f01 	cmp.w	sl, #1
 8006d66:	f200 8113 	bhi.w	8006f90 <_scanf_float+0x2a0>
 8006d6a:	455e      	cmp	r6, fp
 8006d6c:	f200 8105 	bhi.w	8006f7a <_scanf_float+0x28a>
 8006d70:	2501      	movs	r5, #1
 8006d72:	4628      	mov	r0, r5
 8006d74:	b007      	add	sp, #28
 8006d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d7a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006d7e:	2a0d      	cmp	r2, #13
 8006d80:	d8e6      	bhi.n	8006d50 <_scanf_float+0x60>
 8006d82:	a101      	add	r1, pc, #4	; (adr r1, 8006d88 <_scanf_float+0x98>)
 8006d84:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006d88:	08006ec7 	.word	0x08006ec7
 8006d8c:	08006d51 	.word	0x08006d51
 8006d90:	08006d51 	.word	0x08006d51
 8006d94:	08006d51 	.word	0x08006d51
 8006d98:	08006f27 	.word	0x08006f27
 8006d9c:	08006eff 	.word	0x08006eff
 8006da0:	08006d51 	.word	0x08006d51
 8006da4:	08006d51 	.word	0x08006d51
 8006da8:	08006ed5 	.word	0x08006ed5
 8006dac:	08006d51 	.word	0x08006d51
 8006db0:	08006d51 	.word	0x08006d51
 8006db4:	08006d51 	.word	0x08006d51
 8006db8:	08006d51 	.word	0x08006d51
 8006dbc:	08006e8d 	.word	0x08006e8d
 8006dc0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006dc4:	e7db      	b.n	8006d7e <_scanf_float+0x8e>
 8006dc6:	290e      	cmp	r1, #14
 8006dc8:	d8c2      	bhi.n	8006d50 <_scanf_float+0x60>
 8006dca:	a001      	add	r0, pc, #4	; (adr r0, 8006dd0 <_scanf_float+0xe0>)
 8006dcc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006dd0:	08006e7f 	.word	0x08006e7f
 8006dd4:	08006d51 	.word	0x08006d51
 8006dd8:	08006e7f 	.word	0x08006e7f
 8006ddc:	08006f13 	.word	0x08006f13
 8006de0:	08006d51 	.word	0x08006d51
 8006de4:	08006e2d 	.word	0x08006e2d
 8006de8:	08006e69 	.word	0x08006e69
 8006dec:	08006e69 	.word	0x08006e69
 8006df0:	08006e69 	.word	0x08006e69
 8006df4:	08006e69 	.word	0x08006e69
 8006df8:	08006e69 	.word	0x08006e69
 8006dfc:	08006e69 	.word	0x08006e69
 8006e00:	08006e69 	.word	0x08006e69
 8006e04:	08006e69 	.word	0x08006e69
 8006e08:	08006e69 	.word	0x08006e69
 8006e0c:	2b6e      	cmp	r3, #110	; 0x6e
 8006e0e:	d809      	bhi.n	8006e24 <_scanf_float+0x134>
 8006e10:	2b60      	cmp	r3, #96	; 0x60
 8006e12:	d8b2      	bhi.n	8006d7a <_scanf_float+0x8a>
 8006e14:	2b54      	cmp	r3, #84	; 0x54
 8006e16:	d077      	beq.n	8006f08 <_scanf_float+0x218>
 8006e18:	2b59      	cmp	r3, #89	; 0x59
 8006e1a:	d199      	bne.n	8006d50 <_scanf_float+0x60>
 8006e1c:	2d07      	cmp	r5, #7
 8006e1e:	d197      	bne.n	8006d50 <_scanf_float+0x60>
 8006e20:	2508      	movs	r5, #8
 8006e22:	e029      	b.n	8006e78 <_scanf_float+0x188>
 8006e24:	2b74      	cmp	r3, #116	; 0x74
 8006e26:	d06f      	beq.n	8006f08 <_scanf_float+0x218>
 8006e28:	2b79      	cmp	r3, #121	; 0x79
 8006e2a:	e7f6      	b.n	8006e1a <_scanf_float+0x12a>
 8006e2c:	6821      	ldr	r1, [r4, #0]
 8006e2e:	05c8      	lsls	r0, r1, #23
 8006e30:	d51a      	bpl.n	8006e68 <_scanf_float+0x178>
 8006e32:	9b02      	ldr	r3, [sp, #8]
 8006e34:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006e38:	6021      	str	r1, [r4, #0]
 8006e3a:	f109 0901 	add.w	r9, r9, #1
 8006e3e:	b11b      	cbz	r3, 8006e48 <_scanf_float+0x158>
 8006e40:	3b01      	subs	r3, #1
 8006e42:	3201      	adds	r2, #1
 8006e44:	9302      	str	r3, [sp, #8]
 8006e46:	60a2      	str	r2, [r4, #8]
 8006e48:	68a3      	ldr	r3, [r4, #8]
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	60a3      	str	r3, [r4, #8]
 8006e4e:	6923      	ldr	r3, [r4, #16]
 8006e50:	3301      	adds	r3, #1
 8006e52:	6123      	str	r3, [r4, #16]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	3b01      	subs	r3, #1
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	607b      	str	r3, [r7, #4]
 8006e5c:	f340 8084 	ble.w	8006f68 <_scanf_float+0x278>
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	3301      	adds	r3, #1
 8006e64:	603b      	str	r3, [r7, #0]
 8006e66:	e766      	b.n	8006d36 <_scanf_float+0x46>
 8006e68:	eb1a 0f05 	cmn.w	sl, r5
 8006e6c:	f47f af70 	bne.w	8006d50 <_scanf_float+0x60>
 8006e70:	6822      	ldr	r2, [r4, #0]
 8006e72:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006e76:	6022      	str	r2, [r4, #0]
 8006e78:	f806 3b01 	strb.w	r3, [r6], #1
 8006e7c:	e7e4      	b.n	8006e48 <_scanf_float+0x158>
 8006e7e:	6822      	ldr	r2, [r4, #0]
 8006e80:	0610      	lsls	r0, r2, #24
 8006e82:	f57f af65 	bpl.w	8006d50 <_scanf_float+0x60>
 8006e86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e8a:	e7f4      	b.n	8006e76 <_scanf_float+0x186>
 8006e8c:	f1ba 0f00 	cmp.w	sl, #0
 8006e90:	d10e      	bne.n	8006eb0 <_scanf_float+0x1c0>
 8006e92:	f1b9 0f00 	cmp.w	r9, #0
 8006e96:	d10e      	bne.n	8006eb6 <_scanf_float+0x1c6>
 8006e98:	6822      	ldr	r2, [r4, #0]
 8006e9a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006e9e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006ea2:	d108      	bne.n	8006eb6 <_scanf_float+0x1c6>
 8006ea4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006ea8:	6022      	str	r2, [r4, #0]
 8006eaa:	f04f 0a01 	mov.w	sl, #1
 8006eae:	e7e3      	b.n	8006e78 <_scanf_float+0x188>
 8006eb0:	f1ba 0f02 	cmp.w	sl, #2
 8006eb4:	d055      	beq.n	8006f62 <_scanf_float+0x272>
 8006eb6:	2d01      	cmp	r5, #1
 8006eb8:	d002      	beq.n	8006ec0 <_scanf_float+0x1d0>
 8006eba:	2d04      	cmp	r5, #4
 8006ebc:	f47f af48 	bne.w	8006d50 <_scanf_float+0x60>
 8006ec0:	3501      	adds	r5, #1
 8006ec2:	b2ed      	uxtb	r5, r5
 8006ec4:	e7d8      	b.n	8006e78 <_scanf_float+0x188>
 8006ec6:	f1ba 0f01 	cmp.w	sl, #1
 8006eca:	f47f af41 	bne.w	8006d50 <_scanf_float+0x60>
 8006ece:	f04f 0a02 	mov.w	sl, #2
 8006ed2:	e7d1      	b.n	8006e78 <_scanf_float+0x188>
 8006ed4:	b97d      	cbnz	r5, 8006ef6 <_scanf_float+0x206>
 8006ed6:	f1b9 0f00 	cmp.w	r9, #0
 8006eda:	f47f af3c 	bne.w	8006d56 <_scanf_float+0x66>
 8006ede:	6822      	ldr	r2, [r4, #0]
 8006ee0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006ee4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006ee8:	f47f af39 	bne.w	8006d5e <_scanf_float+0x6e>
 8006eec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006ef0:	6022      	str	r2, [r4, #0]
 8006ef2:	2501      	movs	r5, #1
 8006ef4:	e7c0      	b.n	8006e78 <_scanf_float+0x188>
 8006ef6:	2d03      	cmp	r5, #3
 8006ef8:	d0e2      	beq.n	8006ec0 <_scanf_float+0x1d0>
 8006efa:	2d05      	cmp	r5, #5
 8006efc:	e7de      	b.n	8006ebc <_scanf_float+0x1cc>
 8006efe:	2d02      	cmp	r5, #2
 8006f00:	f47f af26 	bne.w	8006d50 <_scanf_float+0x60>
 8006f04:	2503      	movs	r5, #3
 8006f06:	e7b7      	b.n	8006e78 <_scanf_float+0x188>
 8006f08:	2d06      	cmp	r5, #6
 8006f0a:	f47f af21 	bne.w	8006d50 <_scanf_float+0x60>
 8006f0e:	2507      	movs	r5, #7
 8006f10:	e7b2      	b.n	8006e78 <_scanf_float+0x188>
 8006f12:	6822      	ldr	r2, [r4, #0]
 8006f14:	0591      	lsls	r1, r2, #22
 8006f16:	f57f af1b 	bpl.w	8006d50 <_scanf_float+0x60>
 8006f1a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006f1e:	6022      	str	r2, [r4, #0]
 8006f20:	f8cd 9004 	str.w	r9, [sp, #4]
 8006f24:	e7a8      	b.n	8006e78 <_scanf_float+0x188>
 8006f26:	6822      	ldr	r2, [r4, #0]
 8006f28:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006f2c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006f30:	d006      	beq.n	8006f40 <_scanf_float+0x250>
 8006f32:	0550      	lsls	r0, r2, #21
 8006f34:	f57f af0c 	bpl.w	8006d50 <_scanf_float+0x60>
 8006f38:	f1b9 0f00 	cmp.w	r9, #0
 8006f3c:	f43f af0f 	beq.w	8006d5e <_scanf_float+0x6e>
 8006f40:	0591      	lsls	r1, r2, #22
 8006f42:	bf58      	it	pl
 8006f44:	9901      	ldrpl	r1, [sp, #4]
 8006f46:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006f4a:	bf58      	it	pl
 8006f4c:	eba9 0101 	subpl.w	r1, r9, r1
 8006f50:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006f54:	bf58      	it	pl
 8006f56:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006f5a:	6022      	str	r2, [r4, #0]
 8006f5c:	f04f 0900 	mov.w	r9, #0
 8006f60:	e78a      	b.n	8006e78 <_scanf_float+0x188>
 8006f62:	f04f 0a03 	mov.w	sl, #3
 8006f66:	e787      	b.n	8006e78 <_scanf_float+0x188>
 8006f68:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006f6c:	4639      	mov	r1, r7
 8006f6e:	4640      	mov	r0, r8
 8006f70:	4798      	blx	r3
 8006f72:	2800      	cmp	r0, #0
 8006f74:	f43f aedf 	beq.w	8006d36 <_scanf_float+0x46>
 8006f78:	e6ea      	b.n	8006d50 <_scanf_float+0x60>
 8006f7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f82:	463a      	mov	r2, r7
 8006f84:	4640      	mov	r0, r8
 8006f86:	4798      	blx	r3
 8006f88:	6923      	ldr	r3, [r4, #16]
 8006f8a:	3b01      	subs	r3, #1
 8006f8c:	6123      	str	r3, [r4, #16]
 8006f8e:	e6ec      	b.n	8006d6a <_scanf_float+0x7a>
 8006f90:	1e6b      	subs	r3, r5, #1
 8006f92:	2b06      	cmp	r3, #6
 8006f94:	d825      	bhi.n	8006fe2 <_scanf_float+0x2f2>
 8006f96:	2d02      	cmp	r5, #2
 8006f98:	d836      	bhi.n	8007008 <_scanf_float+0x318>
 8006f9a:	455e      	cmp	r6, fp
 8006f9c:	f67f aee8 	bls.w	8006d70 <_scanf_float+0x80>
 8006fa0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fa4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fa8:	463a      	mov	r2, r7
 8006faa:	4640      	mov	r0, r8
 8006fac:	4798      	blx	r3
 8006fae:	6923      	ldr	r3, [r4, #16]
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	6123      	str	r3, [r4, #16]
 8006fb4:	e7f1      	b.n	8006f9a <_scanf_float+0x2aa>
 8006fb6:	9802      	ldr	r0, [sp, #8]
 8006fb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fbc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006fc0:	9002      	str	r0, [sp, #8]
 8006fc2:	463a      	mov	r2, r7
 8006fc4:	4640      	mov	r0, r8
 8006fc6:	4798      	blx	r3
 8006fc8:	6923      	ldr	r3, [r4, #16]
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	6123      	str	r3, [r4, #16]
 8006fce:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fd2:	fa5f fa8a 	uxtb.w	sl, sl
 8006fd6:	f1ba 0f02 	cmp.w	sl, #2
 8006fda:	d1ec      	bne.n	8006fb6 <_scanf_float+0x2c6>
 8006fdc:	3d03      	subs	r5, #3
 8006fde:	b2ed      	uxtb	r5, r5
 8006fe0:	1b76      	subs	r6, r6, r5
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	05da      	lsls	r2, r3, #23
 8006fe6:	d52f      	bpl.n	8007048 <_scanf_float+0x358>
 8006fe8:	055b      	lsls	r3, r3, #21
 8006fea:	d510      	bpl.n	800700e <_scanf_float+0x31e>
 8006fec:	455e      	cmp	r6, fp
 8006fee:	f67f aebf 	bls.w	8006d70 <_scanf_float+0x80>
 8006ff2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ff6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ffa:	463a      	mov	r2, r7
 8006ffc:	4640      	mov	r0, r8
 8006ffe:	4798      	blx	r3
 8007000:	6923      	ldr	r3, [r4, #16]
 8007002:	3b01      	subs	r3, #1
 8007004:	6123      	str	r3, [r4, #16]
 8007006:	e7f1      	b.n	8006fec <_scanf_float+0x2fc>
 8007008:	46aa      	mov	sl, r5
 800700a:	9602      	str	r6, [sp, #8]
 800700c:	e7df      	b.n	8006fce <_scanf_float+0x2de>
 800700e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007012:	6923      	ldr	r3, [r4, #16]
 8007014:	2965      	cmp	r1, #101	; 0x65
 8007016:	f103 33ff 	add.w	r3, r3, #4294967295
 800701a:	f106 35ff 	add.w	r5, r6, #4294967295
 800701e:	6123      	str	r3, [r4, #16]
 8007020:	d00c      	beq.n	800703c <_scanf_float+0x34c>
 8007022:	2945      	cmp	r1, #69	; 0x45
 8007024:	d00a      	beq.n	800703c <_scanf_float+0x34c>
 8007026:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800702a:	463a      	mov	r2, r7
 800702c:	4640      	mov	r0, r8
 800702e:	4798      	blx	r3
 8007030:	6923      	ldr	r3, [r4, #16]
 8007032:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007036:	3b01      	subs	r3, #1
 8007038:	1eb5      	subs	r5, r6, #2
 800703a:	6123      	str	r3, [r4, #16]
 800703c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007040:	463a      	mov	r2, r7
 8007042:	4640      	mov	r0, r8
 8007044:	4798      	blx	r3
 8007046:	462e      	mov	r6, r5
 8007048:	6825      	ldr	r5, [r4, #0]
 800704a:	f015 0510 	ands.w	r5, r5, #16
 800704e:	d158      	bne.n	8007102 <_scanf_float+0x412>
 8007050:	7035      	strb	r5, [r6, #0]
 8007052:	6823      	ldr	r3, [r4, #0]
 8007054:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007058:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800705c:	d11c      	bne.n	8007098 <_scanf_float+0x3a8>
 800705e:	9b01      	ldr	r3, [sp, #4]
 8007060:	454b      	cmp	r3, r9
 8007062:	eba3 0209 	sub.w	r2, r3, r9
 8007066:	d124      	bne.n	80070b2 <_scanf_float+0x3c2>
 8007068:	2200      	movs	r2, #0
 800706a:	4659      	mov	r1, fp
 800706c:	4640      	mov	r0, r8
 800706e:	f000 fe9d 	bl	8007dac <_strtod_r>
 8007072:	9b03      	ldr	r3, [sp, #12]
 8007074:	6821      	ldr	r1, [r4, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f011 0f02 	tst.w	r1, #2
 800707c:	ec57 6b10 	vmov	r6, r7, d0
 8007080:	f103 0204 	add.w	r2, r3, #4
 8007084:	d020      	beq.n	80070c8 <_scanf_float+0x3d8>
 8007086:	9903      	ldr	r1, [sp, #12]
 8007088:	600a      	str	r2, [r1, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	e9c3 6700 	strd	r6, r7, [r3]
 8007090:	68e3      	ldr	r3, [r4, #12]
 8007092:	3301      	adds	r3, #1
 8007094:	60e3      	str	r3, [r4, #12]
 8007096:	e66c      	b.n	8006d72 <_scanf_float+0x82>
 8007098:	9b04      	ldr	r3, [sp, #16]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d0e4      	beq.n	8007068 <_scanf_float+0x378>
 800709e:	9905      	ldr	r1, [sp, #20]
 80070a0:	230a      	movs	r3, #10
 80070a2:	462a      	mov	r2, r5
 80070a4:	3101      	adds	r1, #1
 80070a6:	4640      	mov	r0, r8
 80070a8:	f000 ff0a 	bl	8007ec0 <_strtol_r>
 80070ac:	9b04      	ldr	r3, [sp, #16]
 80070ae:	9e05      	ldr	r6, [sp, #20]
 80070b0:	1ac2      	subs	r2, r0, r3
 80070b2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80070b6:	429e      	cmp	r6, r3
 80070b8:	bf28      	it	cs
 80070ba:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80070be:	4912      	ldr	r1, [pc, #72]	; (8007108 <_scanf_float+0x418>)
 80070c0:	4630      	mov	r0, r6
 80070c2:	f000 f82b 	bl	800711c <siprintf>
 80070c6:	e7cf      	b.n	8007068 <_scanf_float+0x378>
 80070c8:	f011 0f04 	tst.w	r1, #4
 80070cc:	9903      	ldr	r1, [sp, #12]
 80070ce:	600a      	str	r2, [r1, #0]
 80070d0:	d1db      	bne.n	800708a <_scanf_float+0x39a>
 80070d2:	f8d3 8000 	ldr.w	r8, [r3]
 80070d6:	ee10 2a10 	vmov	r2, s0
 80070da:	ee10 0a10 	vmov	r0, s0
 80070de:	463b      	mov	r3, r7
 80070e0:	4639      	mov	r1, r7
 80070e2:	f7f9 fd33 	bl	8000b4c <__aeabi_dcmpun>
 80070e6:	b128      	cbz	r0, 80070f4 <_scanf_float+0x404>
 80070e8:	4808      	ldr	r0, [pc, #32]	; (800710c <_scanf_float+0x41c>)
 80070ea:	f000 f811 	bl	8007110 <nanf>
 80070ee:	ed88 0a00 	vstr	s0, [r8]
 80070f2:	e7cd      	b.n	8007090 <_scanf_float+0x3a0>
 80070f4:	4630      	mov	r0, r6
 80070f6:	4639      	mov	r1, r7
 80070f8:	f7f9 fd86 	bl	8000c08 <__aeabi_d2f>
 80070fc:	f8c8 0000 	str.w	r0, [r8]
 8007100:	e7c6      	b.n	8007090 <_scanf_float+0x3a0>
 8007102:	2500      	movs	r5, #0
 8007104:	e635      	b.n	8006d72 <_scanf_float+0x82>
 8007106:	bf00      	nop
 8007108:	0800ace0 	.word	0x0800ace0
 800710c:	0800b0f8 	.word	0x0800b0f8

08007110 <nanf>:
 8007110:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007118 <nanf+0x8>
 8007114:	4770      	bx	lr
 8007116:	bf00      	nop
 8007118:	7fc00000 	.word	0x7fc00000

0800711c <siprintf>:
 800711c:	b40e      	push	{r1, r2, r3}
 800711e:	b500      	push	{lr}
 8007120:	b09c      	sub	sp, #112	; 0x70
 8007122:	ab1d      	add	r3, sp, #116	; 0x74
 8007124:	9002      	str	r0, [sp, #8]
 8007126:	9006      	str	r0, [sp, #24]
 8007128:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800712c:	4809      	ldr	r0, [pc, #36]	; (8007154 <siprintf+0x38>)
 800712e:	9107      	str	r1, [sp, #28]
 8007130:	9104      	str	r1, [sp, #16]
 8007132:	4909      	ldr	r1, [pc, #36]	; (8007158 <siprintf+0x3c>)
 8007134:	f853 2b04 	ldr.w	r2, [r3], #4
 8007138:	9105      	str	r1, [sp, #20]
 800713a:	6800      	ldr	r0, [r0, #0]
 800713c:	9301      	str	r3, [sp, #4]
 800713e:	a902      	add	r1, sp, #8
 8007140:	f002 fea6 	bl	8009e90 <_svfiprintf_r>
 8007144:	9b02      	ldr	r3, [sp, #8]
 8007146:	2200      	movs	r2, #0
 8007148:	701a      	strb	r2, [r3, #0]
 800714a:	b01c      	add	sp, #112	; 0x70
 800714c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007150:	b003      	add	sp, #12
 8007152:	4770      	bx	lr
 8007154:	2000000c 	.word	0x2000000c
 8007158:	ffff0208 	.word	0xffff0208

0800715c <sulp>:
 800715c:	b570      	push	{r4, r5, r6, lr}
 800715e:	4604      	mov	r4, r0
 8007160:	460d      	mov	r5, r1
 8007162:	ec45 4b10 	vmov	d0, r4, r5
 8007166:	4616      	mov	r6, r2
 8007168:	f002 fc2e 	bl	80099c8 <__ulp>
 800716c:	ec51 0b10 	vmov	r0, r1, d0
 8007170:	b17e      	cbz	r6, 8007192 <sulp+0x36>
 8007172:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007176:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800717a:	2b00      	cmp	r3, #0
 800717c:	dd09      	ble.n	8007192 <sulp+0x36>
 800717e:	051b      	lsls	r3, r3, #20
 8007180:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007184:	2400      	movs	r4, #0
 8007186:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800718a:	4622      	mov	r2, r4
 800718c:	462b      	mov	r3, r5
 800718e:	f7f9 fa43 	bl	8000618 <__aeabi_dmul>
 8007192:	bd70      	pop	{r4, r5, r6, pc}
 8007194:	0000      	movs	r0, r0
	...

08007198 <_strtod_l>:
 8007198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800719c:	b0a3      	sub	sp, #140	; 0x8c
 800719e:	461f      	mov	r7, r3
 80071a0:	2300      	movs	r3, #0
 80071a2:	931e      	str	r3, [sp, #120]	; 0x78
 80071a4:	4ba4      	ldr	r3, [pc, #656]	; (8007438 <_strtod_l+0x2a0>)
 80071a6:	9219      	str	r2, [sp, #100]	; 0x64
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	9307      	str	r3, [sp, #28]
 80071ac:	4604      	mov	r4, r0
 80071ae:	4618      	mov	r0, r3
 80071b0:	4688      	mov	r8, r1
 80071b2:	f7f9 f81d 	bl	80001f0 <strlen>
 80071b6:	f04f 0a00 	mov.w	sl, #0
 80071ba:	4605      	mov	r5, r0
 80071bc:	f04f 0b00 	mov.w	fp, #0
 80071c0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80071c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80071c6:	781a      	ldrb	r2, [r3, #0]
 80071c8:	2a2b      	cmp	r2, #43	; 0x2b
 80071ca:	d04c      	beq.n	8007266 <_strtod_l+0xce>
 80071cc:	d839      	bhi.n	8007242 <_strtod_l+0xaa>
 80071ce:	2a0d      	cmp	r2, #13
 80071d0:	d832      	bhi.n	8007238 <_strtod_l+0xa0>
 80071d2:	2a08      	cmp	r2, #8
 80071d4:	d832      	bhi.n	800723c <_strtod_l+0xa4>
 80071d6:	2a00      	cmp	r2, #0
 80071d8:	d03c      	beq.n	8007254 <_strtod_l+0xbc>
 80071da:	2300      	movs	r3, #0
 80071dc:	930e      	str	r3, [sp, #56]	; 0x38
 80071de:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80071e0:	7833      	ldrb	r3, [r6, #0]
 80071e2:	2b30      	cmp	r3, #48	; 0x30
 80071e4:	f040 80b4 	bne.w	8007350 <_strtod_l+0x1b8>
 80071e8:	7873      	ldrb	r3, [r6, #1]
 80071ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80071ee:	2b58      	cmp	r3, #88	; 0x58
 80071f0:	d16c      	bne.n	80072cc <_strtod_l+0x134>
 80071f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071f4:	9301      	str	r3, [sp, #4]
 80071f6:	ab1e      	add	r3, sp, #120	; 0x78
 80071f8:	9702      	str	r7, [sp, #8]
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	4a8f      	ldr	r2, [pc, #572]	; (800743c <_strtod_l+0x2a4>)
 80071fe:	ab1f      	add	r3, sp, #124	; 0x7c
 8007200:	a91d      	add	r1, sp, #116	; 0x74
 8007202:	4620      	mov	r0, r4
 8007204:	f001 fd40 	bl	8008c88 <__gethex>
 8007208:	f010 0707 	ands.w	r7, r0, #7
 800720c:	4605      	mov	r5, r0
 800720e:	d005      	beq.n	800721c <_strtod_l+0x84>
 8007210:	2f06      	cmp	r7, #6
 8007212:	d12a      	bne.n	800726a <_strtod_l+0xd2>
 8007214:	3601      	adds	r6, #1
 8007216:	2300      	movs	r3, #0
 8007218:	961d      	str	r6, [sp, #116]	; 0x74
 800721a:	930e      	str	r3, [sp, #56]	; 0x38
 800721c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800721e:	2b00      	cmp	r3, #0
 8007220:	f040 8596 	bne.w	8007d50 <_strtod_l+0xbb8>
 8007224:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007226:	b1db      	cbz	r3, 8007260 <_strtod_l+0xc8>
 8007228:	4652      	mov	r2, sl
 800722a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800722e:	ec43 2b10 	vmov	d0, r2, r3
 8007232:	b023      	add	sp, #140	; 0x8c
 8007234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007238:	2a20      	cmp	r2, #32
 800723a:	d1ce      	bne.n	80071da <_strtod_l+0x42>
 800723c:	3301      	adds	r3, #1
 800723e:	931d      	str	r3, [sp, #116]	; 0x74
 8007240:	e7c0      	b.n	80071c4 <_strtod_l+0x2c>
 8007242:	2a2d      	cmp	r2, #45	; 0x2d
 8007244:	d1c9      	bne.n	80071da <_strtod_l+0x42>
 8007246:	2201      	movs	r2, #1
 8007248:	920e      	str	r2, [sp, #56]	; 0x38
 800724a:	1c5a      	adds	r2, r3, #1
 800724c:	921d      	str	r2, [sp, #116]	; 0x74
 800724e:	785b      	ldrb	r3, [r3, #1]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d1c4      	bne.n	80071de <_strtod_l+0x46>
 8007254:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007256:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800725a:	2b00      	cmp	r3, #0
 800725c:	f040 8576 	bne.w	8007d4c <_strtod_l+0xbb4>
 8007260:	4652      	mov	r2, sl
 8007262:	465b      	mov	r3, fp
 8007264:	e7e3      	b.n	800722e <_strtod_l+0x96>
 8007266:	2200      	movs	r2, #0
 8007268:	e7ee      	b.n	8007248 <_strtod_l+0xb0>
 800726a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800726c:	b13a      	cbz	r2, 800727e <_strtod_l+0xe6>
 800726e:	2135      	movs	r1, #53	; 0x35
 8007270:	a820      	add	r0, sp, #128	; 0x80
 8007272:	f002 fcb4 	bl	8009bde <__copybits>
 8007276:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007278:	4620      	mov	r0, r4
 800727a:	f002 f879 	bl	8009370 <_Bfree>
 800727e:	3f01      	subs	r7, #1
 8007280:	2f05      	cmp	r7, #5
 8007282:	d807      	bhi.n	8007294 <_strtod_l+0xfc>
 8007284:	e8df f007 	tbb	[pc, r7]
 8007288:	1d180b0e 	.word	0x1d180b0e
 800728c:	030e      	.short	0x030e
 800728e:	f04f 0b00 	mov.w	fp, #0
 8007292:	46da      	mov	sl, fp
 8007294:	0728      	lsls	r0, r5, #28
 8007296:	d5c1      	bpl.n	800721c <_strtod_l+0x84>
 8007298:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800729c:	e7be      	b.n	800721c <_strtod_l+0x84>
 800729e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80072a2:	e7f7      	b.n	8007294 <_strtod_l+0xfc>
 80072a4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80072a8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80072aa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80072ae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80072b2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80072b6:	e7ed      	b.n	8007294 <_strtod_l+0xfc>
 80072b8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8007440 <_strtod_l+0x2a8>
 80072bc:	f04f 0a00 	mov.w	sl, #0
 80072c0:	e7e8      	b.n	8007294 <_strtod_l+0xfc>
 80072c2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80072c6:	f04f 3aff 	mov.w	sl, #4294967295
 80072ca:	e7e3      	b.n	8007294 <_strtod_l+0xfc>
 80072cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	921d      	str	r2, [sp, #116]	; 0x74
 80072d2:	785b      	ldrb	r3, [r3, #1]
 80072d4:	2b30      	cmp	r3, #48	; 0x30
 80072d6:	d0f9      	beq.n	80072cc <_strtod_l+0x134>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d09f      	beq.n	800721c <_strtod_l+0x84>
 80072dc:	2301      	movs	r3, #1
 80072de:	f04f 0900 	mov.w	r9, #0
 80072e2:	9304      	str	r3, [sp, #16]
 80072e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80072e6:	930a      	str	r3, [sp, #40]	; 0x28
 80072e8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80072ec:	464f      	mov	r7, r9
 80072ee:	220a      	movs	r2, #10
 80072f0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80072f2:	7806      	ldrb	r6, [r0, #0]
 80072f4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80072f8:	b2d9      	uxtb	r1, r3
 80072fa:	2909      	cmp	r1, #9
 80072fc:	d92a      	bls.n	8007354 <_strtod_l+0x1bc>
 80072fe:	9907      	ldr	r1, [sp, #28]
 8007300:	462a      	mov	r2, r5
 8007302:	f002 fedd 	bl	800a0c0 <strncmp>
 8007306:	b398      	cbz	r0, 8007370 <_strtod_l+0x1d8>
 8007308:	2000      	movs	r0, #0
 800730a:	4633      	mov	r3, r6
 800730c:	463d      	mov	r5, r7
 800730e:	9007      	str	r0, [sp, #28]
 8007310:	4602      	mov	r2, r0
 8007312:	2b65      	cmp	r3, #101	; 0x65
 8007314:	d001      	beq.n	800731a <_strtod_l+0x182>
 8007316:	2b45      	cmp	r3, #69	; 0x45
 8007318:	d118      	bne.n	800734c <_strtod_l+0x1b4>
 800731a:	b91d      	cbnz	r5, 8007324 <_strtod_l+0x18c>
 800731c:	9b04      	ldr	r3, [sp, #16]
 800731e:	4303      	orrs	r3, r0
 8007320:	d098      	beq.n	8007254 <_strtod_l+0xbc>
 8007322:	2500      	movs	r5, #0
 8007324:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8007328:	f108 0301 	add.w	r3, r8, #1
 800732c:	931d      	str	r3, [sp, #116]	; 0x74
 800732e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007332:	2b2b      	cmp	r3, #43	; 0x2b
 8007334:	d075      	beq.n	8007422 <_strtod_l+0x28a>
 8007336:	2b2d      	cmp	r3, #45	; 0x2d
 8007338:	d07b      	beq.n	8007432 <_strtod_l+0x29a>
 800733a:	f04f 0c00 	mov.w	ip, #0
 800733e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007342:	2909      	cmp	r1, #9
 8007344:	f240 8082 	bls.w	800744c <_strtod_l+0x2b4>
 8007348:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800734c:	2600      	movs	r6, #0
 800734e:	e09d      	b.n	800748c <_strtod_l+0x2f4>
 8007350:	2300      	movs	r3, #0
 8007352:	e7c4      	b.n	80072de <_strtod_l+0x146>
 8007354:	2f08      	cmp	r7, #8
 8007356:	bfd8      	it	le
 8007358:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800735a:	f100 0001 	add.w	r0, r0, #1
 800735e:	bfda      	itte	le
 8007360:	fb02 3301 	mlale	r3, r2, r1, r3
 8007364:	9309      	strle	r3, [sp, #36]	; 0x24
 8007366:	fb02 3909 	mlagt	r9, r2, r9, r3
 800736a:	3701      	adds	r7, #1
 800736c:	901d      	str	r0, [sp, #116]	; 0x74
 800736e:	e7bf      	b.n	80072f0 <_strtod_l+0x158>
 8007370:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007372:	195a      	adds	r2, r3, r5
 8007374:	921d      	str	r2, [sp, #116]	; 0x74
 8007376:	5d5b      	ldrb	r3, [r3, r5]
 8007378:	2f00      	cmp	r7, #0
 800737a:	d037      	beq.n	80073ec <_strtod_l+0x254>
 800737c:	9007      	str	r0, [sp, #28]
 800737e:	463d      	mov	r5, r7
 8007380:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007384:	2a09      	cmp	r2, #9
 8007386:	d912      	bls.n	80073ae <_strtod_l+0x216>
 8007388:	2201      	movs	r2, #1
 800738a:	e7c2      	b.n	8007312 <_strtod_l+0x17a>
 800738c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800738e:	1c5a      	adds	r2, r3, #1
 8007390:	921d      	str	r2, [sp, #116]	; 0x74
 8007392:	785b      	ldrb	r3, [r3, #1]
 8007394:	3001      	adds	r0, #1
 8007396:	2b30      	cmp	r3, #48	; 0x30
 8007398:	d0f8      	beq.n	800738c <_strtod_l+0x1f4>
 800739a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800739e:	2a08      	cmp	r2, #8
 80073a0:	f200 84db 	bhi.w	8007d5a <_strtod_l+0xbc2>
 80073a4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80073a6:	9007      	str	r0, [sp, #28]
 80073a8:	2000      	movs	r0, #0
 80073aa:	920a      	str	r2, [sp, #40]	; 0x28
 80073ac:	4605      	mov	r5, r0
 80073ae:	3b30      	subs	r3, #48	; 0x30
 80073b0:	f100 0201 	add.w	r2, r0, #1
 80073b4:	d014      	beq.n	80073e0 <_strtod_l+0x248>
 80073b6:	9907      	ldr	r1, [sp, #28]
 80073b8:	4411      	add	r1, r2
 80073ba:	9107      	str	r1, [sp, #28]
 80073bc:	462a      	mov	r2, r5
 80073be:	eb00 0e05 	add.w	lr, r0, r5
 80073c2:	210a      	movs	r1, #10
 80073c4:	4572      	cmp	r2, lr
 80073c6:	d113      	bne.n	80073f0 <_strtod_l+0x258>
 80073c8:	182a      	adds	r2, r5, r0
 80073ca:	2a08      	cmp	r2, #8
 80073cc:	f105 0501 	add.w	r5, r5, #1
 80073d0:	4405      	add	r5, r0
 80073d2:	dc1c      	bgt.n	800740e <_strtod_l+0x276>
 80073d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073d6:	220a      	movs	r2, #10
 80073d8:	fb02 3301 	mla	r3, r2, r1, r3
 80073dc:	9309      	str	r3, [sp, #36]	; 0x24
 80073de:	2200      	movs	r2, #0
 80073e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80073e2:	1c59      	adds	r1, r3, #1
 80073e4:	911d      	str	r1, [sp, #116]	; 0x74
 80073e6:	785b      	ldrb	r3, [r3, #1]
 80073e8:	4610      	mov	r0, r2
 80073ea:	e7c9      	b.n	8007380 <_strtod_l+0x1e8>
 80073ec:	4638      	mov	r0, r7
 80073ee:	e7d2      	b.n	8007396 <_strtod_l+0x1fe>
 80073f0:	2a08      	cmp	r2, #8
 80073f2:	dc04      	bgt.n	80073fe <_strtod_l+0x266>
 80073f4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80073f6:	434e      	muls	r6, r1
 80073f8:	9609      	str	r6, [sp, #36]	; 0x24
 80073fa:	3201      	adds	r2, #1
 80073fc:	e7e2      	b.n	80073c4 <_strtod_l+0x22c>
 80073fe:	f102 0c01 	add.w	ip, r2, #1
 8007402:	f1bc 0f10 	cmp.w	ip, #16
 8007406:	bfd8      	it	le
 8007408:	fb01 f909 	mulle.w	r9, r1, r9
 800740c:	e7f5      	b.n	80073fa <_strtod_l+0x262>
 800740e:	2d10      	cmp	r5, #16
 8007410:	bfdc      	itt	le
 8007412:	220a      	movle	r2, #10
 8007414:	fb02 3909 	mlale	r9, r2, r9, r3
 8007418:	e7e1      	b.n	80073de <_strtod_l+0x246>
 800741a:	2300      	movs	r3, #0
 800741c:	9307      	str	r3, [sp, #28]
 800741e:	2201      	movs	r2, #1
 8007420:	e77c      	b.n	800731c <_strtod_l+0x184>
 8007422:	f04f 0c00 	mov.w	ip, #0
 8007426:	f108 0302 	add.w	r3, r8, #2
 800742a:	931d      	str	r3, [sp, #116]	; 0x74
 800742c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007430:	e785      	b.n	800733e <_strtod_l+0x1a6>
 8007432:	f04f 0c01 	mov.w	ip, #1
 8007436:	e7f6      	b.n	8007426 <_strtod_l+0x28e>
 8007438:	0800af38 	.word	0x0800af38
 800743c:	0800ace8 	.word	0x0800ace8
 8007440:	7ff00000 	.word	0x7ff00000
 8007444:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007446:	1c59      	adds	r1, r3, #1
 8007448:	911d      	str	r1, [sp, #116]	; 0x74
 800744a:	785b      	ldrb	r3, [r3, #1]
 800744c:	2b30      	cmp	r3, #48	; 0x30
 800744e:	d0f9      	beq.n	8007444 <_strtod_l+0x2ac>
 8007450:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8007454:	2908      	cmp	r1, #8
 8007456:	f63f af79 	bhi.w	800734c <_strtod_l+0x1b4>
 800745a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800745e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007460:	9308      	str	r3, [sp, #32]
 8007462:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007464:	1c59      	adds	r1, r3, #1
 8007466:	911d      	str	r1, [sp, #116]	; 0x74
 8007468:	785b      	ldrb	r3, [r3, #1]
 800746a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800746e:	2e09      	cmp	r6, #9
 8007470:	d937      	bls.n	80074e2 <_strtod_l+0x34a>
 8007472:	9e08      	ldr	r6, [sp, #32]
 8007474:	1b89      	subs	r1, r1, r6
 8007476:	2908      	cmp	r1, #8
 8007478:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800747c:	dc02      	bgt.n	8007484 <_strtod_l+0x2ec>
 800747e:	4576      	cmp	r6, lr
 8007480:	bfa8      	it	ge
 8007482:	4676      	movge	r6, lr
 8007484:	f1bc 0f00 	cmp.w	ip, #0
 8007488:	d000      	beq.n	800748c <_strtod_l+0x2f4>
 800748a:	4276      	negs	r6, r6
 800748c:	2d00      	cmp	r5, #0
 800748e:	d14f      	bne.n	8007530 <_strtod_l+0x398>
 8007490:	9904      	ldr	r1, [sp, #16]
 8007492:	4301      	orrs	r1, r0
 8007494:	f47f aec2 	bne.w	800721c <_strtod_l+0x84>
 8007498:	2a00      	cmp	r2, #0
 800749a:	f47f aedb 	bne.w	8007254 <_strtod_l+0xbc>
 800749e:	2b69      	cmp	r3, #105	; 0x69
 80074a0:	d027      	beq.n	80074f2 <_strtod_l+0x35a>
 80074a2:	dc24      	bgt.n	80074ee <_strtod_l+0x356>
 80074a4:	2b49      	cmp	r3, #73	; 0x49
 80074a6:	d024      	beq.n	80074f2 <_strtod_l+0x35a>
 80074a8:	2b4e      	cmp	r3, #78	; 0x4e
 80074aa:	f47f aed3 	bne.w	8007254 <_strtod_l+0xbc>
 80074ae:	499e      	ldr	r1, [pc, #632]	; (8007728 <_strtod_l+0x590>)
 80074b0:	a81d      	add	r0, sp, #116	; 0x74
 80074b2:	f001 fe41 	bl	8009138 <__match>
 80074b6:	2800      	cmp	r0, #0
 80074b8:	f43f aecc 	beq.w	8007254 <_strtod_l+0xbc>
 80074bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	2b28      	cmp	r3, #40	; 0x28
 80074c2:	d12d      	bne.n	8007520 <_strtod_l+0x388>
 80074c4:	4999      	ldr	r1, [pc, #612]	; (800772c <_strtod_l+0x594>)
 80074c6:	aa20      	add	r2, sp, #128	; 0x80
 80074c8:	a81d      	add	r0, sp, #116	; 0x74
 80074ca:	f001 fe49 	bl	8009160 <__hexnan>
 80074ce:	2805      	cmp	r0, #5
 80074d0:	d126      	bne.n	8007520 <_strtod_l+0x388>
 80074d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074d4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80074d8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80074dc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80074e0:	e69c      	b.n	800721c <_strtod_l+0x84>
 80074e2:	210a      	movs	r1, #10
 80074e4:	fb01 3e0e 	mla	lr, r1, lr, r3
 80074e8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80074ec:	e7b9      	b.n	8007462 <_strtod_l+0x2ca>
 80074ee:	2b6e      	cmp	r3, #110	; 0x6e
 80074f0:	e7db      	b.n	80074aa <_strtod_l+0x312>
 80074f2:	498f      	ldr	r1, [pc, #572]	; (8007730 <_strtod_l+0x598>)
 80074f4:	a81d      	add	r0, sp, #116	; 0x74
 80074f6:	f001 fe1f 	bl	8009138 <__match>
 80074fa:	2800      	cmp	r0, #0
 80074fc:	f43f aeaa 	beq.w	8007254 <_strtod_l+0xbc>
 8007500:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007502:	498c      	ldr	r1, [pc, #560]	; (8007734 <_strtod_l+0x59c>)
 8007504:	3b01      	subs	r3, #1
 8007506:	a81d      	add	r0, sp, #116	; 0x74
 8007508:	931d      	str	r3, [sp, #116]	; 0x74
 800750a:	f001 fe15 	bl	8009138 <__match>
 800750e:	b910      	cbnz	r0, 8007516 <_strtod_l+0x37e>
 8007510:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007512:	3301      	adds	r3, #1
 8007514:	931d      	str	r3, [sp, #116]	; 0x74
 8007516:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8007744 <_strtod_l+0x5ac>
 800751a:	f04f 0a00 	mov.w	sl, #0
 800751e:	e67d      	b.n	800721c <_strtod_l+0x84>
 8007520:	4885      	ldr	r0, [pc, #532]	; (8007738 <_strtod_l+0x5a0>)
 8007522:	f002 fdb5 	bl	800a090 <nan>
 8007526:	ed8d 0b04 	vstr	d0, [sp, #16]
 800752a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800752e:	e675      	b.n	800721c <_strtod_l+0x84>
 8007530:	9b07      	ldr	r3, [sp, #28]
 8007532:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007534:	1af3      	subs	r3, r6, r3
 8007536:	2f00      	cmp	r7, #0
 8007538:	bf08      	it	eq
 800753a:	462f      	moveq	r7, r5
 800753c:	2d10      	cmp	r5, #16
 800753e:	9308      	str	r3, [sp, #32]
 8007540:	46a8      	mov	r8, r5
 8007542:	bfa8      	it	ge
 8007544:	f04f 0810 	movge.w	r8, #16
 8007548:	f7f8 ffec 	bl	8000524 <__aeabi_ui2d>
 800754c:	2d09      	cmp	r5, #9
 800754e:	4682      	mov	sl, r0
 8007550:	468b      	mov	fp, r1
 8007552:	dd13      	ble.n	800757c <_strtod_l+0x3e4>
 8007554:	4b79      	ldr	r3, [pc, #484]	; (800773c <_strtod_l+0x5a4>)
 8007556:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800755a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800755e:	f7f9 f85b 	bl	8000618 <__aeabi_dmul>
 8007562:	4682      	mov	sl, r0
 8007564:	4648      	mov	r0, r9
 8007566:	468b      	mov	fp, r1
 8007568:	f7f8 ffdc 	bl	8000524 <__aeabi_ui2d>
 800756c:	4602      	mov	r2, r0
 800756e:	460b      	mov	r3, r1
 8007570:	4650      	mov	r0, sl
 8007572:	4659      	mov	r1, fp
 8007574:	f7f8 fe9a 	bl	80002ac <__adddf3>
 8007578:	4682      	mov	sl, r0
 800757a:	468b      	mov	fp, r1
 800757c:	2d0f      	cmp	r5, #15
 800757e:	dc38      	bgt.n	80075f2 <_strtod_l+0x45a>
 8007580:	9b08      	ldr	r3, [sp, #32]
 8007582:	2b00      	cmp	r3, #0
 8007584:	f43f ae4a 	beq.w	800721c <_strtod_l+0x84>
 8007588:	dd24      	ble.n	80075d4 <_strtod_l+0x43c>
 800758a:	2b16      	cmp	r3, #22
 800758c:	dc0b      	bgt.n	80075a6 <_strtod_l+0x40e>
 800758e:	4d6b      	ldr	r5, [pc, #428]	; (800773c <_strtod_l+0x5a4>)
 8007590:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007594:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007598:	4652      	mov	r2, sl
 800759a:	465b      	mov	r3, fp
 800759c:	f7f9 f83c 	bl	8000618 <__aeabi_dmul>
 80075a0:	4682      	mov	sl, r0
 80075a2:	468b      	mov	fp, r1
 80075a4:	e63a      	b.n	800721c <_strtod_l+0x84>
 80075a6:	9a08      	ldr	r2, [sp, #32]
 80075a8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80075ac:	4293      	cmp	r3, r2
 80075ae:	db20      	blt.n	80075f2 <_strtod_l+0x45a>
 80075b0:	4c62      	ldr	r4, [pc, #392]	; (800773c <_strtod_l+0x5a4>)
 80075b2:	f1c5 050f 	rsb	r5, r5, #15
 80075b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80075ba:	4652      	mov	r2, sl
 80075bc:	465b      	mov	r3, fp
 80075be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075c2:	f7f9 f829 	bl	8000618 <__aeabi_dmul>
 80075c6:	9b08      	ldr	r3, [sp, #32]
 80075c8:	1b5d      	subs	r5, r3, r5
 80075ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80075ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80075d2:	e7e3      	b.n	800759c <_strtod_l+0x404>
 80075d4:	9b08      	ldr	r3, [sp, #32]
 80075d6:	3316      	adds	r3, #22
 80075d8:	db0b      	blt.n	80075f2 <_strtod_l+0x45a>
 80075da:	9b07      	ldr	r3, [sp, #28]
 80075dc:	4a57      	ldr	r2, [pc, #348]	; (800773c <_strtod_l+0x5a4>)
 80075de:	1b9e      	subs	r6, r3, r6
 80075e0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80075e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80075e8:	4650      	mov	r0, sl
 80075ea:	4659      	mov	r1, fp
 80075ec:	f7f9 f93e 	bl	800086c <__aeabi_ddiv>
 80075f0:	e7d6      	b.n	80075a0 <_strtod_l+0x408>
 80075f2:	9b08      	ldr	r3, [sp, #32]
 80075f4:	eba5 0808 	sub.w	r8, r5, r8
 80075f8:	4498      	add	r8, r3
 80075fa:	f1b8 0f00 	cmp.w	r8, #0
 80075fe:	dd71      	ble.n	80076e4 <_strtod_l+0x54c>
 8007600:	f018 030f 	ands.w	r3, r8, #15
 8007604:	d00a      	beq.n	800761c <_strtod_l+0x484>
 8007606:	494d      	ldr	r1, [pc, #308]	; (800773c <_strtod_l+0x5a4>)
 8007608:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800760c:	4652      	mov	r2, sl
 800760e:	465b      	mov	r3, fp
 8007610:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007614:	f7f9 f800 	bl	8000618 <__aeabi_dmul>
 8007618:	4682      	mov	sl, r0
 800761a:	468b      	mov	fp, r1
 800761c:	f038 080f 	bics.w	r8, r8, #15
 8007620:	d04d      	beq.n	80076be <_strtod_l+0x526>
 8007622:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007626:	dd22      	ble.n	800766e <_strtod_l+0x4d6>
 8007628:	2500      	movs	r5, #0
 800762a:	462e      	mov	r6, r5
 800762c:	9509      	str	r5, [sp, #36]	; 0x24
 800762e:	9507      	str	r5, [sp, #28]
 8007630:	2322      	movs	r3, #34	; 0x22
 8007632:	f8df b110 	ldr.w	fp, [pc, #272]	; 8007744 <_strtod_l+0x5ac>
 8007636:	6023      	str	r3, [r4, #0]
 8007638:	f04f 0a00 	mov.w	sl, #0
 800763c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763e:	2b00      	cmp	r3, #0
 8007640:	f43f adec 	beq.w	800721c <_strtod_l+0x84>
 8007644:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007646:	4620      	mov	r0, r4
 8007648:	f001 fe92 	bl	8009370 <_Bfree>
 800764c:	9907      	ldr	r1, [sp, #28]
 800764e:	4620      	mov	r0, r4
 8007650:	f001 fe8e 	bl	8009370 <_Bfree>
 8007654:	4631      	mov	r1, r6
 8007656:	4620      	mov	r0, r4
 8007658:	f001 fe8a 	bl	8009370 <_Bfree>
 800765c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800765e:	4620      	mov	r0, r4
 8007660:	f001 fe86 	bl	8009370 <_Bfree>
 8007664:	4629      	mov	r1, r5
 8007666:	4620      	mov	r0, r4
 8007668:	f001 fe82 	bl	8009370 <_Bfree>
 800766c:	e5d6      	b.n	800721c <_strtod_l+0x84>
 800766e:	2300      	movs	r3, #0
 8007670:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007674:	4650      	mov	r0, sl
 8007676:	4659      	mov	r1, fp
 8007678:	4699      	mov	r9, r3
 800767a:	f1b8 0f01 	cmp.w	r8, #1
 800767e:	dc21      	bgt.n	80076c4 <_strtod_l+0x52c>
 8007680:	b10b      	cbz	r3, 8007686 <_strtod_l+0x4ee>
 8007682:	4682      	mov	sl, r0
 8007684:	468b      	mov	fp, r1
 8007686:	4b2e      	ldr	r3, [pc, #184]	; (8007740 <_strtod_l+0x5a8>)
 8007688:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800768c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007690:	4652      	mov	r2, sl
 8007692:	465b      	mov	r3, fp
 8007694:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007698:	f7f8 ffbe 	bl	8000618 <__aeabi_dmul>
 800769c:	4b29      	ldr	r3, [pc, #164]	; (8007744 <_strtod_l+0x5ac>)
 800769e:	460a      	mov	r2, r1
 80076a0:	400b      	ands	r3, r1
 80076a2:	4929      	ldr	r1, [pc, #164]	; (8007748 <_strtod_l+0x5b0>)
 80076a4:	428b      	cmp	r3, r1
 80076a6:	4682      	mov	sl, r0
 80076a8:	d8be      	bhi.n	8007628 <_strtod_l+0x490>
 80076aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80076ae:	428b      	cmp	r3, r1
 80076b0:	bf86      	itte	hi
 80076b2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800774c <_strtod_l+0x5b4>
 80076b6:	f04f 3aff 	movhi.w	sl, #4294967295
 80076ba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80076be:	2300      	movs	r3, #0
 80076c0:	9304      	str	r3, [sp, #16]
 80076c2:	e081      	b.n	80077c8 <_strtod_l+0x630>
 80076c4:	f018 0f01 	tst.w	r8, #1
 80076c8:	d007      	beq.n	80076da <_strtod_l+0x542>
 80076ca:	4b1d      	ldr	r3, [pc, #116]	; (8007740 <_strtod_l+0x5a8>)
 80076cc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80076d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d4:	f7f8 ffa0 	bl	8000618 <__aeabi_dmul>
 80076d8:	2301      	movs	r3, #1
 80076da:	f109 0901 	add.w	r9, r9, #1
 80076de:	ea4f 0868 	mov.w	r8, r8, asr #1
 80076e2:	e7ca      	b.n	800767a <_strtod_l+0x4e2>
 80076e4:	d0eb      	beq.n	80076be <_strtod_l+0x526>
 80076e6:	f1c8 0800 	rsb	r8, r8, #0
 80076ea:	f018 020f 	ands.w	r2, r8, #15
 80076ee:	d00a      	beq.n	8007706 <_strtod_l+0x56e>
 80076f0:	4b12      	ldr	r3, [pc, #72]	; (800773c <_strtod_l+0x5a4>)
 80076f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076f6:	4650      	mov	r0, sl
 80076f8:	4659      	mov	r1, fp
 80076fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fe:	f7f9 f8b5 	bl	800086c <__aeabi_ddiv>
 8007702:	4682      	mov	sl, r0
 8007704:	468b      	mov	fp, r1
 8007706:	ea5f 1828 	movs.w	r8, r8, asr #4
 800770a:	d0d8      	beq.n	80076be <_strtod_l+0x526>
 800770c:	f1b8 0f1f 	cmp.w	r8, #31
 8007710:	dd1e      	ble.n	8007750 <_strtod_l+0x5b8>
 8007712:	2500      	movs	r5, #0
 8007714:	462e      	mov	r6, r5
 8007716:	9509      	str	r5, [sp, #36]	; 0x24
 8007718:	9507      	str	r5, [sp, #28]
 800771a:	2322      	movs	r3, #34	; 0x22
 800771c:	f04f 0a00 	mov.w	sl, #0
 8007720:	f04f 0b00 	mov.w	fp, #0
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	e789      	b.n	800763c <_strtod_l+0x4a4>
 8007728:	0800acb9 	.word	0x0800acb9
 800772c:	0800acfc 	.word	0x0800acfc
 8007730:	0800acb1 	.word	0x0800acb1
 8007734:	0800ae3c 	.word	0x0800ae3c
 8007738:	0800b0f8 	.word	0x0800b0f8
 800773c:	0800afd8 	.word	0x0800afd8
 8007740:	0800afb0 	.word	0x0800afb0
 8007744:	7ff00000 	.word	0x7ff00000
 8007748:	7ca00000 	.word	0x7ca00000
 800774c:	7fefffff 	.word	0x7fefffff
 8007750:	f018 0310 	ands.w	r3, r8, #16
 8007754:	bf18      	it	ne
 8007756:	236a      	movne	r3, #106	; 0x6a
 8007758:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8007b10 <_strtod_l+0x978>
 800775c:	9304      	str	r3, [sp, #16]
 800775e:	4650      	mov	r0, sl
 8007760:	4659      	mov	r1, fp
 8007762:	2300      	movs	r3, #0
 8007764:	f018 0f01 	tst.w	r8, #1
 8007768:	d004      	beq.n	8007774 <_strtod_l+0x5dc>
 800776a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800776e:	f7f8 ff53 	bl	8000618 <__aeabi_dmul>
 8007772:	2301      	movs	r3, #1
 8007774:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007778:	f109 0908 	add.w	r9, r9, #8
 800777c:	d1f2      	bne.n	8007764 <_strtod_l+0x5cc>
 800777e:	b10b      	cbz	r3, 8007784 <_strtod_l+0x5ec>
 8007780:	4682      	mov	sl, r0
 8007782:	468b      	mov	fp, r1
 8007784:	9b04      	ldr	r3, [sp, #16]
 8007786:	b1bb      	cbz	r3, 80077b8 <_strtod_l+0x620>
 8007788:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800778c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007790:	2b00      	cmp	r3, #0
 8007792:	4659      	mov	r1, fp
 8007794:	dd10      	ble.n	80077b8 <_strtod_l+0x620>
 8007796:	2b1f      	cmp	r3, #31
 8007798:	f340 8128 	ble.w	80079ec <_strtod_l+0x854>
 800779c:	2b34      	cmp	r3, #52	; 0x34
 800779e:	bfde      	ittt	le
 80077a0:	3b20      	suble	r3, #32
 80077a2:	f04f 32ff 	movle.w	r2, #4294967295
 80077a6:	fa02 f303 	lslle.w	r3, r2, r3
 80077aa:	f04f 0a00 	mov.w	sl, #0
 80077ae:	bfcc      	ite	gt
 80077b0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80077b4:	ea03 0b01 	andle.w	fp, r3, r1
 80077b8:	2200      	movs	r2, #0
 80077ba:	2300      	movs	r3, #0
 80077bc:	4650      	mov	r0, sl
 80077be:	4659      	mov	r1, fp
 80077c0:	f7f9 f992 	bl	8000ae8 <__aeabi_dcmpeq>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d1a4      	bne.n	8007712 <_strtod_l+0x57a>
 80077c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ca:	9300      	str	r3, [sp, #0]
 80077cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80077ce:	462b      	mov	r3, r5
 80077d0:	463a      	mov	r2, r7
 80077d2:	4620      	mov	r0, r4
 80077d4:	f001 fe38 	bl	8009448 <__s2b>
 80077d8:	9009      	str	r0, [sp, #36]	; 0x24
 80077da:	2800      	cmp	r0, #0
 80077dc:	f43f af24 	beq.w	8007628 <_strtod_l+0x490>
 80077e0:	9b07      	ldr	r3, [sp, #28]
 80077e2:	1b9e      	subs	r6, r3, r6
 80077e4:	9b08      	ldr	r3, [sp, #32]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	bfb4      	ite	lt
 80077ea:	4633      	movlt	r3, r6
 80077ec:	2300      	movge	r3, #0
 80077ee:	9310      	str	r3, [sp, #64]	; 0x40
 80077f0:	9b08      	ldr	r3, [sp, #32]
 80077f2:	2500      	movs	r5, #0
 80077f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80077f8:	9318      	str	r3, [sp, #96]	; 0x60
 80077fa:	462e      	mov	r6, r5
 80077fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077fe:	4620      	mov	r0, r4
 8007800:	6859      	ldr	r1, [r3, #4]
 8007802:	f001 fd75 	bl	80092f0 <_Balloc>
 8007806:	9007      	str	r0, [sp, #28]
 8007808:	2800      	cmp	r0, #0
 800780a:	f43f af11 	beq.w	8007630 <_strtod_l+0x498>
 800780e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007810:	691a      	ldr	r2, [r3, #16]
 8007812:	3202      	adds	r2, #2
 8007814:	f103 010c 	add.w	r1, r3, #12
 8007818:	0092      	lsls	r2, r2, #2
 800781a:	300c      	adds	r0, #12
 800781c:	f001 fd5a 	bl	80092d4 <memcpy>
 8007820:	ec4b ab10 	vmov	d0, sl, fp
 8007824:	aa20      	add	r2, sp, #128	; 0x80
 8007826:	a91f      	add	r1, sp, #124	; 0x7c
 8007828:	4620      	mov	r0, r4
 800782a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800782e:	f002 f947 	bl	8009ac0 <__d2b>
 8007832:	901e      	str	r0, [sp, #120]	; 0x78
 8007834:	2800      	cmp	r0, #0
 8007836:	f43f aefb 	beq.w	8007630 <_strtod_l+0x498>
 800783a:	2101      	movs	r1, #1
 800783c:	4620      	mov	r0, r4
 800783e:	f001 fe9d 	bl	800957c <__i2b>
 8007842:	4606      	mov	r6, r0
 8007844:	2800      	cmp	r0, #0
 8007846:	f43f aef3 	beq.w	8007630 <_strtod_l+0x498>
 800784a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800784c:	9904      	ldr	r1, [sp, #16]
 800784e:	2b00      	cmp	r3, #0
 8007850:	bfab      	itete	ge
 8007852:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8007854:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8007856:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007858:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800785c:	bfac      	ite	ge
 800785e:	eb03 0902 	addge.w	r9, r3, r2
 8007862:	1ad7      	sublt	r7, r2, r3
 8007864:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007866:	eba3 0801 	sub.w	r8, r3, r1
 800786a:	4490      	add	r8, r2
 800786c:	4ba3      	ldr	r3, [pc, #652]	; (8007afc <_strtod_l+0x964>)
 800786e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007872:	4598      	cmp	r8, r3
 8007874:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007878:	f280 80cc 	bge.w	8007a14 <_strtod_l+0x87c>
 800787c:	eba3 0308 	sub.w	r3, r3, r8
 8007880:	2b1f      	cmp	r3, #31
 8007882:	eba2 0203 	sub.w	r2, r2, r3
 8007886:	f04f 0101 	mov.w	r1, #1
 800788a:	f300 80b6 	bgt.w	80079fa <_strtod_l+0x862>
 800788e:	fa01 f303 	lsl.w	r3, r1, r3
 8007892:	9311      	str	r3, [sp, #68]	; 0x44
 8007894:	2300      	movs	r3, #0
 8007896:	930c      	str	r3, [sp, #48]	; 0x30
 8007898:	eb09 0802 	add.w	r8, r9, r2
 800789c:	9b04      	ldr	r3, [sp, #16]
 800789e:	45c1      	cmp	r9, r8
 80078a0:	4417      	add	r7, r2
 80078a2:	441f      	add	r7, r3
 80078a4:	464b      	mov	r3, r9
 80078a6:	bfa8      	it	ge
 80078a8:	4643      	movge	r3, r8
 80078aa:	42bb      	cmp	r3, r7
 80078ac:	bfa8      	it	ge
 80078ae:	463b      	movge	r3, r7
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	bfc2      	ittt	gt
 80078b4:	eba8 0803 	subgt.w	r8, r8, r3
 80078b8:	1aff      	subgt	r7, r7, r3
 80078ba:	eba9 0903 	subgt.w	r9, r9, r3
 80078be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	dd17      	ble.n	80078f4 <_strtod_l+0x75c>
 80078c4:	4631      	mov	r1, r6
 80078c6:	461a      	mov	r2, r3
 80078c8:	4620      	mov	r0, r4
 80078ca:	f001 ff13 	bl	80096f4 <__pow5mult>
 80078ce:	4606      	mov	r6, r0
 80078d0:	2800      	cmp	r0, #0
 80078d2:	f43f aead 	beq.w	8007630 <_strtod_l+0x498>
 80078d6:	4601      	mov	r1, r0
 80078d8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80078da:	4620      	mov	r0, r4
 80078dc:	f001 fe64 	bl	80095a8 <__multiply>
 80078e0:	900f      	str	r0, [sp, #60]	; 0x3c
 80078e2:	2800      	cmp	r0, #0
 80078e4:	f43f aea4 	beq.w	8007630 <_strtod_l+0x498>
 80078e8:	991e      	ldr	r1, [sp, #120]	; 0x78
 80078ea:	4620      	mov	r0, r4
 80078ec:	f001 fd40 	bl	8009370 <_Bfree>
 80078f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078f2:	931e      	str	r3, [sp, #120]	; 0x78
 80078f4:	f1b8 0f00 	cmp.w	r8, #0
 80078f8:	f300 8091 	bgt.w	8007a1e <_strtod_l+0x886>
 80078fc:	9b08      	ldr	r3, [sp, #32]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	dd08      	ble.n	8007914 <_strtod_l+0x77c>
 8007902:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007904:	9907      	ldr	r1, [sp, #28]
 8007906:	4620      	mov	r0, r4
 8007908:	f001 fef4 	bl	80096f4 <__pow5mult>
 800790c:	9007      	str	r0, [sp, #28]
 800790e:	2800      	cmp	r0, #0
 8007910:	f43f ae8e 	beq.w	8007630 <_strtod_l+0x498>
 8007914:	2f00      	cmp	r7, #0
 8007916:	dd08      	ble.n	800792a <_strtod_l+0x792>
 8007918:	9907      	ldr	r1, [sp, #28]
 800791a:	463a      	mov	r2, r7
 800791c:	4620      	mov	r0, r4
 800791e:	f001 ff43 	bl	80097a8 <__lshift>
 8007922:	9007      	str	r0, [sp, #28]
 8007924:	2800      	cmp	r0, #0
 8007926:	f43f ae83 	beq.w	8007630 <_strtod_l+0x498>
 800792a:	f1b9 0f00 	cmp.w	r9, #0
 800792e:	dd08      	ble.n	8007942 <_strtod_l+0x7aa>
 8007930:	4631      	mov	r1, r6
 8007932:	464a      	mov	r2, r9
 8007934:	4620      	mov	r0, r4
 8007936:	f001 ff37 	bl	80097a8 <__lshift>
 800793a:	4606      	mov	r6, r0
 800793c:	2800      	cmp	r0, #0
 800793e:	f43f ae77 	beq.w	8007630 <_strtod_l+0x498>
 8007942:	9a07      	ldr	r2, [sp, #28]
 8007944:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007946:	4620      	mov	r0, r4
 8007948:	f001 ffb6 	bl	80098b8 <__mdiff>
 800794c:	4605      	mov	r5, r0
 800794e:	2800      	cmp	r0, #0
 8007950:	f43f ae6e 	beq.w	8007630 <_strtod_l+0x498>
 8007954:	68c3      	ldr	r3, [r0, #12]
 8007956:	930f      	str	r3, [sp, #60]	; 0x3c
 8007958:	2300      	movs	r3, #0
 800795a:	60c3      	str	r3, [r0, #12]
 800795c:	4631      	mov	r1, r6
 800795e:	f001 ff8f 	bl	8009880 <__mcmp>
 8007962:	2800      	cmp	r0, #0
 8007964:	da65      	bge.n	8007a32 <_strtod_l+0x89a>
 8007966:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007968:	ea53 030a 	orrs.w	r3, r3, sl
 800796c:	f040 8087 	bne.w	8007a7e <_strtod_l+0x8e6>
 8007970:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007974:	2b00      	cmp	r3, #0
 8007976:	f040 8082 	bne.w	8007a7e <_strtod_l+0x8e6>
 800797a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800797e:	0d1b      	lsrs	r3, r3, #20
 8007980:	051b      	lsls	r3, r3, #20
 8007982:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007986:	d97a      	bls.n	8007a7e <_strtod_l+0x8e6>
 8007988:	696b      	ldr	r3, [r5, #20]
 800798a:	b913      	cbnz	r3, 8007992 <_strtod_l+0x7fa>
 800798c:	692b      	ldr	r3, [r5, #16]
 800798e:	2b01      	cmp	r3, #1
 8007990:	dd75      	ble.n	8007a7e <_strtod_l+0x8e6>
 8007992:	4629      	mov	r1, r5
 8007994:	2201      	movs	r2, #1
 8007996:	4620      	mov	r0, r4
 8007998:	f001 ff06 	bl	80097a8 <__lshift>
 800799c:	4631      	mov	r1, r6
 800799e:	4605      	mov	r5, r0
 80079a0:	f001 ff6e 	bl	8009880 <__mcmp>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	dd6a      	ble.n	8007a7e <_strtod_l+0x8e6>
 80079a8:	9904      	ldr	r1, [sp, #16]
 80079aa:	4a55      	ldr	r2, [pc, #340]	; (8007b00 <_strtod_l+0x968>)
 80079ac:	465b      	mov	r3, fp
 80079ae:	2900      	cmp	r1, #0
 80079b0:	f000 8085 	beq.w	8007abe <_strtod_l+0x926>
 80079b4:	ea02 010b 	and.w	r1, r2, fp
 80079b8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80079bc:	dc7f      	bgt.n	8007abe <_strtod_l+0x926>
 80079be:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80079c2:	f77f aeaa 	ble.w	800771a <_strtod_l+0x582>
 80079c6:	4a4f      	ldr	r2, [pc, #316]	; (8007b04 <_strtod_l+0x96c>)
 80079c8:	2300      	movs	r3, #0
 80079ca:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80079ce:	4650      	mov	r0, sl
 80079d0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80079d4:	4659      	mov	r1, fp
 80079d6:	f7f8 fe1f 	bl	8000618 <__aeabi_dmul>
 80079da:	460b      	mov	r3, r1
 80079dc:	4303      	orrs	r3, r0
 80079de:	bf08      	it	eq
 80079e0:	2322      	moveq	r3, #34	; 0x22
 80079e2:	4682      	mov	sl, r0
 80079e4:	468b      	mov	fp, r1
 80079e6:	bf08      	it	eq
 80079e8:	6023      	streq	r3, [r4, #0]
 80079ea:	e62b      	b.n	8007644 <_strtod_l+0x4ac>
 80079ec:	f04f 32ff 	mov.w	r2, #4294967295
 80079f0:	fa02 f303 	lsl.w	r3, r2, r3
 80079f4:	ea03 0a0a 	and.w	sl, r3, sl
 80079f8:	e6de      	b.n	80077b8 <_strtod_l+0x620>
 80079fa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80079fe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007a02:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007a06:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007a0a:	fa01 f308 	lsl.w	r3, r1, r8
 8007a0e:	930c      	str	r3, [sp, #48]	; 0x30
 8007a10:	9111      	str	r1, [sp, #68]	; 0x44
 8007a12:	e741      	b.n	8007898 <_strtod_l+0x700>
 8007a14:	2300      	movs	r3, #0
 8007a16:	930c      	str	r3, [sp, #48]	; 0x30
 8007a18:	2301      	movs	r3, #1
 8007a1a:	9311      	str	r3, [sp, #68]	; 0x44
 8007a1c:	e73c      	b.n	8007898 <_strtod_l+0x700>
 8007a1e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007a20:	4642      	mov	r2, r8
 8007a22:	4620      	mov	r0, r4
 8007a24:	f001 fec0 	bl	80097a8 <__lshift>
 8007a28:	901e      	str	r0, [sp, #120]	; 0x78
 8007a2a:	2800      	cmp	r0, #0
 8007a2c:	f47f af66 	bne.w	80078fc <_strtod_l+0x764>
 8007a30:	e5fe      	b.n	8007630 <_strtod_l+0x498>
 8007a32:	465f      	mov	r7, fp
 8007a34:	d16e      	bne.n	8007b14 <_strtod_l+0x97c>
 8007a36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a3c:	b342      	cbz	r2, 8007a90 <_strtod_l+0x8f8>
 8007a3e:	4a32      	ldr	r2, [pc, #200]	; (8007b08 <_strtod_l+0x970>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d128      	bne.n	8007a96 <_strtod_l+0x8fe>
 8007a44:	9b04      	ldr	r3, [sp, #16]
 8007a46:	4650      	mov	r0, sl
 8007a48:	b1eb      	cbz	r3, 8007a86 <_strtod_l+0x8ee>
 8007a4a:	4a2d      	ldr	r2, [pc, #180]	; (8007b00 <_strtod_l+0x968>)
 8007a4c:	403a      	ands	r2, r7
 8007a4e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007a52:	f04f 31ff 	mov.w	r1, #4294967295
 8007a56:	d819      	bhi.n	8007a8c <_strtod_l+0x8f4>
 8007a58:	0d12      	lsrs	r2, r2, #20
 8007a5a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8007a62:	4298      	cmp	r0, r3
 8007a64:	d117      	bne.n	8007a96 <_strtod_l+0x8fe>
 8007a66:	4b29      	ldr	r3, [pc, #164]	; (8007b0c <_strtod_l+0x974>)
 8007a68:	429f      	cmp	r7, r3
 8007a6a:	d102      	bne.n	8007a72 <_strtod_l+0x8da>
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	f43f addf 	beq.w	8007630 <_strtod_l+0x498>
 8007a72:	4b23      	ldr	r3, [pc, #140]	; (8007b00 <_strtod_l+0x968>)
 8007a74:	403b      	ands	r3, r7
 8007a76:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007a7a:	f04f 0a00 	mov.w	sl, #0
 8007a7e:	9b04      	ldr	r3, [sp, #16]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d1a0      	bne.n	80079c6 <_strtod_l+0x82e>
 8007a84:	e5de      	b.n	8007644 <_strtod_l+0x4ac>
 8007a86:	f04f 33ff 	mov.w	r3, #4294967295
 8007a8a:	e7ea      	b.n	8007a62 <_strtod_l+0x8ca>
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	e7e8      	b.n	8007a62 <_strtod_l+0x8ca>
 8007a90:	ea53 030a 	orrs.w	r3, r3, sl
 8007a94:	d088      	beq.n	80079a8 <_strtod_l+0x810>
 8007a96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a98:	b1db      	cbz	r3, 8007ad2 <_strtod_l+0x93a>
 8007a9a:	423b      	tst	r3, r7
 8007a9c:	d0ef      	beq.n	8007a7e <_strtod_l+0x8e6>
 8007a9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007aa0:	9a04      	ldr	r2, [sp, #16]
 8007aa2:	4650      	mov	r0, sl
 8007aa4:	4659      	mov	r1, fp
 8007aa6:	b1c3      	cbz	r3, 8007ada <_strtod_l+0x942>
 8007aa8:	f7ff fb58 	bl	800715c <sulp>
 8007aac:	4602      	mov	r2, r0
 8007aae:	460b      	mov	r3, r1
 8007ab0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ab4:	f7f8 fbfa 	bl	80002ac <__adddf3>
 8007ab8:	4682      	mov	sl, r0
 8007aba:	468b      	mov	fp, r1
 8007abc:	e7df      	b.n	8007a7e <_strtod_l+0x8e6>
 8007abe:	4013      	ands	r3, r2
 8007ac0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007ac4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007ac8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007acc:	f04f 3aff 	mov.w	sl, #4294967295
 8007ad0:	e7d5      	b.n	8007a7e <_strtod_l+0x8e6>
 8007ad2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ad4:	ea13 0f0a 	tst.w	r3, sl
 8007ad8:	e7e0      	b.n	8007a9c <_strtod_l+0x904>
 8007ada:	f7ff fb3f 	bl	800715c <sulp>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ae6:	f7f8 fbdf 	bl	80002a8 <__aeabi_dsub>
 8007aea:	2200      	movs	r2, #0
 8007aec:	2300      	movs	r3, #0
 8007aee:	4682      	mov	sl, r0
 8007af0:	468b      	mov	fp, r1
 8007af2:	f7f8 fff9 	bl	8000ae8 <__aeabi_dcmpeq>
 8007af6:	2800      	cmp	r0, #0
 8007af8:	d0c1      	beq.n	8007a7e <_strtod_l+0x8e6>
 8007afa:	e60e      	b.n	800771a <_strtod_l+0x582>
 8007afc:	fffffc02 	.word	0xfffffc02
 8007b00:	7ff00000 	.word	0x7ff00000
 8007b04:	39500000 	.word	0x39500000
 8007b08:	000fffff 	.word	0x000fffff
 8007b0c:	7fefffff 	.word	0x7fefffff
 8007b10:	0800ad10 	.word	0x0800ad10
 8007b14:	4631      	mov	r1, r6
 8007b16:	4628      	mov	r0, r5
 8007b18:	f002 f82e 	bl	8009b78 <__ratio>
 8007b1c:	ec59 8b10 	vmov	r8, r9, d0
 8007b20:	ee10 0a10 	vmov	r0, s0
 8007b24:	2200      	movs	r2, #0
 8007b26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007b2a:	4649      	mov	r1, r9
 8007b2c:	f7f8 fff0 	bl	8000b10 <__aeabi_dcmple>
 8007b30:	2800      	cmp	r0, #0
 8007b32:	d07c      	beq.n	8007c2e <_strtod_l+0xa96>
 8007b34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d04c      	beq.n	8007bd4 <_strtod_l+0xa3c>
 8007b3a:	4b95      	ldr	r3, [pc, #596]	; (8007d90 <_strtod_l+0xbf8>)
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007b42:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007d90 <_strtod_l+0xbf8>
 8007b46:	f04f 0800 	mov.w	r8, #0
 8007b4a:	4b92      	ldr	r3, [pc, #584]	; (8007d94 <_strtod_l+0xbfc>)
 8007b4c:	403b      	ands	r3, r7
 8007b4e:	9311      	str	r3, [sp, #68]	; 0x44
 8007b50:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007b52:	4b91      	ldr	r3, [pc, #580]	; (8007d98 <_strtod_l+0xc00>)
 8007b54:	429a      	cmp	r2, r3
 8007b56:	f040 80b2 	bne.w	8007cbe <_strtod_l+0xb26>
 8007b5a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007b5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b62:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8007b66:	ec4b ab10 	vmov	d0, sl, fp
 8007b6a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007b6e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007b72:	f001 ff29 	bl	80099c8 <__ulp>
 8007b76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b7a:	ec53 2b10 	vmov	r2, r3, d0
 8007b7e:	f7f8 fd4b 	bl	8000618 <__aeabi_dmul>
 8007b82:	4652      	mov	r2, sl
 8007b84:	465b      	mov	r3, fp
 8007b86:	f7f8 fb91 	bl	80002ac <__adddf3>
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4981      	ldr	r1, [pc, #516]	; (8007d94 <_strtod_l+0xbfc>)
 8007b8e:	4a83      	ldr	r2, [pc, #524]	; (8007d9c <_strtod_l+0xc04>)
 8007b90:	4019      	ands	r1, r3
 8007b92:	4291      	cmp	r1, r2
 8007b94:	4682      	mov	sl, r0
 8007b96:	d95e      	bls.n	8007c56 <_strtod_l+0xabe>
 8007b98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b9a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d103      	bne.n	8007baa <_strtod_l+0xa12>
 8007ba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	f43f ad43 	beq.w	8007630 <_strtod_l+0x498>
 8007baa:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007da8 <_strtod_l+0xc10>
 8007bae:	f04f 3aff 	mov.w	sl, #4294967295
 8007bb2:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f001 fbdb 	bl	8009370 <_Bfree>
 8007bba:	9907      	ldr	r1, [sp, #28]
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	f001 fbd7 	bl	8009370 <_Bfree>
 8007bc2:	4631      	mov	r1, r6
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	f001 fbd3 	bl	8009370 <_Bfree>
 8007bca:	4629      	mov	r1, r5
 8007bcc:	4620      	mov	r0, r4
 8007bce:	f001 fbcf 	bl	8009370 <_Bfree>
 8007bd2:	e613      	b.n	80077fc <_strtod_l+0x664>
 8007bd4:	f1ba 0f00 	cmp.w	sl, #0
 8007bd8:	d11b      	bne.n	8007c12 <_strtod_l+0xa7a>
 8007bda:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007bde:	b9f3      	cbnz	r3, 8007c1e <_strtod_l+0xa86>
 8007be0:	4b6b      	ldr	r3, [pc, #428]	; (8007d90 <_strtod_l+0xbf8>)
 8007be2:	2200      	movs	r2, #0
 8007be4:	4640      	mov	r0, r8
 8007be6:	4649      	mov	r1, r9
 8007be8:	f7f8 ff88 	bl	8000afc <__aeabi_dcmplt>
 8007bec:	b9d0      	cbnz	r0, 8007c24 <_strtod_l+0xa8c>
 8007bee:	4640      	mov	r0, r8
 8007bf0:	4649      	mov	r1, r9
 8007bf2:	4b6b      	ldr	r3, [pc, #428]	; (8007da0 <_strtod_l+0xc08>)
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f7f8 fd0f 	bl	8000618 <__aeabi_dmul>
 8007bfa:	4680      	mov	r8, r0
 8007bfc:	4689      	mov	r9, r1
 8007bfe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007c02:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8007c06:	931b      	str	r3, [sp, #108]	; 0x6c
 8007c08:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8007c0c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007c10:	e79b      	b.n	8007b4a <_strtod_l+0x9b2>
 8007c12:	f1ba 0f01 	cmp.w	sl, #1
 8007c16:	d102      	bne.n	8007c1e <_strtod_l+0xa86>
 8007c18:	2f00      	cmp	r7, #0
 8007c1a:	f43f ad7e 	beq.w	800771a <_strtod_l+0x582>
 8007c1e:	4b61      	ldr	r3, [pc, #388]	; (8007da4 <_strtod_l+0xc0c>)
 8007c20:	2200      	movs	r2, #0
 8007c22:	e78c      	b.n	8007b3e <_strtod_l+0x9a6>
 8007c24:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007da0 <_strtod_l+0xc08>
 8007c28:	f04f 0800 	mov.w	r8, #0
 8007c2c:	e7e7      	b.n	8007bfe <_strtod_l+0xa66>
 8007c2e:	4b5c      	ldr	r3, [pc, #368]	; (8007da0 <_strtod_l+0xc08>)
 8007c30:	4640      	mov	r0, r8
 8007c32:	4649      	mov	r1, r9
 8007c34:	2200      	movs	r2, #0
 8007c36:	f7f8 fcef 	bl	8000618 <__aeabi_dmul>
 8007c3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c3c:	4680      	mov	r8, r0
 8007c3e:	4689      	mov	r9, r1
 8007c40:	b933      	cbnz	r3, 8007c50 <_strtod_l+0xab8>
 8007c42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c46:	9012      	str	r0, [sp, #72]	; 0x48
 8007c48:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c4a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007c4e:	e7dd      	b.n	8007c0c <_strtod_l+0xa74>
 8007c50:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8007c54:	e7f9      	b.n	8007c4a <_strtod_l+0xab2>
 8007c56:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007c5a:	9b04      	ldr	r3, [sp, #16]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d1a8      	bne.n	8007bb2 <_strtod_l+0xa1a>
 8007c60:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007c64:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007c66:	0d1b      	lsrs	r3, r3, #20
 8007c68:	051b      	lsls	r3, r3, #20
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d1a1      	bne.n	8007bb2 <_strtod_l+0xa1a>
 8007c6e:	4640      	mov	r0, r8
 8007c70:	4649      	mov	r1, r9
 8007c72:	f7f9 f831 	bl	8000cd8 <__aeabi_d2lz>
 8007c76:	f7f8 fca1 	bl	80005bc <__aeabi_l2d>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	4640      	mov	r0, r8
 8007c80:	4649      	mov	r1, r9
 8007c82:	f7f8 fb11 	bl	80002a8 <__aeabi_dsub>
 8007c86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c8c:	ea43 030a 	orr.w	r3, r3, sl
 8007c90:	4313      	orrs	r3, r2
 8007c92:	4680      	mov	r8, r0
 8007c94:	4689      	mov	r9, r1
 8007c96:	d053      	beq.n	8007d40 <_strtod_l+0xba8>
 8007c98:	a335      	add	r3, pc, #212	; (adr r3, 8007d70 <_strtod_l+0xbd8>)
 8007c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9e:	f7f8 ff2d 	bl	8000afc <__aeabi_dcmplt>
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	f47f acce 	bne.w	8007644 <_strtod_l+0x4ac>
 8007ca8:	a333      	add	r3, pc, #204	; (adr r3, 8007d78 <_strtod_l+0xbe0>)
 8007caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cae:	4640      	mov	r0, r8
 8007cb0:	4649      	mov	r1, r9
 8007cb2:	f7f8 ff41 	bl	8000b38 <__aeabi_dcmpgt>
 8007cb6:	2800      	cmp	r0, #0
 8007cb8:	f43f af7b 	beq.w	8007bb2 <_strtod_l+0xa1a>
 8007cbc:	e4c2      	b.n	8007644 <_strtod_l+0x4ac>
 8007cbe:	9b04      	ldr	r3, [sp, #16]
 8007cc0:	b333      	cbz	r3, 8007d10 <_strtod_l+0xb78>
 8007cc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007cc4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007cc8:	d822      	bhi.n	8007d10 <_strtod_l+0xb78>
 8007cca:	a32d      	add	r3, pc, #180	; (adr r3, 8007d80 <_strtod_l+0xbe8>)
 8007ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd0:	4640      	mov	r0, r8
 8007cd2:	4649      	mov	r1, r9
 8007cd4:	f7f8 ff1c 	bl	8000b10 <__aeabi_dcmple>
 8007cd8:	b1a0      	cbz	r0, 8007d04 <_strtod_l+0xb6c>
 8007cda:	4649      	mov	r1, r9
 8007cdc:	4640      	mov	r0, r8
 8007cde:	f7f8 ff73 	bl	8000bc8 <__aeabi_d2uiz>
 8007ce2:	2801      	cmp	r0, #1
 8007ce4:	bf38      	it	cc
 8007ce6:	2001      	movcc	r0, #1
 8007ce8:	f7f8 fc1c 	bl	8000524 <__aeabi_ui2d>
 8007cec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cee:	4680      	mov	r8, r0
 8007cf0:	4689      	mov	r9, r1
 8007cf2:	bb13      	cbnz	r3, 8007d3a <_strtod_l+0xba2>
 8007cf4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007cf8:	9014      	str	r0, [sp, #80]	; 0x50
 8007cfa:	9315      	str	r3, [sp, #84]	; 0x54
 8007cfc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007d00:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007d04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d06:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007d08:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007d0c:	1a9b      	subs	r3, r3, r2
 8007d0e:	930d      	str	r3, [sp, #52]	; 0x34
 8007d10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d14:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007d18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007d1c:	f001 fe54 	bl	80099c8 <__ulp>
 8007d20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d24:	ec53 2b10 	vmov	r2, r3, d0
 8007d28:	f7f8 fc76 	bl	8000618 <__aeabi_dmul>
 8007d2c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d30:	f7f8 fabc 	bl	80002ac <__adddf3>
 8007d34:	4682      	mov	sl, r0
 8007d36:	468b      	mov	fp, r1
 8007d38:	e78f      	b.n	8007c5a <_strtod_l+0xac2>
 8007d3a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8007d3e:	e7dd      	b.n	8007cfc <_strtod_l+0xb64>
 8007d40:	a311      	add	r3, pc, #68	; (adr r3, 8007d88 <_strtod_l+0xbf0>)
 8007d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d46:	f7f8 fed9 	bl	8000afc <__aeabi_dcmplt>
 8007d4a:	e7b4      	b.n	8007cb6 <_strtod_l+0xb1e>
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	930e      	str	r3, [sp, #56]	; 0x38
 8007d50:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007d52:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007d54:	6013      	str	r3, [r2, #0]
 8007d56:	f7ff ba65 	b.w	8007224 <_strtod_l+0x8c>
 8007d5a:	2b65      	cmp	r3, #101	; 0x65
 8007d5c:	f43f ab5d 	beq.w	800741a <_strtod_l+0x282>
 8007d60:	2b45      	cmp	r3, #69	; 0x45
 8007d62:	f43f ab5a 	beq.w	800741a <_strtod_l+0x282>
 8007d66:	2201      	movs	r2, #1
 8007d68:	f7ff bb92 	b.w	8007490 <_strtod_l+0x2f8>
 8007d6c:	f3af 8000 	nop.w
 8007d70:	94a03595 	.word	0x94a03595
 8007d74:	3fdfffff 	.word	0x3fdfffff
 8007d78:	35afe535 	.word	0x35afe535
 8007d7c:	3fe00000 	.word	0x3fe00000
 8007d80:	ffc00000 	.word	0xffc00000
 8007d84:	41dfffff 	.word	0x41dfffff
 8007d88:	94a03595 	.word	0x94a03595
 8007d8c:	3fcfffff 	.word	0x3fcfffff
 8007d90:	3ff00000 	.word	0x3ff00000
 8007d94:	7ff00000 	.word	0x7ff00000
 8007d98:	7fe00000 	.word	0x7fe00000
 8007d9c:	7c9fffff 	.word	0x7c9fffff
 8007da0:	3fe00000 	.word	0x3fe00000
 8007da4:	bff00000 	.word	0xbff00000
 8007da8:	7fefffff 	.word	0x7fefffff

08007dac <_strtod_r>:
 8007dac:	4b01      	ldr	r3, [pc, #4]	; (8007db4 <_strtod_r+0x8>)
 8007dae:	f7ff b9f3 	b.w	8007198 <_strtod_l>
 8007db2:	bf00      	nop
 8007db4:	20000074 	.word	0x20000074

08007db8 <_strtol_l.isra.0>:
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dbe:	d001      	beq.n	8007dc4 <_strtol_l.isra.0+0xc>
 8007dc0:	2b24      	cmp	r3, #36	; 0x24
 8007dc2:	d906      	bls.n	8007dd2 <_strtol_l.isra.0+0x1a>
 8007dc4:	f7fe faf8 	bl	80063b8 <__errno>
 8007dc8:	2316      	movs	r3, #22
 8007dca:	6003      	str	r3, [r0, #0]
 8007dcc:	2000      	movs	r0, #0
 8007dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dd2:	4f3a      	ldr	r7, [pc, #232]	; (8007ebc <_strtol_l.isra.0+0x104>)
 8007dd4:	468e      	mov	lr, r1
 8007dd6:	4676      	mov	r6, lr
 8007dd8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007ddc:	5de5      	ldrb	r5, [r4, r7]
 8007dde:	f015 0508 	ands.w	r5, r5, #8
 8007de2:	d1f8      	bne.n	8007dd6 <_strtol_l.isra.0+0x1e>
 8007de4:	2c2d      	cmp	r4, #45	; 0x2d
 8007de6:	d134      	bne.n	8007e52 <_strtol_l.isra.0+0x9a>
 8007de8:	f89e 4000 	ldrb.w	r4, [lr]
 8007dec:	f04f 0801 	mov.w	r8, #1
 8007df0:	f106 0e02 	add.w	lr, r6, #2
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d05c      	beq.n	8007eb2 <_strtol_l.isra.0+0xfa>
 8007df8:	2b10      	cmp	r3, #16
 8007dfa:	d10c      	bne.n	8007e16 <_strtol_l.isra.0+0x5e>
 8007dfc:	2c30      	cmp	r4, #48	; 0x30
 8007dfe:	d10a      	bne.n	8007e16 <_strtol_l.isra.0+0x5e>
 8007e00:	f89e 4000 	ldrb.w	r4, [lr]
 8007e04:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007e08:	2c58      	cmp	r4, #88	; 0x58
 8007e0a:	d14d      	bne.n	8007ea8 <_strtol_l.isra.0+0xf0>
 8007e0c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007e10:	2310      	movs	r3, #16
 8007e12:	f10e 0e02 	add.w	lr, lr, #2
 8007e16:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007e1a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007e1e:	2600      	movs	r6, #0
 8007e20:	fbbc f9f3 	udiv	r9, ip, r3
 8007e24:	4635      	mov	r5, r6
 8007e26:	fb03 ca19 	mls	sl, r3, r9, ip
 8007e2a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007e2e:	2f09      	cmp	r7, #9
 8007e30:	d818      	bhi.n	8007e64 <_strtol_l.isra.0+0xac>
 8007e32:	463c      	mov	r4, r7
 8007e34:	42a3      	cmp	r3, r4
 8007e36:	dd24      	ble.n	8007e82 <_strtol_l.isra.0+0xca>
 8007e38:	2e00      	cmp	r6, #0
 8007e3a:	db1f      	blt.n	8007e7c <_strtol_l.isra.0+0xc4>
 8007e3c:	45a9      	cmp	r9, r5
 8007e3e:	d31d      	bcc.n	8007e7c <_strtol_l.isra.0+0xc4>
 8007e40:	d101      	bne.n	8007e46 <_strtol_l.isra.0+0x8e>
 8007e42:	45a2      	cmp	sl, r4
 8007e44:	db1a      	blt.n	8007e7c <_strtol_l.isra.0+0xc4>
 8007e46:	fb05 4503 	mla	r5, r5, r3, r4
 8007e4a:	2601      	movs	r6, #1
 8007e4c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007e50:	e7eb      	b.n	8007e2a <_strtol_l.isra.0+0x72>
 8007e52:	2c2b      	cmp	r4, #43	; 0x2b
 8007e54:	bf08      	it	eq
 8007e56:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007e5a:	46a8      	mov	r8, r5
 8007e5c:	bf08      	it	eq
 8007e5e:	f106 0e02 	addeq.w	lr, r6, #2
 8007e62:	e7c7      	b.n	8007df4 <_strtol_l.isra.0+0x3c>
 8007e64:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007e68:	2f19      	cmp	r7, #25
 8007e6a:	d801      	bhi.n	8007e70 <_strtol_l.isra.0+0xb8>
 8007e6c:	3c37      	subs	r4, #55	; 0x37
 8007e6e:	e7e1      	b.n	8007e34 <_strtol_l.isra.0+0x7c>
 8007e70:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007e74:	2f19      	cmp	r7, #25
 8007e76:	d804      	bhi.n	8007e82 <_strtol_l.isra.0+0xca>
 8007e78:	3c57      	subs	r4, #87	; 0x57
 8007e7a:	e7db      	b.n	8007e34 <_strtol_l.isra.0+0x7c>
 8007e7c:	f04f 36ff 	mov.w	r6, #4294967295
 8007e80:	e7e4      	b.n	8007e4c <_strtol_l.isra.0+0x94>
 8007e82:	2e00      	cmp	r6, #0
 8007e84:	da05      	bge.n	8007e92 <_strtol_l.isra.0+0xda>
 8007e86:	2322      	movs	r3, #34	; 0x22
 8007e88:	6003      	str	r3, [r0, #0]
 8007e8a:	4665      	mov	r5, ip
 8007e8c:	b942      	cbnz	r2, 8007ea0 <_strtol_l.isra.0+0xe8>
 8007e8e:	4628      	mov	r0, r5
 8007e90:	e79d      	b.n	8007dce <_strtol_l.isra.0+0x16>
 8007e92:	f1b8 0f00 	cmp.w	r8, #0
 8007e96:	d000      	beq.n	8007e9a <_strtol_l.isra.0+0xe2>
 8007e98:	426d      	negs	r5, r5
 8007e9a:	2a00      	cmp	r2, #0
 8007e9c:	d0f7      	beq.n	8007e8e <_strtol_l.isra.0+0xd6>
 8007e9e:	b10e      	cbz	r6, 8007ea4 <_strtol_l.isra.0+0xec>
 8007ea0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007ea4:	6011      	str	r1, [r2, #0]
 8007ea6:	e7f2      	b.n	8007e8e <_strtol_l.isra.0+0xd6>
 8007ea8:	2430      	movs	r4, #48	; 0x30
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1b3      	bne.n	8007e16 <_strtol_l.isra.0+0x5e>
 8007eae:	2308      	movs	r3, #8
 8007eb0:	e7b1      	b.n	8007e16 <_strtol_l.isra.0+0x5e>
 8007eb2:	2c30      	cmp	r4, #48	; 0x30
 8007eb4:	d0a4      	beq.n	8007e00 <_strtol_l.isra.0+0x48>
 8007eb6:	230a      	movs	r3, #10
 8007eb8:	e7ad      	b.n	8007e16 <_strtol_l.isra.0+0x5e>
 8007eba:	bf00      	nop
 8007ebc:	0800ad39 	.word	0x0800ad39

08007ec0 <_strtol_r>:
 8007ec0:	f7ff bf7a 	b.w	8007db8 <_strtol_l.isra.0>

08007ec4 <quorem>:
 8007ec4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec8:	6903      	ldr	r3, [r0, #16]
 8007eca:	690c      	ldr	r4, [r1, #16]
 8007ecc:	42a3      	cmp	r3, r4
 8007ece:	4607      	mov	r7, r0
 8007ed0:	f2c0 8081 	blt.w	8007fd6 <quorem+0x112>
 8007ed4:	3c01      	subs	r4, #1
 8007ed6:	f101 0814 	add.w	r8, r1, #20
 8007eda:	f100 0514 	add.w	r5, r0, #20
 8007ede:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ee2:	9301      	str	r3, [sp, #4]
 8007ee4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007ee8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007eec:	3301      	adds	r3, #1
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007ef4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ef8:	fbb2 f6f3 	udiv	r6, r2, r3
 8007efc:	d331      	bcc.n	8007f62 <quorem+0x9e>
 8007efe:	f04f 0e00 	mov.w	lr, #0
 8007f02:	4640      	mov	r0, r8
 8007f04:	46ac      	mov	ip, r5
 8007f06:	46f2      	mov	sl, lr
 8007f08:	f850 2b04 	ldr.w	r2, [r0], #4
 8007f0c:	b293      	uxth	r3, r2
 8007f0e:	fb06 e303 	mla	r3, r6, r3, lr
 8007f12:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	ebaa 0303 	sub.w	r3, sl, r3
 8007f1c:	0c12      	lsrs	r2, r2, #16
 8007f1e:	f8dc a000 	ldr.w	sl, [ip]
 8007f22:	fb06 e202 	mla	r2, r6, r2, lr
 8007f26:	fa13 f38a 	uxtah	r3, r3, sl
 8007f2a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007f2e:	fa1f fa82 	uxth.w	sl, r2
 8007f32:	f8dc 2000 	ldr.w	r2, [ip]
 8007f36:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007f3a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f44:	4581      	cmp	r9, r0
 8007f46:	f84c 3b04 	str.w	r3, [ip], #4
 8007f4a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007f4e:	d2db      	bcs.n	8007f08 <quorem+0x44>
 8007f50:	f855 300b 	ldr.w	r3, [r5, fp]
 8007f54:	b92b      	cbnz	r3, 8007f62 <quorem+0x9e>
 8007f56:	9b01      	ldr	r3, [sp, #4]
 8007f58:	3b04      	subs	r3, #4
 8007f5a:	429d      	cmp	r5, r3
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	d32e      	bcc.n	8007fbe <quorem+0xfa>
 8007f60:	613c      	str	r4, [r7, #16]
 8007f62:	4638      	mov	r0, r7
 8007f64:	f001 fc8c 	bl	8009880 <__mcmp>
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	db24      	blt.n	8007fb6 <quorem+0xf2>
 8007f6c:	3601      	adds	r6, #1
 8007f6e:	4628      	mov	r0, r5
 8007f70:	f04f 0c00 	mov.w	ip, #0
 8007f74:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f78:	f8d0 e000 	ldr.w	lr, [r0]
 8007f7c:	b293      	uxth	r3, r2
 8007f7e:	ebac 0303 	sub.w	r3, ip, r3
 8007f82:	0c12      	lsrs	r2, r2, #16
 8007f84:	fa13 f38e 	uxtah	r3, r3, lr
 8007f88:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007f8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f96:	45c1      	cmp	r9, r8
 8007f98:	f840 3b04 	str.w	r3, [r0], #4
 8007f9c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007fa0:	d2e8      	bcs.n	8007f74 <quorem+0xb0>
 8007fa2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fa6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007faa:	b922      	cbnz	r2, 8007fb6 <quorem+0xf2>
 8007fac:	3b04      	subs	r3, #4
 8007fae:	429d      	cmp	r5, r3
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	d30a      	bcc.n	8007fca <quorem+0x106>
 8007fb4:	613c      	str	r4, [r7, #16]
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	b003      	add	sp, #12
 8007fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fbe:	6812      	ldr	r2, [r2, #0]
 8007fc0:	3b04      	subs	r3, #4
 8007fc2:	2a00      	cmp	r2, #0
 8007fc4:	d1cc      	bne.n	8007f60 <quorem+0x9c>
 8007fc6:	3c01      	subs	r4, #1
 8007fc8:	e7c7      	b.n	8007f5a <quorem+0x96>
 8007fca:	6812      	ldr	r2, [r2, #0]
 8007fcc:	3b04      	subs	r3, #4
 8007fce:	2a00      	cmp	r2, #0
 8007fd0:	d1f0      	bne.n	8007fb4 <quorem+0xf0>
 8007fd2:	3c01      	subs	r4, #1
 8007fd4:	e7eb      	b.n	8007fae <quorem+0xea>
 8007fd6:	2000      	movs	r0, #0
 8007fd8:	e7ee      	b.n	8007fb8 <quorem+0xf4>
 8007fda:	0000      	movs	r0, r0
 8007fdc:	0000      	movs	r0, r0
	...

08007fe0 <_dtoa_r>:
 8007fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe4:	ed2d 8b02 	vpush	{d8}
 8007fe8:	ec57 6b10 	vmov	r6, r7, d0
 8007fec:	b095      	sub	sp, #84	; 0x54
 8007fee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007ff0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ff4:	9105      	str	r1, [sp, #20]
 8007ff6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007ffa:	4604      	mov	r4, r0
 8007ffc:	9209      	str	r2, [sp, #36]	; 0x24
 8007ffe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008000:	b975      	cbnz	r5, 8008020 <_dtoa_r+0x40>
 8008002:	2010      	movs	r0, #16
 8008004:	f001 f94c 	bl	80092a0 <malloc>
 8008008:	4602      	mov	r2, r0
 800800a:	6260      	str	r0, [r4, #36]	; 0x24
 800800c:	b920      	cbnz	r0, 8008018 <_dtoa_r+0x38>
 800800e:	4bb2      	ldr	r3, [pc, #712]	; (80082d8 <_dtoa_r+0x2f8>)
 8008010:	21ea      	movs	r1, #234	; 0xea
 8008012:	48b2      	ldr	r0, [pc, #712]	; (80082dc <_dtoa_r+0x2fc>)
 8008014:	f002 f874 	bl	800a100 <__assert_func>
 8008018:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800801c:	6005      	str	r5, [r0, #0]
 800801e:	60c5      	str	r5, [r0, #12]
 8008020:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008022:	6819      	ldr	r1, [r3, #0]
 8008024:	b151      	cbz	r1, 800803c <_dtoa_r+0x5c>
 8008026:	685a      	ldr	r2, [r3, #4]
 8008028:	604a      	str	r2, [r1, #4]
 800802a:	2301      	movs	r3, #1
 800802c:	4093      	lsls	r3, r2
 800802e:	608b      	str	r3, [r1, #8]
 8008030:	4620      	mov	r0, r4
 8008032:	f001 f99d 	bl	8009370 <_Bfree>
 8008036:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008038:	2200      	movs	r2, #0
 800803a:	601a      	str	r2, [r3, #0]
 800803c:	1e3b      	subs	r3, r7, #0
 800803e:	bfb9      	ittee	lt
 8008040:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008044:	9303      	strlt	r3, [sp, #12]
 8008046:	2300      	movge	r3, #0
 8008048:	f8c8 3000 	strge.w	r3, [r8]
 800804c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008050:	4ba3      	ldr	r3, [pc, #652]	; (80082e0 <_dtoa_r+0x300>)
 8008052:	bfbc      	itt	lt
 8008054:	2201      	movlt	r2, #1
 8008056:	f8c8 2000 	strlt.w	r2, [r8]
 800805a:	ea33 0309 	bics.w	r3, r3, r9
 800805e:	d11b      	bne.n	8008098 <_dtoa_r+0xb8>
 8008060:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008062:	f242 730f 	movw	r3, #9999	; 0x270f
 8008066:	6013      	str	r3, [r2, #0]
 8008068:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800806c:	4333      	orrs	r3, r6
 800806e:	f000 857a 	beq.w	8008b66 <_dtoa_r+0xb86>
 8008072:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008074:	b963      	cbnz	r3, 8008090 <_dtoa_r+0xb0>
 8008076:	4b9b      	ldr	r3, [pc, #620]	; (80082e4 <_dtoa_r+0x304>)
 8008078:	e024      	b.n	80080c4 <_dtoa_r+0xe4>
 800807a:	4b9b      	ldr	r3, [pc, #620]	; (80082e8 <_dtoa_r+0x308>)
 800807c:	9300      	str	r3, [sp, #0]
 800807e:	3308      	adds	r3, #8
 8008080:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008082:	6013      	str	r3, [r2, #0]
 8008084:	9800      	ldr	r0, [sp, #0]
 8008086:	b015      	add	sp, #84	; 0x54
 8008088:	ecbd 8b02 	vpop	{d8}
 800808c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008090:	4b94      	ldr	r3, [pc, #592]	; (80082e4 <_dtoa_r+0x304>)
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	3303      	adds	r3, #3
 8008096:	e7f3      	b.n	8008080 <_dtoa_r+0xa0>
 8008098:	ed9d 7b02 	vldr	d7, [sp, #8]
 800809c:	2200      	movs	r2, #0
 800809e:	ec51 0b17 	vmov	r0, r1, d7
 80080a2:	2300      	movs	r3, #0
 80080a4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80080a8:	f7f8 fd1e 	bl	8000ae8 <__aeabi_dcmpeq>
 80080ac:	4680      	mov	r8, r0
 80080ae:	b158      	cbz	r0, 80080c8 <_dtoa_r+0xe8>
 80080b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80080b2:	2301      	movs	r3, #1
 80080b4:	6013      	str	r3, [r2, #0]
 80080b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	f000 8551 	beq.w	8008b60 <_dtoa_r+0xb80>
 80080be:	488b      	ldr	r0, [pc, #556]	; (80082ec <_dtoa_r+0x30c>)
 80080c0:	6018      	str	r0, [r3, #0]
 80080c2:	1e43      	subs	r3, r0, #1
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	e7dd      	b.n	8008084 <_dtoa_r+0xa4>
 80080c8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80080cc:	aa12      	add	r2, sp, #72	; 0x48
 80080ce:	a913      	add	r1, sp, #76	; 0x4c
 80080d0:	4620      	mov	r0, r4
 80080d2:	f001 fcf5 	bl	8009ac0 <__d2b>
 80080d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080da:	4683      	mov	fp, r0
 80080dc:	2d00      	cmp	r5, #0
 80080de:	d07c      	beq.n	80081da <_dtoa_r+0x1fa>
 80080e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080e2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80080e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080ea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80080ee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80080f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80080f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80080fa:	4b7d      	ldr	r3, [pc, #500]	; (80082f0 <_dtoa_r+0x310>)
 80080fc:	2200      	movs	r2, #0
 80080fe:	4630      	mov	r0, r6
 8008100:	4639      	mov	r1, r7
 8008102:	f7f8 f8d1 	bl	80002a8 <__aeabi_dsub>
 8008106:	a36e      	add	r3, pc, #440	; (adr r3, 80082c0 <_dtoa_r+0x2e0>)
 8008108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810c:	f7f8 fa84 	bl	8000618 <__aeabi_dmul>
 8008110:	a36d      	add	r3, pc, #436	; (adr r3, 80082c8 <_dtoa_r+0x2e8>)
 8008112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008116:	f7f8 f8c9 	bl	80002ac <__adddf3>
 800811a:	4606      	mov	r6, r0
 800811c:	4628      	mov	r0, r5
 800811e:	460f      	mov	r7, r1
 8008120:	f7f8 fa10 	bl	8000544 <__aeabi_i2d>
 8008124:	a36a      	add	r3, pc, #424	; (adr r3, 80082d0 <_dtoa_r+0x2f0>)
 8008126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812a:	f7f8 fa75 	bl	8000618 <__aeabi_dmul>
 800812e:	4602      	mov	r2, r0
 8008130:	460b      	mov	r3, r1
 8008132:	4630      	mov	r0, r6
 8008134:	4639      	mov	r1, r7
 8008136:	f7f8 f8b9 	bl	80002ac <__adddf3>
 800813a:	4606      	mov	r6, r0
 800813c:	460f      	mov	r7, r1
 800813e:	f7f8 fd1b 	bl	8000b78 <__aeabi_d2iz>
 8008142:	2200      	movs	r2, #0
 8008144:	4682      	mov	sl, r0
 8008146:	2300      	movs	r3, #0
 8008148:	4630      	mov	r0, r6
 800814a:	4639      	mov	r1, r7
 800814c:	f7f8 fcd6 	bl	8000afc <__aeabi_dcmplt>
 8008150:	b148      	cbz	r0, 8008166 <_dtoa_r+0x186>
 8008152:	4650      	mov	r0, sl
 8008154:	f7f8 f9f6 	bl	8000544 <__aeabi_i2d>
 8008158:	4632      	mov	r2, r6
 800815a:	463b      	mov	r3, r7
 800815c:	f7f8 fcc4 	bl	8000ae8 <__aeabi_dcmpeq>
 8008160:	b908      	cbnz	r0, 8008166 <_dtoa_r+0x186>
 8008162:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008166:	f1ba 0f16 	cmp.w	sl, #22
 800816a:	d854      	bhi.n	8008216 <_dtoa_r+0x236>
 800816c:	4b61      	ldr	r3, [pc, #388]	; (80082f4 <_dtoa_r+0x314>)
 800816e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008176:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800817a:	f7f8 fcbf 	bl	8000afc <__aeabi_dcmplt>
 800817e:	2800      	cmp	r0, #0
 8008180:	d04b      	beq.n	800821a <_dtoa_r+0x23a>
 8008182:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008186:	2300      	movs	r3, #0
 8008188:	930e      	str	r3, [sp, #56]	; 0x38
 800818a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800818c:	1b5d      	subs	r5, r3, r5
 800818e:	1e6b      	subs	r3, r5, #1
 8008190:	9304      	str	r3, [sp, #16]
 8008192:	bf43      	ittte	mi
 8008194:	2300      	movmi	r3, #0
 8008196:	f1c5 0801 	rsbmi	r8, r5, #1
 800819a:	9304      	strmi	r3, [sp, #16]
 800819c:	f04f 0800 	movpl.w	r8, #0
 80081a0:	f1ba 0f00 	cmp.w	sl, #0
 80081a4:	db3b      	blt.n	800821e <_dtoa_r+0x23e>
 80081a6:	9b04      	ldr	r3, [sp, #16]
 80081a8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80081ac:	4453      	add	r3, sl
 80081ae:	9304      	str	r3, [sp, #16]
 80081b0:	2300      	movs	r3, #0
 80081b2:	9306      	str	r3, [sp, #24]
 80081b4:	9b05      	ldr	r3, [sp, #20]
 80081b6:	2b09      	cmp	r3, #9
 80081b8:	d869      	bhi.n	800828e <_dtoa_r+0x2ae>
 80081ba:	2b05      	cmp	r3, #5
 80081bc:	bfc4      	itt	gt
 80081be:	3b04      	subgt	r3, #4
 80081c0:	9305      	strgt	r3, [sp, #20]
 80081c2:	9b05      	ldr	r3, [sp, #20]
 80081c4:	f1a3 0302 	sub.w	r3, r3, #2
 80081c8:	bfcc      	ite	gt
 80081ca:	2500      	movgt	r5, #0
 80081cc:	2501      	movle	r5, #1
 80081ce:	2b03      	cmp	r3, #3
 80081d0:	d869      	bhi.n	80082a6 <_dtoa_r+0x2c6>
 80081d2:	e8df f003 	tbb	[pc, r3]
 80081d6:	4e2c      	.short	0x4e2c
 80081d8:	5a4c      	.short	0x5a4c
 80081da:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80081de:	441d      	add	r5, r3
 80081e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80081e4:	2b20      	cmp	r3, #32
 80081e6:	bfc1      	itttt	gt
 80081e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80081ec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80081f0:	fa09 f303 	lslgt.w	r3, r9, r3
 80081f4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80081f8:	bfda      	itte	le
 80081fa:	f1c3 0320 	rsble	r3, r3, #32
 80081fe:	fa06 f003 	lslle.w	r0, r6, r3
 8008202:	4318      	orrgt	r0, r3
 8008204:	f7f8 f98e 	bl	8000524 <__aeabi_ui2d>
 8008208:	2301      	movs	r3, #1
 800820a:	4606      	mov	r6, r0
 800820c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008210:	3d01      	subs	r5, #1
 8008212:	9310      	str	r3, [sp, #64]	; 0x40
 8008214:	e771      	b.n	80080fa <_dtoa_r+0x11a>
 8008216:	2301      	movs	r3, #1
 8008218:	e7b6      	b.n	8008188 <_dtoa_r+0x1a8>
 800821a:	900e      	str	r0, [sp, #56]	; 0x38
 800821c:	e7b5      	b.n	800818a <_dtoa_r+0x1aa>
 800821e:	f1ca 0300 	rsb	r3, sl, #0
 8008222:	9306      	str	r3, [sp, #24]
 8008224:	2300      	movs	r3, #0
 8008226:	eba8 080a 	sub.w	r8, r8, sl
 800822a:	930d      	str	r3, [sp, #52]	; 0x34
 800822c:	e7c2      	b.n	80081b4 <_dtoa_r+0x1d4>
 800822e:	2300      	movs	r3, #0
 8008230:	9308      	str	r3, [sp, #32]
 8008232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008234:	2b00      	cmp	r3, #0
 8008236:	dc39      	bgt.n	80082ac <_dtoa_r+0x2cc>
 8008238:	f04f 0901 	mov.w	r9, #1
 800823c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008240:	464b      	mov	r3, r9
 8008242:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008246:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008248:	2200      	movs	r2, #0
 800824a:	6042      	str	r2, [r0, #4]
 800824c:	2204      	movs	r2, #4
 800824e:	f102 0614 	add.w	r6, r2, #20
 8008252:	429e      	cmp	r6, r3
 8008254:	6841      	ldr	r1, [r0, #4]
 8008256:	d92f      	bls.n	80082b8 <_dtoa_r+0x2d8>
 8008258:	4620      	mov	r0, r4
 800825a:	f001 f849 	bl	80092f0 <_Balloc>
 800825e:	9000      	str	r0, [sp, #0]
 8008260:	2800      	cmp	r0, #0
 8008262:	d14b      	bne.n	80082fc <_dtoa_r+0x31c>
 8008264:	4b24      	ldr	r3, [pc, #144]	; (80082f8 <_dtoa_r+0x318>)
 8008266:	4602      	mov	r2, r0
 8008268:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800826c:	e6d1      	b.n	8008012 <_dtoa_r+0x32>
 800826e:	2301      	movs	r3, #1
 8008270:	e7de      	b.n	8008230 <_dtoa_r+0x250>
 8008272:	2300      	movs	r3, #0
 8008274:	9308      	str	r3, [sp, #32]
 8008276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008278:	eb0a 0903 	add.w	r9, sl, r3
 800827c:	f109 0301 	add.w	r3, r9, #1
 8008280:	2b01      	cmp	r3, #1
 8008282:	9301      	str	r3, [sp, #4]
 8008284:	bfb8      	it	lt
 8008286:	2301      	movlt	r3, #1
 8008288:	e7dd      	b.n	8008246 <_dtoa_r+0x266>
 800828a:	2301      	movs	r3, #1
 800828c:	e7f2      	b.n	8008274 <_dtoa_r+0x294>
 800828e:	2501      	movs	r5, #1
 8008290:	2300      	movs	r3, #0
 8008292:	9305      	str	r3, [sp, #20]
 8008294:	9508      	str	r5, [sp, #32]
 8008296:	f04f 39ff 	mov.w	r9, #4294967295
 800829a:	2200      	movs	r2, #0
 800829c:	f8cd 9004 	str.w	r9, [sp, #4]
 80082a0:	2312      	movs	r3, #18
 80082a2:	9209      	str	r2, [sp, #36]	; 0x24
 80082a4:	e7cf      	b.n	8008246 <_dtoa_r+0x266>
 80082a6:	2301      	movs	r3, #1
 80082a8:	9308      	str	r3, [sp, #32]
 80082aa:	e7f4      	b.n	8008296 <_dtoa_r+0x2b6>
 80082ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80082b0:	f8cd 9004 	str.w	r9, [sp, #4]
 80082b4:	464b      	mov	r3, r9
 80082b6:	e7c6      	b.n	8008246 <_dtoa_r+0x266>
 80082b8:	3101      	adds	r1, #1
 80082ba:	6041      	str	r1, [r0, #4]
 80082bc:	0052      	lsls	r2, r2, #1
 80082be:	e7c6      	b.n	800824e <_dtoa_r+0x26e>
 80082c0:	636f4361 	.word	0x636f4361
 80082c4:	3fd287a7 	.word	0x3fd287a7
 80082c8:	8b60c8b3 	.word	0x8b60c8b3
 80082cc:	3fc68a28 	.word	0x3fc68a28
 80082d0:	509f79fb 	.word	0x509f79fb
 80082d4:	3fd34413 	.word	0x3fd34413
 80082d8:	0800ae46 	.word	0x0800ae46
 80082dc:	0800ae5d 	.word	0x0800ae5d
 80082e0:	7ff00000 	.word	0x7ff00000
 80082e4:	0800ae42 	.word	0x0800ae42
 80082e8:	0800ae39 	.word	0x0800ae39
 80082ec:	0800acbd 	.word	0x0800acbd
 80082f0:	3ff80000 	.word	0x3ff80000
 80082f4:	0800afd8 	.word	0x0800afd8
 80082f8:	0800aebc 	.word	0x0800aebc
 80082fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082fe:	9a00      	ldr	r2, [sp, #0]
 8008300:	601a      	str	r2, [r3, #0]
 8008302:	9b01      	ldr	r3, [sp, #4]
 8008304:	2b0e      	cmp	r3, #14
 8008306:	f200 80ad 	bhi.w	8008464 <_dtoa_r+0x484>
 800830a:	2d00      	cmp	r5, #0
 800830c:	f000 80aa 	beq.w	8008464 <_dtoa_r+0x484>
 8008310:	f1ba 0f00 	cmp.w	sl, #0
 8008314:	dd36      	ble.n	8008384 <_dtoa_r+0x3a4>
 8008316:	4ac3      	ldr	r2, [pc, #780]	; (8008624 <_dtoa_r+0x644>)
 8008318:	f00a 030f 	and.w	r3, sl, #15
 800831c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008320:	ed93 7b00 	vldr	d7, [r3]
 8008324:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008328:	ea4f 172a 	mov.w	r7, sl, asr #4
 800832c:	eeb0 8a47 	vmov.f32	s16, s14
 8008330:	eef0 8a67 	vmov.f32	s17, s15
 8008334:	d016      	beq.n	8008364 <_dtoa_r+0x384>
 8008336:	4bbc      	ldr	r3, [pc, #752]	; (8008628 <_dtoa_r+0x648>)
 8008338:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800833c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008340:	f7f8 fa94 	bl	800086c <__aeabi_ddiv>
 8008344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008348:	f007 070f 	and.w	r7, r7, #15
 800834c:	2503      	movs	r5, #3
 800834e:	4eb6      	ldr	r6, [pc, #728]	; (8008628 <_dtoa_r+0x648>)
 8008350:	b957      	cbnz	r7, 8008368 <_dtoa_r+0x388>
 8008352:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008356:	ec53 2b18 	vmov	r2, r3, d8
 800835a:	f7f8 fa87 	bl	800086c <__aeabi_ddiv>
 800835e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008362:	e029      	b.n	80083b8 <_dtoa_r+0x3d8>
 8008364:	2502      	movs	r5, #2
 8008366:	e7f2      	b.n	800834e <_dtoa_r+0x36e>
 8008368:	07f9      	lsls	r1, r7, #31
 800836a:	d508      	bpl.n	800837e <_dtoa_r+0x39e>
 800836c:	ec51 0b18 	vmov	r0, r1, d8
 8008370:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008374:	f7f8 f950 	bl	8000618 <__aeabi_dmul>
 8008378:	ec41 0b18 	vmov	d8, r0, r1
 800837c:	3501      	adds	r5, #1
 800837e:	107f      	asrs	r7, r7, #1
 8008380:	3608      	adds	r6, #8
 8008382:	e7e5      	b.n	8008350 <_dtoa_r+0x370>
 8008384:	f000 80a6 	beq.w	80084d4 <_dtoa_r+0x4f4>
 8008388:	f1ca 0600 	rsb	r6, sl, #0
 800838c:	4ba5      	ldr	r3, [pc, #660]	; (8008624 <_dtoa_r+0x644>)
 800838e:	4fa6      	ldr	r7, [pc, #664]	; (8008628 <_dtoa_r+0x648>)
 8008390:	f006 020f 	and.w	r2, r6, #15
 8008394:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800839c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80083a0:	f7f8 f93a 	bl	8000618 <__aeabi_dmul>
 80083a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083a8:	1136      	asrs	r6, r6, #4
 80083aa:	2300      	movs	r3, #0
 80083ac:	2502      	movs	r5, #2
 80083ae:	2e00      	cmp	r6, #0
 80083b0:	f040 8085 	bne.w	80084be <_dtoa_r+0x4de>
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1d2      	bne.n	800835e <_dtoa_r+0x37e>
 80083b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f000 808c 	beq.w	80084d8 <_dtoa_r+0x4f8>
 80083c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80083c4:	4b99      	ldr	r3, [pc, #612]	; (800862c <_dtoa_r+0x64c>)
 80083c6:	2200      	movs	r2, #0
 80083c8:	4630      	mov	r0, r6
 80083ca:	4639      	mov	r1, r7
 80083cc:	f7f8 fb96 	bl	8000afc <__aeabi_dcmplt>
 80083d0:	2800      	cmp	r0, #0
 80083d2:	f000 8081 	beq.w	80084d8 <_dtoa_r+0x4f8>
 80083d6:	9b01      	ldr	r3, [sp, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d07d      	beq.n	80084d8 <_dtoa_r+0x4f8>
 80083dc:	f1b9 0f00 	cmp.w	r9, #0
 80083e0:	dd3c      	ble.n	800845c <_dtoa_r+0x47c>
 80083e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80083e6:	9307      	str	r3, [sp, #28]
 80083e8:	2200      	movs	r2, #0
 80083ea:	4b91      	ldr	r3, [pc, #580]	; (8008630 <_dtoa_r+0x650>)
 80083ec:	4630      	mov	r0, r6
 80083ee:	4639      	mov	r1, r7
 80083f0:	f7f8 f912 	bl	8000618 <__aeabi_dmul>
 80083f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083f8:	3501      	adds	r5, #1
 80083fa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80083fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008402:	4628      	mov	r0, r5
 8008404:	f7f8 f89e 	bl	8000544 <__aeabi_i2d>
 8008408:	4632      	mov	r2, r6
 800840a:	463b      	mov	r3, r7
 800840c:	f7f8 f904 	bl	8000618 <__aeabi_dmul>
 8008410:	4b88      	ldr	r3, [pc, #544]	; (8008634 <_dtoa_r+0x654>)
 8008412:	2200      	movs	r2, #0
 8008414:	f7f7 ff4a 	bl	80002ac <__adddf3>
 8008418:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800841c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008420:	9303      	str	r3, [sp, #12]
 8008422:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008424:	2b00      	cmp	r3, #0
 8008426:	d15c      	bne.n	80084e2 <_dtoa_r+0x502>
 8008428:	4b83      	ldr	r3, [pc, #524]	; (8008638 <_dtoa_r+0x658>)
 800842a:	2200      	movs	r2, #0
 800842c:	4630      	mov	r0, r6
 800842e:	4639      	mov	r1, r7
 8008430:	f7f7 ff3a 	bl	80002a8 <__aeabi_dsub>
 8008434:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008438:	4606      	mov	r6, r0
 800843a:	460f      	mov	r7, r1
 800843c:	f7f8 fb7c 	bl	8000b38 <__aeabi_dcmpgt>
 8008440:	2800      	cmp	r0, #0
 8008442:	f040 8296 	bne.w	8008972 <_dtoa_r+0x992>
 8008446:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800844a:	4630      	mov	r0, r6
 800844c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008450:	4639      	mov	r1, r7
 8008452:	f7f8 fb53 	bl	8000afc <__aeabi_dcmplt>
 8008456:	2800      	cmp	r0, #0
 8008458:	f040 8288 	bne.w	800896c <_dtoa_r+0x98c>
 800845c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008460:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008464:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008466:	2b00      	cmp	r3, #0
 8008468:	f2c0 8158 	blt.w	800871c <_dtoa_r+0x73c>
 800846c:	f1ba 0f0e 	cmp.w	sl, #14
 8008470:	f300 8154 	bgt.w	800871c <_dtoa_r+0x73c>
 8008474:	4b6b      	ldr	r3, [pc, #428]	; (8008624 <_dtoa_r+0x644>)
 8008476:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800847a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800847e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008480:	2b00      	cmp	r3, #0
 8008482:	f280 80e3 	bge.w	800864c <_dtoa_r+0x66c>
 8008486:	9b01      	ldr	r3, [sp, #4]
 8008488:	2b00      	cmp	r3, #0
 800848a:	f300 80df 	bgt.w	800864c <_dtoa_r+0x66c>
 800848e:	f040 826d 	bne.w	800896c <_dtoa_r+0x98c>
 8008492:	4b69      	ldr	r3, [pc, #420]	; (8008638 <_dtoa_r+0x658>)
 8008494:	2200      	movs	r2, #0
 8008496:	4640      	mov	r0, r8
 8008498:	4649      	mov	r1, r9
 800849a:	f7f8 f8bd 	bl	8000618 <__aeabi_dmul>
 800849e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80084a2:	f7f8 fb3f 	bl	8000b24 <__aeabi_dcmpge>
 80084a6:	9e01      	ldr	r6, [sp, #4]
 80084a8:	4637      	mov	r7, r6
 80084aa:	2800      	cmp	r0, #0
 80084ac:	f040 8243 	bne.w	8008936 <_dtoa_r+0x956>
 80084b0:	9d00      	ldr	r5, [sp, #0]
 80084b2:	2331      	movs	r3, #49	; 0x31
 80084b4:	f805 3b01 	strb.w	r3, [r5], #1
 80084b8:	f10a 0a01 	add.w	sl, sl, #1
 80084bc:	e23f      	b.n	800893e <_dtoa_r+0x95e>
 80084be:	07f2      	lsls	r2, r6, #31
 80084c0:	d505      	bpl.n	80084ce <_dtoa_r+0x4ee>
 80084c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084c6:	f7f8 f8a7 	bl	8000618 <__aeabi_dmul>
 80084ca:	3501      	adds	r5, #1
 80084cc:	2301      	movs	r3, #1
 80084ce:	1076      	asrs	r6, r6, #1
 80084d0:	3708      	adds	r7, #8
 80084d2:	e76c      	b.n	80083ae <_dtoa_r+0x3ce>
 80084d4:	2502      	movs	r5, #2
 80084d6:	e76f      	b.n	80083b8 <_dtoa_r+0x3d8>
 80084d8:	9b01      	ldr	r3, [sp, #4]
 80084da:	f8cd a01c 	str.w	sl, [sp, #28]
 80084de:	930c      	str	r3, [sp, #48]	; 0x30
 80084e0:	e78d      	b.n	80083fe <_dtoa_r+0x41e>
 80084e2:	9900      	ldr	r1, [sp, #0]
 80084e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80084e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80084e8:	4b4e      	ldr	r3, [pc, #312]	; (8008624 <_dtoa_r+0x644>)
 80084ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80084ee:	4401      	add	r1, r0
 80084f0:	9102      	str	r1, [sp, #8]
 80084f2:	9908      	ldr	r1, [sp, #32]
 80084f4:	eeb0 8a47 	vmov.f32	s16, s14
 80084f8:	eef0 8a67 	vmov.f32	s17, s15
 80084fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008500:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008504:	2900      	cmp	r1, #0
 8008506:	d045      	beq.n	8008594 <_dtoa_r+0x5b4>
 8008508:	494c      	ldr	r1, [pc, #304]	; (800863c <_dtoa_r+0x65c>)
 800850a:	2000      	movs	r0, #0
 800850c:	f7f8 f9ae 	bl	800086c <__aeabi_ddiv>
 8008510:	ec53 2b18 	vmov	r2, r3, d8
 8008514:	f7f7 fec8 	bl	80002a8 <__aeabi_dsub>
 8008518:	9d00      	ldr	r5, [sp, #0]
 800851a:	ec41 0b18 	vmov	d8, r0, r1
 800851e:	4639      	mov	r1, r7
 8008520:	4630      	mov	r0, r6
 8008522:	f7f8 fb29 	bl	8000b78 <__aeabi_d2iz>
 8008526:	900c      	str	r0, [sp, #48]	; 0x30
 8008528:	f7f8 f80c 	bl	8000544 <__aeabi_i2d>
 800852c:	4602      	mov	r2, r0
 800852e:	460b      	mov	r3, r1
 8008530:	4630      	mov	r0, r6
 8008532:	4639      	mov	r1, r7
 8008534:	f7f7 feb8 	bl	80002a8 <__aeabi_dsub>
 8008538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800853a:	3330      	adds	r3, #48	; 0x30
 800853c:	f805 3b01 	strb.w	r3, [r5], #1
 8008540:	ec53 2b18 	vmov	r2, r3, d8
 8008544:	4606      	mov	r6, r0
 8008546:	460f      	mov	r7, r1
 8008548:	f7f8 fad8 	bl	8000afc <__aeabi_dcmplt>
 800854c:	2800      	cmp	r0, #0
 800854e:	d165      	bne.n	800861c <_dtoa_r+0x63c>
 8008550:	4632      	mov	r2, r6
 8008552:	463b      	mov	r3, r7
 8008554:	4935      	ldr	r1, [pc, #212]	; (800862c <_dtoa_r+0x64c>)
 8008556:	2000      	movs	r0, #0
 8008558:	f7f7 fea6 	bl	80002a8 <__aeabi_dsub>
 800855c:	ec53 2b18 	vmov	r2, r3, d8
 8008560:	f7f8 facc 	bl	8000afc <__aeabi_dcmplt>
 8008564:	2800      	cmp	r0, #0
 8008566:	f040 80b9 	bne.w	80086dc <_dtoa_r+0x6fc>
 800856a:	9b02      	ldr	r3, [sp, #8]
 800856c:	429d      	cmp	r5, r3
 800856e:	f43f af75 	beq.w	800845c <_dtoa_r+0x47c>
 8008572:	4b2f      	ldr	r3, [pc, #188]	; (8008630 <_dtoa_r+0x650>)
 8008574:	ec51 0b18 	vmov	r0, r1, d8
 8008578:	2200      	movs	r2, #0
 800857a:	f7f8 f84d 	bl	8000618 <__aeabi_dmul>
 800857e:	4b2c      	ldr	r3, [pc, #176]	; (8008630 <_dtoa_r+0x650>)
 8008580:	ec41 0b18 	vmov	d8, r0, r1
 8008584:	2200      	movs	r2, #0
 8008586:	4630      	mov	r0, r6
 8008588:	4639      	mov	r1, r7
 800858a:	f7f8 f845 	bl	8000618 <__aeabi_dmul>
 800858e:	4606      	mov	r6, r0
 8008590:	460f      	mov	r7, r1
 8008592:	e7c4      	b.n	800851e <_dtoa_r+0x53e>
 8008594:	ec51 0b17 	vmov	r0, r1, d7
 8008598:	f7f8 f83e 	bl	8000618 <__aeabi_dmul>
 800859c:	9b02      	ldr	r3, [sp, #8]
 800859e:	9d00      	ldr	r5, [sp, #0]
 80085a0:	930c      	str	r3, [sp, #48]	; 0x30
 80085a2:	ec41 0b18 	vmov	d8, r0, r1
 80085a6:	4639      	mov	r1, r7
 80085a8:	4630      	mov	r0, r6
 80085aa:	f7f8 fae5 	bl	8000b78 <__aeabi_d2iz>
 80085ae:	9011      	str	r0, [sp, #68]	; 0x44
 80085b0:	f7f7 ffc8 	bl	8000544 <__aeabi_i2d>
 80085b4:	4602      	mov	r2, r0
 80085b6:	460b      	mov	r3, r1
 80085b8:	4630      	mov	r0, r6
 80085ba:	4639      	mov	r1, r7
 80085bc:	f7f7 fe74 	bl	80002a8 <__aeabi_dsub>
 80085c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085c2:	3330      	adds	r3, #48	; 0x30
 80085c4:	f805 3b01 	strb.w	r3, [r5], #1
 80085c8:	9b02      	ldr	r3, [sp, #8]
 80085ca:	429d      	cmp	r5, r3
 80085cc:	4606      	mov	r6, r0
 80085ce:	460f      	mov	r7, r1
 80085d0:	f04f 0200 	mov.w	r2, #0
 80085d4:	d134      	bne.n	8008640 <_dtoa_r+0x660>
 80085d6:	4b19      	ldr	r3, [pc, #100]	; (800863c <_dtoa_r+0x65c>)
 80085d8:	ec51 0b18 	vmov	r0, r1, d8
 80085dc:	f7f7 fe66 	bl	80002ac <__adddf3>
 80085e0:	4602      	mov	r2, r0
 80085e2:	460b      	mov	r3, r1
 80085e4:	4630      	mov	r0, r6
 80085e6:	4639      	mov	r1, r7
 80085e8:	f7f8 faa6 	bl	8000b38 <__aeabi_dcmpgt>
 80085ec:	2800      	cmp	r0, #0
 80085ee:	d175      	bne.n	80086dc <_dtoa_r+0x6fc>
 80085f0:	ec53 2b18 	vmov	r2, r3, d8
 80085f4:	4911      	ldr	r1, [pc, #68]	; (800863c <_dtoa_r+0x65c>)
 80085f6:	2000      	movs	r0, #0
 80085f8:	f7f7 fe56 	bl	80002a8 <__aeabi_dsub>
 80085fc:	4602      	mov	r2, r0
 80085fe:	460b      	mov	r3, r1
 8008600:	4630      	mov	r0, r6
 8008602:	4639      	mov	r1, r7
 8008604:	f7f8 fa7a 	bl	8000afc <__aeabi_dcmplt>
 8008608:	2800      	cmp	r0, #0
 800860a:	f43f af27 	beq.w	800845c <_dtoa_r+0x47c>
 800860e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008610:	1e6b      	subs	r3, r5, #1
 8008612:	930c      	str	r3, [sp, #48]	; 0x30
 8008614:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008618:	2b30      	cmp	r3, #48	; 0x30
 800861a:	d0f8      	beq.n	800860e <_dtoa_r+0x62e>
 800861c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008620:	e04a      	b.n	80086b8 <_dtoa_r+0x6d8>
 8008622:	bf00      	nop
 8008624:	0800afd8 	.word	0x0800afd8
 8008628:	0800afb0 	.word	0x0800afb0
 800862c:	3ff00000 	.word	0x3ff00000
 8008630:	40240000 	.word	0x40240000
 8008634:	401c0000 	.word	0x401c0000
 8008638:	40140000 	.word	0x40140000
 800863c:	3fe00000 	.word	0x3fe00000
 8008640:	4baf      	ldr	r3, [pc, #700]	; (8008900 <_dtoa_r+0x920>)
 8008642:	f7f7 ffe9 	bl	8000618 <__aeabi_dmul>
 8008646:	4606      	mov	r6, r0
 8008648:	460f      	mov	r7, r1
 800864a:	e7ac      	b.n	80085a6 <_dtoa_r+0x5c6>
 800864c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008650:	9d00      	ldr	r5, [sp, #0]
 8008652:	4642      	mov	r2, r8
 8008654:	464b      	mov	r3, r9
 8008656:	4630      	mov	r0, r6
 8008658:	4639      	mov	r1, r7
 800865a:	f7f8 f907 	bl	800086c <__aeabi_ddiv>
 800865e:	f7f8 fa8b 	bl	8000b78 <__aeabi_d2iz>
 8008662:	9002      	str	r0, [sp, #8]
 8008664:	f7f7 ff6e 	bl	8000544 <__aeabi_i2d>
 8008668:	4642      	mov	r2, r8
 800866a:	464b      	mov	r3, r9
 800866c:	f7f7 ffd4 	bl	8000618 <__aeabi_dmul>
 8008670:	4602      	mov	r2, r0
 8008672:	460b      	mov	r3, r1
 8008674:	4630      	mov	r0, r6
 8008676:	4639      	mov	r1, r7
 8008678:	f7f7 fe16 	bl	80002a8 <__aeabi_dsub>
 800867c:	9e02      	ldr	r6, [sp, #8]
 800867e:	9f01      	ldr	r7, [sp, #4]
 8008680:	3630      	adds	r6, #48	; 0x30
 8008682:	f805 6b01 	strb.w	r6, [r5], #1
 8008686:	9e00      	ldr	r6, [sp, #0]
 8008688:	1bae      	subs	r6, r5, r6
 800868a:	42b7      	cmp	r7, r6
 800868c:	4602      	mov	r2, r0
 800868e:	460b      	mov	r3, r1
 8008690:	d137      	bne.n	8008702 <_dtoa_r+0x722>
 8008692:	f7f7 fe0b 	bl	80002ac <__adddf3>
 8008696:	4642      	mov	r2, r8
 8008698:	464b      	mov	r3, r9
 800869a:	4606      	mov	r6, r0
 800869c:	460f      	mov	r7, r1
 800869e:	f7f8 fa4b 	bl	8000b38 <__aeabi_dcmpgt>
 80086a2:	b9c8      	cbnz	r0, 80086d8 <_dtoa_r+0x6f8>
 80086a4:	4642      	mov	r2, r8
 80086a6:	464b      	mov	r3, r9
 80086a8:	4630      	mov	r0, r6
 80086aa:	4639      	mov	r1, r7
 80086ac:	f7f8 fa1c 	bl	8000ae8 <__aeabi_dcmpeq>
 80086b0:	b110      	cbz	r0, 80086b8 <_dtoa_r+0x6d8>
 80086b2:	9b02      	ldr	r3, [sp, #8]
 80086b4:	07d9      	lsls	r1, r3, #31
 80086b6:	d40f      	bmi.n	80086d8 <_dtoa_r+0x6f8>
 80086b8:	4620      	mov	r0, r4
 80086ba:	4659      	mov	r1, fp
 80086bc:	f000 fe58 	bl	8009370 <_Bfree>
 80086c0:	2300      	movs	r3, #0
 80086c2:	702b      	strb	r3, [r5, #0]
 80086c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086c6:	f10a 0001 	add.w	r0, sl, #1
 80086ca:	6018      	str	r0, [r3, #0]
 80086cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f43f acd8 	beq.w	8008084 <_dtoa_r+0xa4>
 80086d4:	601d      	str	r5, [r3, #0]
 80086d6:	e4d5      	b.n	8008084 <_dtoa_r+0xa4>
 80086d8:	f8cd a01c 	str.w	sl, [sp, #28]
 80086dc:	462b      	mov	r3, r5
 80086de:	461d      	mov	r5, r3
 80086e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086e4:	2a39      	cmp	r2, #57	; 0x39
 80086e6:	d108      	bne.n	80086fa <_dtoa_r+0x71a>
 80086e8:	9a00      	ldr	r2, [sp, #0]
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d1f7      	bne.n	80086de <_dtoa_r+0x6fe>
 80086ee:	9a07      	ldr	r2, [sp, #28]
 80086f0:	9900      	ldr	r1, [sp, #0]
 80086f2:	3201      	adds	r2, #1
 80086f4:	9207      	str	r2, [sp, #28]
 80086f6:	2230      	movs	r2, #48	; 0x30
 80086f8:	700a      	strb	r2, [r1, #0]
 80086fa:	781a      	ldrb	r2, [r3, #0]
 80086fc:	3201      	adds	r2, #1
 80086fe:	701a      	strb	r2, [r3, #0]
 8008700:	e78c      	b.n	800861c <_dtoa_r+0x63c>
 8008702:	4b7f      	ldr	r3, [pc, #508]	; (8008900 <_dtoa_r+0x920>)
 8008704:	2200      	movs	r2, #0
 8008706:	f7f7 ff87 	bl	8000618 <__aeabi_dmul>
 800870a:	2200      	movs	r2, #0
 800870c:	2300      	movs	r3, #0
 800870e:	4606      	mov	r6, r0
 8008710:	460f      	mov	r7, r1
 8008712:	f7f8 f9e9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008716:	2800      	cmp	r0, #0
 8008718:	d09b      	beq.n	8008652 <_dtoa_r+0x672>
 800871a:	e7cd      	b.n	80086b8 <_dtoa_r+0x6d8>
 800871c:	9a08      	ldr	r2, [sp, #32]
 800871e:	2a00      	cmp	r2, #0
 8008720:	f000 80c4 	beq.w	80088ac <_dtoa_r+0x8cc>
 8008724:	9a05      	ldr	r2, [sp, #20]
 8008726:	2a01      	cmp	r2, #1
 8008728:	f300 80a8 	bgt.w	800887c <_dtoa_r+0x89c>
 800872c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800872e:	2a00      	cmp	r2, #0
 8008730:	f000 80a0 	beq.w	8008874 <_dtoa_r+0x894>
 8008734:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008738:	9e06      	ldr	r6, [sp, #24]
 800873a:	4645      	mov	r5, r8
 800873c:	9a04      	ldr	r2, [sp, #16]
 800873e:	2101      	movs	r1, #1
 8008740:	441a      	add	r2, r3
 8008742:	4620      	mov	r0, r4
 8008744:	4498      	add	r8, r3
 8008746:	9204      	str	r2, [sp, #16]
 8008748:	f000 ff18 	bl	800957c <__i2b>
 800874c:	4607      	mov	r7, r0
 800874e:	2d00      	cmp	r5, #0
 8008750:	dd0b      	ble.n	800876a <_dtoa_r+0x78a>
 8008752:	9b04      	ldr	r3, [sp, #16]
 8008754:	2b00      	cmp	r3, #0
 8008756:	dd08      	ble.n	800876a <_dtoa_r+0x78a>
 8008758:	42ab      	cmp	r3, r5
 800875a:	9a04      	ldr	r2, [sp, #16]
 800875c:	bfa8      	it	ge
 800875e:	462b      	movge	r3, r5
 8008760:	eba8 0803 	sub.w	r8, r8, r3
 8008764:	1aed      	subs	r5, r5, r3
 8008766:	1ad3      	subs	r3, r2, r3
 8008768:	9304      	str	r3, [sp, #16]
 800876a:	9b06      	ldr	r3, [sp, #24]
 800876c:	b1fb      	cbz	r3, 80087ae <_dtoa_r+0x7ce>
 800876e:	9b08      	ldr	r3, [sp, #32]
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 809f 	beq.w	80088b4 <_dtoa_r+0x8d4>
 8008776:	2e00      	cmp	r6, #0
 8008778:	dd11      	ble.n	800879e <_dtoa_r+0x7be>
 800877a:	4639      	mov	r1, r7
 800877c:	4632      	mov	r2, r6
 800877e:	4620      	mov	r0, r4
 8008780:	f000 ffb8 	bl	80096f4 <__pow5mult>
 8008784:	465a      	mov	r2, fp
 8008786:	4601      	mov	r1, r0
 8008788:	4607      	mov	r7, r0
 800878a:	4620      	mov	r0, r4
 800878c:	f000 ff0c 	bl	80095a8 <__multiply>
 8008790:	4659      	mov	r1, fp
 8008792:	9007      	str	r0, [sp, #28]
 8008794:	4620      	mov	r0, r4
 8008796:	f000 fdeb 	bl	8009370 <_Bfree>
 800879a:	9b07      	ldr	r3, [sp, #28]
 800879c:	469b      	mov	fp, r3
 800879e:	9b06      	ldr	r3, [sp, #24]
 80087a0:	1b9a      	subs	r2, r3, r6
 80087a2:	d004      	beq.n	80087ae <_dtoa_r+0x7ce>
 80087a4:	4659      	mov	r1, fp
 80087a6:	4620      	mov	r0, r4
 80087a8:	f000 ffa4 	bl	80096f4 <__pow5mult>
 80087ac:	4683      	mov	fp, r0
 80087ae:	2101      	movs	r1, #1
 80087b0:	4620      	mov	r0, r4
 80087b2:	f000 fee3 	bl	800957c <__i2b>
 80087b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	4606      	mov	r6, r0
 80087bc:	dd7c      	ble.n	80088b8 <_dtoa_r+0x8d8>
 80087be:	461a      	mov	r2, r3
 80087c0:	4601      	mov	r1, r0
 80087c2:	4620      	mov	r0, r4
 80087c4:	f000 ff96 	bl	80096f4 <__pow5mult>
 80087c8:	9b05      	ldr	r3, [sp, #20]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	4606      	mov	r6, r0
 80087ce:	dd76      	ble.n	80088be <_dtoa_r+0x8de>
 80087d0:	2300      	movs	r3, #0
 80087d2:	9306      	str	r3, [sp, #24]
 80087d4:	6933      	ldr	r3, [r6, #16]
 80087d6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80087da:	6918      	ldr	r0, [r3, #16]
 80087dc:	f000 fe7e 	bl	80094dc <__hi0bits>
 80087e0:	f1c0 0020 	rsb	r0, r0, #32
 80087e4:	9b04      	ldr	r3, [sp, #16]
 80087e6:	4418      	add	r0, r3
 80087e8:	f010 001f 	ands.w	r0, r0, #31
 80087ec:	f000 8086 	beq.w	80088fc <_dtoa_r+0x91c>
 80087f0:	f1c0 0320 	rsb	r3, r0, #32
 80087f4:	2b04      	cmp	r3, #4
 80087f6:	dd7f      	ble.n	80088f8 <_dtoa_r+0x918>
 80087f8:	f1c0 001c 	rsb	r0, r0, #28
 80087fc:	9b04      	ldr	r3, [sp, #16]
 80087fe:	4403      	add	r3, r0
 8008800:	4480      	add	r8, r0
 8008802:	4405      	add	r5, r0
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	f1b8 0f00 	cmp.w	r8, #0
 800880a:	dd05      	ble.n	8008818 <_dtoa_r+0x838>
 800880c:	4659      	mov	r1, fp
 800880e:	4642      	mov	r2, r8
 8008810:	4620      	mov	r0, r4
 8008812:	f000 ffc9 	bl	80097a8 <__lshift>
 8008816:	4683      	mov	fp, r0
 8008818:	9b04      	ldr	r3, [sp, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	dd05      	ble.n	800882a <_dtoa_r+0x84a>
 800881e:	4631      	mov	r1, r6
 8008820:	461a      	mov	r2, r3
 8008822:	4620      	mov	r0, r4
 8008824:	f000 ffc0 	bl	80097a8 <__lshift>
 8008828:	4606      	mov	r6, r0
 800882a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800882c:	2b00      	cmp	r3, #0
 800882e:	d069      	beq.n	8008904 <_dtoa_r+0x924>
 8008830:	4631      	mov	r1, r6
 8008832:	4658      	mov	r0, fp
 8008834:	f001 f824 	bl	8009880 <__mcmp>
 8008838:	2800      	cmp	r0, #0
 800883a:	da63      	bge.n	8008904 <_dtoa_r+0x924>
 800883c:	2300      	movs	r3, #0
 800883e:	4659      	mov	r1, fp
 8008840:	220a      	movs	r2, #10
 8008842:	4620      	mov	r0, r4
 8008844:	f000 fdb6 	bl	80093b4 <__multadd>
 8008848:	9b08      	ldr	r3, [sp, #32]
 800884a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800884e:	4683      	mov	fp, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	f000 818f 	beq.w	8008b74 <_dtoa_r+0xb94>
 8008856:	4639      	mov	r1, r7
 8008858:	2300      	movs	r3, #0
 800885a:	220a      	movs	r2, #10
 800885c:	4620      	mov	r0, r4
 800885e:	f000 fda9 	bl	80093b4 <__multadd>
 8008862:	f1b9 0f00 	cmp.w	r9, #0
 8008866:	4607      	mov	r7, r0
 8008868:	f300 808e 	bgt.w	8008988 <_dtoa_r+0x9a8>
 800886c:	9b05      	ldr	r3, [sp, #20]
 800886e:	2b02      	cmp	r3, #2
 8008870:	dc50      	bgt.n	8008914 <_dtoa_r+0x934>
 8008872:	e089      	b.n	8008988 <_dtoa_r+0x9a8>
 8008874:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008876:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800887a:	e75d      	b.n	8008738 <_dtoa_r+0x758>
 800887c:	9b01      	ldr	r3, [sp, #4]
 800887e:	1e5e      	subs	r6, r3, #1
 8008880:	9b06      	ldr	r3, [sp, #24]
 8008882:	42b3      	cmp	r3, r6
 8008884:	bfbf      	itttt	lt
 8008886:	9b06      	ldrlt	r3, [sp, #24]
 8008888:	9606      	strlt	r6, [sp, #24]
 800888a:	1af2      	sublt	r2, r6, r3
 800888c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800888e:	bfb6      	itet	lt
 8008890:	189b      	addlt	r3, r3, r2
 8008892:	1b9e      	subge	r6, r3, r6
 8008894:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008896:	9b01      	ldr	r3, [sp, #4]
 8008898:	bfb8      	it	lt
 800889a:	2600      	movlt	r6, #0
 800889c:	2b00      	cmp	r3, #0
 800889e:	bfb5      	itete	lt
 80088a0:	eba8 0503 	sublt.w	r5, r8, r3
 80088a4:	9b01      	ldrge	r3, [sp, #4]
 80088a6:	2300      	movlt	r3, #0
 80088a8:	4645      	movge	r5, r8
 80088aa:	e747      	b.n	800873c <_dtoa_r+0x75c>
 80088ac:	9e06      	ldr	r6, [sp, #24]
 80088ae:	9f08      	ldr	r7, [sp, #32]
 80088b0:	4645      	mov	r5, r8
 80088b2:	e74c      	b.n	800874e <_dtoa_r+0x76e>
 80088b4:	9a06      	ldr	r2, [sp, #24]
 80088b6:	e775      	b.n	80087a4 <_dtoa_r+0x7c4>
 80088b8:	9b05      	ldr	r3, [sp, #20]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	dc18      	bgt.n	80088f0 <_dtoa_r+0x910>
 80088be:	9b02      	ldr	r3, [sp, #8]
 80088c0:	b9b3      	cbnz	r3, 80088f0 <_dtoa_r+0x910>
 80088c2:	9b03      	ldr	r3, [sp, #12]
 80088c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088c8:	b9a3      	cbnz	r3, 80088f4 <_dtoa_r+0x914>
 80088ca:	9b03      	ldr	r3, [sp, #12]
 80088cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80088d0:	0d1b      	lsrs	r3, r3, #20
 80088d2:	051b      	lsls	r3, r3, #20
 80088d4:	b12b      	cbz	r3, 80088e2 <_dtoa_r+0x902>
 80088d6:	9b04      	ldr	r3, [sp, #16]
 80088d8:	3301      	adds	r3, #1
 80088da:	9304      	str	r3, [sp, #16]
 80088dc:	f108 0801 	add.w	r8, r8, #1
 80088e0:	2301      	movs	r3, #1
 80088e2:	9306      	str	r3, [sp, #24]
 80088e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	f47f af74 	bne.w	80087d4 <_dtoa_r+0x7f4>
 80088ec:	2001      	movs	r0, #1
 80088ee:	e779      	b.n	80087e4 <_dtoa_r+0x804>
 80088f0:	2300      	movs	r3, #0
 80088f2:	e7f6      	b.n	80088e2 <_dtoa_r+0x902>
 80088f4:	9b02      	ldr	r3, [sp, #8]
 80088f6:	e7f4      	b.n	80088e2 <_dtoa_r+0x902>
 80088f8:	d085      	beq.n	8008806 <_dtoa_r+0x826>
 80088fa:	4618      	mov	r0, r3
 80088fc:	301c      	adds	r0, #28
 80088fe:	e77d      	b.n	80087fc <_dtoa_r+0x81c>
 8008900:	40240000 	.word	0x40240000
 8008904:	9b01      	ldr	r3, [sp, #4]
 8008906:	2b00      	cmp	r3, #0
 8008908:	dc38      	bgt.n	800897c <_dtoa_r+0x99c>
 800890a:	9b05      	ldr	r3, [sp, #20]
 800890c:	2b02      	cmp	r3, #2
 800890e:	dd35      	ble.n	800897c <_dtoa_r+0x99c>
 8008910:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008914:	f1b9 0f00 	cmp.w	r9, #0
 8008918:	d10d      	bne.n	8008936 <_dtoa_r+0x956>
 800891a:	4631      	mov	r1, r6
 800891c:	464b      	mov	r3, r9
 800891e:	2205      	movs	r2, #5
 8008920:	4620      	mov	r0, r4
 8008922:	f000 fd47 	bl	80093b4 <__multadd>
 8008926:	4601      	mov	r1, r0
 8008928:	4606      	mov	r6, r0
 800892a:	4658      	mov	r0, fp
 800892c:	f000 ffa8 	bl	8009880 <__mcmp>
 8008930:	2800      	cmp	r0, #0
 8008932:	f73f adbd 	bgt.w	80084b0 <_dtoa_r+0x4d0>
 8008936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008938:	9d00      	ldr	r5, [sp, #0]
 800893a:	ea6f 0a03 	mvn.w	sl, r3
 800893e:	f04f 0800 	mov.w	r8, #0
 8008942:	4631      	mov	r1, r6
 8008944:	4620      	mov	r0, r4
 8008946:	f000 fd13 	bl	8009370 <_Bfree>
 800894a:	2f00      	cmp	r7, #0
 800894c:	f43f aeb4 	beq.w	80086b8 <_dtoa_r+0x6d8>
 8008950:	f1b8 0f00 	cmp.w	r8, #0
 8008954:	d005      	beq.n	8008962 <_dtoa_r+0x982>
 8008956:	45b8      	cmp	r8, r7
 8008958:	d003      	beq.n	8008962 <_dtoa_r+0x982>
 800895a:	4641      	mov	r1, r8
 800895c:	4620      	mov	r0, r4
 800895e:	f000 fd07 	bl	8009370 <_Bfree>
 8008962:	4639      	mov	r1, r7
 8008964:	4620      	mov	r0, r4
 8008966:	f000 fd03 	bl	8009370 <_Bfree>
 800896a:	e6a5      	b.n	80086b8 <_dtoa_r+0x6d8>
 800896c:	2600      	movs	r6, #0
 800896e:	4637      	mov	r7, r6
 8008970:	e7e1      	b.n	8008936 <_dtoa_r+0x956>
 8008972:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008974:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008978:	4637      	mov	r7, r6
 800897a:	e599      	b.n	80084b0 <_dtoa_r+0x4d0>
 800897c:	9b08      	ldr	r3, [sp, #32]
 800897e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008982:	2b00      	cmp	r3, #0
 8008984:	f000 80fd 	beq.w	8008b82 <_dtoa_r+0xba2>
 8008988:	2d00      	cmp	r5, #0
 800898a:	dd05      	ble.n	8008998 <_dtoa_r+0x9b8>
 800898c:	4639      	mov	r1, r7
 800898e:	462a      	mov	r2, r5
 8008990:	4620      	mov	r0, r4
 8008992:	f000 ff09 	bl	80097a8 <__lshift>
 8008996:	4607      	mov	r7, r0
 8008998:	9b06      	ldr	r3, [sp, #24]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d05c      	beq.n	8008a58 <_dtoa_r+0xa78>
 800899e:	6879      	ldr	r1, [r7, #4]
 80089a0:	4620      	mov	r0, r4
 80089a2:	f000 fca5 	bl	80092f0 <_Balloc>
 80089a6:	4605      	mov	r5, r0
 80089a8:	b928      	cbnz	r0, 80089b6 <_dtoa_r+0x9d6>
 80089aa:	4b80      	ldr	r3, [pc, #512]	; (8008bac <_dtoa_r+0xbcc>)
 80089ac:	4602      	mov	r2, r0
 80089ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80089b2:	f7ff bb2e 	b.w	8008012 <_dtoa_r+0x32>
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	3202      	adds	r2, #2
 80089ba:	0092      	lsls	r2, r2, #2
 80089bc:	f107 010c 	add.w	r1, r7, #12
 80089c0:	300c      	adds	r0, #12
 80089c2:	f000 fc87 	bl	80092d4 <memcpy>
 80089c6:	2201      	movs	r2, #1
 80089c8:	4629      	mov	r1, r5
 80089ca:	4620      	mov	r0, r4
 80089cc:	f000 feec 	bl	80097a8 <__lshift>
 80089d0:	9b00      	ldr	r3, [sp, #0]
 80089d2:	3301      	adds	r3, #1
 80089d4:	9301      	str	r3, [sp, #4]
 80089d6:	9b00      	ldr	r3, [sp, #0]
 80089d8:	444b      	add	r3, r9
 80089da:	9307      	str	r3, [sp, #28]
 80089dc:	9b02      	ldr	r3, [sp, #8]
 80089de:	f003 0301 	and.w	r3, r3, #1
 80089e2:	46b8      	mov	r8, r7
 80089e4:	9306      	str	r3, [sp, #24]
 80089e6:	4607      	mov	r7, r0
 80089e8:	9b01      	ldr	r3, [sp, #4]
 80089ea:	4631      	mov	r1, r6
 80089ec:	3b01      	subs	r3, #1
 80089ee:	4658      	mov	r0, fp
 80089f0:	9302      	str	r3, [sp, #8]
 80089f2:	f7ff fa67 	bl	8007ec4 <quorem>
 80089f6:	4603      	mov	r3, r0
 80089f8:	3330      	adds	r3, #48	; 0x30
 80089fa:	9004      	str	r0, [sp, #16]
 80089fc:	4641      	mov	r1, r8
 80089fe:	4658      	mov	r0, fp
 8008a00:	9308      	str	r3, [sp, #32]
 8008a02:	f000 ff3d 	bl	8009880 <__mcmp>
 8008a06:	463a      	mov	r2, r7
 8008a08:	4681      	mov	r9, r0
 8008a0a:	4631      	mov	r1, r6
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	f000 ff53 	bl	80098b8 <__mdiff>
 8008a12:	68c2      	ldr	r2, [r0, #12]
 8008a14:	9b08      	ldr	r3, [sp, #32]
 8008a16:	4605      	mov	r5, r0
 8008a18:	bb02      	cbnz	r2, 8008a5c <_dtoa_r+0xa7c>
 8008a1a:	4601      	mov	r1, r0
 8008a1c:	4658      	mov	r0, fp
 8008a1e:	f000 ff2f 	bl	8009880 <__mcmp>
 8008a22:	9b08      	ldr	r3, [sp, #32]
 8008a24:	4602      	mov	r2, r0
 8008a26:	4629      	mov	r1, r5
 8008a28:	4620      	mov	r0, r4
 8008a2a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008a2e:	f000 fc9f 	bl	8009370 <_Bfree>
 8008a32:	9b05      	ldr	r3, [sp, #20]
 8008a34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a36:	9d01      	ldr	r5, [sp, #4]
 8008a38:	ea43 0102 	orr.w	r1, r3, r2
 8008a3c:	9b06      	ldr	r3, [sp, #24]
 8008a3e:	430b      	orrs	r3, r1
 8008a40:	9b08      	ldr	r3, [sp, #32]
 8008a42:	d10d      	bne.n	8008a60 <_dtoa_r+0xa80>
 8008a44:	2b39      	cmp	r3, #57	; 0x39
 8008a46:	d029      	beq.n	8008a9c <_dtoa_r+0xabc>
 8008a48:	f1b9 0f00 	cmp.w	r9, #0
 8008a4c:	dd01      	ble.n	8008a52 <_dtoa_r+0xa72>
 8008a4e:	9b04      	ldr	r3, [sp, #16]
 8008a50:	3331      	adds	r3, #49	; 0x31
 8008a52:	9a02      	ldr	r2, [sp, #8]
 8008a54:	7013      	strb	r3, [r2, #0]
 8008a56:	e774      	b.n	8008942 <_dtoa_r+0x962>
 8008a58:	4638      	mov	r0, r7
 8008a5a:	e7b9      	b.n	80089d0 <_dtoa_r+0x9f0>
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	e7e2      	b.n	8008a26 <_dtoa_r+0xa46>
 8008a60:	f1b9 0f00 	cmp.w	r9, #0
 8008a64:	db06      	blt.n	8008a74 <_dtoa_r+0xa94>
 8008a66:	9905      	ldr	r1, [sp, #20]
 8008a68:	ea41 0909 	orr.w	r9, r1, r9
 8008a6c:	9906      	ldr	r1, [sp, #24]
 8008a6e:	ea59 0101 	orrs.w	r1, r9, r1
 8008a72:	d120      	bne.n	8008ab6 <_dtoa_r+0xad6>
 8008a74:	2a00      	cmp	r2, #0
 8008a76:	ddec      	ble.n	8008a52 <_dtoa_r+0xa72>
 8008a78:	4659      	mov	r1, fp
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	9301      	str	r3, [sp, #4]
 8008a80:	f000 fe92 	bl	80097a8 <__lshift>
 8008a84:	4631      	mov	r1, r6
 8008a86:	4683      	mov	fp, r0
 8008a88:	f000 fefa 	bl	8009880 <__mcmp>
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	9b01      	ldr	r3, [sp, #4]
 8008a90:	dc02      	bgt.n	8008a98 <_dtoa_r+0xab8>
 8008a92:	d1de      	bne.n	8008a52 <_dtoa_r+0xa72>
 8008a94:	07da      	lsls	r2, r3, #31
 8008a96:	d5dc      	bpl.n	8008a52 <_dtoa_r+0xa72>
 8008a98:	2b39      	cmp	r3, #57	; 0x39
 8008a9a:	d1d8      	bne.n	8008a4e <_dtoa_r+0xa6e>
 8008a9c:	9a02      	ldr	r2, [sp, #8]
 8008a9e:	2339      	movs	r3, #57	; 0x39
 8008aa0:	7013      	strb	r3, [r2, #0]
 8008aa2:	462b      	mov	r3, r5
 8008aa4:	461d      	mov	r5, r3
 8008aa6:	3b01      	subs	r3, #1
 8008aa8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008aac:	2a39      	cmp	r2, #57	; 0x39
 8008aae:	d050      	beq.n	8008b52 <_dtoa_r+0xb72>
 8008ab0:	3201      	adds	r2, #1
 8008ab2:	701a      	strb	r2, [r3, #0]
 8008ab4:	e745      	b.n	8008942 <_dtoa_r+0x962>
 8008ab6:	2a00      	cmp	r2, #0
 8008ab8:	dd03      	ble.n	8008ac2 <_dtoa_r+0xae2>
 8008aba:	2b39      	cmp	r3, #57	; 0x39
 8008abc:	d0ee      	beq.n	8008a9c <_dtoa_r+0xabc>
 8008abe:	3301      	adds	r3, #1
 8008ac0:	e7c7      	b.n	8008a52 <_dtoa_r+0xa72>
 8008ac2:	9a01      	ldr	r2, [sp, #4]
 8008ac4:	9907      	ldr	r1, [sp, #28]
 8008ac6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008aca:	428a      	cmp	r2, r1
 8008acc:	d02a      	beq.n	8008b24 <_dtoa_r+0xb44>
 8008ace:	4659      	mov	r1, fp
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	220a      	movs	r2, #10
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f000 fc6d 	bl	80093b4 <__multadd>
 8008ada:	45b8      	cmp	r8, r7
 8008adc:	4683      	mov	fp, r0
 8008ade:	f04f 0300 	mov.w	r3, #0
 8008ae2:	f04f 020a 	mov.w	r2, #10
 8008ae6:	4641      	mov	r1, r8
 8008ae8:	4620      	mov	r0, r4
 8008aea:	d107      	bne.n	8008afc <_dtoa_r+0xb1c>
 8008aec:	f000 fc62 	bl	80093b4 <__multadd>
 8008af0:	4680      	mov	r8, r0
 8008af2:	4607      	mov	r7, r0
 8008af4:	9b01      	ldr	r3, [sp, #4]
 8008af6:	3301      	adds	r3, #1
 8008af8:	9301      	str	r3, [sp, #4]
 8008afa:	e775      	b.n	80089e8 <_dtoa_r+0xa08>
 8008afc:	f000 fc5a 	bl	80093b4 <__multadd>
 8008b00:	4639      	mov	r1, r7
 8008b02:	4680      	mov	r8, r0
 8008b04:	2300      	movs	r3, #0
 8008b06:	220a      	movs	r2, #10
 8008b08:	4620      	mov	r0, r4
 8008b0a:	f000 fc53 	bl	80093b4 <__multadd>
 8008b0e:	4607      	mov	r7, r0
 8008b10:	e7f0      	b.n	8008af4 <_dtoa_r+0xb14>
 8008b12:	f1b9 0f00 	cmp.w	r9, #0
 8008b16:	9a00      	ldr	r2, [sp, #0]
 8008b18:	bfcc      	ite	gt
 8008b1a:	464d      	movgt	r5, r9
 8008b1c:	2501      	movle	r5, #1
 8008b1e:	4415      	add	r5, r2
 8008b20:	f04f 0800 	mov.w	r8, #0
 8008b24:	4659      	mov	r1, fp
 8008b26:	2201      	movs	r2, #1
 8008b28:	4620      	mov	r0, r4
 8008b2a:	9301      	str	r3, [sp, #4]
 8008b2c:	f000 fe3c 	bl	80097a8 <__lshift>
 8008b30:	4631      	mov	r1, r6
 8008b32:	4683      	mov	fp, r0
 8008b34:	f000 fea4 	bl	8009880 <__mcmp>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	dcb2      	bgt.n	8008aa2 <_dtoa_r+0xac2>
 8008b3c:	d102      	bne.n	8008b44 <_dtoa_r+0xb64>
 8008b3e:	9b01      	ldr	r3, [sp, #4]
 8008b40:	07db      	lsls	r3, r3, #31
 8008b42:	d4ae      	bmi.n	8008aa2 <_dtoa_r+0xac2>
 8008b44:	462b      	mov	r3, r5
 8008b46:	461d      	mov	r5, r3
 8008b48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b4c:	2a30      	cmp	r2, #48	; 0x30
 8008b4e:	d0fa      	beq.n	8008b46 <_dtoa_r+0xb66>
 8008b50:	e6f7      	b.n	8008942 <_dtoa_r+0x962>
 8008b52:	9a00      	ldr	r2, [sp, #0]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d1a5      	bne.n	8008aa4 <_dtoa_r+0xac4>
 8008b58:	f10a 0a01 	add.w	sl, sl, #1
 8008b5c:	2331      	movs	r3, #49	; 0x31
 8008b5e:	e779      	b.n	8008a54 <_dtoa_r+0xa74>
 8008b60:	4b13      	ldr	r3, [pc, #76]	; (8008bb0 <_dtoa_r+0xbd0>)
 8008b62:	f7ff baaf 	b.w	80080c4 <_dtoa_r+0xe4>
 8008b66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	f47f aa86 	bne.w	800807a <_dtoa_r+0x9a>
 8008b6e:	4b11      	ldr	r3, [pc, #68]	; (8008bb4 <_dtoa_r+0xbd4>)
 8008b70:	f7ff baa8 	b.w	80080c4 <_dtoa_r+0xe4>
 8008b74:	f1b9 0f00 	cmp.w	r9, #0
 8008b78:	dc03      	bgt.n	8008b82 <_dtoa_r+0xba2>
 8008b7a:	9b05      	ldr	r3, [sp, #20]
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	f73f aec9 	bgt.w	8008914 <_dtoa_r+0x934>
 8008b82:	9d00      	ldr	r5, [sp, #0]
 8008b84:	4631      	mov	r1, r6
 8008b86:	4658      	mov	r0, fp
 8008b88:	f7ff f99c 	bl	8007ec4 <quorem>
 8008b8c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008b90:	f805 3b01 	strb.w	r3, [r5], #1
 8008b94:	9a00      	ldr	r2, [sp, #0]
 8008b96:	1aaa      	subs	r2, r5, r2
 8008b98:	4591      	cmp	r9, r2
 8008b9a:	ddba      	ble.n	8008b12 <_dtoa_r+0xb32>
 8008b9c:	4659      	mov	r1, fp
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	220a      	movs	r2, #10
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	f000 fc06 	bl	80093b4 <__multadd>
 8008ba8:	4683      	mov	fp, r0
 8008baa:	e7eb      	b.n	8008b84 <_dtoa_r+0xba4>
 8008bac:	0800aebc 	.word	0x0800aebc
 8008bb0:	0800acbc 	.word	0x0800acbc
 8008bb4:	0800ae39 	.word	0x0800ae39

08008bb8 <rshift>:
 8008bb8:	6903      	ldr	r3, [r0, #16]
 8008bba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008bbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008bc2:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008bc6:	f100 0414 	add.w	r4, r0, #20
 8008bca:	dd45      	ble.n	8008c58 <rshift+0xa0>
 8008bcc:	f011 011f 	ands.w	r1, r1, #31
 8008bd0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008bd4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008bd8:	d10c      	bne.n	8008bf4 <rshift+0x3c>
 8008bda:	f100 0710 	add.w	r7, r0, #16
 8008bde:	4629      	mov	r1, r5
 8008be0:	42b1      	cmp	r1, r6
 8008be2:	d334      	bcc.n	8008c4e <rshift+0x96>
 8008be4:	1a9b      	subs	r3, r3, r2
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	1eea      	subs	r2, r5, #3
 8008bea:	4296      	cmp	r6, r2
 8008bec:	bf38      	it	cc
 8008bee:	2300      	movcc	r3, #0
 8008bf0:	4423      	add	r3, r4
 8008bf2:	e015      	b.n	8008c20 <rshift+0x68>
 8008bf4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008bf8:	f1c1 0820 	rsb	r8, r1, #32
 8008bfc:	40cf      	lsrs	r7, r1
 8008bfe:	f105 0e04 	add.w	lr, r5, #4
 8008c02:	46a1      	mov	r9, r4
 8008c04:	4576      	cmp	r6, lr
 8008c06:	46f4      	mov	ip, lr
 8008c08:	d815      	bhi.n	8008c36 <rshift+0x7e>
 8008c0a:	1a9b      	subs	r3, r3, r2
 8008c0c:	009a      	lsls	r2, r3, #2
 8008c0e:	3a04      	subs	r2, #4
 8008c10:	3501      	adds	r5, #1
 8008c12:	42ae      	cmp	r6, r5
 8008c14:	bf38      	it	cc
 8008c16:	2200      	movcc	r2, #0
 8008c18:	18a3      	adds	r3, r4, r2
 8008c1a:	50a7      	str	r7, [r4, r2]
 8008c1c:	b107      	cbz	r7, 8008c20 <rshift+0x68>
 8008c1e:	3304      	adds	r3, #4
 8008c20:	1b1a      	subs	r2, r3, r4
 8008c22:	42a3      	cmp	r3, r4
 8008c24:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008c28:	bf08      	it	eq
 8008c2a:	2300      	moveq	r3, #0
 8008c2c:	6102      	str	r2, [r0, #16]
 8008c2e:	bf08      	it	eq
 8008c30:	6143      	streq	r3, [r0, #20]
 8008c32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c36:	f8dc c000 	ldr.w	ip, [ip]
 8008c3a:	fa0c fc08 	lsl.w	ip, ip, r8
 8008c3e:	ea4c 0707 	orr.w	r7, ip, r7
 8008c42:	f849 7b04 	str.w	r7, [r9], #4
 8008c46:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008c4a:	40cf      	lsrs	r7, r1
 8008c4c:	e7da      	b.n	8008c04 <rshift+0x4c>
 8008c4e:	f851 cb04 	ldr.w	ip, [r1], #4
 8008c52:	f847 cf04 	str.w	ip, [r7, #4]!
 8008c56:	e7c3      	b.n	8008be0 <rshift+0x28>
 8008c58:	4623      	mov	r3, r4
 8008c5a:	e7e1      	b.n	8008c20 <rshift+0x68>

08008c5c <__hexdig_fun>:
 8008c5c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008c60:	2b09      	cmp	r3, #9
 8008c62:	d802      	bhi.n	8008c6a <__hexdig_fun+0xe>
 8008c64:	3820      	subs	r0, #32
 8008c66:	b2c0      	uxtb	r0, r0
 8008c68:	4770      	bx	lr
 8008c6a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008c6e:	2b05      	cmp	r3, #5
 8008c70:	d801      	bhi.n	8008c76 <__hexdig_fun+0x1a>
 8008c72:	3847      	subs	r0, #71	; 0x47
 8008c74:	e7f7      	b.n	8008c66 <__hexdig_fun+0xa>
 8008c76:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008c7a:	2b05      	cmp	r3, #5
 8008c7c:	d801      	bhi.n	8008c82 <__hexdig_fun+0x26>
 8008c7e:	3827      	subs	r0, #39	; 0x27
 8008c80:	e7f1      	b.n	8008c66 <__hexdig_fun+0xa>
 8008c82:	2000      	movs	r0, #0
 8008c84:	4770      	bx	lr
	...

08008c88 <__gethex>:
 8008c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8c:	ed2d 8b02 	vpush	{d8}
 8008c90:	b089      	sub	sp, #36	; 0x24
 8008c92:	ee08 0a10 	vmov	s16, r0
 8008c96:	9304      	str	r3, [sp, #16]
 8008c98:	4bbc      	ldr	r3, [pc, #752]	; (8008f8c <__gethex+0x304>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	9301      	str	r3, [sp, #4]
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	468b      	mov	fp, r1
 8008ca2:	4690      	mov	r8, r2
 8008ca4:	f7f7 faa4 	bl	80001f0 <strlen>
 8008ca8:	9b01      	ldr	r3, [sp, #4]
 8008caa:	f8db 2000 	ldr.w	r2, [fp]
 8008cae:	4403      	add	r3, r0
 8008cb0:	4682      	mov	sl, r0
 8008cb2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008cb6:	9305      	str	r3, [sp, #20]
 8008cb8:	1c93      	adds	r3, r2, #2
 8008cba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008cbe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008cc2:	32fe      	adds	r2, #254	; 0xfe
 8008cc4:	18d1      	adds	r1, r2, r3
 8008cc6:	461f      	mov	r7, r3
 8008cc8:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008ccc:	9100      	str	r1, [sp, #0]
 8008cce:	2830      	cmp	r0, #48	; 0x30
 8008cd0:	d0f8      	beq.n	8008cc4 <__gethex+0x3c>
 8008cd2:	f7ff ffc3 	bl	8008c5c <__hexdig_fun>
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	d13a      	bne.n	8008d52 <__gethex+0xca>
 8008cdc:	9901      	ldr	r1, [sp, #4]
 8008cde:	4652      	mov	r2, sl
 8008ce0:	4638      	mov	r0, r7
 8008ce2:	f001 f9ed 	bl	800a0c0 <strncmp>
 8008ce6:	4605      	mov	r5, r0
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d168      	bne.n	8008dbe <__gethex+0x136>
 8008cec:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008cf0:	eb07 060a 	add.w	r6, r7, sl
 8008cf4:	f7ff ffb2 	bl	8008c5c <__hexdig_fun>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d062      	beq.n	8008dc2 <__gethex+0x13a>
 8008cfc:	4633      	mov	r3, r6
 8008cfe:	7818      	ldrb	r0, [r3, #0]
 8008d00:	2830      	cmp	r0, #48	; 0x30
 8008d02:	461f      	mov	r7, r3
 8008d04:	f103 0301 	add.w	r3, r3, #1
 8008d08:	d0f9      	beq.n	8008cfe <__gethex+0x76>
 8008d0a:	f7ff ffa7 	bl	8008c5c <__hexdig_fun>
 8008d0e:	2301      	movs	r3, #1
 8008d10:	fab0 f480 	clz	r4, r0
 8008d14:	0964      	lsrs	r4, r4, #5
 8008d16:	4635      	mov	r5, r6
 8008d18:	9300      	str	r3, [sp, #0]
 8008d1a:	463a      	mov	r2, r7
 8008d1c:	4616      	mov	r6, r2
 8008d1e:	3201      	adds	r2, #1
 8008d20:	7830      	ldrb	r0, [r6, #0]
 8008d22:	f7ff ff9b 	bl	8008c5c <__hexdig_fun>
 8008d26:	2800      	cmp	r0, #0
 8008d28:	d1f8      	bne.n	8008d1c <__gethex+0x94>
 8008d2a:	9901      	ldr	r1, [sp, #4]
 8008d2c:	4652      	mov	r2, sl
 8008d2e:	4630      	mov	r0, r6
 8008d30:	f001 f9c6 	bl	800a0c0 <strncmp>
 8008d34:	b980      	cbnz	r0, 8008d58 <__gethex+0xd0>
 8008d36:	b94d      	cbnz	r5, 8008d4c <__gethex+0xc4>
 8008d38:	eb06 050a 	add.w	r5, r6, sl
 8008d3c:	462a      	mov	r2, r5
 8008d3e:	4616      	mov	r6, r2
 8008d40:	3201      	adds	r2, #1
 8008d42:	7830      	ldrb	r0, [r6, #0]
 8008d44:	f7ff ff8a 	bl	8008c5c <__hexdig_fun>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	d1f8      	bne.n	8008d3e <__gethex+0xb6>
 8008d4c:	1bad      	subs	r5, r5, r6
 8008d4e:	00ad      	lsls	r5, r5, #2
 8008d50:	e004      	b.n	8008d5c <__gethex+0xd4>
 8008d52:	2400      	movs	r4, #0
 8008d54:	4625      	mov	r5, r4
 8008d56:	e7e0      	b.n	8008d1a <__gethex+0x92>
 8008d58:	2d00      	cmp	r5, #0
 8008d5a:	d1f7      	bne.n	8008d4c <__gethex+0xc4>
 8008d5c:	7833      	ldrb	r3, [r6, #0]
 8008d5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008d62:	2b50      	cmp	r3, #80	; 0x50
 8008d64:	d13b      	bne.n	8008dde <__gethex+0x156>
 8008d66:	7873      	ldrb	r3, [r6, #1]
 8008d68:	2b2b      	cmp	r3, #43	; 0x2b
 8008d6a:	d02c      	beq.n	8008dc6 <__gethex+0x13e>
 8008d6c:	2b2d      	cmp	r3, #45	; 0x2d
 8008d6e:	d02e      	beq.n	8008dce <__gethex+0x146>
 8008d70:	1c71      	adds	r1, r6, #1
 8008d72:	f04f 0900 	mov.w	r9, #0
 8008d76:	7808      	ldrb	r0, [r1, #0]
 8008d78:	f7ff ff70 	bl	8008c5c <__hexdig_fun>
 8008d7c:	1e43      	subs	r3, r0, #1
 8008d7e:	b2db      	uxtb	r3, r3
 8008d80:	2b18      	cmp	r3, #24
 8008d82:	d82c      	bhi.n	8008dde <__gethex+0x156>
 8008d84:	f1a0 0210 	sub.w	r2, r0, #16
 8008d88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008d8c:	f7ff ff66 	bl	8008c5c <__hexdig_fun>
 8008d90:	1e43      	subs	r3, r0, #1
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	2b18      	cmp	r3, #24
 8008d96:	d91d      	bls.n	8008dd4 <__gethex+0x14c>
 8008d98:	f1b9 0f00 	cmp.w	r9, #0
 8008d9c:	d000      	beq.n	8008da0 <__gethex+0x118>
 8008d9e:	4252      	negs	r2, r2
 8008da0:	4415      	add	r5, r2
 8008da2:	f8cb 1000 	str.w	r1, [fp]
 8008da6:	b1e4      	cbz	r4, 8008de2 <__gethex+0x15a>
 8008da8:	9b00      	ldr	r3, [sp, #0]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	bf14      	ite	ne
 8008dae:	2700      	movne	r7, #0
 8008db0:	2706      	moveq	r7, #6
 8008db2:	4638      	mov	r0, r7
 8008db4:	b009      	add	sp, #36	; 0x24
 8008db6:	ecbd 8b02 	vpop	{d8}
 8008dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dbe:	463e      	mov	r6, r7
 8008dc0:	4625      	mov	r5, r4
 8008dc2:	2401      	movs	r4, #1
 8008dc4:	e7ca      	b.n	8008d5c <__gethex+0xd4>
 8008dc6:	f04f 0900 	mov.w	r9, #0
 8008dca:	1cb1      	adds	r1, r6, #2
 8008dcc:	e7d3      	b.n	8008d76 <__gethex+0xee>
 8008dce:	f04f 0901 	mov.w	r9, #1
 8008dd2:	e7fa      	b.n	8008dca <__gethex+0x142>
 8008dd4:	230a      	movs	r3, #10
 8008dd6:	fb03 0202 	mla	r2, r3, r2, r0
 8008dda:	3a10      	subs	r2, #16
 8008ddc:	e7d4      	b.n	8008d88 <__gethex+0x100>
 8008dde:	4631      	mov	r1, r6
 8008de0:	e7df      	b.n	8008da2 <__gethex+0x11a>
 8008de2:	1bf3      	subs	r3, r6, r7
 8008de4:	3b01      	subs	r3, #1
 8008de6:	4621      	mov	r1, r4
 8008de8:	2b07      	cmp	r3, #7
 8008dea:	dc0b      	bgt.n	8008e04 <__gethex+0x17c>
 8008dec:	ee18 0a10 	vmov	r0, s16
 8008df0:	f000 fa7e 	bl	80092f0 <_Balloc>
 8008df4:	4604      	mov	r4, r0
 8008df6:	b940      	cbnz	r0, 8008e0a <__gethex+0x182>
 8008df8:	4b65      	ldr	r3, [pc, #404]	; (8008f90 <__gethex+0x308>)
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	21de      	movs	r1, #222	; 0xde
 8008dfe:	4865      	ldr	r0, [pc, #404]	; (8008f94 <__gethex+0x30c>)
 8008e00:	f001 f97e 	bl	800a100 <__assert_func>
 8008e04:	3101      	adds	r1, #1
 8008e06:	105b      	asrs	r3, r3, #1
 8008e08:	e7ee      	b.n	8008de8 <__gethex+0x160>
 8008e0a:	f100 0914 	add.w	r9, r0, #20
 8008e0e:	f04f 0b00 	mov.w	fp, #0
 8008e12:	f1ca 0301 	rsb	r3, sl, #1
 8008e16:	f8cd 9008 	str.w	r9, [sp, #8]
 8008e1a:	f8cd b000 	str.w	fp, [sp]
 8008e1e:	9306      	str	r3, [sp, #24]
 8008e20:	42b7      	cmp	r7, r6
 8008e22:	d340      	bcc.n	8008ea6 <__gethex+0x21e>
 8008e24:	9802      	ldr	r0, [sp, #8]
 8008e26:	9b00      	ldr	r3, [sp, #0]
 8008e28:	f840 3b04 	str.w	r3, [r0], #4
 8008e2c:	eba0 0009 	sub.w	r0, r0, r9
 8008e30:	1080      	asrs	r0, r0, #2
 8008e32:	0146      	lsls	r6, r0, #5
 8008e34:	6120      	str	r0, [r4, #16]
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 fb50 	bl	80094dc <__hi0bits>
 8008e3c:	1a30      	subs	r0, r6, r0
 8008e3e:	f8d8 6000 	ldr.w	r6, [r8]
 8008e42:	42b0      	cmp	r0, r6
 8008e44:	dd63      	ble.n	8008f0e <__gethex+0x286>
 8008e46:	1b87      	subs	r7, r0, r6
 8008e48:	4639      	mov	r1, r7
 8008e4a:	4620      	mov	r0, r4
 8008e4c:	f000 feea 	bl	8009c24 <__any_on>
 8008e50:	4682      	mov	sl, r0
 8008e52:	b1a8      	cbz	r0, 8008e80 <__gethex+0x1f8>
 8008e54:	1e7b      	subs	r3, r7, #1
 8008e56:	1159      	asrs	r1, r3, #5
 8008e58:	f003 021f 	and.w	r2, r3, #31
 8008e5c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008e60:	f04f 0a01 	mov.w	sl, #1
 8008e64:	fa0a f202 	lsl.w	r2, sl, r2
 8008e68:	420a      	tst	r2, r1
 8008e6a:	d009      	beq.n	8008e80 <__gethex+0x1f8>
 8008e6c:	4553      	cmp	r3, sl
 8008e6e:	dd05      	ble.n	8008e7c <__gethex+0x1f4>
 8008e70:	1eb9      	subs	r1, r7, #2
 8008e72:	4620      	mov	r0, r4
 8008e74:	f000 fed6 	bl	8009c24 <__any_on>
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	d145      	bne.n	8008f08 <__gethex+0x280>
 8008e7c:	f04f 0a02 	mov.w	sl, #2
 8008e80:	4639      	mov	r1, r7
 8008e82:	4620      	mov	r0, r4
 8008e84:	f7ff fe98 	bl	8008bb8 <rshift>
 8008e88:	443d      	add	r5, r7
 8008e8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e8e:	42ab      	cmp	r3, r5
 8008e90:	da4c      	bge.n	8008f2c <__gethex+0x2a4>
 8008e92:	ee18 0a10 	vmov	r0, s16
 8008e96:	4621      	mov	r1, r4
 8008e98:	f000 fa6a 	bl	8009370 <_Bfree>
 8008e9c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	6013      	str	r3, [r2, #0]
 8008ea2:	27a3      	movs	r7, #163	; 0xa3
 8008ea4:	e785      	b.n	8008db2 <__gethex+0x12a>
 8008ea6:	1e73      	subs	r3, r6, #1
 8008ea8:	9a05      	ldr	r2, [sp, #20]
 8008eaa:	9303      	str	r3, [sp, #12]
 8008eac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d019      	beq.n	8008ee8 <__gethex+0x260>
 8008eb4:	f1bb 0f20 	cmp.w	fp, #32
 8008eb8:	d107      	bne.n	8008eca <__gethex+0x242>
 8008eba:	9b02      	ldr	r3, [sp, #8]
 8008ebc:	9a00      	ldr	r2, [sp, #0]
 8008ebe:	f843 2b04 	str.w	r2, [r3], #4
 8008ec2:	9302      	str	r3, [sp, #8]
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	9300      	str	r3, [sp, #0]
 8008ec8:	469b      	mov	fp, r3
 8008eca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008ece:	f7ff fec5 	bl	8008c5c <__hexdig_fun>
 8008ed2:	9b00      	ldr	r3, [sp, #0]
 8008ed4:	f000 000f 	and.w	r0, r0, #15
 8008ed8:	fa00 f00b 	lsl.w	r0, r0, fp
 8008edc:	4303      	orrs	r3, r0
 8008ede:	9300      	str	r3, [sp, #0]
 8008ee0:	f10b 0b04 	add.w	fp, fp, #4
 8008ee4:	9b03      	ldr	r3, [sp, #12]
 8008ee6:	e00d      	b.n	8008f04 <__gethex+0x27c>
 8008ee8:	9b03      	ldr	r3, [sp, #12]
 8008eea:	9a06      	ldr	r2, [sp, #24]
 8008eec:	4413      	add	r3, r2
 8008eee:	42bb      	cmp	r3, r7
 8008ef0:	d3e0      	bcc.n	8008eb4 <__gethex+0x22c>
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	9901      	ldr	r1, [sp, #4]
 8008ef6:	9307      	str	r3, [sp, #28]
 8008ef8:	4652      	mov	r2, sl
 8008efa:	f001 f8e1 	bl	800a0c0 <strncmp>
 8008efe:	9b07      	ldr	r3, [sp, #28]
 8008f00:	2800      	cmp	r0, #0
 8008f02:	d1d7      	bne.n	8008eb4 <__gethex+0x22c>
 8008f04:	461e      	mov	r6, r3
 8008f06:	e78b      	b.n	8008e20 <__gethex+0x198>
 8008f08:	f04f 0a03 	mov.w	sl, #3
 8008f0c:	e7b8      	b.n	8008e80 <__gethex+0x1f8>
 8008f0e:	da0a      	bge.n	8008f26 <__gethex+0x29e>
 8008f10:	1a37      	subs	r7, r6, r0
 8008f12:	4621      	mov	r1, r4
 8008f14:	ee18 0a10 	vmov	r0, s16
 8008f18:	463a      	mov	r2, r7
 8008f1a:	f000 fc45 	bl	80097a8 <__lshift>
 8008f1e:	1bed      	subs	r5, r5, r7
 8008f20:	4604      	mov	r4, r0
 8008f22:	f100 0914 	add.w	r9, r0, #20
 8008f26:	f04f 0a00 	mov.w	sl, #0
 8008f2a:	e7ae      	b.n	8008e8a <__gethex+0x202>
 8008f2c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008f30:	42a8      	cmp	r0, r5
 8008f32:	dd72      	ble.n	800901a <__gethex+0x392>
 8008f34:	1b45      	subs	r5, r0, r5
 8008f36:	42ae      	cmp	r6, r5
 8008f38:	dc36      	bgt.n	8008fa8 <__gethex+0x320>
 8008f3a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f3e:	2b02      	cmp	r3, #2
 8008f40:	d02a      	beq.n	8008f98 <__gethex+0x310>
 8008f42:	2b03      	cmp	r3, #3
 8008f44:	d02c      	beq.n	8008fa0 <__gethex+0x318>
 8008f46:	2b01      	cmp	r3, #1
 8008f48:	d115      	bne.n	8008f76 <__gethex+0x2ee>
 8008f4a:	42ae      	cmp	r6, r5
 8008f4c:	d113      	bne.n	8008f76 <__gethex+0x2ee>
 8008f4e:	2e01      	cmp	r6, #1
 8008f50:	d10b      	bne.n	8008f6a <__gethex+0x2e2>
 8008f52:	9a04      	ldr	r2, [sp, #16]
 8008f54:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008f58:	6013      	str	r3, [r2, #0]
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	6123      	str	r3, [r4, #16]
 8008f5e:	f8c9 3000 	str.w	r3, [r9]
 8008f62:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f64:	2762      	movs	r7, #98	; 0x62
 8008f66:	601c      	str	r4, [r3, #0]
 8008f68:	e723      	b.n	8008db2 <__gethex+0x12a>
 8008f6a:	1e71      	subs	r1, r6, #1
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	f000 fe59 	bl	8009c24 <__any_on>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	d1ed      	bne.n	8008f52 <__gethex+0x2ca>
 8008f76:	ee18 0a10 	vmov	r0, s16
 8008f7a:	4621      	mov	r1, r4
 8008f7c:	f000 f9f8 	bl	8009370 <_Bfree>
 8008f80:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f82:	2300      	movs	r3, #0
 8008f84:	6013      	str	r3, [r2, #0]
 8008f86:	2750      	movs	r7, #80	; 0x50
 8008f88:	e713      	b.n	8008db2 <__gethex+0x12a>
 8008f8a:	bf00      	nop
 8008f8c:	0800af38 	.word	0x0800af38
 8008f90:	0800aebc 	.word	0x0800aebc
 8008f94:	0800aecd 	.word	0x0800aecd
 8008f98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1eb      	bne.n	8008f76 <__gethex+0x2ee>
 8008f9e:	e7d8      	b.n	8008f52 <__gethex+0x2ca>
 8008fa0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d1d5      	bne.n	8008f52 <__gethex+0x2ca>
 8008fa6:	e7e6      	b.n	8008f76 <__gethex+0x2ee>
 8008fa8:	1e6f      	subs	r7, r5, #1
 8008faa:	f1ba 0f00 	cmp.w	sl, #0
 8008fae:	d131      	bne.n	8009014 <__gethex+0x38c>
 8008fb0:	b127      	cbz	r7, 8008fbc <__gethex+0x334>
 8008fb2:	4639      	mov	r1, r7
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	f000 fe35 	bl	8009c24 <__any_on>
 8008fba:	4682      	mov	sl, r0
 8008fbc:	117b      	asrs	r3, r7, #5
 8008fbe:	2101      	movs	r1, #1
 8008fc0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008fc4:	f007 071f 	and.w	r7, r7, #31
 8008fc8:	fa01 f707 	lsl.w	r7, r1, r7
 8008fcc:	421f      	tst	r7, r3
 8008fce:	4629      	mov	r1, r5
 8008fd0:	4620      	mov	r0, r4
 8008fd2:	bf18      	it	ne
 8008fd4:	f04a 0a02 	orrne.w	sl, sl, #2
 8008fd8:	1b76      	subs	r6, r6, r5
 8008fda:	f7ff fded 	bl	8008bb8 <rshift>
 8008fde:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008fe2:	2702      	movs	r7, #2
 8008fe4:	f1ba 0f00 	cmp.w	sl, #0
 8008fe8:	d048      	beq.n	800907c <__gethex+0x3f4>
 8008fea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	d015      	beq.n	800901e <__gethex+0x396>
 8008ff2:	2b03      	cmp	r3, #3
 8008ff4:	d017      	beq.n	8009026 <__gethex+0x39e>
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d109      	bne.n	800900e <__gethex+0x386>
 8008ffa:	f01a 0f02 	tst.w	sl, #2
 8008ffe:	d006      	beq.n	800900e <__gethex+0x386>
 8009000:	f8d9 0000 	ldr.w	r0, [r9]
 8009004:	ea4a 0a00 	orr.w	sl, sl, r0
 8009008:	f01a 0f01 	tst.w	sl, #1
 800900c:	d10e      	bne.n	800902c <__gethex+0x3a4>
 800900e:	f047 0710 	orr.w	r7, r7, #16
 8009012:	e033      	b.n	800907c <__gethex+0x3f4>
 8009014:	f04f 0a01 	mov.w	sl, #1
 8009018:	e7d0      	b.n	8008fbc <__gethex+0x334>
 800901a:	2701      	movs	r7, #1
 800901c:	e7e2      	b.n	8008fe4 <__gethex+0x35c>
 800901e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009020:	f1c3 0301 	rsb	r3, r3, #1
 8009024:	9315      	str	r3, [sp, #84]	; 0x54
 8009026:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009028:	2b00      	cmp	r3, #0
 800902a:	d0f0      	beq.n	800900e <__gethex+0x386>
 800902c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009030:	f104 0314 	add.w	r3, r4, #20
 8009034:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009038:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800903c:	f04f 0c00 	mov.w	ip, #0
 8009040:	4618      	mov	r0, r3
 8009042:	f853 2b04 	ldr.w	r2, [r3], #4
 8009046:	f1b2 3fff 	cmp.w	r2, #4294967295
 800904a:	d01c      	beq.n	8009086 <__gethex+0x3fe>
 800904c:	3201      	adds	r2, #1
 800904e:	6002      	str	r2, [r0, #0]
 8009050:	2f02      	cmp	r7, #2
 8009052:	f104 0314 	add.w	r3, r4, #20
 8009056:	d13f      	bne.n	80090d8 <__gethex+0x450>
 8009058:	f8d8 2000 	ldr.w	r2, [r8]
 800905c:	3a01      	subs	r2, #1
 800905e:	42b2      	cmp	r2, r6
 8009060:	d10a      	bne.n	8009078 <__gethex+0x3f0>
 8009062:	1171      	asrs	r1, r6, #5
 8009064:	2201      	movs	r2, #1
 8009066:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800906a:	f006 061f 	and.w	r6, r6, #31
 800906e:	fa02 f606 	lsl.w	r6, r2, r6
 8009072:	421e      	tst	r6, r3
 8009074:	bf18      	it	ne
 8009076:	4617      	movne	r7, r2
 8009078:	f047 0720 	orr.w	r7, r7, #32
 800907c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800907e:	601c      	str	r4, [r3, #0]
 8009080:	9b04      	ldr	r3, [sp, #16]
 8009082:	601d      	str	r5, [r3, #0]
 8009084:	e695      	b.n	8008db2 <__gethex+0x12a>
 8009086:	4299      	cmp	r1, r3
 8009088:	f843 cc04 	str.w	ip, [r3, #-4]
 800908c:	d8d8      	bhi.n	8009040 <__gethex+0x3b8>
 800908e:	68a3      	ldr	r3, [r4, #8]
 8009090:	459b      	cmp	fp, r3
 8009092:	db19      	blt.n	80090c8 <__gethex+0x440>
 8009094:	6861      	ldr	r1, [r4, #4]
 8009096:	ee18 0a10 	vmov	r0, s16
 800909a:	3101      	adds	r1, #1
 800909c:	f000 f928 	bl	80092f0 <_Balloc>
 80090a0:	4681      	mov	r9, r0
 80090a2:	b918      	cbnz	r0, 80090ac <__gethex+0x424>
 80090a4:	4b1a      	ldr	r3, [pc, #104]	; (8009110 <__gethex+0x488>)
 80090a6:	4602      	mov	r2, r0
 80090a8:	2184      	movs	r1, #132	; 0x84
 80090aa:	e6a8      	b.n	8008dfe <__gethex+0x176>
 80090ac:	6922      	ldr	r2, [r4, #16]
 80090ae:	3202      	adds	r2, #2
 80090b0:	f104 010c 	add.w	r1, r4, #12
 80090b4:	0092      	lsls	r2, r2, #2
 80090b6:	300c      	adds	r0, #12
 80090b8:	f000 f90c 	bl	80092d4 <memcpy>
 80090bc:	4621      	mov	r1, r4
 80090be:	ee18 0a10 	vmov	r0, s16
 80090c2:	f000 f955 	bl	8009370 <_Bfree>
 80090c6:	464c      	mov	r4, r9
 80090c8:	6923      	ldr	r3, [r4, #16]
 80090ca:	1c5a      	adds	r2, r3, #1
 80090cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80090d0:	6122      	str	r2, [r4, #16]
 80090d2:	2201      	movs	r2, #1
 80090d4:	615a      	str	r2, [r3, #20]
 80090d6:	e7bb      	b.n	8009050 <__gethex+0x3c8>
 80090d8:	6922      	ldr	r2, [r4, #16]
 80090da:	455a      	cmp	r2, fp
 80090dc:	dd0b      	ble.n	80090f6 <__gethex+0x46e>
 80090de:	2101      	movs	r1, #1
 80090e0:	4620      	mov	r0, r4
 80090e2:	f7ff fd69 	bl	8008bb8 <rshift>
 80090e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80090ea:	3501      	adds	r5, #1
 80090ec:	42ab      	cmp	r3, r5
 80090ee:	f6ff aed0 	blt.w	8008e92 <__gethex+0x20a>
 80090f2:	2701      	movs	r7, #1
 80090f4:	e7c0      	b.n	8009078 <__gethex+0x3f0>
 80090f6:	f016 061f 	ands.w	r6, r6, #31
 80090fa:	d0fa      	beq.n	80090f2 <__gethex+0x46a>
 80090fc:	449a      	add	sl, r3
 80090fe:	f1c6 0620 	rsb	r6, r6, #32
 8009102:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009106:	f000 f9e9 	bl	80094dc <__hi0bits>
 800910a:	42b0      	cmp	r0, r6
 800910c:	dbe7      	blt.n	80090de <__gethex+0x456>
 800910e:	e7f0      	b.n	80090f2 <__gethex+0x46a>
 8009110:	0800aebc 	.word	0x0800aebc

08009114 <L_shift>:
 8009114:	f1c2 0208 	rsb	r2, r2, #8
 8009118:	0092      	lsls	r2, r2, #2
 800911a:	b570      	push	{r4, r5, r6, lr}
 800911c:	f1c2 0620 	rsb	r6, r2, #32
 8009120:	6843      	ldr	r3, [r0, #4]
 8009122:	6804      	ldr	r4, [r0, #0]
 8009124:	fa03 f506 	lsl.w	r5, r3, r6
 8009128:	432c      	orrs	r4, r5
 800912a:	40d3      	lsrs	r3, r2
 800912c:	6004      	str	r4, [r0, #0]
 800912e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009132:	4288      	cmp	r0, r1
 8009134:	d3f4      	bcc.n	8009120 <L_shift+0xc>
 8009136:	bd70      	pop	{r4, r5, r6, pc}

08009138 <__match>:
 8009138:	b530      	push	{r4, r5, lr}
 800913a:	6803      	ldr	r3, [r0, #0]
 800913c:	3301      	adds	r3, #1
 800913e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009142:	b914      	cbnz	r4, 800914a <__match+0x12>
 8009144:	6003      	str	r3, [r0, #0]
 8009146:	2001      	movs	r0, #1
 8009148:	bd30      	pop	{r4, r5, pc}
 800914a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800914e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009152:	2d19      	cmp	r5, #25
 8009154:	bf98      	it	ls
 8009156:	3220      	addls	r2, #32
 8009158:	42a2      	cmp	r2, r4
 800915a:	d0f0      	beq.n	800913e <__match+0x6>
 800915c:	2000      	movs	r0, #0
 800915e:	e7f3      	b.n	8009148 <__match+0x10>

08009160 <__hexnan>:
 8009160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009164:	680b      	ldr	r3, [r1, #0]
 8009166:	6801      	ldr	r1, [r0, #0]
 8009168:	115e      	asrs	r6, r3, #5
 800916a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800916e:	f013 031f 	ands.w	r3, r3, #31
 8009172:	b087      	sub	sp, #28
 8009174:	bf18      	it	ne
 8009176:	3604      	addne	r6, #4
 8009178:	2500      	movs	r5, #0
 800917a:	1f37      	subs	r7, r6, #4
 800917c:	4682      	mov	sl, r0
 800917e:	4690      	mov	r8, r2
 8009180:	9301      	str	r3, [sp, #4]
 8009182:	f846 5c04 	str.w	r5, [r6, #-4]
 8009186:	46b9      	mov	r9, r7
 8009188:	463c      	mov	r4, r7
 800918a:	9502      	str	r5, [sp, #8]
 800918c:	46ab      	mov	fp, r5
 800918e:	784a      	ldrb	r2, [r1, #1]
 8009190:	1c4b      	adds	r3, r1, #1
 8009192:	9303      	str	r3, [sp, #12]
 8009194:	b342      	cbz	r2, 80091e8 <__hexnan+0x88>
 8009196:	4610      	mov	r0, r2
 8009198:	9105      	str	r1, [sp, #20]
 800919a:	9204      	str	r2, [sp, #16]
 800919c:	f7ff fd5e 	bl	8008c5c <__hexdig_fun>
 80091a0:	2800      	cmp	r0, #0
 80091a2:	d14f      	bne.n	8009244 <__hexnan+0xe4>
 80091a4:	9a04      	ldr	r2, [sp, #16]
 80091a6:	9905      	ldr	r1, [sp, #20]
 80091a8:	2a20      	cmp	r2, #32
 80091aa:	d818      	bhi.n	80091de <__hexnan+0x7e>
 80091ac:	9b02      	ldr	r3, [sp, #8]
 80091ae:	459b      	cmp	fp, r3
 80091b0:	dd13      	ble.n	80091da <__hexnan+0x7a>
 80091b2:	454c      	cmp	r4, r9
 80091b4:	d206      	bcs.n	80091c4 <__hexnan+0x64>
 80091b6:	2d07      	cmp	r5, #7
 80091b8:	dc04      	bgt.n	80091c4 <__hexnan+0x64>
 80091ba:	462a      	mov	r2, r5
 80091bc:	4649      	mov	r1, r9
 80091be:	4620      	mov	r0, r4
 80091c0:	f7ff ffa8 	bl	8009114 <L_shift>
 80091c4:	4544      	cmp	r4, r8
 80091c6:	d950      	bls.n	800926a <__hexnan+0x10a>
 80091c8:	2300      	movs	r3, #0
 80091ca:	f1a4 0904 	sub.w	r9, r4, #4
 80091ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80091d2:	f8cd b008 	str.w	fp, [sp, #8]
 80091d6:	464c      	mov	r4, r9
 80091d8:	461d      	mov	r5, r3
 80091da:	9903      	ldr	r1, [sp, #12]
 80091dc:	e7d7      	b.n	800918e <__hexnan+0x2e>
 80091de:	2a29      	cmp	r2, #41	; 0x29
 80091e0:	d156      	bne.n	8009290 <__hexnan+0x130>
 80091e2:	3102      	adds	r1, #2
 80091e4:	f8ca 1000 	str.w	r1, [sl]
 80091e8:	f1bb 0f00 	cmp.w	fp, #0
 80091ec:	d050      	beq.n	8009290 <__hexnan+0x130>
 80091ee:	454c      	cmp	r4, r9
 80091f0:	d206      	bcs.n	8009200 <__hexnan+0xa0>
 80091f2:	2d07      	cmp	r5, #7
 80091f4:	dc04      	bgt.n	8009200 <__hexnan+0xa0>
 80091f6:	462a      	mov	r2, r5
 80091f8:	4649      	mov	r1, r9
 80091fa:	4620      	mov	r0, r4
 80091fc:	f7ff ff8a 	bl	8009114 <L_shift>
 8009200:	4544      	cmp	r4, r8
 8009202:	d934      	bls.n	800926e <__hexnan+0x10e>
 8009204:	f1a8 0204 	sub.w	r2, r8, #4
 8009208:	4623      	mov	r3, r4
 800920a:	f853 1b04 	ldr.w	r1, [r3], #4
 800920e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009212:	429f      	cmp	r7, r3
 8009214:	d2f9      	bcs.n	800920a <__hexnan+0xaa>
 8009216:	1b3b      	subs	r3, r7, r4
 8009218:	f023 0303 	bic.w	r3, r3, #3
 800921c:	3304      	adds	r3, #4
 800921e:	3401      	adds	r4, #1
 8009220:	3e03      	subs	r6, #3
 8009222:	42b4      	cmp	r4, r6
 8009224:	bf88      	it	hi
 8009226:	2304      	movhi	r3, #4
 8009228:	4443      	add	r3, r8
 800922a:	2200      	movs	r2, #0
 800922c:	f843 2b04 	str.w	r2, [r3], #4
 8009230:	429f      	cmp	r7, r3
 8009232:	d2fb      	bcs.n	800922c <__hexnan+0xcc>
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	b91b      	cbnz	r3, 8009240 <__hexnan+0xe0>
 8009238:	4547      	cmp	r7, r8
 800923a:	d127      	bne.n	800928c <__hexnan+0x12c>
 800923c:	2301      	movs	r3, #1
 800923e:	603b      	str	r3, [r7, #0]
 8009240:	2005      	movs	r0, #5
 8009242:	e026      	b.n	8009292 <__hexnan+0x132>
 8009244:	3501      	adds	r5, #1
 8009246:	2d08      	cmp	r5, #8
 8009248:	f10b 0b01 	add.w	fp, fp, #1
 800924c:	dd06      	ble.n	800925c <__hexnan+0xfc>
 800924e:	4544      	cmp	r4, r8
 8009250:	d9c3      	bls.n	80091da <__hexnan+0x7a>
 8009252:	2300      	movs	r3, #0
 8009254:	f844 3c04 	str.w	r3, [r4, #-4]
 8009258:	2501      	movs	r5, #1
 800925a:	3c04      	subs	r4, #4
 800925c:	6822      	ldr	r2, [r4, #0]
 800925e:	f000 000f 	and.w	r0, r0, #15
 8009262:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009266:	6022      	str	r2, [r4, #0]
 8009268:	e7b7      	b.n	80091da <__hexnan+0x7a>
 800926a:	2508      	movs	r5, #8
 800926c:	e7b5      	b.n	80091da <__hexnan+0x7a>
 800926e:	9b01      	ldr	r3, [sp, #4]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d0df      	beq.n	8009234 <__hexnan+0xd4>
 8009274:	f04f 32ff 	mov.w	r2, #4294967295
 8009278:	f1c3 0320 	rsb	r3, r3, #32
 800927c:	fa22 f303 	lsr.w	r3, r2, r3
 8009280:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009284:	401a      	ands	r2, r3
 8009286:	f846 2c04 	str.w	r2, [r6, #-4]
 800928a:	e7d3      	b.n	8009234 <__hexnan+0xd4>
 800928c:	3f04      	subs	r7, #4
 800928e:	e7d1      	b.n	8009234 <__hexnan+0xd4>
 8009290:	2004      	movs	r0, #4
 8009292:	b007      	add	sp, #28
 8009294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009298 <_localeconv_r>:
 8009298:	4800      	ldr	r0, [pc, #0]	; (800929c <_localeconv_r+0x4>)
 800929a:	4770      	bx	lr
 800929c:	20000164 	.word	0x20000164

080092a0 <malloc>:
 80092a0:	4b02      	ldr	r3, [pc, #8]	; (80092ac <malloc+0xc>)
 80092a2:	4601      	mov	r1, r0
 80092a4:	6818      	ldr	r0, [r3, #0]
 80092a6:	f000 bd3d 	b.w	8009d24 <_malloc_r>
 80092aa:	bf00      	nop
 80092ac:	2000000c 	.word	0x2000000c

080092b0 <__ascii_mbtowc>:
 80092b0:	b082      	sub	sp, #8
 80092b2:	b901      	cbnz	r1, 80092b6 <__ascii_mbtowc+0x6>
 80092b4:	a901      	add	r1, sp, #4
 80092b6:	b142      	cbz	r2, 80092ca <__ascii_mbtowc+0x1a>
 80092b8:	b14b      	cbz	r3, 80092ce <__ascii_mbtowc+0x1e>
 80092ba:	7813      	ldrb	r3, [r2, #0]
 80092bc:	600b      	str	r3, [r1, #0]
 80092be:	7812      	ldrb	r2, [r2, #0]
 80092c0:	1e10      	subs	r0, r2, #0
 80092c2:	bf18      	it	ne
 80092c4:	2001      	movne	r0, #1
 80092c6:	b002      	add	sp, #8
 80092c8:	4770      	bx	lr
 80092ca:	4610      	mov	r0, r2
 80092cc:	e7fb      	b.n	80092c6 <__ascii_mbtowc+0x16>
 80092ce:	f06f 0001 	mvn.w	r0, #1
 80092d2:	e7f8      	b.n	80092c6 <__ascii_mbtowc+0x16>

080092d4 <memcpy>:
 80092d4:	440a      	add	r2, r1
 80092d6:	4291      	cmp	r1, r2
 80092d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80092dc:	d100      	bne.n	80092e0 <memcpy+0xc>
 80092de:	4770      	bx	lr
 80092e0:	b510      	push	{r4, lr}
 80092e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092ea:	4291      	cmp	r1, r2
 80092ec:	d1f9      	bne.n	80092e2 <memcpy+0xe>
 80092ee:	bd10      	pop	{r4, pc}

080092f0 <_Balloc>:
 80092f0:	b570      	push	{r4, r5, r6, lr}
 80092f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80092f4:	4604      	mov	r4, r0
 80092f6:	460d      	mov	r5, r1
 80092f8:	b976      	cbnz	r6, 8009318 <_Balloc+0x28>
 80092fa:	2010      	movs	r0, #16
 80092fc:	f7ff ffd0 	bl	80092a0 <malloc>
 8009300:	4602      	mov	r2, r0
 8009302:	6260      	str	r0, [r4, #36]	; 0x24
 8009304:	b920      	cbnz	r0, 8009310 <_Balloc+0x20>
 8009306:	4b18      	ldr	r3, [pc, #96]	; (8009368 <_Balloc+0x78>)
 8009308:	4818      	ldr	r0, [pc, #96]	; (800936c <_Balloc+0x7c>)
 800930a:	2166      	movs	r1, #102	; 0x66
 800930c:	f000 fef8 	bl	800a100 <__assert_func>
 8009310:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009314:	6006      	str	r6, [r0, #0]
 8009316:	60c6      	str	r6, [r0, #12]
 8009318:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800931a:	68f3      	ldr	r3, [r6, #12]
 800931c:	b183      	cbz	r3, 8009340 <_Balloc+0x50>
 800931e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009326:	b9b8      	cbnz	r0, 8009358 <_Balloc+0x68>
 8009328:	2101      	movs	r1, #1
 800932a:	fa01 f605 	lsl.w	r6, r1, r5
 800932e:	1d72      	adds	r2, r6, #5
 8009330:	0092      	lsls	r2, r2, #2
 8009332:	4620      	mov	r0, r4
 8009334:	f000 fc97 	bl	8009c66 <_calloc_r>
 8009338:	b160      	cbz	r0, 8009354 <_Balloc+0x64>
 800933a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800933e:	e00e      	b.n	800935e <_Balloc+0x6e>
 8009340:	2221      	movs	r2, #33	; 0x21
 8009342:	2104      	movs	r1, #4
 8009344:	4620      	mov	r0, r4
 8009346:	f000 fc8e 	bl	8009c66 <_calloc_r>
 800934a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800934c:	60f0      	str	r0, [r6, #12]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1e4      	bne.n	800931e <_Balloc+0x2e>
 8009354:	2000      	movs	r0, #0
 8009356:	bd70      	pop	{r4, r5, r6, pc}
 8009358:	6802      	ldr	r2, [r0, #0]
 800935a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800935e:	2300      	movs	r3, #0
 8009360:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009364:	e7f7      	b.n	8009356 <_Balloc+0x66>
 8009366:	bf00      	nop
 8009368:	0800ae46 	.word	0x0800ae46
 800936c:	0800af4c 	.word	0x0800af4c

08009370 <_Bfree>:
 8009370:	b570      	push	{r4, r5, r6, lr}
 8009372:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009374:	4605      	mov	r5, r0
 8009376:	460c      	mov	r4, r1
 8009378:	b976      	cbnz	r6, 8009398 <_Bfree+0x28>
 800937a:	2010      	movs	r0, #16
 800937c:	f7ff ff90 	bl	80092a0 <malloc>
 8009380:	4602      	mov	r2, r0
 8009382:	6268      	str	r0, [r5, #36]	; 0x24
 8009384:	b920      	cbnz	r0, 8009390 <_Bfree+0x20>
 8009386:	4b09      	ldr	r3, [pc, #36]	; (80093ac <_Bfree+0x3c>)
 8009388:	4809      	ldr	r0, [pc, #36]	; (80093b0 <_Bfree+0x40>)
 800938a:	218a      	movs	r1, #138	; 0x8a
 800938c:	f000 feb8 	bl	800a100 <__assert_func>
 8009390:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009394:	6006      	str	r6, [r0, #0]
 8009396:	60c6      	str	r6, [r0, #12]
 8009398:	b13c      	cbz	r4, 80093aa <_Bfree+0x3a>
 800939a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800939c:	6862      	ldr	r2, [r4, #4]
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093a4:	6021      	str	r1, [r4, #0]
 80093a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093aa:	bd70      	pop	{r4, r5, r6, pc}
 80093ac:	0800ae46 	.word	0x0800ae46
 80093b0:	0800af4c 	.word	0x0800af4c

080093b4 <__multadd>:
 80093b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b8:	690e      	ldr	r6, [r1, #16]
 80093ba:	4607      	mov	r7, r0
 80093bc:	4698      	mov	r8, r3
 80093be:	460c      	mov	r4, r1
 80093c0:	f101 0014 	add.w	r0, r1, #20
 80093c4:	2300      	movs	r3, #0
 80093c6:	6805      	ldr	r5, [r0, #0]
 80093c8:	b2a9      	uxth	r1, r5
 80093ca:	fb02 8101 	mla	r1, r2, r1, r8
 80093ce:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80093d2:	0c2d      	lsrs	r5, r5, #16
 80093d4:	fb02 c505 	mla	r5, r2, r5, ip
 80093d8:	b289      	uxth	r1, r1
 80093da:	3301      	adds	r3, #1
 80093dc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80093e0:	429e      	cmp	r6, r3
 80093e2:	f840 1b04 	str.w	r1, [r0], #4
 80093e6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80093ea:	dcec      	bgt.n	80093c6 <__multadd+0x12>
 80093ec:	f1b8 0f00 	cmp.w	r8, #0
 80093f0:	d022      	beq.n	8009438 <__multadd+0x84>
 80093f2:	68a3      	ldr	r3, [r4, #8]
 80093f4:	42b3      	cmp	r3, r6
 80093f6:	dc19      	bgt.n	800942c <__multadd+0x78>
 80093f8:	6861      	ldr	r1, [r4, #4]
 80093fa:	4638      	mov	r0, r7
 80093fc:	3101      	adds	r1, #1
 80093fe:	f7ff ff77 	bl	80092f0 <_Balloc>
 8009402:	4605      	mov	r5, r0
 8009404:	b928      	cbnz	r0, 8009412 <__multadd+0x5e>
 8009406:	4602      	mov	r2, r0
 8009408:	4b0d      	ldr	r3, [pc, #52]	; (8009440 <__multadd+0x8c>)
 800940a:	480e      	ldr	r0, [pc, #56]	; (8009444 <__multadd+0x90>)
 800940c:	21b5      	movs	r1, #181	; 0xb5
 800940e:	f000 fe77 	bl	800a100 <__assert_func>
 8009412:	6922      	ldr	r2, [r4, #16]
 8009414:	3202      	adds	r2, #2
 8009416:	f104 010c 	add.w	r1, r4, #12
 800941a:	0092      	lsls	r2, r2, #2
 800941c:	300c      	adds	r0, #12
 800941e:	f7ff ff59 	bl	80092d4 <memcpy>
 8009422:	4621      	mov	r1, r4
 8009424:	4638      	mov	r0, r7
 8009426:	f7ff ffa3 	bl	8009370 <_Bfree>
 800942a:	462c      	mov	r4, r5
 800942c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009430:	3601      	adds	r6, #1
 8009432:	f8c3 8014 	str.w	r8, [r3, #20]
 8009436:	6126      	str	r6, [r4, #16]
 8009438:	4620      	mov	r0, r4
 800943a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800943e:	bf00      	nop
 8009440:	0800aebc 	.word	0x0800aebc
 8009444:	0800af4c 	.word	0x0800af4c

08009448 <__s2b>:
 8009448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800944c:	460c      	mov	r4, r1
 800944e:	4615      	mov	r5, r2
 8009450:	461f      	mov	r7, r3
 8009452:	2209      	movs	r2, #9
 8009454:	3308      	adds	r3, #8
 8009456:	4606      	mov	r6, r0
 8009458:	fb93 f3f2 	sdiv	r3, r3, r2
 800945c:	2100      	movs	r1, #0
 800945e:	2201      	movs	r2, #1
 8009460:	429a      	cmp	r2, r3
 8009462:	db09      	blt.n	8009478 <__s2b+0x30>
 8009464:	4630      	mov	r0, r6
 8009466:	f7ff ff43 	bl	80092f0 <_Balloc>
 800946a:	b940      	cbnz	r0, 800947e <__s2b+0x36>
 800946c:	4602      	mov	r2, r0
 800946e:	4b19      	ldr	r3, [pc, #100]	; (80094d4 <__s2b+0x8c>)
 8009470:	4819      	ldr	r0, [pc, #100]	; (80094d8 <__s2b+0x90>)
 8009472:	21ce      	movs	r1, #206	; 0xce
 8009474:	f000 fe44 	bl	800a100 <__assert_func>
 8009478:	0052      	lsls	r2, r2, #1
 800947a:	3101      	adds	r1, #1
 800947c:	e7f0      	b.n	8009460 <__s2b+0x18>
 800947e:	9b08      	ldr	r3, [sp, #32]
 8009480:	6143      	str	r3, [r0, #20]
 8009482:	2d09      	cmp	r5, #9
 8009484:	f04f 0301 	mov.w	r3, #1
 8009488:	6103      	str	r3, [r0, #16]
 800948a:	dd16      	ble.n	80094ba <__s2b+0x72>
 800948c:	f104 0909 	add.w	r9, r4, #9
 8009490:	46c8      	mov	r8, r9
 8009492:	442c      	add	r4, r5
 8009494:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009498:	4601      	mov	r1, r0
 800949a:	3b30      	subs	r3, #48	; 0x30
 800949c:	220a      	movs	r2, #10
 800949e:	4630      	mov	r0, r6
 80094a0:	f7ff ff88 	bl	80093b4 <__multadd>
 80094a4:	45a0      	cmp	r8, r4
 80094a6:	d1f5      	bne.n	8009494 <__s2b+0x4c>
 80094a8:	f1a5 0408 	sub.w	r4, r5, #8
 80094ac:	444c      	add	r4, r9
 80094ae:	1b2d      	subs	r5, r5, r4
 80094b0:	1963      	adds	r3, r4, r5
 80094b2:	42bb      	cmp	r3, r7
 80094b4:	db04      	blt.n	80094c0 <__s2b+0x78>
 80094b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ba:	340a      	adds	r4, #10
 80094bc:	2509      	movs	r5, #9
 80094be:	e7f6      	b.n	80094ae <__s2b+0x66>
 80094c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80094c4:	4601      	mov	r1, r0
 80094c6:	3b30      	subs	r3, #48	; 0x30
 80094c8:	220a      	movs	r2, #10
 80094ca:	4630      	mov	r0, r6
 80094cc:	f7ff ff72 	bl	80093b4 <__multadd>
 80094d0:	e7ee      	b.n	80094b0 <__s2b+0x68>
 80094d2:	bf00      	nop
 80094d4:	0800aebc 	.word	0x0800aebc
 80094d8:	0800af4c 	.word	0x0800af4c

080094dc <__hi0bits>:
 80094dc:	0c03      	lsrs	r3, r0, #16
 80094de:	041b      	lsls	r3, r3, #16
 80094e0:	b9d3      	cbnz	r3, 8009518 <__hi0bits+0x3c>
 80094e2:	0400      	lsls	r0, r0, #16
 80094e4:	2310      	movs	r3, #16
 80094e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80094ea:	bf04      	itt	eq
 80094ec:	0200      	lsleq	r0, r0, #8
 80094ee:	3308      	addeq	r3, #8
 80094f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80094f4:	bf04      	itt	eq
 80094f6:	0100      	lsleq	r0, r0, #4
 80094f8:	3304      	addeq	r3, #4
 80094fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80094fe:	bf04      	itt	eq
 8009500:	0080      	lsleq	r0, r0, #2
 8009502:	3302      	addeq	r3, #2
 8009504:	2800      	cmp	r0, #0
 8009506:	db05      	blt.n	8009514 <__hi0bits+0x38>
 8009508:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800950c:	f103 0301 	add.w	r3, r3, #1
 8009510:	bf08      	it	eq
 8009512:	2320      	moveq	r3, #32
 8009514:	4618      	mov	r0, r3
 8009516:	4770      	bx	lr
 8009518:	2300      	movs	r3, #0
 800951a:	e7e4      	b.n	80094e6 <__hi0bits+0xa>

0800951c <__lo0bits>:
 800951c:	6803      	ldr	r3, [r0, #0]
 800951e:	f013 0207 	ands.w	r2, r3, #7
 8009522:	4601      	mov	r1, r0
 8009524:	d00b      	beq.n	800953e <__lo0bits+0x22>
 8009526:	07da      	lsls	r2, r3, #31
 8009528:	d424      	bmi.n	8009574 <__lo0bits+0x58>
 800952a:	0798      	lsls	r0, r3, #30
 800952c:	bf49      	itett	mi
 800952e:	085b      	lsrmi	r3, r3, #1
 8009530:	089b      	lsrpl	r3, r3, #2
 8009532:	2001      	movmi	r0, #1
 8009534:	600b      	strmi	r3, [r1, #0]
 8009536:	bf5c      	itt	pl
 8009538:	600b      	strpl	r3, [r1, #0]
 800953a:	2002      	movpl	r0, #2
 800953c:	4770      	bx	lr
 800953e:	b298      	uxth	r0, r3
 8009540:	b9b0      	cbnz	r0, 8009570 <__lo0bits+0x54>
 8009542:	0c1b      	lsrs	r3, r3, #16
 8009544:	2010      	movs	r0, #16
 8009546:	f013 0fff 	tst.w	r3, #255	; 0xff
 800954a:	bf04      	itt	eq
 800954c:	0a1b      	lsreq	r3, r3, #8
 800954e:	3008      	addeq	r0, #8
 8009550:	071a      	lsls	r2, r3, #28
 8009552:	bf04      	itt	eq
 8009554:	091b      	lsreq	r3, r3, #4
 8009556:	3004      	addeq	r0, #4
 8009558:	079a      	lsls	r2, r3, #30
 800955a:	bf04      	itt	eq
 800955c:	089b      	lsreq	r3, r3, #2
 800955e:	3002      	addeq	r0, #2
 8009560:	07da      	lsls	r2, r3, #31
 8009562:	d403      	bmi.n	800956c <__lo0bits+0x50>
 8009564:	085b      	lsrs	r3, r3, #1
 8009566:	f100 0001 	add.w	r0, r0, #1
 800956a:	d005      	beq.n	8009578 <__lo0bits+0x5c>
 800956c:	600b      	str	r3, [r1, #0]
 800956e:	4770      	bx	lr
 8009570:	4610      	mov	r0, r2
 8009572:	e7e8      	b.n	8009546 <__lo0bits+0x2a>
 8009574:	2000      	movs	r0, #0
 8009576:	4770      	bx	lr
 8009578:	2020      	movs	r0, #32
 800957a:	4770      	bx	lr

0800957c <__i2b>:
 800957c:	b510      	push	{r4, lr}
 800957e:	460c      	mov	r4, r1
 8009580:	2101      	movs	r1, #1
 8009582:	f7ff feb5 	bl	80092f0 <_Balloc>
 8009586:	4602      	mov	r2, r0
 8009588:	b928      	cbnz	r0, 8009596 <__i2b+0x1a>
 800958a:	4b05      	ldr	r3, [pc, #20]	; (80095a0 <__i2b+0x24>)
 800958c:	4805      	ldr	r0, [pc, #20]	; (80095a4 <__i2b+0x28>)
 800958e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009592:	f000 fdb5 	bl	800a100 <__assert_func>
 8009596:	2301      	movs	r3, #1
 8009598:	6144      	str	r4, [r0, #20]
 800959a:	6103      	str	r3, [r0, #16]
 800959c:	bd10      	pop	{r4, pc}
 800959e:	bf00      	nop
 80095a0:	0800aebc 	.word	0x0800aebc
 80095a4:	0800af4c 	.word	0x0800af4c

080095a8 <__multiply>:
 80095a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ac:	4614      	mov	r4, r2
 80095ae:	690a      	ldr	r2, [r1, #16]
 80095b0:	6923      	ldr	r3, [r4, #16]
 80095b2:	429a      	cmp	r2, r3
 80095b4:	bfb8      	it	lt
 80095b6:	460b      	movlt	r3, r1
 80095b8:	460d      	mov	r5, r1
 80095ba:	bfbc      	itt	lt
 80095bc:	4625      	movlt	r5, r4
 80095be:	461c      	movlt	r4, r3
 80095c0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80095c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80095c8:	68ab      	ldr	r3, [r5, #8]
 80095ca:	6869      	ldr	r1, [r5, #4]
 80095cc:	eb0a 0709 	add.w	r7, sl, r9
 80095d0:	42bb      	cmp	r3, r7
 80095d2:	b085      	sub	sp, #20
 80095d4:	bfb8      	it	lt
 80095d6:	3101      	addlt	r1, #1
 80095d8:	f7ff fe8a 	bl	80092f0 <_Balloc>
 80095dc:	b930      	cbnz	r0, 80095ec <__multiply+0x44>
 80095de:	4602      	mov	r2, r0
 80095e0:	4b42      	ldr	r3, [pc, #264]	; (80096ec <__multiply+0x144>)
 80095e2:	4843      	ldr	r0, [pc, #268]	; (80096f0 <__multiply+0x148>)
 80095e4:	f240 115d 	movw	r1, #349	; 0x15d
 80095e8:	f000 fd8a 	bl	800a100 <__assert_func>
 80095ec:	f100 0614 	add.w	r6, r0, #20
 80095f0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80095f4:	4633      	mov	r3, r6
 80095f6:	2200      	movs	r2, #0
 80095f8:	4543      	cmp	r3, r8
 80095fa:	d31e      	bcc.n	800963a <__multiply+0x92>
 80095fc:	f105 0c14 	add.w	ip, r5, #20
 8009600:	f104 0314 	add.w	r3, r4, #20
 8009604:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009608:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800960c:	9202      	str	r2, [sp, #8]
 800960e:	ebac 0205 	sub.w	r2, ip, r5
 8009612:	3a15      	subs	r2, #21
 8009614:	f022 0203 	bic.w	r2, r2, #3
 8009618:	3204      	adds	r2, #4
 800961a:	f105 0115 	add.w	r1, r5, #21
 800961e:	458c      	cmp	ip, r1
 8009620:	bf38      	it	cc
 8009622:	2204      	movcc	r2, #4
 8009624:	9201      	str	r2, [sp, #4]
 8009626:	9a02      	ldr	r2, [sp, #8]
 8009628:	9303      	str	r3, [sp, #12]
 800962a:	429a      	cmp	r2, r3
 800962c:	d808      	bhi.n	8009640 <__multiply+0x98>
 800962e:	2f00      	cmp	r7, #0
 8009630:	dc55      	bgt.n	80096de <__multiply+0x136>
 8009632:	6107      	str	r7, [r0, #16]
 8009634:	b005      	add	sp, #20
 8009636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963a:	f843 2b04 	str.w	r2, [r3], #4
 800963e:	e7db      	b.n	80095f8 <__multiply+0x50>
 8009640:	f8b3 a000 	ldrh.w	sl, [r3]
 8009644:	f1ba 0f00 	cmp.w	sl, #0
 8009648:	d020      	beq.n	800968c <__multiply+0xe4>
 800964a:	f105 0e14 	add.w	lr, r5, #20
 800964e:	46b1      	mov	r9, r6
 8009650:	2200      	movs	r2, #0
 8009652:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009656:	f8d9 b000 	ldr.w	fp, [r9]
 800965a:	b2a1      	uxth	r1, r4
 800965c:	fa1f fb8b 	uxth.w	fp, fp
 8009660:	fb0a b101 	mla	r1, sl, r1, fp
 8009664:	4411      	add	r1, r2
 8009666:	f8d9 2000 	ldr.w	r2, [r9]
 800966a:	0c24      	lsrs	r4, r4, #16
 800966c:	0c12      	lsrs	r2, r2, #16
 800966e:	fb0a 2404 	mla	r4, sl, r4, r2
 8009672:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009676:	b289      	uxth	r1, r1
 8009678:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800967c:	45f4      	cmp	ip, lr
 800967e:	f849 1b04 	str.w	r1, [r9], #4
 8009682:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009686:	d8e4      	bhi.n	8009652 <__multiply+0xaa>
 8009688:	9901      	ldr	r1, [sp, #4]
 800968a:	5072      	str	r2, [r6, r1]
 800968c:	9a03      	ldr	r2, [sp, #12]
 800968e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009692:	3304      	adds	r3, #4
 8009694:	f1b9 0f00 	cmp.w	r9, #0
 8009698:	d01f      	beq.n	80096da <__multiply+0x132>
 800969a:	6834      	ldr	r4, [r6, #0]
 800969c:	f105 0114 	add.w	r1, r5, #20
 80096a0:	46b6      	mov	lr, r6
 80096a2:	f04f 0a00 	mov.w	sl, #0
 80096a6:	880a      	ldrh	r2, [r1, #0]
 80096a8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80096ac:	fb09 b202 	mla	r2, r9, r2, fp
 80096b0:	4492      	add	sl, r2
 80096b2:	b2a4      	uxth	r4, r4
 80096b4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80096b8:	f84e 4b04 	str.w	r4, [lr], #4
 80096bc:	f851 4b04 	ldr.w	r4, [r1], #4
 80096c0:	f8be 2000 	ldrh.w	r2, [lr]
 80096c4:	0c24      	lsrs	r4, r4, #16
 80096c6:	fb09 2404 	mla	r4, r9, r4, r2
 80096ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80096ce:	458c      	cmp	ip, r1
 80096d0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80096d4:	d8e7      	bhi.n	80096a6 <__multiply+0xfe>
 80096d6:	9a01      	ldr	r2, [sp, #4]
 80096d8:	50b4      	str	r4, [r6, r2]
 80096da:	3604      	adds	r6, #4
 80096dc:	e7a3      	b.n	8009626 <__multiply+0x7e>
 80096de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d1a5      	bne.n	8009632 <__multiply+0x8a>
 80096e6:	3f01      	subs	r7, #1
 80096e8:	e7a1      	b.n	800962e <__multiply+0x86>
 80096ea:	bf00      	nop
 80096ec:	0800aebc 	.word	0x0800aebc
 80096f0:	0800af4c 	.word	0x0800af4c

080096f4 <__pow5mult>:
 80096f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096f8:	4615      	mov	r5, r2
 80096fa:	f012 0203 	ands.w	r2, r2, #3
 80096fe:	4606      	mov	r6, r0
 8009700:	460f      	mov	r7, r1
 8009702:	d007      	beq.n	8009714 <__pow5mult+0x20>
 8009704:	4c25      	ldr	r4, [pc, #148]	; (800979c <__pow5mult+0xa8>)
 8009706:	3a01      	subs	r2, #1
 8009708:	2300      	movs	r3, #0
 800970a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800970e:	f7ff fe51 	bl	80093b4 <__multadd>
 8009712:	4607      	mov	r7, r0
 8009714:	10ad      	asrs	r5, r5, #2
 8009716:	d03d      	beq.n	8009794 <__pow5mult+0xa0>
 8009718:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800971a:	b97c      	cbnz	r4, 800973c <__pow5mult+0x48>
 800971c:	2010      	movs	r0, #16
 800971e:	f7ff fdbf 	bl	80092a0 <malloc>
 8009722:	4602      	mov	r2, r0
 8009724:	6270      	str	r0, [r6, #36]	; 0x24
 8009726:	b928      	cbnz	r0, 8009734 <__pow5mult+0x40>
 8009728:	4b1d      	ldr	r3, [pc, #116]	; (80097a0 <__pow5mult+0xac>)
 800972a:	481e      	ldr	r0, [pc, #120]	; (80097a4 <__pow5mult+0xb0>)
 800972c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009730:	f000 fce6 	bl	800a100 <__assert_func>
 8009734:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009738:	6004      	str	r4, [r0, #0]
 800973a:	60c4      	str	r4, [r0, #12]
 800973c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009740:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009744:	b94c      	cbnz	r4, 800975a <__pow5mult+0x66>
 8009746:	f240 2171 	movw	r1, #625	; 0x271
 800974a:	4630      	mov	r0, r6
 800974c:	f7ff ff16 	bl	800957c <__i2b>
 8009750:	2300      	movs	r3, #0
 8009752:	f8c8 0008 	str.w	r0, [r8, #8]
 8009756:	4604      	mov	r4, r0
 8009758:	6003      	str	r3, [r0, #0]
 800975a:	f04f 0900 	mov.w	r9, #0
 800975e:	07eb      	lsls	r3, r5, #31
 8009760:	d50a      	bpl.n	8009778 <__pow5mult+0x84>
 8009762:	4639      	mov	r1, r7
 8009764:	4622      	mov	r2, r4
 8009766:	4630      	mov	r0, r6
 8009768:	f7ff ff1e 	bl	80095a8 <__multiply>
 800976c:	4639      	mov	r1, r7
 800976e:	4680      	mov	r8, r0
 8009770:	4630      	mov	r0, r6
 8009772:	f7ff fdfd 	bl	8009370 <_Bfree>
 8009776:	4647      	mov	r7, r8
 8009778:	106d      	asrs	r5, r5, #1
 800977a:	d00b      	beq.n	8009794 <__pow5mult+0xa0>
 800977c:	6820      	ldr	r0, [r4, #0]
 800977e:	b938      	cbnz	r0, 8009790 <__pow5mult+0x9c>
 8009780:	4622      	mov	r2, r4
 8009782:	4621      	mov	r1, r4
 8009784:	4630      	mov	r0, r6
 8009786:	f7ff ff0f 	bl	80095a8 <__multiply>
 800978a:	6020      	str	r0, [r4, #0]
 800978c:	f8c0 9000 	str.w	r9, [r0]
 8009790:	4604      	mov	r4, r0
 8009792:	e7e4      	b.n	800975e <__pow5mult+0x6a>
 8009794:	4638      	mov	r0, r7
 8009796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800979a:	bf00      	nop
 800979c:	0800b0a0 	.word	0x0800b0a0
 80097a0:	0800ae46 	.word	0x0800ae46
 80097a4:	0800af4c 	.word	0x0800af4c

080097a8 <__lshift>:
 80097a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097ac:	460c      	mov	r4, r1
 80097ae:	6849      	ldr	r1, [r1, #4]
 80097b0:	6923      	ldr	r3, [r4, #16]
 80097b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80097b6:	68a3      	ldr	r3, [r4, #8]
 80097b8:	4607      	mov	r7, r0
 80097ba:	4691      	mov	r9, r2
 80097bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80097c0:	f108 0601 	add.w	r6, r8, #1
 80097c4:	42b3      	cmp	r3, r6
 80097c6:	db0b      	blt.n	80097e0 <__lshift+0x38>
 80097c8:	4638      	mov	r0, r7
 80097ca:	f7ff fd91 	bl	80092f0 <_Balloc>
 80097ce:	4605      	mov	r5, r0
 80097d0:	b948      	cbnz	r0, 80097e6 <__lshift+0x3e>
 80097d2:	4602      	mov	r2, r0
 80097d4:	4b28      	ldr	r3, [pc, #160]	; (8009878 <__lshift+0xd0>)
 80097d6:	4829      	ldr	r0, [pc, #164]	; (800987c <__lshift+0xd4>)
 80097d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80097dc:	f000 fc90 	bl	800a100 <__assert_func>
 80097e0:	3101      	adds	r1, #1
 80097e2:	005b      	lsls	r3, r3, #1
 80097e4:	e7ee      	b.n	80097c4 <__lshift+0x1c>
 80097e6:	2300      	movs	r3, #0
 80097e8:	f100 0114 	add.w	r1, r0, #20
 80097ec:	f100 0210 	add.w	r2, r0, #16
 80097f0:	4618      	mov	r0, r3
 80097f2:	4553      	cmp	r3, sl
 80097f4:	db33      	blt.n	800985e <__lshift+0xb6>
 80097f6:	6920      	ldr	r0, [r4, #16]
 80097f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80097fc:	f104 0314 	add.w	r3, r4, #20
 8009800:	f019 091f 	ands.w	r9, r9, #31
 8009804:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009808:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800980c:	d02b      	beq.n	8009866 <__lshift+0xbe>
 800980e:	f1c9 0e20 	rsb	lr, r9, #32
 8009812:	468a      	mov	sl, r1
 8009814:	2200      	movs	r2, #0
 8009816:	6818      	ldr	r0, [r3, #0]
 8009818:	fa00 f009 	lsl.w	r0, r0, r9
 800981c:	4302      	orrs	r2, r0
 800981e:	f84a 2b04 	str.w	r2, [sl], #4
 8009822:	f853 2b04 	ldr.w	r2, [r3], #4
 8009826:	459c      	cmp	ip, r3
 8009828:	fa22 f20e 	lsr.w	r2, r2, lr
 800982c:	d8f3      	bhi.n	8009816 <__lshift+0x6e>
 800982e:	ebac 0304 	sub.w	r3, ip, r4
 8009832:	3b15      	subs	r3, #21
 8009834:	f023 0303 	bic.w	r3, r3, #3
 8009838:	3304      	adds	r3, #4
 800983a:	f104 0015 	add.w	r0, r4, #21
 800983e:	4584      	cmp	ip, r0
 8009840:	bf38      	it	cc
 8009842:	2304      	movcc	r3, #4
 8009844:	50ca      	str	r2, [r1, r3]
 8009846:	b10a      	cbz	r2, 800984c <__lshift+0xa4>
 8009848:	f108 0602 	add.w	r6, r8, #2
 800984c:	3e01      	subs	r6, #1
 800984e:	4638      	mov	r0, r7
 8009850:	612e      	str	r6, [r5, #16]
 8009852:	4621      	mov	r1, r4
 8009854:	f7ff fd8c 	bl	8009370 <_Bfree>
 8009858:	4628      	mov	r0, r5
 800985a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800985e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009862:	3301      	adds	r3, #1
 8009864:	e7c5      	b.n	80097f2 <__lshift+0x4a>
 8009866:	3904      	subs	r1, #4
 8009868:	f853 2b04 	ldr.w	r2, [r3], #4
 800986c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009870:	459c      	cmp	ip, r3
 8009872:	d8f9      	bhi.n	8009868 <__lshift+0xc0>
 8009874:	e7ea      	b.n	800984c <__lshift+0xa4>
 8009876:	bf00      	nop
 8009878:	0800aebc 	.word	0x0800aebc
 800987c:	0800af4c 	.word	0x0800af4c

08009880 <__mcmp>:
 8009880:	b530      	push	{r4, r5, lr}
 8009882:	6902      	ldr	r2, [r0, #16]
 8009884:	690c      	ldr	r4, [r1, #16]
 8009886:	1b12      	subs	r2, r2, r4
 8009888:	d10e      	bne.n	80098a8 <__mcmp+0x28>
 800988a:	f100 0314 	add.w	r3, r0, #20
 800988e:	3114      	adds	r1, #20
 8009890:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009894:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009898:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800989c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80098a0:	42a5      	cmp	r5, r4
 80098a2:	d003      	beq.n	80098ac <__mcmp+0x2c>
 80098a4:	d305      	bcc.n	80098b2 <__mcmp+0x32>
 80098a6:	2201      	movs	r2, #1
 80098a8:	4610      	mov	r0, r2
 80098aa:	bd30      	pop	{r4, r5, pc}
 80098ac:	4283      	cmp	r3, r0
 80098ae:	d3f3      	bcc.n	8009898 <__mcmp+0x18>
 80098b0:	e7fa      	b.n	80098a8 <__mcmp+0x28>
 80098b2:	f04f 32ff 	mov.w	r2, #4294967295
 80098b6:	e7f7      	b.n	80098a8 <__mcmp+0x28>

080098b8 <__mdiff>:
 80098b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098bc:	460c      	mov	r4, r1
 80098be:	4606      	mov	r6, r0
 80098c0:	4611      	mov	r1, r2
 80098c2:	4620      	mov	r0, r4
 80098c4:	4617      	mov	r7, r2
 80098c6:	f7ff ffdb 	bl	8009880 <__mcmp>
 80098ca:	1e05      	subs	r5, r0, #0
 80098cc:	d110      	bne.n	80098f0 <__mdiff+0x38>
 80098ce:	4629      	mov	r1, r5
 80098d0:	4630      	mov	r0, r6
 80098d2:	f7ff fd0d 	bl	80092f0 <_Balloc>
 80098d6:	b930      	cbnz	r0, 80098e6 <__mdiff+0x2e>
 80098d8:	4b39      	ldr	r3, [pc, #228]	; (80099c0 <__mdiff+0x108>)
 80098da:	4602      	mov	r2, r0
 80098dc:	f240 2132 	movw	r1, #562	; 0x232
 80098e0:	4838      	ldr	r0, [pc, #224]	; (80099c4 <__mdiff+0x10c>)
 80098e2:	f000 fc0d 	bl	800a100 <__assert_func>
 80098e6:	2301      	movs	r3, #1
 80098e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80098ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098f0:	bfa4      	itt	ge
 80098f2:	463b      	movge	r3, r7
 80098f4:	4627      	movge	r7, r4
 80098f6:	4630      	mov	r0, r6
 80098f8:	6879      	ldr	r1, [r7, #4]
 80098fa:	bfa6      	itte	ge
 80098fc:	461c      	movge	r4, r3
 80098fe:	2500      	movge	r5, #0
 8009900:	2501      	movlt	r5, #1
 8009902:	f7ff fcf5 	bl	80092f0 <_Balloc>
 8009906:	b920      	cbnz	r0, 8009912 <__mdiff+0x5a>
 8009908:	4b2d      	ldr	r3, [pc, #180]	; (80099c0 <__mdiff+0x108>)
 800990a:	4602      	mov	r2, r0
 800990c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009910:	e7e6      	b.n	80098e0 <__mdiff+0x28>
 8009912:	693e      	ldr	r6, [r7, #16]
 8009914:	60c5      	str	r5, [r0, #12]
 8009916:	6925      	ldr	r5, [r4, #16]
 8009918:	f107 0114 	add.w	r1, r7, #20
 800991c:	f104 0914 	add.w	r9, r4, #20
 8009920:	f100 0e14 	add.w	lr, r0, #20
 8009924:	f107 0210 	add.w	r2, r7, #16
 8009928:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800992c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009930:	46f2      	mov	sl, lr
 8009932:	2700      	movs	r7, #0
 8009934:	f859 3b04 	ldr.w	r3, [r9], #4
 8009938:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800993c:	fa1f f883 	uxth.w	r8, r3
 8009940:	fa17 f78b 	uxtah	r7, r7, fp
 8009944:	0c1b      	lsrs	r3, r3, #16
 8009946:	eba7 0808 	sub.w	r8, r7, r8
 800994a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800994e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009952:	fa1f f888 	uxth.w	r8, r8
 8009956:	141f      	asrs	r7, r3, #16
 8009958:	454d      	cmp	r5, r9
 800995a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800995e:	f84a 3b04 	str.w	r3, [sl], #4
 8009962:	d8e7      	bhi.n	8009934 <__mdiff+0x7c>
 8009964:	1b2b      	subs	r3, r5, r4
 8009966:	3b15      	subs	r3, #21
 8009968:	f023 0303 	bic.w	r3, r3, #3
 800996c:	3304      	adds	r3, #4
 800996e:	3415      	adds	r4, #21
 8009970:	42a5      	cmp	r5, r4
 8009972:	bf38      	it	cc
 8009974:	2304      	movcc	r3, #4
 8009976:	4419      	add	r1, r3
 8009978:	4473      	add	r3, lr
 800997a:	469e      	mov	lr, r3
 800997c:	460d      	mov	r5, r1
 800997e:	4565      	cmp	r5, ip
 8009980:	d30e      	bcc.n	80099a0 <__mdiff+0xe8>
 8009982:	f10c 0203 	add.w	r2, ip, #3
 8009986:	1a52      	subs	r2, r2, r1
 8009988:	f022 0203 	bic.w	r2, r2, #3
 800998c:	3903      	subs	r1, #3
 800998e:	458c      	cmp	ip, r1
 8009990:	bf38      	it	cc
 8009992:	2200      	movcc	r2, #0
 8009994:	441a      	add	r2, r3
 8009996:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800999a:	b17b      	cbz	r3, 80099bc <__mdiff+0x104>
 800999c:	6106      	str	r6, [r0, #16]
 800999e:	e7a5      	b.n	80098ec <__mdiff+0x34>
 80099a0:	f855 8b04 	ldr.w	r8, [r5], #4
 80099a4:	fa17 f488 	uxtah	r4, r7, r8
 80099a8:	1422      	asrs	r2, r4, #16
 80099aa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80099ae:	b2a4      	uxth	r4, r4
 80099b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80099b4:	f84e 4b04 	str.w	r4, [lr], #4
 80099b8:	1417      	asrs	r7, r2, #16
 80099ba:	e7e0      	b.n	800997e <__mdiff+0xc6>
 80099bc:	3e01      	subs	r6, #1
 80099be:	e7ea      	b.n	8009996 <__mdiff+0xde>
 80099c0:	0800aebc 	.word	0x0800aebc
 80099c4:	0800af4c 	.word	0x0800af4c

080099c8 <__ulp>:
 80099c8:	b082      	sub	sp, #8
 80099ca:	ed8d 0b00 	vstr	d0, [sp]
 80099ce:	9b01      	ldr	r3, [sp, #4]
 80099d0:	4912      	ldr	r1, [pc, #72]	; (8009a1c <__ulp+0x54>)
 80099d2:	4019      	ands	r1, r3
 80099d4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80099d8:	2900      	cmp	r1, #0
 80099da:	dd05      	ble.n	80099e8 <__ulp+0x20>
 80099dc:	2200      	movs	r2, #0
 80099de:	460b      	mov	r3, r1
 80099e0:	ec43 2b10 	vmov	d0, r2, r3
 80099e4:	b002      	add	sp, #8
 80099e6:	4770      	bx	lr
 80099e8:	4249      	negs	r1, r1
 80099ea:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80099ee:	ea4f 5021 	mov.w	r0, r1, asr #20
 80099f2:	f04f 0200 	mov.w	r2, #0
 80099f6:	f04f 0300 	mov.w	r3, #0
 80099fa:	da04      	bge.n	8009a06 <__ulp+0x3e>
 80099fc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009a00:	fa41 f300 	asr.w	r3, r1, r0
 8009a04:	e7ec      	b.n	80099e0 <__ulp+0x18>
 8009a06:	f1a0 0114 	sub.w	r1, r0, #20
 8009a0a:	291e      	cmp	r1, #30
 8009a0c:	bfda      	itte	le
 8009a0e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009a12:	fa20 f101 	lsrle.w	r1, r0, r1
 8009a16:	2101      	movgt	r1, #1
 8009a18:	460a      	mov	r2, r1
 8009a1a:	e7e1      	b.n	80099e0 <__ulp+0x18>
 8009a1c:	7ff00000 	.word	0x7ff00000

08009a20 <__b2d>:
 8009a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a22:	6905      	ldr	r5, [r0, #16]
 8009a24:	f100 0714 	add.w	r7, r0, #20
 8009a28:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009a2c:	1f2e      	subs	r6, r5, #4
 8009a2e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009a32:	4620      	mov	r0, r4
 8009a34:	f7ff fd52 	bl	80094dc <__hi0bits>
 8009a38:	f1c0 0320 	rsb	r3, r0, #32
 8009a3c:	280a      	cmp	r0, #10
 8009a3e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009abc <__b2d+0x9c>
 8009a42:	600b      	str	r3, [r1, #0]
 8009a44:	dc14      	bgt.n	8009a70 <__b2d+0x50>
 8009a46:	f1c0 0e0b 	rsb	lr, r0, #11
 8009a4a:	fa24 f10e 	lsr.w	r1, r4, lr
 8009a4e:	42b7      	cmp	r7, r6
 8009a50:	ea41 030c 	orr.w	r3, r1, ip
 8009a54:	bf34      	ite	cc
 8009a56:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a5a:	2100      	movcs	r1, #0
 8009a5c:	3015      	adds	r0, #21
 8009a5e:	fa04 f000 	lsl.w	r0, r4, r0
 8009a62:	fa21 f10e 	lsr.w	r1, r1, lr
 8009a66:	ea40 0201 	orr.w	r2, r0, r1
 8009a6a:	ec43 2b10 	vmov	d0, r2, r3
 8009a6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a70:	42b7      	cmp	r7, r6
 8009a72:	bf3a      	itte	cc
 8009a74:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a78:	f1a5 0608 	subcc.w	r6, r5, #8
 8009a7c:	2100      	movcs	r1, #0
 8009a7e:	380b      	subs	r0, #11
 8009a80:	d017      	beq.n	8009ab2 <__b2d+0x92>
 8009a82:	f1c0 0c20 	rsb	ip, r0, #32
 8009a86:	fa04 f500 	lsl.w	r5, r4, r0
 8009a8a:	42be      	cmp	r6, r7
 8009a8c:	fa21 f40c 	lsr.w	r4, r1, ip
 8009a90:	ea45 0504 	orr.w	r5, r5, r4
 8009a94:	bf8c      	ite	hi
 8009a96:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009a9a:	2400      	movls	r4, #0
 8009a9c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009aa0:	fa01 f000 	lsl.w	r0, r1, r0
 8009aa4:	fa24 f40c 	lsr.w	r4, r4, ip
 8009aa8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009aac:	ea40 0204 	orr.w	r2, r0, r4
 8009ab0:	e7db      	b.n	8009a6a <__b2d+0x4a>
 8009ab2:	ea44 030c 	orr.w	r3, r4, ip
 8009ab6:	460a      	mov	r2, r1
 8009ab8:	e7d7      	b.n	8009a6a <__b2d+0x4a>
 8009aba:	bf00      	nop
 8009abc:	3ff00000 	.word	0x3ff00000

08009ac0 <__d2b>:
 8009ac0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ac4:	4689      	mov	r9, r1
 8009ac6:	2101      	movs	r1, #1
 8009ac8:	ec57 6b10 	vmov	r6, r7, d0
 8009acc:	4690      	mov	r8, r2
 8009ace:	f7ff fc0f 	bl	80092f0 <_Balloc>
 8009ad2:	4604      	mov	r4, r0
 8009ad4:	b930      	cbnz	r0, 8009ae4 <__d2b+0x24>
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	4b25      	ldr	r3, [pc, #148]	; (8009b70 <__d2b+0xb0>)
 8009ada:	4826      	ldr	r0, [pc, #152]	; (8009b74 <__d2b+0xb4>)
 8009adc:	f240 310a 	movw	r1, #778	; 0x30a
 8009ae0:	f000 fb0e 	bl	800a100 <__assert_func>
 8009ae4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009ae8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009aec:	bb35      	cbnz	r5, 8009b3c <__d2b+0x7c>
 8009aee:	2e00      	cmp	r6, #0
 8009af0:	9301      	str	r3, [sp, #4]
 8009af2:	d028      	beq.n	8009b46 <__d2b+0x86>
 8009af4:	4668      	mov	r0, sp
 8009af6:	9600      	str	r6, [sp, #0]
 8009af8:	f7ff fd10 	bl	800951c <__lo0bits>
 8009afc:	9900      	ldr	r1, [sp, #0]
 8009afe:	b300      	cbz	r0, 8009b42 <__d2b+0x82>
 8009b00:	9a01      	ldr	r2, [sp, #4]
 8009b02:	f1c0 0320 	rsb	r3, r0, #32
 8009b06:	fa02 f303 	lsl.w	r3, r2, r3
 8009b0a:	430b      	orrs	r3, r1
 8009b0c:	40c2      	lsrs	r2, r0
 8009b0e:	6163      	str	r3, [r4, #20]
 8009b10:	9201      	str	r2, [sp, #4]
 8009b12:	9b01      	ldr	r3, [sp, #4]
 8009b14:	61a3      	str	r3, [r4, #24]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	bf14      	ite	ne
 8009b1a:	2202      	movne	r2, #2
 8009b1c:	2201      	moveq	r2, #1
 8009b1e:	6122      	str	r2, [r4, #16]
 8009b20:	b1d5      	cbz	r5, 8009b58 <__d2b+0x98>
 8009b22:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009b26:	4405      	add	r5, r0
 8009b28:	f8c9 5000 	str.w	r5, [r9]
 8009b2c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009b30:	f8c8 0000 	str.w	r0, [r8]
 8009b34:	4620      	mov	r0, r4
 8009b36:	b003      	add	sp, #12
 8009b38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b40:	e7d5      	b.n	8009aee <__d2b+0x2e>
 8009b42:	6161      	str	r1, [r4, #20]
 8009b44:	e7e5      	b.n	8009b12 <__d2b+0x52>
 8009b46:	a801      	add	r0, sp, #4
 8009b48:	f7ff fce8 	bl	800951c <__lo0bits>
 8009b4c:	9b01      	ldr	r3, [sp, #4]
 8009b4e:	6163      	str	r3, [r4, #20]
 8009b50:	2201      	movs	r2, #1
 8009b52:	6122      	str	r2, [r4, #16]
 8009b54:	3020      	adds	r0, #32
 8009b56:	e7e3      	b.n	8009b20 <__d2b+0x60>
 8009b58:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b5c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009b60:	f8c9 0000 	str.w	r0, [r9]
 8009b64:	6918      	ldr	r0, [r3, #16]
 8009b66:	f7ff fcb9 	bl	80094dc <__hi0bits>
 8009b6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009b6e:	e7df      	b.n	8009b30 <__d2b+0x70>
 8009b70:	0800aebc 	.word	0x0800aebc
 8009b74:	0800af4c 	.word	0x0800af4c

08009b78 <__ratio>:
 8009b78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b7c:	4688      	mov	r8, r1
 8009b7e:	4669      	mov	r1, sp
 8009b80:	4681      	mov	r9, r0
 8009b82:	f7ff ff4d 	bl	8009a20 <__b2d>
 8009b86:	a901      	add	r1, sp, #4
 8009b88:	4640      	mov	r0, r8
 8009b8a:	ec55 4b10 	vmov	r4, r5, d0
 8009b8e:	f7ff ff47 	bl	8009a20 <__b2d>
 8009b92:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b96:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009b9a:	eba3 0c02 	sub.w	ip, r3, r2
 8009b9e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009ba2:	1a9b      	subs	r3, r3, r2
 8009ba4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009ba8:	ec51 0b10 	vmov	r0, r1, d0
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	bfd6      	itet	le
 8009bb0:	460a      	movle	r2, r1
 8009bb2:	462a      	movgt	r2, r5
 8009bb4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009bb8:	468b      	mov	fp, r1
 8009bba:	462f      	mov	r7, r5
 8009bbc:	bfd4      	ite	le
 8009bbe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009bc2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	ee10 2a10 	vmov	r2, s0
 8009bcc:	465b      	mov	r3, fp
 8009bce:	4639      	mov	r1, r7
 8009bd0:	f7f6 fe4c 	bl	800086c <__aeabi_ddiv>
 8009bd4:	ec41 0b10 	vmov	d0, r0, r1
 8009bd8:	b003      	add	sp, #12
 8009bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009bde <__copybits>:
 8009bde:	3901      	subs	r1, #1
 8009be0:	b570      	push	{r4, r5, r6, lr}
 8009be2:	1149      	asrs	r1, r1, #5
 8009be4:	6914      	ldr	r4, [r2, #16]
 8009be6:	3101      	adds	r1, #1
 8009be8:	f102 0314 	add.w	r3, r2, #20
 8009bec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009bf0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009bf4:	1f05      	subs	r5, r0, #4
 8009bf6:	42a3      	cmp	r3, r4
 8009bf8:	d30c      	bcc.n	8009c14 <__copybits+0x36>
 8009bfa:	1aa3      	subs	r3, r4, r2
 8009bfc:	3b11      	subs	r3, #17
 8009bfe:	f023 0303 	bic.w	r3, r3, #3
 8009c02:	3211      	adds	r2, #17
 8009c04:	42a2      	cmp	r2, r4
 8009c06:	bf88      	it	hi
 8009c08:	2300      	movhi	r3, #0
 8009c0a:	4418      	add	r0, r3
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	4288      	cmp	r0, r1
 8009c10:	d305      	bcc.n	8009c1e <__copybits+0x40>
 8009c12:	bd70      	pop	{r4, r5, r6, pc}
 8009c14:	f853 6b04 	ldr.w	r6, [r3], #4
 8009c18:	f845 6f04 	str.w	r6, [r5, #4]!
 8009c1c:	e7eb      	b.n	8009bf6 <__copybits+0x18>
 8009c1e:	f840 3b04 	str.w	r3, [r0], #4
 8009c22:	e7f4      	b.n	8009c0e <__copybits+0x30>

08009c24 <__any_on>:
 8009c24:	f100 0214 	add.w	r2, r0, #20
 8009c28:	6900      	ldr	r0, [r0, #16]
 8009c2a:	114b      	asrs	r3, r1, #5
 8009c2c:	4298      	cmp	r0, r3
 8009c2e:	b510      	push	{r4, lr}
 8009c30:	db11      	blt.n	8009c56 <__any_on+0x32>
 8009c32:	dd0a      	ble.n	8009c4a <__any_on+0x26>
 8009c34:	f011 011f 	ands.w	r1, r1, #31
 8009c38:	d007      	beq.n	8009c4a <__any_on+0x26>
 8009c3a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009c3e:	fa24 f001 	lsr.w	r0, r4, r1
 8009c42:	fa00 f101 	lsl.w	r1, r0, r1
 8009c46:	428c      	cmp	r4, r1
 8009c48:	d10b      	bne.n	8009c62 <__any_on+0x3e>
 8009c4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d803      	bhi.n	8009c5a <__any_on+0x36>
 8009c52:	2000      	movs	r0, #0
 8009c54:	bd10      	pop	{r4, pc}
 8009c56:	4603      	mov	r3, r0
 8009c58:	e7f7      	b.n	8009c4a <__any_on+0x26>
 8009c5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c5e:	2900      	cmp	r1, #0
 8009c60:	d0f5      	beq.n	8009c4e <__any_on+0x2a>
 8009c62:	2001      	movs	r0, #1
 8009c64:	e7f6      	b.n	8009c54 <__any_on+0x30>

08009c66 <_calloc_r>:
 8009c66:	b513      	push	{r0, r1, r4, lr}
 8009c68:	434a      	muls	r2, r1
 8009c6a:	4611      	mov	r1, r2
 8009c6c:	9201      	str	r2, [sp, #4]
 8009c6e:	f000 f859 	bl	8009d24 <_malloc_r>
 8009c72:	4604      	mov	r4, r0
 8009c74:	b118      	cbz	r0, 8009c7e <_calloc_r+0x18>
 8009c76:	9a01      	ldr	r2, [sp, #4]
 8009c78:	2100      	movs	r1, #0
 8009c7a:	f7fc fbc7 	bl	800640c <memset>
 8009c7e:	4620      	mov	r0, r4
 8009c80:	b002      	add	sp, #8
 8009c82:	bd10      	pop	{r4, pc}

08009c84 <_free_r>:
 8009c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c86:	2900      	cmp	r1, #0
 8009c88:	d048      	beq.n	8009d1c <_free_r+0x98>
 8009c8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c8e:	9001      	str	r0, [sp, #4]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	f1a1 0404 	sub.w	r4, r1, #4
 8009c96:	bfb8      	it	lt
 8009c98:	18e4      	addlt	r4, r4, r3
 8009c9a:	f000 fa7b 	bl	800a194 <__malloc_lock>
 8009c9e:	4a20      	ldr	r2, [pc, #128]	; (8009d20 <_free_r+0x9c>)
 8009ca0:	9801      	ldr	r0, [sp, #4]
 8009ca2:	6813      	ldr	r3, [r2, #0]
 8009ca4:	4615      	mov	r5, r2
 8009ca6:	b933      	cbnz	r3, 8009cb6 <_free_r+0x32>
 8009ca8:	6063      	str	r3, [r4, #4]
 8009caa:	6014      	str	r4, [r2, #0]
 8009cac:	b003      	add	sp, #12
 8009cae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009cb2:	f000 ba75 	b.w	800a1a0 <__malloc_unlock>
 8009cb6:	42a3      	cmp	r3, r4
 8009cb8:	d90b      	bls.n	8009cd2 <_free_r+0x4e>
 8009cba:	6821      	ldr	r1, [r4, #0]
 8009cbc:	1862      	adds	r2, r4, r1
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	bf04      	itt	eq
 8009cc2:	681a      	ldreq	r2, [r3, #0]
 8009cc4:	685b      	ldreq	r3, [r3, #4]
 8009cc6:	6063      	str	r3, [r4, #4]
 8009cc8:	bf04      	itt	eq
 8009cca:	1852      	addeq	r2, r2, r1
 8009ccc:	6022      	streq	r2, [r4, #0]
 8009cce:	602c      	str	r4, [r5, #0]
 8009cd0:	e7ec      	b.n	8009cac <_free_r+0x28>
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	b10b      	cbz	r3, 8009cdc <_free_r+0x58>
 8009cd8:	42a3      	cmp	r3, r4
 8009cda:	d9fa      	bls.n	8009cd2 <_free_r+0x4e>
 8009cdc:	6811      	ldr	r1, [r2, #0]
 8009cde:	1855      	adds	r5, r2, r1
 8009ce0:	42a5      	cmp	r5, r4
 8009ce2:	d10b      	bne.n	8009cfc <_free_r+0x78>
 8009ce4:	6824      	ldr	r4, [r4, #0]
 8009ce6:	4421      	add	r1, r4
 8009ce8:	1854      	adds	r4, r2, r1
 8009cea:	42a3      	cmp	r3, r4
 8009cec:	6011      	str	r1, [r2, #0]
 8009cee:	d1dd      	bne.n	8009cac <_free_r+0x28>
 8009cf0:	681c      	ldr	r4, [r3, #0]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	6053      	str	r3, [r2, #4]
 8009cf6:	4421      	add	r1, r4
 8009cf8:	6011      	str	r1, [r2, #0]
 8009cfa:	e7d7      	b.n	8009cac <_free_r+0x28>
 8009cfc:	d902      	bls.n	8009d04 <_free_r+0x80>
 8009cfe:	230c      	movs	r3, #12
 8009d00:	6003      	str	r3, [r0, #0]
 8009d02:	e7d3      	b.n	8009cac <_free_r+0x28>
 8009d04:	6825      	ldr	r5, [r4, #0]
 8009d06:	1961      	adds	r1, r4, r5
 8009d08:	428b      	cmp	r3, r1
 8009d0a:	bf04      	itt	eq
 8009d0c:	6819      	ldreq	r1, [r3, #0]
 8009d0e:	685b      	ldreq	r3, [r3, #4]
 8009d10:	6063      	str	r3, [r4, #4]
 8009d12:	bf04      	itt	eq
 8009d14:	1949      	addeq	r1, r1, r5
 8009d16:	6021      	streq	r1, [r4, #0]
 8009d18:	6054      	str	r4, [r2, #4]
 8009d1a:	e7c7      	b.n	8009cac <_free_r+0x28>
 8009d1c:	b003      	add	sp, #12
 8009d1e:	bd30      	pop	{r4, r5, pc}
 8009d20:	20000208 	.word	0x20000208

08009d24 <_malloc_r>:
 8009d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d26:	1ccd      	adds	r5, r1, #3
 8009d28:	f025 0503 	bic.w	r5, r5, #3
 8009d2c:	3508      	adds	r5, #8
 8009d2e:	2d0c      	cmp	r5, #12
 8009d30:	bf38      	it	cc
 8009d32:	250c      	movcc	r5, #12
 8009d34:	2d00      	cmp	r5, #0
 8009d36:	4606      	mov	r6, r0
 8009d38:	db01      	blt.n	8009d3e <_malloc_r+0x1a>
 8009d3a:	42a9      	cmp	r1, r5
 8009d3c:	d903      	bls.n	8009d46 <_malloc_r+0x22>
 8009d3e:	230c      	movs	r3, #12
 8009d40:	6033      	str	r3, [r6, #0]
 8009d42:	2000      	movs	r0, #0
 8009d44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d46:	f000 fa25 	bl	800a194 <__malloc_lock>
 8009d4a:	4921      	ldr	r1, [pc, #132]	; (8009dd0 <_malloc_r+0xac>)
 8009d4c:	680a      	ldr	r2, [r1, #0]
 8009d4e:	4614      	mov	r4, r2
 8009d50:	b99c      	cbnz	r4, 8009d7a <_malloc_r+0x56>
 8009d52:	4f20      	ldr	r7, [pc, #128]	; (8009dd4 <_malloc_r+0xb0>)
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	b923      	cbnz	r3, 8009d62 <_malloc_r+0x3e>
 8009d58:	4621      	mov	r1, r4
 8009d5a:	4630      	mov	r0, r6
 8009d5c:	f000 f9a0 	bl	800a0a0 <_sbrk_r>
 8009d60:	6038      	str	r0, [r7, #0]
 8009d62:	4629      	mov	r1, r5
 8009d64:	4630      	mov	r0, r6
 8009d66:	f000 f99b 	bl	800a0a0 <_sbrk_r>
 8009d6a:	1c43      	adds	r3, r0, #1
 8009d6c:	d123      	bne.n	8009db6 <_malloc_r+0x92>
 8009d6e:	230c      	movs	r3, #12
 8009d70:	6033      	str	r3, [r6, #0]
 8009d72:	4630      	mov	r0, r6
 8009d74:	f000 fa14 	bl	800a1a0 <__malloc_unlock>
 8009d78:	e7e3      	b.n	8009d42 <_malloc_r+0x1e>
 8009d7a:	6823      	ldr	r3, [r4, #0]
 8009d7c:	1b5b      	subs	r3, r3, r5
 8009d7e:	d417      	bmi.n	8009db0 <_malloc_r+0x8c>
 8009d80:	2b0b      	cmp	r3, #11
 8009d82:	d903      	bls.n	8009d8c <_malloc_r+0x68>
 8009d84:	6023      	str	r3, [r4, #0]
 8009d86:	441c      	add	r4, r3
 8009d88:	6025      	str	r5, [r4, #0]
 8009d8a:	e004      	b.n	8009d96 <_malloc_r+0x72>
 8009d8c:	6863      	ldr	r3, [r4, #4]
 8009d8e:	42a2      	cmp	r2, r4
 8009d90:	bf0c      	ite	eq
 8009d92:	600b      	streq	r3, [r1, #0]
 8009d94:	6053      	strne	r3, [r2, #4]
 8009d96:	4630      	mov	r0, r6
 8009d98:	f000 fa02 	bl	800a1a0 <__malloc_unlock>
 8009d9c:	f104 000b 	add.w	r0, r4, #11
 8009da0:	1d23      	adds	r3, r4, #4
 8009da2:	f020 0007 	bic.w	r0, r0, #7
 8009da6:	1ac2      	subs	r2, r0, r3
 8009da8:	d0cc      	beq.n	8009d44 <_malloc_r+0x20>
 8009daa:	1a1b      	subs	r3, r3, r0
 8009dac:	50a3      	str	r3, [r4, r2]
 8009dae:	e7c9      	b.n	8009d44 <_malloc_r+0x20>
 8009db0:	4622      	mov	r2, r4
 8009db2:	6864      	ldr	r4, [r4, #4]
 8009db4:	e7cc      	b.n	8009d50 <_malloc_r+0x2c>
 8009db6:	1cc4      	adds	r4, r0, #3
 8009db8:	f024 0403 	bic.w	r4, r4, #3
 8009dbc:	42a0      	cmp	r0, r4
 8009dbe:	d0e3      	beq.n	8009d88 <_malloc_r+0x64>
 8009dc0:	1a21      	subs	r1, r4, r0
 8009dc2:	4630      	mov	r0, r6
 8009dc4:	f000 f96c 	bl	800a0a0 <_sbrk_r>
 8009dc8:	3001      	adds	r0, #1
 8009dca:	d1dd      	bne.n	8009d88 <_malloc_r+0x64>
 8009dcc:	e7cf      	b.n	8009d6e <_malloc_r+0x4a>
 8009dce:	bf00      	nop
 8009dd0:	20000208 	.word	0x20000208
 8009dd4:	2000020c 	.word	0x2000020c

08009dd8 <__ssputs_r>:
 8009dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ddc:	688e      	ldr	r6, [r1, #8]
 8009dde:	429e      	cmp	r6, r3
 8009de0:	4682      	mov	sl, r0
 8009de2:	460c      	mov	r4, r1
 8009de4:	4690      	mov	r8, r2
 8009de6:	461f      	mov	r7, r3
 8009de8:	d838      	bhi.n	8009e5c <__ssputs_r+0x84>
 8009dea:	898a      	ldrh	r2, [r1, #12]
 8009dec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009df0:	d032      	beq.n	8009e58 <__ssputs_r+0x80>
 8009df2:	6825      	ldr	r5, [r4, #0]
 8009df4:	6909      	ldr	r1, [r1, #16]
 8009df6:	eba5 0901 	sub.w	r9, r5, r1
 8009dfa:	6965      	ldr	r5, [r4, #20]
 8009dfc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e04:	3301      	adds	r3, #1
 8009e06:	444b      	add	r3, r9
 8009e08:	106d      	asrs	r5, r5, #1
 8009e0a:	429d      	cmp	r5, r3
 8009e0c:	bf38      	it	cc
 8009e0e:	461d      	movcc	r5, r3
 8009e10:	0553      	lsls	r3, r2, #21
 8009e12:	d531      	bpl.n	8009e78 <__ssputs_r+0xa0>
 8009e14:	4629      	mov	r1, r5
 8009e16:	f7ff ff85 	bl	8009d24 <_malloc_r>
 8009e1a:	4606      	mov	r6, r0
 8009e1c:	b950      	cbnz	r0, 8009e34 <__ssputs_r+0x5c>
 8009e1e:	230c      	movs	r3, #12
 8009e20:	f8ca 3000 	str.w	r3, [sl]
 8009e24:	89a3      	ldrh	r3, [r4, #12]
 8009e26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e2a:	81a3      	strh	r3, [r4, #12]
 8009e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e34:	6921      	ldr	r1, [r4, #16]
 8009e36:	464a      	mov	r2, r9
 8009e38:	f7ff fa4c 	bl	80092d4 <memcpy>
 8009e3c:	89a3      	ldrh	r3, [r4, #12]
 8009e3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009e42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e46:	81a3      	strh	r3, [r4, #12]
 8009e48:	6126      	str	r6, [r4, #16]
 8009e4a:	6165      	str	r5, [r4, #20]
 8009e4c:	444e      	add	r6, r9
 8009e4e:	eba5 0509 	sub.w	r5, r5, r9
 8009e52:	6026      	str	r6, [r4, #0]
 8009e54:	60a5      	str	r5, [r4, #8]
 8009e56:	463e      	mov	r6, r7
 8009e58:	42be      	cmp	r6, r7
 8009e5a:	d900      	bls.n	8009e5e <__ssputs_r+0x86>
 8009e5c:	463e      	mov	r6, r7
 8009e5e:	4632      	mov	r2, r6
 8009e60:	6820      	ldr	r0, [r4, #0]
 8009e62:	4641      	mov	r1, r8
 8009e64:	f000 f97c 	bl	800a160 <memmove>
 8009e68:	68a3      	ldr	r3, [r4, #8]
 8009e6a:	6822      	ldr	r2, [r4, #0]
 8009e6c:	1b9b      	subs	r3, r3, r6
 8009e6e:	4432      	add	r2, r6
 8009e70:	60a3      	str	r3, [r4, #8]
 8009e72:	6022      	str	r2, [r4, #0]
 8009e74:	2000      	movs	r0, #0
 8009e76:	e7db      	b.n	8009e30 <__ssputs_r+0x58>
 8009e78:	462a      	mov	r2, r5
 8009e7a:	f000 f997 	bl	800a1ac <_realloc_r>
 8009e7e:	4606      	mov	r6, r0
 8009e80:	2800      	cmp	r0, #0
 8009e82:	d1e1      	bne.n	8009e48 <__ssputs_r+0x70>
 8009e84:	6921      	ldr	r1, [r4, #16]
 8009e86:	4650      	mov	r0, sl
 8009e88:	f7ff fefc 	bl	8009c84 <_free_r>
 8009e8c:	e7c7      	b.n	8009e1e <__ssputs_r+0x46>
	...

08009e90 <_svfiprintf_r>:
 8009e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e94:	4698      	mov	r8, r3
 8009e96:	898b      	ldrh	r3, [r1, #12]
 8009e98:	061b      	lsls	r3, r3, #24
 8009e9a:	b09d      	sub	sp, #116	; 0x74
 8009e9c:	4607      	mov	r7, r0
 8009e9e:	460d      	mov	r5, r1
 8009ea0:	4614      	mov	r4, r2
 8009ea2:	d50e      	bpl.n	8009ec2 <_svfiprintf_r+0x32>
 8009ea4:	690b      	ldr	r3, [r1, #16]
 8009ea6:	b963      	cbnz	r3, 8009ec2 <_svfiprintf_r+0x32>
 8009ea8:	2140      	movs	r1, #64	; 0x40
 8009eaa:	f7ff ff3b 	bl	8009d24 <_malloc_r>
 8009eae:	6028      	str	r0, [r5, #0]
 8009eb0:	6128      	str	r0, [r5, #16]
 8009eb2:	b920      	cbnz	r0, 8009ebe <_svfiprintf_r+0x2e>
 8009eb4:	230c      	movs	r3, #12
 8009eb6:	603b      	str	r3, [r7, #0]
 8009eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ebc:	e0d1      	b.n	800a062 <_svfiprintf_r+0x1d2>
 8009ebe:	2340      	movs	r3, #64	; 0x40
 8009ec0:	616b      	str	r3, [r5, #20]
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	9309      	str	r3, [sp, #36]	; 0x24
 8009ec6:	2320      	movs	r3, #32
 8009ec8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ecc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ed0:	2330      	movs	r3, #48	; 0x30
 8009ed2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a07c <_svfiprintf_r+0x1ec>
 8009ed6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009eda:	f04f 0901 	mov.w	r9, #1
 8009ede:	4623      	mov	r3, r4
 8009ee0:	469a      	mov	sl, r3
 8009ee2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ee6:	b10a      	cbz	r2, 8009eec <_svfiprintf_r+0x5c>
 8009ee8:	2a25      	cmp	r2, #37	; 0x25
 8009eea:	d1f9      	bne.n	8009ee0 <_svfiprintf_r+0x50>
 8009eec:	ebba 0b04 	subs.w	fp, sl, r4
 8009ef0:	d00b      	beq.n	8009f0a <_svfiprintf_r+0x7a>
 8009ef2:	465b      	mov	r3, fp
 8009ef4:	4622      	mov	r2, r4
 8009ef6:	4629      	mov	r1, r5
 8009ef8:	4638      	mov	r0, r7
 8009efa:	f7ff ff6d 	bl	8009dd8 <__ssputs_r>
 8009efe:	3001      	adds	r0, #1
 8009f00:	f000 80aa 	beq.w	800a058 <_svfiprintf_r+0x1c8>
 8009f04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f06:	445a      	add	r2, fp
 8009f08:	9209      	str	r2, [sp, #36]	; 0x24
 8009f0a:	f89a 3000 	ldrb.w	r3, [sl]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	f000 80a2 	beq.w	800a058 <_svfiprintf_r+0x1c8>
 8009f14:	2300      	movs	r3, #0
 8009f16:	f04f 32ff 	mov.w	r2, #4294967295
 8009f1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f1e:	f10a 0a01 	add.w	sl, sl, #1
 8009f22:	9304      	str	r3, [sp, #16]
 8009f24:	9307      	str	r3, [sp, #28]
 8009f26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f2a:	931a      	str	r3, [sp, #104]	; 0x68
 8009f2c:	4654      	mov	r4, sl
 8009f2e:	2205      	movs	r2, #5
 8009f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f34:	4851      	ldr	r0, [pc, #324]	; (800a07c <_svfiprintf_r+0x1ec>)
 8009f36:	f7f6 f963 	bl	8000200 <memchr>
 8009f3a:	9a04      	ldr	r2, [sp, #16]
 8009f3c:	b9d8      	cbnz	r0, 8009f76 <_svfiprintf_r+0xe6>
 8009f3e:	06d0      	lsls	r0, r2, #27
 8009f40:	bf44      	itt	mi
 8009f42:	2320      	movmi	r3, #32
 8009f44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f48:	0711      	lsls	r1, r2, #28
 8009f4a:	bf44      	itt	mi
 8009f4c:	232b      	movmi	r3, #43	; 0x2b
 8009f4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009f52:	f89a 3000 	ldrb.w	r3, [sl]
 8009f56:	2b2a      	cmp	r3, #42	; 0x2a
 8009f58:	d015      	beq.n	8009f86 <_svfiprintf_r+0xf6>
 8009f5a:	9a07      	ldr	r2, [sp, #28]
 8009f5c:	4654      	mov	r4, sl
 8009f5e:	2000      	movs	r0, #0
 8009f60:	f04f 0c0a 	mov.w	ip, #10
 8009f64:	4621      	mov	r1, r4
 8009f66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f6a:	3b30      	subs	r3, #48	; 0x30
 8009f6c:	2b09      	cmp	r3, #9
 8009f6e:	d94e      	bls.n	800a00e <_svfiprintf_r+0x17e>
 8009f70:	b1b0      	cbz	r0, 8009fa0 <_svfiprintf_r+0x110>
 8009f72:	9207      	str	r2, [sp, #28]
 8009f74:	e014      	b.n	8009fa0 <_svfiprintf_r+0x110>
 8009f76:	eba0 0308 	sub.w	r3, r0, r8
 8009f7a:	fa09 f303 	lsl.w	r3, r9, r3
 8009f7e:	4313      	orrs	r3, r2
 8009f80:	9304      	str	r3, [sp, #16]
 8009f82:	46a2      	mov	sl, r4
 8009f84:	e7d2      	b.n	8009f2c <_svfiprintf_r+0x9c>
 8009f86:	9b03      	ldr	r3, [sp, #12]
 8009f88:	1d19      	adds	r1, r3, #4
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	9103      	str	r1, [sp, #12]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	bfbb      	ittet	lt
 8009f92:	425b      	neglt	r3, r3
 8009f94:	f042 0202 	orrlt.w	r2, r2, #2
 8009f98:	9307      	strge	r3, [sp, #28]
 8009f9a:	9307      	strlt	r3, [sp, #28]
 8009f9c:	bfb8      	it	lt
 8009f9e:	9204      	strlt	r2, [sp, #16]
 8009fa0:	7823      	ldrb	r3, [r4, #0]
 8009fa2:	2b2e      	cmp	r3, #46	; 0x2e
 8009fa4:	d10c      	bne.n	8009fc0 <_svfiprintf_r+0x130>
 8009fa6:	7863      	ldrb	r3, [r4, #1]
 8009fa8:	2b2a      	cmp	r3, #42	; 0x2a
 8009faa:	d135      	bne.n	800a018 <_svfiprintf_r+0x188>
 8009fac:	9b03      	ldr	r3, [sp, #12]
 8009fae:	1d1a      	adds	r2, r3, #4
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	9203      	str	r2, [sp, #12]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	bfb8      	it	lt
 8009fb8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009fbc:	3402      	adds	r4, #2
 8009fbe:	9305      	str	r3, [sp, #20]
 8009fc0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a08c <_svfiprintf_r+0x1fc>
 8009fc4:	7821      	ldrb	r1, [r4, #0]
 8009fc6:	2203      	movs	r2, #3
 8009fc8:	4650      	mov	r0, sl
 8009fca:	f7f6 f919 	bl	8000200 <memchr>
 8009fce:	b140      	cbz	r0, 8009fe2 <_svfiprintf_r+0x152>
 8009fd0:	2340      	movs	r3, #64	; 0x40
 8009fd2:	eba0 000a 	sub.w	r0, r0, sl
 8009fd6:	fa03 f000 	lsl.w	r0, r3, r0
 8009fda:	9b04      	ldr	r3, [sp, #16]
 8009fdc:	4303      	orrs	r3, r0
 8009fde:	3401      	adds	r4, #1
 8009fe0:	9304      	str	r3, [sp, #16]
 8009fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fe6:	4826      	ldr	r0, [pc, #152]	; (800a080 <_svfiprintf_r+0x1f0>)
 8009fe8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009fec:	2206      	movs	r2, #6
 8009fee:	f7f6 f907 	bl	8000200 <memchr>
 8009ff2:	2800      	cmp	r0, #0
 8009ff4:	d038      	beq.n	800a068 <_svfiprintf_r+0x1d8>
 8009ff6:	4b23      	ldr	r3, [pc, #140]	; (800a084 <_svfiprintf_r+0x1f4>)
 8009ff8:	bb1b      	cbnz	r3, 800a042 <_svfiprintf_r+0x1b2>
 8009ffa:	9b03      	ldr	r3, [sp, #12]
 8009ffc:	3307      	adds	r3, #7
 8009ffe:	f023 0307 	bic.w	r3, r3, #7
 800a002:	3308      	adds	r3, #8
 800a004:	9303      	str	r3, [sp, #12]
 800a006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a008:	4433      	add	r3, r6
 800a00a:	9309      	str	r3, [sp, #36]	; 0x24
 800a00c:	e767      	b.n	8009ede <_svfiprintf_r+0x4e>
 800a00e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a012:	460c      	mov	r4, r1
 800a014:	2001      	movs	r0, #1
 800a016:	e7a5      	b.n	8009f64 <_svfiprintf_r+0xd4>
 800a018:	2300      	movs	r3, #0
 800a01a:	3401      	adds	r4, #1
 800a01c:	9305      	str	r3, [sp, #20]
 800a01e:	4619      	mov	r1, r3
 800a020:	f04f 0c0a 	mov.w	ip, #10
 800a024:	4620      	mov	r0, r4
 800a026:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a02a:	3a30      	subs	r2, #48	; 0x30
 800a02c:	2a09      	cmp	r2, #9
 800a02e:	d903      	bls.n	800a038 <_svfiprintf_r+0x1a8>
 800a030:	2b00      	cmp	r3, #0
 800a032:	d0c5      	beq.n	8009fc0 <_svfiprintf_r+0x130>
 800a034:	9105      	str	r1, [sp, #20]
 800a036:	e7c3      	b.n	8009fc0 <_svfiprintf_r+0x130>
 800a038:	fb0c 2101 	mla	r1, ip, r1, r2
 800a03c:	4604      	mov	r4, r0
 800a03e:	2301      	movs	r3, #1
 800a040:	e7f0      	b.n	800a024 <_svfiprintf_r+0x194>
 800a042:	ab03      	add	r3, sp, #12
 800a044:	9300      	str	r3, [sp, #0]
 800a046:	462a      	mov	r2, r5
 800a048:	4b0f      	ldr	r3, [pc, #60]	; (800a088 <_svfiprintf_r+0x1f8>)
 800a04a:	a904      	add	r1, sp, #16
 800a04c:	4638      	mov	r0, r7
 800a04e:	f7fc fa85 	bl	800655c <_printf_float>
 800a052:	1c42      	adds	r2, r0, #1
 800a054:	4606      	mov	r6, r0
 800a056:	d1d6      	bne.n	800a006 <_svfiprintf_r+0x176>
 800a058:	89ab      	ldrh	r3, [r5, #12]
 800a05a:	065b      	lsls	r3, r3, #25
 800a05c:	f53f af2c 	bmi.w	8009eb8 <_svfiprintf_r+0x28>
 800a060:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a062:	b01d      	add	sp, #116	; 0x74
 800a064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a068:	ab03      	add	r3, sp, #12
 800a06a:	9300      	str	r3, [sp, #0]
 800a06c:	462a      	mov	r2, r5
 800a06e:	4b06      	ldr	r3, [pc, #24]	; (800a088 <_svfiprintf_r+0x1f8>)
 800a070:	a904      	add	r1, sp, #16
 800a072:	4638      	mov	r0, r7
 800a074:	f7fc fd16 	bl	8006aa4 <_printf_i>
 800a078:	e7eb      	b.n	800a052 <_svfiprintf_r+0x1c2>
 800a07a:	bf00      	nop
 800a07c:	0800b0ac 	.word	0x0800b0ac
 800a080:	0800b0b6 	.word	0x0800b0b6
 800a084:	0800655d 	.word	0x0800655d
 800a088:	08009dd9 	.word	0x08009dd9
 800a08c:	0800b0b2 	.word	0x0800b0b2

0800a090 <nan>:
 800a090:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a098 <nan+0x8>
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	00000000 	.word	0x00000000
 800a09c:	7ff80000 	.word	0x7ff80000

0800a0a0 <_sbrk_r>:
 800a0a0:	b538      	push	{r3, r4, r5, lr}
 800a0a2:	4d06      	ldr	r5, [pc, #24]	; (800a0bc <_sbrk_r+0x1c>)
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	4604      	mov	r4, r0
 800a0a8:	4608      	mov	r0, r1
 800a0aa:	602b      	str	r3, [r5, #0]
 800a0ac:	f7f8 fa08 	bl	80024c0 <_sbrk>
 800a0b0:	1c43      	adds	r3, r0, #1
 800a0b2:	d102      	bne.n	800a0ba <_sbrk_r+0x1a>
 800a0b4:	682b      	ldr	r3, [r5, #0]
 800a0b6:	b103      	cbz	r3, 800a0ba <_sbrk_r+0x1a>
 800a0b8:	6023      	str	r3, [r4, #0]
 800a0ba:	bd38      	pop	{r3, r4, r5, pc}
 800a0bc:	200005e4 	.word	0x200005e4

0800a0c0 <strncmp>:
 800a0c0:	b510      	push	{r4, lr}
 800a0c2:	b16a      	cbz	r2, 800a0e0 <strncmp+0x20>
 800a0c4:	3901      	subs	r1, #1
 800a0c6:	1884      	adds	r4, r0, r2
 800a0c8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a0cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a0d0:	4293      	cmp	r3, r2
 800a0d2:	d103      	bne.n	800a0dc <strncmp+0x1c>
 800a0d4:	42a0      	cmp	r0, r4
 800a0d6:	d001      	beq.n	800a0dc <strncmp+0x1c>
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d1f5      	bne.n	800a0c8 <strncmp+0x8>
 800a0dc:	1a98      	subs	r0, r3, r2
 800a0de:	bd10      	pop	{r4, pc}
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	e7fc      	b.n	800a0de <strncmp+0x1e>

0800a0e4 <__ascii_wctomb>:
 800a0e4:	b149      	cbz	r1, 800a0fa <__ascii_wctomb+0x16>
 800a0e6:	2aff      	cmp	r2, #255	; 0xff
 800a0e8:	bf85      	ittet	hi
 800a0ea:	238a      	movhi	r3, #138	; 0x8a
 800a0ec:	6003      	strhi	r3, [r0, #0]
 800a0ee:	700a      	strbls	r2, [r1, #0]
 800a0f0:	f04f 30ff 	movhi.w	r0, #4294967295
 800a0f4:	bf98      	it	ls
 800a0f6:	2001      	movls	r0, #1
 800a0f8:	4770      	bx	lr
 800a0fa:	4608      	mov	r0, r1
 800a0fc:	4770      	bx	lr
	...

0800a100 <__assert_func>:
 800a100:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a102:	4614      	mov	r4, r2
 800a104:	461a      	mov	r2, r3
 800a106:	4b09      	ldr	r3, [pc, #36]	; (800a12c <__assert_func+0x2c>)
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4605      	mov	r5, r0
 800a10c:	68d8      	ldr	r0, [r3, #12]
 800a10e:	b14c      	cbz	r4, 800a124 <__assert_func+0x24>
 800a110:	4b07      	ldr	r3, [pc, #28]	; (800a130 <__assert_func+0x30>)
 800a112:	9100      	str	r1, [sp, #0]
 800a114:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a118:	4906      	ldr	r1, [pc, #24]	; (800a134 <__assert_func+0x34>)
 800a11a:	462b      	mov	r3, r5
 800a11c:	f000 f80e 	bl	800a13c <fiprintf>
 800a120:	f000 fa84 	bl	800a62c <abort>
 800a124:	4b04      	ldr	r3, [pc, #16]	; (800a138 <__assert_func+0x38>)
 800a126:	461c      	mov	r4, r3
 800a128:	e7f3      	b.n	800a112 <__assert_func+0x12>
 800a12a:	bf00      	nop
 800a12c:	2000000c 	.word	0x2000000c
 800a130:	0800b0bd 	.word	0x0800b0bd
 800a134:	0800b0ca 	.word	0x0800b0ca
 800a138:	0800b0f8 	.word	0x0800b0f8

0800a13c <fiprintf>:
 800a13c:	b40e      	push	{r1, r2, r3}
 800a13e:	b503      	push	{r0, r1, lr}
 800a140:	4601      	mov	r1, r0
 800a142:	ab03      	add	r3, sp, #12
 800a144:	4805      	ldr	r0, [pc, #20]	; (800a15c <fiprintf+0x20>)
 800a146:	f853 2b04 	ldr.w	r2, [r3], #4
 800a14a:	6800      	ldr	r0, [r0, #0]
 800a14c:	9301      	str	r3, [sp, #4]
 800a14e:	f000 f87d 	bl	800a24c <_vfiprintf_r>
 800a152:	b002      	add	sp, #8
 800a154:	f85d eb04 	ldr.w	lr, [sp], #4
 800a158:	b003      	add	sp, #12
 800a15a:	4770      	bx	lr
 800a15c:	2000000c 	.word	0x2000000c

0800a160 <memmove>:
 800a160:	4288      	cmp	r0, r1
 800a162:	b510      	push	{r4, lr}
 800a164:	eb01 0402 	add.w	r4, r1, r2
 800a168:	d902      	bls.n	800a170 <memmove+0x10>
 800a16a:	4284      	cmp	r4, r0
 800a16c:	4623      	mov	r3, r4
 800a16e:	d807      	bhi.n	800a180 <memmove+0x20>
 800a170:	1e43      	subs	r3, r0, #1
 800a172:	42a1      	cmp	r1, r4
 800a174:	d008      	beq.n	800a188 <memmove+0x28>
 800a176:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a17a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a17e:	e7f8      	b.n	800a172 <memmove+0x12>
 800a180:	4402      	add	r2, r0
 800a182:	4601      	mov	r1, r0
 800a184:	428a      	cmp	r2, r1
 800a186:	d100      	bne.n	800a18a <memmove+0x2a>
 800a188:	bd10      	pop	{r4, pc}
 800a18a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a18e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a192:	e7f7      	b.n	800a184 <memmove+0x24>

0800a194 <__malloc_lock>:
 800a194:	4801      	ldr	r0, [pc, #4]	; (800a19c <__malloc_lock+0x8>)
 800a196:	f000 bc09 	b.w	800a9ac <__retarget_lock_acquire_recursive>
 800a19a:	bf00      	nop
 800a19c:	200005ec 	.word	0x200005ec

0800a1a0 <__malloc_unlock>:
 800a1a0:	4801      	ldr	r0, [pc, #4]	; (800a1a8 <__malloc_unlock+0x8>)
 800a1a2:	f000 bc04 	b.w	800a9ae <__retarget_lock_release_recursive>
 800a1a6:	bf00      	nop
 800a1a8:	200005ec 	.word	0x200005ec

0800a1ac <_realloc_r>:
 800a1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ae:	4607      	mov	r7, r0
 800a1b0:	4614      	mov	r4, r2
 800a1b2:	460e      	mov	r6, r1
 800a1b4:	b921      	cbnz	r1, 800a1c0 <_realloc_r+0x14>
 800a1b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a1ba:	4611      	mov	r1, r2
 800a1bc:	f7ff bdb2 	b.w	8009d24 <_malloc_r>
 800a1c0:	b922      	cbnz	r2, 800a1cc <_realloc_r+0x20>
 800a1c2:	f7ff fd5f 	bl	8009c84 <_free_r>
 800a1c6:	4625      	mov	r5, r4
 800a1c8:	4628      	mov	r0, r5
 800a1ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1cc:	f000 fc54 	bl	800aa78 <_malloc_usable_size_r>
 800a1d0:	42a0      	cmp	r0, r4
 800a1d2:	d20f      	bcs.n	800a1f4 <_realloc_r+0x48>
 800a1d4:	4621      	mov	r1, r4
 800a1d6:	4638      	mov	r0, r7
 800a1d8:	f7ff fda4 	bl	8009d24 <_malloc_r>
 800a1dc:	4605      	mov	r5, r0
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	d0f2      	beq.n	800a1c8 <_realloc_r+0x1c>
 800a1e2:	4631      	mov	r1, r6
 800a1e4:	4622      	mov	r2, r4
 800a1e6:	f7ff f875 	bl	80092d4 <memcpy>
 800a1ea:	4631      	mov	r1, r6
 800a1ec:	4638      	mov	r0, r7
 800a1ee:	f7ff fd49 	bl	8009c84 <_free_r>
 800a1f2:	e7e9      	b.n	800a1c8 <_realloc_r+0x1c>
 800a1f4:	4635      	mov	r5, r6
 800a1f6:	e7e7      	b.n	800a1c8 <_realloc_r+0x1c>

0800a1f8 <__sfputc_r>:
 800a1f8:	6893      	ldr	r3, [r2, #8]
 800a1fa:	3b01      	subs	r3, #1
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	b410      	push	{r4}
 800a200:	6093      	str	r3, [r2, #8]
 800a202:	da08      	bge.n	800a216 <__sfputc_r+0x1e>
 800a204:	6994      	ldr	r4, [r2, #24]
 800a206:	42a3      	cmp	r3, r4
 800a208:	db01      	blt.n	800a20e <__sfputc_r+0x16>
 800a20a:	290a      	cmp	r1, #10
 800a20c:	d103      	bne.n	800a216 <__sfputc_r+0x1e>
 800a20e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a212:	f000 b94b 	b.w	800a4ac <__swbuf_r>
 800a216:	6813      	ldr	r3, [r2, #0]
 800a218:	1c58      	adds	r0, r3, #1
 800a21a:	6010      	str	r0, [r2, #0]
 800a21c:	7019      	strb	r1, [r3, #0]
 800a21e:	4608      	mov	r0, r1
 800a220:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a224:	4770      	bx	lr

0800a226 <__sfputs_r>:
 800a226:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a228:	4606      	mov	r6, r0
 800a22a:	460f      	mov	r7, r1
 800a22c:	4614      	mov	r4, r2
 800a22e:	18d5      	adds	r5, r2, r3
 800a230:	42ac      	cmp	r4, r5
 800a232:	d101      	bne.n	800a238 <__sfputs_r+0x12>
 800a234:	2000      	movs	r0, #0
 800a236:	e007      	b.n	800a248 <__sfputs_r+0x22>
 800a238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a23c:	463a      	mov	r2, r7
 800a23e:	4630      	mov	r0, r6
 800a240:	f7ff ffda 	bl	800a1f8 <__sfputc_r>
 800a244:	1c43      	adds	r3, r0, #1
 800a246:	d1f3      	bne.n	800a230 <__sfputs_r+0xa>
 800a248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a24c <_vfiprintf_r>:
 800a24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a250:	460d      	mov	r5, r1
 800a252:	b09d      	sub	sp, #116	; 0x74
 800a254:	4614      	mov	r4, r2
 800a256:	4698      	mov	r8, r3
 800a258:	4606      	mov	r6, r0
 800a25a:	b118      	cbz	r0, 800a264 <_vfiprintf_r+0x18>
 800a25c:	6983      	ldr	r3, [r0, #24]
 800a25e:	b90b      	cbnz	r3, 800a264 <_vfiprintf_r+0x18>
 800a260:	f000 fb06 	bl	800a870 <__sinit>
 800a264:	4b89      	ldr	r3, [pc, #548]	; (800a48c <_vfiprintf_r+0x240>)
 800a266:	429d      	cmp	r5, r3
 800a268:	d11b      	bne.n	800a2a2 <_vfiprintf_r+0x56>
 800a26a:	6875      	ldr	r5, [r6, #4]
 800a26c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a26e:	07d9      	lsls	r1, r3, #31
 800a270:	d405      	bmi.n	800a27e <_vfiprintf_r+0x32>
 800a272:	89ab      	ldrh	r3, [r5, #12]
 800a274:	059a      	lsls	r2, r3, #22
 800a276:	d402      	bmi.n	800a27e <_vfiprintf_r+0x32>
 800a278:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a27a:	f000 fb97 	bl	800a9ac <__retarget_lock_acquire_recursive>
 800a27e:	89ab      	ldrh	r3, [r5, #12]
 800a280:	071b      	lsls	r3, r3, #28
 800a282:	d501      	bpl.n	800a288 <_vfiprintf_r+0x3c>
 800a284:	692b      	ldr	r3, [r5, #16]
 800a286:	b9eb      	cbnz	r3, 800a2c4 <_vfiprintf_r+0x78>
 800a288:	4629      	mov	r1, r5
 800a28a:	4630      	mov	r0, r6
 800a28c:	f000 f960 	bl	800a550 <__swsetup_r>
 800a290:	b1c0      	cbz	r0, 800a2c4 <_vfiprintf_r+0x78>
 800a292:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a294:	07dc      	lsls	r4, r3, #31
 800a296:	d50e      	bpl.n	800a2b6 <_vfiprintf_r+0x6a>
 800a298:	f04f 30ff 	mov.w	r0, #4294967295
 800a29c:	b01d      	add	sp, #116	; 0x74
 800a29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2a2:	4b7b      	ldr	r3, [pc, #492]	; (800a490 <_vfiprintf_r+0x244>)
 800a2a4:	429d      	cmp	r5, r3
 800a2a6:	d101      	bne.n	800a2ac <_vfiprintf_r+0x60>
 800a2a8:	68b5      	ldr	r5, [r6, #8]
 800a2aa:	e7df      	b.n	800a26c <_vfiprintf_r+0x20>
 800a2ac:	4b79      	ldr	r3, [pc, #484]	; (800a494 <_vfiprintf_r+0x248>)
 800a2ae:	429d      	cmp	r5, r3
 800a2b0:	bf08      	it	eq
 800a2b2:	68f5      	ldreq	r5, [r6, #12]
 800a2b4:	e7da      	b.n	800a26c <_vfiprintf_r+0x20>
 800a2b6:	89ab      	ldrh	r3, [r5, #12]
 800a2b8:	0598      	lsls	r0, r3, #22
 800a2ba:	d4ed      	bmi.n	800a298 <_vfiprintf_r+0x4c>
 800a2bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2be:	f000 fb76 	bl	800a9ae <__retarget_lock_release_recursive>
 800a2c2:	e7e9      	b.n	800a298 <_vfiprintf_r+0x4c>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	9309      	str	r3, [sp, #36]	; 0x24
 800a2c8:	2320      	movs	r3, #32
 800a2ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2d2:	2330      	movs	r3, #48	; 0x30
 800a2d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a498 <_vfiprintf_r+0x24c>
 800a2d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2dc:	f04f 0901 	mov.w	r9, #1
 800a2e0:	4623      	mov	r3, r4
 800a2e2:	469a      	mov	sl, r3
 800a2e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2e8:	b10a      	cbz	r2, 800a2ee <_vfiprintf_r+0xa2>
 800a2ea:	2a25      	cmp	r2, #37	; 0x25
 800a2ec:	d1f9      	bne.n	800a2e2 <_vfiprintf_r+0x96>
 800a2ee:	ebba 0b04 	subs.w	fp, sl, r4
 800a2f2:	d00b      	beq.n	800a30c <_vfiprintf_r+0xc0>
 800a2f4:	465b      	mov	r3, fp
 800a2f6:	4622      	mov	r2, r4
 800a2f8:	4629      	mov	r1, r5
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	f7ff ff93 	bl	800a226 <__sfputs_r>
 800a300:	3001      	adds	r0, #1
 800a302:	f000 80aa 	beq.w	800a45a <_vfiprintf_r+0x20e>
 800a306:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a308:	445a      	add	r2, fp
 800a30a:	9209      	str	r2, [sp, #36]	; 0x24
 800a30c:	f89a 3000 	ldrb.w	r3, [sl]
 800a310:	2b00      	cmp	r3, #0
 800a312:	f000 80a2 	beq.w	800a45a <_vfiprintf_r+0x20e>
 800a316:	2300      	movs	r3, #0
 800a318:	f04f 32ff 	mov.w	r2, #4294967295
 800a31c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a320:	f10a 0a01 	add.w	sl, sl, #1
 800a324:	9304      	str	r3, [sp, #16]
 800a326:	9307      	str	r3, [sp, #28]
 800a328:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a32c:	931a      	str	r3, [sp, #104]	; 0x68
 800a32e:	4654      	mov	r4, sl
 800a330:	2205      	movs	r2, #5
 800a332:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a336:	4858      	ldr	r0, [pc, #352]	; (800a498 <_vfiprintf_r+0x24c>)
 800a338:	f7f5 ff62 	bl	8000200 <memchr>
 800a33c:	9a04      	ldr	r2, [sp, #16]
 800a33e:	b9d8      	cbnz	r0, 800a378 <_vfiprintf_r+0x12c>
 800a340:	06d1      	lsls	r1, r2, #27
 800a342:	bf44      	itt	mi
 800a344:	2320      	movmi	r3, #32
 800a346:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a34a:	0713      	lsls	r3, r2, #28
 800a34c:	bf44      	itt	mi
 800a34e:	232b      	movmi	r3, #43	; 0x2b
 800a350:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a354:	f89a 3000 	ldrb.w	r3, [sl]
 800a358:	2b2a      	cmp	r3, #42	; 0x2a
 800a35a:	d015      	beq.n	800a388 <_vfiprintf_r+0x13c>
 800a35c:	9a07      	ldr	r2, [sp, #28]
 800a35e:	4654      	mov	r4, sl
 800a360:	2000      	movs	r0, #0
 800a362:	f04f 0c0a 	mov.w	ip, #10
 800a366:	4621      	mov	r1, r4
 800a368:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a36c:	3b30      	subs	r3, #48	; 0x30
 800a36e:	2b09      	cmp	r3, #9
 800a370:	d94e      	bls.n	800a410 <_vfiprintf_r+0x1c4>
 800a372:	b1b0      	cbz	r0, 800a3a2 <_vfiprintf_r+0x156>
 800a374:	9207      	str	r2, [sp, #28]
 800a376:	e014      	b.n	800a3a2 <_vfiprintf_r+0x156>
 800a378:	eba0 0308 	sub.w	r3, r0, r8
 800a37c:	fa09 f303 	lsl.w	r3, r9, r3
 800a380:	4313      	orrs	r3, r2
 800a382:	9304      	str	r3, [sp, #16]
 800a384:	46a2      	mov	sl, r4
 800a386:	e7d2      	b.n	800a32e <_vfiprintf_r+0xe2>
 800a388:	9b03      	ldr	r3, [sp, #12]
 800a38a:	1d19      	adds	r1, r3, #4
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	9103      	str	r1, [sp, #12]
 800a390:	2b00      	cmp	r3, #0
 800a392:	bfbb      	ittet	lt
 800a394:	425b      	neglt	r3, r3
 800a396:	f042 0202 	orrlt.w	r2, r2, #2
 800a39a:	9307      	strge	r3, [sp, #28]
 800a39c:	9307      	strlt	r3, [sp, #28]
 800a39e:	bfb8      	it	lt
 800a3a0:	9204      	strlt	r2, [sp, #16]
 800a3a2:	7823      	ldrb	r3, [r4, #0]
 800a3a4:	2b2e      	cmp	r3, #46	; 0x2e
 800a3a6:	d10c      	bne.n	800a3c2 <_vfiprintf_r+0x176>
 800a3a8:	7863      	ldrb	r3, [r4, #1]
 800a3aa:	2b2a      	cmp	r3, #42	; 0x2a
 800a3ac:	d135      	bne.n	800a41a <_vfiprintf_r+0x1ce>
 800a3ae:	9b03      	ldr	r3, [sp, #12]
 800a3b0:	1d1a      	adds	r2, r3, #4
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	9203      	str	r2, [sp, #12]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	bfb8      	it	lt
 800a3ba:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3be:	3402      	adds	r4, #2
 800a3c0:	9305      	str	r3, [sp, #20]
 800a3c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a4a8 <_vfiprintf_r+0x25c>
 800a3c6:	7821      	ldrb	r1, [r4, #0]
 800a3c8:	2203      	movs	r2, #3
 800a3ca:	4650      	mov	r0, sl
 800a3cc:	f7f5 ff18 	bl	8000200 <memchr>
 800a3d0:	b140      	cbz	r0, 800a3e4 <_vfiprintf_r+0x198>
 800a3d2:	2340      	movs	r3, #64	; 0x40
 800a3d4:	eba0 000a 	sub.w	r0, r0, sl
 800a3d8:	fa03 f000 	lsl.w	r0, r3, r0
 800a3dc:	9b04      	ldr	r3, [sp, #16]
 800a3de:	4303      	orrs	r3, r0
 800a3e0:	3401      	adds	r4, #1
 800a3e2:	9304      	str	r3, [sp, #16]
 800a3e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3e8:	482c      	ldr	r0, [pc, #176]	; (800a49c <_vfiprintf_r+0x250>)
 800a3ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3ee:	2206      	movs	r2, #6
 800a3f0:	f7f5 ff06 	bl	8000200 <memchr>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	d03f      	beq.n	800a478 <_vfiprintf_r+0x22c>
 800a3f8:	4b29      	ldr	r3, [pc, #164]	; (800a4a0 <_vfiprintf_r+0x254>)
 800a3fa:	bb1b      	cbnz	r3, 800a444 <_vfiprintf_r+0x1f8>
 800a3fc:	9b03      	ldr	r3, [sp, #12]
 800a3fe:	3307      	adds	r3, #7
 800a400:	f023 0307 	bic.w	r3, r3, #7
 800a404:	3308      	adds	r3, #8
 800a406:	9303      	str	r3, [sp, #12]
 800a408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a40a:	443b      	add	r3, r7
 800a40c:	9309      	str	r3, [sp, #36]	; 0x24
 800a40e:	e767      	b.n	800a2e0 <_vfiprintf_r+0x94>
 800a410:	fb0c 3202 	mla	r2, ip, r2, r3
 800a414:	460c      	mov	r4, r1
 800a416:	2001      	movs	r0, #1
 800a418:	e7a5      	b.n	800a366 <_vfiprintf_r+0x11a>
 800a41a:	2300      	movs	r3, #0
 800a41c:	3401      	adds	r4, #1
 800a41e:	9305      	str	r3, [sp, #20]
 800a420:	4619      	mov	r1, r3
 800a422:	f04f 0c0a 	mov.w	ip, #10
 800a426:	4620      	mov	r0, r4
 800a428:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a42c:	3a30      	subs	r2, #48	; 0x30
 800a42e:	2a09      	cmp	r2, #9
 800a430:	d903      	bls.n	800a43a <_vfiprintf_r+0x1ee>
 800a432:	2b00      	cmp	r3, #0
 800a434:	d0c5      	beq.n	800a3c2 <_vfiprintf_r+0x176>
 800a436:	9105      	str	r1, [sp, #20]
 800a438:	e7c3      	b.n	800a3c2 <_vfiprintf_r+0x176>
 800a43a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a43e:	4604      	mov	r4, r0
 800a440:	2301      	movs	r3, #1
 800a442:	e7f0      	b.n	800a426 <_vfiprintf_r+0x1da>
 800a444:	ab03      	add	r3, sp, #12
 800a446:	9300      	str	r3, [sp, #0]
 800a448:	462a      	mov	r2, r5
 800a44a:	4b16      	ldr	r3, [pc, #88]	; (800a4a4 <_vfiprintf_r+0x258>)
 800a44c:	a904      	add	r1, sp, #16
 800a44e:	4630      	mov	r0, r6
 800a450:	f7fc f884 	bl	800655c <_printf_float>
 800a454:	4607      	mov	r7, r0
 800a456:	1c78      	adds	r0, r7, #1
 800a458:	d1d6      	bne.n	800a408 <_vfiprintf_r+0x1bc>
 800a45a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a45c:	07d9      	lsls	r1, r3, #31
 800a45e:	d405      	bmi.n	800a46c <_vfiprintf_r+0x220>
 800a460:	89ab      	ldrh	r3, [r5, #12]
 800a462:	059a      	lsls	r2, r3, #22
 800a464:	d402      	bmi.n	800a46c <_vfiprintf_r+0x220>
 800a466:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a468:	f000 faa1 	bl	800a9ae <__retarget_lock_release_recursive>
 800a46c:	89ab      	ldrh	r3, [r5, #12]
 800a46e:	065b      	lsls	r3, r3, #25
 800a470:	f53f af12 	bmi.w	800a298 <_vfiprintf_r+0x4c>
 800a474:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a476:	e711      	b.n	800a29c <_vfiprintf_r+0x50>
 800a478:	ab03      	add	r3, sp, #12
 800a47a:	9300      	str	r3, [sp, #0]
 800a47c:	462a      	mov	r2, r5
 800a47e:	4b09      	ldr	r3, [pc, #36]	; (800a4a4 <_vfiprintf_r+0x258>)
 800a480:	a904      	add	r1, sp, #16
 800a482:	4630      	mov	r0, r6
 800a484:	f7fc fb0e 	bl	8006aa4 <_printf_i>
 800a488:	e7e4      	b.n	800a454 <_vfiprintf_r+0x208>
 800a48a:	bf00      	nop
 800a48c:	0800b11c 	.word	0x0800b11c
 800a490:	0800b13c 	.word	0x0800b13c
 800a494:	0800b0fc 	.word	0x0800b0fc
 800a498:	0800b0ac 	.word	0x0800b0ac
 800a49c:	0800b0b6 	.word	0x0800b0b6
 800a4a0:	0800655d 	.word	0x0800655d
 800a4a4:	0800a227 	.word	0x0800a227
 800a4a8:	0800b0b2 	.word	0x0800b0b2

0800a4ac <__swbuf_r>:
 800a4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ae:	460e      	mov	r6, r1
 800a4b0:	4614      	mov	r4, r2
 800a4b2:	4605      	mov	r5, r0
 800a4b4:	b118      	cbz	r0, 800a4be <__swbuf_r+0x12>
 800a4b6:	6983      	ldr	r3, [r0, #24]
 800a4b8:	b90b      	cbnz	r3, 800a4be <__swbuf_r+0x12>
 800a4ba:	f000 f9d9 	bl	800a870 <__sinit>
 800a4be:	4b21      	ldr	r3, [pc, #132]	; (800a544 <__swbuf_r+0x98>)
 800a4c0:	429c      	cmp	r4, r3
 800a4c2:	d12b      	bne.n	800a51c <__swbuf_r+0x70>
 800a4c4:	686c      	ldr	r4, [r5, #4]
 800a4c6:	69a3      	ldr	r3, [r4, #24]
 800a4c8:	60a3      	str	r3, [r4, #8]
 800a4ca:	89a3      	ldrh	r3, [r4, #12]
 800a4cc:	071a      	lsls	r2, r3, #28
 800a4ce:	d52f      	bpl.n	800a530 <__swbuf_r+0x84>
 800a4d0:	6923      	ldr	r3, [r4, #16]
 800a4d2:	b36b      	cbz	r3, 800a530 <__swbuf_r+0x84>
 800a4d4:	6923      	ldr	r3, [r4, #16]
 800a4d6:	6820      	ldr	r0, [r4, #0]
 800a4d8:	1ac0      	subs	r0, r0, r3
 800a4da:	6963      	ldr	r3, [r4, #20]
 800a4dc:	b2f6      	uxtb	r6, r6
 800a4de:	4283      	cmp	r3, r0
 800a4e0:	4637      	mov	r7, r6
 800a4e2:	dc04      	bgt.n	800a4ee <__swbuf_r+0x42>
 800a4e4:	4621      	mov	r1, r4
 800a4e6:	4628      	mov	r0, r5
 800a4e8:	f000 f92e 	bl	800a748 <_fflush_r>
 800a4ec:	bb30      	cbnz	r0, 800a53c <__swbuf_r+0x90>
 800a4ee:	68a3      	ldr	r3, [r4, #8]
 800a4f0:	3b01      	subs	r3, #1
 800a4f2:	60a3      	str	r3, [r4, #8]
 800a4f4:	6823      	ldr	r3, [r4, #0]
 800a4f6:	1c5a      	adds	r2, r3, #1
 800a4f8:	6022      	str	r2, [r4, #0]
 800a4fa:	701e      	strb	r6, [r3, #0]
 800a4fc:	6963      	ldr	r3, [r4, #20]
 800a4fe:	3001      	adds	r0, #1
 800a500:	4283      	cmp	r3, r0
 800a502:	d004      	beq.n	800a50e <__swbuf_r+0x62>
 800a504:	89a3      	ldrh	r3, [r4, #12]
 800a506:	07db      	lsls	r3, r3, #31
 800a508:	d506      	bpl.n	800a518 <__swbuf_r+0x6c>
 800a50a:	2e0a      	cmp	r6, #10
 800a50c:	d104      	bne.n	800a518 <__swbuf_r+0x6c>
 800a50e:	4621      	mov	r1, r4
 800a510:	4628      	mov	r0, r5
 800a512:	f000 f919 	bl	800a748 <_fflush_r>
 800a516:	b988      	cbnz	r0, 800a53c <__swbuf_r+0x90>
 800a518:	4638      	mov	r0, r7
 800a51a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a51c:	4b0a      	ldr	r3, [pc, #40]	; (800a548 <__swbuf_r+0x9c>)
 800a51e:	429c      	cmp	r4, r3
 800a520:	d101      	bne.n	800a526 <__swbuf_r+0x7a>
 800a522:	68ac      	ldr	r4, [r5, #8]
 800a524:	e7cf      	b.n	800a4c6 <__swbuf_r+0x1a>
 800a526:	4b09      	ldr	r3, [pc, #36]	; (800a54c <__swbuf_r+0xa0>)
 800a528:	429c      	cmp	r4, r3
 800a52a:	bf08      	it	eq
 800a52c:	68ec      	ldreq	r4, [r5, #12]
 800a52e:	e7ca      	b.n	800a4c6 <__swbuf_r+0x1a>
 800a530:	4621      	mov	r1, r4
 800a532:	4628      	mov	r0, r5
 800a534:	f000 f80c 	bl	800a550 <__swsetup_r>
 800a538:	2800      	cmp	r0, #0
 800a53a:	d0cb      	beq.n	800a4d4 <__swbuf_r+0x28>
 800a53c:	f04f 37ff 	mov.w	r7, #4294967295
 800a540:	e7ea      	b.n	800a518 <__swbuf_r+0x6c>
 800a542:	bf00      	nop
 800a544:	0800b11c 	.word	0x0800b11c
 800a548:	0800b13c 	.word	0x0800b13c
 800a54c:	0800b0fc 	.word	0x0800b0fc

0800a550 <__swsetup_r>:
 800a550:	4b32      	ldr	r3, [pc, #200]	; (800a61c <__swsetup_r+0xcc>)
 800a552:	b570      	push	{r4, r5, r6, lr}
 800a554:	681d      	ldr	r5, [r3, #0]
 800a556:	4606      	mov	r6, r0
 800a558:	460c      	mov	r4, r1
 800a55a:	b125      	cbz	r5, 800a566 <__swsetup_r+0x16>
 800a55c:	69ab      	ldr	r3, [r5, #24]
 800a55e:	b913      	cbnz	r3, 800a566 <__swsetup_r+0x16>
 800a560:	4628      	mov	r0, r5
 800a562:	f000 f985 	bl	800a870 <__sinit>
 800a566:	4b2e      	ldr	r3, [pc, #184]	; (800a620 <__swsetup_r+0xd0>)
 800a568:	429c      	cmp	r4, r3
 800a56a:	d10f      	bne.n	800a58c <__swsetup_r+0x3c>
 800a56c:	686c      	ldr	r4, [r5, #4]
 800a56e:	89a3      	ldrh	r3, [r4, #12]
 800a570:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a574:	0719      	lsls	r1, r3, #28
 800a576:	d42c      	bmi.n	800a5d2 <__swsetup_r+0x82>
 800a578:	06dd      	lsls	r5, r3, #27
 800a57a:	d411      	bmi.n	800a5a0 <__swsetup_r+0x50>
 800a57c:	2309      	movs	r3, #9
 800a57e:	6033      	str	r3, [r6, #0]
 800a580:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a584:	81a3      	strh	r3, [r4, #12]
 800a586:	f04f 30ff 	mov.w	r0, #4294967295
 800a58a:	e03e      	b.n	800a60a <__swsetup_r+0xba>
 800a58c:	4b25      	ldr	r3, [pc, #148]	; (800a624 <__swsetup_r+0xd4>)
 800a58e:	429c      	cmp	r4, r3
 800a590:	d101      	bne.n	800a596 <__swsetup_r+0x46>
 800a592:	68ac      	ldr	r4, [r5, #8]
 800a594:	e7eb      	b.n	800a56e <__swsetup_r+0x1e>
 800a596:	4b24      	ldr	r3, [pc, #144]	; (800a628 <__swsetup_r+0xd8>)
 800a598:	429c      	cmp	r4, r3
 800a59a:	bf08      	it	eq
 800a59c:	68ec      	ldreq	r4, [r5, #12]
 800a59e:	e7e6      	b.n	800a56e <__swsetup_r+0x1e>
 800a5a0:	0758      	lsls	r0, r3, #29
 800a5a2:	d512      	bpl.n	800a5ca <__swsetup_r+0x7a>
 800a5a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5a6:	b141      	cbz	r1, 800a5ba <__swsetup_r+0x6a>
 800a5a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a5ac:	4299      	cmp	r1, r3
 800a5ae:	d002      	beq.n	800a5b6 <__swsetup_r+0x66>
 800a5b0:	4630      	mov	r0, r6
 800a5b2:	f7ff fb67 	bl	8009c84 <_free_r>
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	6363      	str	r3, [r4, #52]	; 0x34
 800a5ba:	89a3      	ldrh	r3, [r4, #12]
 800a5bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a5c0:	81a3      	strh	r3, [r4, #12]
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	6063      	str	r3, [r4, #4]
 800a5c6:	6923      	ldr	r3, [r4, #16]
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	89a3      	ldrh	r3, [r4, #12]
 800a5cc:	f043 0308 	orr.w	r3, r3, #8
 800a5d0:	81a3      	strh	r3, [r4, #12]
 800a5d2:	6923      	ldr	r3, [r4, #16]
 800a5d4:	b94b      	cbnz	r3, 800a5ea <__swsetup_r+0x9a>
 800a5d6:	89a3      	ldrh	r3, [r4, #12]
 800a5d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a5dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5e0:	d003      	beq.n	800a5ea <__swsetup_r+0x9a>
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	4630      	mov	r0, r6
 800a5e6:	f000 fa07 	bl	800a9f8 <__smakebuf_r>
 800a5ea:	89a0      	ldrh	r0, [r4, #12]
 800a5ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5f0:	f010 0301 	ands.w	r3, r0, #1
 800a5f4:	d00a      	beq.n	800a60c <__swsetup_r+0xbc>
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	60a3      	str	r3, [r4, #8]
 800a5fa:	6963      	ldr	r3, [r4, #20]
 800a5fc:	425b      	negs	r3, r3
 800a5fe:	61a3      	str	r3, [r4, #24]
 800a600:	6923      	ldr	r3, [r4, #16]
 800a602:	b943      	cbnz	r3, 800a616 <__swsetup_r+0xc6>
 800a604:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a608:	d1ba      	bne.n	800a580 <__swsetup_r+0x30>
 800a60a:	bd70      	pop	{r4, r5, r6, pc}
 800a60c:	0781      	lsls	r1, r0, #30
 800a60e:	bf58      	it	pl
 800a610:	6963      	ldrpl	r3, [r4, #20]
 800a612:	60a3      	str	r3, [r4, #8]
 800a614:	e7f4      	b.n	800a600 <__swsetup_r+0xb0>
 800a616:	2000      	movs	r0, #0
 800a618:	e7f7      	b.n	800a60a <__swsetup_r+0xba>
 800a61a:	bf00      	nop
 800a61c:	2000000c 	.word	0x2000000c
 800a620:	0800b11c 	.word	0x0800b11c
 800a624:	0800b13c 	.word	0x0800b13c
 800a628:	0800b0fc 	.word	0x0800b0fc

0800a62c <abort>:
 800a62c:	b508      	push	{r3, lr}
 800a62e:	2006      	movs	r0, #6
 800a630:	f000 fa52 	bl	800aad8 <raise>
 800a634:	2001      	movs	r0, #1
 800a636:	f7f7 fecb 	bl	80023d0 <_exit>
	...

0800a63c <__sflush_r>:
 800a63c:	898a      	ldrh	r2, [r1, #12]
 800a63e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a642:	4605      	mov	r5, r0
 800a644:	0710      	lsls	r0, r2, #28
 800a646:	460c      	mov	r4, r1
 800a648:	d458      	bmi.n	800a6fc <__sflush_r+0xc0>
 800a64a:	684b      	ldr	r3, [r1, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	dc05      	bgt.n	800a65c <__sflush_r+0x20>
 800a650:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a652:	2b00      	cmp	r3, #0
 800a654:	dc02      	bgt.n	800a65c <__sflush_r+0x20>
 800a656:	2000      	movs	r0, #0
 800a658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a65c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a65e:	2e00      	cmp	r6, #0
 800a660:	d0f9      	beq.n	800a656 <__sflush_r+0x1a>
 800a662:	2300      	movs	r3, #0
 800a664:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a668:	682f      	ldr	r7, [r5, #0]
 800a66a:	602b      	str	r3, [r5, #0]
 800a66c:	d032      	beq.n	800a6d4 <__sflush_r+0x98>
 800a66e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a670:	89a3      	ldrh	r3, [r4, #12]
 800a672:	075a      	lsls	r2, r3, #29
 800a674:	d505      	bpl.n	800a682 <__sflush_r+0x46>
 800a676:	6863      	ldr	r3, [r4, #4]
 800a678:	1ac0      	subs	r0, r0, r3
 800a67a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a67c:	b10b      	cbz	r3, 800a682 <__sflush_r+0x46>
 800a67e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a680:	1ac0      	subs	r0, r0, r3
 800a682:	2300      	movs	r3, #0
 800a684:	4602      	mov	r2, r0
 800a686:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a688:	6a21      	ldr	r1, [r4, #32]
 800a68a:	4628      	mov	r0, r5
 800a68c:	47b0      	blx	r6
 800a68e:	1c43      	adds	r3, r0, #1
 800a690:	89a3      	ldrh	r3, [r4, #12]
 800a692:	d106      	bne.n	800a6a2 <__sflush_r+0x66>
 800a694:	6829      	ldr	r1, [r5, #0]
 800a696:	291d      	cmp	r1, #29
 800a698:	d82c      	bhi.n	800a6f4 <__sflush_r+0xb8>
 800a69a:	4a2a      	ldr	r2, [pc, #168]	; (800a744 <__sflush_r+0x108>)
 800a69c:	40ca      	lsrs	r2, r1
 800a69e:	07d6      	lsls	r6, r2, #31
 800a6a0:	d528      	bpl.n	800a6f4 <__sflush_r+0xb8>
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	6062      	str	r2, [r4, #4]
 800a6a6:	04d9      	lsls	r1, r3, #19
 800a6a8:	6922      	ldr	r2, [r4, #16]
 800a6aa:	6022      	str	r2, [r4, #0]
 800a6ac:	d504      	bpl.n	800a6b8 <__sflush_r+0x7c>
 800a6ae:	1c42      	adds	r2, r0, #1
 800a6b0:	d101      	bne.n	800a6b6 <__sflush_r+0x7a>
 800a6b2:	682b      	ldr	r3, [r5, #0]
 800a6b4:	b903      	cbnz	r3, 800a6b8 <__sflush_r+0x7c>
 800a6b6:	6560      	str	r0, [r4, #84]	; 0x54
 800a6b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6ba:	602f      	str	r7, [r5, #0]
 800a6bc:	2900      	cmp	r1, #0
 800a6be:	d0ca      	beq.n	800a656 <__sflush_r+0x1a>
 800a6c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a6c4:	4299      	cmp	r1, r3
 800a6c6:	d002      	beq.n	800a6ce <__sflush_r+0x92>
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	f7ff fadb 	bl	8009c84 <_free_r>
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	6360      	str	r0, [r4, #52]	; 0x34
 800a6d2:	e7c1      	b.n	800a658 <__sflush_r+0x1c>
 800a6d4:	6a21      	ldr	r1, [r4, #32]
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	4628      	mov	r0, r5
 800a6da:	47b0      	blx	r6
 800a6dc:	1c41      	adds	r1, r0, #1
 800a6de:	d1c7      	bne.n	800a670 <__sflush_r+0x34>
 800a6e0:	682b      	ldr	r3, [r5, #0]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d0c4      	beq.n	800a670 <__sflush_r+0x34>
 800a6e6:	2b1d      	cmp	r3, #29
 800a6e8:	d001      	beq.n	800a6ee <__sflush_r+0xb2>
 800a6ea:	2b16      	cmp	r3, #22
 800a6ec:	d101      	bne.n	800a6f2 <__sflush_r+0xb6>
 800a6ee:	602f      	str	r7, [r5, #0]
 800a6f0:	e7b1      	b.n	800a656 <__sflush_r+0x1a>
 800a6f2:	89a3      	ldrh	r3, [r4, #12]
 800a6f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6f8:	81a3      	strh	r3, [r4, #12]
 800a6fa:	e7ad      	b.n	800a658 <__sflush_r+0x1c>
 800a6fc:	690f      	ldr	r7, [r1, #16]
 800a6fe:	2f00      	cmp	r7, #0
 800a700:	d0a9      	beq.n	800a656 <__sflush_r+0x1a>
 800a702:	0793      	lsls	r3, r2, #30
 800a704:	680e      	ldr	r6, [r1, #0]
 800a706:	bf08      	it	eq
 800a708:	694b      	ldreq	r3, [r1, #20]
 800a70a:	600f      	str	r7, [r1, #0]
 800a70c:	bf18      	it	ne
 800a70e:	2300      	movne	r3, #0
 800a710:	eba6 0807 	sub.w	r8, r6, r7
 800a714:	608b      	str	r3, [r1, #8]
 800a716:	f1b8 0f00 	cmp.w	r8, #0
 800a71a:	dd9c      	ble.n	800a656 <__sflush_r+0x1a>
 800a71c:	6a21      	ldr	r1, [r4, #32]
 800a71e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a720:	4643      	mov	r3, r8
 800a722:	463a      	mov	r2, r7
 800a724:	4628      	mov	r0, r5
 800a726:	47b0      	blx	r6
 800a728:	2800      	cmp	r0, #0
 800a72a:	dc06      	bgt.n	800a73a <__sflush_r+0xfe>
 800a72c:	89a3      	ldrh	r3, [r4, #12]
 800a72e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a732:	81a3      	strh	r3, [r4, #12]
 800a734:	f04f 30ff 	mov.w	r0, #4294967295
 800a738:	e78e      	b.n	800a658 <__sflush_r+0x1c>
 800a73a:	4407      	add	r7, r0
 800a73c:	eba8 0800 	sub.w	r8, r8, r0
 800a740:	e7e9      	b.n	800a716 <__sflush_r+0xda>
 800a742:	bf00      	nop
 800a744:	20400001 	.word	0x20400001

0800a748 <_fflush_r>:
 800a748:	b538      	push	{r3, r4, r5, lr}
 800a74a:	690b      	ldr	r3, [r1, #16]
 800a74c:	4605      	mov	r5, r0
 800a74e:	460c      	mov	r4, r1
 800a750:	b913      	cbnz	r3, 800a758 <_fflush_r+0x10>
 800a752:	2500      	movs	r5, #0
 800a754:	4628      	mov	r0, r5
 800a756:	bd38      	pop	{r3, r4, r5, pc}
 800a758:	b118      	cbz	r0, 800a762 <_fflush_r+0x1a>
 800a75a:	6983      	ldr	r3, [r0, #24]
 800a75c:	b90b      	cbnz	r3, 800a762 <_fflush_r+0x1a>
 800a75e:	f000 f887 	bl	800a870 <__sinit>
 800a762:	4b14      	ldr	r3, [pc, #80]	; (800a7b4 <_fflush_r+0x6c>)
 800a764:	429c      	cmp	r4, r3
 800a766:	d11b      	bne.n	800a7a0 <_fflush_r+0x58>
 800a768:	686c      	ldr	r4, [r5, #4]
 800a76a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d0ef      	beq.n	800a752 <_fflush_r+0xa>
 800a772:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a774:	07d0      	lsls	r0, r2, #31
 800a776:	d404      	bmi.n	800a782 <_fflush_r+0x3a>
 800a778:	0599      	lsls	r1, r3, #22
 800a77a:	d402      	bmi.n	800a782 <_fflush_r+0x3a>
 800a77c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a77e:	f000 f915 	bl	800a9ac <__retarget_lock_acquire_recursive>
 800a782:	4628      	mov	r0, r5
 800a784:	4621      	mov	r1, r4
 800a786:	f7ff ff59 	bl	800a63c <__sflush_r>
 800a78a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a78c:	07da      	lsls	r2, r3, #31
 800a78e:	4605      	mov	r5, r0
 800a790:	d4e0      	bmi.n	800a754 <_fflush_r+0xc>
 800a792:	89a3      	ldrh	r3, [r4, #12]
 800a794:	059b      	lsls	r3, r3, #22
 800a796:	d4dd      	bmi.n	800a754 <_fflush_r+0xc>
 800a798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a79a:	f000 f908 	bl	800a9ae <__retarget_lock_release_recursive>
 800a79e:	e7d9      	b.n	800a754 <_fflush_r+0xc>
 800a7a0:	4b05      	ldr	r3, [pc, #20]	; (800a7b8 <_fflush_r+0x70>)
 800a7a2:	429c      	cmp	r4, r3
 800a7a4:	d101      	bne.n	800a7aa <_fflush_r+0x62>
 800a7a6:	68ac      	ldr	r4, [r5, #8]
 800a7a8:	e7df      	b.n	800a76a <_fflush_r+0x22>
 800a7aa:	4b04      	ldr	r3, [pc, #16]	; (800a7bc <_fflush_r+0x74>)
 800a7ac:	429c      	cmp	r4, r3
 800a7ae:	bf08      	it	eq
 800a7b0:	68ec      	ldreq	r4, [r5, #12]
 800a7b2:	e7da      	b.n	800a76a <_fflush_r+0x22>
 800a7b4:	0800b11c 	.word	0x0800b11c
 800a7b8:	0800b13c 	.word	0x0800b13c
 800a7bc:	0800b0fc 	.word	0x0800b0fc

0800a7c0 <std>:
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	b510      	push	{r4, lr}
 800a7c4:	4604      	mov	r4, r0
 800a7c6:	e9c0 3300 	strd	r3, r3, [r0]
 800a7ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a7ce:	6083      	str	r3, [r0, #8]
 800a7d0:	8181      	strh	r1, [r0, #12]
 800a7d2:	6643      	str	r3, [r0, #100]	; 0x64
 800a7d4:	81c2      	strh	r2, [r0, #14]
 800a7d6:	6183      	str	r3, [r0, #24]
 800a7d8:	4619      	mov	r1, r3
 800a7da:	2208      	movs	r2, #8
 800a7dc:	305c      	adds	r0, #92	; 0x5c
 800a7de:	f7fb fe15 	bl	800640c <memset>
 800a7e2:	4b05      	ldr	r3, [pc, #20]	; (800a7f8 <std+0x38>)
 800a7e4:	6263      	str	r3, [r4, #36]	; 0x24
 800a7e6:	4b05      	ldr	r3, [pc, #20]	; (800a7fc <std+0x3c>)
 800a7e8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a7ea:	4b05      	ldr	r3, [pc, #20]	; (800a800 <std+0x40>)
 800a7ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a7ee:	4b05      	ldr	r3, [pc, #20]	; (800a804 <std+0x44>)
 800a7f0:	6224      	str	r4, [r4, #32]
 800a7f2:	6323      	str	r3, [r4, #48]	; 0x30
 800a7f4:	bd10      	pop	{r4, pc}
 800a7f6:	bf00      	nop
 800a7f8:	0800ab11 	.word	0x0800ab11
 800a7fc:	0800ab33 	.word	0x0800ab33
 800a800:	0800ab6b 	.word	0x0800ab6b
 800a804:	0800ab8f 	.word	0x0800ab8f

0800a808 <_cleanup_r>:
 800a808:	4901      	ldr	r1, [pc, #4]	; (800a810 <_cleanup_r+0x8>)
 800a80a:	f000 b8af 	b.w	800a96c <_fwalk_reent>
 800a80e:	bf00      	nop
 800a810:	0800a749 	.word	0x0800a749

0800a814 <__sfmoreglue>:
 800a814:	b570      	push	{r4, r5, r6, lr}
 800a816:	1e4a      	subs	r2, r1, #1
 800a818:	2568      	movs	r5, #104	; 0x68
 800a81a:	4355      	muls	r5, r2
 800a81c:	460e      	mov	r6, r1
 800a81e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a822:	f7ff fa7f 	bl	8009d24 <_malloc_r>
 800a826:	4604      	mov	r4, r0
 800a828:	b140      	cbz	r0, 800a83c <__sfmoreglue+0x28>
 800a82a:	2100      	movs	r1, #0
 800a82c:	e9c0 1600 	strd	r1, r6, [r0]
 800a830:	300c      	adds	r0, #12
 800a832:	60a0      	str	r0, [r4, #8]
 800a834:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a838:	f7fb fde8 	bl	800640c <memset>
 800a83c:	4620      	mov	r0, r4
 800a83e:	bd70      	pop	{r4, r5, r6, pc}

0800a840 <__sfp_lock_acquire>:
 800a840:	4801      	ldr	r0, [pc, #4]	; (800a848 <__sfp_lock_acquire+0x8>)
 800a842:	f000 b8b3 	b.w	800a9ac <__retarget_lock_acquire_recursive>
 800a846:	bf00      	nop
 800a848:	200005f0 	.word	0x200005f0

0800a84c <__sfp_lock_release>:
 800a84c:	4801      	ldr	r0, [pc, #4]	; (800a854 <__sfp_lock_release+0x8>)
 800a84e:	f000 b8ae 	b.w	800a9ae <__retarget_lock_release_recursive>
 800a852:	bf00      	nop
 800a854:	200005f0 	.word	0x200005f0

0800a858 <__sinit_lock_acquire>:
 800a858:	4801      	ldr	r0, [pc, #4]	; (800a860 <__sinit_lock_acquire+0x8>)
 800a85a:	f000 b8a7 	b.w	800a9ac <__retarget_lock_acquire_recursive>
 800a85e:	bf00      	nop
 800a860:	200005eb 	.word	0x200005eb

0800a864 <__sinit_lock_release>:
 800a864:	4801      	ldr	r0, [pc, #4]	; (800a86c <__sinit_lock_release+0x8>)
 800a866:	f000 b8a2 	b.w	800a9ae <__retarget_lock_release_recursive>
 800a86a:	bf00      	nop
 800a86c:	200005eb 	.word	0x200005eb

0800a870 <__sinit>:
 800a870:	b510      	push	{r4, lr}
 800a872:	4604      	mov	r4, r0
 800a874:	f7ff fff0 	bl	800a858 <__sinit_lock_acquire>
 800a878:	69a3      	ldr	r3, [r4, #24]
 800a87a:	b11b      	cbz	r3, 800a884 <__sinit+0x14>
 800a87c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a880:	f7ff bff0 	b.w	800a864 <__sinit_lock_release>
 800a884:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a888:	6523      	str	r3, [r4, #80]	; 0x50
 800a88a:	4b13      	ldr	r3, [pc, #76]	; (800a8d8 <__sinit+0x68>)
 800a88c:	4a13      	ldr	r2, [pc, #76]	; (800a8dc <__sinit+0x6c>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	62a2      	str	r2, [r4, #40]	; 0x28
 800a892:	42a3      	cmp	r3, r4
 800a894:	bf04      	itt	eq
 800a896:	2301      	moveq	r3, #1
 800a898:	61a3      	streq	r3, [r4, #24]
 800a89a:	4620      	mov	r0, r4
 800a89c:	f000 f820 	bl	800a8e0 <__sfp>
 800a8a0:	6060      	str	r0, [r4, #4]
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	f000 f81c 	bl	800a8e0 <__sfp>
 800a8a8:	60a0      	str	r0, [r4, #8]
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	f000 f818 	bl	800a8e0 <__sfp>
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	60e0      	str	r0, [r4, #12]
 800a8b4:	2104      	movs	r1, #4
 800a8b6:	6860      	ldr	r0, [r4, #4]
 800a8b8:	f7ff ff82 	bl	800a7c0 <std>
 800a8bc:	68a0      	ldr	r0, [r4, #8]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	2109      	movs	r1, #9
 800a8c2:	f7ff ff7d 	bl	800a7c0 <std>
 800a8c6:	68e0      	ldr	r0, [r4, #12]
 800a8c8:	2202      	movs	r2, #2
 800a8ca:	2112      	movs	r1, #18
 800a8cc:	f7ff ff78 	bl	800a7c0 <std>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	61a3      	str	r3, [r4, #24]
 800a8d4:	e7d2      	b.n	800a87c <__sinit+0xc>
 800a8d6:	bf00      	nop
 800a8d8:	0800aca8 	.word	0x0800aca8
 800a8dc:	0800a809 	.word	0x0800a809

0800a8e0 <__sfp>:
 800a8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8e2:	4607      	mov	r7, r0
 800a8e4:	f7ff ffac 	bl	800a840 <__sfp_lock_acquire>
 800a8e8:	4b1e      	ldr	r3, [pc, #120]	; (800a964 <__sfp+0x84>)
 800a8ea:	681e      	ldr	r6, [r3, #0]
 800a8ec:	69b3      	ldr	r3, [r6, #24]
 800a8ee:	b913      	cbnz	r3, 800a8f6 <__sfp+0x16>
 800a8f0:	4630      	mov	r0, r6
 800a8f2:	f7ff ffbd 	bl	800a870 <__sinit>
 800a8f6:	3648      	adds	r6, #72	; 0x48
 800a8f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a8fc:	3b01      	subs	r3, #1
 800a8fe:	d503      	bpl.n	800a908 <__sfp+0x28>
 800a900:	6833      	ldr	r3, [r6, #0]
 800a902:	b30b      	cbz	r3, 800a948 <__sfp+0x68>
 800a904:	6836      	ldr	r6, [r6, #0]
 800a906:	e7f7      	b.n	800a8f8 <__sfp+0x18>
 800a908:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a90c:	b9d5      	cbnz	r5, 800a944 <__sfp+0x64>
 800a90e:	4b16      	ldr	r3, [pc, #88]	; (800a968 <__sfp+0x88>)
 800a910:	60e3      	str	r3, [r4, #12]
 800a912:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a916:	6665      	str	r5, [r4, #100]	; 0x64
 800a918:	f000 f847 	bl	800a9aa <__retarget_lock_init_recursive>
 800a91c:	f7ff ff96 	bl	800a84c <__sfp_lock_release>
 800a920:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a924:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a928:	6025      	str	r5, [r4, #0]
 800a92a:	61a5      	str	r5, [r4, #24]
 800a92c:	2208      	movs	r2, #8
 800a92e:	4629      	mov	r1, r5
 800a930:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a934:	f7fb fd6a 	bl	800640c <memset>
 800a938:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a93c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a940:	4620      	mov	r0, r4
 800a942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a944:	3468      	adds	r4, #104	; 0x68
 800a946:	e7d9      	b.n	800a8fc <__sfp+0x1c>
 800a948:	2104      	movs	r1, #4
 800a94a:	4638      	mov	r0, r7
 800a94c:	f7ff ff62 	bl	800a814 <__sfmoreglue>
 800a950:	4604      	mov	r4, r0
 800a952:	6030      	str	r0, [r6, #0]
 800a954:	2800      	cmp	r0, #0
 800a956:	d1d5      	bne.n	800a904 <__sfp+0x24>
 800a958:	f7ff ff78 	bl	800a84c <__sfp_lock_release>
 800a95c:	230c      	movs	r3, #12
 800a95e:	603b      	str	r3, [r7, #0]
 800a960:	e7ee      	b.n	800a940 <__sfp+0x60>
 800a962:	bf00      	nop
 800a964:	0800aca8 	.word	0x0800aca8
 800a968:	ffff0001 	.word	0xffff0001

0800a96c <_fwalk_reent>:
 800a96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a970:	4606      	mov	r6, r0
 800a972:	4688      	mov	r8, r1
 800a974:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a978:	2700      	movs	r7, #0
 800a97a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a97e:	f1b9 0901 	subs.w	r9, r9, #1
 800a982:	d505      	bpl.n	800a990 <_fwalk_reent+0x24>
 800a984:	6824      	ldr	r4, [r4, #0]
 800a986:	2c00      	cmp	r4, #0
 800a988:	d1f7      	bne.n	800a97a <_fwalk_reent+0xe>
 800a98a:	4638      	mov	r0, r7
 800a98c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a990:	89ab      	ldrh	r3, [r5, #12]
 800a992:	2b01      	cmp	r3, #1
 800a994:	d907      	bls.n	800a9a6 <_fwalk_reent+0x3a>
 800a996:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a99a:	3301      	adds	r3, #1
 800a99c:	d003      	beq.n	800a9a6 <_fwalk_reent+0x3a>
 800a99e:	4629      	mov	r1, r5
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	47c0      	blx	r8
 800a9a4:	4307      	orrs	r7, r0
 800a9a6:	3568      	adds	r5, #104	; 0x68
 800a9a8:	e7e9      	b.n	800a97e <_fwalk_reent+0x12>

0800a9aa <__retarget_lock_init_recursive>:
 800a9aa:	4770      	bx	lr

0800a9ac <__retarget_lock_acquire_recursive>:
 800a9ac:	4770      	bx	lr

0800a9ae <__retarget_lock_release_recursive>:
 800a9ae:	4770      	bx	lr

0800a9b0 <__swhatbuf_r>:
 800a9b0:	b570      	push	{r4, r5, r6, lr}
 800a9b2:	460e      	mov	r6, r1
 800a9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b8:	2900      	cmp	r1, #0
 800a9ba:	b096      	sub	sp, #88	; 0x58
 800a9bc:	4614      	mov	r4, r2
 800a9be:	461d      	mov	r5, r3
 800a9c0:	da07      	bge.n	800a9d2 <__swhatbuf_r+0x22>
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	602b      	str	r3, [r5, #0]
 800a9c6:	89b3      	ldrh	r3, [r6, #12]
 800a9c8:	061a      	lsls	r2, r3, #24
 800a9ca:	d410      	bmi.n	800a9ee <__swhatbuf_r+0x3e>
 800a9cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9d0:	e00e      	b.n	800a9f0 <__swhatbuf_r+0x40>
 800a9d2:	466a      	mov	r2, sp
 800a9d4:	f000 f902 	bl	800abdc <_fstat_r>
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	dbf2      	blt.n	800a9c2 <__swhatbuf_r+0x12>
 800a9dc:	9a01      	ldr	r2, [sp, #4]
 800a9de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a9e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a9e6:	425a      	negs	r2, r3
 800a9e8:	415a      	adcs	r2, r3
 800a9ea:	602a      	str	r2, [r5, #0]
 800a9ec:	e7ee      	b.n	800a9cc <__swhatbuf_r+0x1c>
 800a9ee:	2340      	movs	r3, #64	; 0x40
 800a9f0:	2000      	movs	r0, #0
 800a9f2:	6023      	str	r3, [r4, #0]
 800a9f4:	b016      	add	sp, #88	; 0x58
 800a9f6:	bd70      	pop	{r4, r5, r6, pc}

0800a9f8 <__smakebuf_r>:
 800a9f8:	898b      	ldrh	r3, [r1, #12]
 800a9fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a9fc:	079d      	lsls	r5, r3, #30
 800a9fe:	4606      	mov	r6, r0
 800aa00:	460c      	mov	r4, r1
 800aa02:	d507      	bpl.n	800aa14 <__smakebuf_r+0x1c>
 800aa04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aa08:	6023      	str	r3, [r4, #0]
 800aa0a:	6123      	str	r3, [r4, #16]
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	6163      	str	r3, [r4, #20]
 800aa10:	b002      	add	sp, #8
 800aa12:	bd70      	pop	{r4, r5, r6, pc}
 800aa14:	ab01      	add	r3, sp, #4
 800aa16:	466a      	mov	r2, sp
 800aa18:	f7ff ffca 	bl	800a9b0 <__swhatbuf_r>
 800aa1c:	9900      	ldr	r1, [sp, #0]
 800aa1e:	4605      	mov	r5, r0
 800aa20:	4630      	mov	r0, r6
 800aa22:	f7ff f97f 	bl	8009d24 <_malloc_r>
 800aa26:	b948      	cbnz	r0, 800aa3c <__smakebuf_r+0x44>
 800aa28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa2c:	059a      	lsls	r2, r3, #22
 800aa2e:	d4ef      	bmi.n	800aa10 <__smakebuf_r+0x18>
 800aa30:	f023 0303 	bic.w	r3, r3, #3
 800aa34:	f043 0302 	orr.w	r3, r3, #2
 800aa38:	81a3      	strh	r3, [r4, #12]
 800aa3a:	e7e3      	b.n	800aa04 <__smakebuf_r+0xc>
 800aa3c:	4b0d      	ldr	r3, [pc, #52]	; (800aa74 <__smakebuf_r+0x7c>)
 800aa3e:	62b3      	str	r3, [r6, #40]	; 0x28
 800aa40:	89a3      	ldrh	r3, [r4, #12]
 800aa42:	6020      	str	r0, [r4, #0]
 800aa44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa48:	81a3      	strh	r3, [r4, #12]
 800aa4a:	9b00      	ldr	r3, [sp, #0]
 800aa4c:	6163      	str	r3, [r4, #20]
 800aa4e:	9b01      	ldr	r3, [sp, #4]
 800aa50:	6120      	str	r0, [r4, #16]
 800aa52:	b15b      	cbz	r3, 800aa6c <__smakebuf_r+0x74>
 800aa54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa58:	4630      	mov	r0, r6
 800aa5a:	f000 f8d1 	bl	800ac00 <_isatty_r>
 800aa5e:	b128      	cbz	r0, 800aa6c <__smakebuf_r+0x74>
 800aa60:	89a3      	ldrh	r3, [r4, #12]
 800aa62:	f023 0303 	bic.w	r3, r3, #3
 800aa66:	f043 0301 	orr.w	r3, r3, #1
 800aa6a:	81a3      	strh	r3, [r4, #12]
 800aa6c:	89a0      	ldrh	r0, [r4, #12]
 800aa6e:	4305      	orrs	r5, r0
 800aa70:	81a5      	strh	r5, [r4, #12]
 800aa72:	e7cd      	b.n	800aa10 <__smakebuf_r+0x18>
 800aa74:	0800a809 	.word	0x0800a809

0800aa78 <_malloc_usable_size_r>:
 800aa78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa7c:	1f18      	subs	r0, r3, #4
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	bfbc      	itt	lt
 800aa82:	580b      	ldrlt	r3, [r1, r0]
 800aa84:	18c0      	addlt	r0, r0, r3
 800aa86:	4770      	bx	lr

0800aa88 <_raise_r>:
 800aa88:	291f      	cmp	r1, #31
 800aa8a:	b538      	push	{r3, r4, r5, lr}
 800aa8c:	4604      	mov	r4, r0
 800aa8e:	460d      	mov	r5, r1
 800aa90:	d904      	bls.n	800aa9c <_raise_r+0x14>
 800aa92:	2316      	movs	r3, #22
 800aa94:	6003      	str	r3, [r0, #0]
 800aa96:	f04f 30ff 	mov.w	r0, #4294967295
 800aa9a:	bd38      	pop	{r3, r4, r5, pc}
 800aa9c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aa9e:	b112      	cbz	r2, 800aaa6 <_raise_r+0x1e>
 800aaa0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aaa4:	b94b      	cbnz	r3, 800aaba <_raise_r+0x32>
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	f000 f830 	bl	800ab0c <_getpid_r>
 800aaac:	462a      	mov	r2, r5
 800aaae:	4601      	mov	r1, r0
 800aab0:	4620      	mov	r0, r4
 800aab2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aab6:	f000 b817 	b.w	800aae8 <_kill_r>
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d00a      	beq.n	800aad4 <_raise_r+0x4c>
 800aabe:	1c59      	adds	r1, r3, #1
 800aac0:	d103      	bne.n	800aaca <_raise_r+0x42>
 800aac2:	2316      	movs	r3, #22
 800aac4:	6003      	str	r3, [r0, #0]
 800aac6:	2001      	movs	r0, #1
 800aac8:	e7e7      	b.n	800aa9a <_raise_r+0x12>
 800aaca:	2400      	movs	r4, #0
 800aacc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aad0:	4628      	mov	r0, r5
 800aad2:	4798      	blx	r3
 800aad4:	2000      	movs	r0, #0
 800aad6:	e7e0      	b.n	800aa9a <_raise_r+0x12>

0800aad8 <raise>:
 800aad8:	4b02      	ldr	r3, [pc, #8]	; (800aae4 <raise+0xc>)
 800aada:	4601      	mov	r1, r0
 800aadc:	6818      	ldr	r0, [r3, #0]
 800aade:	f7ff bfd3 	b.w	800aa88 <_raise_r>
 800aae2:	bf00      	nop
 800aae4:	2000000c 	.word	0x2000000c

0800aae8 <_kill_r>:
 800aae8:	b538      	push	{r3, r4, r5, lr}
 800aaea:	4d07      	ldr	r5, [pc, #28]	; (800ab08 <_kill_r+0x20>)
 800aaec:	2300      	movs	r3, #0
 800aaee:	4604      	mov	r4, r0
 800aaf0:	4608      	mov	r0, r1
 800aaf2:	4611      	mov	r1, r2
 800aaf4:	602b      	str	r3, [r5, #0]
 800aaf6:	f7f7 fc5b 	bl	80023b0 <_kill>
 800aafa:	1c43      	adds	r3, r0, #1
 800aafc:	d102      	bne.n	800ab04 <_kill_r+0x1c>
 800aafe:	682b      	ldr	r3, [r5, #0]
 800ab00:	b103      	cbz	r3, 800ab04 <_kill_r+0x1c>
 800ab02:	6023      	str	r3, [r4, #0]
 800ab04:	bd38      	pop	{r3, r4, r5, pc}
 800ab06:	bf00      	nop
 800ab08:	200005e4 	.word	0x200005e4

0800ab0c <_getpid_r>:
 800ab0c:	f7f7 bc48 	b.w	80023a0 <_getpid>

0800ab10 <__sread>:
 800ab10:	b510      	push	{r4, lr}
 800ab12:	460c      	mov	r4, r1
 800ab14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab18:	f000 f894 	bl	800ac44 <_read_r>
 800ab1c:	2800      	cmp	r0, #0
 800ab1e:	bfab      	itete	ge
 800ab20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ab22:	89a3      	ldrhlt	r3, [r4, #12]
 800ab24:	181b      	addge	r3, r3, r0
 800ab26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ab2a:	bfac      	ite	ge
 800ab2c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ab2e:	81a3      	strhlt	r3, [r4, #12]
 800ab30:	bd10      	pop	{r4, pc}

0800ab32 <__swrite>:
 800ab32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab36:	461f      	mov	r7, r3
 800ab38:	898b      	ldrh	r3, [r1, #12]
 800ab3a:	05db      	lsls	r3, r3, #23
 800ab3c:	4605      	mov	r5, r0
 800ab3e:	460c      	mov	r4, r1
 800ab40:	4616      	mov	r6, r2
 800ab42:	d505      	bpl.n	800ab50 <__swrite+0x1e>
 800ab44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab48:	2302      	movs	r3, #2
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	f000 f868 	bl	800ac20 <_lseek_r>
 800ab50:	89a3      	ldrh	r3, [r4, #12]
 800ab52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab5a:	81a3      	strh	r3, [r4, #12]
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	463b      	mov	r3, r7
 800ab60:	4628      	mov	r0, r5
 800ab62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab66:	f000 b817 	b.w	800ab98 <_write_r>

0800ab6a <__sseek>:
 800ab6a:	b510      	push	{r4, lr}
 800ab6c:	460c      	mov	r4, r1
 800ab6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab72:	f000 f855 	bl	800ac20 <_lseek_r>
 800ab76:	1c43      	adds	r3, r0, #1
 800ab78:	89a3      	ldrh	r3, [r4, #12]
 800ab7a:	bf15      	itete	ne
 800ab7c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ab7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ab82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ab86:	81a3      	strheq	r3, [r4, #12]
 800ab88:	bf18      	it	ne
 800ab8a:	81a3      	strhne	r3, [r4, #12]
 800ab8c:	bd10      	pop	{r4, pc}

0800ab8e <__sclose>:
 800ab8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab92:	f000 b813 	b.w	800abbc <_close_r>
	...

0800ab98 <_write_r>:
 800ab98:	b538      	push	{r3, r4, r5, lr}
 800ab9a:	4d07      	ldr	r5, [pc, #28]	; (800abb8 <_write_r+0x20>)
 800ab9c:	4604      	mov	r4, r0
 800ab9e:	4608      	mov	r0, r1
 800aba0:	4611      	mov	r1, r2
 800aba2:	2200      	movs	r2, #0
 800aba4:	602a      	str	r2, [r5, #0]
 800aba6:	461a      	mov	r2, r3
 800aba8:	f7f7 fc39 	bl	800241e <_write>
 800abac:	1c43      	adds	r3, r0, #1
 800abae:	d102      	bne.n	800abb6 <_write_r+0x1e>
 800abb0:	682b      	ldr	r3, [r5, #0]
 800abb2:	b103      	cbz	r3, 800abb6 <_write_r+0x1e>
 800abb4:	6023      	str	r3, [r4, #0]
 800abb6:	bd38      	pop	{r3, r4, r5, pc}
 800abb8:	200005e4 	.word	0x200005e4

0800abbc <_close_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	4d06      	ldr	r5, [pc, #24]	; (800abd8 <_close_r+0x1c>)
 800abc0:	2300      	movs	r3, #0
 800abc2:	4604      	mov	r4, r0
 800abc4:	4608      	mov	r0, r1
 800abc6:	602b      	str	r3, [r5, #0]
 800abc8:	f7f7 fc45 	bl	8002456 <_close>
 800abcc:	1c43      	adds	r3, r0, #1
 800abce:	d102      	bne.n	800abd6 <_close_r+0x1a>
 800abd0:	682b      	ldr	r3, [r5, #0]
 800abd2:	b103      	cbz	r3, 800abd6 <_close_r+0x1a>
 800abd4:	6023      	str	r3, [r4, #0]
 800abd6:	bd38      	pop	{r3, r4, r5, pc}
 800abd8:	200005e4 	.word	0x200005e4

0800abdc <_fstat_r>:
 800abdc:	b538      	push	{r3, r4, r5, lr}
 800abde:	4d07      	ldr	r5, [pc, #28]	; (800abfc <_fstat_r+0x20>)
 800abe0:	2300      	movs	r3, #0
 800abe2:	4604      	mov	r4, r0
 800abe4:	4608      	mov	r0, r1
 800abe6:	4611      	mov	r1, r2
 800abe8:	602b      	str	r3, [r5, #0]
 800abea:	f7f7 fc40 	bl	800246e <_fstat>
 800abee:	1c43      	adds	r3, r0, #1
 800abf0:	d102      	bne.n	800abf8 <_fstat_r+0x1c>
 800abf2:	682b      	ldr	r3, [r5, #0]
 800abf4:	b103      	cbz	r3, 800abf8 <_fstat_r+0x1c>
 800abf6:	6023      	str	r3, [r4, #0]
 800abf8:	bd38      	pop	{r3, r4, r5, pc}
 800abfa:	bf00      	nop
 800abfc:	200005e4 	.word	0x200005e4

0800ac00 <_isatty_r>:
 800ac00:	b538      	push	{r3, r4, r5, lr}
 800ac02:	4d06      	ldr	r5, [pc, #24]	; (800ac1c <_isatty_r+0x1c>)
 800ac04:	2300      	movs	r3, #0
 800ac06:	4604      	mov	r4, r0
 800ac08:	4608      	mov	r0, r1
 800ac0a:	602b      	str	r3, [r5, #0]
 800ac0c:	f7f7 fc3f 	bl	800248e <_isatty>
 800ac10:	1c43      	adds	r3, r0, #1
 800ac12:	d102      	bne.n	800ac1a <_isatty_r+0x1a>
 800ac14:	682b      	ldr	r3, [r5, #0]
 800ac16:	b103      	cbz	r3, 800ac1a <_isatty_r+0x1a>
 800ac18:	6023      	str	r3, [r4, #0]
 800ac1a:	bd38      	pop	{r3, r4, r5, pc}
 800ac1c:	200005e4 	.word	0x200005e4

0800ac20 <_lseek_r>:
 800ac20:	b538      	push	{r3, r4, r5, lr}
 800ac22:	4d07      	ldr	r5, [pc, #28]	; (800ac40 <_lseek_r+0x20>)
 800ac24:	4604      	mov	r4, r0
 800ac26:	4608      	mov	r0, r1
 800ac28:	4611      	mov	r1, r2
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	602a      	str	r2, [r5, #0]
 800ac2e:	461a      	mov	r2, r3
 800ac30:	f7f7 fc38 	bl	80024a4 <_lseek>
 800ac34:	1c43      	adds	r3, r0, #1
 800ac36:	d102      	bne.n	800ac3e <_lseek_r+0x1e>
 800ac38:	682b      	ldr	r3, [r5, #0]
 800ac3a:	b103      	cbz	r3, 800ac3e <_lseek_r+0x1e>
 800ac3c:	6023      	str	r3, [r4, #0]
 800ac3e:	bd38      	pop	{r3, r4, r5, pc}
 800ac40:	200005e4 	.word	0x200005e4

0800ac44 <_read_r>:
 800ac44:	b538      	push	{r3, r4, r5, lr}
 800ac46:	4d07      	ldr	r5, [pc, #28]	; (800ac64 <_read_r+0x20>)
 800ac48:	4604      	mov	r4, r0
 800ac4a:	4608      	mov	r0, r1
 800ac4c:	4611      	mov	r1, r2
 800ac4e:	2200      	movs	r2, #0
 800ac50:	602a      	str	r2, [r5, #0]
 800ac52:	461a      	mov	r2, r3
 800ac54:	f7f7 fbc6 	bl	80023e4 <_read>
 800ac58:	1c43      	adds	r3, r0, #1
 800ac5a:	d102      	bne.n	800ac62 <_read_r+0x1e>
 800ac5c:	682b      	ldr	r3, [r5, #0]
 800ac5e:	b103      	cbz	r3, 800ac62 <_read_r+0x1e>
 800ac60:	6023      	str	r3, [r4, #0]
 800ac62:	bd38      	pop	{r3, r4, r5, pc}
 800ac64:	200005e4 	.word	0x200005e4

0800ac68 <_init>:
 800ac68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac6a:	bf00      	nop
 800ac6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac6e:	bc08      	pop	{r3}
 800ac70:	469e      	mov	lr, r3
 800ac72:	4770      	bx	lr

0800ac74 <_fini>:
 800ac74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac76:	bf00      	nop
 800ac78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac7a:	bc08      	pop	{r3}
 800ac7c:	469e      	mov	lr, r3
 800ac7e:	4770      	bx	lr
