Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: matrix_multiplier.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "matrix_multiplier.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "matrix_multiplier"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : matrix_multiplier
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\single_multiplier.v" into library work
Parsing module <single_multiplier>.
Analyzing Verilog file "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" into library work
Parsing module <matrix_mul_cu>.
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 129. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 130. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 131. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 132. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 133. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 134. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 135. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 136. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 137. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 138. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 139. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 140. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 141. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 142. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 143. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 144. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 145. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 146. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 148. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 149. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 150. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 152. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 153. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 154. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 155. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 156. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 157. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 158. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 159. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 162. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 165. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 166. parameter declaration becomes local in matrix_mul_cu with formal parameter declaration list
Analyzing Verilog file "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" into library work
Parsing module <base_matrix_multiplier>.
Analyzing Verilog file "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\accumulator.v" into library work
Parsing module <accumulator>.
Analyzing Verilog file "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_multiplier.v" into library work
Parsing module <matrix_multiplier>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_multiplier.v" Line 20: Port block_mac_complete is not connected to this instance

Elaborating module <matrix_multiplier>.

Elaborating module <matrix_mul_cu>.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 227: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 228: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 266: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 267: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 270: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v" Line 271: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <ram>.

Elaborating module <base_matrix_multiplier>.

Elaborating module <single_multiplier>.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\single_multiplier.v" Line 172: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\single_multiplier.v" Line 183: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\single_multiplier.v" Line 196: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\single_multiplier.v" Line 209: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\single_multiplier.v" Line 211: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\single_multiplier.v" Line 220: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 95: Assignment to a_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 98: Assignment to b_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 108: Assignment to a_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 111: Assignment to b_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 121: Assignment to a_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 124: Assignment to b_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 134: Assignment to a_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 137: Assignment to b_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 147: Assignment to a_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 150: Assignment to b_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 160: Assignment to a_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 163: Assignment to b_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 173: Assignment to a_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 176: Assignment to b_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 186: Assignment to a_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" Line 189: Assignment to b_ack ignored, since the identifier is never used

Elaborating module <adder>.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 118: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 119: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 124: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 125: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 130: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 131: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 153: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 157: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 190: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 203: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 216: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 229: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 231: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v" Line 240: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <accumulator>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <matrix_multiplier>.
    Related source file is "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_multiplier.v".
        data_w = 32
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_multiplier.v" line 20: Output port <block_mac_complete> of the instance <control_unit> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <matrix_multiplier> synthesized.

Synthesizing Unit <matrix_mul_cu>.
    Related source file is "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\matrix_mul_cu.v".
        data_w = 32
        ram_d = 512
        ram_add_w = 9
        d_w_q = 8
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_a11>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_a11>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_a12>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_a12>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_a21>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_a21>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_a22>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_a22>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_b11>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_b11>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_b12>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_b12>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_b21>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_b21>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_b22>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_b22>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_c11>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_c11>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_c12>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_c12>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_c21>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_c21>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <r_addr_c22>.
    Set property "MAX_FANOUT = 5" for signal <r_addr_c22>.
    Found 9-bit register for signal <r_addr_b12>.
    Found 9-bit register for signal <r_addr_b22>.
    Found 9-bit register for signal <r_start_b12>.
    Found 9-bit register for signal <r_start_b22>.
    Found 9-bit register for signal <r_ram_addr>.
    Found 1-bit register for signal <r_ram_we>.
    Found 1-bit register for signal <r_done>.
    Found 9-bit register for signal <r_addr_b11>.
    Found 9-bit register for signal <r_addr_b21>.
    Found 9-bit register for signal <r_start_b11>.
    Found 9-bit register for signal <r_start_b21>.
    Found 9-bit register for signal <w_add_operand1>.
    Found 9-bit register for signal <w_add_operand2>.
    Found 9-bit register for signal <w_add_operand3>.
    Found 9-bit register for signal <w_add2_operand1>.
    Found 9-bit register for signal <w_add2_operand2>.
    Found 9-bit register for signal <w_add2_operand3>.
    Found 9-bit register for signal <r_addr_c11>.
    Found 9-bit register for signal <r_addr_c12>.
    Found 9-bit register for signal <r_addr_c21>.
    Found 9-bit register for signal <r_addr_c22>.
    Found 1-bit register for signal <r_even_width_A>.
    Found 1-bit register for signal <r_even_height_B>.
    Found 1-bit register for signal <r_init_cycle_flag>.
    Found 1-bit register for signal <r_reset_acc>.
    Found 2-bit register for signal <r_update_addr_c>.
    Found 32-bit register for signal <r_ram_w_data>.
    Found 5-bit register for signal <r_delay>.
    Found 1-bit register for signal <r_writeback_flag>.
    Found 1-bit register for signal <r_start_acc>.
    Found 32-bit register for signal <r_res11>.
    Found 32-bit register for signal <r_res12>.
    Found 32-bit register for signal <r_res21>.
    Found 32-bit register for signal <r_res22>.
    Found 1-bit register for signal <r_start_mac>.
    Found 32-bit register for signal <r_b22>.
    Found 8-bit register for signal <r_counter_k>.
    Found 8-bit register for signal <r_counter_j>.
    Found 8-bit register for signal <r_counter_i>.
    Found 9-bit register for signal <r_addr_a11>.
    Found 9-bit register for signal <r_addr_a12>.
    Found 9-bit register for signal <r_addr_a21>.
    Found 9-bit register for signal <r_addr_a22>.
    Found 32-bit register for signal <r_b21>.
    Found 32-bit register for signal <r_b12>.
    Found 32-bit register for signal <r_b11>.
    Found 32-bit register for signal <r_a22>.
    Found 32-bit register for signal <r_a21>.
    Found 32-bit register for signal <r_a12>.
    Found 32-bit register for signal <r_a11>.
    Found 1-bit register for signal <r_err>.
    Found 8-bit register for signal <r_M1>.
    Found 8-bit register for signal <r_N1>.
    Found 8-bit register for signal <r_M2>.
    Found 8-bit register for signal <r_N2>.
    Found 8-bit register for signal <r_limit_i>.
    Found 8-bit register for signal <r_limit_j>.
    Found 8-bit register for signal <r_limit_k>.
    Found 8-bit register for signal <w_mult_operand1>.
    Found 8-bit register for signal <w_mult_operand2>.
    Found 5-bit register for signal <r_state>.
    Found finite state machine <FSM_0> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 28                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_2_o_GND_2_o_sub_24_OUT> created at line 198.
    Found 8-bit subtractor for signal <GND_2_o_GND_2_o_sub_26_OUT> created at line 199.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_29_OUT> created at line 227.
    Found 32-bit subtractor for signal <GND_2_o_GND_2_o_sub_30_OUT> created at line 227.
    Found 9-bit subtractor for signal <n0724> created at line 425.
    Found 9-bit subtractor for signal <n0729> created at line 426.
    Found 9-bit subtractor for signal <n0734> created at line 427.
    Found 9-bit subtractor for signal <n0739> created at line 428.
    Found 5-bit subtractor for signal <r_delay[4]_GND_2_o_sub_139_OUT> created at line 515.
    Found 9-bit subtractor for signal <r_addr_c11[8]_GND_2_o_sub_145_OUT> created at line 551.
    Found 9-bit subtractor for signal <r_addr_c11[8]_GND_2_o_sub_146_OUT> created at line 551.
    Found 9-bit subtractor for signal <r_addr_c12[8]_GND_2_o_sub_147_OUT> created at line 552.
    Found 9-bit subtractor for signal <r_addr_c12[8]_GND_2_o_sub_148_OUT> created at line 552.
    Found 9-bit subtractor for signal <r_addr_c21[8]_GND_2_o_sub_149_OUT> created at line 553.
    Found 9-bit subtractor for signal <r_addr_c21[8]_GND_2_o_sub_150_OUT> created at line 553.
    Found 9-bit subtractor for signal <r_addr_c22[8]_GND_2_o_sub_151_OUT> created at line 554.
    Found 9-bit subtractor for signal <r_addr_c22[8]_GND_2_o_sub_152_OUT> created at line 554.
    Found 9-bit subtractor for signal <r_addr_c11[8]_GND_2_o_sub_154_OUT> created at line 556.
    Found 9-bit subtractor for signal <r_addr_c12[8]_GND_2_o_sub_155_OUT> created at line 557.
    Found 9-bit subtractor for signal <r_addr_c21[8]_GND_2_o_sub_156_OUT> created at line 558.
    Found 9-bit subtractor for signal <r_addr_c22[8]_GND_2_o_sub_157_OUT> created at line 559.
    Found 10-bit adder for signal <n0682> created at line 101.
    Found 10-bit adder for signal <w_add_sum> created at line 101.
    Found 10-bit adder for signal <n0688> created at line 102.
    Found 10-bit adder for signal <w_add2_sum> created at line 102.
    Found 8-bit adder for signal <n0431> created at line 197.
    Found 8-bit adder for signal <n0432> created at line 198.
    Found 8-bit adder for signal <n0434> created at line 199.
    Found 9-bit adder for signal <n0676> created at line 209.
    Found 9-bit adder for signal <n0677> created at line 210.
    Found 9-bit adder for signal <GND_2_o_w_mult_product[8]_add_34_OUT> created at line 240.
    Found 9-bit adder for signal <GND_2_o_w_mult_product[8]_add_35_OUT> created at line 241.
    Found 8-bit adder for signal <r_counter_k[7]_GND_2_o_add_60_OUT> created at line 395.
    Found 8-bit adder for signal <r_counter_i[7]_GND_2_o_add_63_OUT> created at line 403.
    Found 9-bit adder for signal <n0712> created at line 405.
    Found 9-bit adder for signal <r_addr_a22[8]_GND_2_o_add_66_OUT> created at line 406.
    Found 9-bit adder for signal <n0717> created at line 407.
    Found 9-bit adder for signal <n0720> created at line 407.
    Found 9-bit adder for signal <r_addr_a22[8]_GND_2_o_add_71_OUT> created at line 408.
    Found 8-bit adder for signal <r_counter_j[7]_GND_2_o_add_72_OUT> created at line 423.
    Found 9-bit adder for signal <n0727> created at line 425.
    Found 9-bit adder for signal <r_addr_a11[8]_GND_2_o_add_75_OUT> created at line 425.
    Found 9-bit adder for signal <n0732> created at line 426.
    Found 9-bit adder for signal <r_addr_a12[8]_GND_2_o_add_78_OUT> created at line 426.
    Found 9-bit adder for signal <n0737> created at line 427.
    Found 9-bit adder for signal <r_addr_a21[8]_GND_2_o_add_81_OUT> created at line 427.
    Found 9-bit adder for signal <n0742> created at line 428.
    Found 9-bit adder for signal <r_addr_a22[8]_GND_2_o_add_84_OUT> created at line 428.
    Found 9-bit adder for signal <n0753> created at line 430.
    Found 9-bit adder for signal <n0750> created at line 431.
    Found 9-bit adder for signal <n0755> created at line 431.
    Found 9-bit adder for signal <r_addr_b22[8]_GND_2_o_add_89_OUT> created at line 432.
    Found 9-bit adder for signal <r_addr_b22[8]_GND_2_o_add_92_OUT> created at line 433.
    Found 9-bit adder for signal <r_addr_a12[8]_GND_2_o_add_104_OUT> created at line 442.
    Found 9-bit adder for signal <r_addr_a12[8]_GND_2_o_add_105_OUT> created at line 443.
    Found 9-bit adder for signal <r_addr_a22[8]_GND_2_o_add_106_OUT> created at line 444.
    Found 9-bit adder for signal <r_addr_a22[8]_GND_2_o_add_107_OUT> created at line 445.
    Found 9-bit adder for signal <r_addr_b21[8]_GND_2_o_add_108_OUT> created at line 447.
    Found 9-bit adder for signal <r_addr_b22[8]_GND_2_o_add_109_OUT> created at line 448.
    Found 9-bit adder for signal <r_addr_b21[8]_GND_2_o_add_110_OUT> created at line 449.
    Found 9-bit adder for signal <r_addr_b22[8]_GND_2_o_add_111_OUT> created at line 450.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_31_OUT<8:0>> created at line 227.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_34_OUT<8:0>> created at line 228.
    Found 8x8-bit multiplier for signal <n0417> created at line 100.
    Found 8-bit comparator equal for signal <n0042> created at line 282
    Found 8-bit comparator equal for signal <r_limit_i[7]_r_counter_i[7]_equal_40_o> created at line 286
    Found 8-bit comparator equal for signal <r_limit_i[7]_r_counter_i[7]_equal_51_o> created at line 338
    Found 8-bit comparator equal for signal <r_limit_k[7]_r_counter_k[7]_equal_58_o> created at line 385
    Found 8-bit comparator equal for signal <r_limit_j[7]_r_counter_j[7]_equal_59_o> created at line 385
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal r_addr_a11 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal r_addr_a12 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal r_addr_a21 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal r_addr_a22 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal r_addr_c11 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal r_addr_c12 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal r_addr_c21 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal r_addr_c22 may hinder XST clustering optimizations.
    Summary:
	inferred   1 Multiplier(s).
	inferred  47 Adder/Subtractor(s).
	inferred 736 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  80 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <matrix_mul_cu> synthesized.

Synthesizing Unit <ram>.
    Related source file is "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\ram.v".
        width = 32
        depth = 512
        dlog = 9
    Found 512x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ram> synthesized.

Synthesizing Unit <base_matrix_multiplier>.
    Related source file is "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v".
        s_idle = 2'b00
        s_setup = 2'b01
        s_mult = 2'b10
        s_add = 2'b11
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 90: Output port <input_a_ack> of the instance <multiplier_a11_b11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 90: Output port <input_b_ack> of the instance <multiplier_a11_b11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 103: Output port <input_a_ack> of the instance <multiplier_a11_b12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 103: Output port <input_b_ack> of the instance <multiplier_a11_b12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 116: Output port <input_a_ack> of the instance <multiplier_a21_b11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 116: Output port <input_b_ack> of the instance <multiplier_a21_b11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 129: Output port <input_a_ack> of the instance <multiplier_a21_b12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 129: Output port <input_b_ack> of the instance <multiplier_a21_b12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 142: Output port <input_a_ack> of the instance <multiplier_a12_b21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 142: Output port <input_b_ack> of the instance <multiplier_a12_b21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 155: Output port <input_a_ack> of the instance <multiplier_a12_b22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 155: Output port <input_b_ack> of the instance <multiplier_a12_b22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 168: Output port <input_a_ack> of the instance <multiplier_a22_b21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 168: Output port <input_b_ack> of the instance <multiplier_a22_b21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 181: Output port <input_a_ack> of the instance <multiplier_a22_b22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\base_matrix_multiplier.v" line 181: Output port <input_b_ack> of the instance <multiplier_a22_b22> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <stb_adder>.
    Found 1-bit register for signal <z_ack>.
    Found 1-bit register for signal <a_stb>.
    Found 1-bit register for signal <b_stb>.
    Found 1-bit register for signal <add_reset>.
    Found 1-bit register for signal <rst>.
    Found 32-bit register for signal <r_a11>.
    Found 32-bit register for signal <r_a12>.
    Found 32-bit register for signal <r_a21>.
    Found 32-bit register for signal <r_a22>.
    Found 32-bit register for signal <r_b11>.
    Found 32-bit register for signal <r_b12>.
    Found 32-bit register for signal <r_b21>.
    Found 32-bit register for signal <r_b22>.
    Found 1-bit register for signal <z_ack_adder>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 264 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <base_matrix_multiplier> synthesized.

Synthesizing Unit <single_multiplier>.
    Related source file is "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\single_multiplier.v".
        get_a_b = 4'b0000
        unpack = 4'b0001
        special_cases = 4'b0010
        normalise = 4'b0011
        multiply = 4'b0100
        normalise_1 = 4'b0101
        normalise_2 = 4'b0110
        round = 4'b0111
        pack = 4'b1000
        put_z = 4'b1001
    Found 32-bit register for signal <s_output_z>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <z>.
    Found 24-bit register for signal <z_m>.
    Found 10-bit register for signal <z_e>.
    Found 1-bit register for signal <guard>.
    Found 1-bit register for signal <round_bit>.
    Found 1-bit register for signal <sticky>.
    Found 1-bit register for signal <z_s>.
    Found 24-bit register for signal <a_m>.
    Found 10-bit register for signal <a_e>.
    Found 24-bit register for signal <b_m>.
    Found 10-bit register for signal <b_e>.
    Found 50-bit register for signal <product>.
    Found 1-bit register for signal <a_s>.
    Found 1-bit register for signal <b_s>.
    Found 1-bit register for signal <s_input_a_ack>.
    Found 32-bit register for signal <a>.
    Found 1-bit register for signal <s_input_b_ack>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <s_output_z_stb>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 26                                             |
    | Inputs             | 17                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_6_OUT> created at line 82.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_7_OUT> created at line 83.
    Found 10-bit subtractor for signal <a_e[9]_GND_6_o_sub_48_OUT> created at line 157.
    Found 10-bit subtractor for signal <b_e[9]_GND_6_o_sub_51_OUT> created at line 161.
    Found 11-bit adder for signal <n0320> created at line 172.
    Found 11-bit adder for signal <n0253> created at line 172.
    Found 24-bit adder for signal <z_m[23]_GND_6_o_add_69_OUT> created at line 209.
    Found 10-bit adder for signal <z_e[9]_GND_6_o_add_71_OUT> created at line 211.
    Found 8-bit adder for signal <z_e[7]_GND_6_o_add_75_OUT> created at line 220.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_61_OUT<9:0>> created at line 183.
    Found 24x24-bit multiplier for signal <a_m[23]_b_m[23]_MuLt_53_OUT> created at line 165.
    Found 32-bit comparator greater for signal <PWR_10_o_z_e[9]_LessThan_65_o> created at line 195
    Found 32-bit comparator greater for signal <z_e[9]_GND_6_o_LessThan_79_o> created at line 226
    Summary:
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 289 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  77 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <single_multiplier> synthesized.

Synthesizing Unit <adder>.
    Related source file is "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\adder.v".
        get_ab = 4'b0000
        unpack = 4'b0001
        special_cases = 4'b0010
        align = 4'b0011
        add_0 = 4'b0100
        add_1 = 4'b0101
        normalise_1 = 4'b0110
        normalise_2 = 4'b0111
        round = 4'b1000
        pack = 4'b1001
        put_z = 4'b1010
    Found 32-bit register for signal <s_output_z>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <z>.
    Found 24-bit register for signal <z_m>.
    Found 10-bit register for signal <z_e>.
    Found 1-bit register for signal <guard>.
    Found 1-bit register for signal <round_bit>.
    Found 1-bit register for signal <sticky>.
    Found 28-bit register for signal <sum>.
    Found 1-bit register for signal <z_s>.
    Found 10-bit register for signal <b_e>.
    Found 27-bit register for signal <b_m>.
    Found 10-bit register for signal <a_e>.
    Found 27-bit register for signal <a_m>.
    Found 1-bit register for signal <a_s>.
    Found 1-bit register for signal <b_s>.
    Found 1-bit register for signal <s_input_a_ack>.
    Found 32-bit register for signal <a>.
    Found 1-bit register for signal <s_input_b_ack>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <s_output_z_stb>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_8_o_GND_8_o_sub_5_OUT> created at line 80.
    Found 9-bit subtractor for signal <GND_8_o_GND_8_o_sub_6_OUT> created at line 81.
    Found 28-bit subtractor for signal <GND_8_o_GND_8_o_sub_70_OUT> created at line 173.
    Found 28-bit subtractor for signal <GND_8_o_GND_8_o_sub_71_OUT> created at line 176.
    Found 8-bit adder for signal <b_e[7]_GND_8_o_add_22_OUT> created at line 124.
    Found 8-bit adder for signal <a_e[7]_GND_8_o_add_25_OUT> created at line 130.
    Found 10-bit adder for signal <b_e[9]_GND_8_o_add_55_OUT> created at line 153.
    Found 10-bit adder for signal <a_e[9]_GND_8_o_add_57_OUT> created at line 157.
    Found 28-bit adder for signal <n0315> created at line 169.
    Found 24-bit adder for signal <z_m[23]_GND_8_o_add_87_OUT> created at line 229.
    Found 10-bit adder for signal <z_e[9]_GND_8_o_add_89_OUT> created at line 231.
    Found 8-bit adder for signal <z_e[7]_GND_8_o_add_93_OUT> created at line 240.
    Found 10-bit subtractor for signal <GND_8_o_GND_8_o_sub_79_OUT<9:0>> created at line 203.
    Found 1-bit comparator equal for signal <n0017> created at line 102
    Found 10-bit comparator greater for signal <a_e[9]_b_e[9]_LessThan_55_o> created at line 152
    Found 10-bit comparator greater for signal <b_e[9]_a_e[9]_LessThan_57_o> created at line 156
    Found 27-bit comparator lessequal for signal <n0088> created at line 172
    Found 32-bit comparator greater for signal <z_e[9]_PWR_12_o_LessThan_78_o> created at line 202
    Found 32-bit comparator greater for signal <PWR_12_o_z_e[9]_LessThan_83_o> created at line 215
    Found 32-bit comparator greater for signal <z_e[9]_GND_8_o_LessThan_99_o> created at line 249
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 273 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  60 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <adder> synthesized.

Synthesizing Unit <accumulator>.
    Related source file is "C:\Users\arman\Desktop\dsd_project\DSDProject_992\Project\ISEProject\accumulator.v".
        s_idle = 3'b000
        s_setup = 3'b001
        s_add = 3'b010
        s_reset = 3'b011
        s_wait = 3'b100
    Found 1-bit register for signal <add_reset>.
    Found 32-bit register for signal <acc11>.
    Found 32-bit register for signal <acc12>.
    Found 32-bit register for signal <acc21>.
    Found 32-bit register for signal <acc22>.
    Found 1-bit register for signal <z_ack>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <stb>.
    Found 32-bit register for signal <a11>.
    Found 32-bit register for signal <a12>.
    Found 32-bit register for signal <a21>.
    Found 32-bit register for signal <a22>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 011                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 260 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <accumulator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x32-bit single-port RAM                            : 1
# Multipliers                                          : 9
 24x24-bit multiplier                                  : 8
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 207
 10-bit adder                                          : 28
 10-bit addsub                                         : 16
 10-bit subtractor                                     : 16
 11-bit adder                                          : 16
 11-bit subtractor                                     : 1
 24-bit adder                                          : 16
 28-bit addsub                                         : 8
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 38
 8-bit subtractor                                      : 2
 9-bit adder                                           : 20
 9-bit subtractor                                      : 44
# Registers                                            : 401
 1-bit register                                        : 150
 10-bit register                                       : 48
 2-bit register                                        : 9
 24-bit register                                       : 32
 27-bit register                                       : 16
 28-bit register                                       : 8
 32-bit register                                       : 94
 5-bit register                                        : 1
 50-bit register                                       : 8
 8-bit register                                        : 12
 9-bit register                                        : 23
# Comparators                                          : 77
 1-bit comparator equal                                : 8
 10-bit comparator greater                             : 16
 27-bit comparator lessequal                           : 8
 32-bit comparator greater                             : 40
 8-bit comparator equal                                : 5
# Multiplexers                                         : 1181
 1-bit 2-to-1 multiplexer                              : 712
 10-bit 2-to-1 multiplexer                             : 120
 2-bit 2-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 88
 27-bit 2-to-1 multiplexer                             : 32
 28-bit 2-to-1 multiplexer                             : 32
 32-bit 2-to-1 multiplexer                             : 120
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 67
# FSMs                                                 : 19
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment S:\ISE\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment S:\ISE\14.7\ISE_DS\ISE\.
INFO:Xst:2261 - The FF/Latch <w_add_operand2_8> in Unit <control_unit> is equivalent to the following 16 FFs/Latches, which will be removed : <w_add_operand3_0> <w_add_operand3_2> <w_add_operand3_3> <w_add_operand3_4> <w_add_operand3_5> <w_add_operand3_6> <w_add_operand3_7> <w_add_operand3_8> <w_add2_operand2_8> <w_add2_operand3_2> <w_add2_operand3_3> <w_add2_operand3_4> <w_add2_operand3_5> <w_add2_operand3_6> <w_add2_operand3_7> <w_add2_operand3_8> 
INFO:Xst:2261 - The FF/Latch <w_add_operand3_1> in Unit <control_unit> is equivalent to the following 2 FFs/Latches, which will be removed : <w_add2_operand3_0> <w_add2_operand3_1> 
INFO:Xst:2261 - The FF/Latch <r_N1_4> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand2_4> 
INFO:Xst:2261 - The FF/Latch <r_N1_0> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand2_0> 
INFO:Xst:2261 - The FF/Latch <r_N1_5> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand2_5> 
INFO:Xst:2261 - The FF/Latch <r_N1_1> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand2_1> 
INFO:Xst:2261 - The FF/Latch <r_N1_6> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand2_6> 
INFO:Xst:2261 - The FF/Latch <r_N1_7> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand2_7> 
INFO:Xst:2261 - The FF/Latch <r_N1_2> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand2_2> 
INFO:Xst:2261 - The FF/Latch <r_M1_0> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand1_0> 
INFO:Xst:2261 - The FF/Latch <r_N1_3> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_mult_operand2_3> 
INFO:Xst:2261 - The FF/Latch <w_add_operand2_2> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand2_2> 
INFO:Xst:2261 - The FF/Latch <w_add_operand2_3> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand2_3> 
INFO:Xst:2261 - The FF/Latch <w_add_operand2_4> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand2_4> 
INFO:Xst:2261 - The FF/Latch <w_add_operand2_5> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand2_5> 
INFO:Xst:2261 - The FF/Latch <w_add_operand2_6> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand2_6> 
INFO:Xst:2261 - The FF/Latch <w_add_operand2_7> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand2_7> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_0> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_0> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_1> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_1> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_2> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_2> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_3> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_3> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_4> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_4> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_5> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_5> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_6> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_6> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_7> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_7> 
INFO:Xst:2261 - The FF/Latch <w_add_operand1_8> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand1_8> 
INFO:Xst:2261 - The FF/Latch <w_add_operand2_0> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand2_0> 
INFO:Xst:2261 - The FF/Latch <w_add_operand2_1> in Unit <control_unit> is equivalent to the following FF/Latch, which will be removed : <w_add2_operand2_1> 
INFO:Xst:2261 - The FF/Latch <product_0> in Unit <multiplier_a11_b11> is equivalent to the following FF/Latch, which will be removed : <product_1> 
INFO:Xst:2261 - The FF/Latch <product_0> in Unit <multiplier_a11_b12> is equivalent to the following FF/Latch, which will be removed : <product_1> 
INFO:Xst:2261 - The FF/Latch <product_0> in Unit <multiplier_a21_b11> is equivalent to the following FF/Latch, which will be removed : <product_1> 
INFO:Xst:2261 - The FF/Latch <product_0> in Unit <multiplier_a21_b12> is equivalent to the following FF/Latch, which will be removed : <product_1> 
INFO:Xst:2261 - The FF/Latch <product_0> in Unit <multiplier_a12_b21> is equivalent to the following FF/Latch, which will be removed : <product_1> 
INFO:Xst:2261 - The FF/Latch <product_0> in Unit <multiplier_a12_b22> is equivalent to the following FF/Latch, which will be removed : <product_1> 
INFO:Xst:2261 - The FF/Latch <product_0> in Unit <multiplier_a22_b21> is equivalent to the following FF/Latch, which will be removed : <product_1> 
INFO:Xst:2261 - The FF/Latch <product_0> in Unit <multiplier_a22_b22> is equivalent to the following FF/Latch, which will be removed : <product_1> 
WARNING:Xst:1710 - FF/Latch <w_add_operand2_8> (without init value) has a constant value of 0 in block <control_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <w_add_operand3_1> (without init value) has a constant value of 1 in block <control_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_limit_i_7> (without init value) has a constant value of 0 in block <control_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier_a11_b11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier_a11_b12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier_a21_b11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier_a21_b12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier_a12_b21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier_a12_b22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier_a22_b21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier_a22_b22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r_M1_1> of sequential type is unconnected in block <control_unit>.
WARNING:Xst:2677 - Node <r_M1_2> of sequential type is unconnected in block <control_unit>.
WARNING:Xst:2677 - Node <r_M1_3> of sequential type is unconnected in block <control_unit>.
WARNING:Xst:2677 - Node <r_M1_4> of sequential type is unconnected in block <control_unit>.
WARNING:Xst:2677 - Node <r_M1_5> of sequential type is unconnected in block <control_unit>.
WARNING:Xst:2677 - Node <r_M1_6> of sequential type is unconnected in block <control_unit>.
WARNING:Xst:2677 - Node <r_M1_7> of sequential type is unconnected in block <control_unit>.
WARNING:Xst:2404 -  FFs/Latches <r_limit_i<7:7>> (without init value) have a constant value of 0 in block <matrix_mul_cu>.
WARNING:Xst:2404 -  FFs/Latches <w_add_operand3<8:2>> (without init value) have a constant value of 0 in block <matrix_mul_cu>.
WARNING:Xst:2404 -  FFs/Latches <w_add_operand2<8:8>> (without init value) have a constant value of 0 in block <matrix_mul_cu>.
WARNING:Xst:2404 -  FFs/Latches <w_add2_operand3<8:2>> (without init value) have a constant value of 0 in block <matrix_mul_cu>.
WARNING:Xst:2404 -  FFs/Latches <w_add2_operand2<8:8>> (without init value) have a constant value of 0 in block <matrix_mul_cu>.

Synthesizing (advanced) Unit <adder>.
The following registers are absorbed into counter <z_m>: 1 register on signal <z_m>.
Unit <adder> synthesized (advanced).

Synthesizing (advanced) Unit <matrix_mul_cu>.
Unit <matrix_mul_cu> synthesized (advanced).

Synthesizing (advanced) Unit <matrix_multiplier>.
INFO:Xst:3226 - The RAM <memory/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memory/do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <ram_writing>   | high     |
    |     addrA          | connected to signal <ram_addr>      |          |
    |     diA            | connected to signal <ram_w_data>    |          |
    |     doA            | connected to signal <ram_r_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <matrix_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <single_multiplier>.
	Found pipelined multiplier on signal <a_m[23]_b_m[23]_MuLt_53_OUT>:INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_a_m[23]_b_m[23]_MuLt_53_OUT by adding 3 register level(s).
Unit <single_multiplier> synthesized (advanced).
WARNING:Xst:2677 - Node <control_unit/r_M1_1> of sequential type is unconnected in block <matrix_multiplier>.
WARNING:Xst:2677 - Node <control_unit/r_M1_2> of sequential type is unconnected in block <matrix_multiplier>.
WARNING:Xst:2677 - Node <control_unit/r_M1_3> of sequential type is unconnected in block <matrix_multiplier>.
WARNING:Xst:2677 - Node <control_unit/r_M1_4> of sequential type is unconnected in block <matrix_multiplier>.
WARNING:Xst:2677 - Node <control_unit/r_M1_5> of sequential type is unconnected in block <matrix_multiplier>.
WARNING:Xst:2677 - Node <control_unit/r_M1_6> of sequential type is unconnected in block <matrix_multiplier>.
WARNING:Xst:2677 - Node <control_unit/r_M1_7> of sequential type is unconnected in block <matrix_multiplier>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x32-bit single-port block RAM                      : 1
# Multipliers                                          : 9
 24x24-bit multiplier                                  : 8
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 188
 10-bit adder                                          : 24
 10-bit adder carry in                                 : 8
 10-bit addsub                                         : 16
 10-bit subtractor                                     : 16
 24-bit adder                                          : 8
 28-bit addsub                                         : 8
 5-bit subtractor                                      : 1
 8-bit adder                                           : 38
 8-bit subtractor                                      : 2
 9-bit adder                                           : 20
 9-bit adder carry in                                  : 2
 9-bit subtractor                                      : 44
 9-bit subtractor borrow in                            : 1
# Counters                                             : 8
 24-bit up counter                                     : 8
# Registers                                            : 5540
 Flip-Flops                                            : 5540
# Comparators                                          : 77
 1-bit comparator equal                                : 8
 10-bit comparator greater                             : 16
 27-bit comparator lessequal                           : 8
 32-bit comparator greater                             : 40
 8-bit comparator equal                                : 5
# Multiplexers                                         : 1380
 1-bit 2-to-1 multiplexer                              : 931
 10-bit 2-to-1 multiplexer                             : 120
 2-bit 2-to-1 multiplexer                              : 2
 24-bit 2-to-1 multiplexer                             : 72
 27-bit 2-to-1 multiplexer                             : 32
 28-bit 2-to-1 multiplexer                             : 32
 32-bit 2-to-1 multiplexer                             : 119
 5-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 64
# FSMs                                                 : 19
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <single_multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <product_1> (without init value) has a constant value of 0 in block <single_multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_unit/w_add2_operand3_0> (without init value) has a constant value of 1 in block <matrix_multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control_unit/w_add2_operand3_1> (without init value) has a constant value of 1 in block <matrix_multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control_unit/w_add_operand3_0> (without init value) has a constant value of 0 in block <matrix_multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control_unit/w_add_operand3_1> (without init value) has a constant value of 1 in block <matrix_multiplier>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_0> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_0> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_1> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_1> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_2> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_2> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_3> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_3> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_4> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_4> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_5> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_5> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_6> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_6> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_7> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_7> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add_operand1_8> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand2_4> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_N1_4> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand2_5> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_N1_5> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand2_0> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_N1_0> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand2_6> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_N1_6> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand2_1> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_N1_1> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand2_7> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_N1_7> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand2_2> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_N1_2> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand2_3> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_N1_3> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_mult_operand1_0> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_M1_0> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add_operand2_0> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add2_operand2_0> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add_operand2_1> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add2_operand2_1> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add_operand2_2> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add2_operand2_2> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add_operand2_3> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add2_operand2_3> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add_operand2_4> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add2_operand2_4> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add_operand2_5> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add2_operand2_5> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add_operand2_6> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add2_operand2_6> 
INFO:Xst:2261 - The FF/Latch <control_unit/w_add_operand2_7> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/w_add2_operand2_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <r_state[1:22]> with one-hot encoding.
---------------------------------
 State | Encoding
---------------------------------
 00000 | 0000000000000000000001
 00001 | 0000000000000000000010
 10010 | 0000000000000000000100
 00011 | 0000000000000000001000
 11100 | 0000000000000000010000
 00100 | 0000000000000000100000
 00101 | 0000000000000001000000
 00110 | 0000000000000010000000
 00111 | 0000000000000100000000
 01000 | 0000000000001000000000
 01001 | 0000000000010000000000
 01010 | 0000000000100000000000
 01011 | 0000000001000000000000
 01100 | 0000000010000000000000
 00010 | 0000000100000000000000
 01101 | 0000001000000000000000
 01110 | 0000010000000000000000
 01111 | 0000100000000000000000
 10000 | 0001000000000000000000
 10001 | 0010000000000000000000
 10011 | 0100000000000000000000
 11101 | 1000000000000000000000
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <base/FSM_1> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <base/multiplier_a11_b11/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/multiplier_a11_b12/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/multiplier_a21_b11/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/multiplier_a21_b12/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/multiplier_a12_b21/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/multiplier_a12_b22/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/multiplier_a22_b21/FSM_2> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/multiplier_a22_b22/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 1001  | 1001
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <base/adder_c11/FSM_3> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/adder_c12/FSM_3> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/adder_c21/FSM_3> on signal <state[1:4]> with user encoding.
Optimizing FSM <base/addder_c22/FSM_3> on signal <state[1:4]> with user encoding.
Optimizing FSM <acc_matrix/addder_acc11/FSM_3> on signal <state[1:4]> with user encoding.
Optimizing FSM <acc_matrix/addder_acc12/FSM_3> on signal <state[1:4]> with user encoding.
Optimizing FSM <acc_matrix/addder_acc21/FSM_3> on signal <state[1:4]> with user encoding.
Optimizing FSM <acc_matrix/addder_acc22/FSM_3> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 1010  | 1010
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <acc_matrix/FSM_4> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 100   | 100
 011   | 011
-------------------
INFO:Xst:2261 - The FF/Latch <control_unit/w_add2_operand1_0> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <control_unit/r_start_b11_0> 
INFO:Xst:2261 - The FF/Latch <a_stb> in Unit <base_matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <b_stb> 

Optimizing unit <matrix_multiplier> ...

Optimizing unit <base_matrix_multiplier> ...

Optimizing unit <single_multiplier> ...

Optimizing unit <adder> ...

Optimizing unit <accumulator> ...
INFO:Xst:2261 - The FF/Latch <base/adder_c21/a_e_9> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c21/a_e_8> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc22/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc22/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/adder_c11/s_input_a_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c11/s_input_b_ack> 
INFO:Xst:2261 - The FF/Latch <base/addder_c22/s_input_a_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/addder_c22/s_input_b_ack> 
INFO:Xst:2261 - The FF/Latch <base/adder_c12/a_e_9> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c12/a_e_8> 
INFO:Xst:2261 - The FF/Latch <base/multiplier_a12_b21/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/multiplier_a12_b21/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/adder_c11/a_e_9> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c11/a_e_8> 
INFO:Xst:2261 - The FF/Latch <base/multiplier_a11_b11/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/multiplier_a11_b11/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/adder_c21/b_e_9> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c21/b_e_8> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc21/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc21/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/adder_c12/s_input_a_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c12/s_input_b_ack> 
INFO:Xst:2261 - The FF/Latch <base/multiplier_a21_b11/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/multiplier_a21_b11/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/adder_c12/b_e_9> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c12/b_e_8> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc22/a_e_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc22/a_e_9> 
INFO:Xst:2261 - The FF/Latch <base/adder_c11/b_e_9> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c11/b_e_8> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc12/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc12/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc21/a_e_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc21/a_e_9> 
INFO:Xst:2261 - The FF/Latch <base/multiplier_a22_b22/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/multiplier_a22_b22/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/multiplier_a21_b12/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/multiplier_a21_b12/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/addder_c22/a_e_9> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/addder_c22/a_e_8> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc12/a_e_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc12/a_e_9> 
INFO:Xst:2261 - The FF/Latch <base/adder_c21/s_input_a_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/adder_c21/s_input_b_ack> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc22/b_e_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc22/b_e_9> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc11/a_e_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc11/a_e_9> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc21/b_e_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc21/b_e_9> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc11/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc11/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/multiplier_a22_b21/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/multiplier_a22_b21/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <base/addder_c22/b_e_9> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/addder_c22/b_e_8> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc12/b_e_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc12/b_e_9> 
INFO:Xst:2261 - The FF/Latch <base/multiplier_a12_b22/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/multiplier_a12_b22/s_input_a_ack> 
INFO:Xst:2261 - The FF/Latch <acc_matrix/addder_acc11/b_e_8> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <acc_matrix/addder_acc11/b_e_9> 
INFO:Xst:2261 - The FF/Latch <base/multiplier_a11_b12/s_input_b_ack> in Unit <matrix_multiplier> is equivalent to the following FF/Latch, which will be removed : <base/multiplier_a11_b12/s_input_a_ack> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block matrix_multiplier, actual ratio is 16.
FlipFlop control_unit/r_addr_a12_5 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_a12_7 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_a22_0 has been replicated 2 time(s)
FlipFlop control_unit/r_addr_a22_1 has been replicated 2 time(s)
FlipFlop control_unit/r_addr_a22_2 has been replicated 2 time(s)
FlipFlop control_unit/r_addr_a22_3 has been replicated 2 time(s)
FlipFlop control_unit/r_addr_a22_4 has been replicated 2 time(s)
FlipFlop control_unit/r_addr_a22_5 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_a22_6 has been replicated 2 time(s)
FlipFlop control_unit/r_addr_a22_7 has been replicated 2 time(s)
FlipFlop control_unit/r_addr_a22_8 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_b22_0 has been replicated 2 time(s)
FlipFlop control_unit/r_addr_b22_1 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_b22_2 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_b22_3 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_b22_4 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_b22_5 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_b22_6 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_b22_7 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_c11_3 has been replicated 1 time(s)
FlipFlop control_unit/r_addr_c12_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5517
 Flip-Flops                                            : 5517

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : matrix_multiplier.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8629
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 186
#      LUT2                        : 649
#      LUT3                        : 719
#      LUT4                        : 1081
#      LUT5                        : 2121
#      LUT6                        : 2108
#      MUXCY                       : 926
#      MUXF7                       : 25
#      VCC                         : 1
#      XORCY                       : 794
# FlipFlops/Latches                : 5517
#      FD                          : 47
#      FDE                         : 5159
#      FDR                         : 115
#      FDRE                        : 192
#      FDS                         : 4
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3
# DSPs                             : 17
#      DSP48E1                     : 17

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:            5517  out of  126800     4%  
 Number of Slice LUTs:                 6882  out of  63400    10%  
    Number used as Logic:              6882  out of  63400    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9202
   Number with an unused Flip Flop:    3685  out of   9202    40%  
   Number with an unused LUT:          2320  out of   9202    25%  
   Number of fully used LUT-FF pairs:  3197  out of   9202    34%  
   Number of unique control sets:       224

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    210     2%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     17  out of    240     7%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5535  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.529ns (Maximum Frequency: 180.853MHz)
   Minimum input arrival time before clock: 1.793ns
   Maximum output required time after clock: 0.728ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.529ns (frequency: 180.853MHz)
  Total number of paths / destination ports: 656774 / 12263
-------------------------------------------------------------------------
Delay:               5.529ns (Levels of Logic = 7)
  Source:            control_unit/Mmult_n0417 (DSP)
  Destination:       control_unit/r_addr_b21_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: control_unit/Mmult_n0417 to control_unit/r_addr_b21_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P4      10   3.375   0.793  control_unit/Mmult_n0417 (control_unit/Madd_GND_2_o_w_mult_product[8]_add_34_OUT_lut<4>)
     LUT5:I0->O            3   0.097   0.367  control_unit/Madd_GND_2_o_w_mult_product[8]_add_35_OUT_xor<4>11 (control_unit/GND_2_o_w_mult_product[8]_add_35_OUT<4>)
     LUT6:I5->O            1   0.097   0.000  control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_A511 (control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_A51)
     MUXCY:S->O            1   0.353   0.000  control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_cy<4> (control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_cy<5> (control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_cy<6> (control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_cy<6>)
     MUXCY:CI->O           0   0.023   0.000  control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_cy<7> (control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_cy<7>)
     XORCY:CI->O           1   0.370   0.000  control_unit/Mmux_r_state[4]_r_addr_b21[8]_wide_mux_174_OUT_rs_xor<8> (control_unit/r_state[4]_r_addr_b21[8]_wide_mux_174_OUT<8>)
     FDE:D                     0.008          control_unit/r_addr_b21_8
    ----------------------------------------
    Total                      5.529ns (4.369ns logic, 1.160ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 921 / 920
-------------------------------------------------------------------------
Offset:              1.793ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       control_unit/r_a22_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to control_unit/r_a22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   0.001   0.878  rst_IBUF (rst_IBUF)
     LUT6:I1->O           32   0.097   0.469  control_unit/r_state_control_unit/_n09731 (control_unit/_n0973)
     FDRE:R                    0.349          control_unit/r_a22_0
    ----------------------------------------
    Total                      1.793ns (0.447ns logic, 1.346ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.728ns (Levels of Logic = 1)
  Source:            control_unit/r_ram_we (FF)
  Destination:       ram_writing (PAD)
  Source Clock:      clk rising

  Data Path: control_unit/r_ram_we to ram_writing
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.361   0.367  control_unit/r_ram_we (control_unit/r_ram_we)
     OBUF:I->O                 0.000          ram_writing_OBUF (ram_writing)
    ----------------------------------------
    Total                      0.728ns (0.361ns logic, 0.367ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.529|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 51.55 secs
 
--> 

Total memory usage is 5096564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   80 (   0 filtered)
Number of infos    :  124 (   0 filtered)

