Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Feb 16 05:34:50 2017
| Host         : mustafar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Acq_Track_control_sets_placed.rpt
| Design       : Top_Acq_Track
| Device       : xcvu095
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   227 |
| Unused register locations in slices containing registers |   196 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8535 |         1364 |
| No           | No                    | Yes                    |             124 |           30 |
| No           | Yes                   | No                     |             536 |          125 |
| Yes          | No                    | No                     |           12940 |         2259 |
| Yes          | No                    | Yes                    |             142 |           18 |
| Yes          | Yes                   | No                     |           12515 |         1700 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                                                                                                     Enable Signal                                                                                                    |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                               | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Acquired_CodePhases                                                                                                                                                                                          |                                                                                                                                                                                                                      |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Acquired_Hit_Freqs[3][31]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                      |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                          | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                0 |              1 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Acquired_Hit_Freqs[1][31]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                      |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                            | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                        |                                                                                                                                                                                                                      |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                          | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                             | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                             | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/CarrErr_stb1                                                                                                                                                                                                      |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                             |                1 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                1 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                1 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/NCO/G1_E0                                                                                                                                                                                                         |                                                                                                                                                                                                                      |                1 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                              |                                                                                                                                                                                                                      |                1 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/Acq_posedge                                                                                                                                                                                                       |                1 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                1 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                0 |              3 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/iter_change                                                                                                                                                                                                  | Acq_MOD/iterno0                                                                                                                                                                                                      |                0 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                 |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                    |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                    |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                    |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                    |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                    |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                 |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                 |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                 |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                 |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/Mul_InX                                                                                                                                                                                                           | u0/Mul_InY[29]_i_1_n_0                                                                                                                                                                                               |                2 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                |                0 |              4 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                             |                                                                                                                                                                                                                      |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                             |                                                                                                                                                                                                                      |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                    | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                    |                2 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                              |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                 |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/prn_complete                                                                                                                                                                                                 | reset_IBUF_inst/O                                                                                                                                                                                                    |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/read_pointer[15]_i_2_n_0                                                                                                                                                                                          | u0/Acq_posedge                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                             |                                                                                                                                                                                                                      |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                    | u0/ILA_TRACK/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                             |                1 |              5 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                        |                0 |              6 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                0 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/No_of_Acquired_PRNS                                                                                                                                                                                          | reset_IBUF_inst/O                                                                                                                                                                                                    |                1 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                0 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                        |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                    | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                      |                2 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                           |                0 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                        |                0 |              7 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                                      |                3 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/freq_change                                                                                                                                                                                                  | Acq_MOD/ang_pointer_reg0                                                                                                                                                                                             |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                          | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                3 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                0 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                       | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                       | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                      |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                   |                3 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                |                2 |              8 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                0 |              8 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                   |                                                                                                                                                                                                                      |                1 |             10 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                      |                                                                                                                                                                                                                      |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                   |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                      |                5 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/stb_in_i_1_n_0                                                                                                                                                                                               |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                         | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                      |                4 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                         | u0/ILA_TRACK/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/NCO/G1_E0                                                                                                                                                                                                         | u0/NCO/cmltve_phse_int[9]_i_1_n_0                                                                                                                                                                                    |                3 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |                2 |             10 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                    |                                                                                                                                                                                                                      |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/read_pointer[15]_i_2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                      |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/strbeMag                                                                                                                                                                                                 | Acq_MOD/ABS/SR[0]                                                                                                                                                                                                    |                5 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/CodePhase_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                      |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                           |                0 |             12 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                           |                0 |             12 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                1 |             12 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/read_pointer[14]_i_2_n_0                                                                                                                                                                                     | Acq_MOD/chunk_no0                                                                                                                                                                                                    |                2 |             14 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                0 |             14 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                           |                3 |             15 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                        |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                 |                                                                                                                                                                                                                      |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                      |                                                                                                                                                                                                                      |               10 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                      |                                                                                                                                                                                                                      |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                      |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                      |                                                                                                                                                                                                                      |                5 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                     |                                                                                                                                                                                                                      |                7 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                             |                                                                                                                                                                                                                      |                0 |             16 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                        |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                    |                                                                                                                                                                                                                      |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                        |                                                                                                                                                                                                                      |                7 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                |                                                                                                                                                                                                                      |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                         |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                         |                                                                                                                                                                                                                      |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                         |                                                                                                                                                                                                                      |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                          |                                                                                                                                                                                                                      |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                          |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                      |                                                                                                                                                                                                                      |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                      |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                         |                                                                                                                                                                                                                      |                8 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                         |                                                                                                                                                                                                                      |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                                                      |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                         |                                                                                                                                                                                                                      |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                      |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                      |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                        |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                      |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                      |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                     |                                                                                                                                                                                                                      |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                     |                                                                                                                                                                                                                      |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                      |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                                      |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                       |                                                                                                                                                                                                                      |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                      |                1 |             16 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                      |                0 |             16 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                      |                5 |             16 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]                                                                                                                                    |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                2 |             17 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                0 |             17 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                2 |             18 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                2 |             18 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                4 |             18 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                7 |             22 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Maxima0                                                                                                                                                                                                  | Acq_MOD/Maxima[22]_i_1_n_0                                                                                                                                                                                           |                1 |             23 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/NCO/G1_E0                                                                                                                                                                                                         | u0/Acq_posedge                                                                                                                                                                                                       |                4 |             23 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Top_regs[0].top_reg[0][22]_1[0]                                                                                                                                                                          | Acq_MOD/ABS/SR[0]                                                                                                                                                                                                    |                5 |             23 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/phase_per_sample[24]_i_2_n_0                                                                                                                                                                                 | Acq_MOD/ang_pointer_reg0                                                                                                                                                                                             |                7 |             24 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |               10 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                9 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                8 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                6 |             25 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                2 |             28 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                5 |             28 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/angle[0][2]_i_1_n_0                                                                                                                                                                                          |                4 |             30 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/prn_change                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                    |               10 |             31 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/CART2POL/E[0]                                                                                                                                                                                                     | u0/Acq_posedge                                                                                                                                                                                                       |                7 |             31 |
|  dbg_hub/inst/itck_i         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                      |                2 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/strobe0                                                                                                                                                                                                           |                                                                                                                                                                                                                      |                1 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/DIV/CodeErrorDel_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                      |                4 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/MUL/CarrNCO_reg_0__s_net_1                                                                                                                                                                                        | u0/Acq_posedge                                                                                                                                                                                                       |                3 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/CART2POL/CarrErrorDel_reg[0][0]                                                                                                                                                                                   |                                                                                                                                                                                                                      |                4 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/MUL/CarrPhasePerSampleDEL_reg[0][0]                                                                                                                                                                               |                                                                                                                                                                                                                      |                8 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/MUL/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                      |                2 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/DIV/E[0]                                                                                                                                                                                                          | u0/Acq_posedge                                                                                                                                                                                                       |                3 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/MUL/CodeNCO                                                                                                                                                                                                       | u0/Acq_posedge                                                                                                                                                                                                       |                4 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                      |                2 |             32 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               15 |             32 |
|  dbg_hub/inst/itck_i         |                                                                                                                                                                                                                      | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                   |                                                                                                                                                                                                                      |                6 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                                      |                8 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                      |                                                                                                                                                                                                                      |                4 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/MAX/Top_regs[3].top[3][22]_i_1_n_0                                                                                                                                                                           | Acq_MOD/ABS/SR[0]                                                                                                                                                                                                    |                4 |             34 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/E[0]                                                                                                                                                                                                     | Acq_MOD/ABS/SR[0]                                                                                                                                                                                                    |                5 |             34 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Top_regs[1].top_reg[1][0][0]                                                                                                                                                                             | Acq_MOD/ABS/SR[0]                                                                                                                                                                                                    |                7 |             34 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                8 |             36 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/Loop_Comptns_Cmplte                                                                                                                                                                                               | u0/Acq_posedge                                                                                                                                                                                                       |                4 |             36 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |               11 |             38 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Acquired_Hit_Freqs[2][31]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                      |               19 |             39 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                5 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                 |                                                                                                                                                                                                                      |                6 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/Mul_InX                                                                                                                                                                                                           |                                                                                                                                                                                                                      |               11 |             51 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | Acq_MOD/CORDIC_ROTOR[1].ROTOR/strbe                                                                                                                                                                                  |               43 |             51 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                              |                4 |             58 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/strbenegedge                                                                                                                                                                           | reset_IBUF_inst/O                                                                                                                                                                                                    |               52 |             60 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/strobe                                                                                                                                                                                                            | u0/Acq_posedge                                                                                                                                                                                                       |                8 |             64 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/strbe_vect                                                                                                                                                                                                   | Acq_MOD/strbe_vect0                                                                                                                                                                                                  |                8 |             74 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ILA_TRACK/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                          |                                                                                                                                                                                                                      |               20 |             99 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                       |                                                                                                                                                                                                                      |               20 |             99 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ROTOR/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                      |               22 |            180 |
|  CLOCK_NETWORK/inst/clk_out1 | u0/ROTOR/stb_out                                                                                                                                                                                                     | u0/ROTOR/p_1_out                                                                                                                                                                                                     |               24 |            180 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/sumQ                                                                                                                                                                                   | Acq_MOD/CORDIC_ROTOR[1].ROTOR/Adders[6].sumI_reg[6][0]                                                                                                                                                               |               39 |            299 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/sumQ                                                                                                                                                                                   | Acq_MOD/CORDIC_ROTOR[1].ROTOR/Adders[115].sumI_reg[115][22]_0                                                                                                                                                        |               75 |            575 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/sumQ                                                                                                                                                                                   | Acq_MOD/CORDIC_ROTOR[1].ROTOR/Adders[56].sumQ_reg[56][0]                                                                                                                                                             |               75 |            575 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/sumQ                                                                                                                                                                                   | Acq_MOD/CORDIC_ROTOR[1].ROTOR/Adders[206].sumQ_reg[206][22]_0                                                                                                                                                        |               90 |            690 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/sumQ                                                                                                                                                                                   | Acq_MOD/CORDIC_ROTOR[1].ROTOR/Adders[114].sumQ_reg[114][22]_0                                                                                                                                                        |              111 |            851 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/sumQ                                                                                                                                                                                   | Acq_MOD/CORDIC_ROTOR[1].ROTOR/Adders[89].sumQ_reg[89][22]_0                                                                                                                                                          |              120 |            920 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/sumQ                                                                                                                                                                                   | Acq_MOD/CORDIC_ROTOR[1].ROTOR/Adders[187].sumI_reg[187][22]_0                                                                                                                                                        |              126 |            966 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/sumQ                                                                                                                                                                                   | Acq_MOD/CORDIC_ROTOR[1].ROTOR/Adders[65].sumI_reg[65][0]                                                                                                                                                             |              864 |           6624 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |             1378 |           8750 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/CORDIC_ROTOR[1].ROTOR/strbenegedge                                                                                                                                                                           |                                                                                                                                                                                                                      |             2012 |          11500 |
+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    16 |
| 2      |                    11 |
| 3      |                    12 |
| 4      |                    28 |
| 5      |                     1 |
| 6      |                     4 |
| 7      |                    11 |
| 8      |                     5 |
| 10     |                    12 |
| 11     |                     7 |
| 12     |                     5 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                   112 |
+--------+-----------------------+


