{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 09:45:16 2021 " "Info: Processing started: Wed Dec 22 09:45:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex2-3 -c ex2-3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex2-3 -c ex2-3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } } { "y:/downloads/81/quartus/bin/Assignment Editor.qase" "" { Assignment "y:/downloads/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst~DUPLICATE inst4 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"inst~DUPLICATE\" and destination register \"inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.681 ns + Longest register register " "Info: + Longest register to register delay is 0.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst~DUPLICATE 1 REG LCFF_X21_Y3_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y3_N3; Fanout = 3; REG Node = 'inst~DUPLICATE'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst~DUPLICATE } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.272 ns) 0.526 ns inst4~20 2 COMB LCCOMB_X21_Y3_N26 1 " "Info: 2: + IC(0.254 ns) + CELL(0.272 ns) = 0.526 ns; Loc. = LCCOMB_X21_Y3_N26; Fanout = 1; COMB Node = 'inst4~20'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { inst~DUPLICATE inst4~20 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.681 ns inst4 3 REG LCFF_X21_Y3_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.681 ns; Loc. = LCFF_X21_Y3_N27; Fanout = 4; REG Node = 'inst4'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst4~20 inst4 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 62.70 % ) " "Info: Total cell delay = 0.427 ns ( 62.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.254 ns ( 37.30 % ) " "Info: Total interconnect delay = 0.254 ns ( 37.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { inst~DUPLICATE inst4~20 inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "0.681 ns" { inst~DUPLICATE {} inst4~20 {} inst4 {} } { 0.000ns 0.254ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns inst4 3 REG LCFF_X21_Y3_N27 4 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y3_N27; Fanout = 4; REG Node = 'inst4'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { CLK~clkctrl inst4 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns inst~DUPLICATE 3 REG LCFF_X21_Y3_N3 3 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y3_N3; Fanout = 3; REG Node = 'inst~DUPLICATE'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { CLK~clkctrl inst~DUPLICATE } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst~DUPLICATE } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst~DUPLICATE } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { inst~DUPLICATE inst4~20 inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "0.681 ns" { inst~DUPLICATE {} inst4~20 {} inst4 {} } { 0.000ns 0.254ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst~DUPLICATE } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { inst4 {} } {  } {  } "" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst4 in CLK 3.233 ns register " "Info: tsu for register \"inst4\" (data pin = \"in\", clock pin = \"CLK\") is 3.233 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.626 ns + Longest pin register " "Info: + Longest pin to register delay is 5.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns in 1 PIN PIN_T6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T6; Fanout = 3; PIN Node = 'in'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 88 -64 104 104 "in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.283 ns) + CELL(0.378 ns) 5.471 ns inst4~20 2 COMB LCCOMB_X21_Y3_N26 1 " "Info: 2: + IC(4.283 ns) + CELL(0.378 ns) = 5.471 ns; Loc. = LCCOMB_X21_Y3_N26; Fanout = 1; COMB Node = 'inst4~20'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { in inst4~20 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.626 ns inst4 3 REG LCFF_X21_Y3_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.626 ns; Loc. = LCFF_X21_Y3_N27; Fanout = 4; REG Node = 'inst4'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst4~20 inst4 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.343 ns ( 23.87 % ) " "Info: Total cell delay = 1.343 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.283 ns ( 76.13 % ) " "Info: Total interconnect delay = 4.283 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.626 ns" { in inst4~20 inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.626 ns" { in {} in~combout {} inst4~20 {} inst4 {} } { 0.000ns 0.000ns 4.283ns 0.000ns } { 0.000ns 0.810ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.483 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns inst4 3 REG LCFF_X21_Y3_N27 4 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y3_N27; Fanout = 4; REG Node = 'inst4'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { CLK~clkctrl inst4 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 648 712 256 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.626 ns" { in inst4~20 inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.626 ns" { in {} in~combout {} inst4~20 {} inst4 {} } { 0.000ns 0.000ns 4.283ns 0.000ns } { 0.000ns 0.810ns 0.378ns 0.155ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst4 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q2 inst3 5.482 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q2\" through register \"inst3\" is 5.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.483 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns inst3 3 REG LCFF_X21_Y3_N5 3 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y3_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { CLK~clkctrl inst3 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 440 504 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 440 504 256 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.905 ns + Longest register pin " "Info: + Longest register to pin delay is 2.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X21_Y3_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y3_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 440 504 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(1.942 ns) 2.905 ns Q2 2 PIN PIN_U10 0 " "Info: 2: + IC(0.963 ns) + CELL(1.942 ns) = 2.905 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'Q2'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { inst3 Q2 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 56 328 504 72 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 66.85 % ) " "Info: Total cell delay = 1.942 ns ( 66.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 33.15 % ) " "Info: Total interconnect delay = 0.963 ns ( 33.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { inst3 Q2 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { inst3 {} Q2 {} } { 0.000ns 0.963ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { inst3 Q2 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { inst3 {} Q2 {} } { 0.000ns 0.963ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst in CLK -2.864 ns register " "Info: th for register \"inst\" (data pin = \"in\", clock pin = \"CLK\") is -2.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.483 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 208 -64 104 224 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns inst 3 REG LCFF_X21_Y3_N1 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X21_Y3_N1; Fanout = 2; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { CLK~clkctrl inst } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.496 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns in 1 PIN PIN_T6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T6; Fanout = 3; PIN Node = 'in'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 88 -64 104 104 "in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.259 ns) + CELL(0.272 ns) 5.341 ns inst~14 2 COMB LCCOMB_X21_Y3_N0 1 " "Info: 2: + IC(4.259 ns) + CELL(0.272 ns) = 5.341 ns; Loc. = LCCOMB_X21_Y3_N0; Fanout = 1; COMB Node = 'inst~14'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.531 ns" { in inst~14 } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.496 ns inst 3 REG LCFF_X21_Y3_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.496 ns; Loc. = LCFF_X21_Y3_N1; Fanout = 2; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~14 inst } "NODE_NAME" } } { "../ex2-1-remake/ex2-3.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-1-remake/ex2-3.bdf" { { 176 232 296 256 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 22.51 % ) " "Info: Total cell delay = 1.237 ns ( 22.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.259 ns ( 77.49 % ) " "Info: Total interconnect delay = 4.259 ns ( 77.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { in inst~14 inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { in {} in~combout {} inst~14 {} inst {} } { 0.000ns 0.000ns 4.259ns 0.000ns } { 0.000ns 0.810ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { in inst~14 inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { in {} in~combout {} inst~14 {} inst {} } { 0.000ns 0.000ns 4.259ns 0.000ns } { 0.000ns 0.810ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Info: Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 09:45:16 2021 " "Info: Processing ended: Wed Dec 22 09:45:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
