Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 11 14:11:46 2024
| Host         : TER-72uu0sv1J3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                        Violations  
---------  --------  ---------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay      3           
TIMING-46  Warning   Multicycle path with tied CE pins  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.515        0.000                      0                 1295        0.042        0.000                      0                 1295        3.020        0.000                       0                   684  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
CKM            {0.000 4.000}        8.000           125.000         
  CLKED_CLOCK  {4.000 36.000}       64.000          15.625          
clk_fpga_0     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CKM                  1.515        0.000                      0                 1291        0.042        0.000                      0                 1291        3.020        0.000                       0                   680  
  CLKED_CLOCK                                                                                                                                                   31.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CKM           CLKED_CLOCK         4.106        0.000                      0                    4        0.995        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      CKM           
(none)        CLKED_CLOCK   CKM           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CKM                         
(none)        CLKED_CLOCK                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CKM
  To Clock:  CKM

Setup :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.463ns (37.823%)  route 4.049ns (62.177%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.748 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.793    11.541    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.323    11.864 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    11.864    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.555    12.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.391    13.339    
                         clock uncertainty           -0.035    13.303    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.075    13.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.578ns (39.761%)  route 3.906ns (60.238%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.852 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.649    11.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.334    11.835 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    11.835    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.555    12.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.391    13.339    
                         clock uncertainty           -0.035    13.303    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.075    13.378    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.451ns (38.089%)  route 3.984ns (61.911%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.727 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.728    11.455    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.332    11.787 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.787    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.554    12.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    13.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 2.373ns (37.118%)  route 4.020ns (62.882%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.651 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.764    11.415    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.330    11.745 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    11.745    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.554    12.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    13.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 2.461ns (39.244%)  route 3.810ns (60.756%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.768 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.554    11.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.301    11.623 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000    11.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.555    12.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.391    13.339    
                         clock uncertainty           -0.035    13.303    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.029    13.332    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 2.543ns (41.009%)  route 3.658ns (58.991%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.529 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.844 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.402    11.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.307    11.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    11.553    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.555    12.947    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.391    13.339    
                         clock uncertainty           -0.035    13.303    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.031    13.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 2.318ns (37.803%)  route 3.814ns (62.197%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.631 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.557    11.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.295    11.483 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    11.483    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.554    12.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.031    13.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.333    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.433ns (39.907%)  route 3.664ns (60.093%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.412 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.412    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.735 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.407    11.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.306    11.448 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    11.448    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.554    12.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.032    13.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.334    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 2.232ns (36.807%)  route 3.832ns (63.193%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.576    11.083    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.333    11.416 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    11.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.554    12.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    13.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CKM rise@8.000ns - CKM rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 2.050ns (34.485%)  route 3.895ns (65.515%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 12.947 - 8.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.683     5.352    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X11Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.419     5.771 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.954     6.724    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.297     7.021 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.740     7.761    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     8.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I2_O)        0.119     8.480 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.087     9.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.332     9.899 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     9.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.326 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.638    10.964    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X5Y44          LUT3 (Prop_lut3_I0_O)        0.332    11.296 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000    11.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.554    12.946    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y44          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.391    13.338    
                         clock uncertainty           -0.035    13.302    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    13.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  2.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.582     1.494    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.215     1.850    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.895     2.054    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.247     1.807    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.807    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.580     1.492    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.229     1.862    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.895     2.054    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.247     1.807    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.807    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.580     1.492    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.620 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.809    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.895     2.054    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.247     1.807    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.754    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.000%)  route 0.230ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.580     1.492    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.230     1.863    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.895     2.054    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.247     1.807    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.807    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.580     1.492    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.233     1.867    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.895     2.054    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.247     1.807    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.807    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.509%)  route 0.232ns (64.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.588     1.500    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.232     1.861    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.851     2.010    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.247     1.764    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.018     1.782    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.586     1.498    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.745    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.852     2.011    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.480     1.531    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.661    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.142%)  route 0.236ns (64.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.588     1.500    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.128     1.628 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.236     1.864    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.851     2.010    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.247     1.764    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.017     1.781    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.655%)  route 0.254ns (64.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.586     1.498    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.254     1.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.851     2.010    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.247     1.764    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.046     1.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CKM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CKM rise@0.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.582     1.494    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.128     1.622 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.225     1.847    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.895     2.054    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.247     1.807    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.753    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CKM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK125_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y37    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y36    design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y38    design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y38    design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y39    design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y39    design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y39    design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y39    design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X14Y40    design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[16]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKED_CLOCK
  To Clock:  CLKED_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKED_CLOCK
Waveform(ns):       { 4.000 36.000 }
Period(ns):         64.000
Sources:            { design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         64.000      63.000     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         64.000      63.000     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         64.000      63.000     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         64.000      63.000     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         32.000      31.500     SLICE_X12Y40  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  CKM
  To Clock:  CLKED_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Path Group:             CLKED_CLOCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (CLKED_CLOCK rise@4.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.204ns (31.245%)  route 0.449ns (68.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 6.585 - 4.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.835     1.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X12Y41         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[31]/Q
                         net (fo=1, routed)           0.449     2.647    design_1_i/GREGBLK_PS_0/inst/xecnt/p_0_in[28]
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
                         clock pessimism              0.247     6.832    
                         clock uncertainty           -0.035     6.797    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.043     6.754    design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]
  -------------------------------------------------------------------
                         required time                          6.754    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Path Group:             CLKED_CLOCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (CLKED_CLOCK rise@4.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.204ns (49.703%)  route 0.206ns (50.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 6.585 - 4.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.835     1.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X12Y41         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.204     2.198 r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[32]/Q
                         net (fo=1, routed)           0.206     2.405    design_1_i/GREGBLK_PS_0/inst/xecnt/p_0_in[29]
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
                         clock pessimism              0.247     6.832    
                         clock uncertainty           -0.035     6.797    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.051     6.746    design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Path Group:             CLKED_CLOCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (CLKED_CLOCK rise@4.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.175ns (56.240%)  route 0.136ns (43.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 6.585 - 4.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.835     1.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X13Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.175     2.169 r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[34]/Q
                         net (fo=1, routed)           0.136     2.306    design_1_i/GREGBLK_PS_0/inst/xecnt/p_0_in[31]
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
                         clock pessimism              0.247     6.832    
                         clock uncertainty           -0.035     6.797    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.038     6.759    design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Path Group:             CLKED_CLOCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (CLKED_CLOCK rise@4.000ns - CKM rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.175ns (57.376%)  route 0.130ns (42.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 6.585 - 4.000 ) 
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.835     1.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X13Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.175     2.169 r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[33]/Q
                         net (fo=1, routed)           0.130     2.299    design_1_i/GREGBLK_PS_0/inst/xecnt/p_0_in[30]
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
                         clock pessimism              0.247     6.832    
                         clock uncertainty           -0.035     6.797    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.038     6.759    design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -2.299    
  -------------------------------------------------------------------
                         slack                                  4.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Path Group:             CLKED_CLOCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (CLKED_CLOCK rise@4.000ns - CKM rise@8.000ns)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        3.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.545ns = ( 12.545 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns = ( 12.900 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.508    12.900    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X13Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.367    13.267 r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[33]/Q
                         net (fo=1, routed)           0.277    13.545    design_1_i/GREGBLK_PS_0/inst/xecnt/p_0_in[30]
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
                         clock pessimism             -0.277    12.268    
                         clock uncertainty            0.035    12.304    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.246    12.550    design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]
  -------------------------------------------------------------------
                         required time                        -12.550    
                         arrival time                          13.545    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Path Group:             CLKED_CLOCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (CLKED_CLOCK rise@4.000ns - CKM rise@8.000ns)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Path Skew:        3.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.545ns = ( 12.545 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns = ( 12.900 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.508    12.900    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X13Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.367    13.267 r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[34]/Q
                         net (fo=1, routed)           0.317    13.585    design_1_i/GREGBLK_PS_0/inst/xecnt/p_0_in[31]
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
                         clock pessimism             -0.277    12.268    
                         clock uncertainty            0.035    12.304    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.246    12.550    design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]
  -------------------------------------------------------------------
                         required time                        -12.550    
                         arrival time                          13.585    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Path Group:             CLKED_CLOCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (CLKED_CLOCK rise@4.000ns - CKM rise@8.000ns)
  Data Path Delay:        0.893ns  (logic 0.418ns (46.786%)  route 0.475ns (53.214%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.545ns = ( 12.545 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 12.902 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.509    12.901    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X12Y41         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.418    13.319 r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[32]/Q
                         net (fo=1, routed)           0.475    13.795    design_1_i/GREGBLK_PS_0/inst/xecnt/p_0_in[29]
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
                         clock pessimism             -0.277    12.268    
                         clock uncertainty            0.035    12.304    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.232    12.536    design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]
  -------------------------------------------------------------------
                         required time                        -12.536    
                         arrival time                          13.795    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.448ns  (arrival time - required time)
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Path Group:             CLKED_CLOCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (CLKED_CLOCK rise@4.000ns - CKM rise@8.000ns)
  Data Path Delay:        1.093ns  (logic 0.418ns (38.247%)  route 0.675ns (61.753%))
  Logic Levels:           0  
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.545ns = ( 12.545 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 12.902 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     8.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.509    12.901    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X12Y41         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.418    13.319 r  design_1_i/GREGBLK_PS_0/inst/xecnt/sdat_reg[31]/Q
                         net (fo=1, routed)           0.675    13.994    design_1_i/GREGBLK_PS_0/inst/xecnt/p_0_in[28]
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
                         clock pessimism             -0.277    12.268    
                         clock uncertainty            0.035    12.304    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.243    12.547    design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]
  -------------------------------------------------------------------
                         required time                        -12.547    
                         arrival time                          13.994    
  -------------------------------------------------------------------
                         slack                                  1.448    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CKM

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[0]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.489ns (28.898%)  route 3.663ns (71.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.663     5.152    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y36         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.499     4.891    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y36         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[0]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[1]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.489ns (28.898%)  route 3.663ns (71.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.663     5.152    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y36         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.499     4.891    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y36         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[1]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[2]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.489ns (28.898%)  route 3.663ns (71.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.663     5.152    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y36         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.499     4.891    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y36         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[2]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[3]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.152ns  (logic 1.489ns (28.898%)  route 3.663ns (71.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.663     5.152    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y36         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.499     4.891    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y36         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[3]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[4]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.489ns (29.711%)  route 3.522ns (70.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.522     5.011    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y37         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.500     4.892    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y37         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[4]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[5]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.489ns (29.711%)  route 3.522ns (70.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.522     5.011    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y37         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.500     4.892    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y37         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[5]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[6]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.489ns (29.711%)  route 3.522ns (70.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.522     5.011    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y37         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.500     4.892    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y37         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[6]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[7]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.489ns (29.711%)  route 3.522ns (70.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.522     5.011    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y37         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.500     4.892    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y37         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[7]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[24]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.489ns (29.819%)  route 3.504ns (70.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.504     4.993    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y42         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.503     4.896    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y42         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[24]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/CLR
                            (recovery check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.993ns  (logic 1.489ns (29.819%)  route 3.504ns (70.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          3.504     4.993    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y42         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.503     4.896    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y42         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.045ns (6.212%)  route 0.679ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.679     0.679    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.724 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.724    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.834     1.993    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y47         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[20]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.257ns (15.960%)  route 1.351ns (84.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.351     1.608    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y41         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.832     1.991    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y41         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[20]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[21]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.257ns (15.960%)  route 1.351ns (84.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.351     1.608    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y41         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.832     1.991    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y41         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[21]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[22]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.257ns (15.960%)  route 1.351ns (84.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.351     1.608    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y41         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.832     1.991    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y41         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[22]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[23]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.257ns (15.960%)  route 1.351ns (84.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.351     1.608    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y41         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.832     1.991    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y41         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[23]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[16]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.257ns (15.351%)  route 1.415ns (84.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.415     1.672    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y40         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.832     1.991    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y40         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[16]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[17]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.257ns (15.351%)  route 1.415ns (84.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.415     1.672    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y40         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.832     1.991    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y40         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[17]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[18]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.257ns (15.351%)  route 1.415ns (84.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.415     1.672    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y40         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.832     1.991    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y40         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[18]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[19]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.257ns (15.351%)  route 1.415ns (84.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.415     1.672    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y40         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.832     1.991    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y40         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[19]/C

Slack:                    inf
  Source:                 GRST
                            (input port)
  Destination:            design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[32]/CLR
                            (removal check against rising-edge clock CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.257ns (15.340%)  route 1.416ns (84.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  GRST (IN)
                         net (fo=0)                   0.000     0.000    GRST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  GRST_IBUF_inst/O
                         net (fo=35, routed)          1.416     1.673    design_1_i/GREGBLK_PS_0/inst/xecnt/GRST
    SLICE_X14Y44         FDCE                                         f  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.833     1.992    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y44         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKED_CLOCK
  To Clock:  CKM

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.518ns (50.144%)  route 0.515ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        -3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    8.545ns = ( 12.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.063 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/Q
                         net (fo=2, routed)           0.515    13.578    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X12Y39         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.508     4.900    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y39         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.006ns  (logic 0.518ns (51.490%)  route 0.488ns (48.510%))
  Logic Levels:           0  
  Clock Path Skew:        -3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    8.545ns = ( 12.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.063 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/Q
                         net (fo=2, routed)           0.488    13.551    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.508     4.900    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.518ns (53.051%)  route 0.458ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        -3.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    8.545ns = ( 12.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.063 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/Q
                         net (fo=2, routed)           0.458    13.521    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X12Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.509     4.901    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.976ns  (logic 0.518ns (53.061%)  route 0.458ns (46.939%))
  Logic Levels:           0  
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    8.545ns = ( 12.545 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.063 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/Q
                         net (fo=2, routed)           0.458    13.521    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X12Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.510     4.903    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.394%)  route 0.168ns (50.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.585ns = ( 6.585 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     6.749 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/Q
                         net (fo=2, routed)           0.168     6.917    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.834     1.993    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y39         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.895%)  route 0.178ns (52.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    2.585ns = ( 6.585 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     6.749 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/Q
                         net (fo=2, routed)           0.178     6.928    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X12Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.835     1.994    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y42         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.367%)  route 0.182ns (52.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    2.585ns = ( 6.585 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     6.749 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/Q
                         net (fo=2, routed)           0.182     6.931    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X12Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.836     1.995    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.988%)  route 0.185ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.585ns = ( 6.585 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     6.749 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/Q
                         net (fo=2, routed)           0.185     6.934    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X12Y39         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.834     1.993    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y39         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CKM
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EGRN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 3.967ns (49.444%)  route 4.057ns (50.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.678     5.347    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y42         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[27]/Q
                         net (fo=3, routed)           4.057     9.859    EGRN_OBUF
    F17                  OBUF (Prop_obuf_I_O)         3.511    13.371 r  EGRN_OBUF_inst/O
                         net (fo=0)                   0.000    13.371    EGRN
    F17                                                               r  EGRN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EBLU
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 4.052ns (51.080%)  route 3.880ns (48.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.678     5.347    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y42         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[26]/Q
                         net (fo=4, routed)           3.880     9.683    EBLU_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.596    13.279 r  EBLU_OBUF_inst/O
                         net (fo=0)                   0.000    13.279    EBLU
    M17                                                               r  EBLU (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ERED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 3.982ns (54.441%)  route 3.332ns (45.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.678     5.347    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y42         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.456     5.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/Q
                         net (fo=4, routed)           3.332     9.135    ERED_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.526    12.661 r  ERED_OBUF_inst/O
                         net (fo=0)                   0.000    12.661    ERED
    V16                                                               r  ERED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ERED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.368ns (53.660%)  route 1.181ns (46.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.564     1.476    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y42         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[25]/Q
                         net (fo=4, routed)           1.181     2.798    ERED_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.227     4.025 r  ERED_OBUF_inst/O
                         net (fo=0)                   0.000     4.025    ERED
    V16                                                               r  ERED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EGRN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.353ns (47.755%)  route 1.481ns (52.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.564     1.476    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y42         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[27]/Q
                         net (fo=3, routed)           1.481     3.098    EGRN_OBUF
    F17                  OBUF (Prop_obuf_I_O)         1.212     4.310 r  EGRN_OBUF_inst/O
                         net (fo=0)                   0.000     4.310    EGRN
    F17                                                               r  EGRN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CKM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            EBLU
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.437ns (50.325%)  route 1.418ns (49.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CKM rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK125 (IN)
                         net (fo=0)                   0.000     0.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.564     1.476    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X14Y42         FDCE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  design_1_i/GREGBLK_PS_0/inst/xecnt/ecnt_reg[26]/Q
                         net (fo=4, routed)           1.418     3.036    EBLU_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.296     4.332 r  EBLU_OBUF_inst/O
                         net (fo=0)                   0.000     4.332    EBLU
    M17                                                               r  EBLU (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKED_CLOCK
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            GREG2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.591ns  (logic 4.003ns (46.599%)  route 4.588ns (53.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.063 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/Q
                         net (fo=2, routed)           4.588    17.651    GREG2_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.485    21.136 r  GREG2_OBUF_inst/O
                         net (fo=0)                   0.000    21.136    GREG2
    G14                                                               r  GREG2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            GREG3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 4.028ns (47.047%)  route 4.533ns (52.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.063 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/Q
                         net (fo=2, routed)           4.533    17.597    GREG3_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510    21.106 r  GREG3_OBUF_inst/O
                         net (fo=0)                   0.000    21.106    GREG3
    D18                                                               r  GREG3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            GREG0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.300ns  (logic 4.049ns (55.467%)  route 3.251ns (44.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.063 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/Q
                         net (fo=2, routed)           3.251    16.314    GREG0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531    19.845 r  GREG0_OBUF_inst/O
                         net (fo=0)                   0.000    19.845    GREG0
    M14                                                               r  GREG0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            GREG1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.057ns (56.654%)  route 3.104ns (43.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         1.675     9.344    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.459     9.803 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.962    10.765    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.866 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           1.679    12.545    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518    13.063 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/Q
                         net (fo=2, routed)           3.104    16.167    GREG1_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539    19.706 r  GREG1_OBUF_inst/O
                         net (fo=0)                   0.000    19.706    GREG1
    M15                                                               r  GREG1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            GREG1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.404ns (56.338%)  route 1.088ns (43.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     6.749 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[29]/Q
                         net (fo=2, routed)           1.088     7.837    GREG1_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     9.077 r  GREG1_OBUF_inst/O
                         net (fo=0)                   0.000     9.077    GREG1
    M15                                                               r  GREG1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            GREG0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.396ns (54.940%)  route 1.145ns (45.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     6.749 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[28]/Q
                         net (fo=2, routed)           1.145     7.894    GREG0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     9.126 r  GREG0_OBUF_inst/O
                         net (fo=0)                   0.000     9.126    GREG0
    M14                                                               r  GREG0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            GREG3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.375ns (43.923%)  route 1.755ns (56.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     6.749 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[31]/Q
                         net (fo=2, routed)           1.755     8.505    GREG3_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.211     9.716 r  GREG3_OBUF_inst/O
                         net (fo=0)                   0.000     9.716    GREG3
    D18                                                               r  GREG3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLKED_CLOCK  {rise@4.000ns fall@36.000ns period=64.000ns})
  Destination:            GREG2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.139ns  (logic 1.351ns (43.038%)  route 1.788ns (56.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKED_CLOCK rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 f  CLK125 (IN)
                         net (fo=0)                   0.000     4.000    CLK125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     4.260 f  CLK125_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.887    CLK125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.913 f  CLK125_IBUF_BUFG_inst/O
                         net (fo=680, routed)         0.562     5.474    design_1_i/GREGBLK_PS_0/inst/xecnt/CLK125
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.146     5.620 r  design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg_reg/Q
                         net (fo=1, routed)           0.374     5.994    design_1_i/GREGBLK_PS_0/inst/xecnt/CLKD_reg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.020 r  design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd/O
                         net (fo=4, routed)           0.565     6.585    design_1_i/GREGBLK_PS_0/inst/xecnt/xbufg_clkd_n_0
    SLICE_X12Y40         FDRE                                         r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     6.749 r  design_1_i/GREGBLK_PS_0/inst/xecnt/QCNT_reg[30]/Q
                         net (fo=2, routed)           1.788     8.537    GREG2_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.187     9.724 r  GREG2_OBUF_inst/O
                         net (fo=0)                   0.000     9.724    GREG2
    G14                                                               r  GREG2 (OUT)
  -------------------------------------------------------------------    -------------------





