TimeQuest Timing Analyzer report for lab3
Fri May 03 11:56:25 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Fast Model Setup Summary
 18. Fast Model Hold Summary
 19. Fast Model Recovery Summary
 20. Fast Model Removal Summary
 21. Fast Model Minimum Pulse Width Summary
 22. Fast Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 23. Fast Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 24. Fast Model Minimum Pulse Width: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Multicorner Timing Analysis Summary
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Setup Transfers
 32. Hold Transfers
 33. Report TCCS
 34. Report RSKM
 35. Unconstrained Paths
 36. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab3                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ; { inst2|video_PLL_inst|altpll_component|pll|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 114.53 MHz ; 114.53 MHz      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 31.269 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; -2.551 ; -80.348       ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 10.000 ; 0.000         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 17.686 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 31.269 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2         ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.291     ; 5.478      ;
; 32.211 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3         ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.286     ; 4.541      ;
; 32.375 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4         ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.272     ; 4.391      ;
; 32.759 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0         ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.281     ; 3.998      ;
; 32.785 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1         ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.281     ; 3.972      ;
; 33.305 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5         ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.291     ; 3.442      ;
; 33.987 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[0] ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.219     ; 2.832      ;
; 34.170 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[1] ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.219     ; 2.649      ;
; 34.240 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6         ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.274     ; 2.524      ;
; 34.526 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7         ; inst7                       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.275     ; 2.237      ;
; 34.545 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.493      ;
; 34.545 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.493      ;
; 34.804 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.234      ;
; 34.804 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.234      ;
; 34.861 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.177      ;
; 34.861 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.177      ;
; 34.872 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[5]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.166      ;
; 34.872 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[6]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.166      ;
; 34.873 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[8]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.165      ;
; 34.878 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[9]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.160      ;
; 34.879 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[7]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.159      ;
; 34.924 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[3]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.114      ;
; 34.924 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[2]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.114      ;
; 35.006 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.032      ;
; 35.006 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 5.032      ;
; 35.131 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[5]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.907      ;
; 35.131 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[6]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.907      ;
; 35.132 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[8]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.906      ;
; 35.134 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.904      ;
; 35.134 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.904      ;
; 35.137 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[9]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.901      ;
; 35.138 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[7]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.900      ;
; 35.140 ; VGA_SYNC:inst2|v_count[5]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.898      ;
; 35.140 ; VGA_SYNC:inst2|v_count[5]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.898      ;
; 35.183 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[3]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.855      ;
; 35.183 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[2]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.855      ;
; 35.188 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[5]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.850      ;
; 35.188 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[6]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.850      ;
; 35.189 ; VGA_SYNC:inst2|v_count[4]                                                                    ; VGA_SYNC:inst2|v_count[4]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.849      ;
; 35.189 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[8]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.849      ;
; 35.194 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[9]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.844      ;
; 35.195 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[7]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.843      ;
; 35.206 ; VGA_SYNC:inst2|v_count[8]                                                                    ; VGA_SYNC:inst2|pixel_row[4] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.835      ;
; 35.206 ; VGA_SYNC:inst2|v_count[8]                                                                    ; VGA_SYNC:inst2|pixel_row[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.835      ;
; 35.206 ; VGA_SYNC:inst2|v_count[8]                                                                    ; VGA_SYNC:inst2|pixel_row[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.835      ;
; 35.240 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[3]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.798      ;
; 35.240 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[2]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.798      ;
; 35.265 ; VGA_SYNC:inst2|h_count[3]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.769      ;
; 35.265 ; VGA_SYNC:inst2|h_count[3]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.769      ;
; 35.289 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|pixel_row[4] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.752      ;
; 35.289 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|pixel_row[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.752      ;
; 35.289 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|pixel_row[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.752      ;
; 35.290 ; VGA_SYNC:inst2|v_count[3]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.748      ;
; 35.290 ; VGA_SYNC:inst2|v_count[3]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.748      ;
; 35.307 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|pixel_row[4] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.734      ;
; 35.307 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|pixel_row[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.734      ;
; 35.307 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|pixel_row[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.734      ;
; 35.317 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|pixel_row[4] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.724      ;
; 35.317 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|pixel_row[5] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.724      ;
; 35.317 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|pixel_row[6] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.003      ; 4.724      ;
; 35.325 ; VGA_SYNC:inst2|h_count[7]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.709      ;
; 35.325 ; VGA_SYNC:inst2|h_count[7]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.709      ;
; 35.326 ; VGA_SYNC:inst2|h_count[9]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.708      ;
; 35.326 ; VGA_SYNC:inst2|h_count[9]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.708      ;
; 35.333 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[5]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.705      ;
; 35.333 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[6]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.705      ;
; 35.334 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[8]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.704      ;
; 35.339 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[9]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.699      ;
; 35.340 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[7]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.698      ;
; 35.368 ; VGA_SYNC:inst2|h_count[1]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.666      ;
; 35.368 ; VGA_SYNC:inst2|h_count[1]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.666      ;
; 35.385 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[3]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.653      ;
; 35.385 ; VGA_SYNC:inst2|v_count[6]                                                                    ; VGA_SYNC:inst2|v_count[2]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.653      ;
; 35.396 ; VGA_SYNC:inst2|h_count[6]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.638      ;
; 35.396 ; VGA_SYNC:inst2|h_count[6]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.638      ;
; 35.409 ; VGA_SYNC:inst2|h_count[9]                                                                    ; VGA_SYNC:inst2|v_count[3]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.625      ;
; 35.409 ; VGA_SYNC:inst2|h_count[9]                                                                    ; VGA_SYNC:inst2|v_count[2]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.625      ;
; 35.411 ; VGA_SYNC:inst2|h_count[9]                                                                    ; VGA_SYNC:inst2|v_count[6]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.623      ;
; 35.412 ; VGA_SYNC:inst2|h_count[9]                                                                    ; VGA_SYNC:inst2|v_count[9]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.622      ;
; 35.448 ; VGA_SYNC:inst2|v_count[2]                                                                    ; VGA_SYNC:inst2|v_count[4]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.590      ;
; 35.461 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[5]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.577      ;
; 35.461 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[6]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.577      ;
; 35.462 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[8]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.576      ;
; 35.467 ; VGA_SYNC:inst2|v_count[5]                                                                    ; VGA_SYNC:inst2|v_count[5]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.571      ;
; 35.467 ; VGA_SYNC:inst2|v_count[5]                                                                    ; VGA_SYNC:inst2|v_count[6]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.571      ;
; 35.467 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[9]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.571      ;
; 35.468 ; VGA_SYNC:inst2|v_count[5]                                                                    ; VGA_SYNC:inst2|v_count[8]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.570      ;
; 35.468 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[7]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.570      ;
; 35.473 ; VGA_SYNC:inst2|v_count[5]                                                                    ; VGA_SYNC:inst2|v_count[9]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.565      ;
; 35.474 ; VGA_SYNC:inst2|v_count[5]                                                                    ; VGA_SYNC:inst2|v_count[7]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.564      ;
; 35.490 ; VGA_SYNC:inst2|v_count[0]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.548      ;
; 35.490 ; VGA_SYNC:inst2|v_count[0]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.548      ;
; 35.490 ; VGA_SYNC:inst2|h_count[4]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.544      ;
; 35.490 ; VGA_SYNC:inst2|h_count[4]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.004     ; 4.544      ;
; 35.495 ; VGA_SYNC:inst2|v_count[8]                                                                    ; VGA_SYNC:inst2|v_count[1]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.543      ;
; 35.495 ; VGA_SYNC:inst2|v_count[8]                                                                    ; VGA_SYNC:inst2|v_count[0]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.543      ;
; 35.505 ; VGA_SYNC:inst2|v_count[7]                                                                    ; VGA_SYNC:inst2|v_count[4]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.533      ;
; 35.513 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[3]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.525      ;
; 35.513 ; VGA_SYNC:inst2|v_count[1]                                                                    ; VGA_SYNC:inst2|v_count[2]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.525      ;
; 35.519 ; VGA_SYNC:inst2|v_count[5]                                                                    ; VGA_SYNC:inst2|v_count[3]   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 4.519      ;
+--------+----------------------------------------------------------------------------------------------+-----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.551 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.219      ; 0.954      ;
; -2.400 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[1]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.219      ; 1.105      ;
; -2.058 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[0]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.218      ; 1.446      ;
; -1.426 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.289      ; 2.113      ;
; -1.232 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.286      ; 2.304      ;
; -1.223 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.286      ; 2.313      ;
; -1.221 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.286      ; 2.315      ;
; -1.158 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.288      ; 2.380      ;
; -1.139 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.295      ; 2.406      ;
; -1.082 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.473      ;
; -1.068 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.295      ; 2.477      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.051 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.496      ;
; -1.050 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.505      ;
; -1.036 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.295      ; 2.509      ;
; -0.992 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.289      ; 2.547      ;
; -0.980 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.575      ;
; -0.977 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.325      ; 2.598      ;
; -0.970 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.288      ; 2.568      ;
; -0.953 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.325      ; 2.622      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.941 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.612      ;
; -0.931 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.325      ; 2.644      ;
; -0.916 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.300      ; 2.634      ;
; -0.909 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.295      ; 2.636      ;
; -0.907 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.295      ; 2.638      ;
; -0.903 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.300      ; 2.647      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.902 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.645      ;
; -0.901 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.295      ; 2.644      ;
; -0.898 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.657      ;
; -0.896 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.659      ;
; -0.893 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.325      ; 2.682      ;
; -0.892 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.663      ;
; -0.889 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.325      ; 2.686      ;
; -0.889 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.300      ; 2.661      ;
; -0.884 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.671      ;
; -0.883 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.672      ;
; -0.883 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.672      ;
; -0.881 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.325      ; 2.694      ;
; -0.877 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.678      ;
; -0.873 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.682      ;
; -0.864 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.691      ;
; -0.863 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.295      ; 2.682      ;
; -0.862 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.325      ; 2.713      ;
; -0.852 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.286      ; 2.684      ;
; -0.849 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.706      ;
; -0.839 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.716      ;
; -0.820 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.295      ; 2.725      ;
; -0.813 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.289      ; 2.726      ;
; -0.808 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.747      ;
; -0.799 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.305      ; 2.756      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.730 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.297      ; 2.817      ;
; -0.719 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.834      ;
; -0.719 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.834      ;
; -0.719 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.834      ;
; -0.719 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.834      ;
; -0.719 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.834      ;
; -0.719 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.303      ; 2.834      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                     ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                     ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1                     ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1                     ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg4  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg4  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg6  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg6  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg7  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg7  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg8  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg8  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg9  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg9  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2                     ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2                     ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg1  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg1  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg10 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg10 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg2  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg2  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg3  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg3  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg5  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg5  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg6  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg6  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg7  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg7  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg9  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg9  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3                     ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3                     ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg1  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg1  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg10 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg10 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg11 ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg11 ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg2  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg2  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg3  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg3  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg4  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg4  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg5  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg5  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg6  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg6  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg7  ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.730 ; 4.730 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.730 ; 4.730 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.080 ; 5.080 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.080 ; 5.080 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.775 ; 4.775 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.730 ; 4.730 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.730 ; 4.730 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.080 ; 5.080 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.080 ; 5.080 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.775 ; 4.775 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 36.124 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; -1.470 ; -79.040       ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 10.000 ; 0.000         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 18.077 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 36.124 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2                     ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.799     ; 2.109      ;
; 36.468 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3                     ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.795     ; 1.769      ;
; 36.590 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4                     ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.783     ; 1.659      ;
; 36.745 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1                     ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.790     ; 1.497      ;
; 36.750 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                     ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.790     ; 1.492      ;
; 36.910 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5                     ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.800     ; 1.322      ;
; 37.230 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[0]             ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.737     ; 1.065      ;
; 37.245 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6                     ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.785     ; 1.002      ;
; 37.260 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[1]             ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.737     ; 1.035      ;
; 37.371 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7                     ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.785     ; 0.876      ;
; 37.828 ; VGA_SYNC:inst2|v_count[4]                                                                                ; VGA_SYNC:inst2|v_count[1]                                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.204      ;
; 37.828 ; VGA_SYNC:inst2|v_count[4]                                                                                ; VGA_SYNC:inst2|v_count[0]                                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.204      ;
; 37.857 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[2]             ; inst7                                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.737     ; 0.438      ;
; 37.954 ; VGA_SYNC:inst2|v_count[7]                                                                                ; VGA_SYNC:inst2|v_count[1]                                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.078      ;
; 37.954 ; VGA_SYNC:inst2|v_count[7]                                                                                ; VGA_SYNC:inst2|v_count[0]                                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.078      ;
; 37.962 ; VGA_SYNC:inst2|v_count[2]                                                                                ; VGA_SYNC:inst2|v_count[1]                                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.070      ;
; 37.962 ; VGA_SYNC:inst2|v_count[2]                                                                                ; VGA_SYNC:inst2|v_count[0]                                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.000      ; 2.070      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg0  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg1  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg2  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg3  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg4  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg5  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg6  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg7  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg8  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg9  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg10 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg11 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg0  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg1  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg2  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg3  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg4  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg5  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg6  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg7  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg8  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg9  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg10 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg11 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg0  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg1  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg2  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg3  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg4  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg5  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg6  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg7  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg8  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg9  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg10 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg11 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg0  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg4  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg6  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg7  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg8  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg9  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg0  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg1  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg2  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg3  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg5  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg6  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg7  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg9  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg10 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.470 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.737      ; 0.419      ;
; -1.377 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[1]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.737      ; 0.512      ;
; -1.298 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[0]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.736      ; 0.590      ;
; -1.071 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 0.869      ;
; -1.003 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.800      ; 0.935      ;
; -1.001 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.800      ; 0.937      ;
; -1.000 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.800      ; 0.938      ;
; -0.971 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 0.969      ;
; -0.958 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 0.987      ;
; -0.932 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.817      ; 1.023      ;
; -0.916 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.817      ; 1.039      ;
; -0.914 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.031      ;
; -0.906 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.827      ; 1.059      ;
; -0.895 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.827      ; 1.070      ;
; -0.889 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.056      ;
; -0.889 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.056      ;
; -0.883 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.062      ;
; -0.879 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.812      ; 1.071      ;
; -0.878 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.828      ; 1.088      ;
; -0.878 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.827      ; 1.087      ;
; -0.875 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.816      ; 1.079      ;
; -0.875 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.812      ; 1.075      ;
; -0.874 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.816      ; 1.080      ;
; -0.873 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.827      ; 1.092      ;
; -0.873 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.816      ; 1.081      ;
; -0.871 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.816      ; 1.083      ;
; -0.870 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.828      ; 1.096      ;
; -0.868 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.816      ; 1.086      ;
; -0.868 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.816      ; 1.086      ;
; -0.863 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.828      ; 1.103      ;
; -0.854 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.817      ; 1.101      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.852 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.088      ;
; -0.851 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.816      ; 1.103      ;
; -0.848 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.817      ; 1.107      ;
; -0.845 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.100      ;
; -0.839 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.812      ; 1.111      ;
; -0.833 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.107      ;
; -0.831 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.816      ; 1.123      ;
; -0.830 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.817      ; 1.125      ;
; -0.829 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.111      ;
; -0.824 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.817      ; 1.131      ;
; -0.822 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.817      ; 1.133      ;
; -0.819 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.817      ; 1.136      ;
; -0.818 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.127      ;
; -0.808 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.132      ;
; -0.803 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.800      ; 1.135      ;
; -0.785 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.160      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.780 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.165      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.773 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.802      ; 1.167      ;
; -0.762 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.812      ; 1.188      ;
; -0.761 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.823      ; 1.200      ;
; -0.743 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.823      ; 1.218      ;
; -0.741 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.204      ;
; -0.741 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.823      ; 1.220      ;
; -0.737 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.811      ; 1.212      ;
; -0.734 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.828      ; 1.232      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
; -0.731 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.807      ; 1.214      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                     ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                     ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1                     ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1                     ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg4  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg4  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg6  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg6  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg7  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg7  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg8  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg8  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg9  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg9  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2                     ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2                     ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg1  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg1  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg10 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg10 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg2  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg2  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg3  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg3  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg5  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg5  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg6  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg6  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg7  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg7  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg9  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg9  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3                     ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3                     ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg1  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg1  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg10 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg10 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg11 ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg11 ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg2  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg2  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg3  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg3  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg4  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg4  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg5  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg5  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg6  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg6  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg7  ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.921 ; 1.921 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.921 ; 1.921 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.005 ; 2.005 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.005 ; 2.005 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.982 ; 1.982 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.074 ; 2.074 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.074 ; 2.074 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.950 ; 1.950 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.921 ; 1.921 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.921 ; 1.921 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.005 ; 2.005 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.005 ; 2.005 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.982 ; 1.982 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.074 ; 2.074 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.074 ; 2.074 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.950 ; 1.950 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; 31.269 ; -2.551  ; N/A      ; N/A     ; 10.000              ;
;  CLOCK_50                                         ; N/A    ; N/A     ; N/A      ; N/A     ; 10.000              ;
;  inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 31.269 ; -2.551  ; N/A      ; N/A     ; 17.686              ;
; Design-wide TNS                                   ; 0.0    ; -80.348 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000  ; -80.348 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.730 ; 4.730 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.730 ; 4.730 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.836 ; 4.836 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.080 ; 5.080 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.080 ; 5.080 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.775 ; 4.775 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.921 ; 1.921 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.921 ; 1.921 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.005 ; 2.005 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.005 ; 2.005 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.982 ; 1.982 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.074 ; 2.074 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.074 ; 2.074 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 1.950 ; 1.950 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 1318     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 1318     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 03 11:56:24 2024
Info: Command: quartus_sta lab3 -c lab3
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst2|video_PLL_inst|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst2|video_PLL_inst|altpll_component|pll|clk[0]} {inst2|video_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 31.269
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    31.269         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.551
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.551       -80.348 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.686         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 36.124
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.124         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.470
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.470       -79.040 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    18.077         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4603 megabytes
    Info: Processing ended: Fri May 03 11:56:25 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


