module module_0 (
    input [id_1 : id_1] id_2,
    output logic [id_2 : id_1] id_3,
    output logic [id_2 : id_1] id_4,
    input id_5,
    input logic id_6
);
  id_7 id_8 (
      .id_4(id_4),
      .id_5(1)
  );
endmodule
