<p> </p><p>Attendees:</p><p><a class="confluence-userlink user-mention" data-account-id="624b3779ad6b7e006aa7d820" href="https://arterisip.atlassian.net/wiki/people/624b3779ad6b7e006aa7d820?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Potter (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b3788699649006ae98fea" href="https://arterisip.atlassian.net/wiki/people/624b3788699649006ae98fea?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Ankit Shah (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b3704f813eb00692cb18c" href="https://arterisip.atlassian.net/wiki/people/624b3704f813eb00692cb18c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Shailendra Aulakh (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b37b82e101c006a910636" href="https://arterisip.atlassian.net/wiki/people/624b37b82e101c006a910636?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Manadher Kharroubi (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="5ed63c82037d930c16bd8c73" href="https://arterisip.atlassian.net/wiki/people/5ed63c82037d930c16bd8c73?ref=confluence" target="_blank" data-linked-resource-id="327834" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Saad Zahid</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="624b36fcf4079800705922bd" href="https://arterisip.atlassian.net/wiki/people/624b36fcf4079800705922bd?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Farnaz Alim (Deactivated)</a></p><p><a class="confluence-userlink user-mention" data-account-id="6245011345ece00069c9b891" href="https://arterisip.atlassian.net/wiki/people/6245011345ece00069c9b891?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">monica tang (Deactivated)</a></p><p> </p><p>Ncore HW Design</p><ul style="list-style-type: square;"><li>MNU is seperated out from DCE0</li><li>Aligning with SW on top-level.  How will the top level be built?</li><li>TACHL assumptions need to be finalized and aligned.  We're mostly aligned - clarification on methodology.</li><li>Manage exception on Early/Volume March date with Verification</li><li>Resource risk with current assumption of ACE AIU schedule.</li><li><strong>Biggest Concern is first System Level Integration (End of March vs End of February)</strong><ul style="list-style-type: square;"><li><strong>Symphony to be ready for integration early March.</strong></li></ul></li><li>Chirag concerned with initial phase start of AIU. AI.</li><li>CSR flow alignment.</li><li>Need to finalize how parameters are captured.  Needed by end of December.</li></ul><p>Ncore HW Verification</p><ul style="list-style-type: square;"><li>MN = Miscellaneous Node</li><li>Need to sync up with Khaleel on DMI swim-lane</li><li>Have aggressive goals for Customer TB.  100% regressions passing in August.</li><li>Need apf's from Alexis</li><li>Push system level items to March.</li><li>Top level is currently defined in ACHL by RTL engineer.  For 3.0 we want it defined by SW.</li><li>Need proposal that enables top level HW and breaks dependency on SW delivering it in time.<ul style="list-style-type: square;"><li>It's a composition of components</li><li>We have a netlist that will be represented by parameters.</li><li>Can't be parsed by HW</li><li>Will write SW to deliver this in time, not necessarily directly out of Maestro at this time.</li><li>Output will be TACHL top-level.</li><li>Similar approach for customer TB.</li></ul></li><li>Test plan reviews every 2 months</li><li>Will keep configurations to always include the new capabilities added by Symphony components.  Improves configs over time.</li></ul><p>Ncore Architecture</p><ul style="list-style-type: square;"><li>Front loaded</li><li>Long discussion on Jama capturing of specifications</li><li>ACE enablement 0.9 in Feb</li><li>Need to add Error arch, Perf Counters, Resiliency</li></ul><p>Symphony HW Design</p><ul style="list-style-type: square;"><li>Not using block level swim-lanes - tied to P0, P1, P2</li><li>P0, P1 needed for 3.0</li><li>P2 on the edge, may be needed for 3.0 and requested to be pulled into P1</li><li>P1 done in May with incremental drops Feb to Mar</li><li>VC-aware switches in P1.  May need to do something interim basis before VCs ready<ul style="list-style-type: square;"><li>Needs discussion</li></ul></li></ul><p>Symphony HW Verification</p><ul style="list-style-type: square;"><li>Ncore 3.0 and Presto milestones</li><li>Also tied to P0, P1, P2</li><li>May P1 ready for System Integration</li><li>Continuous integration starting at March</li><li>Define topologies for verification in Jan</li></ul>