module Question2(output G,P,S3,S2,S1,S0, input A3,A2,A1,A0,B3,B2,B1,B0,C_In);
    wire P3 = A3 ^ B3, P2 = A2 ^ B2, P1 = A1 ^ B1, P0 = A0 ^ B0;
    wire G3 = A3 & B3, G2 = A2 & B2, G1 = A1 & B1, G0 = A0 & B0;
    assign P = P3 & P2 & P1 & P0;
    assign G = G3 | (P3 & G2) | (P3 & P2 & G1) | (P3 & P2 & P1 & G0);
    assign S0 = P0 ^ C_In, S1 = P1 ^ (G0 | (P0 & C_In));
    assign S2 = P2 ^ (G1 | (P1 & (G0 | (P0 & C_In))));
    assign S3 = P3 ^ (G2 | (P2 & (G1 | (P1 & (G0 | (P0 & C_In))))));
endmodule