
---------- Begin Simulation Statistics ----------
final_tick                                63172090500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67536788                       # Number of bytes of host memory used
host_seconds                                   976.92                       # Real time elapsed on the host
host_tick_rate                               64664508                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.063172                       # Number of seconds simulated
sim_ticks                                 63172090500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 248099140                       # number of cc regfile reads
system.cpu.cc_regfile_writes                121657176                       # number of cc regfile writes
system.cpu.committedInsts::0                 99997438                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            199997438                       # Number of Instructions Simulated
system.cpu.committedOps::0                  189051942                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  189056780                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              378108722                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.263474                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.263442                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.631729                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  10508027                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6068669                       # number of floating regfile writes
system.cpu.idleCycles                           63694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1794445                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              22864724                       # Number of branches executed
system.cpu.iew.exec_branches::1              22865941                       # Number of branches executed
system.cpu.iew.exec_branches::total          45730665                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.228464                       # Inst execution rate
system.cpu.iew.exec_refs::0                  41248138                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  41249334                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              82497472                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                16607924                       # Number of stores executed
system.cpu.iew.exec_stores::1                16606216                       # Number of stores executed
system.cpu.iew.exec_stores::total            33214140                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7515103                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              51388224                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                129                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             34472018                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           423130114                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           24640214                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           24643118                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       49283332                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2806953                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             407897696                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 321488                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                650589                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1618107                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1317451                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          23982                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1377272                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         417173                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              231508688                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              231511604                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          463020292                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  203617476                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  203626124                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              407243600                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.617927                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.617919                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.617923                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              143055550                       # num instructions producing a value
system.cpu.iew.wb_producers::1              143055484                       # num instructions producing a value
system.cpu.iew.wb_producers::total          286111034                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.611609                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.611678                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.223287                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   203716511                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   203725680                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               407442191                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                629335805                       # number of integer regfile reads
system.cpu.int_regfile_writes               324425853                       # number of integer regfile writes
system.cpu.ipc::0                            0.791468                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.791489                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.582957                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1807716      0.87%      0.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             157560378     76.05%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               975783      0.47%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                805807      0.39%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              485307      0.23%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  458      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                97759      0.05%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               412643      0.20%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1238542      0.60%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                141      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25203373     12.16%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15997429      7.72%     98.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1115985      0.54%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1483765      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              207185144                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1813489      0.88%      0.88% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             157568307     76.06%     76.94% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               975946      0.47%     77.41% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                805741      0.39%     77.80% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              484989      0.23%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  470      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                97871      0.05%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   20      0.00%     78.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt               411965      0.20%     78.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1237368      0.60%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                145      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               4      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              2      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             25161137     12.15%     91.02% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            15996608      7.72%     98.75% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1115997      0.54%     99.28% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1483705      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              207153796                       # Type of FU issued
system.cpu.iq.FU_type::total                414338940      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                10932854                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            21203008                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9732673                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           12426745                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 44601410                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 44625705                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             89227115                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.107645                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.107703                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.215348                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                54768579     61.38%     61.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                1614232      1.81%     63.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 1835585      2.06%     65.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 15529      0.02%     65.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     65.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    189      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1603      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 174907      0.20%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114228      0.13%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   82      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     65.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               20785469     23.30%     88.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               9916706     11.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              577996994                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1114298937                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    397510927                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         455748640                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  423129811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 414338940                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 303                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        45021338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2331471                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            171                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     51998657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     126280488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.281100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.981786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21518860     17.04%     17.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8441833      6.68%     23.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10750316      8.51%     32.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13426671     10.63%     42.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            29368283     23.26%     66.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            31474292     24.92%     91.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            10076500      7.98%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              976994      0.77%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              246739      0.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       126280488                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.279446                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            466016                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           161439                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             25690126                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17236783                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            468106                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           166082                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             25698098                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            17235235                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               177976647                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                        126344182                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  128                       # Number of system calls
system.cpu.workload1.numSyscalls                  128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       350073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       983733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1049                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1968151                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1049                       # Total number of snoops made to the snoop filter.
sim_insts                                   199997438                       # Number of instructions simulated
sim_ops                                     378108722                       # Number of ops (including micro ops) simulated
host_inst_rate                                 204722                       # Simulator instruction rate (inst/s)
host_op_rate                                   387041                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                53001448                       # Number of BP lookups
system.cpu.branchPred.condPredicted          43516635                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2129769                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19911077                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18818947                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.514963                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2205166                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1635778                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             990473                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           645305                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          562                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        41970005                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1588396                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    126073149                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.999122                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.060429                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        41920743     33.25%     33.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15977980     12.67%     45.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         9937941      7.88%     53.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12955749     10.28%     64.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         6771915      5.37%     69.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5966357      4.73%     74.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         5168928      4.10%     78.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3533688      2.80%     81.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        23839848     18.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    126073149                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99997438                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     199997438                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           189051942                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           189056780                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       378108722                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 38144213                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38145142                       # Number of memory references committed
system.cpu.commit.memRefs::total             76289355                       # Number of memory references committed
system.cpu.commit.loads::0                   22523847                       # Number of loads committed
system.cpu.commit.loads::1                   22524406                       # Number of loads committed
system.cpu.commit.loads::total               45048253                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       32                       # Number of memory barriers committed
system.cpu.commit.membars::1                       32                       # Number of memory barriers committed
system.cpu.commit.membars::total                   64                       # Number of memory barriers committed
system.cpu.commit.branches::0                21608184                       # Number of branches committed
system.cpu.commit.branches::1                21608762                       # Number of branches committed
system.cpu.commit.branches::total            43216946                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                 4315227                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 4315334                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             8630561                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                185699341                       # Number of committed integer instructions.
system.cpu.commit.integer::1                185704102                       # Number of committed integer instructions.
system.cpu.commit.integer::total            371403443                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             987373                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             987396                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1974769                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1714763      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145598742     77.02%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       913967      0.48%     78.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       796994      0.42%     78.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       431702      0.23%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          400      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        97178      0.05%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255870      0.14%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1097943      0.58%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          112      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21805840     11.53%     91.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14170669      7.50%     98.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       718007      0.38%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1449697      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    189051942                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1714802      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    145602533     77.02%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       913989      0.48%     78.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv       797005      0.42%     78.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       431712      0.23%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          400      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        97180      0.05%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           20      0.00%     79.11% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt       255878      0.14%     79.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1097969      0.58%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          112      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            4      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            2      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     21806378     11.53%     91.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     14171005      7.50%     98.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       718028      0.38%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1449731      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    189056780                       # Class of committed instruction
system.cpu.commit.committedInstType::total    378108722      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      23839848                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     74992548                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         74992548                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     74992548                       # number of overall hits
system.cpu.dcache.overall_hits::total        74992548                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       891641                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         891641                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       891641                       # number of overall misses
system.cpu.dcache.overall_misses::total        891641                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41163941780                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41163941780                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41163941780                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41163941780                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     75884189                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     75884189                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     75884189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     75884189                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011750                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011750                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011750                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011750                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46166.497256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46166.497256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46166.497256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46166.497256                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       256956                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            7559                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.993385                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       713172                       # number of writebacks
system.cpu.dcache.writebacks::total            713172                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       178296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       178296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       178296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       178296                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       713345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       713345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       713345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       713345                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35127330780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35127330780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35127330780                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35127330780                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009400                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009400                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49243.116276                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49243.116276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49243.116276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49243.116276                       # average overall mshr miss latency
system.cpu.dcache.replacements                  62775                       # number of replacements
system.cpu.dcache.expired                      650397                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     44253546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44253546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       369300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        369300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12969924000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12969924000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     44622846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44622846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35120.292445                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35120.292445                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       156621                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       156621                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       212679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       212679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8083248500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8083248500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38006.801330                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38006.801330                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     30739002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30739002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       522341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       522341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28194017780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28194017780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     31261343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31261343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53976.267955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53976.267955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        21675                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        21675                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       500666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       500666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27044082280                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27044082280                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54016.214962                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54016.214962                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           185.179921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75705893                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            713345                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.128021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   185.179921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.361680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.361680                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.337891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607786857                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607786857                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 78093276                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              53613121                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 113545840                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               5690632                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1618107                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             18249891                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                550812                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              432988106                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              12184258                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    49372595                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    33239009                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2276266                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1370894                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2084736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      246176064                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    53001448                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22014586                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     123492537                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2159635                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1084                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   50                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  84694172                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 41042                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      632                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           126280488                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.492473                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.510943                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   702081      0.56%      0.56% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  62686652     49.64%     50.20% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  62891755     49.80%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             126280488                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          126280488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.672557                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.824569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 30780623     24.37%     24.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  7351874      5.82%     30.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8212512      6.50%     36.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 14519972     11.50%     48.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11333919      8.98%     57.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 15770046     12.49%     69.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 12973649     10.27%     79.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  8295442      6.57%     86.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17042451     13.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            126280488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.419501                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.948456                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     84420384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         84420384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     84420384                       # number of overall hits
system.cpu.icache.overall_hits::total        84420384                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       273785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         273785                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       273785                       # number of overall misses
system.cpu.icache.overall_misses::total        273785                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2472741500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2472741500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2472741500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2472741500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     84694169                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     84694169                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     84694169                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     84694169                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003233                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003233                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003233                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003233                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  9031.690925                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9031.690925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  9031.690925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9031.690925                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          205                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    18.636364                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       270561                       # number of writebacks
system.cpu.icache.writebacks::total            270561                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       271073                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       271073                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       271073                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       271073                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2289495000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2289495000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2289495000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2289495000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003201                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003201                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003201                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003201                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8446.045899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8446.045899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8446.045899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8446.045899                       # average overall mshr miss latency
system.cpu.icache.replacements                 270561                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     84420384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        84420384                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       273785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        273785                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2472741500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2472741500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     84694169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     84694169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  9031.690925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9031.690925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       271073                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       271073                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2289495000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2289495000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8446.045899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8446.045899                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.904703                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            84691457                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            271073                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            312.430441                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.904703                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677824425                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677824425                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    84694970                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2147                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2317252                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3166276                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4027                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               11955                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1616416                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                10272                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3003                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     2320765                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 3173691                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 4095                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               12027                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1614499                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                10158                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   3144                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  63172090500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1618107                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 85224694                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                28981344                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3575                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 111903695                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              24829561                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              426205183                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               3203731                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0              90150                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1              89481                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total         179631                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0              746870                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1              744143                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total         1491013                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                  29                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                  28                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total              57                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             9863429                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1             9884246                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        19747675                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      1263675                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1      1250111                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total      2513786                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           474106886                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1114639697                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                653269380                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  11616194                       # Number of floating rename lookups
system.cpu.rename.committedMaps             419408464                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 54698349                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      75                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  45                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12259255                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1305000032                       # The number of ROB reads
system.cpu.rob.writes                       846302120                       # The number of ROB writes
system.cpu.thread21913.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread21913.numOps               189056780                       # Number of Ops committed
system.cpu.thread21913.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               268100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               300237                       # number of demand (read+write) hits
system.l2.demand_hits::total                   568337                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              268100                       # number of overall hits
system.l2.overall_hits::.cpu.data              300237                       # number of overall hits
system.l2.overall_hits::total                  568337                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2973                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             413108                       # number of demand (read+write) misses
system.l2.demand_misses::total                 416081                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2973                       # number of overall misses
system.l2.overall_misses::.cpu.data            413108                       # number of overall misses
system.l2.overall_misses::total                416081                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    208261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31974729000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32182990000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    208261000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31974729000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32182990000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           271073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           713345                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               984418                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          271073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          713345                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              984418                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.579114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.422667                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.579114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.422667                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70050.790447                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77400.411031                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77347.896203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70050.790447                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77400.411031                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77347.896203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              342291                       # number of writebacks
system.l2.writebacks::total                    342291                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        413108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            416081                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       413108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           416120                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    190423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29496081000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29686504000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    190423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29496081000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      2540950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29689044950                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.579114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.422667                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.579114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.422707                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64050.790447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71400.411031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71347.896203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64050.790447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71400.411031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65152.564103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71347.315558                       # average overall mshr miss latency
system.l2.replacements                         351122                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       655676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           655676                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       655676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       655676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       328042                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           328042                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       328042                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       328042                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           39                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             39                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      2540950                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2540950                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65152.564103                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65152.564103                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            177868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                177868                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          322987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              322987                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  25120618000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25120618000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        500855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            500855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.644871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77775.941447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77775.941447                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       322987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         322987                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  23182696000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23182696000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.644871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71775.941447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71775.941447                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         268100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             268100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    208261000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    208261000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       271073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         271073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70050.790447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70050.790447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    190423000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    190423000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64050.790447                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64050.790447                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        122369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            122369                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        90121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           90121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6854111000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6854111000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       212490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        212490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.424119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.424119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76054.537788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76054.537788                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        90121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        90121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6313385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6313385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.424119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.424119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70054.537788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70054.537788                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      48                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  48                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    48                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 62620.008340                       # Cycle average of tags in use
system.l2.tags.total_refs                     1968175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    416658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.723718                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      90.561757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       563.723216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     61959.662600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.060768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.945429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955505                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1922                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        43922                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31906834                       # Number of tag accesses
system.l2.tags.data_accesses                 31906834                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples    171174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    206504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        19.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002015216652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         9682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         9682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             591907                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            161532                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     208100                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    171174                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   208100                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  171174                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    96                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.78                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     52.46                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               208100                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              171174                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 132093                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  69745                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4123                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1773                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    172                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     98                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  6609                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  6827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  8631                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  9868                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  9923                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  9911                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  9850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  9908                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  9941                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  9920                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                 10017                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                 10480                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                 10787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  9702                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  9687                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  9684                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  9684                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  9683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         9682                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     21.482029                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.207184                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   297.681727                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         9681     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::29184-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         9682                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         9682                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.673208                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.629077                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.245176                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2952     30.49%     30.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              84      0.87%     31.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            4316     44.58%     75.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1977     20.42%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             238      2.46%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              92      0.95%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              20      0.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         9682                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   6144                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys               13318400                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            10955136                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   210.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   173.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  63171291000                       # Total gap between requests
system.mem_ctrls0.avgGap                    166558.45                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        94784                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data     13216256                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher         1216                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks     10951168                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 1500409.425266684731                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 209210363.237860560417                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 19249.006806257268                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 173354529.085910171270                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1481                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       206600                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           19                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks       171174                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     38066752                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   7025706708                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       434515                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3227477732310                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     25703.41                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     34006.32                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     22869.21                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  18854953.04                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        94784                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data     13222400                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher         1216                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total     13318400                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        94784                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        94784                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks     10955136                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total     10955136                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1481                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       206600                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        208100                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks       171174                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total       171174                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      1500409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    209307621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher        19249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       210827280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      1500409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      1500409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    173417342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      173417342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    173417342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      1500409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    209307621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher        19249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      384244621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              208004                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts             171112                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         6425                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         6535                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         6516                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         6545                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         6479                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         6506                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         6585                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         6791                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         6564                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         6444                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         6512                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         6435                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         6485                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         6592                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         6438                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         6455                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         6607                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         6872                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         6496                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         6439                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         6484                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         6431                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         6408                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         6496                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         6541                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         6311                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         6453                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         6375                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         6521                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         6437                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         6405                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         6421                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         5341                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         5438                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         5452                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         5357                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         5312                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         5374                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         5409                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         5393                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         5472                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         5234                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         5330                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         5288                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         5290                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         5409                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         5281                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         5319                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         5275                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         5338                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         5302                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         5227                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         5238                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         5273                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         5345                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         5400                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         5402                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         5266                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         5421                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         5345                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         5478                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         5405                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         5363                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         5335                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             3425802007                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            693069328                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        7064207975                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               16469.89                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          33961.89                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits             126188                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             35992                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           60.67                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          21.03                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       216933                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   111.846072                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean    95.568788                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev    86.325883                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127       116974     53.92%     53.92% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        84194     38.81%     92.73% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383         9996      4.61%     97.34% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         2989      1.38%     98.72% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639         1270      0.59%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767         1010      0.47%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895          210      0.10%     99.87% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           36      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          254      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       216933                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead             13312256                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten          10951168                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             210.730022                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             173.354529                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   2.00                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              42.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   339111261.215988                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   450839927.865590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  438748286.457569                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 322099348.704001                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 11239568689.472527                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 45429389520.580589                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 6332543441.011124                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 64552300475.308868                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1021.848414                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   9473347115                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2839550000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  50859193385                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   337458322.655988                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   448638220.900791                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  436182433.209567                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 321024418.847998                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 11239568689.472527                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 45402533083.454315                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 6353178895.526318                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 64538584064.069016                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1021.631286                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE   9504918962                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2839550000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  50827621538                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples    171117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    206434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002076617652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         9681                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         9681                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             591787                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            161473                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     208020                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    171117                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   208020                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  171117                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    74                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.78                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     52.49                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               208020                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              171117                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 132146                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  69635                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   4096                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1814                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    164                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     91                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  6598                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  6802                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  8601                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  9867                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  9932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  9901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  9903                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  9913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  9914                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  9915                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                 10031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                 10493                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                 10749                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  9697                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  9684                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  9682                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  9682                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  9682                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         9681                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.479393                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.202989                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   297.145990                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         9680     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::29184-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         9681                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         9681                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.670075                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.626049                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.243920                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2951     30.48%     30.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              86      0.89%     31.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            4343     44.86%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1959     20.24%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             215      2.22%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             109      1.13%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              12      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               6      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         9681                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   4736                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys               13313280                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            10951488                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   210.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   173.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  63171294000                       # Total gap between requests
system.mem_ctrls1.avgGap                    166618.65                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        95488                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data     13211776                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         1280                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks     10948096                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 1511553.587101886282                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 209139445.844363808632                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 20262.112427639229                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 173305900.016083836555                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1492                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       206508                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher           20                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks       171117                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     40587940                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   7008157587                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       584594                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3230106719575                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     27203.71                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     33936.49                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     29229.70                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  18876597.41                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        95488                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data     13216512                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         1280                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total     13313280                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        95488                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        95488                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks     10951488                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total     10951488                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1492                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       206508                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        208020                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks       171117                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total       171117                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      1511554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    209214416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher        20262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       210746231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      1511554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      1511554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    173359595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      173359595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    173359595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      1511554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    209214416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher        20262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      384105826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              207946                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts             171064                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         6417                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         6567                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         6524                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         6525                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         6495                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         6527                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         6613                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         6752                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         6628                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         6445                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         6460                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         6460                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         6414                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         6581                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         6422                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         6442                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         6655                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         6949                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         6486                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         6465                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         6523                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         6484                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         6414                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         6521                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         6452                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         6261                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         6415                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         6353                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         6494                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         6455                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         6344                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         6403                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         5317                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         5467                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         5441                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         5377                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         5340                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         5395                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         5434                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         5369                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         5464                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         5232                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         5291                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         5284                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         5308                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         5414                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         5255                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         5250                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         5325                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         5409                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         5320                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         5215                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         5249                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         5328                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         5355                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         5419                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         5386                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         5223                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         5370                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         5363                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         5368                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         5411                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         5320                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         5365                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             3411938689                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            692876072                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        7049330121                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               16407.81                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          33899.81                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits             125781                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             36420                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           60.49                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          21.29                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       216804                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   111.880740                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean    95.708920                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev    85.553170                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127       116468     53.72%     53.72% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        84590     39.02%     92.74% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383        10055      4.64%     97.38% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         3003      1.39%     98.76% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639         1309      0.60%     99.36% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          900      0.42%     99.78% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895          200      0.09%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           32      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          247      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       216804                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead             13308544                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten          10948096                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             210.671262                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             173.305900                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   2.00                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              42.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   338085191.807987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   449471635.401593                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  438601065.369569                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 321870080.448000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 11239568689.472527                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 45267394560.494118                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 6457014144.806323                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 64512005367.801743                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1021.210551                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   9663958073                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2839550000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  50668582427                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   338088310.559988                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   449471635.401591                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  436085687.923167                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 321073279.295999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 11239568689.472527                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 45453756917.721466                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 6313820469.196746                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 64551864989.572952                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1021.841520                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE   9443693937                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2839550000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  50888846563                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              93133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       342291                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7782                       # Transaction distribution
system.membus.trans_dist::ReadExReq            322987                       # Transaction distribution
system.membus.trans_dist::ReadExResp           322987                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         93133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       591277                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       591036                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1182313                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1182313                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     24273536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     24264768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     48538304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                48538304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            416120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  416120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              416120                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy          1116943461                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1116777929                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2212505022                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            483563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       997967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       328057                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8831                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           500855                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          500855                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        271073                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       212490                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       812707                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2139862                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2952569                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     34664576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91297088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              125961664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          351185                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21906624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1335603                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000797                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028214                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1334539     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1064      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1335603                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  63172090500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1967808500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         406632953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1070154226                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
