Dispatch_ID,Kernel_Name,GPU_ID,queue-id,queue-index,pid,tid,Grid_Size,Workgroup_Size,LDS_Per_Workgroup,Scratch_Per_Workitem,Arch_VGPR,Accum_VGPR,SGPR,wave_size,sig,obj,SQ_INSTS_LDS,SQ_INST_LEVEL_LDS,SQ_ACCUM_PREV_HIRES,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SQ_INSTS_VALU_TRANS_F64,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TD_COALESCABLE_WAVEFRONT_sum,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TCC_EA0_ATOMIC[0],TCC_EA0_RDREQ_LEVEL[0],TCC_EA0_WRREQ_LEVEL[0],TCC_EA0_ATOMIC_LEVEL[0],TCC_EA0_ATOMIC[1],TCC_EA0_RDREQ_LEVEL[1],TCC_EA0_WRREQ_LEVEL[1],TCC_EA0_ATOMIC_LEVEL[1],TCC_EA0_ATOMIC[2],TCC_EA0_RDREQ_LEVEL[2],TCC_EA0_WRREQ_LEVEL[2],TCC_EA0_ATOMIC_LEVEL[2],TCC_EA0_ATOMIC[3],TCC_EA0_RDREQ_LEVEL[3],TCC_EA0_WRREQ_LEVEL[3],TCC_EA0_ATOMIC_LEVEL[3],TCC_EA0_ATOMIC[4],TCC_EA0_RDREQ_LEVEL[4],TCC_EA0_WRREQ_LEVEL[4],TCC_EA0_ATOMIC_LEVEL[4],TCC_EA0_ATOMIC[5],TCC_EA0_RDREQ_LEVEL[5],TCC_EA0_WRREQ_LEVEL[5],TCC_EA0_ATOMIC_LEVEL[5],TCC_EA0_ATOMIC[6],TCC_EA0_RDREQ_LEVEL[6],TCC_EA0_WRREQ_LEVEL[6],TCC_EA0_ATOMIC_LEVEL[6],TCC_EA0_ATOMIC[7],TCC_EA0_RDREQ_LEVEL[7],TCC_EA0_WRREQ_LEVEL[7],TCC_EA0_ATOMIC_LEVEL[7],TCC_EA0_ATOMIC[8],TCC_EA0_RDREQ_LEVEL[8],TCC_EA0_WRREQ_LEVEL[8],TCC_EA0_ATOMIC_LEVEL[8],TCC_EA0_ATOMIC[9],TCC_EA0_RDREQ_LEVEL[9],TCC_EA0_WRREQ_LEVEL[9],TCC_EA0_ATOMIC_LEVEL[9],TCC_EA0_ATOMIC[10],TCC_EA0_RDREQ_LEVEL[10],TCC_EA0_WRREQ_LEVEL[10],TCC_EA0_ATOMIC_LEVEL[10],TCC_EA0_ATOMIC[11],TCC_EA0_RDREQ_LEVEL[11],TCC_EA0_WRREQ_LEVEL[11],TCC_EA0_ATOMIC_LEVEL[11],TCC_EA0_ATOMIC[12],TCC_EA0_RDREQ_LEVEL[12],TCC_EA0_WRREQ_LEVEL[12],TCC_EA0_ATOMIC_LEVEL[12],TCC_EA0_ATOMIC[13],TCC_EA0_RDREQ_LEVEL[13],TCC_EA0_WRREQ_LEVEL[13],TCC_EA0_ATOMIC_LEVEL[13],TCC_EA0_ATOMIC[14],TCC_EA0_RDREQ_LEVEL[14],TCC_EA0_WRREQ_LEVEL[14],TCC_EA0_ATOMIC_LEVEL[14],TCC_EA0_ATOMIC[15],TCC_EA0_RDREQ_LEVEL[15],TCC_EA0_WRREQ_LEVEL[15],TCC_EA0_ATOMIC_LEVEL[15],CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,DispatchNs,Start_Timestamp,End_Timestamp,CompleteNs
0,"cache_friendly_sum(float*, float*, int, int) [clone .kd]",1,0,1,3298305,3298305,524288,256,0,0,8,0,16,64,0x0,0x7f87380108c0,0,0,0,0,0,0,0,0,0.0,0.0,827392.0,0.0,0.0,304.0,3309568.0,0,1846326,1031709,0,0,1872220,1080404,0,0,1855446,1064716,0,0,1956150,1083970,0,0,1880414,1063884,0,0,1875954,1071645,0,0,1920262,1103926,0,0,1905202,1101708,0,0,1822906,1037206,0,0,1859417,1085464,0,0,1846335,1072211,0,0,1953767,1092278,0,0,1877793,1073492,0,0,1849627,1080078,0,0,1878836,1111390,0,0,1868538,1110330,0,680,308423,0,0,0,2526145333310924,2526155313359060,2526155313373681,2526145348767812
