<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/impl/gwsynthesis/test_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Gowin/test_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 27 22:03:06 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>285</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>209</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>136.834(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>192.935(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>992.692</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>vectOut[1][6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>7.227</td>
</tr>
<tr>
<td>2</td>
<td>993.256</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>6.632</td>
</tr>
<tr>
<td>3</td>
<td>993.750</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>vectOut[2][2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>6.158</td>
</tr>
<tr>
<td>4</td>
<td>993.946</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[10]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>5.943</td>
</tr>
<tr>
<td>5</td>
<td>994.094</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>vectOut[2][0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>5.822</td>
</tr>
<tr>
<td>6</td>
<td>994.278</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>5.639</td>
</tr>
<tr>
<td>7</td>
<td>994.423</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>5.469</td>
</tr>
<tr>
<td>8</td>
<td>994.439</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>5.452</td>
</tr>
<tr>
<td>9</td>
<td>994.514</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>5.375</td>
</tr>
<tr>
<td>10</td>
<td>994.636</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>vectOut[1][7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>5.279</td>
</tr>
<tr>
<td>11</td>
<td>994.701</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[9]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>5.179</td>
</tr>
<tr>
<td>12</td>
<td>994.745</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>vectOut[2][1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>5.179</td>
</tr>
<tr>
<td>13</td>
<td>994.819</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>vectOut[1][4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.020</td>
<td>5.097</td>
</tr>
<tr>
<td>14</td>
<td>995.015</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>4.874</td>
</tr>
<tr>
<td>15</td>
<td>995.084</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>vectOut[1][5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>4.830</td>
</tr>
<tr>
<td>16</td>
<td>995.389</td>
<td>A_q0[3]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>4.502</td>
</tr>
<tr>
<td>17</td>
<td>995.854</td>
<td>ap_start_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>3.816</td>
</tr>
<tr>
<td>18</td>
<td>996.042</td>
<td>ap_start_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>3.629</td>
</tr>
<tr>
<td>19</td>
<td>996.042</td>
<td>ap_start_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.014</td>
<td>3.626</td>
</tr>
<tr>
<td>20</td>
<td>996.042</td>
<td>ap_start_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.014</td>
<td>3.626</td>
</tr>
<tr>
<td>21</td>
<td>996.042</td>
<td>ap_start_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[2]_DFFRE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>3.629</td>
</tr>
<tr>
<td>22</td>
<td>996.042</td>
<td>ap_start_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>3.629</td>
</tr>
<tr>
<td>23</td>
<td>996.042</td>
<td>ap_start_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>3.629</td>
</tr>
<tr>
<td>24</td>
<td>996.099</td>
<td>vectOut[1][2]_DFFE_Q/Q</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>3.801</td>
</tr>
<tr>
<td>25</td>
<td>996.234</td>
<td>ap_start_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q/CE</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.014</td>
<td>3.434</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.278</td>
<td>u_test.x1_fu_42[1]_DFFE_Q/Q</td>
<td>u_test.x1_fu_42[1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>2</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>ap_rst_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.335</td>
<td>stimIn[1][0]_DFFE_Q/Q</td>
<td>A_q0[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.344</td>
<td>u_test.x1_fu_42[0]_DFFE_Q/Q</td>
<td>u_test.x1_fu_42[2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>5</td>
<td>0.370</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>A_q0[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>6</td>
<td>0.389</td>
<td>u_test.x1_fu_42[3]_DFFE_Q/Q</td>
<td>vectOut[0][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.455</td>
</tr>
<tr>
<td>7</td>
<td>0.397</td>
<td>ap_rst_DFFE_Q/Q</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/RESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.338</td>
</tr>
<tr>
<td>8</td>
<td>0.401</td>
<td>ap_rst_DFFE_Q/Q</td>
<td>u_test.ap_enable_reg_pp0_iter1_DFFR_Q/RESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.338</td>
</tr>
<tr>
<td>9</td>
<td>0.412</td>
<td>u_test.x1_fu_42[0]_DFFE_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.468</td>
</tr>
<tr>
<td>10</td>
<td>0.429</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/Q</td>
<td>vectOut[0][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.482</td>
</tr>
<tr>
<td>11</td>
<td>0.436</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/Q</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>12</td>
<td>0.437</td>
<td>u_test.x1_fu_42[3]_DFFE_Q/Q</td>
<td>u_test.x1_fu_42[3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>13</td>
<td>0.474</td>
<td>u_test.ap_enable_reg_pp0_iter1_DFFR_Q/Q</td>
<td>vectOut[0][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.539</td>
</tr>
<tr>
<td>14</td>
<td>0.498</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q/Q</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.511</td>
</tr>
<tr>
<td>15</td>
<td>0.538</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q/Q</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.551</td>
</tr>
<tr>
<td>16</td>
<td>0.538</td>
<td>u_test.x1_fu_42[1]_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.599</td>
</tr>
<tr>
<td>17</td>
<td>0.541</td>
<td>u_test.x1_fu_42[2]_DFFE_Q/Q</td>
<td>vectOut[0][6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.602</td>
</tr>
<tr>
<td>18</td>
<td>0.574</td>
<td>A_q0[1]_DFFE_Q/Q</td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.616</td>
</tr>
<tr>
<td>19</td>
<td>0.581</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q/Q</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.608</td>
</tr>
<tr>
<td>20</td>
<td>0.594</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q/Q</td>
<td>vectOut[1][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.641</td>
</tr>
<tr>
<td>21</td>
<td>0.614</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/Q</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.545</td>
</tr>
<tr>
<td>22</td>
<td>0.633</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/Q</td>
<td>vectOut[0][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.686</td>
</tr>
<tr>
<td>23</td>
<td>0.658</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>ap_start_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.671</td>
</tr>
<tr>
<td>24</td>
<td>0.666</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q/Q</td>
<td>vectOut[2][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>25</td>
<td>0.671</td>
<td>u_test.x1_fu_42[0]_DFFE_Q/Q</td>
<td>u_test.x1_fu_42[0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>A_q0[0]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>A_q0[1]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/I0</td>
</tr>
<tr>
<td>4.502</td>
<td>0.382</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/F</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.698</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.901</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.002</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.554</td>
<td>0.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.807</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.007</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.533</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.669</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C35[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.257</td>
<td>1.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[0][B]</td>
<td style=" font-weight:bold;">vectOut[1][6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[0][B]</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C39[0][B]</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.797, 24.870%; route: 5.062, 70.045%; tC2Q: 0.368, 5.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/I0</td>
</tr>
<tr>
<td>4.502</td>
<td>0.382</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/F</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.698</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.901</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.002</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.554</td>
<td>0.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.807</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.007</td>
<td>1.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.533</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.669</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C35[2][A]</td>
<td style=" background: #97FFFF;">vectOut[1][6]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.662</td>
<td>0.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[6]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.918</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.797, 27.101%; route: 4.468, 67.358%; tC2Q: 0.368, 5.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.608</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][B]</td>
<td>vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.861</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C37[2][B]</td>
<td style=" background: #97FFFF;">vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.187</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" font-weight:bold;">vectOut[2][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>vectOut[2][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[1][B]</td>
<td>vectOut[2][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 22.107%; route: 4.429, 71.924%; tC2Q: 0.368, 5.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[10]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.608</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][B]</td>
<td>vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.861</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C37[2][B]</td>
<td style=" background: #97FFFF;">vectOut[2][2]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.972</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[10]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_test.out_accum2_fu_46[10]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[10]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.918</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_test.out_accum2_fu_46[10]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 22.907%; route: 4.214, 70.909%; tC2Q: 0.368, 6.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.688</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>vectOut[2][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.635, 28.081%; route: 3.820, 65.608%; tC2Q: 0.368, 6.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.608</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>6.861</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.668</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td>vectOut[2][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[2][B]</td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 24.141%; route: 3.910, 69.342%; tC2Q: 0.368, 6.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.608</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][B]</td>
<td>vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>6.861</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C36[1][B]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.498</td>
<td>0.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[11]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 24.891%; route: 3.740, 68.389%; tC2Q: 0.368, 6.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.688</td>
<td>0.567</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>7.482</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[8]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.635, 29.986%; route: 3.450, 63.274%; tC2Q: 0.368, 6.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/I0</td>
</tr>
<tr>
<td>4.502</td>
<td>0.382</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/F</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.698</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.901</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.002</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.554</td>
<td>0.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.807</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.404</td>
<td>1.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[5]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.918</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.135, 21.116%; route: 3.873, 72.047%; tC2Q: 0.368, 6.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.308</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>vectOut[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.109, 21.004%; route: 3.803, 72.034%; tC2Q: 0.368, 6.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[9]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.473</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.208</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[9]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_test.out_accum2_fu_46[9]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[9]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.909</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_test.out_accum2_fu_46[9]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 26.285%; route: 3.450, 66.618%; tC2Q: 0.368, 7.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.473</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.208</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" font-weight:bold;">vectOut[2][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>vectOut[2][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 26.285%; route: 3.450, 66.618%; tC2Q: 0.368, 7.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/I0</td>
</tr>
<tr>
<td>4.502</td>
<td>0.382</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/F</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.698</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.901</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.002</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.738</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>vectOut[1][4]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>6.264</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">vectOut[1][4]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>7.127</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[2][A]</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 27.636%; route: 3.321, 65.154%; tC2Q: 0.368, 7.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>4.581</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.717</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.889</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.976</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.868</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.121</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[1][7]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.903</td>
<td>0.782</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[7]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.918</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.109, 22.749%; route: 3.398, 69.710%; tC2Q: 0.368, 7.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/I0</td>
</tr>
<tr>
<td>4.502</td>
<td>0.382</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/F</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.698</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.901</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.002</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.554</td>
<td>0.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>5.807</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.859</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][B]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][B]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[2][B]</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.135, 23.499%; route: 3.328, 68.892%; tC2Q: 0.368, 7.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>A_q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">A_q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.119</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/I0</td>
</tr>
<tr>
<td>4.502</td>
<td>0.382</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F/F</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.698</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/I0</td>
</tr>
<tr>
<td>4.799</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[2]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.901</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[1]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>5.002</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_test.out_accum2_fu_46[0]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.738</td>
<td>0.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>vectOut[1][4]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>6.264</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">vectOut[1][4]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[4]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.921</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 31.288%; route: 2.726, 60.550%; tC2Q: 0.368, 8.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/F</td>
</tr>
<tr>
<td>4.318</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_test.ap_enable_reg_pp0_iter1_LUT2_I0/F</td>
</tr>
<tr>
<td>5.819</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[4]_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.673</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 40.976%; route: 1.870, 49.001%; tC2Q: 0.382, 10.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/F</td>
</tr>
<tr>
<td>4.318</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_test.ap_enable_reg_pp0_iter1_LUT2_I0/F</td>
</tr>
<tr>
<td>5.631</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[8]_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.673</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 43.093%; route: 1.683, 46.366%; tC2Q: 0.382, 10.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/F</td>
</tr>
<tr>
<td>4.318</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_test.ap_enable_reg_pp0_iter1_LUT2_I0/F</td>
</tr>
<tr>
<td>5.629</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[6]_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.671</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_test.out_accum2_fu_46[6]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 43.123%; route: 1.680, 46.329%; tC2Q: 0.382, 10.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/F</td>
</tr>
<tr>
<td>4.318</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_test.ap_enable_reg_pp0_iter1_LUT2_I0/F</td>
</tr>
<tr>
<td>5.629</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[5]_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.671</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_test.out_accum2_fu_46[5]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 43.123%; route: 1.680, 46.329%; tC2Q: 0.382, 10.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/F</td>
</tr>
<tr>
<td>4.318</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_test.ap_enable_reg_pp0_iter1_LUT2_I0/F</td>
</tr>
<tr>
<td>5.631</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[2]_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[2]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.673</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[2][A]</td>
<td>u_test.out_accum2_fu_46[2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 43.093%; route: 1.683, 46.366%; tC2Q: 0.382, 10.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/F</td>
</tr>
<tr>
<td>4.318</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_test.ap_enable_reg_pp0_iter1_LUT2_I0/F</td>
</tr>
<tr>
<td>5.631</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[1]_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.673</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 43.093%; route: 1.683, 46.366%; tC2Q: 0.382, 10.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/F</td>
</tr>
<tr>
<td>4.318</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_test.ap_enable_reg_pp0_iter1_LUT2_I0/F</td>
</tr>
<tr>
<td>5.631</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[11]_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.673</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>u_test.out_accum2_fu_46[11]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 43.093%; route: 1.683, 46.366%; tC2Q: 0.382, 10.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>vectOut[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.749</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[3][A]</td>
<td>vectOut[1][2]_LUT4_I2_1/I2</td>
</tr>
<tr>
<td>3.271</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_LUT4_I2_1/F</td>
</tr>
<tr>
<td>3.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[3][A]</td>
<td>vectOut[2][2]_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>3.407</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][2]_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.818</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.657, 17.297%; route: 2.761, 72.641%; tC2Q: 0.382, 10.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.525</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>3.631</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.148</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0/F</td>
</tr>
<tr>
<td>4.318</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_LUT2_I0/I1</td>
</tr>
<tr>
<td>4.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_test.ap_enable_reg_pp0_iter1_LUT2_I0/F</td>
</tr>
<tr>
<td>5.436</td>
<td>0.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[7]_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q</td>
</tr>
<tr>
<td>1001.671</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.564, 45.541%; route: 1.487, 43.320%; tC2Q: 0.382, 11.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.x1_fu_42[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.x1_fu_42[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_test.x1_fu_42[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.321</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_test.x1_fu_42[1]_DFFE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.474</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">u_test.x1_fu_42[1]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_test.x1_fu_42[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_test.x1_fu_42[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_rst_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">ap_rst_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>ap_rst_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>ap_rst_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_q0[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td style=" font-weight:bold;">A_q0[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>A_q0[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>A_q0[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.x1_fu_42[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.x1_fu_42[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_test.x1_fu_42[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.387</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>u_test.x1_fu_42[2]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>1.540</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">u_test.x1_fu_42[2]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>u_test.x1_fu_42[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>u_test.x1_fu_42[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_q0[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">A_q0[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>A_q0[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>A_q0[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.x1_fu_42[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>u_test.x1_fu_42[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>vectOut[0][7]_DFFE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.620</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][7]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.231</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 45.275%; route: 0.105, 23.077%; tC2Q: 0.144, 31.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_rst_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>ap_rst_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">ap_rst_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q</td>
</tr>
<tr>
<td>1.106</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.194, 57.396%; tC2Q: 0.144, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_rst_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.ap_enable_reg_pp0_iter1_DFFR_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>ap_rst_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">ap_rst_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">u_test.ap_enable_reg_pp0_iter1_DFFR_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.ap_enable_reg_pp0_iter1_DFFR_Q</td>
</tr>
<tr>
<td>1.102</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_DFFR_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.194, 57.396%; tC2Q: 0.144, 42.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.x1_fu_42[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_test.x1_fu_42[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.433</td>
<td>0.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>vectOut[0][4]_DFFE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.639</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][4]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 44.017%; route: 0.118, 25.214%; tC2Q: 0.144, 30.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/Q</td>
</tr>
<tr>
<td>1.648</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][A]</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[2][A]</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.338, 70.124%; tC2Q: 0.144, 29.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.627</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">u_test.ap_loop_exit_ready_pp0_iter1_reg_LUT4_I0/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 53.796%; route: 0.072, 15.618%; tC2Q: 0.141, 30.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.x1_fu_42[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.x1_fu_42[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>u_test.x1_fu_42[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>u_test.x1_fu_42[3]_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.519</td>
<td>0.204</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.x1_fu_42[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>1.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1.611</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" background: #97FFFF;">u_test.x1_fu_42[3]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1.614</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>u_test.x1_fu_42[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.177</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[2][A]</td>
<td>u_test.x1_fu_42[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.296, 65.924%; route: 0.012, 2.673%; tC2Q: 0.141, 31.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.ap_enable_reg_pp0_iter1_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>u_test.ap_enable_reg_pp0_iter1_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">u_test.ap_enable_reg_pp0_iter1_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>vectOut[0][1]_DFFE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.701</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][1]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C39[0][B]</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 38.219%; route: 0.189, 35.065%; tC2Q: 0.144, 26.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[4]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.390</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>vectOut[1][4]_DFFE_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>1.536</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C35[0][A]</td>
<td style=" background: #97FFFF;">vectOut[1][4]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[4]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35[0][B]</td>
<td>u_test.out_accum2_fu_46[4]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 28.571%; route: 0.224, 43.836%; tC2Q: 0.141, 27.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.424</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>vectOut[1][0]_DFFE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>1.571</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][0]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[0]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 26.497%; route: 0.261, 47.368%; tC2Q: 0.144, 26.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.x1_fu_42[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_test.x1_fu_42[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>vectOut[0][5]_DFFE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.770</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td>1.231</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 41.402%; route: 0.207, 34.558%; tC2Q: 0.144, 24.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.x1_fu_42[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>u_test.x1_fu_42[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C37[0][B]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.525</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td>vectOut[0][6]_DFFE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.773</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][6]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>1.231</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[1][B]</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 41.196%; route: 0.210, 34.884%; tC2Q: 0.144, 23.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_q0[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>A_q0[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R5C37[2][A]</td>
<td style=" font-weight:bold;">A_q0[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.424</td>
<td>0.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>vectOut[1][1]_DFFE_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.572</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][1]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.799</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[1]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C37[1][B]</td>
<td>u_test.out_accum2_fu_46[1]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 24.026%; route: 0.324, 52.597%; tC2Q: 0.144, 23.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[7]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>1.624</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.783</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[8]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>u_test.out_accum2_fu_46[8]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 33.882%; route: 0.258, 42.434%; tC2Q: 0.144, 23.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_test.out_accum2_fu_46[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.424</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>vectOut[1][0]_DFFE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>1.571</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][0]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.812</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">vectOut[1][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 22.777%; route: 0.351, 54.758%; tC2Q: 0.144, 22.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">u_test.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>ap_start_LUT3_I1/I0</td>
</tr>
<tr>
<td>1.632</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td style=" background: #97FFFF;">ap_start_LUT3_I1/F</td>
</tr>
<tr>
<td>1.710</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.096</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 46.606%; route: 0.150, 27.523%; tC2Q: 0.141, 25.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.402</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][B]</td>
<td>u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/I1</td>
</tr>
<tr>
<td>1.606</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R9C40[2][B]</td>
<td style=" background: #97FFFF;">u_test.flow_control_loop_delay_pipe_U.rewind_ap_ready_reg_LUT2_I1/F</td>
</tr>
<tr>
<td>1.851</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][B]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[2][B]</td>
<td>vectOut[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C40[2][B]</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 29.738%; route: 0.338, 49.271%; tC2Q: 0.144, 20.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_start_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td style=" font-weight:bold;">ap_start_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>ap_start_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.527, 78.539%; tC2Q: 0.144, 21.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_test.out_accum2_fu_46[7]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_test.out_accum2_fu_46[7]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.394</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>1.540</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>1.540</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>1.632</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][1]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1.889</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" font-weight:bold;">vectOut[2][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>vectOut[2][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.238, 33.333%; route: 0.335, 46.919%; tC2Q: 0.141, 19.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test.x1_fu_42[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_test.x1_fu_42[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_test.x1_fu_42[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.390</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>u_test.x1_fu_42[0]_DFFE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.645</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C37[1][B]</td>
<td style=" background: #97FFFF;">u_test.x1_fu_42[0]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_test.x1_fu_42[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT61[A]</td>
<td>u_test.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_test.x1_fu_42[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_test.x1_fu_42[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 36.638%; route: 0.300, 43.103%; tC2Q: 0.141, 20.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_q0[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>A_q0[0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>A_q0[0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_q0[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>A_q0[1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>A_q0[1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>47</td>
<td>clk_emu_IBUF_I_O</td>
<td>992.692</td>
<td>1.354</td>
</tr>
<tr>
<td>26</td>
<td>u_test.out_accum2_fu_46[6]</td>
<td>996.110</td>
<td>0.675</td>
</tr>
<tr>
<td>26</td>
<td>A_q0[6]</td>
<td>996.133</td>
<td>0.704</td>
</tr>
<tr>
<td>22</td>
<td>A_q0[5]</td>
<td>994.972</td>
<td>0.906</td>
</tr>
<tr>
<td>20</td>
<td>u_test.ap_clk</td>
<td>994.182</td>
<td>1.337</td>
</tr>
<tr>
<td>19</td>
<td>u_test.flow_control_loop_delay_pipe_U.ap_loop_init_LUT2_I0_F</td>
<td>995.854</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>u_test.out_accum2_fu_46[5]</td>
<td>995.259</td>
<td>0.535</td>
</tr>
<tr>
<td>17</td>
<td>A_q0[2]</td>
<td>993.778</td>
<td>0.712</td>
</tr>
<tr>
<td>17</td>
<td>A_q0[3]</td>
<td>992.692</td>
<td>1.723</td>
</tr>
<tr>
<td>15</td>
<td>A_q0[4]</td>
<td>994.944</td>
<td>1.493</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C37</td>
<td>30.56%</td>
</tr>
<tr>
<td>R8C37</td>
<td>27.78%</td>
</tr>
<tr>
<td>R8C39</td>
<td>26.39%</td>
</tr>
<tr>
<td>R6C37</td>
<td>25.00%</td>
</tr>
<tr>
<td>R7C38</td>
<td>25.00%</td>
</tr>
<tr>
<td>R9C40</td>
<td>25.00%</td>
</tr>
<tr>
<td>R9C39</td>
<td>23.61%</td>
</tr>
<tr>
<td>R7C35</td>
<td>22.22%</td>
</tr>
<tr>
<td>R8C38</td>
<td>19.44%</td>
</tr>
<tr>
<td>R7C36</td>
<td>19.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
