{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "PSK_Signal_Extend": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/PSK_Signal_Extend.v:11.1-39.10"
      },
      "parameter_default_values": {
        "I_WIDTH": "00000000000000000000000000001100",
        "O_WIDTH": "00000000000000000000000000010000",
        "USE_I_STRM": "00000000000000000000000000000001"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DAC_I": {
          "direction": "input",
          "signed": 1,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ]
        },
        "DAC_Q": {
          "direction": "input",
          "signed": 1,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "is_bpsk": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "PSK_signal": {
          "direction": "output",
          "signed": 1,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 ]
        },
        "is_bpsk_out": {
          "direction": "output",
          "bits": [ 44 ]
        }
      },
      "cells": {
        "$procdff$3": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:26.7-28.10"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "0", "0", "0", "0", 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ],
            "Q": [ 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 ]
          }
        },
        "$procdff$4": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:36.3-38.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 27 ],
            "Q": [ 44 ]
          }
        }
      },
      "netnames": {
        "$0\\PSK_signal[15:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:26.7-28.10"
          }
        },
        "$0\\is_bpsk_out[0:0]": {
          "hide_name": 1,
          "bits": [ 27 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:36.3-38.6"
          }
        },
        "DAC_I": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:17.35-17.40"
          }
        },
        "DAC_Q": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:18.35-18.40"
          }
        },
        "PSK_signal": {
          "hide_name": 0,
          "bits": [ 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:20.35-20.45"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:16.35-16.38"
          }
        },
        "is_bpsk": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:19.35-19.42"
          }
        },
        "is_bpsk_out": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "{workspace}/verilog/PSK_Signal_Extend.v:21.35-21.46"
          }
        }
      }
    }
  }
}
