{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620646735958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620646735958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 19:38:55 2021 " "Processing started: Mon May 10 19:38:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620646735958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620646735958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir -c fir " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620646735958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1620646736352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/bishe/alu/add.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/bishe/alu/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "../alu/add.v" "" { Text "C:/intelFPGA_lite/workary/bishe/alu/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620646736407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620646736407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_top " "Found entity 1: fir_top" {  } { { "fir_top.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620646736410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620646736410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620646736412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620646736412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/workary/bishe/alu/mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/bishe/alu/mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "../alu/mul.v" "" { Text "C:/intelFPGA_lite/workary/bishe/alu/mul.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620646736415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620646736415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir " "Elaborating entity \"fir\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620646736446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul mul:ver\[0\].mul1 " "Elaborating entity \"mul\" for hierarchy \"mul:ver\[0\].mul1\"" {  } { { "fir.v" "ver\[0\].mul1" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mul:ver\[0\].mul1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mul:ver\[0\].mul1\|lpm_mult:lpm_mult_component\"" {  } { { "../alu/mul.v" "lpm_mult_component" { Text "C:/intelFPGA_lite/workary/bishe/alu/mul.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:ver\[0\].mul1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mul:ver\[0\].mul1\|lpm_mult:lpm_mult_component\"" {  } { { "../alu/mul.v" "" { Text "C:/intelFPGA_lite/workary/bishe/alu/mul.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646736640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul:ver\[0\].mul1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mul:ver\[0\].mul1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 9 " "Parameter \"lpm_widthb\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 25 " "Parameter \"lpm_widthp\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736641 ""}  } { { "../alu/mul.v" "" { Text "C:/intelFPGA_lite/workary/bishe/alu/mul.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1620646736641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d7n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d7n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d7n " "Found entity 1: mult_d7n" {  } { { "db/mult_d7n.tdf" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/db/mult_d7n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620646736740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620646736740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_d7n mul:ver\[0\].mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated " "Elaborating entity \"mult_d7n\" for hierarchy \"mul:ver\[0\].mul1\|lpm_mult:lpm_mult_component\|mult_d7n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add1 " "Elaborating entity \"add\" for hierarchy \"add:add1\"" {  } { { "fir.v" "add1" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620646736820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620646737756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620646738203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738203 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "56 " "Design contains 56 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg0\[9\] " "No output dependent on input pin \"fir_reg_reg0\[9\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg0\[10\] " "No output dependent on input pin \"fir_reg_reg0\[10\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg0\[11\] " "No output dependent on input pin \"fir_reg_reg0\[11\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg0\[12\] " "No output dependent on input pin \"fir_reg_reg0\[12\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg0\[13\] " "No output dependent on input pin \"fir_reg_reg0\[13\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg0\[14\] " "No output dependent on input pin \"fir_reg_reg0\[14\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg0\[15\] " "No output dependent on input pin \"fir_reg_reg0\[15\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg1\[9\] " "No output dependent on input pin \"fir_reg_reg1\[9\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg1\[10\] " "No output dependent on input pin \"fir_reg_reg1\[10\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg1\[11\] " "No output dependent on input pin \"fir_reg_reg1\[11\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg1\[12\] " "No output dependent on input pin \"fir_reg_reg1\[12\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg1\[13\] " "No output dependent on input pin \"fir_reg_reg1\[13\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg1\[14\] " "No output dependent on input pin \"fir_reg_reg1\[14\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg1\[15\] " "No output dependent on input pin \"fir_reg_reg1\[15\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg2\[9\] " "No output dependent on input pin \"fir_reg_reg2\[9\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg2\[10\] " "No output dependent on input pin \"fir_reg_reg2\[10\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg2\[11\] " "No output dependent on input pin \"fir_reg_reg2\[11\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg2\[12\] " "No output dependent on input pin \"fir_reg_reg2\[12\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg2\[13\] " "No output dependent on input pin \"fir_reg_reg2\[13\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg2\[14\] " "No output dependent on input pin \"fir_reg_reg2\[14\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg2\[15\] " "No output dependent on input pin \"fir_reg_reg2\[15\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg3\[9\] " "No output dependent on input pin \"fir_reg_reg3\[9\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg3\[10\] " "No output dependent on input pin \"fir_reg_reg3\[10\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg3\[11\] " "No output dependent on input pin \"fir_reg_reg3\[11\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg3\[12\] " "No output dependent on input pin \"fir_reg_reg3\[12\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg3\[13\] " "No output dependent on input pin \"fir_reg_reg3\[13\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg3\[14\] " "No output dependent on input pin \"fir_reg_reg3\[14\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg3\[15\] " "No output dependent on input pin \"fir_reg_reg3\[15\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg4\[9\] " "No output dependent on input pin \"fir_reg_reg4\[9\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg4\[10\] " "No output dependent on input pin \"fir_reg_reg4\[10\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg4\[11\] " "No output dependent on input pin \"fir_reg_reg4\[11\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg4[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg4\[12\] " "No output dependent on input pin \"fir_reg_reg4\[12\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg4[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg4\[13\] " "No output dependent on input pin \"fir_reg_reg4\[13\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg4[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg4\[14\] " "No output dependent on input pin \"fir_reg_reg4\[14\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg4[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg4\[15\] " "No output dependent on input pin \"fir_reg_reg4\[15\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg5\[9\] " "No output dependent on input pin \"fir_reg_reg5\[9\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg5[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg5\[10\] " "No output dependent on input pin \"fir_reg_reg5\[10\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg5\[11\] " "No output dependent on input pin \"fir_reg_reg5\[11\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg5[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg5\[12\] " "No output dependent on input pin \"fir_reg_reg5\[12\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg5[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg5\[13\] " "No output dependent on input pin \"fir_reg_reg5\[13\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg5[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg5\[14\] " "No output dependent on input pin \"fir_reg_reg5\[14\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg5[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg5\[15\] " "No output dependent on input pin \"fir_reg_reg5\[15\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg5[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg6\[9\] " "No output dependent on input pin \"fir_reg_reg6\[9\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg6[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg6\[10\] " "No output dependent on input pin \"fir_reg_reg6\[10\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg6[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg6\[11\] " "No output dependent on input pin \"fir_reg_reg6\[11\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg6[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg6\[12\] " "No output dependent on input pin \"fir_reg_reg6\[12\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg6[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg6\[13\] " "No output dependent on input pin \"fir_reg_reg6\[13\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg6[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg6\[14\] " "No output dependent on input pin \"fir_reg_reg6\[14\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg6[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg6\[15\] " "No output dependent on input pin \"fir_reg_reg6\[15\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg6[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg7\[9\] " "No output dependent on input pin \"fir_reg_reg7\[9\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg7[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg7\[10\] " "No output dependent on input pin \"fir_reg_reg7\[10\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg7[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg7\[11\] " "No output dependent on input pin \"fir_reg_reg7\[11\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg7[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg7\[12\] " "No output dependent on input pin \"fir_reg_reg7\[12\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg7[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg7\[13\] " "No output dependent on input pin \"fir_reg_reg7\[13\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg7[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg7\[14\] " "No output dependent on input pin \"fir_reg_reg7\[14\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg7[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fir_reg_reg7\[15\] " "No output dependent on input pin \"fir_reg_reg7\[15\]\"" {  } { { "fir.v" "" { Text "C:/intelFPGA_lite/workary/bishe/fir/fir.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620646738304 "|fir|fir_reg_reg7[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1620646738304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "518 " "Implemented 518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "147 " "Implemented 147 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620646738308 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620646738308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "338 " "Implemented 338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620646738308 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1620646738308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620646738308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620646738347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 19:38:58 2021 " "Processing ended: Mon May 10 19:38:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620646738347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620646738347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620646738347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620646738347 ""}
