Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a73c5940f3e9493296d2d1d3fe4c1ebd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MultiCycleCPU_behav xil_defaultlib.sim_MultiCycleCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/MultiCycleCPU.v:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Decoder24
Compiling module xil_defaultlib.RAM_1Kx16_default
Compiling module xil_defaultlib.DataMemory_4Kx32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MultiCycleCPU
Compiling module xil_defaultlib.sim_MultiCycleCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MultiCycleCPU_behav
