
---------- Begin Simulation Statistics ----------
final_tick                               3534697810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58632                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702264                       # Number of bytes of host memory used
host_op_rate                                    58822                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40165.50                       # Real time elapsed on the host
host_tick_rate                               88003338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354999020                       # Number of instructions simulated
sim_ops                                    2362607932                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.534698                       # Number of seconds simulated
sim_ticks                                3534697810000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.226214                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293644500                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           336647079                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19573684                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462973094                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39801846                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40410853                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          609007                       # Number of indirect misses.
system.cpu0.branchPred.lookups              589680266                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3970872                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801845                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13816046                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555058959                       # Number of branches committed
system.cpu0.commit.bw_lim_events             71652867                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419478                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113502601                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224923094                       # Number of instructions committed
system.cpu0.commit.committedOps            2228730250                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4366686968                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.510394                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.323145                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3349793954     76.71%     76.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    578146049     13.24%     89.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    147993646      3.39%     93.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    153766180      3.52%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     32855360      0.75%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     14233636      0.33%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10231119      0.23%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8014157      0.18%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     71652867      1.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4366686968                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44166023                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151022933                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691568053                       # Number of loads committed
system.cpu0.commit.membars                    7608887                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608893      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238846219     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695369890     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264786962     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228730250                       # Class of committed instruction
system.cpu0.commit.refs                     960156880                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224923094                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228730250                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.172556                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.172556                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            743168908                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5782123                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           292173055                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2377778231                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1998059584                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1621907721                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13837123                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18552237                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11966941                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  589680266                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                425001448                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2401897019                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5944726                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2407333607                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          354                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39189632                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.083540                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1967447975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         333446346                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.341045                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4388940277                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.549369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869590                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2693605133     61.37%     61.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1257015202     28.64%     90.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               230327638      5.25%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168732893      3.84%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24497820      0.56%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6908128      0.16%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  234063      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612863      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6537      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4388940277                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                     2669752509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14030126                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               569257083                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.328637                       # Inst execution rate
system.cpu0.iew.exec_refs                  1011758258                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 281332569                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              589379836                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            732084324                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3814201                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6648169                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           283996424                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2342185252                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            730425689                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10837535                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2319745785                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3863056                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             22985841                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13837123                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             31175174                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       304008                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        39538445                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        62332                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        20834                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9226128                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     40516271                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15407597                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         20834                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2030687                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11999439                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1026954086                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2302147078                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.853999                       # average fanout of values written-back
system.cpu0.iew.wb_producers                877017913                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.326144                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2302305997                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2836512391                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1468965964                       # number of integer regfile writes
system.cpu0.ipc                              0.315203                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.315203                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611846      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1284124498     55.10%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18339082      0.79%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802511      0.16%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           738784528     31.70%     88.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          277920802     11.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2330583321                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8552755                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003670                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 968781     11.33%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     11.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               7023934     82.12%     93.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               560038      6.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2331524174                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9059035101                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2302147026                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2455659378                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2330755132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2330583321                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11430120                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113454998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           375538                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         10642                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     44231881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4388940277                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.531013                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.808688                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2711597866     61.78%     61.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1188214044     27.07%     88.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          376992213      8.59%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           73445099      1.67%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           29736318      0.68%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5949076      0.14%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2032906      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             620574      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             352181      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4388940277                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.330172                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         56762454                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9218881                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           732084324                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          283996424                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      7058692786                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10703883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              648477826                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421398867                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26530892                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              2014587121                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              35586266                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                66999                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2889337650                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2360948456                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1513404008                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1614898760                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34427025                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13837123                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             96922387                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                92005136                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2889337597                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        217060                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8876                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55163894                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6637229785                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4706789411                       # The number of ROB writes
system.cpu0.timesIdled                       78007576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.564971                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18220644                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19473788                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1783370                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33152323                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            913553                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         930949                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17396                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36387248                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48163                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1383786                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518930                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3669640                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405414                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16127577                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130075926                       # Number of instructions committed
system.cpu1.commit.committedOps             133877682                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    710792442                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.188350                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.871175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    656690835     92.39%     92.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26634206      3.75%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8689541      1.22%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8580798      1.21%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2004979      0.28%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       685501      0.10%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3541135      0.50%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       295807      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3669640      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    710792442                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457337                       # Number of function calls committed.
system.cpu1.commit.int_insts                125281812                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891589                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457280     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693166     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123812      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133877682                       # Class of committed instruction
system.cpu1.commit.refs                      48816990                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130075926                       # Number of Instructions Simulated
system.cpu1.committedOps                    133877682                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.495832                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.495832                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            632763894                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417464                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17490233                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156126665                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21169251                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49514152                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1385718                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1126503                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8926505                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36387248                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21185953                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    689437580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               143672                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157626962                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3570604                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050900                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22536637                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19134197                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220496                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         713759520                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226167                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.671664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               617599820     86.53%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54629240      7.65%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25244107      3.54%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10840859      1.52%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3507996      0.49%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1870186      0.26%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65830      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     706      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     776      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           713759520                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1115981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1524705                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31779251                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203128                       # Inst execution rate
system.cpu1.iew.exec_refs                    52331948                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12319620                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              532011475                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40402534                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802237                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1108699                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12628077                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149991180                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40012328                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1442418                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145211170                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3345017                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12638634                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1385718                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             20285522                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       105732                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1153853                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32386                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2329                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5684                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3510945                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       702676                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2329                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       533225                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991480                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84390678                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143930988                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842766                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71121587                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201337                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143976959                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180452386                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96853576                       # number of integer regfile writes
system.cpu1.ipc                              0.181956                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.181956                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603386      5.18%      5.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86270482     58.83%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44219544     30.15%     94.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8560029      5.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146653588                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4469674                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030478                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 908488     20.33%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3128948     70.00%     90.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               432236      9.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143519862                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1011919694                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143930976                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        166106607                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138585525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146653588                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405655                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16113497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           383350                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           241                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6855820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    713759520                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.205466                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.679751                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          625787468     87.67%     87.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56227972      7.88%     95.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17753976      2.49%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5951117      0.83%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5432340      0.76%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             980793      0.14%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1137379      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             301086      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             187389      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      713759520                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205146                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23883425                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2313521                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40402534                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12628077                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       714875501                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  6354513709                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              579777635                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331106                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25369581                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24447970                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5547337                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                95728                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191634511                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153688947                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103362636                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53046782                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23136846                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1385718                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             55071256                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14031530                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191634499                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30159                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 50035446                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   857127827                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302987515                       # The number of ROB writes
system.cpu1.timesIdled                          17981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         14457605                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5211269                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            24025011                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              69668                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3921832                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     42055895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      84053814                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       278173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        83939                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    125205001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     32822267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    250397176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32906206                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           36717223                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5843827                       # Transaction distribution
system.membus.trans_dist::CleanEvict         36153962                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5337121                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5337117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      36717223                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1044                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    126108151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              126108151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3065482688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3065482688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          42056022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                42056022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            42056022                       # Request fanout histogram
system.membus.respLayer1.occupancy       223995550064                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        119199435742                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1070388800                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1109186916.476637                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        85500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2454110000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3529345866000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5351944000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    358930800                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       358930800                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    358930800                       # number of overall hits
system.cpu0.icache.overall_hits::total      358930800                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66070648                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66070648                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66070648                       # number of overall misses
system.cpu0.icache.overall_misses::total     66070648                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 2480015082497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 2480015082497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 2480015082497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 2480015082497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    425001448                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    425001448                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    425001448                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    425001448                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.155460                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.155460                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.155460                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.155460                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37535.806861                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37535.806861                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37535.806861                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37535.806861                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2463                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.575000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62218628                       # number of writebacks
system.cpu0.icache.writebacks::total         62218628                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3851986                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3851986                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3851986                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3851986                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62218662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62218662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62218662                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62218662                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 2120000826999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 2120000826999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 2120000826999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 2120000826999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.146396                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.146396                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.146396                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.146396                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 34073.391469                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34073.391469                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 34073.391469                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34073.391469                       # average overall mshr miss latency
system.cpu0.icache.replacements              62218628                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    358930800                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      358930800                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66070648                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66070648                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 2480015082497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 2480015082497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    425001448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    425001448                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.155460                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.155460                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37535.806861                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37535.806861                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3851986                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3851986                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62218662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62218662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 2120000826999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 2120000826999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.146396                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.146396                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 34073.391469                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34073.391469                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999984                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          421149205                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62218628                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.768860                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999984                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        912221556                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       912221556                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    845058890                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       845058890                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    845058890                       # number of overall hits
system.cpu0.dcache.overall_hits::total      845058890                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    100038604                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     100038604                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    100038604                       # number of overall misses
system.cpu0.dcache.overall_misses::total    100038604                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3245176489535                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3245176489535                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3245176489535                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3245176489535                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    945097494                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    945097494                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    945097494                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    945097494                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105850                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105850                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105850                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105850                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32439.242050                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32439.242050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32439.242050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32439.242050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24622359                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2406644                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           314240                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          23920                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    78.355267                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.612207                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     59246324                       # number of writebacks
system.cpu0.dcache.writebacks::total         59246324                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     42253406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     42253406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     42253406                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     42253406                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     57785198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     57785198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     57785198                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     57785198                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1517513263221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1517513263221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1517513263221                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1517513263221                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.061142                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061142                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.061142                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061142                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26261.279977                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26261.279977                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26261.279977                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26261.279977                       # average overall mshr miss latency
system.cpu0.dcache.replacements              59246324                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    595786474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      595786474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     84529915                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     84529915                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2334679383000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2334679383000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    680316389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    680316389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.124251                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.124251                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27619.563831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27619.563831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     32884192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     32884192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51645723                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51645723                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1265552356500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1265552356500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075914                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075914                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24504.494912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24504.494912                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249272416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249272416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15508689                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15508689                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 910497106535                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 910497106535                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264781105                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264781105                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058572                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058572                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58708.837771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58708.837771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9369214                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9369214                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6139475                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6139475                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 251960906721                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 251960906721                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41039.487370                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41039.487370                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2757                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12606000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12606000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.464141                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.464141                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4572.361262                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4572.361262                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2741                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2741                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002694                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002694                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 70062.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70062.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       799500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       799500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5876                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027910                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027910                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4875                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4875                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       636500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       636500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027910                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027910                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3881.097561                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3881.097561                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333687                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333687                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468158                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468158                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130594376500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130594376500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801845                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801845                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386170                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386170                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88951.173171                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88951.173171                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468158                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468158                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129126218500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129126218500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386170                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386170                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87951.173171                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87951.173171                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997326                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          906654152                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         59253103                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.301378                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997326                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999916                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999916                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1957075445                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1957075445                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            43207126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            49265944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16764                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              532202                       # number of demand (read+write) hits
system.l2.demand_hits::total                 93022036                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           43207126                       # number of overall hits
system.l2.overall_hits::.cpu0.data           49265944                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16764                       # number of overall hits
system.l2.overall_hits::.cpu1.data             532202                       # number of overall hits
system.l2.overall_hits::total                93022036                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          19011535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9978746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3166503                       # number of demand (read+write) misses
system.l2.demand_misses::total               32164302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         19011535                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9978746                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7518                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3166503                       # number of overall misses
system.l2.overall_misses::total              32164302                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 1568345764486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1014754210156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    791449484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 344637624062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2928529048188                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 1568345764486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1014754210156                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    791449484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 344637624062                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2928529048188                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62218661                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        59244690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3698705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            125186338                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62218661                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       59244690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3698705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           125186338                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.305560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.168433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.309612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256931                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.305560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.168433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.309612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256931                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82494.431117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101691.556249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 105273.940410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108838.559149                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91049.047114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82494.431117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101691.556249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 105273.940410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108838.559149                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91049.047114                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             591141                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     18392                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.141203                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9760629                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5843827                       # number of writebacks
system.l2.writebacks::total                   5843827                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         151728                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              161993                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        151728                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             161993                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     19011503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9827018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3156314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          32002309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     19011503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9827018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3156314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10244779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         42247088                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 1378229673986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 905222783604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    714638985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 312304804146                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2596471900721                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 1378229673986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 905222783604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    714638985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 312304804146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 997618374210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3594090274931                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.305560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.165872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.307800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.853357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255637                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.305560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.165872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.307800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.853357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.337474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72494.514189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92115.714411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95616.669120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98946.050408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81133.892580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72494.514189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92115.714411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95616.669120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98946.050408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97378.223016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85073.088941                       # average overall mshr miss latency
system.l2.replacements                       74597403                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     16441374                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16441374                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     16441374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16441374                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108471671                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108471671                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108471671                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108471671                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10244779                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10244779                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 997618374210                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 997618374210                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97378.223016                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97378.223016                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.739130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883117                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5303.921569                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3977.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1022500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       331000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1353500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.739130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.883117                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20049.019608                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19470.588235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19904.411765                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       103000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       296000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       399000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19733.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19950                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4422193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           278200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4700393                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3190531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2222037                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5412568                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 318063407673                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 237073714526                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  555137122199                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7612724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10112961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.419105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.535211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99689.803256                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106692.064320                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102564.461490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70155                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6137                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76292                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3120376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2215900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5336276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 280975522341                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 214385205567                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 495360727908                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.409890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.886276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.527667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90045.405535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96748.592250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92828.918127                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      43207126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           43223890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     19011535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         19019053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 1568345764486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    791449484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 1569137213970                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62218661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62242943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.305560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.309612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.305562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82494.431117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 105273.940410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82503.435580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     19011503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     19018977                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 1378229673986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    714638985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1378944312971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.305560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.307800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.305560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72494.514189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95616.669120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72503.600639                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44843751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       254002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          45097753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6788215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       944466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7732681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 696690802483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 107563909536                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 804254712019                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51631966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1198468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      52830434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.131473                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.788061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.146368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102632.400783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113888.598992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104007.227509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        81573                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4052                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        85625                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6706642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       940414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7647056                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 624247261263                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  97919598579                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 722166859842                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.129893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.784680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93078.959823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104123.926886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94437.239618                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          108                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               114                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1225                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1268                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19376981                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       718494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20095475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1333                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1382                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.918980                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.877551                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.917511                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15817.943673                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16709.162791                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15848.166404                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          218                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          226                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1007                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1042                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19939482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       733991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20673473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.755439                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.753980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19800.875869                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20971.171429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19840.185221                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999972                       # Cycle average of tags in use
system.l2.tags.total_refs                   259985593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  74597741                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.485167                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.400540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.868162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.021424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.479825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.225554                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.584383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.191024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2075404765                       # Number of tag accesses
system.l2.tags.data_accesses               2075404765                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst    1216736192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     629009344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        478336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     202009408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    643244480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2691477760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst   1216736192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       478336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    1217214528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    374004928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       374004928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       19011503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9828271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3156397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10050695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            42054340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5843827                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5843827                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        344226369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        177952792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           135326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         57150404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    181980049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             761444939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    344226369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       135326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        344361695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105809591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105809591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105809591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       344226369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       177952792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          135326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        57150404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    181980049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            867254530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5454651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  19011503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9415409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3081217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10037446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018816874252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335075                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335075                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            79513234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5131821                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    42054340                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5843827                       # Number of write requests accepted
system.mem_ctrls.readBursts                  42054340                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5843827                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 501291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                389176                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            813191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            831470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            834534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1037243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8304972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12924193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4775556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            946025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            904189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1210334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           894798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           877241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           850486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           847943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           855623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4645251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            289468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            340562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            394613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            405982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            409328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            375394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            402352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           359082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           353361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           321470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           316321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           308396                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1174255747171                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               207765245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1953375415921                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28259.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47009.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 26047868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2928597                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              42054340                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5843827                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                26491391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4374244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1625494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1304581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1075016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  859769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  707480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  634616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  583656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  546237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 592450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1008536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 531622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 373297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 322708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 257709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 185481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  72133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  31691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 295861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 334452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 333617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 333101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 332855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 345156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 335623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 336637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 331519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  15119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     18031201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    166.849040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.135318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.640944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10000241     55.46%     55.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5343363     29.63%     85.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       519713      2.88%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       304481      1.69%     89.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       515420      2.86%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       704302      3.91%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        99413      0.55%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        98670      0.55%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       445598      2.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     18031201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.011162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.336196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    786.943856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       335070    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335075                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.258847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.852741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296285     88.42%     88.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4821      1.44%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21082      6.29%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8096      2.42%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3038      0.91%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              999      0.30%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              458      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              177      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               74      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               30      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335075                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2659395136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32082624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349096384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2691477760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            374004928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       752.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    761.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3534697701000                       # Total gap between requests
system.mem_ctrls.avgGap                      73796.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst   1216736192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    602586176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       478336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    197197888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    642396544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349096384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 344226368.816518425941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 170477423.641485214233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 135325.854065018357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 55789178.764336861670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 181740159.564022243023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98762723.934242069721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     19011503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9828271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3156397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10050695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5843827                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 595706677940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 498149182420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    400057173                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 182031560358                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 677087938030                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 85785438650425                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31334.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50685.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53526.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57670.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67367.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14679667.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          29709604260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15791006385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         79153076100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14320083420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     279025662240.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1529097484620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      69662919360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2016759836385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        570.560751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 165970081151                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 118031160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3250696568849                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          99033270840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          52637401410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        217535693760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14153090400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     279025662240.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1578522548280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28041813120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2268949480050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.907626                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57414527115                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 118031160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3359252122885                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    36101142221.590912                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   178319193620.261780                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     93.18%     93.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8e+11-8.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1391929937000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   357797294500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 3176900515500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21159401                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21159401                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21159401                       # number of overall hits
system.cpu1.icache.overall_hits::total       21159401                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26552                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26552                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26552                       # number of overall misses
system.cpu1.icache.overall_misses::total        26552                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1107298000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1107298000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1107298000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1107298000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21185953                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21185953                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21185953                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21185953                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001253                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001253                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001253                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001253                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41702.997891                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41702.997891                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41702.997891                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41702.997891                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24250                       # number of writebacks
system.cpu1.icache.writebacks::total            24250                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2270                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2270                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24282                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24282                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24282                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24282                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1011577500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1011577500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1011577500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1011577500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001146                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001146                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41659.562639                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41659.562639                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41659.562639                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41659.562639                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24250                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21159401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21159401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26552                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26552                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1107298000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1107298000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21185953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21185953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41702.997891                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41702.997891                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24282                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24282                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1011577500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1011577500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41659.562639                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41659.562639                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.127399                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20702833                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24250                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           853.725072                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359689500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.127399                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972731                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972731                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42396188                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42396188                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36506201                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36506201                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36506201                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36506201                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10049404                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10049404                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10049404                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10049404                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1066767555210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1066767555210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1066767555210                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1066767555210                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46555605                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46555605                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46555605                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46555605                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215858                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215858                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215858                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215858                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 106152.320596                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106152.320596                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 106152.320596                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106152.320596                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10117845                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1479486                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            97743                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          17133                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   103.514779                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.353003                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3698752                       # number of writebacks
system.cpu1.dcache.writebacks::total          3698752                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7693292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7693292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7693292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7693292                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2356112                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2356112                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2356112                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2356112                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 239175639473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 239175639473                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 239175639473                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 239175639473                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050609                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050609                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101512.848062                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101512.848062                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101512.848062                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101512.848062                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3698752                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32457842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32457842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5974390                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5974390                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 511893142000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 511893142000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38432232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38432232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.155453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155453                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85681.239758                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85681.239758                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4775367                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4775367                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1199023                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1199023                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 113258054500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 113258054500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94458.617141                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94458.617141                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4048359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4048359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4075014                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4075014                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 554874413210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 554874413210                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.501641                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.501641                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 136165.032368                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 136165.032368                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2917925                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2917925                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157089                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157089                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 125917584973                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 125917584973                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142439                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142439                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108822.730985                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108822.730985                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7827500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7827500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48921.875000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48921.875000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3440000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3440000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76444.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76444.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       899000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       899000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262806                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262806                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7618.644068                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7618.644068                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       781000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       781000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262806                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262806                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6618.644068                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6618.644068                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451740                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451740                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349837                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349837                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120540356000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120540356000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89299.934733                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89299.934733                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349837                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349837                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119190519000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119190519000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88299.934733                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88299.934733                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.419783                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42663252                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3705845                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.512422                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359701000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.419783                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.950618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.950618                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104422094                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104422094                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3534697810000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         115074437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     22285201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108746572                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        68753576                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18549204                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             360                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            641                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10126129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10126129                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62242943                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     52831495                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1382                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    186655949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    177745942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        72814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11103653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             375578358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7963986432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7583424896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3106048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473437056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            16023954432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        93161386                       # Total snoops (count)
system.tol2bus.snoopTraffic                 374915968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        218352828                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.152424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360500                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              185154484     84.80%     84.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33114404     15.17%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  83939      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          218352828                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       250389753550                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       88880201732                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93332291879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5559736285                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36459925                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7516                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3789622098500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 454362                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730580                       # Number of bytes of host memory used
host_op_rate                                   456660                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6050.69                       # Real time elapsed on the host
host_tick_rate                               42131434                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749202325                       # Number of instructions simulated
sim_ops                                    2763105777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.254924                       # Number of seconds simulated
sim_ticks                                254924288500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.440055                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26514883                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29980627                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           651284                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39680044                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3418614                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3425292                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6678                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55234867                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3059                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1885                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           573768                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50775140                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13209990                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12905961                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200748284                       # Number of instructions committed
system.cpu0.commit.committedOps             203895440                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    503700066                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.404795                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.445640                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    441895650     87.73%     87.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     23748280      4.71%     92.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12644910      2.51%     94.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5536930      1.10%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3219555      0.64%     96.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1412092      0.28%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1600663      0.32%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       431996      0.09%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13209990      2.62%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    503700066                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999364                       # Number of function calls committed.
system.cpu0.commit.int_insts                191309113                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45869151                       # Number of loads committed
system.cpu0.commit.membars                    4721169                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721300      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149006353     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870884     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219423      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203895440                       # Class of committed instruction
system.cpu0.commit.refs                      50090525                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200748284                       # Number of Instructions Simulated
system.cpu0.committedOps                    203895440                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.533273                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.533273                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            405898993                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77676                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25995941                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218759352                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20567455                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 73136565                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                574479                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               156587                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5547579                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55234867                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34630221                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    468447243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141628                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220923352                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           93                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1304016                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.108612                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36625677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29933497                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.434418                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         505725071                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.443071                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.848491                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               361727087     71.53%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                84505598     16.71%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47660821      9.42%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8572799      1.70%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  939220      0.19%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  725714      0.14%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17281      0.00%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575058      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1493      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           505725071                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      630                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     448                       # number of floating regfile writes
system.cpu0.idleCycles                        2825122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583947                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52740517                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.421868                       # Inst execution rate
system.cpu0.iew.exec_refs                    54511085                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4726363                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27454273                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49109904                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576754                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            90838                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4898681                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216623785                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49784722                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           348210                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214540948                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                454090                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             73230853                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                574479                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             74070496                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       610777                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          280137                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          397                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16385                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3240753                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       677307                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           397                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425764                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        158183                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                170651789                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212380364                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.732722                       # average fanout of values written-back
system.cpu0.iew.wb_producers                125040307                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.417619                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212486901                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               278043260                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155195330                       # number of integer regfile writes
system.cpu0.ipc                              0.394746                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.394746                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721712      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155443586     72.34%     74.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27440      0.01%     74.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49444      0.02%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                227      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                47      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49920139     23.23%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4726138      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            175      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214889157                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    735                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1433                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          690                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               771                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1235102                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005748                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1114773     90.26%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     11      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                119157      9.65%     99.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1124      0.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             211401812                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         936771083                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212379674                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        229351749                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210325492                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214889157                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298293                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12728348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            34028                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           919                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5714930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    505725071                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.424913                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.007891                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          389356130     76.99%     76.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           66341628     13.12%     90.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           28540100      5.64%     95.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7033380      1.39%     97.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7982683      1.58%     98.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2248962      0.44%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2932803      0.58%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             720251      0.14%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             569134      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      505725071                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.422553                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2541123                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          819379                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49109904                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4898681                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1092                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       508550193                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1298387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              103806844                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148753828                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2690672                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22906173                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              50392273                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               144398                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282979835                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217515815                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          159007282                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 75597956                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5196893                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                574479                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             61490087                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10253459                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              663                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282979172                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     241349532                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574759                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 20656208                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574641                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   707286875                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435734310                       # The number of ROB writes
system.cpu0.timesIdled                          86562                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  397                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.202161                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28058158                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31454572                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982888                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40955295                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3094990                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3095608                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             618                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56601436                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          491                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1519                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980971                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334821                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12549343                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20663910                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193455021                       # Number of instructions committed
system.cpu1.commit.committedOps             196602405                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    442005050                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.444797                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.496049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    380768373     86.15%     86.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23728850      5.37%     91.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13069485      2.96%     94.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6296490      1.42%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2926331      0.66%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       683420      0.15%     96.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1551359      0.35%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       431399      0.10%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12549343      2.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    442005050                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123282                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018824                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43433999                       # Number of loads committed
system.cpu1.commit.membars                    4721436                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721436      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144541081     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435518     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904194      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602405                       # Class of committed instruction
system.cpu1.commit.refs                      47339712                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193455021                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602405                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.303706                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.303706                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            338591880                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2140                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27260952                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             220693020                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20930824                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79563026                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981305                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3056                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5124249                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56601436                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34964608                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    408795126                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               100723                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224654662                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1966444                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.127005                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35412936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31153148                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.504090                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         445191284                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.511700                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.897299                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               299498895     67.27%     67.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84995705     19.09%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48532445     10.90%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9014907      2.02%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196855      0.04%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1378026      0.31%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     221      0.00%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573851      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     379      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           445191284                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         472113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1025989                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52750462                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.475185                       # Inst execution rate
system.cpu1.iew.exec_refs                    52019342                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3945970                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29367627                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48754211                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576059                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           142109                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4086614                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216996070                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             48073372                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           700618                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211772609                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                480814                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             49663845                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981305                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             50493310                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       268163                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1594                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5320212                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       180901                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            26                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       720549                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305440                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                168787555                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209989607                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.728151                       # average fanout of values written-back
system.cpu1.iew.wb_producers                122902762                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.471184                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     210235883                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               274533907                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153482257                       # number of integer regfile writes
system.cpu1.ipc                              0.434083                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.434083                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721751      2.22%      2.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155530013     73.20%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  86      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48276223     22.72%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945058      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             212473227                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1232918                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005803                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1183458     95.99%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 49443      4.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   17      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             208984394                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         871459546                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209989607                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        237389756                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210698420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                212473227                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297650                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20393665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            88890                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           504                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9283518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    445191284                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.477263                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.061092                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          330796731     74.30%     74.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           64240810     14.43%     88.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29243410      6.57%     95.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6970120      1.57%     96.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7508343      1.69%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1580158      0.35%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3625220      0.81%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             662181      0.15%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             564311      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      445191284                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.476757                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2411309                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          790771                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48754211                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4086614                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    315                       # number of misc regfile reads
system.cpu1.numCycles                       445663397                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    64082518                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               84119397                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777987                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2855984                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23205176                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              31305812                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               213035                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            284863274                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218713561                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159981234                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81572232                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5081481                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981305                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             42323664                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17203247                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       284863274                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     212989510                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574539                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16156219                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574527                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   646720657                       # The number of ROB reads
system.cpu1.rob.rob_writes                  437872389                       # The number of ROB writes
system.cpu1.timesIdled                           4975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5454187                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2030874                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8602597                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3204                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1117110                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10552082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21036631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       268492                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        68307                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7316786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6125793                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14632969                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6194100                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10357562                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505317                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9979372                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1016                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            775                       # Transaction distribution
system.membus.trans_dist::ReadExReq            192589                       # Transaction distribution
system.membus.trans_dist::ReadExResp           192589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10357562                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31586782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31586782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    707549952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               707549952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1551                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10551942                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10551942    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10551942                       # Request fanout histogram
system.membus.respLayer1.occupancy        55024161750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25115420222                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   254924288500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   254924288500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 84                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15457488.095238                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   18379610.873455                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     44564000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   254275074000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    649214500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34489596                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34489596                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34489596                       # number of overall hits
system.cpu0.icache.overall_hits::total       34489596                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       140625                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        140625                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       140625                       # number of overall misses
system.cpu0.icache.overall_misses::total       140625                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3237018999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3237018999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3237018999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3237018999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34630221                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34630221                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34630221                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34630221                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004061                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004061                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004061                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004061                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23018.801771                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23018.801771                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23018.801771                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23018.801771                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2002                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.611111                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       104554                       # number of writebacks
system.cpu0.icache.writebacks::total           104554                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        36072                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        36072                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        36072                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        36072                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       104553                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       104553                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       104553                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       104553                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2767381499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2767381499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2767381499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2767381499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26468.695293                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26468.695293                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26468.695293                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26468.695293                       # average overall mshr miss latency
system.cpu0.icache.replacements                104554                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34489596                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34489596                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       140625                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       140625                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3237018999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3237018999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34630221                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34630221                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004061                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004061                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23018.801771                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23018.801771                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        36072                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        36072                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       104553                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       104553                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2767381499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2767381499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26468.695293                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26468.695293                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34594405                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           104586                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           330.774721                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69364996                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69364996                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37730170                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37730170                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37730170                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37730170                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11180075                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11180075                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11180075                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11180075                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 783418153717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 783418153717                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 783418153717                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 783418153717                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48910245                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48910245                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48910245                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48910245                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.228584                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.228584                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.228584                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.228584                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70072.710041                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70072.710041                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70072.710041                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70072.710041                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     46010364                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           756795                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.796337                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4108311                       # number of writebacks
system.cpu0.dcache.writebacks::total          4108311                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7091299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7091299                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7091299                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7091299                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4088776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4088776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4088776                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4088776                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 356703915082                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 356703915082                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 356703915082                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 356703915082                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083598                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87239.779113                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87239.779113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87239.779113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87239.779113                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4108311                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36578337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36578337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9686211                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9686211                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 651999492000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 651999492000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46264548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46264548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.209366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.209366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67312.129789                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67312.129789                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5703798                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5703798                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3982413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3982413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 344934516500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 344934516500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086079                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086079                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86614.451213                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86614.451213                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1151833                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1151833                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1493864                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1493864                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 131418661717                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 131418661717                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645697                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645697                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.564639                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.564639                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87972.306527                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87972.306527                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1387501                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1387501                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106363                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106363                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11769398582                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11769398582                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040202                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040202                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 110653.127328                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 110653.127328                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553525                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553525                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20619                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20619                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    522176000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    522176000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1574144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1574144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25324.991513                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25324.991513                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20386                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20386                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    494626500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    494626500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012951                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012951                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24263.048170                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24263.048170                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573365                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573365                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          426                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          426                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3058000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3058000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573791                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573791                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000271                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000271                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7178.403756                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7178.403756                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          426                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          426                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2634000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2634000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000271                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6183.098592                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6183.098592                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        69000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        69000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            912                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          973                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          973                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     31967000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     31967000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1885                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1885                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.516180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.516180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32854.059609                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32854.059609                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          973                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          973                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     30994000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     30994000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.516180                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.516180                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31854.059609                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31854.059609                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996482                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44969671                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4109628                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.942516                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996482                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108229726                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108229726                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               84853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              646794                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 842                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              366438                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1098927                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              84853                       # number of overall hits
system.l2.overall_hits::.cpu0.data             646794                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                842                       # number of overall hits
system.l2.overall_hits::.cpu1.data             366438                       # number of overall hits
system.l2.overall_hits::total                 1098927                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19701                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3460993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3975                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2729000                       # number of demand (read+write) misses
system.l2.demand_misses::total                6213669                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19701                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3460993                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3975                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2729000                       # number of overall misses
system.l2.overall_misses::total               6213669                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1595959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 341418888330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    334569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 263159595999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     606509012329                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1595959000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 341418888330                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    334569000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 263159595999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    606509012329                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          104554                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4107787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095438                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7312596                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         104554                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4107787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095438                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7312596                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.188429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.842544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.825202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849721                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.188429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.842544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.825202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849721                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81009.035074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98647.667976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84168.301887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96430.779040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97608.838245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81009.035074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98647.667976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84168.301887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96430.779040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97608.838245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             261549                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14350                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.226411                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4156914                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505317                       # number of writebacks
system.l2.writebacks::total                    505317                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          55256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4906                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               60231                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         55256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4906                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              60231                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3405737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2724094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6153438                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3405737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2724094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4405169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10558607                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1398120001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 304009450403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    293660501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 235601532002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 541302762907                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1398120001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 304009450403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    293660501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 235601532002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 409228711254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 950531474161                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.188247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.829093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.814823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.880035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.841485                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.188247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.829093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.814823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.880035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.443893                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71035.463926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89263.924491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74817.962038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86488.033086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87967.533419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71035.463926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89263.924491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74817.962038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86488.033086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92897.391962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90024.325573                       # average overall mshr miss latency
system.l2.replacements                       16663437                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       561188                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           561188                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       561188                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       561188                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6487595                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6487595                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6487595                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6487595                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4405169                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4405169                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 409228711254                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 409228711254                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92897.391962                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92897.391962                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                132                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              159                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.904762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2070.175439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1803.030303                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1151000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1527500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2678500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.904762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.770833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.823899                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20192.982456                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20641.891892                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20446.564885                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               93                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        99000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        99000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.939394                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2062.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1064.516129                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       918500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       936500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1855000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.882353                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.979167                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.929293                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20411.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19925.531915                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20163.043478                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3920                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9827                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         100252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          96146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              196398                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11538343000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11079695500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22618038500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.944357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.960826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115093.394645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115238.236640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115164.301571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2132                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1663                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3795                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        98120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        94483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         192603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10394635500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10003663000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20398298500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.924274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.944207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.933946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105937.989197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105877.914545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105908.519078                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         84853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              85695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19701                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3975                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1595959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    334569000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1930528000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       104554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109371                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.188429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.825202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.216474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81009.035074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84168.301887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81539.449231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19682                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23607                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1398120001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    293660501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1691780502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.188247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.814823                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.215843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71035.463926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74817.962038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71664.358114                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       640887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       362518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1003405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3360741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2632854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5993595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 329880545330                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 252079900499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 581960445829                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4001628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6997000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.839843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.878974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98157.086586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95743.972320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97097.058748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        53124                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56367                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3307617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2629611                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5937228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 293614814903                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 225597869002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 519212683905                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.826568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.877891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.848539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88769.290672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85791.346706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87450.352910                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    18701883                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16663501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.122326                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.983334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.298887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.776688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.203185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.056047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.681859                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.390365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.043386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.526279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 131556549                       # Number of tag accesses
system.l2.tags.data_accesses                131556549                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1259648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     218019456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        251200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     174344256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    281335104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          675209664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1259648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       251200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1510848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32340288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32340288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3406554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2724129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4395861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10550151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505317                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505317                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4941263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        855232184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           985391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        683906022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1103602586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2648667445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4941263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       985391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5926654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      126862325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            126862325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      126862325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4941263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       855232184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          985391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       683906022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1103602586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2775529771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3401084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2720518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4388987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010028837250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30421                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30421                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17184339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473078                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10550151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505317                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10550151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505317                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15956                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3442                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            686357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            687391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            664230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            683927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            540512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            659957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            757232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            701566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            642700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            666422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           600110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           604511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           643175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           636745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           660850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           698510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30737                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 358833818169                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52670975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            556349974419                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34063.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52813.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7988428                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  474233                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10550151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505317                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2313262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1676860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1109022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  944475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  740088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  569700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  452600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  386485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  337523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  295047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 280973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 592792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 284525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 162270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 137633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 117573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  89486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  41991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2573404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.464745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.016364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.048618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1406813     54.67%     54.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       449045     17.45%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       112604      4.38%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70488      2.74%     79.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57308      2.23%     81.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47847      1.86%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41448      1.61%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33977      1.32%     86.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       353874     13.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2573404                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     346.277670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.430727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7468.294393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30405     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30421                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.497452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.469566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23470     77.15%     77.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              869      2.86%     80.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4601     15.12%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1121      3.68%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              193      0.63%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               95      0.31%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               59      0.19%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30421                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              674188480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1021184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32119616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               675209664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32340288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2644.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       126.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2648.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    126.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  254924260500                       # Total gap between requests
system.mem_ctrls.avgGap                      23058.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1259584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    217669376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       251200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    174113152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    280895168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32119616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4941012.123291657306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 853858913.486778259277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 985390.609416175750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 682999462.407051086426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1101876834.305649280548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 125996687.836200445890                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3406554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2724129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4395861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505317                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    583433373                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 163021966706                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    130431605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 122969941357                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 269644201378                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6265164582431                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29642.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47855.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33230.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45141.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61340.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12398483.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8876569380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4718012310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         36792584220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307296800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20123313600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106481357430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8222415360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       186521549100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        731.674295                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  20169448123                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8512400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 226242440377                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9497528040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5048055870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         38421568080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312459380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20123313600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107314735620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7520623200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       189238283790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        742.331321                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18305649996                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8512400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 228106238504                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                420                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    152098080.568720                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   304148504.954575                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          211    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    899331500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   222831593500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  32092695000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34959401                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34959401                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34959401                       # number of overall hits
system.cpu1.icache.overall_hits::total       34959401                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5207                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5207                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5207                       # number of overall misses
system.cpu1.icache.overall_misses::total         5207                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    378373500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    378373500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    378373500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    378373500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34964608                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34964608                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34964608                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34964608                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000149                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000149                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000149                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000149                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72666.314577                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72666.314577                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72666.314577                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72666.314577                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4817                       # number of writebacks
system.cpu1.icache.writebacks::total             4817                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          390                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          390                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          390                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          390                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4817                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4817                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4817                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4817                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    351700500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    351700500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    351700500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    351700500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73012.352086                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73012.352086                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73012.352086                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73012.352086                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4817                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34959401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34959401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    378373500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    378373500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34964608                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34964608                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72666.314577                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72666.314577                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          390                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          390                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4817                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4817                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    351700500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    351700500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73012.352086                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73012.352086                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35445068                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4849                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7309.768612                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69934033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69934033                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37634410                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37634410                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37634410                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37634410                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10473092                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10473092                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10473092                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10473092                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 720111418999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 720111418999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 720111418999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 720111418999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     48107502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48107502                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     48107502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48107502                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.217702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.217702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.217702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.217702                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68758.244366                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68758.244366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68758.244366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68758.244366                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     23776002                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5227                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           324659                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             82                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.233768                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.743902                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3094940                       # number of writebacks
system.cpu1.dcache.writebacks::total          3094940                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7400196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7400196                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7400196                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7400196                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3072896                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3072896                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3072896                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3072896                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 273872184500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 273872184500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 273872184500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 273872184500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063876                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063876                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063876                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063876                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89125.106902                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89125.106902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89125.106902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89125.106902                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3094940                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36780048                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36780048                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8997136                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8997136                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 591178785000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 591178785000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45777184                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45777184                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.196542                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.196542                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65707.441235                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65707.441235                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6024201                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6024201                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2972935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2972935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 262611589500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 262611589500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88334.117463                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88334.117463                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       854362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        854362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1475956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1475956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 128932633999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 128932633999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330318                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.633371                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.633371                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 87355.337150                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87355.337150                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1375995                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1375995                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99961                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99961                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11260595000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11260595000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042896                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042896                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112649.883455                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112649.883455                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550547                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550547                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23441                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23441                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    572163500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    572163500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573988                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014893                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014893                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24408.664306                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24408.664306                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23323                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23323                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    541393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    541393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014818                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014818                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23212.837114                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23212.837114                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573501                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573501                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          361                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          361                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2874500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2874500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573862                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000229                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000229                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7962.603878                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7962.603878                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          361                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2516500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2516500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000229                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6970.914127                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6970.914127                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       103500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       103500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       100500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       100500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          503                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            503                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1016                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1016                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     25599500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     25599500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1519                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1519                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.668861                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.668861                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25196.358268                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25196.358268                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1016                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1016                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     24583500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     24583500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.668861                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.668861                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24196.358268                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24196.358268                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.935797                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43858148                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3096798                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.162418                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.935797                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997994                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997994                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105610513                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105610513                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 254924288500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7108417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1066505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6751434                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16158120                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8113548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1027                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           782                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1809                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207316                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109371                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6999046                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       313662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12326780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9288130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21943023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13382912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    525830272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       616576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396184192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936013952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24781678                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32541376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         32096035                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.203563                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.407899                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25630791     79.86%     79.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6396937     19.93%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  68307      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32096035                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14630424359                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6166799654                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         156846968                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4647472698                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7250450                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
