# This is the QIP file for DSP Builder for Intel FPGAs system 'DF_fixp16_alu_av_FOC_Avalon_Regs'

set_global_assignment -name VHDL_FILE ./../../dsp_builder_gen/DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_safe_path.vhd
set_global_assignment -name VHDL_FILE ./../../dsp_builder_gen/DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs.vhd
