Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue Jan 10 19:31:22 2017
| Host             : tyh running 64-bit Ubuntu 16.04 LTS
| Command          : report_power -file pipeline_power_routed.rpt -pb pipeline_power_summary_routed.pb -rpx pipeline_power_routed.rpx
| Design           : pipeline
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.819 |
| Dynamic (W)              | 1.711 |
| Device Static (W)        | 0.109 |
| Total Off-Chip Power (W) | 0.614 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 79.5  |
| Junction Temperature (C) | 30.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.044 |       24 |       --- |             --- |
| Slice Logic              |     0.079 |    46032 |       --- |             --- |
|   LUT as Logic           |     0.063 |    16598 |     63400 |           26.18 |
|   CARRY4                 |     0.010 |     1920 |     15850 |           12.11 |
|   Register               |     0.005 |    17760 |    126800 |           14.01 |
|   LUT as Distributed RAM |    <0.001 |     2784 |     19000 |           14.65 |
|   F7/F8 Muxes            |    <0.001 |     1877 |     63400 |            2.96 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   LUT as Shift Register  |    <0.001 |       19 |     19000 |            0.10 |
|   Others                 |     0.000 |     2097 |       --- |             --- |
| Signals                  |     0.074 |    31850 |       --- |             --- |
| Block RAM                |     0.011 |     15.5 |       135 |           11.48 |
| MMCM                     |     0.178 |        2 |         6 |           33.33 |
| PLL                      |     0.090 |        1 |         6 |           16.67 |
| I/O                      |     0.547 |      115 |       210 |           54.76 |
| PHASER                   |     0.070 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     1.206 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.246 |       0.227 |      0.019 |
| Vccaux    |       1.800 |     0.246 |       0.228 |      0.018 |
| Vcco33    |       3.300 |     0.018 |       0.014 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.574 |       0.570 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                  | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_ddr_clock_gen                                                                                                                                    | cc0/dcg/inst/clk_out1_ddr_clock_gen                                                                                                                                                                                                     |             5.0 |
| clk_out2_ddr_clock_gen                                                                                                                                    | cc0/dcg/inst/clk_out2_ddr_clock_gen                                                                                                                                                                                                     |             9.2 |
| clk_pll_i                                                                                                                                                 | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                                              |            20.0 |
| clkfbout_ddr_clock_gen                                                                                                                                    | cc0/dcg/inst/clkfbout_ddr_clock_gen                                                                                                                                                                                                     |            10.0 |
| freq_refclk                                                                                                                                               | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                                            |             2.5 |
| iserdes_clkdiv                                                                                                                                            | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |            20.0 |
| iserdes_clkdiv_1                                                                                                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            20.0 |
| mem_refclk                                                                                                                                                | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                                             |             5.0 |
| oserdes_clk                                                                                                                                               | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             5.0 |
| oserdes_clk_1                                                                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             5.0 |
| oserdes_clk_2                                                                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             5.0 |
| oserdes_clk_3                                                                                                                                             | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             5.0 |
| oserdes_clkdiv                                                                                                                                            | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_1                                                                                                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            20.0 |
| oserdes_clkdiv_2                                                                                                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            20.0 |
| pll_clk3_out                                                                                                                                              | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                                           |            20.0 |
| pll_clkfbout                                                                                                                                              | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                                             |            80.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             5.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | inst_ci/ddr_ctrl_0/m70/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             5.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| pipeline                                                                                                |     1.097 |
|   breakpoint                                                                                            |    <0.001 |
|   cc0                                                                                                   |     0.063 |
|     dcg                                                                                                 |     0.063 |
|       inst                                                                                              |     0.063 |
|   cpu                                                                                                   |     0.152 |
|     EX_MEM                                                                                              |     0.002 |
|     Eut                                                                                                 |    <0.001 |
|     IDSLOT                                                                                              |    <0.001 |
|     ID_EX                                                                                               |     0.002 |
|     IF_ID                                                                                               |    <0.001 |
|     MD                                                                                                  |     0.143 |
|       div0                                                                                              |     0.079 |
|         U0                                                                                              |     0.079 |
|           i_synth                                                                                       |     0.079 |
|             i_nd_to_rdy                                                                                 |    <0.001 |
|             i_nonzero_fract.i_synth                                                                     |     0.079 |
|               i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                                           |     0.079 |
|                 i_sdivider.divider_blk                                                                  |     0.079 |
|                   div_loop[0].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[0].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[10].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[10].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[11].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[11].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[12].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[12].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[13].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[13].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[14].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[14].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[15].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[15].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[16].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[16].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[17].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[17].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[18].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[18].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[19].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[19].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[1].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[1].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[20].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[20].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[21].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[21].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[22].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[22].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[23].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[23].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[24].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[24].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[25].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[25].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[26].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[26].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[27].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[27].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[28].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[28].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[29].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[29].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[2].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[2].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[30].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[30].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[31].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[31].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[32].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[32].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[32].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[33].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[33].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[33].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[34].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[34].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[34].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[35].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[35].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[35].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[35].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[36].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[36].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[36].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[36].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[37].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[37].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[37].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[37].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[38].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[38].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[38].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[39].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[39].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[39].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[3].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[3].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[40].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[40].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[40].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[40].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[41].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[41].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[41].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[41].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[42].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[42].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[42].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[42].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[43].adder_gen.reg_req.adsu_mod                                               |     0.001 |
|                     add1                                                                                |     0.001 |
|                       no_pipelining.the_addsub                                                          |     0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[43].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[43].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[43].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[44].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[44].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[44].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[44].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[45].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[45].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[45].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[45].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[46].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[46].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[46].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[46].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[47].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[47].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[47].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[48].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[48].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[48].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[49].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[49].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[49].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[49].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[4].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[4].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[50].adder_gen.reg_req.adsu_mod                                               |     0.001 |
|                     add1                                                                                |     0.001 |
|                       no_pipelining.the_addsub                                                          |     0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[50].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[50].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[50].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[51].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[51].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[51].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[51].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[52].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[52].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[52].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[52].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[53].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[53].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[53].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[53].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[54].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[54].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[54].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[54].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[55].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[55].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[55].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[55].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[56].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[56].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[56].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[56].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[57].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[57].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[57].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[57].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[58].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[58].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[58].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[58].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[59].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[59].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[59].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[59].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[5].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[5].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[60].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[60].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[60].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[60].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[61].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[61].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[61].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[61].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[62].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[62].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[62].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[62].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[63].adder_gen.reg_req.adsu_mod                                               |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[63].divisor_gen.divisor_dc1.del_divisor_msbs                                 |    <0.001 |
|                   div_loop[63].num_stages.numerator_gen.del_numer                                       |    <0.001 |
|                   div_loop[63].quot_gen.quot_reg.i_div1.quot_out                                        |    <0.001 |
|                   div_loop[6].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[6].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[7].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[7].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[8].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[8].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   div_loop[9].adder_gen.reg_req.adsu_mod                                                |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|                   div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs                                  |    <0.001 |
|                   div_loop[9].num_stages.numerator_gen.del_numer                                        |    <0.001 |
|                   final_div.del_end_divisor                                                             |    <0.001 |
|                   reg_quot_out.reg_quot                                                                 |    <0.001 |
|                   remd_output.adsu_sel3                                                                 |    <0.001 |
|                     add1                                                                                |    <0.001 |
|                       no_pipelining.the_addsub                                                          |    <0.001 |
|                         i_q_simple.qreg                                                                 |    <0.001 |
|       mul0                                                                                              |     0.057 |
|         U0                                                                                              |     0.057 |
|           i_mult                                                                                        |     0.057 |
|             gLUT.gLUT_speed.iLUT                                                                        |     0.048 |
|     MEM_WB                                                                                              |    <0.001 |
|     PC                                                                                                  |    <0.001 |
|     adder2                                                                                              |    <0.001 |
|     adder_for_pc                                                                                        |    <0.001 |
|     alu                                                                                                 |    <0.001 |
|       controller                                                                                        |    <0.001 |
|     cp0                                                                                                 |     0.001 |
|     gpr                                                                                                 |     0.001 |
|     mux_0                                                                                               |    <0.001 |
|     mux_10                                                                                              |    <0.001 |
|     mux_11                                                                                              |    <0.001 |
|     mux_2                                                                                               |    <0.001 |
|     mux_3                                                                                               |    <0.001 |
|     mux_4                                                                                               |    <0.001 |
|     mux_5                                                                                               |    <0.001 |
|     mux_6                                                                                               |    <0.001 |
|     mux_7                                                                                               |    <0.001 |
|     mux_8                                                                                               |    <0.001 |
|     mux_9                                                                                               |    <0.001 |
|   inst_ci                                                                                               |     0.829 |
|     cache_way0/mem_dr/mem_reg_0_127_0_0                                                                 |    <0.001 |
|     cache_way0/mem_dr/mem_reg_0_127_0_0__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_0_0                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_0_0__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_10_10                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_10_10__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_11_11                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_11_11__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_12_12                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_12_12__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_13_13                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_13_13__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_14_14                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_14_14__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_15_15                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_15_15__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_16_16                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_16_16__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_17_17                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_17_17__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_18_18                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_18_18__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_19_19                                                               |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_19_19__0                                                            |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_1_1                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_1_1__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_2_2                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_2_2__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_3_3                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_3_3__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_4_4                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_4_4__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_5_5                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_5_5__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_6_6                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_6_6__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_7_7                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_7_7__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_8_8                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_8_8__0                                                              |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_9_9                                                                 |    <0.001 |
|     cache_way0/mem_tg/mem_reg_0_127_9_9__0                                                              |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w0/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w0/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w0/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w0/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w1/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w1/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w1/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w1/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w2/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w2/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w2/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w2/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w3/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w3/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w3/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w3/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w4/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w4/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w4/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w4/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w5/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w5/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w5/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w5/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w6/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w6/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w6/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w6/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w7/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w7/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w7/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way0/mem_w7/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_dr/mem_reg_0_127_0_0                                                                 |    <0.001 |
|     cache_way1/mem_dr/mem_reg_0_127_0_0__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_0_0                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_0_0__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_10_10                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_10_10__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_11_11                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_11_11__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_12_12                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_12_12__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_13_13                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_13_13__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_14_14                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_14_14__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_15_15                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_15_15__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_16_16                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_16_16__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_17_17                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_17_17__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_18_18                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_18_18__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_19_19                                                               |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_19_19__0                                                            |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_1_1                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_1_1__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_2_2                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_2_2__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_3_3                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_3_3__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_4_4                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_4_4__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_5_5                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_5_5__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_6_6                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_6_6__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_7_7                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_7_7__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_8_8                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_8_8__0                                                              |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_9_9                                                                 |    <0.001 |
|     cache_way1/mem_tg/mem_reg_0_127_9_9__0                                                              |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w0/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w0/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w0/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w0/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w1/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w1/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w1/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w1/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w2/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w2/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w2/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w2/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w3/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w3/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w3/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w3/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w4/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w4/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w4/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w4/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w5/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w5/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w5/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w5/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w6/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w6/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w6/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w6/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w7/byte0/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w7/byte1/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w7/byte2/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_0_0                                                           |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_0_0__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_1_1                                                           |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_1_1__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_2_2                                                           |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_2_2__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_3_3                                                           |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_3_3__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_4_4                                                           |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_4_4__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_5_5                                                           |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_5_5__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_6_6                                                           |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_6_6__0                                                        |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_7_7                                                           |    <0.001 |
|     cache_way1/mem_w7/byte3/mem_reg_0_127_7_7__0                                                        |    <0.001 |
|     ddr_ctrl_0                                                                                          |     0.804 |
|       DDRControlModule                                                                                  |     0.001 |
|       m70                                                                                               |     0.802 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|         u_mig_7series_0_mig                                                                             |     0.801 |
|           temp_mon_enabled.u_tempmon                                                                    |     0.007 |
|           u_ddr2_clk_ibuf                                                                               |     0.000 |
|           u_ddr2_infrastructure                                                                         |     0.206 |
|           u_iodelay_ctrl                                                                                |     0.001 |
|           u_memc_ui_top_std                                                                             |     0.587 |
|             mem_intfc0                                                                                  |     0.585 |
|               ddr_phy_top0                                                                              |     0.583 |
|                 u_ddr_calib_top                                                                         |     0.010 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |     0.003 |
|                   ddr_phy_tempmon_0                                                                     |     0.002 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |    <0.001 |
|                   mb_wrlvl_off.u_phy_wrlvl_off_delay                                                    |    <0.001 |
|                   u_ddr_phy_init                                                                        |     0.002 |
|                   u_ddr_phy_wrcal                                                                       |     0.001 |
|                 u_ddr_mc_phy_wrapper                                                                    |     0.573 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.012 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.012 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.025 |
|                     IBUFDS                                                                              |     0.017 |
|                     OBUFTDS                                                                             |     0.008 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.025 |
|                     IBUFDS                                                                              |     0.017 |
|                     OBUFTDS                                                                             |     0.008 |
|                   u_ddr_mc_phy                                                                          |     0.159 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.159 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.043 |
|                         ddr_byte_group_io                                                               |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.010 |
|                         ddr_byte_group_io                                                               |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.043 |
|                         ddr_byte_group_io                                                               |     0.031 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.034 |
|                         ddr_byte_group_io                                                               |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.024 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                           mem_reg_0_15_12_17                                                            |    <0.001 |
|                           mem_reg_0_15_18_23                                                            |    <0.001 |
|                           mem_reg_0_15_24_29                                                            |    <0.001 |
|                           mem_reg_0_15_30_35                                                            |    <0.001 |
|                           mem_reg_0_15_36_41                                                            |    <0.001 |
|                           mem_reg_0_15_42_47                                                            |    <0.001 |
|                           mem_reg_0_15_48_53                                                            |    <0.001 |
|                           mem_reg_0_15_54_59                                                            |    <0.001 |
|                           mem_reg_0_15_60_65                                                            |    <0.001 |
|                           mem_reg_0_15_66_71                                                            |    <0.001 |
|                           mem_reg_0_15_6_11                                                             |    <0.001 |
|                           mem_reg_0_15_72_77                                                            |    <0.001 |
|               mc0                                                                                       |     0.002 |
|                 bank_mach0                                                                              |     0.002 |
|                   arb_mux0                                                                              |    <0.001 |
|                     arb_row_col0                                                                        |    <0.001 |
|                       col_arb0                                                                          |    <0.001 |
|                       config_arb0                                                                       |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                       row_arb0                                                                          |    <0.001 |
|                     arb_select0                                                                         |    <0.001 |
|                   bank_cntrl[0].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[1].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[2].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[3].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_common0                                                                          |    <0.001 |
|                 col_mach0                                                                               |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|                 rank_mach0                                                                              |    <0.001 |
|                   rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                   rank_common0                                                                          |    <0.001 |
|                     maintenance_request.maint_arb0                                                      |    <0.001 |
|             u_ui_top                                                                                    |     0.002 |
|               ui_cmd0                                                                                   |    <0.001 |
|               ui_rd_data0                                                                               |    <0.001 |
|               ui_wr_data0                                                                               |     0.001 |
|                 pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                                  |    <0.001 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                                   |    <0.001 |
|     debug_queue_reg_0_63_102_104                                                                        |    <0.001 |
|     debug_queue_reg_0_63_105_107                                                                        |    <0.001 |
|     debug_queue_reg_0_63_108_110                                                                        |    <0.001 |
|     debug_queue_reg_0_63_111_113                                                                        |    <0.001 |
|     debug_queue_reg_0_63_114_116                                                                        |    <0.001 |
|     debug_queue_reg_0_63_117_119                                                                        |    <0.001 |
|     debug_queue_reg_0_63_120_122                                                                        |    <0.001 |
|     debug_queue_reg_0_63_123_125                                                                        |    <0.001 |
|     debug_queue_reg_0_63_126_127                                                                        |    <0.001 |
|     debug_queue_reg_0_63_18_20                                                                          |    <0.001 |
|     debug_queue_reg_0_63_21_23                                                                          |    <0.001 |
|     debug_queue_reg_0_63_24_26                                                                          |    <0.001 |
|     debug_queue_reg_0_63_30_32                                                                          |    <0.001 |
|     debug_queue_reg_0_63_36_38                                                                          |    <0.001 |
|     debug_queue_reg_0_63_39_41                                                                          |    <0.001 |
|     debug_queue_reg_0_63_42_44                                                                          |    <0.001 |
|     debug_queue_reg_0_63_45_47                                                                          |    <0.001 |
|     debug_queue_reg_0_63_48_50                                                                          |    <0.001 |
|     debug_queue_reg_0_63_51_53                                                                          |    <0.001 |
|     debug_queue_reg_0_63_54_56                                                                          |    <0.001 |
|     debug_queue_reg_0_63_57_59                                                                          |    <0.001 |
|     debug_queue_reg_0_63_63_65                                                                          |    <0.001 |
|     debug_queue_reg_0_63_66_68                                                                          |    <0.001 |
|     debug_queue_reg_0_63_69_71                                                                          |    <0.001 |
|     debug_queue_reg_0_63_6_8                                                                            |    <0.001 |
|     debug_queue_reg_0_63_72_74                                                                          |    <0.001 |
|     debug_queue_reg_0_63_75_77                                                                          |    <0.001 |
|     debug_queue_reg_0_63_78_80                                                                          |    <0.001 |
|     debug_queue_reg_0_63_81_83                                                                          |    <0.001 |
|     debug_queue_reg_0_63_84_86                                                                          |    <0.001 |
|     debug_queue_reg_0_63_87_89                                                                          |    <0.001 |
|     debug_queue_reg_0_63_90_92                                                                          |    <0.001 |
|     debug_queue_reg_0_63_93_95                                                                          |    <0.001 |
|     debug_queue_reg_0_63_96_98                                                                          |    <0.001 |
|     debug_queue_reg_0_63_99_101                                                                         |    <0.001 |
|     debug_queue_reg_0_63_9_11                                                                           |    <0.001 |
|     kb                                                                                                  |     0.001 |
|       fifo_reg_0_7_0_5                                                                                  |    <0.001 |
|       fifo_reg_0_7_6_7                                                                                  |    <0.001 |
|     loader                                                                                              |     0.008 |
|       U0                                                                                                |     0.008 |
|         inst_blk_mem_gen                                                                                |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen                                                          |     0.008 |
|             valid.cstr                                                                                  |     0.008 |
|               has_mux_a.A                                                                               |    <0.001 |
|               has_mux_b.B                                                                               |    <0.001 |
|               ramloop[0].ram.r                                                                          |     0.002 |
|                 prim_init.ram                                                                           |     0.002 |
|               ramloop[1].ram.r                                                                          |    <0.001 |
|                 prim_init.ram                                                                           |    <0.001 |
|               ramloop[2].ram.r                                                                          |     0.002 |
|                 prim_init.ram                                                                           |     0.002 |
|               ramloop[3].ram.r                                                                          |    <0.001 |
|                 prim_init.ram                                                                           |    <0.001 |
|               ramloop[4].ram.r                                                                          |     0.002 |
|                 prim_init.ram                                                                           |     0.002 |
|               ramloop[5].ram.r                                                                          |    <0.001 |
|                 prim_init.ram                                                                           |    <0.001 |
|               ramloop[6].ram.r                                                                          |     0.002 |
|                 prim_init.ram                                                                           |     0.002 |
|               ramloop[7].ram.r                                                                          |    <0.001 |
|                 prim_init.ram                                                                           |    <0.001 |
|     sf0                                                                                                 |    <0.001 |
|       IOBUF_inst_0                                                                                      |     0.000 |
|       IOBUF_inst_1                                                                                      |     0.000 |
|       IOBUF_inst_2                                                                                      |     0.000 |
|       IOBUF_inst_3                                                                                      |     0.000 |
|       spi_tr8_inst                                                                                      |    <0.001 |
|     u_cm_0                                                                                              |     0.003 |
|       cache                                                                                             |     0.003 |
|         d_cache                                                                                         |     0.002 |
|           cache_way0                                                                                    |    <0.001 |
|             mem_vl                                                                                      |    <0.001 |
|           cache_way1                                                                                    |    <0.001 |
|             mem_vl                                                                                      |    <0.001 |
|           decide                                                                                        |    <0.001 |
|         i_cache                                                                                         |    <0.001 |
|           cache_way0                                                                                    |    <0.001 |
|             mem_vl                                                                                      |    <0.001 |
|           cache_way1                                                                                    |    <0.001 |
|             mem_vl                                                                                      |    <0.001 |
|           decide                                                                                        |    <0.001 |
|     vga0                                                                                                |     0.006 |
|       ctrl                                                                                              |     0.002 |
|         font                                                                                            |     0.001 |
|           U0                                                                                            |     0.001 |
|             inst_blk_mem_gen                                                                            |     0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.001 |
|                 valid.cstr                                                                              |     0.001 |
|                   ramloop[0].ram.r                                                                      |     0.001 |
|                     prim_init.ram                                                                       |     0.001 |
|       model                                                                                             |     0.003 |
|         text                                                                                            |     0.003 |
|           U0                                                                                            |     0.003 |
|             inst_blk_mem_gen                                                                            |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                      |     0.003 |
|                 valid.cstr                                                                              |     0.003 |
|                   bindec_a.bindec_inst_a                                                                |    <0.001 |
|                   bindec_b.bindec_inst_b                                                                |    <0.001 |
|                   has_mux_b.B                                                                           |    <0.001 |
|                   ramloop[0].ram.r                                                                      |    <0.001 |
|                     prim_init.ram                                                                       |    <0.001 |
|                   ramloop[1].ram.r                                                                      |    <0.001 |
|                     prim_init.ram                                                                       |    <0.001 |
|                   ramloop[2].ram.r                                                                      |    <0.001 |
|                     prim_init.ram                                                                       |    <0.001 |
|                   ramloop[3].ram.r                                                                      |    <0.001 |
|                     prim_init.ram                                                                       |    <0.001 |
|                   ramloop[4].ram.r                                                                      |    <0.001 |
|                     prim_init.ram                                                                       |    <0.001 |
|                   ramloop[5].ram.r                                                                      |    <0.001 |
|                     prim_init.ram                                                                       |    <0.001 |
|                   ramloop[6].ram.r                                                                      |    <0.001 |
|                     prim_init.ram                                                                       |    <0.001 |
|       view                                                                                              |    <0.001 |
|   seg_ctrl0                                                                                             |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


