
lab3_spi_esclavo_digital2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000034e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002da  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000001  00800100  00800100  0000034e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000034e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000380  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000090  00000000  00000000  000003c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000aa4  00000000  00000000  00000450  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000080c  00000000  00000000  00000ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000063e  00000000  00000000  00001700  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000f8  00000000  00000000  00001d40  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005a8  00000000  00000000  00001e38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000032b  00000000  00000000  000023e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  0000270b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 43 00 	jmp	0x86	; 0x86 <__ctors_end>
   4:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
   8:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
   c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  10:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  14:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  18:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  1c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  20:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  24:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  28:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  2c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  30:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  34:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  38:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  3c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  40:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  44:	0c 94 ee 00 	jmp	0x1dc	; 0x1dc <__vector_17>
  48:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  4c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  50:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  54:	0c 94 d5 00 	jmp	0x1aa	; 0x1aa <__vector_21>
  58:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  5c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  60:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  64:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
  68:	7e 00       	.word	0x007e	; ????
  6a:	84 00       	.word	0x0084	; ????
  6c:	8a 00       	.word	0x008a	; ????
  6e:	90 00       	.word	0x0090	; ????
  70:	96 00       	.word	0x0096	; ????
  72:	9c 00       	.word	0x009c	; ????
  74:	a2 00       	.word	0x00a2	; ????
  76:	a8 00       	.word	0x00a8	; ????
  78:	19 01       	movw	r2, r18
  7a:	20 01       	movw	r4, r0
  7c:	27 01       	movw	r4, r14
  7e:	30 01       	movw	r6, r0
  80:	3a 01       	movw	r6, r20
  82:	44 01       	movw	r8, r8
  84:	4e 01       	movw	r8, r28

00000086 <__ctors_end>:
  86:	11 24       	eor	r1, r1
  88:	1f be       	out	0x3f, r1	; 63
  8a:	cf ef       	ldi	r28, 0xFF	; 255
  8c:	d8 e0       	ldi	r29, 0x08	; 8
  8e:	de bf       	out	0x3e, r29	; 62
  90:	cd bf       	out	0x3d, r28	; 61

00000092 <__do_clear_bss>:
  92:	21 e0       	ldi	r18, 0x01	; 1
  94:	a0 e0       	ldi	r26, 0x00	; 0
  96:	b1 e0       	ldi	r27, 0x01	; 1
  98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
  9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
  9c:	a1 30       	cpi	r26, 0x01	; 1
  9e:	b2 07       	cpc	r27, r18
  a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
  a2:	0e 94 c4 00 	call	0x188	; 0x188 <main>
  a6:	0c 94 6b 01 	jmp	0x2d6	; 0x2d6 <_exit>

000000aa <__bad_interrupt>:
  aa:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ae <init_ADC>:
 * Created: 24/01/2026 23:35:02
 *  Author: rodro
 */ 
#include "ADC.h"
//funcion inicializar el ADC
void init_ADC(uint8_t justificacion, uint8_t prescaler, uint8_t pin_adc){
  ae:	26 2f       	mov	r18, r22
	cli();
  b0:	f8 94       	cli
	ADMUX = 0; //borramos cualquier configuracion previa
  b2:	ac e7       	ldi	r26, 0x7C	; 124
  b4:	b0 e0       	ldi	r27, 0x00	; 0
  b6:	1c 92       	st	X, r1
	ADMUX |= (1<<REFS0);
  b8:	9c 91       	ld	r25, X
  ba:	90 64       	ori	r25, 0x40	; 64
  bc:	9c 93       	st	X, r25
	//coonfiguramos la justificacion
	switch(justificacion){
  be:	88 23       	and	r24, r24
  c0:	19 f0       	breq	.+6      	; 0xc8 <init_ADC+0x1a>
  c2:	81 30       	cpi	r24, 0x01	; 1
  c4:	39 f0       	breq	.+14     	; 0xd4 <init_ADC+0x26>
  c6:	0c c0       	rjmp	.+24     	; 0xe0 <init_ADC+0x32>
		case 0:
			ADMUX &= ~(1<<ADLAR); //Activamos la justificacion a la derecha
  c8:	ac e7       	ldi	r26, 0x7C	; 124
  ca:	b0 e0       	ldi	r27, 0x00	; 0
  cc:	8c 91       	ld	r24, X
  ce:	8f 7d       	andi	r24, 0xDF	; 223
  d0:	8c 93       	st	X, r24
		break; 
  d2:	0b c0       	rjmp	.+22     	; 0xea <init_ADC+0x3c>
		case 1:
			ADMUX |= (1<<ADLAR);
  d4:	ac e7       	ldi	r26, 0x7C	; 124
  d6:	b0 e0       	ldi	r27, 0x00	; 0
  d8:	8c 91       	ld	r24, X
  da:	80 62       	ori	r24, 0x20	; 32
  dc:	8c 93       	st	X, r24
		break;
  de:	05 c0       	rjmp	.+10     	; 0xea <init_ADC+0x3c>
		default:
			ADMUX |= (1<<ADLAR);
  e0:	ac e7       	ldi	r26, 0x7C	; 124
  e2:	b0 e0       	ldi	r27, 0x00	; 0
  e4:	8c 91       	ld	r24, X
  e6:	80 62       	ori	r24, 0x20	; 32
  e8:	8c 93       	st	X, r24
		break;	
	}
	switch(pin_adc){
  ea:	50 e0       	ldi	r21, 0x00	; 0
  ec:	48 30       	cpi	r20, 0x08	; 8
  ee:	51 05       	cpc	r21, r1
  f0:	a8 f5       	brcc	.+106    	; 0x15c <init_ADC+0xae>
  f2:	fa 01       	movw	r30, r20
  f4:	ec 5c       	subi	r30, 0xCC	; 204
  f6:	ff 4f       	sbci	r31, 0xFF	; 255
  f8:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__tablejump2__>
			case 0:
				ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2)|(1<<MUX3));
  fc:	ec e7       	ldi	r30, 0x7C	; 124
  fe:	f0 e0       	ldi	r31, 0x00	; 0
 100:	80 81       	ld	r24, Z
 102:	80 7f       	andi	r24, 0xF0	; 240
 104:	80 83       	st	Z, r24
			break;
 106:	2f c0       	rjmp	.+94     	; 0x166 <init_ADC+0xb8>
			case 1:
				ADMUX |= (1<<MUX0);
 108:	ec e7       	ldi	r30, 0x7C	; 124
 10a:	f0 e0       	ldi	r31, 0x00	; 0
 10c:	80 81       	ld	r24, Z
 10e:	81 60       	ori	r24, 0x01	; 1
 110:	80 83       	st	Z, r24
			break;
 112:	29 c0       	rjmp	.+82     	; 0x166 <init_ADC+0xb8>
			case 2:
				ADMUX |= (1<<MUX1);
 114:	ec e7       	ldi	r30, 0x7C	; 124
 116:	f0 e0       	ldi	r31, 0x00	; 0
 118:	80 81       	ld	r24, Z
 11a:	82 60       	ori	r24, 0x02	; 2
 11c:	80 83       	st	Z, r24
			break;
 11e:	23 c0       	rjmp	.+70     	; 0x166 <init_ADC+0xb8>
			case 3:
				ADMUX |= (1<<MUX0)|(1<<MUX1);
 120:	ec e7       	ldi	r30, 0x7C	; 124
 122:	f0 e0       	ldi	r31, 0x00	; 0
 124:	80 81       	ld	r24, Z
 126:	83 60       	ori	r24, 0x03	; 3
 128:	80 83       	st	Z, r24
			break;
 12a:	1d c0       	rjmp	.+58     	; 0x166 <init_ADC+0xb8>
			case 4:
				ADMUX |= (1<<MUX2);
 12c:	ec e7       	ldi	r30, 0x7C	; 124
 12e:	f0 e0       	ldi	r31, 0x00	; 0
 130:	80 81       	ld	r24, Z
 132:	84 60       	ori	r24, 0x04	; 4
 134:	80 83       	st	Z, r24
			break;
 136:	17 c0       	rjmp	.+46     	; 0x166 <init_ADC+0xb8>
			case 5:
				ADMUX |= (1<<MUX2)|(1<<MUX0);
 138:	ec e7       	ldi	r30, 0x7C	; 124
 13a:	f0 e0       	ldi	r31, 0x00	; 0
 13c:	80 81       	ld	r24, Z
 13e:	85 60       	ori	r24, 0x05	; 5
 140:	80 83       	st	Z, r24
			break;
 142:	11 c0       	rjmp	.+34     	; 0x166 <init_ADC+0xb8>
			case 6:
				ADMUX |= (1<<MUX2)|(1<<MUX1);
 144:	ec e7       	ldi	r30, 0x7C	; 124
 146:	f0 e0       	ldi	r31, 0x00	; 0
 148:	80 81       	ld	r24, Z
 14a:	86 60       	ori	r24, 0x06	; 6
 14c:	80 83       	st	Z, r24
			break;
 14e:	0b c0       	rjmp	.+22     	; 0x166 <init_ADC+0xb8>
			case 7:
				ADMUX |= (1<<MUX2)|(1<<MUX1)|(1<<MUX0);
 150:	ec e7       	ldi	r30, 0x7C	; 124
 152:	f0 e0       	ldi	r31, 0x00	; 0
 154:	80 81       	ld	r24, Z
 156:	87 60       	ori	r24, 0x07	; 7
 158:	80 83       	st	Z, r24
			break;
 15a:	05 c0       	rjmp	.+10     	; 0x166 <init_ADC+0xb8>
			default:
				ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2)|(1<<MUX3));
 15c:	ec e7       	ldi	r30, 0x7C	; 124
 15e:	f0 e0       	ldi	r31, 0x00	; 0
 160:	80 81       	ld	r24, Z
 162:	80 7f       	andi	r24, 0xF0	; 240
 164:	80 83       	st	Z, r24
			break;	
	}
	ADCSRA = 0; //borramos cualquier configuracion previa
 166:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
	switch(prescaler){
 16a:	20 38       	cpi	r18, 0x80	; 128
 16c:	31 f4       	brne	.+12     	; 0x17a <init_ADC+0xcc>
		case 128:
			ADCSRA |= (1<<ADEN) | (1<<ADSC) | (1<<ADIE) | (1<<ADPS0) | (1<<ADPS1) | (1<<ADPS2);
 16e:	ea e7       	ldi	r30, 0x7A	; 122
 170:	f0 e0       	ldi	r31, 0x00	; 0
 172:	80 81       	ld	r24, Z
 174:	8f 6c       	ori	r24, 0xCF	; 207
 176:	80 83       	st	Z, r24
		break;
 178:	05 c0       	rjmp	.+10     	; 0x184 <init_ADC+0xd6>
		default:
			ADCSRA |= (1<<ADEN) | (1<<ADSC) | (1<<ADIE) | (1<<ADPS0) | (1<<ADPS1) | (1<<ADPS2);
 17a:	ea e7       	ldi	r30, 0x7A	; 122
 17c:	f0 e0       	ldi	r31, 0x00	; 0
 17e:	80 81       	ld	r24, Z
 180:	8f 6c       	ori	r24, 0xCF	; 207
 182:	80 83       	st	Z, r24
		break;
	}
	sei();
 184:	78 94       	sei
 186:	08 95       	ret

00000188 <main>:
void refreshPORT(uint8_t valor);
/****************************************/
// Main Function
int main(void)
{
	cli();
 188:	f8 94       	cli
	SPIinit(SPI_SLAVE_SS, SPI_DATA_ORDER_MSB, SPI_CLOCK_IDLE_LOW, SPI_CLOCK_FIRST_EDGE);
 18a:	20 e0       	ldi	r18, 0x00	; 0
 18c:	40 e0       	ldi	r20, 0x00	; 0
 18e:	60 e2       	ldi	r22, 0x20	; 32
 190:	80 e4       	ldi	r24, 0x40	; 64
 192:	0e 94 01 01 	call	0x202	; 0x202 <SPIinit>
	init_ADC(0, 128, 0);
 196:	40 e0       	ldi	r20, 0x00	; 0
 198:	60 e8       	ldi	r22, 0x80	; 128
 19a:	80 e0       	ldi	r24, 0x00	; 0
 19c:	0e 94 57 00 	call	0xae	; 0xae <init_ADC>
	SPSR |= (1<<SPIE);
 1a0:	8d b5       	in	r24, 0x2d	; 45
 1a2:	80 68       	ori	r24, 0x80	; 128
 1a4:	8d bd       	out	0x2d, r24	; 45
	sei();
 1a6:	78 94       	sei
 1a8:	ff cf       	rjmp	.-2      	; 0x1a8 <main+0x20>

000001aa <__vector_21>:
/****************************************/
// NON-Interrupt subroutines

/****************************************/
// Interrupt routines
ISR(ADC_vect){
 1aa:	1f 92       	push	r1
 1ac:	0f 92       	push	r0
 1ae:	0f b6       	in	r0, 0x3f	; 63
 1b0:	0f 92       	push	r0
 1b2:	11 24       	eor	r1, r1
 1b4:	8f 93       	push	r24
 1b6:	ef 93       	push	r30
 1b8:	ff 93       	push	r31
	VALORADC = ADCH;
 1ba:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 1be:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
	ADCSRA |= (1<<ADSC);
 1c2:	ea e7       	ldi	r30, 0x7A	; 122
 1c4:	f0 e0       	ldi	r31, 0x00	; 0
 1c6:	80 81       	ld	r24, Z
 1c8:	80 64       	ori	r24, 0x40	; 64
 1ca:	80 83       	st	Z, r24
}
 1cc:	ff 91       	pop	r31
 1ce:	ef 91       	pop	r30
 1d0:	8f 91       	pop	r24
 1d2:	0f 90       	pop	r0
 1d4:	0f be       	out	0x3f, r0	; 63
 1d6:	0f 90       	pop	r0
 1d8:	1f 90       	pop	r1
 1da:	18 95       	reti

000001dc <__vector_17>:
ISR(SPI_STC_vect){
 1dc:	1f 92       	push	r1
 1de:	0f 92       	push	r0
 1e0:	0f b6       	in	r0, 0x3f	; 63
 1e2:	0f 92       	push	r0
 1e4:	11 24       	eor	r1, r1
 1e6:	8f 93       	push	r24
	uint8_t SPIVALOR = SPDR;
 1e8:	8e b5       	in	r24, 0x2e	; 46
	if(SPDR == 'c'){
 1ea:	8e b5       	in	r24, 0x2e	; 46
 1ec:	83 36       	cpi	r24, 0x63	; 99
 1ee:	19 f4       	brne	.+6      	; 0x1f6 <__vector_17+0x1a>
		SPDR = VALORADC;
 1f0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 1f4:	8e bd       	out	0x2e, r24	; 46
	}
 1f6:	8f 91       	pop	r24
 1f8:	0f 90       	pop	r0
 1fa:	0f be       	out	0x3f, r0	; 63
 1fc:	0f 90       	pop	r0
 1fe:	1f 90       	pop	r1
 200:	18 95       	reti

00000202 <SPIinit>:
 * Created: 29/01/2026 00:49:42
 *  Author: rodro
 */
#include "SPI.h"
 
void SPIinit(SPI_TYPE stype, SPI_DATA_ORDER	sDataOrder, SPI_CLOCK_POLARITY sClockPolarity, SPI_CLOCK_PHASE sClockPhase){
 202:	e8 2f       	mov	r30, r24
	//PB2 ---> SS
	//PB3 ---> MOSI
	//PB4 ---> MISO
	//PB5 ---> SCK
	
	if(stype & (1<<MSTR)){
 204:	84 ff       	sbrs	r24, 4
 206:	51 c0       	rjmp	.+162    	; 0x2aa <SPIinit+0xa8>
		DDRB |= (1<<DDB3)|(1<<DDB5)|(1<<DDB2); //MOSI. SCK, NEGADO_SS
 208:	84 b1       	in	r24, 0x04	; 4
 20a:	8c 62       	ori	r24, 0x2C	; 44
 20c:	84 b9       	out	0x04, r24	; 4
		DDRB &= ~(1<<DDB4);
 20e:	84 b1       	in	r24, 0x04	; 4
 210:	8f 7e       	andi	r24, 0xEF	; 239
 212:	84 b9       	out	0x04, r24	; 4
		SPCR |= (1<<MSTR);
 214:	8c b5       	in	r24, 0x2c	; 44
 216:	80 61       	ori	r24, 0x10	; 16
 218:	8c bd       	out	0x2c, r24	; 44
		
		uint8_t temp = stype & 0b00000111;
 21a:	e7 70       	andi	r30, 0x07	; 7
		switch(temp){
 21c:	8e 2f       	mov	r24, r30
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	87 30       	cpi	r24, 0x07	; 7
 222:	91 05       	cpc	r25, r1
 224:	08 f0       	brcs	.+2      	; 0x228 <SPIinit+0x26>
 226:	4a c0       	rjmp	.+148    	; 0x2bc <SPIinit+0xba>
 228:	fc 01       	movw	r30, r24
 22a:	e4 5c       	subi	r30, 0xC4	; 196
 22c:	ff 4f       	sbci	r31, 0xFF	; 255
 22e:	0c 94 65 01 	jmp	0x2ca	; 0x2ca <__tablejump2__>
			case 0: //DIV2
			SPCR &= ~((1<<SPR1)|(1<<SPR0));
 232:	8c b5       	in	r24, 0x2c	; 44
 234:	8c 7f       	andi	r24, 0xFC	; 252
 236:	8c bd       	out	0x2c, r24	; 44
			SPSR |= (1<<SPI2X);
 238:	8d b5       	in	r24, 0x2d	; 45
 23a:	81 60       	ori	r24, 0x01	; 1
 23c:	8d bd       	out	0x2d, r24	; 45
			break;
 23e:	3e c0       	rjmp	.+124    	; 0x2bc <SPIinit+0xba>
			case 1: //DIV 4
			SPCR &= ~((1<<SPR1)|(1<<SPR0));
 240:	8c b5       	in	r24, 0x2c	; 44
 242:	8c 7f       	andi	r24, 0xFC	; 252
 244:	8c bd       	out	0x2c, r24	; 44
			SPSR &= ~(1<<SPI2X);
 246:	8d b5       	in	r24, 0x2d	; 45
 248:	8e 7f       	andi	r24, 0xFE	; 254
 24a:	8d bd       	out	0x2d, r24	; 45
			break;
 24c:	37 c0       	rjmp	.+110    	; 0x2bc <SPIinit+0xba>
			case 2: //DIV8
			SPCR |= (1<<SPR0);
 24e:	8c b5       	in	r24, 0x2c	; 44
 250:	81 60       	ori	r24, 0x01	; 1
 252:	8c bd       	out	0x2c, r24	; 44
			SPCR &= ~(1<<SPR1);
 254:	8c b5       	in	r24, 0x2c	; 44
 256:	8d 7f       	andi	r24, 0xFD	; 253
 258:	8c bd       	out	0x2c, r24	; 44
			SPSR |= (1<<SPI2X);
 25a:	8d b5       	in	r24, 0x2d	; 45
 25c:	81 60       	ori	r24, 0x01	; 1
 25e:	8d bd       	out	0x2d, r24	; 45
			case 3: //DIV16
			SPCR |= (1<<SPR0);
 260:	8c b5       	in	r24, 0x2c	; 44
 262:	81 60       	ori	r24, 0x01	; 1
 264:	8c bd       	out	0x2c, r24	; 44
			SPCR &= ~(1<<SPR1);
 266:	8c b5       	in	r24, 0x2c	; 44
 268:	8d 7f       	andi	r24, 0xFD	; 253
 26a:	8c bd       	out	0x2c, r24	; 44
			SPSR &= ~(1<<SPI2X);
 26c:	8d b5       	in	r24, 0x2d	; 45
 26e:	8e 7f       	andi	r24, 0xFE	; 254
 270:	8d bd       	out	0x2d, r24	; 45
			break;
 272:	24 c0       	rjmp	.+72     	; 0x2bc <SPIinit+0xba>
			case 4: //DIV32
			SPCR &= ~(1<<SPR0);
 274:	8c b5       	in	r24, 0x2c	; 44
 276:	8e 7f       	andi	r24, 0xFE	; 254
 278:	8c bd       	out	0x2c, r24	; 44
			SPCR |= (1<<SPR1);
 27a:	8c b5       	in	r24, 0x2c	; 44
 27c:	82 60       	ori	r24, 0x02	; 2
 27e:	8c bd       	out	0x2c, r24	; 44
			SPSR |= (1<<SPI2X);
 280:	8d b5       	in	r24, 0x2d	; 45
 282:	81 60       	ori	r24, 0x01	; 1
 284:	8d bd       	out	0x2d, r24	; 45
			break;
 286:	1a c0       	rjmp	.+52     	; 0x2bc <SPIinit+0xba>
			case 5: //DIV64
			SPCR &= ~(1<<SPR0);
 288:	8c b5       	in	r24, 0x2c	; 44
 28a:	8e 7f       	andi	r24, 0xFE	; 254
 28c:	8c bd       	out	0x2c, r24	; 44
			SPCR |= (1<<SPR1);
 28e:	8c b5       	in	r24, 0x2c	; 44
 290:	82 60       	ori	r24, 0x02	; 2
 292:	8c bd       	out	0x2c, r24	; 44
			SPSR &= ~(1<<SPI2X);
 294:	8d b5       	in	r24, 0x2d	; 45
 296:	8e 7f       	andi	r24, 0xFE	; 254
 298:	8d bd       	out	0x2d, r24	; 45
			break;
 29a:	10 c0       	rjmp	.+32     	; 0x2bc <SPIinit+0xba>
			case 6: //DIV128
			SPCR |= (1<<SPR0)|(1<<SPR1);
 29c:	8c b5       	in	r24, 0x2c	; 44
 29e:	83 60       	ori	r24, 0x03	; 3
 2a0:	8c bd       	out	0x2c, r24	; 44
			SPSR &= ~(1<<SPI2X);
 2a2:	8d b5       	in	r24, 0x2d	; 45
 2a4:	8e 7f       	andi	r24, 0xFE	; 254
 2a6:	8d bd       	out	0x2d, r24	; 45
			break;
 2a8:	09 c0       	rjmp	.+18     	; 0x2bc <SPIinit+0xba>
		}
	}
	else{ //IF slave mode
		
		DDRB |= (1<<DDB4); //MISO
 2aa:	84 b1       	in	r24, 0x04	; 4
 2ac:	80 61       	ori	r24, 0x10	; 16
 2ae:	84 b9       	out	0x04, r24	; 4
		DDRB &= ~((1<<DDB3)|(1<<DDB5)|(1<<DDB2)); //MOSI, SCK, SS
 2b0:	84 b1       	in	r24, 0x04	; 4
 2b2:	83 7d       	andi	r24, 0xD3	; 211
 2b4:	84 b9       	out	0x04, r24	; 4
		SPCR &= ~(1<<MSTR); //SLAVE
 2b6:	8c b5       	in	r24, 0x2c	; 44
 2b8:	8f 7e       	andi	r24, 0xEF	; 239
 2ba:	8c bd       	out	0x2c, r24	; 44
	}
	//ENABLE SPI, DATA ORDER, CLOCK POLARITY, CLOCK PHASE
	SPCR |= (1<<SPE)|sDataOrder|sClockPolarity|sClockPhase;
 2bc:	8c b5       	in	r24, 0x2c	; 44
 2be:	46 2b       	or	r20, r22
 2c0:	24 2b       	or	r18, r20
 2c2:	28 2b       	or	r18, r24
 2c4:	20 64       	ori	r18, 0x40	; 64
 2c6:	2c bd       	out	0x2c, r18	; 44
 2c8:	08 95       	ret

000002ca <__tablejump2__>:
 2ca:	ee 0f       	add	r30, r30
 2cc:	ff 1f       	adc	r31, r31
 2ce:	05 90       	lpm	r0, Z+
 2d0:	f4 91       	lpm	r31, Z
 2d2:	e0 2d       	mov	r30, r0
 2d4:	09 94       	ijmp

000002d6 <_exit>:
 2d6:	f8 94       	cli

000002d8 <__stop_program>:
 2d8:	ff cf       	rjmp	.-2      	; 0x2d8 <__stop_program>
