[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847115 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847115 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847115 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11612861 heartbeat IPC: 1.141 cumulative IPC: 1.141 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18812583 heartbeat IPC: 1.389 cumulative IPC: 1.253 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 26998453 heartbeat IPC: 1.222 cumulative IPC: 1.242 (Simulation time: 00 hr 02 min 42 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 31781048 cumulative IPC: 1.259 (Simulation time: 00 hr 03 min 24 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 31781048 cumulative IPC: 1.259 (Simulation time: 00 hr 03 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.259 instructions: 40000002 cycles: 31781048
CPU 0 Branch Prediction Accuracy: 95.13% MPKI: 11 Average ROB Occupancy at Mispredict: 43.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 9.124
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197827 HIT:     194218 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197827 HIT:     194218 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568398 HIT:     460500 MISS:     107898 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430574 HIT:     343459 MISS:      87115 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35353 HIT:      21643 MISS:      13710 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95393 HIT:      95139 MISS:        254 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        259 MISS:       6819 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3253635 HIT:    2984805 MISS:     268830 MSHR_MERGE:      69116
cpu0->cpu0_L1I LOAD         ACCESS:    3253635 HIT:    2984805 MISS:     268830 MSHR_MERGE:      69116
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.625 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13311748 HIT:   12892321 MISS:     419427 MSHR_MERGE:     146132
cpu0->cpu0_L1D LOAD         ACCESS:    7417470 HIT:    7121100 MISS:     296370 MSHR_MERGE:      65509
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886538 HIT:    5770571 MISS:     115967 MSHR_MERGE:      80611
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        650 MISS:       7090 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2878321 HIT:    2834154 MISS:      44167 MSHR_MERGE:      28294
cpu0->cpu0_ITLB LOAD         ACCESS:    2878321 HIT:    2834154 MISS:      44167 MSHR_MERGE:      28294
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.682 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12589875 HIT:   12349478 MISS:     240397 MSHR_MERGE:      58443
cpu0->cpu0_DTLB LOAD         ACCESS:   12589875 HIT:   12349478 MISS:     240397 MSHR_MERGE:      58443
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.167 cycles
cpu0->LLC TOTAL        ACCESS:     136243 HIT:     126216 MISS:      10027 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87115 HIT:      82091 MISS:       5024 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13710 HIT:      10424 MISS:       3286 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28599 HIT:      28581 MISS:         18 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6819 HIT:       5120 MISS:       1699 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        560
  ROW_BUFFER_MISS:       9449
  AVG DBUS CONGESTED CYCLE: 14.63
Channel 0 WQ ROW_BUFFER_HIT:        190
  ROW_BUFFER_MISS:       1104
  FULL:          0
Channel 0 REFRESHES ISSUED:       2648
