#include "Mobv3SSDLiteKernels.h"
L1_CL_MEM AT_L1_POINTER Mobv3SSDLite_L1_Memory;
L2_MEM AT_L2_POINTER Mobv3SSDLite_L2_Memory;
L2_MEM AT_L2_POINTER Mobv3SSDLite_L2_Memory_Dyn;
AT_DEFAULTRAM_POINTER Mobv3SSDLite_L3_Memory;
AT_DEFAULTRAM_POINTER Mobv3SSDLite_L3_Memory_Dyn;
static AT_DEFAULTRAM_T DefaultRam;
static AT_DEFAULTFLASH_FS_T DefaultFlash;
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S3_Conv2d_16x3x3x3_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 61940 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_6_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 16, Tiled: 1][Tile0 Dim: 43][D0 Dim: Init: 3, Tiled: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 43 logical tiles, 1 physical tiles
			Total Size: 1310720 [Tile0, 43:[160x3, 41:160x3, 160x2], 64][D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]][Tile0, 43:[160x3], 64]
		Tile0: [0, 30720, 64], Tile1: [0, 30720, 64], Tile2; [0, 30720, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D1, [0 x 2304, 2304]][D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 2304, 2304]][D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 43 logical tiles, 43 physical tiles
			Total Size: 245760 [Tile0, 43:[320x6, 41:320x7, 320x5], 3][D0, [0 x 3, 3]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[320x6, 41:320x7, 320x5], 3][D0, [0 x 3, 3]]
		Tile0: [0, 5760, 3], Tile1: [4800, 6720, 3], Tile2; [10560, 6720, 3]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 43 logical tiles, 43 physical tiles
			Total Size: 327680 [Tile0, 43:[160x3, 41:160x3, 160x2], 16][D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]][Tile0, 43:[160x3], 16]
		Tile0: [0, 7680, 16], Tile1: [7680, 7680, 16], Tile2; [15360, 7680, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 43 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 43:[20x1, 41:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[20x1, 41:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+13536);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+13440);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+15840);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+13504);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+13520);
	KerArg3->Tile_InFeat = (unsigned short int) (3);
	KerArg3->TotalInFeatures = (unsigned short int) (3);
	KerArg3->Tile_InW = (unsigned short int) (320);
	KerArg3->Tile_OutFeat = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (160);
	KerArg3->Pad_Val = (unsigned short int) (255);
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947607);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+15840);
	KerArg4->Feat = (unsigned short int) (16);
	KerArg4->W = (unsigned short int) (160);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13504);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+13520);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+61920);
	KerArg5->W = (unsigned short int) (16);
	KerArg5->H = (unsigned short int) (160);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13440), 64, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13504), 16, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13520), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13536), 2304, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 5760, 3, 3, 0, DmaR_Evt5);
	_N_In=0;
	_C_Out=0; _SC_Out=7680; _LC_Out=16;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61920), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<43; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==42), T0Ind_NextLast = ((T0Ind+1)==42);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (5760-(960*(T0Ind==0))); _LN_In = (3); _SN_In = (((T0Ind_NextLast)?1600:2240)*_LN_In); 
			} else if (!(1)) {
				_N_In = _N_In + (-240960); _LN_In = (3); _SN_In = (1920*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+6720*((T0Ind_Total+1)%2)),
						1*(_SN_In), 3, _LN_In, 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+6720*((T0Ind_Total)%2));
				KerArg3->Tile_InH = (unsigned short int) (((T0Ind_Last)?5:7)-1*(T0Ind==0));
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->Pad = (v4s) ((v4s){1,0,1*(T0Ind==0),0*(T0Ind_Last)});
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+61920))[4]);
				KerConv3x3Stride2_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+46560+7680*((T0Ind_Total)%2));
			KerArg4->H = (unsigned short int) (T0Ind_Last?2:3);
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_6_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+46560+7680*((T0Ind_Total)%2));
			KerArg5->expr_6_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+46560+7680*((T0Ind_Total)%2));
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?2:3);
			AT_FORK(gap_ncore(), (void *) expr_6, (void *) KerArg5);
			__CALL(expr_6, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+245760+7680*((T0Ind_Total+-1)%2)),
						_SP_Out, 16, _LP_Out, 1, UchanHR1);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+245760+7680*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46560+7680*((T0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (7680); _LC_Out = (16); _SC_Out = (((T0Ind_NextLast)?320:480)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+245760+7680*((T0Ind_Total+-1)%2)), _SP_Out, 16, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S6_Conv2d_16x1x3x3_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 102660 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 16, Tiled: 1][Tile0 Dim: 15]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 327680 [Tile0, 15:[160x10, 13:160x11, 160x3], 16][D0, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 16, 16]][Tile0, 15:[160x9], 16]
		Tile0: [0, 25600, 25600], Tile1: [20480, 28160, 28160], Tile2; [43520, 28160, 28160]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D0, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D0, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [0 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 144, 144]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 327680 [Tile0, 15:[160x9, 13:160x9, 160x2], 16][D0, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 16, 16]][Tile0, 15:[160x9], 16]
		Tile0: [0, 23040, 23040], Tile1: [23040, 23040, 23040], Tile2; [46080, 23040, 23040]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 15:[20x1, 13:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 15:[20x1, 13:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+56416);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+56320);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+56384);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+56400);
	KerArg3->Tile_InFeat = (unsigned short int) (16);
	KerArg3->TotalInFeatures = (unsigned short int) (16);
	KerArg3->Tile_InW = (unsigned short int) (160);
	KerArg3->Tile_OutFeat = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (160);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), 25600, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+20480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+28160), 28160, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 25600, 0, DmaR_Evt1);
	_NN_In=20480; _SN_In=28160;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56320), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56384), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56400), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56416), 144, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=23040;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+102640), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (T0Ind=0; T0Ind<15; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==14), T0Ind_NextLast = ((T0Ind+1)==14), T0Ind_NextNextLast = ((T0Ind+2)==14);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (23040); _SNN_In = (((T0Ind_NextNextLast)?480:1760)*(16)); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+28160*((T0Ind_Total)%2)),
						1*(_SNN_In), 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+28160*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28160*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+28160*((T0Ind_Total)%2));
			KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+56560+23040*((T0Ind_Total)%2));
			KerArg3->Tile_InH = (unsigned short int) (((T0Ind_Last)?3:11)-1*(T0Ind==0));
			KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:9);
			KerArg3->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+102640))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56560+23040*((T0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (23040); _SC_Out = (((T0Ind_NextLast)?320:1440)*(16)); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S9_Conv2d_16x16x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 92532 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 16, Tiled: 1][Tile0 Dim: 15][D0 Dim: Init: 16, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 327680 [Tile0, 15:[160x9, 13:160x9, 160x2], 16][D0, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 15:[160x9, 13:160x9, 160x2], 16][D0, [0 x 16, 16]]
		Tile0: [0, 23040, 23040], Tile1: [23040, 23040, 23040], Tile2; [46080, 23040, 23040]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16 [D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]][D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 327680 [Tile0, 15:[160x9, 13:160x9, 160x2], 16][D1, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16, 16]][Tile0, 15:[160x9], 16]
		Tile0: [0, 23040, 16], Tile1: [23040, 23040, 16], Tile2; [46080, 23040, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 15:[20x1, 13:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 15:[20x1, 13:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+46176);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+46080);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46144);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46160);
	KerArg3->Tile_InFeat = (unsigned short int) (16);
	KerArg3->TotalInFeatures = (unsigned short int) (16);
	KerArg3->Tile_InW = (unsigned short int) (160);
	KerArg3->Tile_OutFeat = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (160);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 23040, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46080), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46144), 16, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46160), 16, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46176), 256, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=23040; _LC_Out=16;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+92512), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<15; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==14), T0Ind_NextLast = ((T0Ind+1)==14);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (23040); _SN_In = (((T0Ind_NextLast)?320:1440)*(16)); 
			} else if (!(1)) {
				_N_In = _N_In + (-322560); _SN_In = (1440*(16)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+23040*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+23040*((T0Ind_Total)%2));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+46432+23040*((T0Ind_Total)%2));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:9);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:9);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+92512))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+46432+23040*((T0Ind_Total)%2)),
					_SC_Out, 16, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (23040); _LC_Out = (16); _SC_Out = (((T0Ind_NextLast)?320:1440)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S10_MatAdd_128x160x16(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 17]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 17 logical tiles, 17 physical tiles
			Total Size: 327680 [Tile0, 17:[1x19279, 15:1x19279, 1x19216], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 17:[1x19279, 15:1x19279, 1x19216], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 19279, 19279]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 17 logical tiles, 17 physical tiles
			Total Size: 327680 [Tile0, 17:[1x19279, 15:1x19279, 1x19216], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 17:[1x19279, 15:1x19279, 1x19216], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 19279, 19279]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 17 logical tiles, 17 physical tiles
			Total Size: 327680 [Tile0, 17:[1x19279, 15:1x19279, 1x19216], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 17:[1x19279, 15:1x19279, 1x19216], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 19279, 19279]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 17 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 17:[1x1, 15:1x1, 1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 17:[1x1, 15:1x1, 1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 19279, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+19279), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+19280), 19279, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 19279, 0, DmaR_Evt1);
	_NN_In1=19279; _SN_In1=19279;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38560+0), 19279, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=19279;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<17; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==16), T0Ind_NextLast = ((T0Ind+1)==16), T0Ind_NextNextLast = ((T0Ind+2)==16);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (19279); _SNN_In1 = ((T0Ind_NextNextLast)?19216:19279); 
			}
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (19279); _SN_In2 = ((T0Ind_NextLast)?19216:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+19280*((T0Ind_Total)%2)),
					1*(_SNN_In1), 0, UchanHR1);
		}
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+19280*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+19280*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38560+19280*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+19280*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38560+19280*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+77120+19280*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?19216:19279);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+77120+19280*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (19279); _SC_Out = ((T0Ind_NextLast)?19216:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S13_Conv2d_64x16x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 78228 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 64, Tiled: 1][Tile0 Dim: 43][D0 Dim: Init: 16, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 43 logical tiles, 43 physical tiles
			Total Size: 327680 [Tile0, 43:[160x3, 41:160x3, 160x2], 16][D0, [0 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[160x3, 41:160x3, 160x2], 16][D0, [0 x 16, 16]]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D1, [0 x 1024, 1024]][D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1024, 1024]][D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 43 logical tiles, 43 physical tiles
			Total Size: 1310720 [Tile0, 43:[160x3, 41:160x3, 160x2], 64][D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]][Tile0, 43:[160x3], 64]
		Tile0: [0, 30720, 64], Tile1: [30720, 30720, 64], Tile2; [61440, 30720, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 43 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 43:[20x1, 41:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 43:[20x1, 41:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+15744);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+15360);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+15616);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+15680);
	KerArg3->Tile_InFeat = (unsigned short int) (16);
	KerArg3->TotalInFeatures = (unsigned short int) (16);
	KerArg3->Tile_InW = (unsigned short int) (160);
	KerArg3->Tile_OutFeat = (unsigned short int) (64);
	KerArg3->Tile_OutW = (unsigned short int) (160);
	KerArg3->Pad_Val = (unsigned short int) (60);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 7680, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15360), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15616), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15680), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15744), 1024, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=30720; _LC_Out=64;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+78208), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<43; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==42), T0Ind_NextLast = ((T0Ind+1)==42);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (7680); _SN_In = (((T0Ind_NextLast)?320:480)*(16)); 
			} else if (!(1)) {
				_N_In = _N_In + (-322560); _SN_In = (480*(16)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+7680*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+7680*((T0Ind_Total)%2));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+16768+30720*((T0Ind_Total)%2));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+78208))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+30720*((T0Ind_Total+-1)%2)),
						_SP_Out, 64, _LP_Out, 1, UchanHR1);
			AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+30720*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16768+30720*((T0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (30720); _LC_Out = (64); _SC_Out = (((T0Ind_NextLast)?320:480)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA write Out */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+30720*((T0Ind_Total+-1)%2)), _SP_Out, 64, _LP_Out, 1, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S16_Conv2d_64x1x3x3_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 72660 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 1][Tile0 Dim: 64]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 64 logical tiles, 64 physical tiles
			Total Size: 327680 [Tile0, 64:[80x1, 62:80x1, 80x1], 64][D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]][Tile0, 64:[80x1], 64]
		Tile0: [0, 5120, 64], Tile1: [5120, 5120, 64], Tile2; [10240, 5120, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [0 x 576, 576]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 576, 576]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 64 logical tiles, 64 physical tiles
			Total Size: 1310720 [Tile0, 64:[160x2, 62:160x3, 160x3], 64][D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]][Tile0, 64:[160x2], 64]
		Tile0: [0, 20480, 64], Tile1: [10240, 30720, 64], Tile2; [30720, 30720, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 64 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 64:[20x1, 62:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 64:[20x1, 62:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+61824);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+61440);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+61696);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+61760);
	KerArg3->Tile_InFeat = (unsigned short int) (64);
	KerArg3->TotalInFeatures = (unsigned short int) (64);
	KerArg3->Tile_InW = (unsigned short int) (160);
	KerArg3->Tile_OutFeat = (unsigned short int) (64);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (80);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364727);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=5120; _LC_Out=64;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61440), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61696), 64, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61760), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61824), 576, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), 20480, 64, 64, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
	AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+10240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+30720), 30720, 64, 64, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 20480, 0, DmaR_Evt5);
	_NN_In=10240; _SN_In=30720;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+72640), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1, D0Ind_NextNextLast = 1;
		for (T0Ind=0; T0Ind<64; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==63), T0Ind_NextLast = ((T0Ind+1)==63), T0Ind_NextNextLast = ((T0Ind+2)==63);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (20480); _LNN_In = (64); _SNN_In = (((T0Ind_NextNextLast)?480:480)*_LNN_In); 
				}
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_DEFAULTRAM_CL_COPY2D(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+30720*((T0Ind_Total)%2)),
						1*(_SNN_In), 64, _LNN_In, 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+0+30720*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+30720*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+30720*((T0Ind_Total)%2));
			KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+62400+5120*((T0Ind_Total)%2));
			KerArg3->Tile_InH = (unsigned short int) (3-1*(T0Ind==0)-0*(T0Ind_Last));
			KerArg3->Pad = (v4s) ((v4s){1,0,1*(T0Ind==0),0*(T0Ind_Last)});
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+72640))[4]);
			KerConvDW3x3Stride2_NE16(KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+62400+5120*((T0Ind_Total)%2)),
					_SC_Out, 64, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (5120); _LC_Out = (64); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S19_Conv2d_24x64x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 86180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 24, Tiled: 1][Tile0 Dim: 11][D0 Dim: Init: 64, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 327680 [Tile0, 11:[80x6, 9:80x6, 80x4], 64][D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[80x6, 9:80x6, 80x4], 64][D0, [0 x 64, 64]]
		Tile0: [0, 30720, 64], Tile1: [30720, 30720, 64], Tile2; [61440, 30720, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [D1, [0 x 1536, 1536]][D0, [0 x 1536, 1536]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1536, 1536]][D0, [0 x 1536, 1536]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 122880 [Tile0, 11:[80x6, 9:80x6, 80x4], 24][D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]][Tile0, 11:[80x6], 24]
		Tile0: [0, 11520, 24], Tile1: [11520, 11520, 24], Tile2; [23040, 11520, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+61584);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+61440);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+61536);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+61560);
	KerArg3->Tile_InFeat = (unsigned short int) (64);
	KerArg3->TotalInFeatures = (unsigned short int) (64);
	KerArg3->Tile_InW = (unsigned short int) (80);
	KerArg3->Tile_OutFeat = (unsigned short int) (24);
	KerArg3->Tile_OutW = (unsigned short int) (80);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 30720, 64, 64, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61440), 96, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61536), 24, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61560), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61584), 1536, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=11520; _LC_Out=24;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+86160), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<11; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==10), T0Ind_NextLast = ((T0Ind+1)==10);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (30720); _LN_In = (64); _SN_In = (((T0Ind_NextLast)?320:480)*_LN_In); 
			} else if (!(1)) {
				_N_In = _N_In + (-307200); _LN_In = (64); _SN_In = (480*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+30720*((T0Ind_Total+1)%2)),
						1*(_SN_In), 64, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+30720*((T0Ind_Total)%2));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+63120+11520*((T0Ind_Total)%2));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+86160))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+63120+11520*((T0Ind_Total)%2)),
					_SC_Out, 24, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (11520); _LC_Out = (24); _SC_Out = (((T0Ind_NextLast)?320:480)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S22_Conv2d_72x24x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 89028 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 72, Tiled: 2][Tile0 Dim: 11][D0 Dim: Init: 24, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 122880 [Tile0, 11:[80x6, 9:80x6, 80x4], 24][D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[80x6, 9:80x6, 80x4], 24][D0, [0 x 24, 24]]
		Tile0: [0, 11520, 24], Tile1: [11520, 11520, 24], Tile2; [23040, 11520, 24]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 288 [D1, [1 x 256, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 256, 32]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [1 x 64, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [1 x 64, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 2304 [D1, [1 x 2048, 256]][D0, [0 x 2048, 2048]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 2048, 256]][D0, [0 x 2048, 2048]]
		Tile0: [0, 2048, 2048], Tile1: [2048, 256, 256], Tile2; [0, 2048, 2048]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 22 physical tiles
			Total Size: 368640 [Tile0, 11:[80x6, 9:80x6, 80x4], 72][D1, [1 x 64, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 8]][Tile0, 11:[80x6, 80x4], 72]
		Tile0: [0, 30720, 64], Tile1: [34560, 30720, 64], Tile2; [69120, 30720, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (24);
	KerArg3->TotalInFeatures = (unsigned short int) (24);
	KerArg3->Tile_InW = (unsigned short int) (80);
	KerArg3->Tile_OutW = (unsigned short int) (80);
	KerArg3->Pad_Val = (unsigned short int) (137);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 24, 24, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040), 288, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23328), 72, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23400), 72, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23472+0), 2048, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=30720; _LC_Out=64;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+89008), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (2048); _SN_Filter = ((1)?256:2048); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23472+2048*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<11; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==10), T0Ind_NextLast = ((T0Ind+1)==10);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (11520); _LN_In = (24); _SN_In = (((T0Ind_NextLast)?320:480)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-115200); _LN_In = (24); _SN_In = (480*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total+1)%2)),
						1*(_SN_In), 24, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+23472+2048*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+23040+((D1Ind)*256));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+27568+30720*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+23328+((D1Ind)*64));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+23400+((D1Ind)*64));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?8:64);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+89008))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27568+30720*((T0Ind_Total)%2)),
					_SC_Out, 72, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (34560); _LC_Out = ((D1Ind_Last)?8:64); _SC_Out = (((T0Ind_NextLast)?320:480)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (64)+(-345600); _LC_Out = ((1)?8:64); _SC_Out = (480*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S25_Conv2d_72x1x3x3_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 93332 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 72, Tiled: 1][Tile0 Dim: 22]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 22 logical tiles, 22 physical tiles
			Total Size: 368640 [Tile0, 22:[80x4, 20:80x5, 80x2], 72][D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]][Tile0, 22:[80x3], 72]
		Tile0: [0, 23040, 72], Tile1: [11520, 28800, 72], Tile2; [28800, 28800, 72]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [0 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 288, 288]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 720 [D0, [0 x 720, 720]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 720, 720]]
		Tile0: [0, 648, 648], Tile1: [0, 648, 648], Tile2; [0, 648, 648]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 22 physical tiles
			Total Size: 368640 [Tile0, 22:[80x3, 20:80x3, 80x1], 72][D0, [0 x 80, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 80, 72]][Tile0, 22:[80x3], 72]
		Tile0: [0, 17280, 72], Tile1: [17280, 17280, 72], Tile2; [34560, 17280, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 22:[20x1, 20:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 22:[20x1, 20:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+58032);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+57600);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+57888);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+57960);
	KerArg3->Tile_InFeat = (unsigned short int) (72);
	KerArg3->TotalInFeatures = (unsigned short int) (72);
	KerArg3->Tile_InW = (unsigned short int) (80);
	KerArg3->Tile_OutFeat = (unsigned short int) (72);
	KerArg3->Tile_OutW = (unsigned short int) (80);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 23040, 72, 72, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57600), 288, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57888), 72, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57960), 72, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58032), 720, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=17280; _LC_Out=72;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+93312), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<22; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==21), T0Ind_NextLast = ((T0Ind+1)==21);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (17280-(5760*(T0Ind==0))); _LN_In = (72); _SN_In = (((T0Ind_NextLast)?160:400)*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 72, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total)%2));
			KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58752+17280*((T0Ind_Total)%2));
			KerArg3->Tile_InH = (unsigned short int) (((T0Ind_Last)?2:5)-1*(T0Ind==0));
			KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
			KerArg3->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+93312))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58752+17280*((T0Ind_Total)%2)),
					_SC_Out, 72, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (17280); _LC_Out = (72); _SC_Out = (((T0Ind_NextLast)?80:240)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S28_Conv2d_24x72x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 94244 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 24, Tiled: 1][Tile0 Dim: 11][D0 Dim: Init: 72, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 368640 [Tile0, 11:[80x6, 9:80x6, 80x4], 72][D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[80x6, 9:80x6, 80x4], 72][D0, [0 x 72, 72]]
		Tile0: [0, 34560, 72], Tile1: [34560, 34560, 72], Tile2; [69120, 34560, 72]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [0 x 1920, 1920]][D0, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1920, 1920]][D0, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 122880 [Tile0, 11:[80x6, 9:80x6, 80x4], 24][D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]][Tile0, 11:[80x6], 24]
		Tile0: [0, 11520, 24], Tile1: [11520, 11520, 24], Tile2; [23040, 11520, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+69264);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+69120);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+69216);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+69240);
	KerArg3->Tile_InFeat = (unsigned short int) (72);
	KerArg3->TotalInFeatures = (unsigned short int) (72);
	KerArg3->Tile_InW = (unsigned short int) (80);
	KerArg3->Tile_OutFeat = (unsigned short int) (24);
	KerArg3->Tile_OutW = (unsigned short int) (80);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 34560, 72, 72, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69120), 96, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69216), 24, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69240), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69264), 1920, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=11520; _LC_Out=24;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+94224), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<11; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==10), T0Ind_NextLast = ((T0Ind+1)==10);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (34560); _LN_In = (72); _SN_In = (((T0Ind_NextLast)?320:480)*_LN_In); 
			} else if (!(1)) {
				_N_In = _N_In + (-345600); _LN_In = (72); _SN_In = (480*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+34560*((T0Ind_Total+1)%2)),
						1*(_SN_In), 72, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+34560*((T0Ind_Total)%2));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+71184+11520*((T0Ind_Total)%2));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+94224))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+71184+11520*((T0Ind_Total)%2)),
					_SC_Out, 24, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (11520); _LC_Out = (24); _SC_Out = (((T0Ind_NextLast)?320:480)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S29_MatAdd_64x80x24(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 7]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 122880 [Tile0, 7:[1x19279, 5:1x19279, 1x7206], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x19279, 5:1x19279, 1x7206], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 19279, 19279]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 122880 [Tile0, 7:[1x19279, 5:1x19279, 1x7206], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x19279, 5:1x19279, 1x7206], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 19279, 19279]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 122880 [Tile0, 7:[1x19279, 5:1x19279, 1x7206], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x19279, 5:1x19279, 1x7206], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 19279, 19279]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 7:[1x1, 5:1x1, 1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 19279, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38560+0), 19279, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=19279;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (19279); _SN_In1 = ((T0Ind_NextLast)?7206:19279); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (19279); _SN_In2 = ((T0Ind_NextLast)?7206:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+19280*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38560+19280*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+19280*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38560+19280*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+77120+19280*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?7206:19279);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+77120+19280*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (19279); _SC_Out = ((T0Ind_NextLast)?7206:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S32_Conv2d_72x24x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 89028 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 72, Tiled: 2][Tile0 Dim: 11][D0 Dim: Init: 24, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 122880 [Tile0, 11:[80x6, 9:80x6, 80x4], 24][D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[80x6, 9:80x6, 80x4], 24][D0, [0 x 24, 24]]
		Tile0: [0, 11520, 24], Tile1: [11520, 11520, 24], Tile2; [23040, 11520, 24]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 288 [D1, [1 x 256, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 256, 32]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [1 x 64, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [1 x 64, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 2304 [D1, [1 x 2048, 256]][D0, [0 x 2048, 2048]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 2048, 256]][D0, [0 x 2048, 2048]]
		Tile0: [0, 2048, 2048], Tile1: [2048, 256, 256], Tile2; [0, 2048, 2048]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 22 physical tiles
			Total Size: 368640 [Tile0, 11:[80x6, 9:80x6, 80x4], 72][D1, [1 x 64, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 8]][Tile0, 11:[80x6, 80x4], 72]
		Tile0: [0, 30720, 64], Tile1: [34560, 30720, 64], Tile2; [69120, 30720, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (24);
	KerArg3->TotalInFeatures = (unsigned short int) (24);
	KerArg3->Tile_InW = (unsigned short int) (80);
	KerArg3->Tile_OutW = (unsigned short int) (80);
	KerArg3->Pad_Val = (unsigned short int) (161);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 11520, 24, 24, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23040), 288, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23328), 72, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23400), 72, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23472+0), 2048, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=30720; _LC_Out=64;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+89008), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (2048); _SN_Filter = ((1)?256:2048); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23472+2048*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<11; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==10), T0Ind_NextLast = ((T0Ind+1)==10);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (11520); _LN_In = (24); _SN_In = (((T0Ind_NextLast)?320:480)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-115200); _LN_In = (24); _SN_In = (480*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total+1)%2)),
						1*(_SN_In), 24, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+11520*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+23472+2048*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+23040+((D1Ind)*256));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+27568+30720*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+23328+((D1Ind)*64));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+23400+((D1Ind)*64));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?8:64);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+89008))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+27568+30720*((T0Ind_Total)%2)),
					_SC_Out, 72, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (34560); _LC_Out = ((D1Ind_Last)?8:64); _SC_Out = (((T0Ind_NextLast)?320:480)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (64)+(-345600); _LC_Out = ((1)?8:64); _SC_Out = (480*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S33_Op__backbone_features_0_features_0_4_block_block_1_block_1_0_Conv_fusion_qin0(
		unsigned char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115688 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_UFpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 368640, Tiled: 13]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 368640 [D0, [12 x 28920, 21600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [12 x 28920, 21600]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 13 logical tiles, 13 physical tiles
			Total Size: 368640 [D0, [12 x 28920, 21600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [12 x 28920, 21600]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28920, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D0Ind=0; D0Ind<13; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==12), D0Ind_NextLast = ((D0Ind+1)==12);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (28920); _SN_In = ((D0Ind_NextLast)?21600:28920); 
			} else if (!(1)) {
				_N_In = _N_In + (-347040); _SN_In = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2));
			KerArg0->W = (unsigned short int) ((D0Ind_Last)?21600:28920);
			AT_FORK(gap_ncore(), (void *) CNN_UFpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_UFpsFpsScaled, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (28920); _SC_Out = ((D0Ind_NextLast)?21600:28920); 
			} else if (!(1)) {
				_C_Out = _C_Out + (-347040); _SC_Out = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S36_Conv2d_72x5x5x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 111688 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 2][D0 Dim: Init: 72, Tiled: 9]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 92160 [Tile0, 2:[40x18, 40x14], 72][D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[40x18, 40x14], 72][D0, [8 x 8, 8]]
		Tile0: [0, 5760, 8], Tile1: [8, 5760, 8], Tile2; [16, 5760, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 368640 [D0, [8 x 40960, 40960]][Tile0, 2:[80x37, 80x30], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[80x37, 7:80x39, 80x30], 1][D0, [8 x 40960, 40960]]
		Tile0: [0, 24960, 3120], Tile1: [0, 24960, 3120], Tile2; [0, 24960, 3120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [8 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 32, 32]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 8, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 8, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 1800 [D0, [8 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 200, 200]]
		Tile0: [0, 1800, 1800], Tile1: [0, 1800, 1800], Tile2; [0, 1800, 1800]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 368640 [Tile0, 2:[80x37, 80x30], 72][D0, [8 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[80x37, 80x30], 72][D0, [8 x 8, 8]]
		Tile0: [0, 23680, 8], Tile1: [8, 23680, 8], Tile2; [16, 23680, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 368640 [Tile0, 2:[40x18, 40x14], 288][D0, [8 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[40x18, 40x14], 288][D0, [8 x 32, 32]]
		Tile0: [0, 23040, 32], Tile1: [0, 23040, 32], Tile2; [0, 23040, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 2:[1x1, 1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[1x1, 1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+49920);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (80);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+49920);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->UsedW = (unsigned short int) (80);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (72);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+75312);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+74880);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+88632);
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+88632);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (40);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+75168);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+75240);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+111672);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=5760; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+74880), 288, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+75168), 72, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+75240), 72, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+75312), 1800, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 23680, 72, 8, 0, DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+111672), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<2; T0Ind++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
		for (D0Ind=0; D0Ind<9; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==8), D0Ind_NextLast = ((D0Ind+1)==8);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (((T0Ind_Last)?2400:(3120-160*(T0Ind==0)))*_LN_In); 
			} else if (!(T0Ind_Last)) {
				_N_In = _N_In + (207360-(11520*(T0Ind==0)))+(-64); _LN_In = (8); _SN_In = (((1)?2400:3120)*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+24960*((D0Ind_Total+1)%2)),
						1*(_SN_In), 72, _LN_In, 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+24960*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?30:39)-2*(T0Ind==0));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (((T0Ind_Last)?30:39)-2*(T0Ind==0));
			KerArg1->UsedH = (unsigned short int) (((T0Ind_Last)?30:39)-2*(T0Ind==0));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+75312+((D0Ind)*200));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+74880+((D0Ind)*32));
			KerArg1->Pad = (v4s) ((v4s){2,1,2*(T0Ind==0),1*(T0Ind_Last)});
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+111672))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride2B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+77112+5760*((D0Ind_Total)%2));
			KerArg2->H = (unsigned short int) (T0Ind_Last?14:18);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+75168+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+75240+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLU_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+77112+5760*((D0Ind_Total)%2)),
					_SC_Out, 72, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (((T0Ind_Last)?560:720)*_LC_Out); 
			} else if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (51840)+(-64); _LC_Out = (8); _SC_Out = (((1)?560:720)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S37_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 115488 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 4]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 92160 [D0, [0 x 92160, 92160]][Tile0, 4:[72x401, 2:72x401, 72x77], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 92160, 92160]][Tile0, 4:[72x401, 2:72x401, 72x77], 1]
		Tile0: [0, 28872, 28872], Tile1: [28872, 28872, 28872], Tile2; [57744, 28872, 28872]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 92160 [D0, [0 x 92160, 92160]][Tile0, 4:[72x401, 2:72x401, 72x77], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 92160, 92160]][Tile0, 4:[72x401, 2:72x401, 72x77], 1]
		Tile0: [0, 28872, 401], Tile1: [401, 28872, 401], Tile2; [802, 28872, 401]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (72);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28872, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28872; _LC_Out=401;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28872); _SN_In = (1*((T0Ind_NextLast)?5544:28872)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28872*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28872*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+57744+28872*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?77:401);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57744+28872*((T0Ind_Total)%2)),
					_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (401); _LC_Out = ((T0Ind_NextLast)?77:401); _SC_Out = (72*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S38_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 92248 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 92160 [Tile0, 1:[1280x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1280x72], 1]
		Tile0: [0, 92160, 92160], Tile1: [0, 92160, 92160], Tile2; [0, 92160, 92160]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W = (unsigned short int) (16);
	KerArg0->H = (unsigned short int) (80);
	KerArg0->Feat = (unsigned short int) (72);
	KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+92160);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+92232);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 92160, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+92232), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+92160), 72, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S40_Op__backbone_features_0_features_0_4_block_block_2_fc1_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 152 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 72, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+72);
	KerArg0->W = (unsigned short int) (72);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+144);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 72, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+144), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsUFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+72), 72, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S43_Conv2d_24x72x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2188 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 24, Tiled: 1][D0 Dim: Init: 72, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 80, 80]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [0 x 1920, 1920]][D0, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1920, 1920]][D0, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+80);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+2000);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+2096);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2120);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2144);
	KerArg2->Tile_InFeat = (unsigned short int) (72);
	KerArg2->Tile_OutFeat = (unsigned short int) (24);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 80, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+80), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2000), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2120), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2144), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2168), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+2168))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2096), 24, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S46_Conv2d_72x24x1x1_Hsigmoid(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 3148 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 72, Tiled: 1][D0 Dim: Init: 24, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D1, [0 x 2304, 2304]][D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 2304, 2304]][D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [D1, [0 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 288, 288]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [D1, [0 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 288, 288]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+32);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+2336);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+2624);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2984);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+3056);
	KerArg2->Tile_InFeat = (unsigned short int) (24);
	KerArg2->Tile_OutFeat = (unsigned short int) (72);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+2624);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+2912);
	KerArg3->Feat = (unsigned short int) (72);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+2984);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+3056);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+3128);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 32, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32), 2304, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+92272+0), 288, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+92272+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2336), 288, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2984), 72, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3056), 72, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3128), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+3128))[4]);
				KerLinear_8a_NE16(KerArg2);
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_HSigmoid_SQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_HSigmoid_SQ8, KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2912), 72, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S47_Op_expr_16(
		signed char * __restrict__ expr_16_in_0,
		signed char * __restrict__ expr_16_in_1,
		unsigned char * __restrict__ expr_16_out_0)

{
	/* Shared L1: 81992 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s47_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_16_out_0;
	unsigned int _SP_expr_16_out_0, _SC_expr_16_out_0;
	unsigned int _LP_expr_16_out_0, _LC_expr_16_out_0;
	unsigned int _N_expr_16_in_0;
	unsigned int _SN_expr_16_in_0;
	unsigned int _LN_expr_16_in_0;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1280, Tiled: 1][D1 Dim: Init: 72, Tiled: 5][Tile0 Dim: 1]
	Ker Arg: expr_16_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 92160 [D0, [0 x 92160, 92160]][D1, [4 x 20480, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 92160, 92160]][D1, [4 x 20480, 10240]]
		Tile0: [0, 20480, 16], Tile1: [16, 20480, 16], Tile2; [32, 20480, 16]
	Ker Arg: expr_16_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 72 [D1, [4 x 16, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 16, 8]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: expr_16_in_0, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 92160 [D0, [0 x 92160, 92160]][D1, [4 x 20480, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 92160, 92160]][D1, [4 x 20480, 10240]]
		Tile0: [0, 20480, 16], Tile1: [16, 20480, 16], Tile2; [32, 20480, 16]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (1280);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_16_out_0=0; _SC_expr_16_out_0=20480; _LC_expr_16_out_0=16;
	_SP_expr_16_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_16_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960), 72, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_16_in_1 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_16_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41032+0), 20480, 72, 16, 0, DmaR_Evt2);
	_N_expr_16_in_0=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<5; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==4), D1Ind_NextLast = ((D1Ind+1)==4);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_16_in_0 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_16_in_0 = _N_expr_16_in_0 + (16); _LN_expr_16_in_0 = ((D1Ind_NextLast)?8:16); _SN_expr_16_in_0 = (1280*_LN_expr_16_in_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_16_in_0 */
			if (_SN_expr_16_in_0) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_16_in_0+_N_expr_16_in_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41032+20480*((D1Ind_Total+1)%2)),
						1*(_SN_expr_16_in_0), 72, _LN_expr_16_in_0, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->I1 = (unsigned int) ((D1Ind_Last)?8:16);
			KerArg0->expr_16_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+41032+20480*((D1Ind_Total)%2));
			KerArg0->expr_16_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+40960+((D1Ind)*16));
			KerArg0->expr_16_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+20480*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s47_kernel, (void *) KerArg0);
			__CALL(s47_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_16_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_16_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_16_out_0+_C_expr_16_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((D1Ind_Total)%2)),
					_SC_expr_16_out_0, 72, _LC_expr_16_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_16_out_0 = _SC_expr_16_out_0;_LP_expr_16_out_0 = _LC_expr_16_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_16_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_16_out_0 = _C_expr_16_out_0 + (16); _LC_expr_16_out_0 = ((D1Ind_NextLast)?8:16); _SC_expr_16_out_0 = (1280*_LC_expr_16_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_16_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S50_Conv2d_40x72x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 105220 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 40, Tiled: 2][Tile0 Dim: 3][D0 Dim: Init: 72, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 92160 [Tile0, 3:[40x12, 1:40x12, 40x8], 72][D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[40x12, 1:40x12, 40x8], 72][D0, [0 x 72, 72]]
		Tile0: [0, 34560, 72], Tile1: [34560, 34560, 72], Tile2; [69120, 23040, 72]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 160 [D1, [1 x 128, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 128, 32]]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40 [D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40 [D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 3200 [D1, [1 x 2560, 640]][D0, [0 x 2560, 2560]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 2560, 640]][D0, [0 x 2560, 2560]]
		Tile0: [0, 2560, 2560], Tile1: [2560, 640, 640], Tile2; [0, 2560, 2560]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 51200 [Tile0, 3:[40x12, 1:40x12, 40x8], 40][D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]][Tile0, 3:[40x12, 40x8], 40]
		Tile0: [0, 15360, 32], Tile1: [19200, 15360, 32], Tile2; [38400, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (72);
	KerArg3->TotalInFeatures = (unsigned short int) (72);
	KerArg3->Tile_InW = (unsigned short int) (40);
	KerArg3->Tile_OutW = (unsigned short int) (40);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 34560, 72, 72, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69120), 160, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69280), 40, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69320), 40, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69360+0), 2560, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=15360; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105200), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (2560); _SN_Filter = ((1)?640:2560); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+69360+2560*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (34560); _LN_In = (72); _SN_In = (((T0Ind_NextLast)?320:480)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-69120); _LN_In = (72); _SN_In = (480*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+34560*((T0Ind_Total+1)%2)),
						1*(_SN_In), 72, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+34560*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+69360+2560*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+69120+((D1Ind)*128));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+74480+15360*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+69280+((D1Ind)*32));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+69320+((D1Ind)*32));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?8:12);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?8:32);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?8:12);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+105200))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+74480+15360*((T0Ind_Total)%2)),
					_SC_Out, 40, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (19200); _LC_Out = ((D1Ind_Last)?8:32); _SC_Out = (((T0Ind_NextLast)?320:480)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (32)+(-38400); _LC_Out = ((1)?8:32); _SC_Out = (480*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S53_Conv2d_120x40x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 107876 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 120, Tiled: 2][Tile0 Dim: 4][D0 Dim: Init: 40, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 51200 [Tile0, 4:[40x9, 2:40x9, 40x5], 40][D0, [0 x 40, 40]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[40x9, 2:40x9, 40x5], 40][D0, [0 x 40, 40]]
		Tile0: [0, 14400, 40], Tile1: [14400, 14400, 40], Tile2; [28800, 14400, 40]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [1 x 384, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 384, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [1 x 96, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 96, 24]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [1 x 96, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 96, 24]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 5760 [D1, [1 x 4608, 1152]][D0, [0 x 4608, 4608]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 4608, 1152]][D0, [0 x 4608, 4608]]
		Tile0: [0, 4608, 4608], Tile1: [4608, 1152, 1152], Tile2; [0, 4608, 4608]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 153600 [Tile0, 4:[40x9, 2:40x9, 40x5], 120][D1, [1 x 96, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 96, 24]][Tile0, 4:[40x9, 40x5], 120]
		Tile0: [0, 34560, 96], Tile1: [43200, 34560, 96], Tile2; [86400, 34560, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 4:[20x1, 2:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[20x1, 2:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (40);
	KerArg3->TotalInFeatures = (unsigned short int) (40);
	KerArg3->Tile_InW = (unsigned short int) (40);
	KerArg3->Tile_OutW = (unsigned short int) (40);
	KerArg3->Pad_Val = (unsigned short int) (162);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 14400, 40, 40, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28800), 480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29280), 120, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29400), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29520+0), 4608, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=34560; _LC_Out=96;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+107856), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (4608); _SN_Filter = ((1)?1152:4608); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29520+4608*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (14400); _LN_In = (40); _SN_In = (((T0Ind_NextLast)?200:360)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-43200); _LN_In = (40); _SN_In = (360*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+14400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 40, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+14400*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+29520+4608*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+28800+((D1Ind)*384));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38736+34560*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+29280+((D1Ind)*96));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+29400+((D1Ind)*96));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?5:9);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?24:96);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?5:9);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+107856))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38736+34560*((T0Ind_Total)%2)),
					_SC_Out, 120, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (43200); _LC_Out = ((D1Ind_Last)?24:96); _SC_Out = (((T0Ind_NextLast)?200:360)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (96)+(-129600); _LC_Out = ((1)?24:96); _SC_Out = (360*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S54_Op__backbone_features_0_features_0_5_block_block_1_block_1_0_Conv_fusion_qin0(
		unsigned char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115688 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_UFpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 153600, Tiled: 6]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [5 x 28920, 9000]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 28920, 9000]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [5 x 28920, 9000]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 28920, 9000]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28920, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D0Ind=0; D0Ind<6; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==5), D0Ind_NextLast = ((D0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (28920); _SN_In = ((D0Ind_NextLast)?9000:28920); 
			} else if (!(1)) {
				_N_In = _N_In + (-144600); _SN_In = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2));
			KerArg0->W = (unsigned short int) ((D0Ind_Last)?9000:28920);
			AT_FORK(gap_ncore(), (void *) CNN_UFpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_UFpsFpsScaled, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (28920); _SC_Out = ((D0Ind_NextLast)?9000:28920); 
			} else if (!(1)) {
				_C_Out = _C_Out + (-144600); _SC_Out = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S57_Conv2d_120x5x5x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 95896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 120, Tiled: 15]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [Tile0, 1:[40x32], 120][D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x32], 120][D0, [14 x 8, 8]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 153600 [D0, [14 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x34, 13:40x36, 40x34], 1][D0, [14 x 10240, 10240]]
		Tile0: [0, 11520, 1440], Tile1: [0, 11520, 1440], Tile2; [0, 11520, 1440]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 32, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 3000 [D0, [14 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 200, 200]]
		Tile0: [0, 3000, 3000], Tile1: [0, 3000, 3000], Tile2; [0, 3000, 3000]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [Tile0, 1:[40x32], 120][D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x32], 120][D0, [14 x 8, 8]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 614400 [Tile0, 1:[40x32], 480][D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x32], 480][D0, [14 x 32, 32]]
		Tile0: [0, 40960, 32], Tile1: [0, 40960, 32], Tile2; [0, 40960, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (40);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->UsedW = (unsigned short int) (40);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (120);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+31440);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+54920);
	KerArg1->Pad = (v4s) ((v4s){2,2,2,2});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+54920);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (40);
	KerArg2->H = (unsigned short int) (32);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31200);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31320);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+95880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10240, 120, 8, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720), 480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31200), 120, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31320), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31440), 3000, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+95880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<15; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==14), D0Ind_NextLast = ((D0Ind+1)==14);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (1280*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
						1*(_SN_In), 120, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (36-2*(1)-2*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (36-2*(1)-2*(1));
			KerArg1->UsedH = (unsigned short int) (36-2*(1)-2*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+31440+((D0Ind)*200));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+95880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+34440+10240*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31200+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31320+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLU_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34440+10240*((D0Ind_Total)%2)),
					_SC_Out, 120, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (1280*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S58_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 115680 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 6]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 6:[120x241, 4:120x241, 120x75], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 6:[120x241, 4:120x241, 120x75], 1]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 6:[120x241, 4:120x241, 120x75], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 6:[120x241, 4:120x241, 120x75], 1]
		Tile0: [0, 28920, 241], Tile1: [241, 28920, 241], Tile2; [482, 28920, 241]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (120);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28920, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28920; _LC_Out=241;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28920); _SN_In = (1*((T0Ind_NextLast)?9000:28920)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28920*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28920*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+57840+28920*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?75:241);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+28920*((T0Ind_Total)%2)),
					_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (241); _LC_Out = ((T0Ind_NextLast)?75:241); _SC_Out = (120*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S59_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 102496 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 153600 [Tile0, 3:[1280x40, 1:1280x40, 1280x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1280x40, 1:1280x40, 1280x40], 1]
		Tile0: [0, 51200, 51200], Tile1: [51200, 51200, 51200], Tile2; [102400, 51200, 51200]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [Tile0, 3:[1x40, 1:1x40, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x40, 1:1x40, 1x40], 1]
		Tile0: [0, 40, 40], Tile1: [40, 40, 40], Tile2; [80, 40, 40]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (16);
	KerArg0->H = (unsigned short int) (80);
	KerArg0->Feat = (unsigned short int) (40);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+102480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 51200, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=40;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+102480), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (51200); _SN_In = (51200); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+51200*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+51200*((T0Ind_Total)%2));
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+102400+40*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+102400+40*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (40); _SC_Out = (40); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S61_Op__backbone_features_0_features_0_5_block_block_2_fc1_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 248 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+120);
	KerArg0->W = (unsigned short int) (120);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+240);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+240), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsUFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S64_Conv2d_32x120x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4468 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 32, Tiled: 1][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [D1, [0 x 3840, 3840]][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 3840, 3840]][D0, [0 x 128, 128]]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D1, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D1, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D1, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4224);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4384);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4416);
	KerArg2->Tile_InFeat = (unsigned short int) (120);
	KerArg2->Tile_OutFeat = (unsigned short int) (32);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4224), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4384), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4416), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4448), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+4448))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4352), 32, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S67_Conv2d_120x32x1x1_Hsigmoid(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 5212 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 120, Tiled: 1][D0 Dim: Init: 32, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3840 [D1, [0 x 3840, 3840]][D0, [0 x 3840, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 3840, 3840]][D0, [0 x 3840, 3840]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+32);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+3872);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4952);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+5072);
	KerArg2->Tile_InFeat = (unsigned short int) (32);
	KerArg2->Tile_OutFeat = (unsigned short int) (120);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+4832);
	KerArg3->Feat = (unsigned short int) (120);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4952);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+5072);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5192);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 32, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32), 3840, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3872), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4952), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5072), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5192), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+5192))[4]);
				KerLinear_8a_NE16(KerArg2);
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_HSigmoid_SQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_HSigmoid_SQ8, KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4832), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S68_Op_expr_17(
		signed char * __restrict__ expr_17_in_0,
		signed char * __restrict__ expr_17_in_1,
		unsigned char * __restrict__ expr_17_out_0)

{
	/* Shared L1: 82040 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s68_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_17_out_0;
	unsigned int _SP_expr_17_out_0, _SC_expr_17_out_0;
	unsigned int _LP_expr_17_out_0, _LC_expr_17_out_0;
	unsigned int _N_expr_17_in_0;
	unsigned int _SN_expr_17_in_0;
	unsigned int _LN_expr_17_in_0;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1280, Tiled: 1][D1 Dim: Init: 120, Tiled: 8][Tile0 Dim: 1]
	Ker Arg: expr_17_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [7 x 20480, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [7 x 20480, 10240]]
		Tile0: [0, 20480, 16], Tile1: [16, 20480, 16], Tile2; [32, 20480, 16]
	Ker Arg: expr_17_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [7 x 16, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [7 x 16, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: expr_17_in_0, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [7 x 20480, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [7 x 20480, 10240]]
		Tile0: [0, 20480, 16], Tile1: [16, 20480, 16], Tile2; [32, 20480, 16]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (1280);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_17_out_0=0; _SC_expr_17_out_0=20480; _LC_expr_17_out_0=16;
	_SP_expr_17_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_17_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_17_in_1 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_17_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41080+0), 20480, 120, 16, 0, DmaR_Evt2);
	_N_expr_17_in_0=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<8; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==7), D1Ind_NextLast = ((D1Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_17_in_0 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_17_in_0 = _N_expr_17_in_0 + (16); _LN_expr_17_in_0 = ((D1Ind_NextLast)?8:16); _SN_expr_17_in_0 = (1280*_LN_expr_17_in_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_17_in_0 */
			if (_SN_expr_17_in_0) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_17_in_0+_N_expr_17_in_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41080+20480*((D1Ind_Total+1)%2)),
						1*(_SN_expr_17_in_0), 120, _LN_expr_17_in_0, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->I1 = (unsigned int) ((D1Ind_Last)?8:16);
			KerArg0->expr_17_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+41080+20480*((D1Ind_Total)%2));
			KerArg0->expr_17_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+40960+((D1Ind)*16));
			KerArg0->expr_17_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+20480*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s68_kernel, (void *) KerArg0);
			__CALL(s68_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_17_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_17_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_17_out_0+_C_expr_17_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((D1Ind_Total)%2)),
					_SC_expr_17_out_0, 120, _LC_expr_17_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_17_out_0 = _SC_expr_17_out_0;_LP_expr_17_out_0 = _LC_expr_17_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_17_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_17_out_0 = _C_expr_17_out_0 + (16); _LC_expr_17_out_0 = ((D1Ind_NextLast)?8:16); _SC_expr_17_out_0 = (1280*_LC_expr_17_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_17_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S71_Conv2d_40x120x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 81412 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 40, Tiled: 2][Tile0 Dim: 6][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [Tile0, 6:[40x6, 4:40x6, 40x2], 120][D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[40x6, 4:40x6, 40x2], 120][D0, [0 x 120, 120]]
		Tile0: [0, 28800, 120], Tile1: [28800, 28800, 120], Tile2; [57600, 28800, 120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 160 [D1, [1 x 128, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 128, 32]]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40 [D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40 [D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 5120 [D1, [1 x 4096, 1024]][D0, [0 x 4096, 4096]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 4096, 1024]][D0, [0 x 4096, 4096]]
		Tile0: [0, 4096, 4096], Tile1: [4096, 1024, 1024], Tile2; [0, 4096, 4096]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 51200 [Tile0, 6:[40x6, 4:40x6, 40x2], 40][D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]][Tile0, 6:[40x6, 40x2], 40]
		Tile0: [0, 7680, 32], Tile1: [9600, 7680, 32], Tile2; [19200, 7680, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (120);
	KerArg3->TotalInFeatures = (unsigned short int) (120);
	KerArg3->Tile_InW = (unsigned short int) (40);
	KerArg3->Tile_OutW = (unsigned short int) (40);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28800, 120, 120, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57600), 160, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57760), 40, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57800), 40, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+0), 4096, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=7680; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+81392), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (4096); _SN_Filter = ((1)?1024:4096); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+4096*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28800); _LN_In = (120); _SN_In = (((T0Ind_NextLast)?80:240)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-144000); _LN_In = (120); _SN_In = (240*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 120, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+57840+4096*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+57600+((D1Ind)*128));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+66032+7680*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+57760+((D1Ind)*32));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+57800+((D1Ind)*32));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:6);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?8:32);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:6);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+81392))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+66032+7680*((T0Ind_Total)%2)),
					_SC_Out, 40, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (9600); _LC_Out = ((D1Ind_Last)?8:32); _SC_Out = (((T0Ind_NextLast)?80:240)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (32)+(-48000); _LC_Out = ((1)?8:32); _SC_Out = (240*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S72_MatAdd_32x40x40(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 51200 [Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 12642, 12642]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 51200 [Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 12642, 12642]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 51200 [Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 12642, 12642]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 3:[1x1, 1:1x1, 1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 19279, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38560+0), 19279, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=19279;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (19279); _SN_In1 = ((T0Ind_NextLast)?12642:19279); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (19279); _SN_In2 = ((T0Ind_NextLast)?12642:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+19280*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38560+19280*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+19280*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38560+19280*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+77120+19280*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?12642:19279);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+77120+19280*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (19279); _SC_Out = ((T0Ind_NextLast)?12642:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S75_Conv2d_120x40x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 107876 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 120, Tiled: 2][Tile0 Dim: 4][D0 Dim: Init: 40, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 51200 [Tile0, 4:[40x9, 2:40x9, 40x5], 40][D0, [0 x 40, 40]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[40x9, 2:40x9, 40x5], 40][D0, [0 x 40, 40]]
		Tile0: [0, 14400, 40], Tile1: [14400, 14400, 40], Tile2; [28800, 14400, 40]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [1 x 384, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 384, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [1 x 96, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 96, 24]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [1 x 96, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 96, 24]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 5760 [D1, [1 x 4608, 1152]][D0, [0 x 4608, 4608]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 4608, 1152]][D0, [0 x 4608, 4608]]
		Tile0: [0, 4608, 4608], Tile1: [4608, 1152, 1152], Tile2; [0, 4608, 4608]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 153600 [Tile0, 4:[40x9, 2:40x9, 40x5], 120][D1, [1 x 96, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 96, 24]][Tile0, 4:[40x9, 40x5], 120]
		Tile0: [0, 34560, 96], Tile1: [43200, 34560, 96], Tile2; [86400, 34560, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 4:[20x1, 2:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[20x1, 2:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (40);
	KerArg3->TotalInFeatures = (unsigned short int) (40);
	KerArg3->Tile_InW = (unsigned short int) (40);
	KerArg3->Tile_OutW = (unsigned short int) (40);
	KerArg3->Pad_Val = (unsigned short int) (132);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 14400, 40, 40, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28800), 480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29280), 120, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29400), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29520+0), 4608, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=34560; _LC_Out=96;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+107856), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (4608); _SN_Filter = ((1)?1152:4608); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29520+4608*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (14400); _LN_In = (40); _SN_In = (((T0Ind_NextLast)?200:360)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-43200); _LN_In = (40); _SN_In = (360*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+14400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 40, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+14400*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+29520+4608*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+28800+((D1Ind)*384));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38736+34560*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+29280+((D1Ind)*96));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+29400+((D1Ind)*96));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?5:9);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?24:96);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?5:9);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+107856))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38736+34560*((T0Ind_Total)%2)),
					_SC_Out, 120, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (43200); _LC_Out = ((D1Ind_Last)?24:96); _SC_Out = (((T0Ind_NextLast)?200:360)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (96)+(-129600); _LC_Out = ((1)?24:96); _SC_Out = (360*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S76_Op__backbone_features_0_features_0_6_block_block_1_block_1_0_Conv_fusion_qin0(
		unsigned char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115688 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_UFpsFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 153600, Tiled: 6]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [5 x 28920, 9000]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 28920, 9000]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [5 x 28920, 9000]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [5 x 28920, 9000]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28920, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D0Ind=0; D0Ind<6; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==5), D0Ind_NextLast = ((D0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (28920); _SN_In = ((D0Ind_NextLast)?9000:28920); 
			} else if (!(1)) {
				_N_In = _N_In + (-144600); _SN_In = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2));
			KerArg0->W = (unsigned short int) ((D0Ind_Last)?9000:28920);
			AT_FORK(gap_ncore(), (void *) CNN_UFpsFpsScaled, (void *) KerArg0);
			__CALL(CNN_UFpsFpsScaled, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (28920); _SC_Out = ((D0Ind_NextLast)?9000:28920); 
			} else if (!(1)) {
				_C_Out = _C_Out + (-144600); _SC_Out = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S79_Conv2d_120x5x5x1_Relu(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 95896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 120, Tiled: 15]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [Tile0, 1:[40x32], 120][D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x32], 120][D0, [14 x 8, 8]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 153600 [D0, [14 x 10240, 10240]][Tile0, 1:[40x32], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x34, 13:40x36, 40x34], 1][D0, [14 x 10240, 10240]]
		Tile0: [0, 11520, 1440], Tile1: [0, 11520, 1440], Tile2; [0, 11520, 1440]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 32, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 8, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 3000 [D0, [14 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 200, 200]]
		Tile0: [0, 3000, 3000], Tile1: [0, 3000, 3000], Tile2; [0, 3000, 3000]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [Tile0, 1:[40x32], 120][D0, [14 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x32], 120][D0, [14 x 8, 8]]
		Tile0: [0, 10240, 8], Tile1: [8, 10240, 8], Tile2; [16, 10240, 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 614400 [Tile0, 1:[40x32], 480][D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[40x32], 480][D0, [14 x 32, 32]]
		Tile0: [0, 40960, 32], Tile1: [0, 40960, 32], Tile2; [0, 40960, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg0->Feat = (unsigned short int) (8);
	KerArg0->W = (unsigned short int) (40);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->UsedW = (unsigned short int) (40);
	KerArg1->InFeatures = (unsigned short int) (8);
	KerArg1->OutFeatures = (unsigned short int) (8);
	KerArg1->TotalInFeatures = (unsigned short int) (120);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+31440);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+54920);
	KerArg1->Pad = (v4s) ((v4s){2,2,2,2});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+54920);
	KerArg2->Feat = (unsigned short int) (8);
	KerArg2->W = (unsigned short int) (40);
	KerArg2->H = (unsigned short int) (32);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31200);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31320);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+95880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10240, 120, 8, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720), 480, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31200), 120, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31320), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+31440), 3000, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+95880), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<15; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==14), D0Ind_NextLast = ((D0Ind+1)==14);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (8); _LN_In = (8); _SN_In = (1280*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
						1*(_SN_In), 120, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (36-2*(1)-2*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (36-2*(1)-2*(1));
			KerArg1->UsedH = (unsigned short int) (36-2*(1)-2*(1));
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+31440+((D0Ind)*200));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720+((D0Ind)*32));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+95880))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+34440+10240*((D0Ind_Total)%2));
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31200+((D0Ind)*8));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+31320+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_ReLU_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34440+10240*((D0Ind_Total)%2)),
					_SC_Out, 120, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (1280*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S80_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 115680 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 6]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 6:[120x241, 4:120x241, 120x75], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 6:[120x241, 4:120x241, 120x75], 1]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 6:[120x241, 4:120x241, 120x75], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 6:[120x241, 4:120x241, 120x75], 1]
		Tile0: [0, 28920, 241], Tile1: [241, 28920, 241], Tile2; [482, 28920, 241]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (120);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28920, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28920; _LC_Out=241;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28920); _SN_In = (1*((T0Ind_NextLast)?9000:28920)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28920*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28920*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+57840+28920*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?75:241);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+28920*((T0Ind_Total)%2)),
					_SC_Out, 1280, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (241); _LC_Out = ((T0Ind_NextLast)?75:241); _SC_Out = (120*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S81_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 102496 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 153600 [Tile0, 3:[1280x40, 1:1280x40, 1280x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1280x40, 1:1280x40, 1280x40], 1]
		Tile0: [0, 51200, 51200], Tile1: [51200, 51200, 51200], Tile2; [102400, 51200, 51200]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 120 [Tile0, 3:[1x40, 1:1x40, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x40, 1:1x40, 1x40], 1]
		Tile0: [0, 40, 40], Tile1: [40, 40, 40], Tile2; [80, 40, 40]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (16);
	KerArg0->H = (unsigned short int) (80);
	KerArg0->Feat = (unsigned short int) (40);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+102480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 51200, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=40;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+102480), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (51200); _SN_In = (51200); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+51200*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+51200*((T0Ind_Total)%2));
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+102400+40*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+102400+40*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (40); _SC_Out = (40); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S83_Op__backbone_features_0_features_0_6_block_block_2_fc1_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 248 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+120);
	KerArg0->W = (unsigned short int) (120);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+240);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+240), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsUFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+120), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S86_Conv2d_32x120x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4468 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 32, Tiled: 1][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4096 [D1, [0 x 3840, 3840]][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 3840, 3840]][D0, [0 x 128, 128]]
		Tile0: [0, 4096, 4096], Tile1: [0, 4096, 4096], Tile2; [0, 4096, 4096]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D1, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D1, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D1, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4224);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4384);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4416);
	KerArg2->Tile_InFeat = (unsigned short int) (120);
	KerArg2->Tile_OutFeat = (unsigned short int) (32);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 4096, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4224), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4384), 32, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4416), 32, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4448), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+4448))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4352), 32, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S89_Conv2d_120x32x1x1_Hsigmoid(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 5212 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 120, Tiled: 1][D0 Dim: Init: 32, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32 [D0, [0 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 32, 32]]
		Tile0: [0, 32, 32], Tile1: [0, 32, 32], Tile2; [0, 32, 32]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3840 [D1, [0 x 3840, 3840]][D0, [0 x 3840, 3840]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 3840, 3840]][D0, [0 x 3840, 3840]]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+32);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+3872);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4952);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+5072);
	KerArg2->Tile_InFeat = (unsigned short int) (32);
	KerArg2->Tile_OutFeat = (unsigned short int) (120);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+4832);
	KerArg3->Feat = (unsigned short int) (120);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+4952);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+5072);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+5192);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 32, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32), 3840, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3872), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4952), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5072), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5192), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+5192))[4]);
				KerLinear_8a_NE16(KerArg2);
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_HSigmoid_SQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_HSigmoid_SQ8, KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4832), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S90_Op_expr_18(
		signed char * __restrict__ expr_18_in_0,
		signed char * __restrict__ expr_18_in_1,
		unsigned char * __restrict__ expr_18_out_0)

{
	/* Shared L1: 82040 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s90_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_18_out_0;
	unsigned int _SP_expr_18_out_0, _SC_expr_18_out_0;
	unsigned int _LP_expr_18_out_0, _LC_expr_18_out_0;
	unsigned int _N_expr_18_in_0;
	unsigned int _SN_expr_18_in_0;
	unsigned int _LN_expr_18_in_0;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1280, Tiled: 1][D1 Dim: Init: 120, Tiled: 8][Tile0 Dim: 1]
	Ker Arg: expr_18_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [7 x 20480, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [7 x 20480, 10240]]
		Tile0: [0, 20480, 16], Tile1: [16, 20480, 16], Tile2; [32, 20480, 16]
	Ker Arg: expr_18_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [7 x 16, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [7 x 16, 8]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: expr_18_in_0, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [7 x 20480, 10240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [7 x 20480, 10240]]
		Tile0: [0, 20480, 16], Tile1: [16, 20480, 16], Tile2; [32, 20480, 16]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (1280);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_18_out_0=0; _SC_expr_18_out_0=20480; _LC_expr_18_out_0=16;
	_SP_expr_18_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_18_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40960), 120, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_18_in_1 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_18_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41080+0), 20480, 120, 16, 0, DmaR_Evt2);
	_N_expr_18_in_0=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<8; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==7), D1Ind_NextLast = ((D1Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_18_in_0 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_18_in_0 = _N_expr_18_in_0 + (16); _LN_expr_18_in_0 = ((D1Ind_NextLast)?8:16); _SN_expr_18_in_0 = (1280*_LN_expr_18_in_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_18_in_0 */
			if (_SN_expr_18_in_0) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_18_in_0+_N_expr_18_in_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41080+20480*((D1Ind_Total+1)%2)),
						1*(_SN_expr_18_in_0), 120, _LN_expr_18_in_0, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->I1 = (unsigned int) ((D1Ind_Last)?8:16);
			KerArg0->expr_18_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+41080+20480*((D1Ind_Total)%2));
			KerArg0->expr_18_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+40960+((D1Ind)*16));
			KerArg0->expr_18_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+20480*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s90_kernel, (void *) KerArg0);
			__CALL(s90_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_18_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_18_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_18_out_0+_C_expr_18_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((D1Ind_Total)%2)),
					_SC_expr_18_out_0, 120, _LC_expr_18_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_18_out_0 = _SC_expr_18_out_0;_LP_expr_18_out_0 = _LC_expr_18_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_18_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_18_out_0 = _C_expr_18_out_0 + (16); _LC_expr_18_out_0 = ((D1Ind_NextLast)?8:16); _SC_expr_18_out_0 = (1280*_LC_expr_18_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_18_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S93_Conv2d_40x120x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 81412 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 40, Tiled: 2][Tile0 Dim: 6][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [Tile0, 6:[40x6, 4:40x6, 40x2], 120][D0, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[40x6, 4:40x6, 40x2], 120][D0, [0 x 120, 120]]
		Tile0: [0, 28800, 120], Tile1: [28800, 28800, 120], Tile2; [57600, 28800, 120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 160 [D1, [1 x 128, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 128, 32]]
		Tile0: [0, 160, 160], Tile1: [0, 160, 160], Tile2; [0, 160, 160]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40 [D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 40 [D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]]
		Tile0: [0, 40, 40], Tile1: [0, 40, 40], Tile2; [0, 40, 40]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 5120 [D1, [1 x 4096, 1024]][D0, [0 x 4096, 4096]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 4096, 1024]][D0, [0 x 4096, 4096]]
		Tile0: [0, 4096, 4096], Tile1: [4096, 1024, 1024], Tile2; [0, 4096, 4096]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 51200 [Tile0, 6:[40x6, 4:40x6, 40x2], 40][D1, [1 x 32, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 32, 8]][Tile0, 6:[40x6, 40x2], 40]
		Tile0: [0, 7680, 32], Tile1: [9600, 7680, 32], Tile2; [19200, 7680, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (120);
	KerArg3->TotalInFeatures = (unsigned short int) (120);
	KerArg3->Tile_InW = (unsigned short int) (40);
	KerArg3->Tile_OutW = (unsigned short int) (40);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28800, 120, 120, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57600), 160, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57760), 40, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57800), 40, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+0), 4096, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=7680; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+81392), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (4096); _SN_Filter = ((1)?1024:4096); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+4096*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28800); _LN_In = (120); _SN_In = (((T0Ind_NextLast)?80:240)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-144000); _LN_In = (120); _SN_In = (240*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 120, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+57840+4096*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+57600+((D1Ind)*128));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+66032+7680*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+57760+((D1Ind)*32));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+57800+((D1Ind)*32));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:6);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?8:32);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:6);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+81392))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+66032+7680*((T0Ind_Total)%2)),
					_SC_Out, 40, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (9600); _LC_Out = ((D1Ind_Last)?8:32); _SC_Out = (((T0Ind_NextLast)?80:240)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (32)+(-48000); _LC_Out = ((1)?8:32); _SC_Out = (240*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S94_MatAdd_32x40x40(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115696 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 51200 [Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 12642, 12642]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 51200 [Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 12642, 12642]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 51200 [Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x19279, 1:1x19279, 1x12642], 1]
		Tile0: [0, 19279, 19279], Tile1: [19279, 19279, 19279], Tile2; [38558, 12642, 12642]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 3:[1x1, 1:1x1, 1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 19279, 0, DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38560+0), 19279, 0, DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=19279;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (19279); _SN_In1 = ((T0Ind_NextLast)?12642:19279); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (19279); _SN_In2 = ((T0Ind_NextLast)?12642:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+19280*((T0Ind_Total+1)%2)),
					1*(_SN_In1), 0, DmaR_Evt1);
		}
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38560+19280*((T0Ind_Total+1)%2)),
					1*(_SN_In2), 0, DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+19280*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38560+19280*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+77120+19280*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?12642:19279);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+77120+19280*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (19279); _SC_Out = ((T0Ind_NextLast)?12642:19279); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S97_Conv2d_240x40x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115604 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_19_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _N_Scale;
	unsigned int _SN_Scale;
	unsigned int _N_ScaleN;
	unsigned int _SN_ScaleN;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 240, Tiled: 2][Tile0 Dim: 11][D0 Dim: Init: 40, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 51200 [Tile0, 11:[40x3, 9:40x3, 40x2], 40][D0, [0 x 40, 40]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[40x3, 9:40x3, 40x2], 40][D0, [0 x 40, 40]]
		Tile0: [0, 4800, 40], Tile1: [4800, 4800, 40], Tile2; [9600, 4800, 40]
	Ker Arg: Bias, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 960 [D1, [1 x 512, 448]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 512, 448]]
		Tile0: [0, 512, 512], Tile1: [512, 448, 448], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 240 [D1, [1 x 128, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 128, 112]]
		Tile0: [0, 128, 128], Tile1: [128, 112, 112], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 240 [D1, [1 x 128, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 128, 112]]
		Tile0: [0, 128, 128], Tile1: [128, 112, 112], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 11520 [D1, [1 x 6144, 5376]][D0, [0 x 6144, 6144]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 6144, 5376]][D0, [0 x 6144, 6144]]
		Tile0: [0, 6144, 6144], Tile1: [6144, 5376, 5376], Tile2; [0, 6144, 6144]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 1 physical tiles
			Total Size: 1228800 [Tile0, 11:[40x3, 9:40x3, 40x2], 960][D1, [1 x 512, 448]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 512, 448]][Tile0, 11:[40x3, 40x2], 960]
		Tile0: [0, 61440, 512], Tile1: [0, 61440, 512], Tile2; [0, 61440, 512]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 22 logical tiles, 22 physical tiles
			Total Size: 307200 [Tile0, 11:[40x3, 9:40x3, 40x2], 240][D1, [1 x 128, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 128, 112]][Tile0, 11:[40x3, 40x2], 240]
		Tile0: [0, 15360, 128], Tile1: [28800, 15360, 128], Tile2; [57600, 15360, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 11:[20x1, 9:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+23424);
	KerArg3->Tile_InFeat = (unsigned short int) (40);
	KerArg3->TotalInFeatures = (unsigned short int) (40);
	KerArg3->Tile_InW = (unsigned short int) (40);
	KerArg3->Tile_OutW = (unsigned short int) (40);
	KerArg3->Pad_Val = (unsigned short int) (115);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+23424);
	KerArg4->W = (unsigned short int) (40);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115584);
	KerArg5->H = (unsigned short int) (40);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4800, 40, 40, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9600+0), 512, 0, DmaR_Evt2);
	_N_Bias=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10624+0), 128, 0, DmaR_Evt3);
	_N_Scale=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10880+0), 128, 0, DmaR_Evt4);
	_N_ScaleN=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11136+0), 6144, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=15360; _LC_Out=128;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115584), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Bias = 0;
		if (!(D1Ind_Last)) {
			_N_Bias = _N_Bias + (512); _SN_Bias = ((1)?448:512); 
		}
		_SN_Scale = 0;
		if (!(D1Ind_Last)) {
			_N_Scale = _N_Scale + (128); _SN_Scale = ((1)?112:128); 
		}
		_SN_ScaleN = 0;
		if (!(D1Ind_Last)) {
			_N_ScaleN = _N_ScaleN + (128); _SN_ScaleN = ((1)?112:128); 
		}
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (6144); _SN_Filter = ((1)?5376:6144); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9600+512*((D1Ind_Total+1)%2)),
					1*(_SN_Bias), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
		if (_SN_Scale) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+_N_Scale), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10624+128*((D1Ind_Total+1)%2)),
					1*(_SN_Scale), 0, DmaR_Evt3);
		}
		AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
		if (_SN_ScaleN) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+_N_ScaleN), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10880+128*((D1Ind_Total+1)%2)),
					1*(_SN_ScaleN), 0, DmaR_Evt4);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11136+6144*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<11; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==10), T0Ind_NextLast = ((T0Ind+1)==10);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (4800); _LN_In = (40); _SN_In = (((T0Ind_NextLast)?80:120)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-48000); _LN_In = (40); _SN_In = (120*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 40, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+11136+6144*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+9600+512*((D1Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10624+128*((D1Ind_Total)%2));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10880+128*((D1Ind_Total)%2));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?112:128);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+115584))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+84864+15360*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?112:128);
			KerArg4->H = (unsigned short int) (T0Ind_Last?2:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10624+128*((D1Ind_Total)%2));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10880+128*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_19_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+84864+15360*((T0Ind_Total)%2));
			KerArg5->expr_19_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+84864+15360*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?112:128);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?2:3);
			AT_FORK(gap_ncore(), (void *) expr_19, (void *) KerArg5);
			__CALL(expr_19, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+84864+15360*((T0Ind_Total)%2)),
					_SC_Out, 240, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (28800); _LC_Out = ((D1Ind_Last)?112:128); _SC_Out = (((T0Ind_NextLast)?80:120)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (128)+(-288000); _LC_Out = ((1)?112:128); _SC_Out = (120*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S100_Conv2d_240x1x3x3_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 90020 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_20_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 240, Tiled: 1][Tile0 Dim: 16]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 1 physical tiles
			Total Size: 307200 [Tile0, 16:[20x1, 14:20x1, 20x1], 960][D0, [0 x 960, 960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 960, 960]][Tile0, 16:[20x1], 960]
		Tile0: [0, 19200, 960], Tile1: [0, 19200, 960], Tile2; [0, 19200, 960]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 960 [D0, [0 x 960, 960]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 960, 960]]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 240 [D0, [0 x 240, 240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 240, 240]]
		Tile0: [0, 240, 240], Tile1: [0, 240, 240], Tile2; [0, 240, 240]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 240 [D0, [0 x 240, 240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 240, 240]]
		Tile0: [0, 240, 240], Tile1: [0, 240, 240], Tile2; [0, 240, 240]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2160 [D0, [0 x 2160, 2160]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2160, 2160]]
		Tile0: [0, 2160, 2160], Tile1: [0, 2160, 2160], Tile2; [0, 2160, 2160]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 307200 [Tile0, 16:[40x2, 14:40x3, 40x3], 240][D0, [0 x 240, 240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 240, 240]][Tile0, 16:[40x2], 240]
		Tile0: [0, 19200, 240], Tile1: [9600, 28800, 240], Tile2; [28800, 28800, 240]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 16 physical tiles
			Total Size: 76800 [Tile0, 16:[20x1, 14:20x1, 20x1], 240][D0, [0 x 240, 240]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 240, 240]][Tile0, 16:[20x1], 240]
		Tile0: [0, 4800, 240], Tile1: [4800, 4800, 240], Tile2; [9600, 4800, 240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 16 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 16:[20x1, 14:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 16:[20x1, 14:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+59040);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+57600);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+61200);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58560);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58800);
	KerArg3->Tile_InFeat = (unsigned short int) (240);
	KerArg3->TotalInFeatures = (unsigned short int) (240);
	KerArg3->Tile_InW = (unsigned short int) (40);
	KerArg3->Tile_OutFeat = (unsigned short int) (240);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947639);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+61200);
	KerArg4->Feat = (unsigned short int) (240);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->H = (unsigned short int) (1);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+58560);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+58800);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+90000);
	KerArg5->W = (unsigned short int) (240);
	KerArg5->H = (unsigned short int) (20);
	KerArg5->Feat = (unsigned short int) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57600), 960, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58560), 240, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58800), 240, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+59040), 2160, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 19200, 240, 240, 0, DmaR_Evt5);
	_N_In=0;
	_C_Out=0; _SC_Out=4800; _LC_Out=240;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+90000), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<16; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==15), T0Ind_NextLast = ((T0Ind+1)==15);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (19200-(9600*(T0Ind==0))); _LN_In = (240); _SN_In = (((T0Ind_NextLast)?120:120)*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 240, _LN_In, 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total)%2));
			KerArg3->Tile_InH = (unsigned short int) (3-1*(T0Ind==0)-0*(T0Ind_Last));
			KerArg3->Pad = (v4s) ((v4s){1,0,1*(T0Ind==0),0*(T0Ind_Last)});
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+90000))[4]);
			KerConvDW3x3Stride2_NE16(KerArg3);
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+80400+4800*((T0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_20_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+80400+4800*((T0Ind_Total)%2));
			KerArg5->expr_20_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+80400+4800*((T0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_20, (void *) KerArg5);
			__CALL(expr_20, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+80400+4800*((T0Ind_Total)%2)),
					_SC_Out, 240, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (4800); _LC_Out = (240); _SC_Out = (20*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S103_Conv2d_80x240x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 104180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 80, Tiled: 2][Tile0 Dim: 3][D0 Dim: Init: 240, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 76800 [Tile0, 3:[20x6, 1:20x6, 20x4], 240][D0, [0 x 240, 240]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[20x6, 1:20x6, 20x4], 240][D0, [0 x 240, 240]]
		Tile0: [0, 28800, 240], Tile1: [28800, 28800, 240], Tile2; [57600, 19200, 240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 320 [D1, [1 x 256, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 256, 64]]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [1 x 64, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 16]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [1 x 64, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 16]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 19200 [D1, [1 x 15360, 3840]][D0, [0 x 15360, 15360]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 15360, 3840]][D0, [0 x 15360, 15360]]
		Tile0: [0, 15360, 15360], Tile1: [15360, 3840, 3840], Tile2; [0, 15360, 15360]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile0, 3:[20x6, 1:20x6, 20x4], 80][D1, [1 x 64, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 64, 16]][Tile0, 3:[20x6, 20x4], 80]
		Tile0: [0, 7680, 64], Tile1: [9600, 7680, 64], Tile2; [19200, 5120, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (240);
	KerArg3->TotalInFeatures = (unsigned short int) (240);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28800, 240, 240, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57600), 320, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57920), 80, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58000), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58080+0), 15360, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=7680; _LC_Out=64;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+104160), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (15360); _SN_Filter = ((1)?3840:15360); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58080+15360*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28800); _LN_In = (240); _SN_In = (((T0Ind_NextLast)?80:120)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-57600); _LN_In = (240); _SN_In = (120*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 240, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+58080+15360*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+57600+((D1Ind)*256));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+88800+7680*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+57920+((D1Ind)*64));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58000+((D1Ind)*64));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?16:64);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?4:6);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+104160))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+88800+7680*((T0Ind_Total)%2)),
					_SC_Out, 80, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (9600); _LC_Out = ((D1Ind_Last)?16:64); _SC_Out = (((T0Ind_NextLast)?80:120)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (64)+(-19200); _LC_Out = ((1)?16:64); _SC_Out = (120*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S106_Conv2d_200x80x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 110660 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_21_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 200, Tiled: 2][Tile0 Dim: 6][D0 Dim: Init: 80, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile0, 6:[20x3, 4:20x3, 20x1], 80][D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x3, 4:20x3, 20x1], 80][D0, [0 x 80, 80]]
		Tile0: [0, 4800, 80], Tile1: [4800, 4800, 80], Tile2; [9600, 4800, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 800 [D1, [1 x 768, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 768, 32]]
		Tile0: [0, 800, 800], Tile1: [0, 800, 800], Tile2; [0, 800, 800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 200 [D1, [1 x 192, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 192, 8]]
		Tile0: [0, 200, 200], Tile1: [0, 200, 200], Tile2; [0, 200, 200]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 200 [D1, [1 x 192, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 192, 8]]
		Tile0: [0, 200, 200], Tile1: [0, 200, 200], Tile2; [0, 200, 200]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 16000 [D1, [1 x 15360, 640]][D0, [0 x 15360, 15360]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 15360, 640]][D0, [0 x 15360, 15360]]
		Tile0: [0, 15360, 15360], Tile1: [15360, 640, 640], Tile2; [0, 15360, 15360]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 256000 [Tile0, 6:[20x3, 4:20x3, 20x1], 800][D1, [1 x 768, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 768, 32]][Tile0, 6:[20x3, 20x1], 800]
		Tile0: [0, 46080, 768], Tile1: [0, 46080, 768], Tile2; [0, 46080, 768]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 64000 [Tile0, 6:[20x3, 4:20x3, 20x1], 200][D1, [1 x 192, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 192, 8]][Tile0, 6:[20x3, 20x1], 200]
		Tile0: [0, 11520, 192], Tile1: [12000, 11520, 192], Tile2; [24000, 11520, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+41520);
	KerArg3->Tile_InFeat = (unsigned short int) (80);
	KerArg3->TotalInFeatures = (unsigned short int) (80);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (146);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+41520);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+110640);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4800, 80, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9600), 800, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10400), 200, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10600), 200, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10800+0), 15360, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=11520; _LC_Out=192;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+110640), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (15360); _SN_Filter = ((1)?640:15360); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10800+15360*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (4800); _LN_In = (80); _SN_In = (((T0Ind_NextLast)?20:60)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-24000); _LN_In = (80); _SN_In = (60*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 80, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+10800+15360*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+9600+((D1Ind)*768));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10400+((D1Ind)*192));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10600+((D1Ind)*192));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?8:192);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+110640))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+87600+11520*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?8:192);
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10400+((D1Ind)*192));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10600+((D1Ind)*192));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_21_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+87600+11520*((T0Ind_Total)%2));
			KerArg5->expr_21_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+87600+11520*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?8:192);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_21, (void *) KerArg5);
			__CALL(expr_21, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+87600+11520*((T0Ind_Total)%2)),
					_SC_Out, 200, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (12000); _LC_Out = ((D1Ind_Last)?8:192); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (192)+(-60000); _LC_Out = ((1)?8:192); _SC_Out = (60*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S109_Conv2d_200x1x3x3_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115092 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_22_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 200, Tiled: 1][Tile0 Dim: 6]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 64000 [Tile0, 6:[20x4, 4:20x5, 20x2], 200][D0, [0 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 200, 200]][Tile0, 6:[20x3], 200]
		Tile0: [0, 16000, 200], Tile1: [8000, 20000, 200], Tile2; [20000, 20000, 200]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 800 [D0, [0 x 800, 800]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 800, 800]]
		Tile0: [0, 800, 800], Tile1: [0, 800, 800], Tile2; [0, 800, 800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 200 [D0, [0 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 200, 200]]
		Tile0: [0, 200, 200], Tile1: [0, 200, 200], Tile2; [0, 200, 200]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 200 [D0, [0 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 200, 200]]
		Tile0: [0, 200, 200], Tile1: [0, 200, 200], Tile2; [0, 200, 200]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1872 [D0, [0 x 1872, 1872]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1872, 1872]]
		Tile0: [0, 1800, 1800], Tile1: [0, 1800, 1800], Tile2; [0, 1800, 1800]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 256000 [Tile0, 6:[20x3, 4:20x3, 20x1], 800][D0, [0 x 832, 800]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 832, 800]][Tile0, 6:[20x3], 800]
		Tile0: [0, 48000, 800], Tile1: [0, 48000, 800], Tile2; [0, 48000, 800]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 64000 [Tile0, 6:[20x3, 4:20x3, 20x1], 200][D0, [0 x 208, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 208, 200]][Tile0, 6:[20x3], 200]
		Tile0: [0, 12000, 200], Tile1: [12000, 12000, 200], Tile2; [24000, 12000, 200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+41200);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+40000);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+43072);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40800);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+41000);
	KerArg3->Tile_InFeat = (unsigned short int) (200);
	KerArg3->TotalInFeatures = (unsigned short int) (200);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (200);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947383);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+43072);
	KerArg4->Feat = (unsigned short int) (200);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+40800);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+41000);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115072);
	KerArg5->W = (unsigned short int) (200);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 16000, 200, 200, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40000), 800, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40800), 200, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41000), 200, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41200), 1872, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=12000; _LC_Out=200;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115072), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (12000-(4000*(T0Ind==0))); _LN_In = (200); _SN_In = (((T0Ind_NextLast)?40:100)*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20000*((T0Ind_Total+1)%2)),
						1*(_SN_In), 200, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+20000*((T0Ind_Total)%2));
			KerArg3->Tile_InH = (unsigned short int) (((T0Ind_Last)?2:5)-1*(T0Ind==0));
			KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
			KerArg3->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+115072))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+91072+12000*((T0Ind_Total)%2));
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_22_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+91072+12000*((T0Ind_Total)%2));
			KerArg5->expr_22_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+91072+12000*((T0Ind_Total)%2));
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_22, (void *) KerArg5);
			__CALL(expr_22, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+91072+12000*((T0Ind_Total)%2)),
					_SC_Out, 200, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (12000); _LC_Out = (200); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S112_Conv2d_80x200x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 106740 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 80, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 200, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64000 [Tile0, 1:[20x16], 200][D0, [0 x 200, 200]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 200][D0, [0 x 200, 200]]
		Tile0: [0, 64000, 64000], Tile1: [0, 64000, 64000], Tile2; [0, 64000, 64000]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [D1, [0 x 320, 320]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 320, 320]]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16640 [D1, [0 x 16640, 16640]][D0, [0 x 16640, 16640]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16640, 16640]][D0, [0 x 16640, 16640]]
		Tile0: [0, 16640, 16640], Tile1: [0, 16640, 16640], Tile2; [0, 16640, 16640]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[20x16], 80][D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]][Tile0, 1:[20x16], 80]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+64480);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+64000);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+81120);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+64320);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+64400);
	KerArg3->Tile_InFeat = (unsigned short int) (200);
	KerArg3->TotalInFeatures = (unsigned short int) (200);
	KerArg3->Tile_InH = (unsigned short int) (16);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (80);
	KerArg3->Tile_OutH = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 64000, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+64000), 320, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+64320), 80, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+64400), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+64480), 16640, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+106720), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+106720))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+81120), 25600, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S113_MatAdd_16x20x80(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 76816 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 1:[1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+25600);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+51200);
	KerArg0->Feat = (unsigned short int) (25600);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+76800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 25600, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25600), 25600, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+76800), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+51200), 25600, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S116_Conv2d_184x80x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 93924 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_23_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 184, Tiled: 2][Tile0 Dim: 6][D0 Dim: Init: 80, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile0, 6:[20x3, 4:20x3, 20x1], 80][D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x3, 4:20x3, 20x1], 80][D0, [0 x 80, 80]]
		Tile0: [0, 4800, 80], Tile1: [4800, 4800, 80], Tile2; [9600, 4800, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 736 [D1, [1 x 640, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 640, 96]]
		Tile0: [0, 736, 736], Tile1: [0, 736, 736], Tile2; [0, 736, 736]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 184 [D1, [1 x 160, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 160, 24]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 184 [D1, [1 x 160, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 160, 24]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 14720 [D1, [1 x 12800, 1920]][D0, [0 x 12800, 12800]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 12800, 1920]][D0, [0 x 12800, 12800]]
		Tile0: [0, 12800, 12800], Tile1: [12800, 1920, 1920], Tile2; [0, 12800, 12800]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 235520 [Tile0, 6:[20x3, 4:20x3, 20x1], 736][D1, [1 x 640, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 640, 96]][Tile0, 6:[20x3, 20x1], 736]
		Tile0: [0, 38400, 640], Tile1: [0, 38400, 640], Tile2; [0, 38400, 640]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 58880 [Tile0, 6:[20x3, 4:20x3, 20x1], 184][D1, [1 x 160, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 160, 24]][Tile0, 6:[20x3, 20x1], 184]
		Tile0: [0, 9600, 160], Tile1: [11040, 9600, 160], Tile2; [22080, 9600, 160]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+36304);
	KerArg3->Tile_InFeat = (unsigned short int) (80);
	KerArg3->TotalInFeatures = (unsigned short int) (80);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (140);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+36304);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+93904);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4800, 80, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9600), 736, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10336), 184, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10520), 184, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10704+0), 12800, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=9600; _LC_Out=160;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+93904), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (12800); _SN_Filter = ((1)?1920:12800); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10704+12800*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (4800); _LN_In = (80); _SN_In = (((T0Ind_NextLast)?20:60)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-24000); _LN_In = (80); _SN_In = (60*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 80, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+10704+12800*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+9600+((D1Ind)*640));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10336+((D1Ind)*160));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10520+((D1Ind)*160));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?24:160);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+93904))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+74704+9600*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?24:160);
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10336+((D1Ind)*160));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10520+((D1Ind)*160));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_23_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+74704+9600*((T0Ind_Total)%2));
			KerArg5->expr_23_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+74704+9600*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?24:160);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_23, (void *) KerArg5);
			__CALL(expr_23, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+74704+9600*((T0Ind_Total)%2)),
					_SC_Out, 184, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (11040); _LC_Out = ((D1Ind_Last)?24:160); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (160)+(-55200); _LC_Out = ((1)?24:160); _SC_Out = (60*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S119_Conv2d_184x1x3x3_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 105892 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_24_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 184, Tiled: 1][Tile0 Dim: 6]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 58880 [Tile0, 6:[20x4, 4:20x5, 20x2], 184][D0, [0 x 184, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 184, 184]][Tile0, 6:[20x3], 184]
		Tile0: [0, 14720, 184], Tile1: [7360, 18400, 184], Tile2; [18400, 18400, 184]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 736 [D0, [0 x 736, 736]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 736, 736]]
		Tile0: [0, 736, 736], Tile1: [0, 736, 736], Tile2; [0, 736, 736]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 184 [D0, [0 x 184, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 184, 184]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 184 [D0, [0 x 184, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 184, 184]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [0 x 1728, 1728]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1728, 1728]]
		Tile0: [0, 1656, 1656], Tile1: [0, 1656, 1656], Tile2; [0, 1656, 1656]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 235520 [Tile0, 6:[20x3, 4:20x3, 20x1], 736][D0, [0 x 768, 736]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 768, 736]][Tile0, 6:[20x3], 736]
		Tile0: [0, 44160, 736], Tile1: [0, 44160, 736], Tile2; [0, 44160, 736]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 58880 [Tile0, 6:[20x3, 4:20x3, 20x1], 184][D0, [0 x 192, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 192, 184]][Tile0, 6:[20x3], 184]
		Tile0: [0, 11040, 184], Tile1: [11040, 11040, 184], Tile2; [22080, 11040, 184]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+37904);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+36800);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+39632);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+37536);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+37720);
	KerArg3->Tile_InFeat = (unsigned short int) (184);
	KerArg3->TotalInFeatures = (unsigned short int) (184);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (184);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947383);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+39632);
	KerArg4->Feat = (unsigned short int) (184);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+37536);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+37720);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+105872);
	KerArg5->W = (unsigned short int) (184);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 14720, 184, 184, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36800), 736, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+37536), 184, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+37720), 184, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+37904), 1728, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=11040; _LC_Out=184;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105872), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (11040-(3680*(T0Ind==0))); _LN_In = (184); _SN_In = (((T0Ind_NextLast)?40:100)*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+18400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 184, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+18400*((T0Ind_Total)%2));
			KerArg3->Tile_InH = (unsigned short int) (((T0Ind_Last)?2:5)-1*(T0Ind==0));
			KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
			KerArg3->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+105872))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+83792+11040*((T0Ind_Total)%2));
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_24_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+83792+11040*((T0Ind_Total)%2));
			KerArg5->expr_24_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+83792+11040*((T0Ind_Total)%2));
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_24, (void *) KerArg5);
			__CALL(expr_24, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+83792+11040*((T0Ind_Total)%2)),
					_SC_Out, 184, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (11040); _LC_Out = (184); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S122_Conv2d_80x184x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 100340 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 80, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 184, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 58880 [Tile0, 1:[20x16], 184][D0, [0 x 184, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 184][D0, [0 x 184, 184]]
		Tile0: [0, 58880, 58880], Tile1: [0, 58880, 58880], Tile2; [0, 58880, 58880]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [D1, [0 x 320, 320]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 320, 320]]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 15360 [D1, [0 x 15360, 15360]][D0, [0 x 15360, 15360]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 15360, 15360]][D0, [0 x 15360, 15360]]
		Tile0: [0, 15360, 15360], Tile1: [0, 15360, 15360], Tile2; [0, 15360, 15360]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[20x16], 80][D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]][Tile0, 1:[20x16], 80]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+59360);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+58880);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+74720);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+59200);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+59280);
	KerArg3->Tile_InFeat = (unsigned short int) (184);
	KerArg3->TotalInFeatures = (unsigned short int) (184);
	KerArg3->Tile_InH = (unsigned short int) (16);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (80);
	KerArg3->Tile_OutH = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 58880, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58880), 320, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+59200), 80, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+59280), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+59360), 15360, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+100320), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+100320))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+74720), 25600, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S123_MatAdd_16x20x80(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 76816 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 1:[1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+25600);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+51200);
	KerArg0->Feat = (unsigned short int) (25600);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+76800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 25600, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25600), 25600, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+76800), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+51200), 25600, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S126_Conv2d_184x80x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 93924 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_7_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 184, Tiled: 2][Tile0 Dim: 6][D0 Dim: Init: 80, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile0, 6:[20x3, 4:20x3, 20x1], 80][D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x3, 4:20x3, 20x1], 80][D0, [0 x 80, 80]]
		Tile0: [0, 4800, 80], Tile1: [4800, 4800, 80], Tile2; [9600, 4800, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 736 [D1, [1 x 640, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 640, 96]]
		Tile0: [0, 736, 736], Tile1: [0, 736, 736], Tile2; [0, 736, 736]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 184 [D1, [1 x 160, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 160, 24]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 184 [D1, [1 x 160, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 160, 24]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 14720 [D1, [1 x 12800, 1920]][D0, [0 x 12800, 12800]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 12800, 1920]][D0, [0 x 12800, 12800]]
		Tile0: [0, 12800, 12800], Tile1: [12800, 1920, 1920], Tile2; [0, 12800, 12800]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 235520 [Tile0, 6:[20x3, 4:20x3, 20x1], 736][D1, [1 x 640, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 640, 96]][Tile0, 6:[20x3, 20x1], 736]
		Tile0: [0, 38400, 640], Tile1: [0, 38400, 640], Tile2; [0, 38400, 640]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 58880 [Tile0, 6:[20x3, 4:20x3, 20x1], 184][D1, [1 x 160, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 160, 24]][Tile0, 6:[20x3, 20x1], 184]
		Tile0: [0, 9600, 160], Tile1: [11040, 9600, 160], Tile2; [22080, 9600, 160]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+36304);
	KerArg3->Tile_InFeat = (unsigned short int) (80);
	KerArg3->TotalInFeatures = (unsigned short int) (80);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (140);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+36304);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+93904);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4800, 80, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9600), 736, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10336), 184, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10520), 184, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10704+0), 12800, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=9600; _LC_Out=160;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+93904), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (12800); _SN_Filter = ((1)?1920:12800); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10704+12800*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (4800); _LN_In = (80); _SN_In = (((T0Ind_NextLast)?20:60)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-24000); _LN_In = (80); _SN_In = (60*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 80, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+10704+12800*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+9600+((D1Ind)*640));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10336+((D1Ind)*160));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10520+((D1Ind)*160));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?24:160);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+93904))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+74704+9600*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?24:160);
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10336+((D1Ind)*160));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10520+((D1Ind)*160));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_7_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+74704+9600*((T0Ind_Total)%2));
			KerArg5->expr_7_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+74704+9600*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?24:160);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_7, (void *) KerArg5);
			__CALL(expr_7, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+74704+9600*((T0Ind_Total)%2)),
					_SC_Out, 184, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (11040); _LC_Out = ((D1Ind_Last)?24:160); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (160)+(-55200); _LC_Out = ((1)?24:160); _SC_Out = (60*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S129_Conv2d_184x1x3x3_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 105892 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_8_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 184, Tiled: 1][Tile0 Dim: 6]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 58880 [Tile0, 6:[20x4, 4:20x5, 20x2], 184][D0, [0 x 184, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 184, 184]][Tile0, 6:[20x3], 184]
		Tile0: [0, 14720, 184], Tile1: [7360, 18400, 184], Tile2; [18400, 18400, 184]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 736 [D0, [0 x 736, 736]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 736, 736]]
		Tile0: [0, 736, 736], Tile1: [0, 736, 736], Tile2; [0, 736, 736]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 184 [D0, [0 x 184, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 184, 184]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 184 [D0, [0 x 184, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 184, 184]]
		Tile0: [0, 184, 184], Tile1: [0, 184, 184], Tile2; [0, 184, 184]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [0 x 1728, 1728]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1728, 1728]]
		Tile0: [0, 1656, 1656], Tile1: [0, 1656, 1656], Tile2; [0, 1656, 1656]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 235520 [Tile0, 6:[20x3, 4:20x3, 20x1], 736][D0, [0 x 768, 736]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 768, 736]][Tile0, 6:[20x3], 736]
		Tile0: [0, 44160, 736], Tile1: [0, 44160, 736], Tile2; [0, 44160, 736]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 58880 [Tile0, 6:[20x3, 4:20x3, 20x1], 184][D0, [0 x 192, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 192, 184]][Tile0, 6:[20x3], 184]
		Tile0: [0, 11040, 184], Tile1: [11040, 11040, 184], Tile2; [22080, 11040, 184]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+37904);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+36800);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+39632);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+37536);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+37720);
	KerArg3->Tile_InFeat = (unsigned short int) (184);
	KerArg3->TotalInFeatures = (unsigned short int) (184);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (184);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947383);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+39632);
	KerArg4->Feat = (unsigned short int) (184);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+37536);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+37720);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+105872);
	KerArg5->W = (unsigned short int) (184);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 14720, 184, 184, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36800), 736, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+37536), 184, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+37720), 184, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+37904), 1728, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=11040; _LC_Out=184;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105872), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (11040-(3680*(T0Ind==0))); _LN_In = (184); _SN_In = (((T0Ind_NextLast)?40:100)*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+18400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 184, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+18400*((T0Ind_Total)%2));
			KerArg3->Tile_InH = (unsigned short int) (((T0Ind_Last)?2:5)-1*(T0Ind==0));
			KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
			KerArg3->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+105872))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+83792+11040*((T0Ind_Total)%2));
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_8_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+83792+11040*((T0Ind_Total)%2));
			KerArg5->expr_8_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+83792+11040*((T0Ind_Total)%2));
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_8, (void *) KerArg5);
			__CALL(expr_8, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+83792+11040*((T0Ind_Total)%2)),
					_SC_Out, 184, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (11040); _LC_Out = (184); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S132_Conv2d_80x184x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 100340 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 80, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 184, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 58880 [Tile0, 1:[20x16], 184][D0, [0 x 184, 184]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 184][D0, [0 x 184, 184]]
		Tile0: [0, 58880, 58880], Tile1: [0, 58880, 58880], Tile2; [0, 58880, 58880]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [D1, [0 x 320, 320]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 320, 320]]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 15360 [D1, [0 x 15360, 15360]][D0, [0 x 15360, 15360]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 15360, 15360]][D0, [0 x 15360, 15360]]
		Tile0: [0, 15360, 15360], Tile1: [0, 15360, 15360], Tile2; [0, 15360, 15360]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[20x16], 80][D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]][Tile0, 1:[20x16], 80]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+59360);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+58880);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+74720);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+59200);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+59280);
	KerArg3->Tile_InFeat = (unsigned short int) (184);
	KerArg3->TotalInFeatures = (unsigned short int) (184);
	KerArg3->Tile_InH = (unsigned short int) (16);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (80);
	KerArg3->Tile_OutH = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 58880, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58880), 320, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+59200), 80, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+59280), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+59360), 15360, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+100320), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+100320))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+74720), 25600, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S133_MatAdd_16x20x80(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 76816 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 25600 [Tile0, 1:[1x25600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x25600], 1]
		Tile0: [0, 25600, 25600], Tile1: [0, 25600, 25600], Tile2; [0, 25600, 25600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 1:[1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+25600);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+51200);
	KerArg0->Feat = (unsigned short int) (25600);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+76800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 25600, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25600), 25600, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+76800), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+51200), 25600, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S136_Conv2d_480x80x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 112340 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_9_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 480, Tiled: 3][Tile0 Dim: 6][D0 Dim: Init: 80, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 25600 [Tile0, 6:[20x3, 4:20x3, 20x1], 80][D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x3, 4:20x3, 20x1], 80][D0, [0 x 80, 80]]
		Tile0: [0, 4800, 80], Tile1: [4800, 4800, 80], Tile2; [9600, 4800, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [2 x 768, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 768, 384]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [2 x 192, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 192, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [2 x 192, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 192, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 38400 [D1, [2 x 15360, 7680]][D0, [0 x 15360, 15360]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 15360, 7680]][D0, [0 x 15360, 15360]]
		Tile0: [0, 15360, 15360], Tile1: [15360, 15360, 15360], Tile2; [30720, 7680, 7680]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 614400 [Tile0, 6:[20x3, 4:20x3, 20x1], 1920][D1, [2 x 768, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 768, 384]][Tile0, 6:[20x3, 1:20x3, 20x1], 1920]
		Tile0: [0, 46080, 768], Tile1: [0, 46080, 768], Tile2; [0, 46080, 768]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 153600 [Tile0, 6:[20x3, 4:20x3, 20x1], 480][D1, [2 x 192, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 192, 96]][Tile0, 6:[20x3, 1:20x3, 20x1], 480]
		Tile0: [0, 11520, 192], Tile1: [28800, 11520, 192], Tile2; [57600, 11520, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+43200);
	KerArg3->Tile_InFeat = (unsigned short int) (80);
	KerArg3->TotalInFeatures = (unsigned short int) (80);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (135);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+43200);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+112320);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 4800, 80, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9600), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11520), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12000), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12480+0), 15360, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=11520; _LC_Out=192;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+112320), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<3; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==2), D1Ind_NextLast = ((D1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (15360); _SN_Filter = ((D1Ind_NextLast)?7680:15360); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12480+15360*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (4800); _LN_In = (80); _SN_In = (((T0Ind_NextLast)?20:60)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-24000); _LN_In = (80); _SN_In = (60*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 80, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+4800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+12480+15360*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+9600+((D1Ind)*768));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+11520+((D1Ind)*192));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+12000+((D1Ind)*192));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?96:192);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+112320))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+89280+11520*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?96:192);
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+11520+((D1Ind)*192));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+12000+((D1Ind)*192));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_9_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+89280+11520*((T0Ind_Total)%2));
			KerArg5->expr_9_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+89280+11520*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?96:192);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_9, (void *) KerArg5);
			__CALL(expr_9, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+89280+11520*((T0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (28800); _LC_Out = ((D1Ind_Last)?96:192); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (192)+(-144000); _LC_Out = ((D1Ind_NextLast)?96:192); _SC_Out = (60*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S139_Conv2d_480x1x3x3_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 89140 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_10_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 480, Tiled: 15][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [Tile0, 1:[20x16], 480][D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 32, 32]][Tile0, 1:[20x17, 13:20x18, 20x17], 480]
		Tile0: [0, 10240, 32], Tile1: [32, 10240, 32], Tile2; [64, 10240, 32]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [14 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 128, 128]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 32, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 32, 32]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 4320 [D0, [14 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 288, 288]]
		Tile0: [0, 4320, 4320], Tile1: [0, 4320, 4320], Tile2; [0, 4320, 4320]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 614400 [Tile0, 1:[20x16], 1920][D0, [14 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 128, 128]][Tile0, 1:[20x16, 13:20x16, 20x16], 1920]
		Tile0: [0, 40960, 128], Tile1: [0, 40960, 128], Tile2; [0, 40960, 128]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 153600 [Tile0, 1:[20x16], 480][D0, [14 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [14 x 32, 32]][Tile0, 1:[20x16, 13:20x16, 20x16], 480]
		Tile0: [0, 10240, 32], Tile1: [32, 10240, 32], Tile2; [64, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+27680);
	KerArg3->Tile_InFeat = (unsigned short int) (32);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (32);
	KerArg3->Tile_OutH = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947383);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+27680);
	KerArg4->Feat = (unsigned short int) (32);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->H = (unsigned short int) (16);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+89120);
	KerArg5->W = (unsigned short int) (32);
	KerArg5->H = (unsigned short int) (20);
	KerArg5->Feat = (unsigned short int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10240, 480, 32, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20480), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22400), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22880), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23360), 4320, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+89120), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D0Ind=0; D0Ind<15; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==14), D0Ind_NextLast = ((D0Ind+1)==14);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (32); _LN_In = (32); _SN_In = (320*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+23360+((D0Ind)*288));
			KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+20480+((D0Ind)*128));
			KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+22400+((D0Ind)*32));
			KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+22880+((D0Ind)*32));
			KerArg3->Tile_InH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg3->LastD0 = (unsigned char) ((D0Ind_Last));
			KerArg3->FirstD0 = (unsigned char) ((D0Ind==0));
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+89120))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+68640+10240*((D0Ind_Total)%2));
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+22400+((D0Ind)*32));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+22880+((D0Ind)*32));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_SQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_SQ8, KerArg4);
			KerArg5->expr_10_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+68640+10240*((D0Ind_Total)%2));
			KerArg5->expr_10_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+68640+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_10, (void *) KerArg5);
			__CALL(expr_10, KerArg5);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+68640+10240*((D0Ind_Total)%2)),
				_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (32); _LC_Out = (32); _SC_Out = (320*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S140_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 115200 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 6]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 6:[480x60, 4:480x60, 480x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 6:[480x60, 4:480x60, 480x20], 1]
		Tile0: [0, 28800, 28800], Tile1: [28800, 28800, 28800], Tile2; [57600, 28800, 28800]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][Tile0, 6:[480x60, 4:480x60, 480x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][Tile0, 6:[480x60, 4:480x60, 480x20], 1]
		Tile0: [0, 28800, 60], Tile1: [60, 28800, 60], Tile2; [120, 28800, 60]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28800, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28800; _LC_Out=60;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28800); _SN_In = (1*((T0Ind_NextLast)?9600:28800)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+57600+28800*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?20:60);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57600+28800*((T0Ind_Total)%2)),
					_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (60); _LC_Out = ((T0Ind_NextLast)?20:60); _SC_Out = (480*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S141_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 113008 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 153600 [Tile0, 3:[320x176, 1:320x176, 320x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[320x176, 1:320x176, 320x128], 1]
		Tile0: [0, 56320, 56320], Tile1: [56320, 56320, 56320], Tile2; [112640, 40960, 40960]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 480 [Tile0, 3:[1x176, 1:1x176, 1x128], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x176, 1:1x176, 1x128], 1]
		Tile0: [0, 176, 176], Tile1: [176, 176, 176], Tile2; [352, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[13x1, 1:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (8);
	KerArg0->H = (unsigned short int) (40);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+112992);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 56320, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=176;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+112992), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (56320); _SN_In = ((T0Ind_NextLast)?40960:56320); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+56320*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+56320*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?128:176);
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+112640+176*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+112640+176*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (176); _SC_Out = ((T0Ind_NextLast)?128:176); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S143_Op__backbone_features_0_features_0_11_block_block_2_fc1_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 968 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+480);
	KerArg0->W = (unsigned short int) (480);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+960);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+960), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsUFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S146_Conv2d_120x480x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 58940 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 120, Tiled: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 57600 [D1, [0 x 57600, 57600]][D0, [0 x 57600, 57600]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 57600, 57600]][D0, [0 x 57600, 57600]]
		Tile0: [0, 57600, 57600], Tile1: [0, 57600, 57600], Tile2; [0, 57600, 57600]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+480);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+58080);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+58560);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58680);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58800);
	KerArg2->Tile_InFeat = (unsigned short int) (480);
	KerArg2->Tile_OutFeat = (unsigned short int) (120);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+154208+0), 57600, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+154208+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480), 57600, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58080), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58680), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58800), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58920), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+58920))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58560), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S149_Conv2d_480x120x1x1_Hsigmoid(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 66868 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 480, Tiled: 1][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 61440 [D1, [0 x 61440, 61440]][D0, [0 x 61440, 61440]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 61440, 61440]][D0, [0 x 61440, 61440]]
		Tile0: [0, 61440, 61440], Tile1: [0, 61440, 61440], Tile2; [0, 61440, 61440]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+61568);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+63488);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+65888);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+66368);
	KerArg2->Tile_InFeat = (unsigned short int) (120);
	KerArg2->Tile_OutFeat = (unsigned short int) (480);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+63488);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+65408);
	KerArg3->Feat = (unsigned short int) (480);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+65888);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+66368);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+66848);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+154208+0), 61440, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+154208+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 61440, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61568), 1920, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+65888), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+66368), 480, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+66848), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+66848))[4]);
				KerLinear_8a_NE16(KerArg2);
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_HSigmoid_SQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_HSigmoid_SQ8, KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+65408), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S150_Op_expr_11(
		signed char * __restrict__ expr_11_in_0,
		signed char * __restrict__ expr_11_in_1,
		unsigned char * __restrict__ expr_11_out_0)

{
	/* Shared L1: 113120 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s150_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_11_out_0;
	unsigned int _SP_expr_11_out_0, _SC_expr_11_out_0;
	unsigned int _LP_expr_11_out_0, _LC_expr_11_out_0;
	unsigned int _N_expr_11_in_1;
	unsigned int _SN_expr_11_in_1;
	unsigned int _LN_expr_11_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 320, Tiled: 1][D1 Dim: Init: 480, Tiled: 6][Tile0 Dim: 1]
	Ker Arg: expr_11_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [5 x 28160, 12800]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [5 x 28160, 12800]]
		Tile0: [0, 28160, 88], Tile1: [88, 28160, 88], Tile2; [176, 28160, 88]
	Ker Arg: expr_11_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [5 x 88, 40]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [5 x 88, 40]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: expr_11_in_1, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [D0, [0 x 153600, 153600]][D1, [5 x 28160, 12800]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 153600, 153600]][D1, [5 x 28160, 12800]]
		Tile0: [0, 28160, 88], Tile1: [88, 28160, 88], Tile2; [176, 28160, 88]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (320);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_11_out_0=0; _SC_expr_11_out_0=28160; _LC_expr_11_out_0=88;
	_SP_expr_11_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_11_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56320), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_11_in_0 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_11_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56800+0), 28160, 480, 88, 0, DmaR_Evt2);
	_N_expr_11_in_1=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<6; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==5), D1Ind_NextLast = ((D1Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_11_in_1 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_11_in_1 = _N_expr_11_in_1 + (88); _LN_expr_11_in_1 = ((D1Ind_NextLast)?40:88); _SN_expr_11_in_1 = (320*_LN_expr_11_in_1); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_11_in_1 */
			if (_SN_expr_11_in_1) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_11_in_1+_N_expr_11_in_1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56800+28160*((D1Ind_Total+1)%2)),
						1*(_SN_expr_11_in_1), 480, _LN_expr_11_in_1, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->I1 = (unsigned int) ((D1Ind_Last)?40:88);
			KerArg0->expr_11_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+56320+((D1Ind)*88));
			KerArg0->expr_11_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+56800+28160*((D1Ind_Total)%2));
			KerArg0->expr_11_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+28160*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s150_kernel, (void *) KerArg0);
			__CALL(s150_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_11_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_11_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_11_out_0+_C_expr_11_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28160*((D1Ind_Total)%2)),
					_SC_expr_11_out_0, 480, _LC_expr_11_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_11_out_0 = _SC_expr_11_out_0;_LP_expr_11_out_0 = _LC_expr_11_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_11_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_11_out_0 = _C_expr_11_out_0 + (88); _LC_expr_11_out_0 = ((D1Ind_NextLast)?40:88); _SC_expr_11_out_0 = (320*_LC_expr_11_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_11_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S153_Conv2d_112x480x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 92852 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 112, Tiled: 4][Tile0 Dim: 6][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 153600 [Tile0, 6:[20x3, 4:20x3, 20x1], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x3, 4:20x3, 20x1], 480][D0, [0 x 480, 480]]
		Tile0: [0, 28800, 480], Tile1: [28800, 28800, 480], Tile2; [57600, 28800, 480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 448 [D1, [3 x 128, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 128, 64]]
		Tile0: [0, 448, 448], Tile1: [0, 448, 448], Tile2; [0, 448, 448]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 112 [D1, [3 x 32, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 32, 16]]
		Tile0: [0, 112, 112], Tile1: [0, 112, 112], Tile2; [0, 112, 112]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 112 [D1, [3 x 32, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 32, 16]]
		Tile0: [0, 112, 112], Tile1: [0, 112, 112], Tile2; [0, 112, 112]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 53760 [D1, [3 x 15360, 7680]][D0, [0 x 15360, 15360]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 15360, 7680]][D0, [0 x 15360, 15360]]
		Tile0: [0, 15360, 15360], Tile1: [15360, 15360, 15360], Tile2; [30720, 15360, 15360]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 35840 [Tile0, 6:[20x3, 4:20x3, 20x1], 112][D1, [3 x 32, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 32, 16]][Tile0, 6:[20x3, 2:20x3, 20x1], 112]
		Tile0: [0, 1920, 32], Tile1: [6720, 1920, 32], Tile2; [13440, 1920, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (480);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (45);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28800, 480, 480, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57600), 448, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58048), 112, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58160), 112, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58272+0), 15360, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=1920; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+92832), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<4; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==3), D1Ind_NextLast = ((D1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (15360); _SN_Filter = ((D1Ind_NextLast)?7680:15360); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58272+15360*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28800); _LN_In = (480); _SN_In = (((T0Ind_NextLast)?20:60)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-144000); _LN_In = (480); _SN_In = (60*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+28800*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+58272+15360*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+57600+((D1Ind)*128));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+88992+1920*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58048+((D1Ind)*32));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58160+((D1Ind)*32));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?16:32);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+92832))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+88992+1920*((T0Ind_Total)%2)),
					_SC_Out, 112, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (6720); _LC_Out = ((D1Ind_Last)?16:32); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (32)+(-33600); _LC_Out = ((D1Ind_NextLast)?16:32); _SC_Out = (60*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S156_Conv2d_672x112x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 110932 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_12_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 672, Tiled: 5][Tile0 Dim: 6][D0 Dim: Init: 112, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 35840 [Tile0, 6:[20x3, 4:20x3, 20x1], 112][D0, [0 x 112, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x3, 4:20x3, 20x1], 112][D0, [0 x 112, 112]]
		Tile0: [0, 6720, 112], Tile1: [6720, 6720, 112], Tile2; [13440, 6720, 112]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 2688 [D1, [4 x 640, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 640, 128]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [4 x 160, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 160, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [4 x 160, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 160, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 75264 [D1, [4 x 17920, 3584]][D0, [0 x 17920, 17920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 17920, 3584]][D0, [0 x 17920, 17920]]
		Tile0: [0, 17920, 17920], Tile1: [17920, 17920, 17920], Tile2; [35840, 17920, 17920]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 860160 [Tile0, 6:[20x3, 4:20x3, 20x1], 2688][D1, [4 x 640, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 640, 128]][Tile0, 6:[20x3, 3:20x3, 20x1], 2688]
		Tile0: [0, 38400, 640], Tile1: [0, 38400, 640], Tile2; [0, 38400, 640]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 30 physical tiles
			Total Size: 215040 [Tile0, 6:[20x3, 4:20x3, 20x1], 672][D1, [4 x 160, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 160, 32]][Tile0, 6:[20x3, 3:20x3, 20x1], 672]
		Tile0: [0, 9600, 160], Tile1: [40320, 9600, 160], Tile2; [80640, 9600, 160]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+53312);
	KerArg3->Tile_InFeat = (unsigned short int) (112);
	KerArg3->TotalInFeatures = (unsigned short int) (112);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (123);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+53312);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+110912);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 6720, 112, 112, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13440), 2688, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16128), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16800), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17472+0), 17920, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=9600; _LC_Out=160;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+110912), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<5; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==4), D1Ind_NextLast = ((D1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (17920); _SN_Filter = ((D1Ind_NextLast)?3584:17920); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17472+17920*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (6720); _LN_In = (112); _SN_In = (((T0Ind_NextLast)?20:60)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-33600); _LN_In = (112); _SN_In = (60*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+6720*((T0Ind_Total+1)%2)),
						1*(_SN_In), 112, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+6720*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+17472+17920*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+13440+((D1Ind)*640));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+16128+((D1Ind)*160));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+16800+((D1Ind)*160));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?32:160);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+110912))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+91712+9600*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?32:160);
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+16128+((D1Ind)*160));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+16800+((D1Ind)*160));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_12_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+91712+9600*((T0Ind_Total)%2));
			KerArg5->expr_12_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+91712+9600*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?32:160);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_12, (void *) KerArg5);
			__CALL(expr_12, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+91712+9600*((T0Ind_Total)%2)),
					_SC_Out, 672, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (40320); _LC_Out = ((D1Ind_Last)?32:160); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (160)+(-201600); _LC_Out = ((D1Ind_NextLast)?32:160); _SC_Out = (60*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S159_Conv2d_672x1x3x3_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 92020 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_13_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 672, Tiled: 21][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 21 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [20 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [20 x 32, 32]][Tile0, 1:[20x17, 19:20x18, 20x17], 672]
		Tile0: [0, 10240, 32], Tile1: [32, 10240, 32], Tile2; [64, 10240, 32]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 1 physical tiles
			Total Size: 2688 [D0, [20 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [20 x 128, 128]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [20 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [20 x 32, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [20 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [20 x 32, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 1 physical tiles
			Total Size: 6048 [D0, [20 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [20 x 288, 288]]
		Tile0: [0, 6048, 6048], Tile1: [0, 6048, 6048], Tile2; [0, 6048, 6048]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 1 physical tiles
			Total Size: 860160 [Tile0, 1:[20x16], 2688][D0, [20 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [20 x 128, 128]][Tile0, 1:[20x16, 19:20x16, 20x16], 2688]
		Tile0: [0, 40960, 128], Tile1: [0, 40960, 128], Tile2; [0, 40960, 128]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 21 logical tiles, 21 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [20 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [20 x 32, 32]][Tile0, 1:[20x16, 19:20x16, 20x16], 672]
		Tile0: [0, 10240, 32], Tile1: [32, 10240, 32], Tile2; [64, 10240, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+30560);
	KerArg3->Tile_InFeat = (unsigned short int) (32);
	KerArg3->TotalInFeatures = (unsigned short int) (672);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (32);
	KerArg3->Tile_OutH = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947383);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+30560);
	KerArg4->Feat = (unsigned short int) (32);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->H = (unsigned short int) (16);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+92000);
	KerArg5->W = (unsigned short int) (32);
	KerArg5->H = (unsigned short int) (20);
	KerArg5->Feat = (unsigned short int) (16);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10240, 672, 32, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20480), 2688, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23168), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23840), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24512), 6048, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+92000), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D0Ind=0; D0Ind<21; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==20), D0Ind_NextLast = ((D0Ind+1)==20);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (32); _LN_In = (32); _SN_In = (320*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
					1*(_SN_In), 672, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+24512+((D0Ind)*288));
			KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+20480+((D0Ind)*128));
			KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+23168+((D0Ind)*32));
			KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+23840+((D0Ind)*32));
			KerArg3->Tile_InH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg3->LastD0 = (unsigned char) ((D0Ind_Last));
			KerArg3->FirstD0 = (unsigned char) ((D0Ind==0));
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+92000))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+71520+10240*((D0Ind_Total)%2));
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+23168+((D0Ind)*32));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+23840+((D0Ind)*32));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_SQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_SQ8, KerArg4);
			KerArg5->expr_13_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+71520+10240*((D0Ind_Total)%2));
			KerArg5->expr_13_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+71520+10240*((D0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) expr_13, (void *) KerArg5);
			__CALL(expr_13, KerArg5);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+71520+10240*((D0Ind_Total)%2)),
				_SC_Out, 672, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (32); _LC_Out = (32); _SC_Out = (320*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S160_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 115584 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 8]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [D0, [0 x 215040, 215040]][Tile0, 8:[672x43, 6:672x43, 672x19], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 215040, 215040]][Tile0, 8:[672x43, 6:672x43, 672x19], 1]
		Tile0: [0, 28896, 28896], Tile1: [28896, 28896, 28896], Tile2; [57792, 28896, 28896]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [D0, [0 x 215040, 215040]][Tile0, 8:[672x43, 6:672x43, 672x19], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 215040, 215040]][Tile0, 8:[672x43, 6:672x43, 672x19], 1]
		Tile0: [0, 28896, 43], Tile1: [43, 28896, 43], Tile2; [86, 28896, 43]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (672);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28896, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28896; _LC_Out=43;
	_SP_Out=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (28896); _SN_In = (1*((T0Ind_NextLast)?12768:28896)); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28896*((T0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28896*((T0Ind_Total)%2));
			KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+57792+28896*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (T0Ind_Last?19:43);
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57792+28896*((T0Ind_Total)%2)),
					_SC_Out, 320, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (43); _LC_Out = ((T0Ind_NextLast)?19:43); _SC_Out = (672*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S161_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 113008 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 215040 [Tile0, 4:[320x176, 2:320x176, 320x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[320x176, 2:320x176, 320x144], 1]
		Tile0: [0, 56320, 56320], Tile1: [56320, 56320, 56320], Tile2; [112640, 56320, 56320]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 672 [Tile0, 4:[1x176, 2:1x176, 1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x176, 2:1x176, 1x144], 1]
		Tile0: [0, 176, 176], Tile1: [176, 176, 176], Tile2; [352, 176, 176]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 4:[13x1, 2:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[13x1, 2:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (8);
	KerArg0->H = (unsigned short int) (40);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+112992);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 56320, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=176;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+112992), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (56320); _SN_In = ((T0Ind_NextLast)?46080:56320); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+56320*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0+56320*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?144:176);
		KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+112640+176*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+112640+176*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (176); _SC_Out = ((T0Ind_NextLast)?144:176); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S163_Op__backbone_features_0_features_0_12_block_block_2_fc1_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 1352 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 672, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+672);
	KerArg0->W = (unsigned short int) (672);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+1344);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1344), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsUFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+672), 672, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S166_Conv2d_168x672x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 114764 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 168, Tiled: 1][D0 Dim: Init: 672, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 112896 [D1, [0 x 112896, 112896]][D0, [0 x 112896, 112896]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 112896, 112896]][D0, [0 x 112896, 112896]]
		Tile0: [0, 112896, 112896], Tile1: [0, 112896, 112896], Tile2; [0, 112896, 112896]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 168 [D1, [0 x 168, 168]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 168, 168]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 168 [D1, [0 x 168, 168]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 168, 168]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 168 [D1, [0 x 168, 168]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 168, 168]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+672);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+113568);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+114240);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+114408);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+114576);
	KerArg2->Tile_InFeat = (unsigned short int) (672);
	KerArg2->Tile_OutFeat = (unsigned short int) (168);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+848+0), 112896, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+848+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+672), 112896, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+113568), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114408), 168, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114576), 168, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114744), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+114744))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114240), 168, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S169_Conv2d_672x168x1x1_Hsigmoid(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 107428 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 672, Tiled: 3][D0 Dim: Init: 168, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 176 [D0, [0 x 176, 176]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 176, 176]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 118272 [D1, [2 x 50688, 16896]][D0, [0 x 50688, 50688]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 50688, 16896]][D0, [0 x 50688, 50688]]
		Tile0: [0, 50688, 50688], Tile1: [50688, 50688, 50688], Tile2; [101376, 16896, 16896]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2688 [D1, [2 x 1152, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 1152, 384]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2688 [D1, [2 x 1152, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 1152, 384]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [2 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 288, 96]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [2 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 288, 96]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [2 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 288, 96]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+101552);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+104240);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106064);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106736);
	KerArg2->Tile_InFeat = (unsigned short int) (168);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+104240);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+105392);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+106064);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+106736);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+107408);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 176, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+848+0), 50688, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+50688), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+848+50688), 50688, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+848+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+176+0), 50688, 0, DmaR_Evt2);
	_NN_Filter=50688; _SN_Filter=50688;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+101552), 2688, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+106064), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+106736), 672, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+107408), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D1Ind=0; D1Ind<3; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==2), D1Ind_NextLast = ((D1Ind+1)==2), D1Ind_NextNextLast = ((D1Ind+2)==2);
			/*================================= Prepare Tiles ===================================*/
			_SNN_Filter = 0;
			if (!(D1Ind_Last)) {
				if (!(D1Ind_NextLast)) {
					_NN_Filter = _NN_Filter + (50688); _SNN_Filter = (((1)?16896:50688)); 
				} else if (!(1)) {
					_NN_Filter = _NN_Filter + (-101376); _SNN_Filter = (50688); 
				}
			} else if (!((1))) {
				_NN_Filter = _NN_Filter + (50688); _SNN_Filter = (50688); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
			if (_SNN_Filter) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+848+50688*((D1Ind_Total)%2)),
						1*(_SNN_Filter), 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+848+50688*((D1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+176+50688*((D1Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+176+50688*((D1Ind_Total)%2));
				KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+101552+((D1Ind)*1152));
				KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106064+((D1Ind)*288));
				KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106736+((D1Ind)*288));
				KerArg2->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?96:288);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+107408))[4]);
				KerLinear_8a_NE16(KerArg2);
				KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+105392+((D1Ind)*288));
				KerArg3->Feat = (unsigned short int) ((D1Ind_Last)?96:288);
				KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+106064+((D1Ind)*288));
				KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+106736+((D1Ind)*288));
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_HSigmoid_SQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_HSigmoid_SQ8, KerArg3);
			} /* End iteration on D0 */
			/*================================= Update Arg Pipeline =============================*/
			_SN_Filter = _SNN_Filter;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105392), 672, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S170_Op_expr_14(
		signed char * __restrict__ expr_14_in_0,
		signed char * __restrict__ expr_14_in_1,
		unsigned char * __restrict__ expr_14_out_0)

{
	/* Shared L1: 113312 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s170_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_expr_14_out_0;
	unsigned int _SP_expr_14_out_0, _SC_expr_14_out_0;
	unsigned int _LP_expr_14_out_0, _LC_expr_14_out_0;
	unsigned int _N_expr_14_in_1;
	unsigned int _SN_expr_14_in_1;
	unsigned int _LN_expr_14_in_1;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 320, Tiled: 1][D1 Dim: Init: 672, Tiled: 8][Tile0 Dim: 1]
	Ker Arg: expr_14_out_0, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [D0, [0 x 215040, 215040]][D1, [7 x 28160, 17920]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 215040, 215040]][D1, [7 x 28160, 17920]]
		Tile0: [0, 28160, 88], Tile1: [88, 28160, 88], Tile2; [176, 28160, 88]
	Ker Arg: expr_14_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [7 x 88, 56]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [7 x 88, 56]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: expr_14_in_1, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [D0, [0 x 215040, 215040]][D1, [7 x 28160, 17920]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 215040, 215040]][D1, [7 x 28160, 17920]]
		Tile0: [0, 28160, 88], Tile1: [88, 28160, 88], Tile2; [176, 28160, 88]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (320);
	/*================================= Read Tiles Prolog ===============================*/
	_C_expr_14_out_0=0; _SC_expr_14_out_0=28160; _LC_expr_14_out_0=88;
	_SP_expr_14_out_0=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_14_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56320), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_14_in_0 */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_14_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56992+0), 28160, 672, 88, 0, DmaR_Evt2);
	_N_expr_14_in_1=0;
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1, D0Ind_NextLast = 1;
		for (D1Ind=0; D1Ind<8; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==7), D1Ind_NextLast = ((D1Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_expr_14_in_1 = 0;
			if (!(D1Ind_Last)) {
				_N_expr_14_in_1 = _N_expr_14_in_1 + (88); _LN_expr_14_in_1 = ((D1Ind_NextLast)?56:88); _SN_expr_14_in_1 = (320*_LN_expr_14_in_1); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_14_in_1 */
			if (_SN_expr_14_in_1) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_14_in_1+_N_expr_14_in_1), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+56992+28160*((D1Ind_Total+1)%2)),
						1*(_SN_expr_14_in_1), 672, _LN_expr_14_in_1, 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			KerArg0->I1 = (unsigned int) ((D1Ind_Last)?56:88);
			KerArg0->expr_14_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+56320+((D1Ind)*88));
			KerArg0->expr_14_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+56992+28160*((D1Ind_Total)%2));
			KerArg0->expr_14_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0+28160*((D1Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) s170_kernel, (void *) KerArg0);
			__CALL(s170_kernel, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_expr_14_out_0) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_14_out_0 */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) expr_14_out_0+_C_expr_14_out_0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28160*((D1Ind_Total)%2)),
					_SC_expr_14_out_0, 672, _LC_expr_14_out_0, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_expr_14_out_0 = _SC_expr_14_out_0;_LP_expr_14_out_0 = _LC_expr_14_out_0;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_expr_14_out_0 = 0;
			if (!(D1Ind_Last)) {
				_C_expr_14_out_0 = _C_expr_14_out_0 + (88); _LC_expr_14_out_0 = ((D1Ind_NextLast)?56:88); _SC_expr_14_out_0 = (320*_LC_expr_14_out_0); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write expr_14_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S173_Conv2d_112x672x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 100020 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 112, Tiled: 4][Tile0 Dim: 8][D0 Dim: Init: 672, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [Tile0, 8:[20x2, 6:20x2, 20x2], 672][D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[20x2, 6:20x2, 20x2], 672][D0, [0 x 672, 672]]
		Tile0: [0, 26880, 672], Tile1: [26880, 26880, 672], Tile2; [53760, 26880, 672]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 448 [D1, [3 x 128, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 128, 64]]
		Tile0: [0, 448, 448], Tile1: [0, 448, 448], Tile2; [0, 448, 448]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 112 [D1, [3 x 32, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 32, 16]]
		Tile0: [0, 112, 112], Tile1: [0, 112, 112], Tile2; [0, 112, 112]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 112 [D1, [3 x 32, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 32, 16]]
		Tile0: [0, 112, 112], Tile1: [0, 112, 112], Tile2; [0, 112, 112]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 75264 [D1, [3 x 21504, 10752]][D0, [0 x 21504, 21504]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 21504, 10752]][D0, [0 x 21504, 21504]]
		Tile0: [0, 21504, 21504], Tile1: [21504, 21504, 21504], Tile2; [43008, 21504, 21504]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 32 logical tiles, 32 physical tiles
			Total Size: 35840 [Tile0, 8:[20x2, 6:20x2, 20x2], 112][D1, [3 x 32, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 32, 16]][Tile0, 8:[20x2, 2:20x2, 20x2], 112]
		Tile0: [0, 1280, 32], Tile1: [4480, 1280, 32], Tile2; [8960, 1280, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 8:[20x1, 6:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[20x1, 6:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (672);
	KerArg3->TotalInFeatures = (unsigned short int) (672);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (105);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 26880, 672, 672, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+53760), 448, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54208), 112, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54320), 112, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54432+0), 21504, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=1280; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+100000), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<4; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==3), D1Ind_NextLast = ((D1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (21504); _SN_Filter = ((D1Ind_NextLast)?10752:21504); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54432+21504*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (26880); _LN_In = (672); _SN_In = (40*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-188160); _LN_In = (672); _SN_In = (40*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+26880*((T0Ind_Total+1)%2)),
						1*(_SN_In), 672, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+26880*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+54432+21504*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+53760+((D1Ind)*128));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+97440+1280*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+54208+((D1Ind)*32));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+54320+((D1Ind)*32));
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?16:32);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+100000))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+97440+1280*((T0Ind_Total)%2)),
					_SC_Out, 112, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (4480); _LC_Out = ((D1Ind_Last)?16:32); _SC_Out = (40*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (32)+(-31360); _LC_Out = ((D1Ind_NextLast)?16:32); _SC_Out = (40*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S174_MatAdd_16x20x112(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 107536 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 35840 [Tile0, 1:[1x35840], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x35840], 1]
		Tile0: [0, 35840, 35840], Tile1: [0, 35840, 35840], Tile2; [0, 35840, 35840]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 35840 [Tile0, 1:[1x35840], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x35840], 1]
		Tile0: [0, 35840, 35840], Tile1: [0, 35840, 35840], Tile2; [0, 35840, 35840]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 35840 [Tile0, 1:[1x35840], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x35840], 1]
		Tile0: [0, 35840, 35840], Tile1: [0, 35840, 35840], Tile2; [0, 35840, 35840]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 1:[1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+35840);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+71680);
	KerArg0->Feat = (unsigned short int) (35840);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+107520);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 35840, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35840), 35840, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+107520), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+71680), 35840, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S177_Conv2d_672x112x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 110932 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_15_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 672, Tiled: 5][Tile0 Dim: 6][D0 Dim: Init: 112, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 35840 [Tile0, 6:[20x3, 4:20x3, 20x1], 112][D0, [0 x 112, 112]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x3, 4:20x3, 20x1], 112][D0, [0 x 112, 112]]
		Tile0: [0, 6720, 112], Tile1: [6720, 6720, 112], Tile2; [13440, 6720, 112]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 2688 [D1, [4 x 640, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 640, 128]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [4 x 160, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 160, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [4 x 160, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 160, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 75264 [D1, [4 x 17920, 3584]][D0, [0 x 17920, 17920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 17920, 3584]][D0, [0 x 17920, 17920]]
		Tile0: [0, 17920, 17920], Tile1: [17920, 17920, 17920], Tile2; [35840, 17920, 17920]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 860160 [Tile0, 6:[20x3, 4:20x3, 20x1], 2688][D1, [4 x 640, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 640, 128]][Tile0, 6:[20x3, 3:20x3, 20x1], 2688]
		Tile0: [0, 38400, 640], Tile1: [0, 38400, 640], Tile2; [0, 38400, 640]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 30 physical tiles
			Total Size: 215040 [Tile0, 6:[20x3, 4:20x3, 20x1], 672][D1, [4 x 160, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [4 x 160, 32]][Tile0, 6:[20x3, 3:20x3, 20x1], 672]
		Tile0: [0, 9600, 160], Tile1: [40320, 9600, 160], Tile2; [80640, 9600, 160]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+53312);
	KerArg3->Tile_InFeat = (unsigned short int) (112);
	KerArg3->TotalInFeatures = (unsigned short int) (112);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (127);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+53312);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+110912);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 6720, 112, 112, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13440), 2688, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16128), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+16800), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17472+0), 17920, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=9600; _LC_Out=160;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+110912), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<5; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==4), D1Ind_NextLast = ((D1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (17920); _SN_Filter = ((D1Ind_NextLast)?3584:17920); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17472+17920*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (6720); _LN_In = (112); _SN_In = (((T0Ind_NextLast)?20:60)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-33600); _LN_In = (112); _SN_In = (60*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+6720*((T0Ind_Total+1)%2)),
						1*(_SN_In), 112, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+6720*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+17472+17920*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+13440+((D1Ind)*640));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+16128+((D1Ind)*160));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+16800+((D1Ind)*160));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?32:160);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+110912))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+91712+9600*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?32:160);
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+16128+((D1Ind)*160));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+16800+((D1Ind)*160));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_SQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_SQ8, KerArg4);
			KerArg5->expr_15_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+91712+9600*((T0Ind_Total)%2));
			KerArg5->expr_15_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+91712+9600*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?32:160);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_15, (void *) KerArg5);
			__CALL(expr_15, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+91712+9600*((T0Ind_Total)%2)),
					_SC_Out, 672, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (40320); _LC_Out = ((D1Ind_Last)?32:160); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (160)+(-201600); _LC_Out = ((D1Ind_NextLast)?32:160); _SC_Out = (60*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S178_Op__head_regression_head_module_list_0_module_list_0_0_module_list_0_0_0_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115688 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 215040, Tiled: 8]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [D0, [7 x 28920, 12600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 28920, 12600]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [D0, [7 x 28920, 12600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 28920, 12600]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28920, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (28920); _SN_In = ((D0Ind_NextLast)?12600:28920); 
			} else if (!(1)) {
				_N_In = _N_In + (-202440); _SN_In = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total)%2));
			KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2));
			KerArg0->W = (unsigned short int) ((D0Ind_Last)?12600:28920);
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFps, (void *) KerArg0);
			__CALL(CNN_FpsUFps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (28920); _SC_Out = ((D0Ind_NextLast)?12600:28920); 
			} else if (!(1)) {
				_C_Out = _C_Out + (-202440); _SC_Out = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S179_Op__head_classification_head_module_list_0_module_list_0_0_module_list_0_0_0_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 115688 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 215040, Tiled: 8]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [D0, [7 x 28920, 12600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 28920, 12600]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [D0, [7 x 28920, 12600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [7 x 28920, 12600]]
		Tile0: [0, 28920, 28920], Tile1: [28920, 28920, 28920], Tile2; [57840, 28920, 28920]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+115680);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 28920, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=28920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+115680), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (28920); _SN_In = ((D0Ind_NextLast)?12600:28920); 
			} else if (!(1)) {
				_N_In = _N_In + (-202440); _SN_In = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total+1)%2)),
						1*(_SN_In), 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+28920*((D0Ind_Total)%2));
			KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2));
			KerArg0->W = (unsigned short int) ((D0Ind_Last)?12600:28920);
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFps, (void *) KerArg0);
			__CALL(CNN_FpsUFps, KerArg0);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57840+28920*((D0Ind_Total)%2)),
					_SC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (28920); _SC_Out = ((D0Ind_NextLast)?12600:28920); 
			} else if (!(1)) {
				_C_Out = _C_Out + (-202440); _SC_Out = (28920); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S182_Conv2d_672x5x5x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 99408 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_25_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 672, Tiled: 11]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 53760 [Tile0, 1:[10x8], 672][D0, [10 x 64, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 672][D0, [10 x 64, 32]]
		Tile0: [0, 5120, 64], Tile1: [64, 5120, 64], Tile2; [128, 5120, 64]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 215040 [D0, [10 x 20480, 10240]][Tile0, 1:[20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x17, 9:20x19, 20x18], 1][D0, [10 x 20480, 10240]]
		Tile0: [0, 24320, 380], Tile1: [0, 24320, 380], Tile2; [0, 24320, 380]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 2688 [D0, [10 x 256, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 256, 128]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [10 x 64, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 64, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [10 x 64, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 64, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 16800 [D0, [10 x 1600, 800]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 1600, 800]]
		Tile0: [0, 1600, 1600], Tile1: [1600, 1600, 1600], Tile2; [3200, 1600, 1600]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [10 x 64, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x16], 672][D0, [10 x 64, 32]]
		Tile0: [0, 20480, 64], Tile1: [64, 20480, 64], Tile2; [128, 20480, 64]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 215040 [Tile0, 1:[10x8], 2688][D0, [10 x 256, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 2688][D0, [10 x 256, 128]]
		Tile0: [0, 20480, 256], Tile1: [0, 20480, 256], Tile2; [0, 20480, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+40960);
	KerArg0->W = (unsigned short int) (20);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+40960);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->UsedW = (unsigned short int) (20);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+61440);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+78912);
	KerArg1->Pad = (v4s) ((v4s){2,1,2,1});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+78912);
	KerArg2->W = (unsigned short int) (10);
	KerArg2->H = (unsigned short int) (8);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+64128);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+64800);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+99392);
	KerArg3->H = (unsigned short int) (10);
	KerArg3->Feat = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=5120; _LC_Out=64;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61440), 2688, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+64128), 672, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+64800), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+65472+0), 1600, 0, DmaR_Evt4);
	_N_Filter=0;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 20480, 672, 64, 0, DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+99392), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<11; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==10), D0Ind_NextLast = ((D0Ind+1)==10);
			/*================================= Prepare Tiles ===================================*/
			_SN_Filter = 0;
			if (!(D0Ind_Last)) {
				_N_Filter = _N_Filter + (1600); _SN_Filter = ((D0Ind_NextLast)?800:1600); 
			} else if (!(1)) {
				_N_Filter = _N_Filter + (-16000); _SN_Filter = (1600); 
			}
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (64); _LN_In = ((D0Ind_NextLast)?32:64); _SN_In = (320*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+65472+1600*((D0Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt4);
			}
			AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+20480*((D0Ind_Total+1)%2)),
						1*(_SN_In), 672, _LN_In, 0, DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+20480*((D0Ind_Total)%2));
			KerArg0->Feat = (unsigned short int) ((D0Ind_Last)?32:64);
			KerArg0->H = (unsigned short int) (19-2*(1)-1*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (19-2*(1)-1*(1));
			KerArg1->UsedH = (unsigned short int) (19-2*(1)-1*(1));
			KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?32:64);
			KerArg1->OutFeatures = (unsigned short int) ((D0Ind_Last)?32:64);
			KerArg1->TotalInFeatures = (unsigned short int) ((D0Ind_Last)?32:64);
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+65472+1600*((D0Ind_Total)%2));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+61440+((D0Ind)*256));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+99392))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride2B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride2B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+68672+5120*((D0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D0Ind_Last)?32:64);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+64128+((D0Ind)*64));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+64800+((D0Ind)*64));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_25_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+68672+5120*((D0Ind_Total)%2));
			KerArg3->expr_25_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+68672+5120*((D0Ind_Total)%2));
			KerArg3->W = (unsigned short int) ((D0Ind_Last)?32:64);
			AT_FORK(gap_ncore(), (void *) expr_25, (void *) KerArg3);
			__CALL(expr_25, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+68672+5120*((D0Ind_Total)%2)),
					_SC_Out, 672, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (64); _LC_Out = ((D0Ind_NextLast)?32:64); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S183_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 107520 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 53760 [D0, [0 x 53760, 53760]][Tile0, 1:[672x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 53760, 53760]][Tile0, 1:[672x80], 1]
		Tile0: [0, 53760, 53760], Tile1: [0, 53760, 53760], Tile2; [0, 53760, 53760]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 53760 [D0, [0 x 53760, 53760]][Tile0, 1:[672x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 53760, 53760]][Tile0, 1:[672x80], 1]
		Tile0: [0, 53760, 53760], Tile1: [0, 53760, 53760], Tile2; [0, 53760, 53760]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (672);
	KerArg0->H = (unsigned short int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 53760, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+53760), 53760, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S184_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 54448 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 53760 [Tile0, 1:[80x672], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x672], 1]
		Tile0: [0, 53760, 53760], Tile1: [0, 53760, 53760], Tile2; [0, 53760, 53760]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [Tile0, 1:[1x672], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x672], 1]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W = (unsigned short int) (4);
	KerArg0->H = (unsigned short int) (20);
	KerArg0->Feat = (unsigned short int) (672);
	KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+54432);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 53760, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54432), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+53760), 672, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S186_Op__backbone_features_1_features_1_0_features_1_0_2_fc1_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 1352 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 672, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+672);
	KerArg0->W = (unsigned short int) (672);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+1344);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1344), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsUFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+672), 672, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S189_Conv2d_168x672x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 114764 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 168, Tiled: 1][D0 Dim: Init: 672, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 112896 [D1, [0 x 112896, 112896]][D0, [0 x 112896, 112896]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 112896, 112896]][D0, [0 x 112896, 112896]]
		Tile0: [0, 112896, 112896], Tile1: [0, 112896, 112896], Tile2; [0, 112896, 112896]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 168 [D1, [0 x 168, 168]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 168, 168]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 168 [D1, [0 x 168, 168]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 168, 168]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 168 [D1, [0 x 168, 168]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 168, 168]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+672);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+113568);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+114240);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+114408);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+114576);
	KerArg2->Tile_InFeat = (unsigned short int) (672);
	KerArg2->Tile_OutFeat = (unsigned short int) (168);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+304640+0), 112896, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+304640+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+672), 112896, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+113568), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114408), 168, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114576), 168, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114744), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+114744))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114240), 168, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S192_Conv2d_672x168x1x1_Hsigmoid(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 107428 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 672, Tiled: 3][D0 Dim: Init: 168, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 176 [D0, [0 x 176, 176]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 176, 176]]
		Tile0: [0, 168, 168], Tile1: [0, 168, 168], Tile2; [0, 168, 168]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 118272 [D1, [2 x 50688, 16896]][D0, [0 x 50688, 50688]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 50688, 16896]][D0, [0 x 50688, 50688]]
		Tile0: [0, 50688, 50688], Tile1: [50688, 50688, 50688], Tile2; [101376, 16896, 16896]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2688 [D1, [2 x 1152, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 1152, 384]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 2688 [D1, [2 x 1152, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 1152, 384]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [2 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 288, 96]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [2 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 288, 96]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [2 x 288, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 288, 96]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+101552);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+104240);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106064);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106736);
	KerArg2->Tile_InFeat = (unsigned short int) (168);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+104240);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+105392);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+106064);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+106736);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+107408);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 176, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+304640+0), 50688, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+50688), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+304640+50688), 50688, 0, UchanHR1);
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+304640+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+176+0), 50688, 0, DmaR_Evt2);
	_NN_Filter=50688; _SN_Filter=50688;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+101552), 2688, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+106064), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+106736), 672, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+107408), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		for (D1Ind=0; D1Ind<3; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
			int D1Ind_Last = (D1Ind==2), D1Ind_NextLast = ((D1Ind+1)==2), D1Ind_NextNextLast = ((D1Ind+2)==2);
			/*================================= Prepare Tiles ===================================*/
			_SNN_Filter = 0;
			if (!(D1Ind_Last)) {
				if (!(D1Ind_NextLast)) {
					_NN_Filter = _NN_Filter + (50688); _SNN_Filter = (((1)?16896:50688)); 
				} else if (!(1)) {
					_NN_Filter = _NN_Filter + (-101376); _SNN_Filter = (50688); 
				}
			} else if (!((1))) {
				_NN_Filter = _NN_Filter + (50688); _SNN_Filter = (50688); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
			if (_SNN_Filter) {
				AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+304640+50688*((D1Ind_Total)%2)),
						1*(_SNN_Filter), 0, UchanHR1);
			}
			AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
			if (_SN_Filter) {
				AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+304640+50688*((D1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+176+50688*((D1Ind_Total+1)%2)),
						1*(_SN_Filter), 0, DmaR_Evt2);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+176+50688*((D1Ind_Total)%2));
				KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+101552+((D1Ind)*1152));
				KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106064+((D1Ind)*288));
				KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106736+((D1Ind)*288));
				KerArg2->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?96:288);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+107408))[4]);
				KerLinear_8a_NE16(KerArg2);
				KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+105392+((D1Ind)*288));
				KerArg3->Feat = (unsigned short int) ((D1Ind_Last)?96:288);
				KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+106064+((D1Ind)*288));
				KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+106736+((D1Ind)*288));
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_HSigmoid_SQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_HSigmoid_SQ8, KerArg3);
			} /* End iteration on D0 */
			/*================================= Update Arg Pipeline =============================*/
			_SN_Filter = _SNN_Filter;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105392), 672, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S193_Op_expr_26(
		signed char * __restrict__ expr_26_in_0,
		signed char * __restrict__ expr_26_in_1,
		unsigned char * __restrict__ expr_26_out_0)

{
	/* Shared L1: 108192 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s193_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 80, Tiled: 1][D1 Dim: Init: 672, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_26_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 53760 [D0, [0 x 53760, 53760]][D1, [0 x 53760, 53760]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 53760, 53760]][D1, [0 x 53760, 53760]]
		Tile0: [0, 53760, 53760], Tile1: [0, 53760, 53760], Tile2; [0, 53760, 53760]
	Ker Arg: expr_26_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 672 [D1, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 672, 672]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: expr_26_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 53760 [D0, [0 x 53760, 53760]][D1, [0 x 53760, 53760]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 53760, 53760]][D1, [0 x 53760, 53760]]
		Tile0: [0, 53760, 53760], Tile1: [0, 53760, 53760], Tile2; [0, 53760, 53760]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (80);
	KerArg0->I1 = (unsigned int) (672);
	KerArg0->expr_26_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+53760);
	KerArg0->expr_26_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+54432);
	KerArg0->expr_26_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_26_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+53760), 672, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_26_in_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_26_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54432), 53760, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_26_in_1 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			AT_FORK(gap_ncore(), (void *) s193_kernel, (void *) KerArg0);
			__CALL(s193_kernel, KerArg0);
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_26_out_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 53760, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_26_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S196_Conv2d_80x672x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 114420 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 80, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 672, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 53760 [Tile0, 1:[10x8], 672][D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 672][D0, [0 x 672, 672]]
		Tile0: [0, 53760, 53760], Tile1: [0, 53760, 53760], Tile2; [0, 53760, 53760]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [D1, [0 x 320, 320]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 320, 320]]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 53760 [D1, [0 x 53760, 53760]][D0, [0 x 53760, 53760]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 53760, 53760]][D0, [0 x 53760, 53760]]
		Tile0: [0, 53760, 53760], Tile1: [0, 53760, 53760], Tile2; [0, 53760, 53760]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[10x8], 80][D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]][Tile0, 1:[10x8], 80]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+54240);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+108000);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+54080);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+54160);
	KerArg3->Tile_InFeat = (unsigned short int) (672);
	KerArg3->TotalInFeatures = (unsigned short int) (672);
	KerArg3->Tile_InH = (unsigned short int) (8);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutFeat = (unsigned short int) (80);
	KerArg3->Tile_OutH = (unsigned short int) (8);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (72);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 53760, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+53760), 320, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54080), 80, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54160), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54240), 53760, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114400), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+114400))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+108000), 6400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S199_Conv2d_480x80x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 105620 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_27_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 480, Tiled: 2][Tile0 Dim: 3][D0 Dim: Init: 80, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 6400 [Tile0, 3:[10x3, 1:10x3, 10x2], 80][D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[10x3, 1:10x3, 10x2], 80][D0, [0 x 80, 80]]
		Tile0: [0, 2400, 80], Tile1: [2400, 2400, 80], Tile2; [4800, 1600, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [1 x 1152, 768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 1152, 768]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 38400 [D1, [1 x 23040, 15360]][D0, [0 x 23040, 23040]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 23040, 15360]][D0, [0 x 23040, 23040]]
		Tile0: [0, 23040, 23040], Tile1: [23040, 15360, 15360], Tile2; [0, 23040, 23040]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 3:[10x3, 1:10x3, 10x2], 1920][D1, [1 x 1152, 768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 1152, 768]][Tile0, 3:[10x3, 10x2], 1920]
		Tile0: [0, 34560, 1152], Tile1: [0, 34560, 1152], Tile2; [0, 34560, 1152]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 38400 [Tile0, 3:[10x3, 1:10x3, 10x2], 480][D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]][Tile0, 3:[10x3, 10x2], 480]
		Tile0: [0, 8640, 288], Tile1: [14400, 8640, 288], Tile2; [28800, 5760, 288]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg3->Tile_InFeat = (unsigned short int) (80);
	KerArg3->TotalInFeatures = (unsigned short int) (80);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg4->W = (unsigned short int) (10);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+105600);
	KerArg5->H = (unsigned short int) (10);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2400, 80, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4800), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6720), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7200), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680+0), 23040, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=8640; _LC_Out=288;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105600), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (23040); _SN_Filter = ((1)?15360:23040); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680+23040*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (2400); _LN_In = (80); _SN_In = (((T0Ind_NextLast)?20:30)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-4800); _LN_In = (80); _SN_In = (30*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 80, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+2400*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+7680+23040*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4800+((D1Ind)*1152));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+6720+((D1Ind)*288));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+7200+((D1Ind)*288));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?192:288);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+105600))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?192:288);
			KerArg4->H = (unsigned short int) (T0Ind_Last?2:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+6720+((D1Ind)*288));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+7200+((D1Ind)*288));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_SQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_SQ8, KerArg4);
			KerArg5->expr_27_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg5->expr_27_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?192:288);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?2:3);
			AT_FORK(gap_ncore(), (void *) expr_27, (void *) KerArg5);
			__CALL(expr_27, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (14400); _LC_Out = ((D1Ind_Last)?192:288); _SC_Out = (((T0Ind_NextLast)?20:30)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (288)+(-28800); _LC_Out = ((1)?192:288); _SC_Out = (30*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S202_Conv2d_480x5x5x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 107056 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_28_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 4]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [3 x 128, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [3 x 128, 96]]
		Tile0: [0, 10240, 128], Tile1: [128, 10240, 128], Tile2; [256, 10240, 128]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [3 x 10240, 7680]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x10, 2:10x12, 10x10], 1][D0, [3 x 10240, 7680]]
		Tile0: [0, 15360, 120], Tile1: [0, 15360, 120], Tile2; [0, 15360, 120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [3 x 512, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 512, 384]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [3 x 128, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 128, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [3 x 128, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 128, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 12000 [D0, [3 x 3200, 2400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 3200, 2400]]
		Tile0: [0, 12000, 12000], Tile1: [0, 12000, 12000], Tile2; [0, 12000, 12000]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [3 x 128, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [3 x 128, 96]]
		Tile0: [0, 10240, 128], Tile1: [128, 10240, 128], Tile2; [256, 10240, 128]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 1:[10x8], 1920][D0, [3 x 512, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 1920][D0, [3 x 512, 384]]
		Tile0: [0, 40960, 512], Tile1: [0, 40960, 512], Tile2; [0, 40960, 512]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg0->W = (unsigned short int) (10);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->TotalInFeatures = (unsigned short int) (480);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+33600);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+66080);
	KerArg1->Pad = (v4s) ((v4s){2,2,2,2});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+66080);
	KerArg2->W = (unsigned short int) (10);
	KerArg2->H = (unsigned short int) (8);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+32640);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+33120);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+107040);
	KerArg3->H = (unsigned short int) (10);
	KerArg3->Feat = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10240, 480, 128, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32640), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33120), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33600), 12000, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=128;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+107040), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<4; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (128); _LN_In = ((D0Ind_NextLast)?96:128); _SN_In = (80*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->Feat = (unsigned short int) ((D0Ind_Last)?96:128);
			KerArg0->H = (unsigned short int) (12-2*(1)-2*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (12-2*(1)-2*(1));
			KerArg1->UsedH = (unsigned short int) (12-2*(1)-2*(1));
			KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?96:128);
			KerArg1->OutFeatures = (unsigned short int) ((D0Ind_Last)?96:128);
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+33600+((D0Ind)*3200));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720+((D0Ind)*512));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+107040))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+45600+10240*((D0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D0Ind_Last)?96:128);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+32640+((D0Ind)*128));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+33120+((D0Ind)*128));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_28_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+45600+10240*((D0Ind_Total)%2));
			KerArg3->expr_28_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+45600+10240*((D0Ind_Total)%2));
			KerArg3->W = (unsigned short int) ((D0Ind_Last)?96:128);
			AT_FORK(gap_ncore(), (void *) expr_28, (void *) KerArg3);
			__CALL(expr_28, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45600+10240*((D0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (128); _LC_Out = ((D0Ind_NextLast)?96:128); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S203_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 76800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][Tile0, 1:[480x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][Tile0, 1:[480x80], 1]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][Tile0, 1:[480x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][Tile0, 1:[480x80], 1]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (480);
	KerArg0->H = (unsigned short int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 38400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S204_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[80x480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x480], 1]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x480], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W = (unsigned short int) (4);
	KerArg0->H = (unsigned short int) (20);
	KerArg0->Feat = (unsigned short int) (480);
	KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+38880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S206_Op__backbone_features_1_features_1_1_block_block_2_fc1_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 968 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+480);
	KerArg0->W = (unsigned short int) (480);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+960);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+960), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsUFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S209_Conv2d_120x480x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 58940 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 120, Tiled: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 57600 [D1, [0 x 57600, 57600]][D0, [0 x 57600, 57600]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 57600, 57600]][D0, [0 x 57600, 57600]]
		Tile0: [0, 57600, 57600], Tile1: [0, 57600, 57600], Tile2; [0, 57600, 57600]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+480);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+58080);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+58560);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58680);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58800);
	KerArg2->Tile_InFeat = (unsigned short int) (480);
	KerArg2->Tile_OutFeat = (unsigned short int) (120);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), 57600, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480), 57600, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58080), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58680), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58800), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58920), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+58920))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58560), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S212_Conv2d_480x120x1x1_Hsigmoid(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 66868 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 480, Tiled: 1][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 61440 [D1, [0 x 61440, 61440]][D0, [0 x 61440, 61440]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 61440, 61440]][D0, [0 x 61440, 61440]]
		Tile0: [0, 61440, 61440], Tile1: [0, 61440, 61440], Tile2; [0, 61440, 61440]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+61568);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+63488);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+65888);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+66368);
	KerArg2->Tile_InFeat = (unsigned short int) (120);
	KerArg2->Tile_OutFeat = (unsigned short int) (480);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+63488);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+65408);
	KerArg3->Feat = (unsigned short int) (480);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+65888);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+66368);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+66848);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), 61440, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 61440, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61568), 1920, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+65888), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+66368), 480, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+66848), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+66848))[4]);
				KerLinear_8a_NE16(KerArg2);
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_HSigmoid_SQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_HSigmoid_SQ8, KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+65408), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S213_Op_expr_29(
		signed char * __restrict__ expr_29_in_0,
		signed char * __restrict__ expr_29_in_1,
		unsigned char * __restrict__ expr_29_out_0)

{
	/* Shared L1: 77280 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s213_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 80, Tiled: 1][D1 Dim: Init: 480, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_29_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][D1, [0 x 38400, 38400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][D1, [0 x 38400, 38400]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: expr_29_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: expr_29_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][D1, [0 x 38400, 38400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][D1, [0 x 38400, 38400]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (80);
	KerArg0->I1 = (unsigned int) (480);
	KerArg0->expr_29_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+38400);
	KerArg0->expr_29_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+38880);
	KerArg0->expr_29_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_29_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_29_in_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_29_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 38400, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_29_in_1 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			AT_FORK(gap_ncore(), (void *) s213_kernel, (void *) KerArg0);
			__CALL(s213_kernel, KerArg0);
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_29_out_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_29_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S216_Conv2d_80x480x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 83700 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 80, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [D1, [0 x 320, 320]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 320, 320]]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D1, [0 x 38400, 38400]][D0, [0 x 38400, 38400]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 38400, 38400]][D0, [0 x 38400, 38400]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[10x8], 80][D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]][Tile0, 1:[10x8], 80]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+38880);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+77280);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38720);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38800);
	KerArg3->Tile_InFeat = (unsigned short int) (480);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InH = (unsigned short int) (8);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutFeat = (unsigned short int) (80);
	KerArg3->Tile_OutH = (unsigned short int) (8);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (82);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 320, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38720), 80, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38800), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 38400, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+83680), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+83680))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+77280), 6400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S217_MatAdd_8x10x80(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 19216 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 1:[1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+6400);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12800);
	KerArg0->Feat = (unsigned short int) (6400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+19200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 6400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6400), 6400, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19200), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12800), 6400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S220_Conv2d_480x80x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 105620 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_30_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 480, Tiled: 2][Tile0 Dim: 3][D0 Dim: Init: 80, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 6400 [Tile0, 3:[10x3, 1:10x3, 10x2], 80][D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[10x3, 1:10x3, 10x2], 80][D0, [0 x 80, 80]]
		Tile0: [0, 2400, 80], Tile1: [2400, 2400, 80], Tile2; [4800, 1600, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [1 x 1152, 768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 1152, 768]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 38400 [D1, [1 x 23040, 15360]][D0, [0 x 23040, 23040]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 23040, 15360]][D0, [0 x 23040, 23040]]
		Tile0: [0, 23040, 23040], Tile1: [23040, 15360, 15360], Tile2; [0, 23040, 23040]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 3:[10x3, 1:10x3, 10x2], 1920][D1, [1 x 1152, 768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 1152, 768]][Tile0, 3:[10x3, 10x2], 1920]
		Tile0: [0, 34560, 1152], Tile1: [0, 34560, 1152], Tile2; [0, 34560, 1152]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 38400 [Tile0, 3:[10x3, 1:10x3, 10x2], 480][D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]][Tile0, 3:[10x3, 10x2], 480]
		Tile0: [0, 8640, 288], Tile1: [14400, 8640, 288], Tile2; [28800, 5760, 288]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg3->Tile_InFeat = (unsigned short int) (80);
	KerArg3->TotalInFeatures = (unsigned short int) (80);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (124);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg4->W = (unsigned short int) (10);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+105600);
	KerArg5->H = (unsigned short int) (10);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2400, 80, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4800), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6720), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7200), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680+0), 23040, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=8640; _LC_Out=288;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105600), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (23040); _SN_Filter = ((1)?15360:23040); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680+23040*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (2400); _LN_In = (80); _SN_In = (((T0Ind_NextLast)?20:30)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-4800); _LN_In = (80); _SN_In = (30*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 80, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+2400*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+7680+23040*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4800+((D1Ind)*1152));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+6720+((D1Ind)*288));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+7200+((D1Ind)*288));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?192:288);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+105600))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?192:288);
			KerArg4->H = (unsigned short int) (T0Ind_Last?2:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+6720+((D1Ind)*288));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+7200+((D1Ind)*288));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_SQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_SQ8, KerArg4);
			KerArg5->expr_30_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg5->expr_30_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?192:288);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?2:3);
			AT_FORK(gap_ncore(), (void *) expr_30, (void *) KerArg5);
			__CALL(expr_30, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (14400); _LC_Out = ((D1Ind_Last)?192:288); _SC_Out = (((T0Ind_NextLast)?20:30)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (288)+(-28800); _LC_Out = ((1)?192:288); _SC_Out = (30*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S223_Conv2d_480x5x5x1_Custom(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 107056 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;
	expr_31_args_t S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 4]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [3 x 128, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [3 x 128, 96]]
		Tile0: [0, 10240, 128], Tile1: [128, 10240, 128], Tile2; [256, 10240, 128]
	Ker Arg: PermOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [3 x 10240, 7680]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x10, 2:10x12, 10x10], 1][D0, [3 x 10240, 7680]]
		Tile0: [0, 15360, 120], Tile1: [0, 15360, 120], Tile2; [0, 15360, 120]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [3 x 512, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 512, 384]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [3 x 128, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 128, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [3 x 128, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 128, 96]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 12000 [D0, [3 x 3200, 2400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [3 x 3200, 2400]]
		Tile0: [0, 12000, 12000], Tile1: [0, 12000, 12000], Tile2; [0, 12000, 12000]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [3 x 128, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [3 x 128, 96]]
		Tile0: [0, 10240, 128], Tile1: [128, 10240, 128], Tile2; [256, 10240, 128]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 1:[10x8], 1920][D0, [3 x 512, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 1920][D0, [3 x 512, 384]]
		Tile0: [0, 40960, 512], Tile1: [0, 40960, 512], Tile2; [0, 40960, 512]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[1x1], 13]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 13]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg0->W = (unsigned short int) (10);
	KerArg1->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->TotalInFeatures = (unsigned short int) (480);
	KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+33600);
	KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720);
	KerArg1->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+66080);
	KerArg1->Pad = (v4s) ((v4s){2,2,2,2});
	KerArg2->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+66080);
	KerArg2->W = (unsigned short int) (10);
	KerArg2->H = (unsigned short int) (8);
	KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+32640);
	KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+33120);
	KerArg2->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+107040);
	KerArg3->H = (unsigned short int) (10);
	KerArg3->Feat = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 10240, 480, 128, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30720), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+32640), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33120), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+33600), 12000, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=10240; _LC_Out=128;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+107040), 13, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1, T0Ind_NextLast = 1;
		for (D0Ind=0; D0Ind<4; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
			int D0Ind_Last = (D0Ind==3), D0Ind_NextLast = ((D0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(D0Ind_Last)) {
				_N_In = _N_In + (128); _LN_In = ((D0Ind_NextLast)?96:128); _SN_In = (80*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0 =========================*/
			KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+10240*((D0Ind_Total)%2));
			KerArg0->Feat = (unsigned short int) ((D0Ind_Last)?96:128);
			KerArg0->H = (unsigned short int) (12-2*(1)-2*(1));
			AT_FORK(gap_ncore(), (void *) CNN_MatPermHWC2CHW_fps, (void *) KerArg0);
			__CALL(CNN_MatPermHWC2CHW_fps, KerArg0);
			KerArg1->H = (unsigned short int) (12-2*(1)-2*(1));
			KerArg1->UsedH = (unsigned short int) (12-2*(1)-2*(1));
			KerArg1->InFeatures = (unsigned short int) ((D0Ind_Last)?96:128);
			KerArg1->OutFeatures = (unsigned short int) ((D0Ind_Last)?96:128);
			KerArg1->Filter = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+33600+((D0Ind)*3200));
			KerArg1->Bias = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+30720+((D0Ind)*512));
			KerArg1->NormBias = (unsigned char) (((char *)(Mobv3SSDLite_L1_Memory+107040))[8]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW5x5Stride1B32_SQ8, (void *) KerArg1);
			__CALL(KerParConvDW5x5Stride1B32_SQ8, KerArg1);
			KerArg2->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+45600+10240*((D0Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D0Ind_Last)?96:128);
			KerArg2->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+32640+((D0Ind)*128));
			KerArg2->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+33120+((D0Ind)*128));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_CHW2HWC_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_CHW2HWC_SQ8, KerArg2);
			KerArg3->expr_31_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+45600+10240*((D0Ind_Total)%2));
			KerArg3->expr_31_out_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+45600+10240*((D0Ind_Total)%2));
			KerArg3->W = (unsigned short int) ((D0Ind_Last)?96:128);
			AT_FORK(gap_ncore(), (void *) expr_31, (void *) KerArg3);
			__CALL(expr_31, KerArg3);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45600+10240*((D0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (128); _LC_Out = ((D0Ind_NextLast)?96:128); _SC_Out = (80*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S224_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool_trans(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 76800 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][Tile0, 1:[480x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][Tile0, 1:[480x80], 1]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][Tile0, 1:[480x80], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][Tile0, 1:[480x80], 1]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (480);
	KerArg0->H = (unsigned short int) (80);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 38400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S225_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool(
		signed char * __restrict__ In,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 38896 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerGlobalPool_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[80x480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[80x480], 1]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[1x480], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x480], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 1:[13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (void * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->W = (unsigned short int) (4);
	KerArg0->H = (unsigned short int) (20);
	KerArg0->Feat = (unsigned short int) (480);
	KerArg0->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (void * __restrict__) (Mobv3SSDLite_L1_Memory+38880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerParGlobalAvgPoolFullFeat_SQ8, (void *) KerArg0);
		__CALL(KerParGlobalAvgPoolFullFeat_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S227_Op__backbone_features_1_features_1_2_block_block_2_fc1_Conv_fusion_qin0(
		signed char * __restrict__ In,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 968 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	CNN_FpsUFps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [Tile0, 1:[1x1], 8]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 8]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+480);
	KerArg0->W = (unsigned short int) (480);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+960);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+960), 8, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D0 */
			int D0Ind_Last = 1;
			/*====================== Call Kernel LOC_D0 =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_FpsUFpsScaled, (void *) KerArg0);
			__CALL(CNN_FpsUFpsScaled, KerArg0);
		} /* End iteration on D0 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S230_Conv2d_120x480x1x1_Relu(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 58940 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 120, Tiled: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 57600 [D1, [0 x 57600, 57600]][D0, [0 x 57600, 57600]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 57600, 57600]][D0, [0 x 57600, 57600]]
		Tile0: [0, 57600, 57600], Tile1: [0, 57600, 57600], Tile2; [0, 57600, 57600]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 120 [D1, [0 x 120, 120]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 120, 120]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+480);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+58080);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+58560);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58680);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+58800);
	KerArg2->Tile_InFeat = (unsigned short int) (480);
	KerArg2->Tile_OutFeat = (unsigned short int) (120);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), 57600, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+480), 57600, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58080), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58680), 120, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58800), 120, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58920), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+58920))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+58560), 120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S233_Conv2d_480x120x1x1_Hsigmoid(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 66868 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 480, Tiled: 1][D0 Dim: Init: 120, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 61440 [D1, [0 x 61440, 61440]][D0, [0 x 61440, 61440]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 61440, 61440]][D0, [0 x 61440, 61440]]
		Tile0: [0, 61440, 61440], Tile1: [0, 61440, 61440], Tile2; [0, 61440, 61440]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+61568);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+63488);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+65888);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+66368);
	KerArg2->Tile_InFeat = (unsigned short int) (120);
	KerArg2->Tile_OutFeat = (unsigned short int) (480);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+63488);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+65408);
	KerArg3->Feat = (unsigned short int) (480);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+65888);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+66368);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+66848);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), 61440, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+327680+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 61440, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61568), 1920, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+65888), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+66368), 480, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+66848), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+66848))[4]);
				KerLinear_8a_NE16(KerArg2);
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_HSigmoid_SQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_HSigmoid_SQ8, KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+65408), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S234_Op_expr_32(
		signed char * __restrict__ expr_32_in_0,
		signed char * __restrict__ expr_32_in_1,
		unsigned char * __restrict__ expr_32_out_0)

{
	/* Shared L1: 77280 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	s234_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 80, Tiled: 1][D1 Dim: Init: 480, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_32_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][D1, [0 x 38400, 38400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][D1, [0 x 38400, 38400]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: expr_32_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: expr_32_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D0, [0 x 38400, 38400]][D1, [0 x 38400, 38400]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 38400, 38400]][D1, [0 x 38400, 38400]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (80);
	KerArg0->I1 = (unsigned int) (480);
	KerArg0->expr_32_in_0 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+38400);
	KerArg0->expr_32_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+38880);
	KerArg0->expr_32_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_32_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_32_in_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_32_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 38400, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_32_in_1 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on Tile0 */
				int T0Ind_Last = 1;
			} /* End iteration on Tile0 */
			/*====================== Call Kernel LOC_D1 =========================*/
			AT_FORK(gap_ncore(), (void *) s234_kernel, (void *) KerArg0);
			__CALL(s234_kernel, KerArg0);
		} /* End iteration on D1 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_32_out_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_32_out_0 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S237_Conv2d_80x480x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 83700 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 80, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 320 [D1, [0 x 320, 320]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 320, 320]]
		Tile0: [0, 320, 320], Tile1: [0, 320, 320], Tile2; [0, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [D1, [0 x 38400, 38400]][D0, [0 x 38400, 38400]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 38400, 38400]][D0, [0 x 38400, 38400]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[10x8], 80][D1, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 80, 80]][Tile0, 1:[10x8], 80]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+38880);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+77280);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38720);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38800);
	KerArg3->Tile_InFeat = (unsigned short int) (480);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InH = (unsigned short int) (8);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutFeat = (unsigned short int) (80);
	KerArg3->Tile_OutH = (unsigned short int) (8);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (96);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 320, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38720), 80, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38800), 80, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38880), 38400, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+83680), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+83680))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+77280), 6400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S238_MatAdd_8x10x80(
		unsigned char * __restrict__ In1,
		unsigned char * __restrict__ In2,
		unsigned char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 19216 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6400 [Tile0, 1:[1x6400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x6400], 1]
		Tile0: [0, 6400, 6400], Tile1: [0, 6400, 6400], Tile2; [0, 6400, 6400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14 [Tile0, 1:[1x1], 14]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 14]
		Tile0: [0, 14, 14], Tile1: [0, 14, 14], Tile2; [0, 14, 14]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+6400);
	KerArg0->Out = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+12800);
	KerArg0->Feat = (unsigned short int) (6400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+19200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 6400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6400), 6400, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+19200), 14, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_USQ8, (void *) KerArg0);
		__CALL(KerMatAdd_USQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12800), 6400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S241_Conv2d_480x80x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 105620 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_33_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 480, Tiled: 2][Tile0 Dim: 3][D0 Dim: Init: 80, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 6400 [Tile0, 3:[10x3, 1:10x3, 10x2], 80][D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[10x3, 1:10x3, 10x2], 80][D0, [0 x 80, 80]]
		Tile0: [0, 2400, 80], Tile1: [2400, 2400, 80], Tile2; [4800, 1600, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 1920 [D1, [1 x 1152, 768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 1152, 768]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 480 [D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 38400 [D1, [1 x 23040, 15360]][D0, [0 x 23040, 23040]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 23040, 15360]][D0, [0 x 23040, 23040]]
		Tile0: [0, 23040, 23040], Tile1: [23040, 15360, 15360], Tile2; [0, 23040, 23040]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 153600 [Tile0, 3:[10x3, 1:10x3, 10x2], 1920][D1, [1 x 1152, 768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 1152, 768]][Tile0, 3:[10x3, 10x2], 1920]
		Tile0: [0, 34560, 1152], Tile1: [0, 34560, 1152], Tile2; [0, 34560, 1152]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 38400 [Tile0, 3:[10x3, 1:10x3, 10x2], 480][D1, [1 x 288, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 288, 192]][Tile0, 3:[10x3, 10x2], 480]
		Tile0: [0, 8640, 288], Tile1: [14400, 8640, 288], Tile2; [28800, 5760, 288]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg3->Tile_InFeat = (unsigned short int) (80);
	KerArg3->TotalInFeatures = (unsigned short int) (80);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (123);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+53760);
	KerArg4->W = (unsigned short int) (10);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+105600);
	KerArg5->H = (unsigned short int) (10);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 2400, 80, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4800), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6720), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7200), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680+0), 23040, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=8640; _LC_Out=288;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105600), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (23040); _SN_Filter = ((1)?15360:23040); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680+23040*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (2400); _LN_In = (80); _SN_In = (((T0Ind_NextLast)?20:30)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-4800); _LN_In = (80); _SN_In = (30*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+2400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 80, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+2400*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+7680+23040*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+4800+((D1Ind)*1152));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+6720+((D1Ind)*288));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+7200+((D1Ind)*288));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?192:288);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+105600))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg4->Feat = (unsigned short int) ((D1Ind_Last)?192:288);
			KerArg4->H = (unsigned short int) (T0Ind_Last?2:3);
			KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+6720+((D1Ind)*288));
			KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+7200+((D1Ind)*288));
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_33_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg5->expr_33_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2));
			KerArg5->W = (unsigned short int) ((D1Ind_Last)?192:288);
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?2:3);
			AT_FORK(gap_ncore(), (void *) expr_33, (void *) KerArg5);
			__CALL(expr_33, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+88320+8640*((T0Ind_Total)%2)),
					_SC_Out, 480, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (14400); _LC_Out = ((D1Ind_Last)?192:288); _SC_Out = (((T0Ind_NextLast)?20:30)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (288)+(-28800); _LC_Out = ((1)?192:288); _SC_Out = (30*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S244_Conv2d_256x480x1x1_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 95636 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 256, Tiled: 4][Tile0 Dim: 3][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 38400 [Tile0, 3:[10x3, 1:10x3, 10x2], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[10x3, 1:10x3, 10x2], 480][D0, [0 x 480, 480]]
		Tile0: [0, 14400, 480], Tile1: [14400, 14400, 480], Tile2; [28800, 9600, 480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 1024 [D1, [3 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 256, 256]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [3 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 64, 64]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [3 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 64, 64]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 122880 [D1, [3 x 30720, 30720]][D0, [0 x 30720, 30720]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 30720, 30720]][D0, [0 x 30720, 30720]]
		Tile0: [0, 30720, 30720], Tile1: [30720, 30720, 30720], Tile2; [61440, 30720, 30720]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 12 physical tiles
			Total Size: 20480 [Tile0, 3:[10x3, 1:10x3, 10x2], 256][D1, [3 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [3 x 64, 64]][Tile0, 3:[10x3, 2:10x3, 10x2], 256]
		Tile0: [0, 1920, 64], Tile1: [7680, 1920, 64], Tile2; [15360, 1280, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (480);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutFeat = (unsigned short int) (64);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 14400, 480, 480, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28800), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29824), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30080), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30336+0), 30720, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=1920; _LC_Out=64;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+95616), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<4; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==3), D1Ind_NextLast = ((D1Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (30720); _SN_Filter = (30720); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+30336+30720*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (14400); _LN_In = (480); _SN_In = (((T0Ind_NextLast)?20:30)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-28800); _LN_In = (480); _SN_In = (30*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+14400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+14400*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+30336+30720*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+28800+((D1Ind)*256));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+91776+1920*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+29824+((D1Ind)*64));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+30080+((D1Ind)*64));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+95616))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+91776+1920*((T0Ind_Total)%2)),
					_SC_Out, 256, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (7680); _LC_Out = (64); _SC_Out = (((T0Ind_NextLast)?20:30)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (64)+(-15360); _LC_Out = (64); _SC_Out = (30*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S247_Conv2d_256x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 29460 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20480 [Tile0, 1:[10x8], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[10x8], 256]
		Tile0: [0, 20480, 20480], Tile1: [0, 20480, 20480], Tile2; [0, 20480, 20480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5120 [Tile0, 1:[5x4], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[5x4], 256]
		Tile0: [0, 5120, 5120], Tile1: [0, 5120, 5120], Tile2; [0, 5120, 5120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+22016);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+20480);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+24320);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+21504);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+21760);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (8);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutFeat = (unsigned short int) (256);
	KerArg3->Tile_OutH = (unsigned short int) (4);
	KerArg3->Tile_OutW = (unsigned short int) (5);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,0,1,0});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364727);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 20480, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+20480), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21504), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+21760), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+22016), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29440), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+29440))[4]);
			KerConvDW3x3Stride2_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24320), 5120, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S250_Conv2d_512x256x1x1_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 114324 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 512, Tiled: 3][Tile0 Dim: 2][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 5120 [Tile0, 2:[5x3, 5x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[5x3, 5x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 3840, 256], Tile1: [3840, 1280, 256], Tile2; [0, 3840, 256]
	Ker Arg: Bias, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 2048 [D1, [2 x 768, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 768, 512]]
		Tile0: [0, 768, 768], Tile1: [768, 768, 768], Tile2; [1536, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 192, 128]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 192, 128]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 131072 [D1, [2 x 49152, 32768]][D0, [0 x 49152, 49152]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 49152, 32768]][D0, [0 x 49152, 49152]]
		Tile0: [0, 49152, 49152], Tile1: [49152, 49152, 49152], Tile2; [98304, 32768, 32768]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 10240 [Tile0, 2:[5x3, 5x1], 512][D1, [2 x 192, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 192, 128]][Tile0, 2:[5x3, 1:5x3, 5x1], 512]
		Tile0: [0, 2880, 192], Tile1: [7680, 960, 192], Tile2; [192, 2880, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 2:[20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InW = (unsigned short int) (5);
	KerArg3->Tile_OutW = (unsigned short int) (5);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 3840, 256, 256, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680+0), 768, 0, DmaR_Evt2);
	_N_Bias=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9216), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9728), 512, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10240+0), 49152, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=2880; _LC_Out=192;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114304), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<3; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==2), D1Ind_NextLast = ((D1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_Bias = 0;
		if (!(D1Ind_Last)) {
			_N_Bias = _N_Bias + (768); _SN_Bias = ((D1Ind_NextLast)?512:768); 
		}
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (49152); _SN_Filter = ((D1Ind_NextLast)?32768:49152); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7680+768*((D1Ind_Total+1)%2)),
					1*(_SN_Bias), 0, DmaR_Evt2);
		}
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10240+49152*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (3840); _LN_In = (256); _SN_In = (((1)?5:15)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-3840); _LN_In = (256); _SN_In = (15*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+3840*((T0Ind_Total+1)%2)),
						1*(_SN_In), 256, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+3840*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+10240+49152*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+7680+768*((D1Ind_Total)%2));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+108544+2880*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+9216+((D1Ind)*192));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+9728+((D1Ind)*192));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?128:192);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+114304))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+108544+2880*((T0Ind_Total)%2)),
					_SC_Out, 512, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (7680); _LC_Out = ((D1Ind_Last)?128:192); _SC_Out = (((1)?5:15)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (192)+(-7680); _LC_Out = ((D1Ind_NextLast)?128:192); _SC_Out = (15*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S253_Conv2d_128x512x1x1_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 79124 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 512, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 65536 [D1, [0 x 65536, 65536]][D0, [0 x 65536, 65536]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 65536, 65536]][D0, [0 x 65536, 65536]]
		Tile0: [0, 65536, 65536], Tile1: [0, 65536, 65536], Tile2; [0, 65536, 65536]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2560 [Tile0, 1:[5x4], 128][D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]][Tile0, 1:[5x4], 128]
		Tile0: [0, 2560, 2560], Tile1: [0, 2560, 2560], Tile2; [0, 2560, 2560]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+11008);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+10240);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+76544);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10752);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10880);
	KerArg3->Tile_InFeat = (unsigned short int) (512);
	KerArg3->TotalInFeatures = (unsigned short int) (512);
	KerArg3->Tile_InH = (unsigned short int) (4);
	KerArg3->Tile_InW = (unsigned short int) (5);
	KerArg3->Tile_OutFeat = (unsigned short int) (128);
	KerArg3->Tile_OutH = (unsigned short int) (4);
	KerArg3->Tile_OutW = (unsigned short int) (5);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10240), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10752), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10880), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11008), 65536, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+79104), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+79104))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+76544), 2560, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S256_Conv2d_128x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 5268 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2560 [Tile0, 1:[5x4], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]][Tile0, 1:[5x4], 128]
		Tile0: [0, 2560, 2560], Tile1: [0, 2560, 2560], Tile2; [0, 2560, 2560]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[3x2], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]][Tile0, 1:[3x2], 128]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+3328);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+2560);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4480);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+3072);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+3200);
	KerArg3->Tile_InFeat = (unsigned short int) (128);
	KerArg3->TotalInFeatures = (unsigned short int) (128);
	KerArg3->Tile_InH = (unsigned short int) (4);
	KerArg3->Tile_InW = (unsigned short int) (5);
	KerArg3->Tile_OutFeat = (unsigned short int) (128);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (3);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,0});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364727);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 2560, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2560), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3072), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3200), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+13568+0), 1152, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+13568+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3328), 1152, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5248), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+5248))[4]);
			KerConvDW3x3Stride2_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4480), 768, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S259_Conv2d_256x128x1x1_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36628 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 128, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[3x2], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 128][D0, [0 x 128, 128]]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D1, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [D1, [0 x 32768, 32768]][D0, [0 x 32768, 32768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32768, 32768]][D0, [0 x 32768, 32768]]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]][Tile0, 1:[3x2], 256]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35072);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1792);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg3->Tile_InFeat = (unsigned short int) (128);
	KerArg3->TotalInFeatures = (unsigned short int) (128);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (3);
	KerArg3->Tile_OutFeat = (unsigned short int) (256);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (3);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 768, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+768), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1792), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), 32768, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2304), 32768, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+36608), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+36608))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35072), 1536, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S262_Conv2d_128x256x1x1_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 35860 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [D1, [0 x 32768, 32768]][D0, [0 x 32768, 32768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32768, 32768]][D0, [0 x 32768, 32768]]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[3x2], 128][D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]][Tile0, 1:[3x2], 128]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+2304);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+35072);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2176);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (3);
	KerArg3->Tile_OutFeat = (unsigned short int) (128);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (3);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2176), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), 32768, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2304), 32768, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35840), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+35840))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35072), 768, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S265_Conv2d_128x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2964 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[3x2], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]][Tile0, 1:[3x2], 128]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[2x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]][Tile0, 1:[2x1], 128]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2688);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1280);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1408);
	KerArg3->Tile_InFeat = (unsigned short int) (128);
	KerArg3->TotalInFeatures = (unsigned short int) (128);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (3);
	KerArg3->Tile_OutFeat = (unsigned short int) (128);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (2);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,0});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364727);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 768, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+14976+0), 512, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+14976+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+768), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1280), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1408), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12800+0), 1152, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12800+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 1152, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2944), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+2944))[4]);
			KerConvDW3x3Stride2_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2688), 256, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S268_Conv2d_256x128x1x1_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 35092 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 128, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [Tile0, 1:[2x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 128][D0, [0 x 128, 128]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D1, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 32768 [D1, [0 x 32768, 32768]][D0, [0 x 32768, 32768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 32768, 32768]][D0, [0 x 32768, 32768]]
		Tile0: [0, 32768, 32768], Tile1: [0, 32768, 32768], Tile2; [0, 32768, 32768]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]][Tile0, 1:[2x1], 256]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+1792);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+256);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+34560);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1280);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->Tile_InFeat = (unsigned short int) (128);
	KerArg3->TotalInFeatures = (unsigned short int) (128);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (2);
	KerArg3->Tile_OutFeat = (unsigned short int) (256);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (2);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	KerArg3->Fx = (unsigned char) (1);
	KerArg3->Sx = (unsigned char) (1);
	KerArg3->Dx = (unsigned char) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 256, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+256), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1280), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), 32768, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1792), 32768, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+35072), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+35072))[4]);
				KerConv1D_StrideS_New_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+34560), 512, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S271_Conv2d_64x256x1x1_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 17428 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 64, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D1, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16384 [D1, [0 x 16384, 16384]][D0, [0 x 16384, 16384]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16384, 16384]][D0, [0 x 16384, 16384]]
		Tile0: [0, 16384, 16384], Tile1: [0, 16384, 16384], Tile2; [0, 16384, 16384]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[2x1], 64][D1, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 64, 64]][Tile0, 1:[2x1], 64]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+896);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+17280);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+832);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (2);
	KerArg3->Tile_OutFeat = (unsigned short int) (64);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (2);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364503);
	KerArg3->Fx = (unsigned char) (1);
	KerArg3->Sx = (unsigned char) (1);
	KerArg3->Dx = (unsigned char) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+512), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+768), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+832), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12416+0), 16384, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12416+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+896), 16384, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17408), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+17408))[4]);
				KerConv1D_StrideS_New_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17280), 128, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S274_Conv2d_64x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 1172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 64, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[2x1], 64][D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]][Tile0, 1:[2x1], 64]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [0 x 576, 576]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 576, 576]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 1:[1x1], 64][D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]][Tile0, 1:[1x1], 64]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1088);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+384);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+448);
	KerArg3->Tile_InFeat = (unsigned short int) (64);
	KerArg3->TotalInFeatures = (unsigned short int) (64);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (2);
	KerArg3->Tile_OutFeat = (unsigned short int) (64);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (1);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,0,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364727);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+13056+0), 256, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+13056+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 256, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+384), 64, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+448), 64, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12480+0), 576, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12480+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+512), 576, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1152), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+1152))[4]);
			KerConvDW3x3Stride2_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1088), 64, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S277_Conv2d_128x64x1x1_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 9172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 128, Tiled: 1][D0 Dim: Init: 64, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 64 [D0, [0 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 64, 64]]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8192 [D1, [0 x 8192, 8192]][D0, [0 x 8192, 8192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 8192, 8192]][D0, [0 x 8192, 8192]]
		Tile0: [0, 8192, 8192], Tile1: [0, 8192, 8192], Tile2; [0, 8192, 8192]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D1, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D1, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+64);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+8256);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+8768);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+8896);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+9024);
	KerArg2->Tile_InFeat = (unsigned short int) (64);
	KerArg2->Tile_OutFeat = (unsigned short int) (128);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (50364663);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 64, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12480+0), 8192, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12480+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+64), 8192, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8256), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8896), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9024), 128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+9152), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+9152))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8768), 128, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S280_Conv2d_672x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 112500 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 672, Tiled: 9][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [8 x 80, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 80, 32]][Tile0, 1:[20x17, 7:20x18, 20x17], 672]
		Tile0: [0, 25600, 80], Tile1: [80, 25600, 80], Tile2; [160, 25600, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 2688 [D0, [8 x 320, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 320, 128]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [8 x 80, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 80, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [8 x 80, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 80, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 6048 [D0, [8 x 720, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 720, 288]]
		Tile0: [0, 6048, 6048], Tile1: [0, 6048, 6048], Tile2; [0, 6048, 6048]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [8 x 80, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 80, 32]][Tile0, 1:[20x16, 7:20x16, 20x16], 672]
		Tile0: [0, 25600, 80], Tile1: [80, 25600, 80], Tile2; [160, 25600, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->TotalInFeatures = (unsigned short int) (672);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutH = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 25600, 672, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+51200), 2688, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+53888), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54560), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+55232), 6048, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=25600; _LC_Out=80;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+112480), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D0Ind=0; D0Ind<9; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==8), D0Ind_NextLast = ((D0Ind+1)==8);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (80); _LN_In = ((D0Ind_NextLast)?32:80); _SN_In = (320*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+25600*((D0Ind_Total+1)%2)),
					1*(_SN_In), 672, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+25600*((D0Ind_Total)%2));
			KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+55232+((D0Ind)*720));
			KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+51200+((D0Ind)*320));
			KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+61280+25600*((D0Ind_Total)%2));
			KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+53888+((D0Ind)*80));
			KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+54560+((D0Ind)*80));
			KerArg3->Tile_InFeat = (unsigned short int) ((D0Ind_Last)?32:80);
			KerArg3->Tile_InH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg3->Tile_OutFeat = (unsigned short int) ((D0Ind_Last)?32:80);
			KerArg3->LastD0 = (unsigned char) ((D0Ind_Last));
			KerArg3->FirstD0 = (unsigned char) ((D0Ind==0));
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+112480))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61280+25600*((D0Ind_Total)%2)),
				_SC_Out, 672, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (80); _LC_Out = ((D0Ind_NextLast)?32:80); _SC_Out = (320*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S283_Conv2d_24x672x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 105572 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_2_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 24, Tiled: 1][Tile0 Dim: 6][D0 Dim: Init: 672, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 215040 [Tile0, 6:[20x3, 4:20x3, 20x1], 672][D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x3, 4:20x3, 20x1], 672][D0, [0 x 672, 672]]
		Tile0: [0, 40320, 672], Tile1: [40320, 40320, 672], Tile2; [80640, 40320, 672]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 16128 [D1, [0 x 16128, 16128]][D0, [0 x 16128, 16128]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 16128, 16128]][D0, [0 x 16128, 16128]]
		Tile0: [0, 16128, 16128], Tile1: [0, 16128, 16128], Tile2; [0, 16128, 16128]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 30720 [Tile0, 6:[20x3, 4:20x3, 20x1], 96][D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]][Tile0, 6:[20x3], 96]
		Tile0: [0, 5760, 96], Tile1: [0, 5760, 96], Tile2; [0, 5760, 96]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 7680 [Tile0, 6:[20x3, 4:20x3, 20x1], 24][D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]][Tile0, 6:[20x3], 24]
		Tile0: [0, 1440, 24], Tile1: [1440, 1440, 24], Tile2; [2880, 1440, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 6:[20x1, 4:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+80784);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+80640);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+96912);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+80736);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+80760);
	KerArg3->Tile_InFeat = (unsigned short int) (672);
	KerArg3->TotalInFeatures = (unsigned short int) (672);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutFeat = (unsigned short int) (24);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+96912);
	KerArg4->Feat = (unsigned short int) (24);
	KerArg4->W = (unsigned short int) (20);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+80736);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+80760);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+105552);
	KerArg5->W = (unsigned short int) (24);
	KerArg5->H = (unsigned short int) (20);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 40320, 672, 672, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+80640), 96, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+80736), 24, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+80760), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+80784), 16128, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=1440; _LC_Out=24;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+105552), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<6; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==5), T0Ind_NextLast = ((T0Ind+1)==5);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (40320); _LN_In = (672); _SN_In = (((T0Ind_NextLast)?20:60)*_LN_In); 
			} else if (!(1)) {
				_N_In = _N_In + (-201600); _LN_In = (672); _SN_In = (60*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+40320*((T0Ind_Total+1)%2)),
						1*(_SN_In), 672, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+40320*((T0Ind_Total)%2));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?1:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+105552))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+102672+1440*((T0Ind_Total)%2));
			KerArg4->H = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			KerArg5->expr_2_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+102672+1440*((T0Ind_Total)%2));
			KerArg5->expr_2_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+102672+1440*((T0Ind_Total)%2));
			KerArg5->Feat = (unsigned short int) (T0Ind_Last?1:3);
			AT_FORK(gap_ncore(), (void *) expr_2, (void *) KerArg5);
			__CALL(expr_2, KerArg5);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+102672+1440*((T0Ind_Total)%2)),
					_SC_Out, 24, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (1440); _LC_Out = (24); _SC_Out = (((T0Ind_NextLast)?20:60)*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S287_Conv2d_480x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 84020 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 480, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]][Tile0, 1:[10x8], 480]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4320 [D0, [0 x 4320, 4320]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 4320, 4320]]
		Tile0: [0, 4320, 4320], Tile1: [0, 4320, 4320], Tile2; [0, 4320, 4320]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]][Tile0, 1:[10x8], 480]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+41280);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45600);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40320);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40800);
	KerArg3->Tile_InFeat = (unsigned short int) (480);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InH = (unsigned short int) (8);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutFeat = (unsigned short int) (480);
	KerArg3->Tile_OutH = (unsigned short int) (8);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40320), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40800), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41280), 4320, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+84000), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+84000))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45600), 38400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S291_Conv2d_512x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 28180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 512, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]][Tile0, 1:[5x4], 512]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2048 [D0, [0 x 2048, 2048]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2048, 2048]]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4608 [D0, [0 x 4608, 4608]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 4608, 4608]]
		Tile0: [0, 4608, 4608], Tile1: [0, 4608, 4608], Tile2; [0, 4608, 4608]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]][Tile0, 1:[5x4], 512]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+13312);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+10240);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+17920);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+12288);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+12800);
	KerArg3->Tile_InFeat = (unsigned short int) (512);
	KerArg3->TotalInFeatures = (unsigned short int) (512);
	KerArg3->Tile_InH = (unsigned short int) (4);
	KerArg3->Tile_InW = (unsigned short int) (5);
	KerArg3->Tile_OutFeat = (unsigned short int) (512);
	KerArg3->Tile_OutH = (unsigned short int) (4);
	KerArg3->Tile_OutW = (unsigned short int) (5);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10240), 2048, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12288), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12800), 512, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13312), 4608, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28160), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+28160))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17920), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S295_Conv2d_256x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 6932 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[3x2], 256]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[3x2], 256]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+3072);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+5376);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2560);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2816);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (3);
	KerArg3->Tile_OutFeat = (unsigned short int) (256);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (3);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2560), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2816), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3072), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6912), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+6912))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5376), 1536, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S301_Conv2d_128x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2196 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]][Tile0, 1:[1x1], 128]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]][Tile0, 1:[1x1], 128]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+896);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+640);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg3->Tile_InFeat = (unsigned short int) (128);
	KerArg3->TotalInFeatures = (unsigned short int) (128);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (1);
	KerArg3->Tile_OutFeat = (unsigned short int) (128);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (1);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+13696+0), 512, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+13696+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+640), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+768), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12544+0), 1152, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12544+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+896), 1152, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2176), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+2176))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 128, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S321_Conv2d_672x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 112500 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 672, Tiled: 9][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [8 x 80, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 80, 32]][Tile0, 1:[20x17, 7:20x18, 20x17], 672]
		Tile0: [0, 25600, 80], Tile1: [80, 25600, 80], Tile2; [160, 25600, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 2688 [D0, [8 x 320, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 320, 128]]
		Tile0: [0, 2688, 2688], Tile1: [0, 2688, 2688], Tile2; [0, 2688, 2688]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [8 x 80, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 80, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 672 [D0, [8 x 80, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 80, 32]]
		Tile0: [0, 672, 672], Tile1: [0, 672, 672], Tile2; [0, 672, 672]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 1 physical tiles
			Total Size: 6048 [D0, [8 x 720, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 720, 288]]
		Tile0: [0, 6048, 6048], Tile1: [0, 6048, 6048], Tile2; [0, 6048, 6048]
	Ker Arg: Out, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 215040 [Tile0, 1:[20x16], 672][D0, [8 x 80, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [8 x 80, 32]][Tile0, 1:[20x16, 7:20x16, 20x16], 672]
		Tile0: [0, 25600, 80], Tile1: [80, 25600, 80], Tile2; [160, 25600, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->TotalInFeatures = (unsigned short int) (672);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutH = (unsigned short int) (16);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 25600, 672, 80, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+51200), 2688, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+53888), 672, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54560), 672, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+55232), 6048, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=25600; _LC_Out=80;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+112480), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D0Ind=0; D0Ind<9; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==8), D0Ind_NextLast = ((D0Ind+1)==8);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (80); _LN_In = ((D0Ind_NextLast)?32:80); _SN_In = (320*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+25600*((D0Ind_Total+1)%2)),
					1*(_SN_In), 672, _LN_In, 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+25600*((D0Ind_Total)%2));
			KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+55232+((D0Ind)*720));
			KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+51200+((D0Ind)*320));
			KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+61280+25600*((D0Ind_Total)%2));
			KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+53888+((D0Ind)*80));
			KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+54560+((D0Ind)*80));
			KerArg3->Tile_InFeat = (unsigned short int) ((D0Ind_Last)?32:80);
			KerArg3->Tile_InH = (unsigned short int) (18-1*(1)-1*(1));
			KerArg3->Tile_OutFeat = (unsigned short int) ((D0Ind_Last)?32:80);
			KerArg3->LastD0 = (unsigned char) ((D0Ind_Last));
			KerArg3->FirstD0 = (unsigned char) ((D0Ind==0));
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+112480))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+61280+25600*((D0Ind_Total)%2)),
				_SC_Out, 672, _LC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (80); _LC_Out = ((D0Ind_NextLast)?32:80); _SC_Out = (320*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S322_Conv2d_186x672x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 100468 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 186, Tiled: 6][Tile0 Dim: 8][D0 Dim: Init: 672, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 215040 [Tile0, 8:[20x2, 6:20x2, 20x2], 672][D0, [0 x 672, 672]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[20x2, 6:20x2, 20x2], 672][D0, [0 x 672, 672]]
		Tile0: [0, 26880, 672], Tile1: [26880, 26880, 672], Tile2; [53760, 26880, 672]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 744 [D1, [5 x 128, 104]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [5 x 128, 104]]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [5 x 32, 26]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [5 x 32, 26]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 6 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [5 x 32, 26]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [5 x 32, 26]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 6 logical tiles, 6 physical tiles
			Total Size: 124992 [D1, [5 x 21504, 17472]][D0, [0 x 21504, 21504]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [5 x 21504, 17472]][D0, [0 x 21504, 21504]]
		Tile0: [0, 21504, 21504], Tile1: [21504, 21504, 21504], Tile2; [43008, 21504, 21504]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 48 logical tiles, 48 physical tiles
			Total Size: 59520 [Tile0, 8:[20x2, 6:20x2, 20x2], 186][D1, [5 x 32, 26]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [5 x 32, 26]][Tile0, 8:[20x2, 4:20x2, 20x2], 186]
		Tile0: [0, 1280, 32], Tile1: [7440, 1280, 32], Tile2; [14880, 1280, 32]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 8:[20x1, 6:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 8:[20x1, 6:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (672);
	KerArg3->TotalInFeatures = (unsigned short int) (672);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (20);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (20);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (58753111);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 26880, 672, 672, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+53760), 744, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54504), 186, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54692), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54880+0), 21504, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=1280; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+100448), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<6; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==5), D1Ind_NextLast = ((D1Ind+1)==5);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (21504); _SN_Filter = ((D1Ind_NextLast)?17472:21504); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+54880+21504*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<8; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==7), T0Ind_NextLast = ((T0Ind+1)==7);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (26880); _LN_In = (672); _SN_In = (40*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-188160); _LN_In = (672); _SN_In = (40*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+26880*((T0Ind_Total+1)%2)),
						1*(_SN_In), 672, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+26880*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+54880+21504*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+53760+((D1Ind)*128));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+97888+1280*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+54504+((D1Ind)*32));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+54692+((D1Ind)*32));
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?26:32);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+100448))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+97888+1280*((T0Ind_Total)%2)),
					_SC_Out, 186, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (7440); _LC_Out = ((D1Ind_Last)?26:32); _SC_Out = (40*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (32)+(-52080); _LC_Out = ((D1Ind_NextLast)?26:32); _SC_Out = (40*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S325_Conv2d_24x480x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 59684 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_2_1_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 24, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 7680 [Tile0, 1:[10x8], 96][D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]][Tile0, 1:[10x8], 96]
		Tile0: [0, 7680, 96], Tile1: [0, 7680, 96], Tile2; [0, 7680, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 11520 [D1, [0 x 11520, 11520]][D0, [0 x 11520, 11520]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 11520, 11520]][D0, [0 x 11520, 11520]]
		Tile0: [0, 11520, 11520], Tile1: [0, 11520, 11520], Tile2; [0, 11520, 11520]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile0, 1:[10x8], 24][D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]][Tile0, 1:[10x8], 24]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+38544);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+50064);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38496);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+38520);
	KerArg3->Tile_InFeat = (unsigned short int) (480);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InH = (unsigned short int) (8);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutFeat = (unsigned short int) (24);
	KerArg3->Tile_OutH = (unsigned short int) (8);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+50064);
	KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+57744);
	KerArg4->Feat = (unsigned short int) (24);
	KerArg4->W = (unsigned short int) (10);
	KerArg4->H = (unsigned short int) (8);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+38496);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+38520);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+59664);
	KerArg5->expr_2_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+57744);
	KerArg5->expr_2_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+57744);
	KerArg5->W = (unsigned short int) (24);
	KerArg5->H = (unsigned short int) (10);
	KerArg5->Feat = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 96, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38496), 24, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38520), 24, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38544), 11520, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+59664), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+59664))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			AT_FORK(gap_ncore(), (void *) expr_2_1, (void *) KerArg5);
			__CALL(expr_2_1, KerArg5);
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+57744), 1920, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S328_Conv2d_24x512x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 25092 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_2_2_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 24, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 512, Tiled: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile0, 1:[5x4], 96][D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]][Tile0, 1:[5x4], 96]
		Tile0: [0, 1920, 96], Tile1: [0, 1920, 96], Tile2; [0, 1920, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12288 [D1, [0 x 12288, 12288]][D0, [0 x 12288, 12288]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 12288, 12288]][D0, [0 x 12288, 12288]]
		Tile0: [0, 12288, 12288], Tile1: [0, 12288, 12288], Tile2; [0, 12288, 12288]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[5x4], 24][D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]][Tile0, 1:[5x4], 24]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+10384);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+10240);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+22672);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10336);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10360);
	KerArg3->Tile_InFeat = (unsigned short int) (512);
	KerArg3->TotalInFeatures = (unsigned short int) (512);
	KerArg3->Tile_InH = (unsigned short int) (4);
	KerArg3->Tile_InW = (unsigned short int) (5);
	KerArg3->Tile_OutFeat = (unsigned short int) (24);
	KerArg3->Tile_OutH = (unsigned short int) (4);
	KerArg3->Tile_OutW = (unsigned short int) (5);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+22672);
	KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+24592);
	KerArg4->Feat = (unsigned short int) (24);
	KerArg4->W = (unsigned short int) (5);
	KerArg4->H = (unsigned short int) (4);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10336);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+10360);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+25072);
	KerArg5->expr_2_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+24592);
	KerArg5->expr_2_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+24592);
	KerArg5->W = (unsigned short int) (24);
	KerArg5->H = (unsigned short int) (5);
	KerArg5->Feat = (unsigned short int) (4);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10240), 96, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10336), 24, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10360), 24, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10384), 12288, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 10240, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25072), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+25072))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			AT_FORK(gap_ncore(), (void *) expr_2_2, (void *) KerArg5);
			__CALL(expr_2_2, KerArg5);
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24592), 480, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S331_Conv2d_24x256x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 8564 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_2_3_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 24, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile0, 1:[3x2], 96][D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]][Tile0, 1:[3x2], 96]
		Tile0: [0, 576, 96], Tile1: [0, 576, 96], Tile2; [0, 576, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [D1, [0 x 6144, 6144]][D0, [0 x 6144, 6144]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 6144, 6144]][D0, [0 x 6144, 6144]]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[3x2], 24][D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]][Tile0, 1:[3x2], 24]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+1680);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+7824);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1632);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1656);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (3);
	KerArg3->Tile_OutFeat = (unsigned short int) (24);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (3);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+7824);
	KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+8400);
	KerArg4->Feat = (unsigned short int) (24);
	KerArg4->W = (unsigned short int) (3);
	KerArg4->H = (unsigned short int) (2);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+1632);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+1656);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+8544);
	KerArg5->expr_2_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8400);
	KerArg5->expr_2_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+8400);
	KerArg5->W = (unsigned short int) (24);
	KerArg5->H = (unsigned short int) (3);
	KerArg5->Feat = (unsigned short int) (2);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 96, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1632), 24, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1656), 24, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+13312+0), 6144, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+13312+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1680), 6144, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 1536, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8544), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+8544))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			AT_FORK(gap_ncore(), (void *) expr_2_3, (void *) KerArg5);
			__CALL(expr_2_3, KerArg5);
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+8400), 144, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S335_Conv2d_24x128x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 3484 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;
	KerConvLinReduct_SQ8_T S_KerArg3, *KerArg3 = &S_KerArg3;
	expr_2_5_args_t S_KerArg4, *KerArg4 = &S_KerArg4;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 24, Tiled: 1][D0 Dim: Init: 128, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3072 [D1, [0 x 3072, 3072]][D0, [0 x 3072, 3072]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 3072, 3072]][D0, [0 x 3072, 3072]]
		Tile0: [0, 3072, 3072], Tile1: [0, 3072, 3072], Tile2; [0, 3072, 3072]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: LinOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+3200);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+3296);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+3416);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+3440);
	KerArg2->Tile_InFeat = (unsigned short int) (128);
	KerArg2->Tile_OutFeat = (unsigned short int) (24);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (62947575);
	KerArg3->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+3296);
	KerArg3->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+3392);
	KerArg3->Feat = (unsigned short int) (24);
	KerArg3->W = (unsigned short int) (1);
	KerArg3->H = (unsigned short int) (1);
	KerArg3->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+3416);
	KerArg3->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+3440);
	KerArg3->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+3464);
	KerArg4->expr_2_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+3392);
	KerArg4->expr_2_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+3392);
	KerArg4->W = (unsigned short int) (24);
	KerArg4->H = (unsigned short int) (1);
	KerArg4->Feat = (unsigned short int) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 3072, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3200), 96, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3416), 24, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3440), 24, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3464), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+3464))[4]);
				KerLinear_8a_NE16(KerArg2);
				AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg3);
				__CALL(KerReduct_CC_NoScale_USQ8, KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) expr_2_5, (void *) KerArg4);
			__CALL(expr_2_5, KerArg4);
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3392), 24, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S338_Conv2d_480x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 84020 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 480, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]][Tile0, 1:[10x8], 480]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [D0, [0 x 1920, 1920]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1920, 1920]]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4320 [D0, [0 x 4320, 4320]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 4320, 4320]]
		Tile0: [0, 4320, 4320], Tile1: [0, 4320, 4320], Tile2; [0, 4320, 4320]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 38400 [Tile0, 1:[10x8], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 480, 480]][Tile0, 1:[10x8], 480]
		Tile0: [0, 38400, 38400], Tile1: [0, 38400, 38400], Tile2; [0, 38400, 38400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+41280);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+38400);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+45600);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40320);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+40800);
	KerArg3->Tile_InFeat = (unsigned short int) (480);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InH = (unsigned short int) (8);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutFeat = (unsigned short int) (480);
	KerArg3->Tile_OutH = (unsigned short int) (8);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (128);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 38400, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38400), 1920, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40320), 480, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+40800), 480, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+41280), 4320, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+84000), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+84000))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+45600), 38400, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S340_Conv2d_512x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 28180 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 512, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]][Tile0, 1:[5x4], 512]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2048 [D0, [0 x 2048, 2048]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2048, 2048]]
		Tile0: [0, 2048, 2048], Tile1: [0, 2048, 2048], Tile2; [0, 2048, 2048]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4608 [D0, [0 x 4608, 4608]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 4608, 4608]]
		Tile0: [0, 4608, 4608], Tile1: [0, 4608, 4608], Tile2; [0, 4608, 4608]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]][Tile0, 1:[5x4], 512]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+13312);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+10240);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+17920);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+12288);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+12800);
	KerArg3->Tile_InFeat = (unsigned short int) (512);
	KerArg3->TotalInFeatures = (unsigned short int) (512);
	KerArg3->Tile_InH = (unsigned short int) (4);
	KerArg3->Tile_InW = (unsigned short int) (5);
	KerArg3->Tile_OutFeat = (unsigned short int) (512);
	KerArg3->Tile_OutH = (unsigned short int) (4);
	KerArg3->Tile_OutW = (unsigned short int) (5);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10240), 2048, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12288), 512, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12800), 512, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+13312), 4608, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28160), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+28160))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+17920), 10240, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S342_Conv2d_256x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4884 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[2x1], 256]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[2x1], 256]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1792);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (2);
	KerArg3->Tile_OutFeat = (unsigned short int) (256);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (2);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12800+0), 1024, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12800+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+512), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1792), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4864), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+4864))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4352), 512, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S343_Conv2d_24x256x1x1_Custom(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 7060 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;
	KerConvLinReduct_SQ8_T S_KerArg4, *KerArg4 = &S_KerArg4;
	expr_2_4_args_t S_KerArg5, *KerArg5 = &S_KerArg5;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 24, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[2x1], 96][D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]][Tile0, 1:[2x1], 96]
		Tile0: [0, 192, 96], Tile1: [0, 192, 96], Tile2; [0, 192, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6144 [D1, [0 x 6144, 6144]][D0, [0 x 6144, 6144]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 6144, 6144]][D0, [0 x 6144, 6144]]
		Tile0: [0, 6144, 6144], Tile1: [0, 6144, 6144], Tile2; [0, 6144, 6144]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[2x1], 24][D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]][Tile0, 1:[2x1], 24]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+656);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+6800);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+608);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+632);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (2);
	KerArg3->Tile_OutFeat = (unsigned short int) (24);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (2);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (62947415);
	KerArg3->Fx = (unsigned char) (1);
	KerArg3->Sx = (unsigned char) (1);
	KerArg3->Dx = (unsigned char) (1);
	KerArg4->In = (int *__restrict__) (Mobv3SSDLite_L1_Memory+6800);
	KerArg4->Out = (void *__restrict__) (Mobv3SSDLite_L1_Memory+6992);
	KerArg4->Feat = (unsigned short int) (24);
	KerArg4->W = (unsigned short int) (2);
	KerArg4->H = (unsigned short int) (1);
	KerArg4->Scale = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+608);
	KerArg4->ScaleN = (unsigned char *__restrict__) (Mobv3SSDLite_L1_Memory+632);
	KerArg4->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+7040);
	KerArg5->expr_2_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+6992);
	KerArg5->expr_2_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+6992);
	KerArg5->W = (unsigned short int) (24);
	KerArg5->H = (unsigned short int) (2);
	KerArg5->Feat = (unsigned short int) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+512), 96, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+608), 24, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+632), 24, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+656), 6144, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 512, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7040), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+7040))[4]);
				KerConv1D_StrideS_New_NE16(KerArg3);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) KerReduct_CC_NoScale_USQ8, (void *) KerArg4);
			__CALL(KerReduct_CC_NoScale_USQ8, KerArg4);
			AT_FORK(gap_ncore(), (void *) expr_2_4, (void *) KerArg5);
			__CALL(expr_2_4, KerArg5);
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6992), 48, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S346_Op__Split(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Out1,
		unsigned char * __restrict__ Out2,
		unsigned char * __restrict__ Out3,
		unsigned char * __restrict__ Out4)

{
	/* Shared L1: 20600 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaW_Evt2, *DmaW_Evt2 = &_DmaW_Evt2;
	AT_L2_EVENT _DmaW_Evt3, *DmaW_Evt3 = &_DmaW_Evt3;
	AT_L2_EVENT _DmaW_Evt4, *DmaW_Evt4 = &_DmaW_Evt4;
	CNN_Split_Width_Arg_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10296 [Tile0, 1:[4x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x2574], 1]
		Tile0: [0, 10296, 10296], Tile1: [0, 10296, 10296], Tile2; [0, 10296, 10296]
	Ker Arg: Out1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [Tile0, 1:[1x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x2574], 1]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: Out2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [Tile0, 1:[1x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x2574], 1]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: Out3, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [Tile0, 1:[1x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x2574], 1]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: Out4, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [Tile0, 1:[1x2574], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x2574], 1]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (char *__restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->Out1 = (char *__restrict__) (Mobv3SSDLite_L1_Memory+10296);
	KerArg0->Out2 = (char *__restrict__) (Mobv3SSDLite_L1_Memory+12872);
	KerArg0->Out3 = (char *__restrict__) (Mobv3SSDLite_L1_Memory+15448);
	KerArg0->Out4 = (char *__restrict__) (Mobv3SSDLite_L1_Memory+18024);
	KerArg0->H = (unsigned short int) (2574);
	KerArg0->W1 = (unsigned short int) (1);
	KerArg0->W2 = (unsigned short int) (1);
	KerArg0->W3 = (unsigned short int) (1);
	KerArg0->W4 = (unsigned short int) (1);
	KerArg0->DataSize = (unsigned char) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 10296, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_Split_Width, (void *) KerArg0);
		__CALL(CNN_Split_Width, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10296), 2574, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12872), 2574, 1, DmaW_Evt2);
	AT_L2_WAIT(0, DmaW_Evt2); /* Wait DMA write Out2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out3+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15448), 2574, 1, DmaW_Evt3);
	AT_L2_WAIT(0, DmaW_Evt3); /* Wait DMA write Out3 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out4+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+18024), 2574, 1, DmaW_Evt4);
	AT_L2_WAIT(0, DmaW_Evt4); /* Wait DMA write Out4 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S352_Conv2d_256x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 6932 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[3x2], 256]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[3x2], 256]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+3072);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+5376);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2560);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2816);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (3);
	KerArg3->Tile_OutFeat = (unsigned short int) (256);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (3);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2560), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2816), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+3072), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+6912), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+6912))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5376), 1536, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S354_Conv2d_256x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4884 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 256, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[2x1], 256]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1024 [D0, [0 x 1024, 1024]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1024, 1024]]
		Tile0: [0, 1024, 1024], Tile1: [0, 1024, 1024], Tile2; [0, 1024, 1024]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 256 [D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]]
		Tile0: [0, 256, 256], Tile1: [0, 256, 256], Tile2; [0, 256, 256]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 256, 256]][Tile0, 1:[2x1], 256]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+4352);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1792);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (2);
	KerArg3->Tile_OutFeat = (unsigned short int) (256);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (2);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12800+0), 1024, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12800+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+512), 1024, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 256, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1792), 256, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 2304, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4864), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+4864))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+4352), 512, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S356_Conv2d_128x1x3x3_Relu6(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		unsigned char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2196 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 128, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]][Tile0, 1:[1x1], 128]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 512, 512]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [0 x 1152, 1152]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1152, 1152]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [Tile0, 1:[1x1], 128][D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]][Tile0, 1:[1x1], 128]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+896);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2048);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+640);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+768);
	KerArg3->Tile_InFeat = (unsigned short int) (128);
	KerArg3->TotalInFeatures = (unsigned short int) (128);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (1);
	KerArg3->Tile_OutFeat = (unsigned short int) (128);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (1);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (50364471);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Bias+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+14440+0), 512, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Bias */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+14440+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 512, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+640), 128, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+768), 128, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12544+0), 1152, 0, UchanHR2);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+12544+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+896), 1152, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2176), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D0_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			NE16_SoftReset(
			);
			KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+2176))[4]);
			KerConvDW3x3Stride1_NE16(KerArg3);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*====================== Call Kernel LOC_D0_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2048), 128, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S358_Conv2d_186x480x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 95220 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 186, Tiled: 3][Tile0 Dim: 3][D0 Dim: Init: 480, Tiled: 1]
	Ker Arg: In, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 38400 [Tile0, 3:[10x3, 1:10x3, 10x2], 480][D0, [0 x 480, 480]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[10x3, 1:10x3, 10x2], 480][D0, [0 x 480, 480]]
		Tile0: [0, 14400, 480], Tile1: [14400, 14400, 480], Tile2; [28800, 9600, 480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 744 [D1, [2 x 256, 232]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 256, 232]]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [2 x 64, 58]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 64, 58]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [2 x 64, 58]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 64, 58]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Filter, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 89280 [D1, [2 x 30720, 27840]][D0, [0 x 30720, 30720]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 30720, 27840]][D0, [0 x 30720, 30720]]
		Tile0: [0, 30720, 30720], Tile1: [30720, 30720, 30720], Tile2; [61440, 27840, 27840]
	Ker Arg: Out, Tiled Space: D1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 9 logical tiles, 9 physical tiles
			Total Size: 14880 [Tile0, 3:[10x3, 1:10x3, 10x2], 186][D1, [2 x 64, 58]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [2 x 64, 58]][Tile0, 3:[10x3, 1:10x3, 10x2], 186]
		Tile0: [0, 1920, 64], Tile1: [5580, 1920, 64], Tile2; [11160, 1280, 64]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[20x1, 1:20x1, 20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->Tile_InFeat = (unsigned short int) (480);
	KerArg3->TotalInFeatures = (unsigned short int) (480);
	KerArg3->Tile_InW = (unsigned short int) (10);
	KerArg3->Tile_OutW = (unsigned short int) (10);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (58753111);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 14400, 480, 480, 0, DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+28800), 744, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29544), 186, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29732), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29920+0), 30720, 0, DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=1920; _LC_Out=64;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+95200), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	for (D1Ind=0; D1Ind<3; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==2), D1Ind_NextLast = ((D1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D1Ind_Last)) {
			_N_Filter = _N_Filter + (30720); _SN_Filter = ((D1Ind_NextLast)?27840:30720); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+29920+30720*((D1Ind_Total+1)%2)),
					1*(_SN_Filter), 0, DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (14400); _LN_In = (480); _SN_In = (((T0Ind_NextLast)?20:30)*_LN_In); 
			} else if (!(D1Ind_Last)) {
				_N_In = _N_In + (-28800); _LN_In = (480); _SN_In = (30*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+14400*((T0Ind_Total+1)%2)),
						1*(_SN_In), 480, _LN_In, 0, DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0+14400*((T0Ind_Total)%2));
				KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+29920+30720*((D1Ind_Total)%2));
				KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+28800+((D1Ind)*256));
				KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+91360+1920*((T0Ind_Total)%2));
				KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+29544+((D1Ind)*64));
				KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+29732+((D1Ind)*64));
				KerArg3->Tile_InH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->Tile_OutFeat = (unsigned short int) ((D1Ind_Last)?58:64);
				KerArg3->Tile_OutH = (unsigned short int) (T0Ind_Last?2:3);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+95200))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+91360+1920*((T0Ind_Total)%2)),
					_SC_Out, 186, _LC_Out, 1, DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (5580); _LC_Out = ((D1Ind_Last)?58:64); _SC_Out = (((T0Ind_NextLast)?20:30)*_LC_Out); 
			} else if (!(D1Ind_Last)) {
				_C_Out = _C_Out + (64)+(-11160); _LC_Out = ((D1Ind_NextLast)?58:64); _SC_Out = (30*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S361_Conv2d_186x512x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 110332 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 186, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 512, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10240 [Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x4], 512][D0, [0 x 512, 512]]
		Tile0: [0, 10240, 10240], Tile1: [0, 10240, 10240], Tile2; [0, 10240, 10240]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 744 [D1, [0 x 744, 744]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 744, 744]]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 95232 [D1, [0 x 95232, 95232]][D0, [0 x 95232, 95232]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 95232, 95232]][D0, [0 x 95232, 95232]]
		Tile0: [0, 95232, 95232], Tile1: [0, 95232, 95232], Tile2; [0, 95232, 95232]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3720 [Tile0, 1:[5x4], 186][D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]][Tile0, 1:[5x4], 186]
		Tile0: [0, 3720, 3720], Tile1: [0, 3720, 3720], Tile2; [0, 3720, 3720]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+11360);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+10240);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+106592);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+10984);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+11172);
	KerArg3->Tile_InFeat = (unsigned short int) (512);
	KerArg3->TotalInFeatures = (unsigned short int) (512);
	KerArg3->Tile_InH = (unsigned short int) (4);
	KerArg3->Tile_InW = (unsigned short int) (5);
	KerArg3->Tile_OutFeat = (unsigned short int) (186);
	KerArg3->Tile_OutH = (unsigned short int) (4);
	KerArg3->Tile_OutW = (unsigned short int) (5);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (58753111);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 10240, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10240), 744, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10984), 186, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11172), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+11360), 95232, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+110312), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+110312))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+106592), 3720, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S364_Conv2d_186x256x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51408 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 186, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x2], 256][D0, [0 x 256, 256]]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 744 [D1, [0 x 744, 744]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 744, 744]]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 47616 [D1, [0 x 47616, 47616]][D0, [0 x 47616, 47616]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 47616, 47616]][D0, [0 x 47616, 47616]]
		Tile0: [0, 47616, 47616], Tile1: [0, 47616, 47616], Tile2; [0, 47616, 47616]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1116 [Tile0, 1:[3x2], 186][D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]][Tile0, 1:[3x2], 186]
		Tile0: [0, 1116, 1116], Tile1: [0, 1116, 1116], Tile2; [0, 1116, 1116]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+2656);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+1536);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+50272);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2280);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+2468);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (2);
	KerArg3->Tile_InW = (unsigned short int) (3);
	KerArg3->Tile_OutFeat = (unsigned short int) (186);
	KerArg3->Tile_OutH = (unsigned short int) (2);
	KerArg3->Tile_OutW = (unsigned short int) (3);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (58753111);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 1536, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1536), 744, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2280), 186, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2468), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), 47616, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2656), 47616, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+51388), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+51388))[4]);
				KerConv1x1Stride1_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+50272), 1116, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S367_Conv2d_186x256x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49640 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerConv_NE16_T S_KerArg3, *KerArg3 = &S_KerArg3;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 186, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 256, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 512 [Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 256][D0, [0 x 256, 256]]
		Tile0: [0, 512, 512], Tile1: [0, 512, 512], Tile2; [0, 512, 512]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 744 [D1, [0 x 744, 744]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 744, 744]]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 47616 [D1, [0 x 47616, 47616]][D0, [0 x 47616, 47616]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 47616, 47616]][D0, [0 x 47616, 47616]]
		Tile0: [0, 47616, 47616], Tile1: [0, 47616, 47616], Tile2; [0, 47616, 47616]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 372 [Tile0, 1:[2x1], 186][D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]][Tile0, 1:[2x1], 186]
		Tile0: [0, 372, 372], Tile1: [0, 372, 372], Tile2; [0, 372, 372]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[20x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[20x1], 1]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg3->In = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg3->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+1632);
	KerArg3->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+512);
	KerArg3->Out = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+49248);
	KerArg3->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1256);
	KerArg3->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+1444);
	KerArg3->Tile_InFeat = (unsigned short int) (256);
	KerArg3->TotalInFeatures = (unsigned short int) (256);
	KerArg3->Tile_InH = (unsigned short int) (1);
	KerArg3->Tile_InW = (unsigned short int) (2);
	KerArg3->Tile_OutFeat = (unsigned short int) (186);
	KerArg3->Tile_OutH = (unsigned short int) (1);
	KerArg3->Tile_OutW = (unsigned short int) (2);
	KerArg3->Pad_Val = (unsigned short int) (0);
	KerArg3->Pad = (v4s) 0;
	KerArg3->LastD0 = (unsigned char) ((1));
	KerArg3->FirstD0 = (unsigned char) ((1));
	KerArg3->Qw = (unsigned char) (8);
	KerArg3->Default_NE16_Job_Cfg = (unsigned int) (58753111);
	KerArg3->Fx = (unsigned char) (1);
	KerArg3->Sx = (unsigned char) (1);
	KerArg3->Dx = (unsigned char) (1);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 512, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+512), 744, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1256), 186, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1444), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), 47616, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+1632), 47616, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+49620), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_D1_PROLOG =========================*/
	NE16_Enable(
	);
	NE16_SoftReset(
	);
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg3->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+49620))[4]);
				KerConv1D_StrideS_New_NE16(KerArg3);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*====================== Call Kernel LOC_D1_EPILOG =========================*/
	NE16_Disable(
	);
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+49248), 372, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S370_Conv2d_186x128x1x1(
		unsigned char * __restrict__ In,
		unsigned char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		signed char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 25264 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaR_Evt6, *DmaR_Evt6 = &_DmaR_Evt6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	KerLinear_NE16_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	int D1Ind, D1Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1][D1 Dim: Init: 186, Tiled: 1][D0 Dim: Init: 128, Tiled: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 128 [D0, [0 x 128, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 128, 128]]
		Tile0: [0, 128, 128], Tile1: [0, 128, 128], Tile2; [0, 128, 128]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 23808 [D1, [0 x 23808, 23808]][D0, [0 x 23808, 23808]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 23808, 23808]][D0, [0 x 23808, 23808]]
		Tile0: [0, 23808, 23808], Tile1: [0, 23808, 23808], Tile2; [0, 23808, 23808]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 744 [D1, [0 x 744, 744]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 744, 744]]
		Tile0: [0, 744, 744], Tile1: [0, 744, 744], Tile2; [0, 744, 744]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 186 [D1, [0 x 186, 186]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 186, 186]]
		Tile0: [0, 186, 186], Tile1: [0, 186, 186], Tile2; [0, 186, 186]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20 [Tile0, 1:[1x1], 20]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 20]
		Tile0: [0, 20, 20], Tile1: [0, 20, 20], Tile2; [0, 20, 20]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg2->In = (signed char * __restrict__) (Mobv3SSDLite_L1_Memory+0);
	KerArg2->Filter = (unsigned short * __restrict__) (Mobv3SSDLite_L1_Memory+128);
	KerArg2->Bias = (int * __restrict__) (Mobv3SSDLite_L1_Memory+23936);
	KerArg2->Out = (int * __restrict__) (Mobv3SSDLite_L1_Memory+24680);
	KerArg2->Scale = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+24868);
	KerArg2->ScaleN = (unsigned char * __restrict__) (Mobv3SSDLite_L1_Memory+25056);
	KerArg2->Tile_InFeat = (unsigned short int) (128);
	KerArg2->Tile_OutFeat = (unsigned short int) (186);
	KerArg2->LastD0 = (unsigned char) ((1));
	KerArg2->FirstD0 = (unsigned char) ((1));
	KerArg2->Qw = (unsigned char) (8);
	KerArg2->Default_NE16_Job_Cfg = (unsigned int) (58753271);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 128, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Filter+0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), 23808, 0, UchanHR1);
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn+289280+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+128), 23808, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+23936), 744, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24868), 186, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25056), 186, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+25244), 20, 0, DmaR_Evt6);
	AT_L2_WAIT(0, DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	/*====================== Call Kernel LOC_PROLOG =========================*/
	NE16_Enable(
	);
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		{ /* Single iteration on D1 */
			int D1Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				NE16_SoftReset(
				);
				KerArg2->W_Offset = (int) (((int *)(Mobv3SSDLite_L1_Memory+25244))[4]);
				KerLinear_8a_NE16(KerArg2);
			} /* End iteration on D0 */
		} /* End iteration on D1 */
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+24680), 186, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
	/*====================== Call Kernel LOC_EPILOG =========================*/
	NE16_Disable(
	);
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S373_SoftMax(
		signed char * __restrict__ In,
		short int * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 114592 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	KerSoftMax_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 5]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 79794 [Tile0, 5:[31x616, 3:31x616, 31x110], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[31x616, 3:31x616, 31x110], 1]
		Tile0: [0, 19096, 19096], Tile1: [19096, 19096, 19096], Tile2; [38192, 19096, 19096]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 159588 [Tile0, 5:[31x616, 3:31x616, 31x110], 2]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[31x616, 3:31x616, 31x110], 2]
		Tile0: [0, 38192, 38192], Tile1: [38192, 38192, 38192], Tile2; [76384, 38192, 38192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 13 [Tile0, 5:[13x1, 3:13x1, 13x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 5:[13x1, 3:13x1, 13x1], 1]
		Tile0: [0, 13, 13], Tile1: [0, 13, 13], Tile2; [0, 13, 13]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->N = (unsigned short int) (31);
	KerArg0->Infos = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+114576);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+0), 19096, 0, DmaR_Evt1);
	_N_In=0;
	_C_Out=0; _SC_Out=38192;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+114576), 13, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<5; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==4), T0Ind_NextLast = ((T0Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(T0Ind_Last)) {
			_N_In = _N_In + (19096); _SN_In = ((T0Ind_NextLast)?3410:19096); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0+19096*((T0Ind_Total+1)%2)),
					1*(_SN_In), 0, DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (Mobv3SSDLite_L1_Memory+0+19096*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?110:616);
		KerArg0->Norm = (unsigned short int) (((char *)(Mobv3SSDLite_L1_Memory+114576))[0]);
		KerArg0->Out = (short int *__restrict__) (Mobv3SSDLite_L1_Memory+38192+38192*((T0Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) KerParSoftMax_SQ8, (void *) KerArg0);
		__CALL(KerParSoftMax_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+38192+38192*((T0Ind_Total)%2)),
				_SC_Out, 1, DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (38192); _SC_Out = ((T0Ind_NextLast)?6820:38192); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S376_Op_expr_1(
		unsigned char * __restrict__ expr_1_in_0,
		signed char * __restrict__ expr_1_in_1,
		signed char * __restrict__ expr_1_in_2,
		signed char * __restrict__ expr_1_in_3,
		unsigned char * __restrict__ expr_1_in_4,
		unsigned char * __restrict__ expr_1_out_0,
		unsigned char * __restrict__ expr_1_out_1)

{
	/* Shared L1: 18032 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaW_Evt2, *DmaW_Evt2 = &_DmaW_Evt2;
	s376_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 2574, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_1_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_in_2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_in_4, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_in_3, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_1_out_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (2574);
	KerArg0->expr_1_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->expr_1_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+2576);
	KerArg0->expr_1_in_2 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+5152);
	KerArg0->expr_1_in_3 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10304);
	KerArg0->expr_1_in_4 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+7728);
	KerArg0->expr_1_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+12880);
	KerArg0->expr_1_out_1 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+15456);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 2574, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_1_in_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2576), 2574, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_1_in_1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5152), 2574, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read expr_1_in_2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_4+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7728), 2574, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read expr_1_in_4 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_in_3+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10304), 2574, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read expr_1_in_3 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) s376_kernel, (void *) KerArg0);
		__CALL(s376_kernel, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_out_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12880), 2574, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_1_out_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_1_out_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15456), 2574, 1, DmaW_Evt2);
	AT_L2_WAIT(0, DmaW_Evt2); /* Wait DMA write expr_1_out_1 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wmaybe-uninitialized"
void S382_Op_expr_0(
		unsigned char * __restrict__ expr_0_in_0,
		signed char * __restrict__ expr_0_in_1,
		signed char * __restrict__ expr_0_in_2,
		signed char * __restrict__ expr_0_in_3,
		unsigned char * __restrict__ expr_0_in_4,
		unsigned char * __restrict__ expr_0_out_0,
		unsigned char * __restrict__ expr_0_out_1)

{
	/* Shared L1: 18032 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT _DmaR_Evt1, *DmaR_Evt1 = &_DmaR_Evt1;
	AT_L2_EVENT _DmaR_Evt2, *DmaR_Evt2 = &_DmaR_Evt2;
	AT_L2_EVENT _DmaR_Evt3, *DmaR_Evt3 = &_DmaR_Evt3;
	AT_L2_EVENT _DmaR_Evt4, *DmaR_Evt4 = &_DmaR_Evt4;
	AT_L2_EVENT _DmaR_Evt5, *DmaR_Evt5 = &_DmaR_Evt5;
	AT_L2_EVENT _DmaW_Evt1, *DmaW_Evt1 = &_DmaW_Evt1;
	AT_L2_EVENT _DmaW_Evt2, *DmaW_Evt2 = &_DmaW_Evt2;
	s382_kernel_args_t S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 2574, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: expr_0_in_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_in_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_in_2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_in_4, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_in_3, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_out_0, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	Ker Arg: expr_0_out_1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2574 [D0, [0 x 2574, 2574]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2574, 2574]]
		Tile0: [0, 2574, 2574], Tile1: [0, 2574, 2574], Tile2; [0, 2574, 2574]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->I0 = (unsigned int) (2574);
	KerArg0->expr_0_in_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+0);
	KerArg0->expr_0_in_1 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+2576);
	KerArg0->expr_0_in_2 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+5152);
	KerArg0->expr_0_in_3 = (signed char *__restrict__ ) (Mobv3SSDLite_L1_Memory+10304);
	KerArg0->expr_0_in_4 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+7728);
	KerArg0->expr_0_out_0 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+12880);
	KerArg0->expr_0_out_1 = (unsigned char *__restrict__ ) (Mobv3SSDLite_L1_Memory+15456);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+0), 2574, 0, DmaR_Evt1);
	AT_L2_WAIT(0, DmaR_Evt1); /* Wait previous DMA read expr_0_in_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+2576), 2574, 0, DmaR_Evt2);
	AT_L2_WAIT(0, DmaR_Evt2); /* Wait previous DMA read expr_0_in_1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_2+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+5152), 2574, 0, DmaR_Evt3);
	AT_L2_WAIT(0, DmaR_Evt3); /* Wait previous DMA read expr_0_in_2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_4+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+7728), 2574, 0, DmaR_Evt4);
	AT_L2_WAIT(0, DmaR_Evt4); /* Wait previous DMA read expr_0_in_4 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_in_3+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+10304), 2574, 0, DmaR_Evt5);
	AT_L2_WAIT(0, DmaR_Evt5); /* Wait previous DMA read expr_0_in_3 */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_D0 =========================*/
		AT_FORK(gap_ncore(), (void *) s382_kernel, (void *) KerArg0);
		__CALL(s382_kernel, KerArg0);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_out_0+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+12880), 2574, 1, DmaW_Evt1);
	AT_L2_WAIT(0, DmaW_Evt1); /* Wait DMA write expr_0_out_0 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) expr_0_out_1+0), ((AT_L2_INT_ADDR_TYPE) Mobv3SSDLite_L1_Memory+15456), 2574, 1, DmaW_Evt2);
	AT_L2_WAIT(0, DmaW_Evt2); /* Wait DMA write expr_0_out_1 */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC diagnostic pop
int Mobv3SSDLiteCNN_Construct()

{
	AT_DEFAULTRAM_CONF_T DefaultRamConf;
	AT_DEFAULTFLASH_FS_CONF_T DefaultFlashConf;

	int Error;
	AT_DEFAULTRAM_CONF_INIT(&DefaultRamConf, AT_MEM_L3_DEFAULTRAM, 0);
	AT_DEFAULTFLASH_FS_CONF_INIT(&DefaultFlashConf, AT_MEM_L3_DEFAULTFLASH, 0);
	AT_DEFAULTRAM_OPEN(&DefaultRam, &DefaultRamConf, &Error);
	if (Error) return 1;
	AT_DEFAULTFLASH_FS_OPEN(&DefaultFlash, &DefaultFlashConf, "Mobv3SSDLite_L3_Flash_Const.dat", &Error);
	if (Error) return 1;

	Mobv3SSDLite_L3_Memory = (AT_DEFAULTRAM_POINTER) AT_DEFAULTRAM_ALLOC(&DefaultRam, 2571100);
	if (Mobv3SSDLite_L3_Memory == 0) return 2;
	Mobv3SSDLite_L3_Memory_Dyn = (AT_DEFAULTRAM_POINTER) AT_DEFAULTRAM_ALLOC(&DefaultRam, 1310720);
	if (Mobv3SSDLite_L3_Memory_Dyn == 0) return 2;
	Mobv3SSDLite_L2_Memory = (AT_L2_POINTER) AT_L2_ALLOC(0, 289836);
	if (Mobv3SSDLite_L2_Memory == 0) return 3;
	Mobv3SSDLite_L2_Memory_Dyn = (AT_L2_POINTER) AT_L2_ALLOC(0, 860160);
	if (Mobv3SSDLite_L2_Memory_Dyn == 0) return 3;
	Mobv3SSDLite_L1_Memory = (AT_L1_POINTER) AT_L1_ALLOC(0, 115696);
	if (Mobv3SSDLite_L1_Memory == 0) return 4;
	AT_DEFAULTFLASH_FS_FC_EVENT _UchanHF1, *UchanHF1 = &_UchanHF1;
	AT_DEFAULTRAM_FC_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	/* Moving S29_Infos, size 14 from DefaultFlash at 2751160 to (size 14) DefaultRam at 2570612..2570625 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751160 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570612 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1414, size 288 from DefaultFlash at 2727320 to (size 288) DefaultRam at 2549000..2549287 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2727320 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2549000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S32_Mul_scale, size 72 from DefaultFlash at 2747272 to (size 72) DefaultRam at 2567560..2567631 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747272 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567560 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S32_Mul_shift, size 72 from DefaultFlash at 2747344 to (size 72) DefaultRam at 2567632..2567703 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747344 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567632 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S32_Infos, size 20 from DefaultFlash at 2749388 to (size 20) DefaultRam at 2568952..2568971 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749388 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S33_Infos, size 8 from DefaultFlash at 2751544 to (size 8) DefaultRam at 2570996..2571003 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751544 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570996 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_4_block_block_1_block_1_0_conv_weights, size 1800 from DefaultFlash at 2655600 to (size 1800) DefaultRam at 2481712..2483511 */
	{
		int Size = 1800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2655600 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2481712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1417, size 288 from DefaultFlash at 2727608 to (size 288) DefaultRam at 2549288..2549575 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2727608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2549288 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S36_Mul_scale, size 72 from DefaultFlash at 2747416 to (size 72) DefaultRam at 2567704..2567775 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747416 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567704 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S36_Mul_shift, size 72 from DefaultFlash at 2747488 to (size 72) DefaultRam at 2567776..2567847 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567776 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S36_Infos, size 13 from DefaultFlash at 2751176 to (size 13) DefaultRam at 2570628..2570640 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751176 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570628 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S38_Infos, size 13 from DefaultFlash at 2751192 to (size 13) DefaultRam at 2570644..2570656 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751192 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570644 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S40_Infos, size 8 from DefaultFlash at 2751552 to (size 8) DefaultRam at 2571004..2571011 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751552 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571004 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_4_block_2_fc1_bias, size 96 from DefaultFlash at 2745192 to (size 96) DefaultRam at 2565768..2565863 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745192 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565768 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S43_Mul_scale, size 24 from DefaultFlash at 2748872 to (size 24) DefaultRam at 2568616..2568639 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748872 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568616 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S43_Mul_shift, size 24 from DefaultFlash at 2748896 to (size 24) DefaultRam at 2568640..2568663 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748896 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568640 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S43_Infos, size 20 from DefaultFlash at 2749408 to (size 20) DefaultRam at 2568972..2568991 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568972 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_4_block_2_fc2_bias, size 288 from DefaultFlash at 2727896 to (size 288) DefaultRam at 2549576..2549863 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2727896 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2549576 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S46_Mul_scale, size 72 from DefaultFlash at 2747560 to (size 72) DefaultRam at 2567848..2567919 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567848 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S46_Mul_shift, size 72 from DefaultFlash at 2747632 to (size 72) DefaultRam at 2567920..2567991 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747632 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S46_Infos, size 20 from DefaultFlash at 2749428 to (size 20) DefaultRam at 2568992..2569011 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749428 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1420, size 160 from DefaultFlash at 2739720 to (size 160) DefaultRam at 2560632..2560791 */
	{
		int Size = 160, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2739720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560632 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S50_Mul_shift, size 40 from DefaultFlash at 2748448 to (size 40) DefaultRam at 2568288..2568327 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748448 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568288 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S50_Infos, size 20 from DefaultFlash at 2749448 to (size 20) DefaultRam at 2569012..2569031 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749448 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569012 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1423, size 480 from DefaultFlash at 2707768 to (size 480) DefaultRam at 2530024..2530503 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2530024 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Mul_scale, size 120 from DefaultFlash at 2742392 to (size 120) DefaultRam at 2563160..2563279 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742392 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563160 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Mul_shift, size 120 from DefaultFlash at 2742512 to (size 120) DefaultRam at 2563280..2563399 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742512 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563280 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Infos, size 20 from DefaultFlash at 2749468 to (size 20) DefaultRam at 2569032..2569051 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749468 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S54_Infos, size 8 from DefaultFlash at 2751560 to (size 8) DefaultRam at 2571012..2571019 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571012 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1426, size 480 from DefaultFlash at 2708248 to (size 480) DefaultRam at 2530504..2530983 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2530504 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S57_Mul_scale, size 120 from DefaultFlash at 2742632 to (size 120) DefaultRam at 2563400..2563519 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742632 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S57_Mul_shift, size 120 from DefaultFlash at 2742752 to (size 120) DefaultRam at 2563520..2563639 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742752 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S57_Infos, size 13 from DefaultFlash at 2751208 to (size 13) DefaultRam at 2570660..2570672 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570660 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S59_Infos, size 13 from DefaultFlash at 2751224 to (size 13) DefaultRam at 2570676..2570688 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751224 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570676 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S61_Infos, size 8 from DefaultFlash at 2751568 to (size 8) DefaultRam at 2571020..2571027 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571020 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_5_block_2_fc1_bias, size 128 from DefaultFlash at 2740344 to (size 128) DefaultRam at 2561112..2561239 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2740344 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561112 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S64_Mul_scale, size 32 from DefaultFlash at 2748648 to (size 32) DefaultRam at 2568488..2568519 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S64_Mul_shift, size 32 from DefaultFlash at 2748680 to (size 32) DefaultRam at 2568520..2568551 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748680 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S64_Infos, size 20 from DefaultFlash at 2749488 to (size 20) DefaultRam at 2569052..2569071 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569052 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_5_block_2_fc2_bias, size 480 from DefaultFlash at 2708728 to (size 480) DefaultRam at 2530984..2531463 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2708728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2530984 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S67_Mul_scale, size 120 from DefaultFlash at 2742872 to (size 120) DefaultRam at 2563640..2563759 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742872 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563640 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S67_Mul_shift, size 120 from DefaultFlash at 2742992 to (size 120) DefaultRam at 2563760..2563879 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S67_Infos, size 20 from DefaultFlash at 2749508 to (size 20) DefaultRam at 2569072..2569091 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749508 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1429, size 160 from DefaultFlash at 2739880 to (size 160) DefaultRam at 2560792..2560951 */
	{
		int Size = 160, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2739880 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560792 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S71_Mul_scale, size 40 from DefaultFlash at 2748488 to (size 40) DefaultRam at 2568328..2568367 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568328 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S71_Mul_shift, size 40 from DefaultFlash at 2748528 to (size 40) DefaultRam at 2568368..2568407 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748528 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S71_Infos, size 20 from DefaultFlash at 2749528 to (size 20) DefaultRam at 2569092..2569111 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749528 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569092 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S72_Infos, size 14 from DefaultFlash at 2751240 to (size 14) DefaultRam at 2570692..2570705 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751240 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570692 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1432, size 480 from DefaultFlash at 2709208 to (size 480) DefaultRam at 2531464..2531943 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2531464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S75_Mul_scale, size 120 from DefaultFlash at 2743112 to (size 120) DefaultRam at 2563880..2563999 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2743112 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563880 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S75_Mul_shift, size 120 from DefaultFlash at 2743232 to (size 120) DefaultRam at 2564000..2564119 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2743232 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S75_Infos, size 20 from DefaultFlash at 2749548 to (size 20) DefaultRam at 2569112..2569131 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749548 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569112 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S76_Infos, size 8 from DefaultFlash at 2751576 to (size 8) DefaultRam at 2571028..2571035 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751576 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571028 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1435, size 480 from DefaultFlash at 2709688 to (size 480) DefaultRam at 2531944..2532423 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2709688 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2531944 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S79_Mul_scale, size 120 from DefaultFlash at 2743352 to (size 120) DefaultRam at 2564120..2564239 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2743352 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S79_Mul_shift, size 120 from DefaultFlash at 2743472 to (size 120) DefaultRam at 2564240..2564359 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2743472 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564240 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S79_Infos, size 13 from DefaultFlash at 2751256 to (size 13) DefaultRam at 2570708..2570720 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751256 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570708 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S81_Infos, size 13 from DefaultFlash at 2751272 to (size 13) DefaultRam at 2570724..2570736 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751272 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570724 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S83_Infos, size 8 from DefaultFlash at 2751584 to (size 8) DefaultRam at 2571036..2571043 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751584 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571036 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_6_block_2_fc1_bias, size 128 from DefaultFlash at 2740472 to (size 128) DefaultRam at 2561240..2561367 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2740472 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561240 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S86_Mul_scale, size 32 from DefaultFlash at 2748712 to (size 32) DefaultRam at 2568552..2568583 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568552 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S86_Mul_shift, size 32 from DefaultFlash at 2748744 to (size 32) DefaultRam at 2568584..2568615 */
	{
		int Size = 32, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568584 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S86_Infos, size 20 from DefaultFlash at 2749568 to (size 20) DefaultRam at 2569132..2569151 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569132 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_6_block_2_fc2_bias, size 480 from DefaultFlash at 2710168 to (size 480) DefaultRam at 2532424..2532903 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2532424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Mul_scale, size 120 from DefaultFlash at 2743592 to (size 120) DefaultRam at 2564360..2564479 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2743592 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564360 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Mul_shift, size 120 from DefaultFlash at 2743712 to (size 120) DefaultRam at 2564480..2564599 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2743712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564480 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Infos, size 20 from DefaultFlash at 2749588 to (size 20) DefaultRam at 2569152..2569171 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749588 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569152 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1438, size 160 from DefaultFlash at 2740040 to (size 160) DefaultRam at 2560952..2561111 */
	{
		int Size = 160, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2740040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S93_Mul_scale, size 40 from DefaultFlash at 2748568 to (size 40) DefaultRam at 2568408..2568447 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568408 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S93_Mul_shift, size 40 from DefaultFlash at 2748608 to (size 40) DefaultRam at 2568448..2568487 */
	{
		int Size = 40, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568448 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S93_Infos, size 20 from DefaultFlash at 2749608 to (size 20) DefaultRam at 2569172..2569191 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569172 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S94_Infos, size 14 from DefaultFlash at 2751288 to (size 14) DefaultRam at 2570740..2570753 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751288 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570740 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_7_block_block_0_block_0_0_conv_weights, size 11520 from DefaultFlash at 2427104 to (size 11520) DefaultRam at 2427104..2438623 */
	{
		int Size = 11520, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2427104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2427104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1441, size 960 from DefaultFlash at 2676216 to (size 960) DefaultRam at 2499768..2500727 */
	{
		int Size = 960, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2676216 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2499768 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S97_Mul_scale, size 240 from DefaultFlash at 2733560 to (size 240) DefaultRam at 2554472..2554711 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2733560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2554472 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S97_Mul_shift, size 240 from DefaultFlash at 2733800 to (size 240) DefaultRam at 2554712..2554951 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2733800 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2554712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S97_Infos, size 20 from DefaultFlash at 2749628 to (size 20) DefaultRam at 2569192..2569211 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749628 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1444, size 960 from DefaultFlash at 2677176 to (size 960) DefaultRam at 2500728..2501687 */
	{
		int Size = 960, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2677176 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2500728 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S100_Mul_scale, size 240 from DefaultFlash at 2734040 to (size 240) DefaultRam at 2554952..2555191 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2734040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2554952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S100_Mul_shift, size 240 from DefaultFlash at 2734280 to (size 240) DefaultRam at 2555192..2555431 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2734280 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S100_Infos, size 20 from DefaultFlash at 2749648 to (size 20) DefaultRam at 2569212..2569231 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569212 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_7_block_block_2_block_2_0_conv_weights, size 19200 from DefaultFlash at 2229504 to (size 19200) DefaultRam at 2229504..2248703 */
	{
		int Size = 19200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2229504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2229504 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1447, size 320 from DefaultFlash at 2724504 to (size 320) DefaultRam at 2546760..2547079 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2724504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2546760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S103_Mul_scale, size 80 from DefaultFlash at 2745864 to (size 80) DefaultRam at 2566440..2566519 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745864 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566440 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S103_Mul_shift, size 80 from DefaultFlash at 2745944 to (size 80) DefaultRam at 2566520..2566599 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745944 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S103_Infos, size 20 from DefaultFlash at 2749668 to (size 20) DefaultRam at 2569232..2569251 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749668 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569232 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_8_block_block_0_block_0_0_conv_weights, size 16000 from DefaultFlash at 2314656 to (size 16000) DefaultRam at 2314656..2330655 */
	{
		int Size = 16000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2314656 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2314656 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1450, size 800 from DefaultFlash at 2678136 to (size 800) DefaultRam at 2501688..2502487 */
	{
		int Size = 800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2678136 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2501688 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S106_Mul_scale, size 200 from DefaultFlash at 2734520 to (size 200) DefaultRam at 2555432..2555631 */
	{
		int Size = 200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2734520 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S106_Mul_shift, size 200 from DefaultFlash at 2734720 to (size 200) DefaultRam at 2555632..2555831 */
	{
		int Size = 200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2734720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555632 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S106_Infos, size 20 from DefaultFlash at 2749688 to (size 20) DefaultRam at 2569252..2569271 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749688 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569252 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_8_block_block_1_block_1_0_conv_weights, size 1872 from DefaultFlash at 2653728 to (size 1872) DefaultRam at 2479840..2481711 */
	{
		int Size = 1872, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2653728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2479840 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1453, size 800 from DefaultFlash at 2678936 to (size 800) DefaultRam at 2502488..2503287 */
	{
		int Size = 800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2678936 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2502488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S109_Mul_scale, size 200 from DefaultFlash at 2734920 to (size 200) DefaultRam at 2555832..2556031 */
	{
		int Size = 200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2734920 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S109_Mul_shift, size 200 from DefaultFlash at 2735120 to (size 200) DefaultRam at 2556032..2556231 */
	{
		int Size = 200, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2735120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S109_Infos, size 20 from DefaultFlash at 2749708 to (size 20) DefaultRam at 2569272..2569291 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749708 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_8_block_block_2_block_2_0_conv_weights, size 16640 from DefaultFlash at 2265504 to (size 16640) DefaultRam at 2265504..2282143 */
	{
		int Size = 16640, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2265504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2265504 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1456, size 320 from DefaultFlash at 2724824 to (size 320) DefaultRam at 2547080..2547399 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2724824 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2547080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S112_Mul_scale, size 80 from DefaultFlash at 2746024 to (size 80) DefaultRam at 2566600..2566679 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746024 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566600 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S112_Mul_shift, size 80 from DefaultFlash at 2746104 to (size 80) DefaultRam at 2566680..2566759 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566680 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S112_Infos, size 20 from DefaultFlash at 2749728 to (size 20) DefaultRam at 2569292..2569311 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569292 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S113_Infos, size 14 from DefaultFlash at 2751304 to (size 14) DefaultRam at 2570756..2570769 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751304 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570756 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_9_block_block_0_block_0_0_conv_weights, size 14720 from DefaultFlash at 2361376 to (size 14720) DefaultRam at 2361376..2376095 */
	{
		int Size = 14720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2361376 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2361376 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1459, size 736 from DefaultFlash at 2684200 to (size 736) DefaultRam at 2507752..2508487 */
	{
		int Size = 736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2684200 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2507752 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S116_Mul_scale, size 184 from DefaultFlash at 2737576 to (size 184) DefaultRam at 2558488..2558671 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2737576 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S116_Mul_shift, size 184 from DefaultFlash at 2737760 to (size 184) DefaultRam at 2558672..2558855 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2737760 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558672 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S116_Infos, size 20 from DefaultFlash at 2749748 to (size 20) DefaultRam at 2569312..2569331 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749748 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569312 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1462, size 736 from DefaultFlash at 2684936 to (size 736) DefaultRam at 2508488..2509223 */
	{
		int Size = 736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2684936 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2508488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S119_Mul_scale, size 184 from DefaultFlash at 2737944 to (size 184) DefaultRam at 2558856..2559039 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2737944 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558856 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S119_Mul_shift, size 184 from DefaultFlash at 2738128 to (size 184) DefaultRam at 2559040..2559223 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2738128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S119_Infos, size 20 from DefaultFlash at 2749768 to (size 20) DefaultRam at 2569332..2569351 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569332 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_9_block_block_2_block_2_0_conv_weights, size 15360 from DefaultFlash at 2330656 to (size 15360) DefaultRam at 2330656..2346015 */
	{
		int Size = 15360, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2330656 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2330656 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1465, size 320 from DefaultFlash at 2725144 to (size 320) DefaultRam at 2547400..2547719 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2725144 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2547400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S122_Mul_scale, size 80 from DefaultFlash at 2746184 to (size 80) DefaultRam at 2566760..2566839 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746184 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S122_Mul_shift, size 80 from DefaultFlash at 2746264 to (size 80) DefaultRam at 2566840..2566919 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746264 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566840 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S122_Infos, size 20 from DefaultFlash at 2749788 to (size 20) DefaultRam at 2569352..2569371 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749788 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569352 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S123_Infos, size 14 from DefaultFlash at 2751320 to (size 14) DefaultRam at 2570772..2570785 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751320 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570772 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_10_block_block_0_block_0_0_conv_weights, size 14720 from DefaultFlash at 2376096 to (size 14720) DefaultRam at 2376096..2390815 */
	{
		int Size = 14720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2376096 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2376096 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1468, size 736 from DefaultFlash at 2685672 to (size 736) DefaultRam at 2509224..2509959 */
	{
		int Size = 736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2685672 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2509224 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S126_Mul_scale, size 184 from DefaultFlash at 2738312 to (size 184) DefaultRam at 2559224..2559407 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2738312 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559224 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S126_Mul_shift, size 184 from DefaultFlash at 2738496 to (size 184) DefaultRam at 2559408..2559591 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2738496 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559408 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S126_Infos, size 20 from DefaultFlash at 2749808 to (size 20) DefaultRam at 2569372..2569391 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749808 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569372 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_10_block_block_1_block_1_0_conv_weights, size 1728 from DefaultFlash at 2659128 to (size 1728) DefaultRam at 2485240..2486967 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2659128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2485240 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1471, size 736 from DefaultFlash at 2686408 to (size 736) DefaultRam at 2509960..2510695 */
	{
		int Size = 736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2686408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2509960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S129_Mul_scale, size 184 from DefaultFlash at 2738680 to (size 184) DefaultRam at 2559592..2559775 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2738680 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559592 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S129_Mul_shift, size 184 from DefaultFlash at 2738864 to (size 184) DefaultRam at 2559776..2559959 */
	{
		int Size = 184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2738864 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559776 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S129_Infos, size 20 from DefaultFlash at 2749828 to (size 20) DefaultRam at 2569392..2569411 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749828 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_10_block_block_2_block_2_0_conv_weights, size 15360 from DefaultFlash at 2346016 to (size 15360) DefaultRam at 2346016..2361375 */
	{
		int Size = 15360, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2346016 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2346016 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1474, size 320 from DefaultFlash at 2725464 to (size 320) DefaultRam at 2547720..2548039 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2725464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2547720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S132_Mul_scale, size 80 from DefaultFlash at 2746344 to (size 80) DefaultRam at 2566920..2566999 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746344 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S132_Mul_shift, size 80 from DefaultFlash at 2746424 to (size 80) DefaultRam at 2567000..2567079 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746424 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S132_Infos, size 20 from DefaultFlash at 2749848 to (size 20) DefaultRam at 2569412..2569431 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749848 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569412 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S133_Infos, size 14 from DefaultFlash at 2751336 to (size 14) DefaultRam at 2570788..2570801 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751336 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570788 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_0_block_0_0_conv_weights, size 38400 from DefaultFlash at 1876992 to (size 38400) DefaultRam at 1876992..1915391 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1876992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1876992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Mul_scale, size 480 from DefaultFlash at 2710648 to (size 480) DefaultRam at 2532904..2533383 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2710648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2532904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Mul_shift, size 480 from DefaultFlash at 2711128 to (size 480) DefaultRam at 2533384..2533863 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2533384 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Infos, size 20 from DefaultFlash at 2749868 to (size 20) DefaultRam at 2569432..2569451 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749868 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S139_Mul_scale, size 480 from DefaultFlash at 2711608 to (size 480) DefaultRam at 2533864..2534343 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2711608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2533864 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S139_Mul_shift, size 480 from DefaultFlash at 2712088 to (size 480) DefaultRam at 2534344..2534823 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712088 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2534344 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S139_Infos, size 20 from DefaultFlash at 2749888 to (size 20) DefaultRam at 2569452..2569471 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569452 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S141_Infos, size 13 from DefaultFlash at 2751352 to (size 13) DefaultRam at 2570804..2570816 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751352 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570804 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S143_Infos, size 8 from DefaultFlash at 2751592 to (size 8) DefaultRam at 2571044..2571051 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751592 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571044 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_2_fc1_conv_weights, size 57600 from DefaultFlash at 1501440 to (size 57600) DefaultRam at 1501440..1559039 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1501440 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1501440 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_11_block_2_fc1_bias, size 480 from DefaultFlash at 2712568 to (size 480) DefaultRam at 2534824..2535303 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2712568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2534824 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S146_Mul_scale, size 120 from DefaultFlash at 2743832 to (size 120) DefaultRam at 2564600..2564719 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2743832 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564600 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S146_Mul_shift, size 120 from DefaultFlash at 2743952 to (size 120) DefaultRam at 2564720..2564839 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2743952 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S146_Infos, size 20 from DefaultFlash at 2749908 to (size 20) DefaultRam at 2569472..2569491 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749908 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569472 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_2_fc2_conv_weights, size 61440 from DefaultFlash at 1317120 to (size 61440) DefaultRam at 1317120..1378559 */
	{
		int Size = 61440, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1317120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1317120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S149_Mul_scale, size 480 from DefaultFlash at 2713048 to (size 480) DefaultRam at 2535304..2535783 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2535304 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S149_Mul_shift, size 480 from DefaultFlash at 2713528 to (size 480) DefaultRam at 2535784..2536263 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2713528 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2535784 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S149_Infos, size 20 from DefaultFlash at 2749928 to (size 20) DefaultRam at 2569492..2569511 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749928 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569492 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_11_block_block_3_block_3_0_conv_weights, size 53760 from DefaultFlash at 1674240 to (size 53760) DefaultRam at 1674240..1727999 */
	{
		int Size = 53760, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1674240 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1674240 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1483, size 448 from DefaultFlash at 2723608 to (size 448) DefaultRam at 2545864..2546311 */
	{
		int Size = 448, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2723608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2545864 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S153_Mul_scale, size 112 from DefaultFlash at 2744552 to (size 112) DefaultRam at 2565320..2565431 */
	{
		int Size = 112, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2744552 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S153_Mul_shift, size 112 from DefaultFlash at 2744664 to (size 112) DefaultRam at 2565432..2565543 */
	{
		int Size = 112, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2744664 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S153_Infos, size 20 from DefaultFlash at 2749948 to (size 20) DefaultRam at 2569512..2569531 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749948 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_0_block_0_0_conv_weights, size 75264 from DefaultFlash at 1025792 to (size 75264) DefaultRam at 1025792..1101055 */
	{
		int Size = 75264, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1025792 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1025792 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S156_Mul_scale, size 672 from DefaultFlash at 2687864 to (size 672) DefaultRam at 2510696..2511367 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2687864 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2510696 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S156_Mul_shift, size 672 from DefaultFlash at 2688536 to (size 672) DefaultRam at 2511368..2512039 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2688536 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2511368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S156_Infos, size 20 from DefaultFlash at 2749968 to (size 20) DefaultRam at 2569532..2569551 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569532 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S159_Mul_scale, size 672 from DefaultFlash at 2689208 to (size 672) DefaultRam at 2512040..2512711 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2689208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2512040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S159_Mul_shift, size 672 from DefaultFlash at 2689880 to (size 672) DefaultRam at 2512712..2513383 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2689880 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2512712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S159_Infos, size 20 from DefaultFlash at 2749988 to (size 20) DefaultRam at 2569552..2569571 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749988 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569552 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S161_Infos, size 13 from DefaultFlash at 2751368 to (size 13) DefaultRam at 2570820..2570832 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570820 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Infos, size 8 from DefaultFlash at 2751600 to (size 8) DefaultRam at 2571052..2571059 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751600 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571052 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_2_fc1_conv_weights, size 112896 from DefaultFlash at 615488 to (size 112896) DefaultRam at 615488..728383 */
	{
		int Size = 112896, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 615488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 615488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_0_12_block_2_fc1_bias, size 672 from DefaultFlash at 2690552 to (size 672) DefaultRam at 2513384..2514055 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2690552 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2513384 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S166_Mul_scale, size 168 from DefaultFlash at 2739048 to (size 168) DefaultRam at 2559960..2560127 */
	{
		int Size = 168, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2739048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S166_Mul_shift, size 168 from DefaultFlash at 2739216 to (size 168) DefaultRam at 2560128..2560295 */
	{
		int Size = 168, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2739216 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560128 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S166_Infos, size 20 from DefaultFlash at 2750008 to (size 20) DefaultRam at 2569572..2569591 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750008 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569572 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_2_fc2_conv_weights, size 118272 from DefaultFlash at 378944 to (size 118272) DefaultRam at 378944..497215 */
	{
		int Size = 118272, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 378944 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 378944 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S169_Mul_scale, size 672 from DefaultFlash at 2691224 to (size 672) DefaultRam at 2514056..2514727 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2691224 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2514056 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S169_Mul_shift, size 672 from DefaultFlash at 2691896 to (size 672) DefaultRam at 2514728..2515399 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2691896 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2514728 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S169_Infos, size 20 from DefaultFlash at 2750028 to (size 20) DefaultRam at 2569592..2569611 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750028 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569592 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_12_block_block_3_block_3_0_conv_weights, size 75264 from DefaultFlash at 1101056 to (size 75264) DefaultRam at 1101056..1176319 */
	{
		int Size = 75264, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1101056 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1101056 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1492, size 448 from DefaultFlash at 2724056 to (size 448) DefaultRam at 2546312..2546759 */
	{
		int Size = 448, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2724056 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2546312 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S173_Mul_scale, size 112 from DefaultFlash at 2744776 to (size 112) DefaultRam at 2565544..2565655 */
	{
		int Size = 112, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2744776 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565544 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S173_Mul_shift, size 112 from DefaultFlash at 2744888 to (size 112) DefaultRam at 2565656..2565767 */
	{
		int Size = 112, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2744888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565656 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S173_Infos, size 20 from DefaultFlash at 2750048 to (size 20) DefaultRam at 2569612..2569631 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569612 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S174_Infos, size 14 from DefaultFlash at 2751384 to (size 14) DefaultRam at 2570836..2570849 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751384 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570836 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_0_features_0_13_features_0_13_0_conv_weights, size 75264 from DefaultFlash at 1176320 to (size 75264) DefaultRam at 1176320..1251583 */
	{
		int Size = 75264, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1176320 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1176320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S177_Mul_scale, size 672 from DefaultFlash at 2692568 to (size 672) DefaultRam at 2515400..2516071 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2692568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2515400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S177_Mul_shift, size 672 from DefaultFlash at 2693240 to (size 672) DefaultRam at 2516072..2516743 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2693240 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2516072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S177_Infos, size 20 from DefaultFlash at 2750068 to (size 20) DefaultRam at 2569632..2569651 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750068 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569632 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S178_Infos, size 8 from DefaultFlash at 2751608 to (size 8) DefaultRam at 2571060..2571067 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571060 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S179_Infos, size 8 from DefaultFlash at 2751616 to (size 8) DefaultRam at 2571068..2571075 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751616 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571068 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_0_features_1_0_1_features_1_0_1_0_conv_weights, size 16800 from DefaultFlash at 2248704 to (size 16800) DefaultRam at 2248704..2265503 */
	{
		int Size = 16800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2248704 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2248704 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S182_Mul_scale, size 672 from DefaultFlash at 2693912 to (size 672) DefaultRam at 2516744..2517415 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2693912 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2516744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S182_Mul_shift, size 672 from DefaultFlash at 2694584 to (size 672) DefaultRam at 2517416..2518087 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2694584 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2517416 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S182_Infos, size 13 from DefaultFlash at 2751400 to (size 13) DefaultRam at 2570852..2570864 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751400 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570852 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S184_Infos, size 13 from DefaultFlash at 2751416 to (size 13) DefaultRam at 2570868..2570880 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751416 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570868 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S186_Infos, size 8 from DefaultFlash at 2751624 to (size 8) DefaultRam at 2571076..2571083 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751624 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571076 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_0_features_1_0_2_fc1_conv_weights, size 112896 from DefaultFlash at 728384 to (size 112896) DefaultRam at 728384..841279 */
	{
		int Size = 112896, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 728384 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 728384 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_0_2_fc1_bias, size 672 from DefaultFlash at 2695256 to (size 672) DefaultRam at 2518088..2518759 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2695256 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2518088 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S189_Mul_scale, size 168 from DefaultFlash at 2739384 to (size 168) DefaultRam at 2560296..2560463 */
	{
		int Size = 168, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2739384 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560296 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S189_Mul_shift, size 168 from DefaultFlash at 2739552 to (size 168) DefaultRam at 2560464..2560631 */
	{
		int Size = 168, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2739552 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S189_Infos, size 20 from DefaultFlash at 2750088 to (size 20) DefaultRam at 2569652..2569671 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750088 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569652 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_0_features_1_0_2_fc2_conv_weights, size 118272 from DefaultFlash at 497216 to (size 118272) DefaultRam at 497216..615487 */
	{
		int Size = 118272, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 497216 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 497216 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S192_Mul_scale, size 672 from DefaultFlash at 2695928 to (size 672) DefaultRam at 2518760..2519431 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2695928 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2518760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S192_Mul_shift, size 672 from DefaultFlash at 2696600 to (size 672) DefaultRam at 2519432..2520103 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2696600 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2519432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S192_Infos, size 20 from DefaultFlash at 2750108 to (size 20) DefaultRam at 2569672..2569691 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750108 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569672 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_0_features_1_0_3_features_1_0_3_0_conv_weights, size 53760 from DefaultFlash at 1728000 to (size 53760) DefaultRam at 1728000..1781759 */
	{
		int Size = 53760, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1728000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1728000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1501, size 320 from DefaultFlash at 2725784 to (size 320) DefaultRam at 2548040..2548359 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2725784 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2548040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S196_Mul_scale, size 80 from DefaultFlash at 2746504 to (size 80) DefaultRam at 2567080..2567159 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746504 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S196_Mul_shift, size 80 from DefaultFlash at 2746584 to (size 80) DefaultRam at 2567160..2567239 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746584 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567160 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S196_Infos, size 20 from DefaultFlash at 2750128 to (size 20) DefaultRam at 2569692..2569711 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569692 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_0_block_0_0_conv_weights, size 38400 from DefaultFlash at 1915392 to (size 38400) DefaultRam at 1915392..1953791 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1915392 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1915392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S199_Mul_scale, size 480 from DefaultFlash at 2714008 to (size 480) DefaultRam at 2536264..2536743 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714008 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2536264 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S199_Mul_shift, size 480 from DefaultFlash at 2714488 to (size 480) DefaultRam at 2536744..2537223 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2536744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S199_Infos, size 20 from DefaultFlash at 2750148 to (size 20) DefaultRam at 2569712..2569731 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750148 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_1_block_1_0_conv_weights, size 12000 from DefaultFlash at 2403104 to (size 12000) DefaultRam at 2403104..2415103 */
	{
		int Size = 12000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2403104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2403104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1507, size 1920 from DefaultFlash at 2638368 to (size 1920) DefaultRam at 2464480..2466399 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2638368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2464480 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S202_Mul_scale, size 480 from DefaultFlash at 2714968 to (size 480) DefaultRam at 2537224..2537703 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2714968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2537224 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S202_Mul_shift, size 480 from DefaultFlash at 2715448 to (size 480) DefaultRam at 2537704..2538183 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715448 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2537704 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S202_Infos, size 13 from DefaultFlash at 2751432 to (size 13) DefaultRam at 2570884..2570896 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751432 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570884 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S204_Infos, size 13 from DefaultFlash at 2751448 to (size 13) DefaultRam at 2570900..2570912 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751448 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570900 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S206_Infos, size 8 from DefaultFlash at 2751632 to (size 8) DefaultRam at 2571084..2571091 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751632 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571084 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_2_fc1_conv_weights, size 57600 from DefaultFlash at 1559040 to (size 57600) DefaultRam at 1559040..1616639 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1559040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1559040 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_1_block_2_fc1_bias, size 480 from DefaultFlash at 2715928 to (size 480) DefaultRam at 2538184..2538663 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2715928 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2538184 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S209_Mul_scale, size 120 from DefaultFlash at 2744072 to (size 120) DefaultRam at 2564840..2564959 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2744072 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564840 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S209_Mul_shift, size 120 from DefaultFlash at 2744192 to (size 120) DefaultRam at 2564960..2565079 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2744192 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S209_Infos, size 20 from DefaultFlash at 2750168 to (size 20) DefaultRam at 2569732..2569751 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569732 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_2_fc2_conv_weights, size 61440 from DefaultFlash at 1378560 to (size 61440) DefaultRam at 1378560..1439999 */
	{
		int Size = 61440, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1378560 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1378560 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_1_block_2_fc2_bias, size 1920 from DefaultFlash at 2640288 to (size 1920) DefaultRam at 2466400..2468319 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2640288 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2466400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S212_Mul_scale, size 480 from DefaultFlash at 2716408 to (size 480) DefaultRam at 2538664..2539143 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2538664 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S212_Mul_shift, size 480 from DefaultFlash at 2716888 to (size 480) DefaultRam at 2539144..2539623 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2716888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2539144 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S212_Infos, size 20 from DefaultFlash at 2750188 to (size 20) DefaultRam at 2569752..2569771 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750188 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569752 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_1_block_block_3_block_3_0_conv_weights, size 38400 from DefaultFlash at 1953792 to (size 38400) DefaultRam at 1953792..1992191 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1953792 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1953792 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1510, size 320 from DefaultFlash at 2726104 to (size 320) DefaultRam at 2548360..2548679 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2726104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2548360 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S216_Mul_scale, size 80 from DefaultFlash at 2746664 to (size 80) DefaultRam at 2567240..2567319 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746664 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567240 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S216_Mul_shift, size 80 from DefaultFlash at 2746744 to (size 80) DefaultRam at 2567320..2567399 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S216_Infos, size 20 from DefaultFlash at 2750208 to (size 20) DefaultRam at 2569772..2569791 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569772 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S217_Infos, size 14 from DefaultFlash at 2751464 to (size 14) DefaultRam at 2570916..2570929 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570916 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_0_block_0_0_conv_weights, size 38400 from DefaultFlash at 1992192 to (size 38400) DefaultRam at 1992192..2030591 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1992192 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1992192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1513, size 1920 from DefaultFlash at 2642208 to (size 1920) DefaultRam at 2468320..2470239 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2642208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2468320 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S220_Mul_scale, size 480 from DefaultFlash at 2717368 to (size 480) DefaultRam at 2539624..2540103 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2539624 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S220_Mul_shift, size 480 from DefaultFlash at 2717848 to (size 480) DefaultRam at 2540104..2540583 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2717848 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2540104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S220_Infos, size 20 from DefaultFlash at 2750228 to (size 20) DefaultRam at 2569792..2569811 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750228 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569792 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_1_block_1_0_conv_weights, size 12000 from DefaultFlash at 2415104 to (size 12000) DefaultRam at 2415104..2427103 */
	{
		int Size = 12000, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2415104 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2415104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1516, size 1920 from DefaultFlash at 2644128 to (size 1920) DefaultRam at 2470240..2472159 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2644128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2470240 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S223_Mul_scale, size 480 from DefaultFlash at 2718328 to (size 480) DefaultRam at 2540584..2541063 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2718328 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2540584 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S223_Mul_shift, size 480 from DefaultFlash at 2718808 to (size 480) DefaultRam at 2541064..2541543 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2718808 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2541064 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S223_Infos, size 13 from DefaultFlash at 2751480 to (size 13) DefaultRam at 2570932..2570944 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751480 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570932 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S225_Infos, size 13 from DefaultFlash at 2751496 to (size 13) DefaultRam at 2570948..2570960 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751496 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570948 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S227_Infos, size 8 from DefaultFlash at 2751640 to (size 8) DefaultRam at 2571092..2571099 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751640 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571092 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_2_fc1_conv_weights, size 57600 from DefaultFlash at 1616640 to (size 57600) DefaultRam at 1616640..1674239 */
	{
		int Size = 57600, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1616640 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1616640 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_2_block_2_fc1_bias, size 480 from DefaultFlash at 2719288 to (size 480) DefaultRam at 2541544..2542023 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2719288 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2541544 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S230_Mul_scale, size 120 from DefaultFlash at 2744312 to (size 120) DefaultRam at 2565080..2565199 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2744312 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S230_Mul_shift, size 120 from DefaultFlash at 2744432 to (size 120) DefaultRam at 2565200..2565319 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2744432 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565200 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S230_Infos, size 20 from DefaultFlash at 2750248 to (size 20) DefaultRam at 2569812..2569831 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569812 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_2_fc2_conv_weights, size 61440 from DefaultFlash at 1440000 to (size 61440) DefaultRam at 1440000..1501439 */
	{
		int Size = 61440, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1440000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1440000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_backbone_features_1_2_block_2_fc2_bias, size 1920 from DefaultFlash at 2646048 to (size 1920) DefaultRam at 2472160..2474079 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2646048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2472160 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S233_Mul_scale, size 480 from DefaultFlash at 2719768 to (size 480) DefaultRam at 2542024..2542503 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2719768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2542024 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S233_Mul_shift, size 480 from DefaultFlash at 2720248 to (size 480) DefaultRam at 2542504..2542983 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2720248 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2542504 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S233_Infos, size 20 from DefaultFlash at 2750268 to (size 20) DefaultRam at 2569832..2569851 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750268 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_2_block_block_3_block_3_0_conv_weights, size 38400 from DefaultFlash at 2030592 to (size 38400) DefaultRam at 2030592..2068991 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2030592 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2030592 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1519, size 320 from DefaultFlash at 2726424 to (size 320) DefaultRam at 2548680..2548999 */
	{
		int Size = 320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2726424 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2548680 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Mul_scale, size 80 from DefaultFlash at 2746824 to (size 80) DefaultRam at 2567400..2567479 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746824 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Mul_shift, size 80 from DefaultFlash at 2746904 to (size 80) DefaultRam at 2567480..2567559 */
	{
		int Size = 80, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746904 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567480 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Infos, size 20 from DefaultFlash at 2750288 to (size 20) DefaultRam at 2569852..2569871 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750288 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569852 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S238_Infos, size 14 from DefaultFlash at 2751512 to (size 14) DefaultRam at 2570964..2570977 */
	{
		int Size = 14, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751512 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570964 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_features_1_features_1_3_features_1_3_0_conv_weights, size 38400 from DefaultFlash at 2068992 to (size 38400) DefaultRam at 2068992..2107391 */
	{
		int Size = 38400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2068992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2068992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1522, size 1920 from DefaultFlash at 2647968 to (size 1920) DefaultRam at 2474080..2475999 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2647968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2474080 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S241_Mul_scale, size 480 from DefaultFlash at 2720728 to (size 480) DefaultRam at 2542984..2543463 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2720728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2542984 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S241_Mul_shift, size 480 from DefaultFlash at 2721208 to (size 480) DefaultRam at 2543464..2543943 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2721208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2543464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S241_Infos, size 20 from DefaultFlash at 2750308 to (size 20) DefaultRam at 2569872..2569891 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750308 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569872 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_0_extra_0_0_extra_0_0_0_conv_weights, size 122880 from DefaultFlash at 256064 to (size 122880) DefaultRam at 256064..378943 */
	{
		int Size = 122880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 256064 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 256064 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1525, size 1024 from DefaultFlash at 2668024 to (size 1024) DefaultRam at 2491576..2492599 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2668024 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2491576 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S244_Mul_scale, size 256 from DefaultFlash at 2728952 to (size 256) DefaultRam at 2549864..2550119 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2728952 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2549864 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S244_Mul_shift, size 256 from DefaultFlash at 2729208 to (size 256) DefaultRam at 2550120..2550375 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2729208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S244_Infos, size 20 from DefaultFlash at 2750328 to (size 20) DefaultRam at 2569892..2569911 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750328 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569892 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1528, size 1024 from DefaultFlash at 2669048 to (size 1024) DefaultRam at 2492600..2493623 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2669048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2492600 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S247_Mul_scale, size 256 from DefaultFlash at 2729464 to (size 256) DefaultRam at 2550376..2550631 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2729464 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550376 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S247_Mul_shift, size 256 from DefaultFlash at 2729720 to (size 256) DefaultRam at 2550632..2550887 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2729720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550632 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S247_Infos, size 20 from DefaultFlash at 2750348 to (size 20) DefaultRam at 2569912..2569931 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750348 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_0_extra_0_2_extra_0_2_0_conv_weights, size 131072 from DefaultFlash at 0 to (size 131072) DefaultRam at 0..131071 */
	{
		int Size = 131072, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 0 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 0 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S250_Mul_scale, size 512 from DefaultFlash at 2701112 to (size 512) DefaultRam at 2523368..2523879 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2701112 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2523368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S250_Mul_shift, size 512 from DefaultFlash at 2701624 to (size 512) DefaultRam at 2523880..2524391 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2701624 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2523880 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S250_Infos, size 20 from DefaultFlash at 2750368 to (size 20) DefaultRam at 2569932..2569951 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569932 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_1_extra_1_0_extra_1_0_0_conv_weights, size 65536 from DefaultFlash at 1251584 to (size 65536) DefaultRam at 1251584..1317119 */
	{
		int Size = 65536, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1251584 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1251584 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1534, size 512 from DefaultFlash at 2702136 to (size 512) DefaultRam at 2524392..2524903 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2702136 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2524392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S253_Mul_scale, size 128 from DefaultFlash at 2740600 to (size 128) DefaultRam at 2561368..2561495 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2740600 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561368 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S253_Mul_shift, size 128 from DefaultFlash at 2740728 to (size 128) DefaultRam at 2561496..2561623 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2740728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561496 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S253_Infos, size 20 from DefaultFlash at 2750388 to (size 20) DefaultRam at 2569952..2569971 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750388 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_1_extra_1_1_extra_1_1_0_conv_weights, size 1152 from DefaultFlash at 2662392 to (size 1152) DefaultRam at 2486968..2488119 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2662392 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2486968 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1537, size 512 from DefaultFlash at 2702648 to (size 512) DefaultRam at 2524904..2525415 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2702648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2524904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S256_Mul_scale, size 128 from DefaultFlash at 2740856 to (size 128) DefaultRam at 2561624..2561751 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2740856 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561624 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S256_Mul_shift, size 128 from DefaultFlash at 2740984 to (size 128) DefaultRam at 2561752..2561879 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2740984 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561752 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S256_Infos, size 20 from DefaultFlash at 2750408 to (size 20) DefaultRam at 2569972..2569991 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750408 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569972 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_1_extra_1_2_extra_1_2_0_conv_weights, size 32768 from DefaultFlash at 2107392 to (size 32768) DefaultRam at 2107392..2140159 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2107392 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2107392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1540, size 1024 from DefaultFlash at 2670072 to (size 1024) DefaultRam at 2493624..2494647 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2670072 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2493624 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S259_Mul_scale, size 256 from DefaultFlash at 2729976 to (size 256) DefaultRam at 2550888..2551143 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2729976 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550888 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S259_Mul_shift, size 256 from DefaultFlash at 2730232 to (size 256) DefaultRam at 2551144..2551399 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2730232 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2551144 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S259_Infos, size 20 from DefaultFlash at 2750428 to (size 20) DefaultRam at 2569992..2570011 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750428 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_2_extra_2_0_extra_2_0_0_conv_weights, size 32768 from DefaultFlash at 2140160 to (size 32768) DefaultRam at 2140160..2172927 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2140160 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2140160 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1543, size 512 from DefaultFlash at 2703160 to (size 512) DefaultRam at 2525416..2525927 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2703160 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2525416 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S262_Mul_scale, size 128 from DefaultFlash at 2741112 to (size 128) DefaultRam at 2561880..2562007 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2741112 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561880 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S262_Mul_shift, size 128 from DefaultFlash at 2741240 to (size 128) DefaultRam at 2562008..2562135 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2741240 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562008 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S262_Infos, size 20 from DefaultFlash at 2750448 to (size 20) DefaultRam at 2570012..2570031 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750448 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570012 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_2_extra_2_1_extra_2_1_0_conv_weights, size 1152 from DefaultFlash at 2663544 to (size 1152) DefaultRam at 2488120..2489271 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2663544 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2488120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1546, size 512 from DefaultFlash at 2703672 to (size 512) DefaultRam at 2525928..2526439 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2703672 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2525928 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S265_Mul_scale, size 128 from DefaultFlash at 2741368 to (size 128) DefaultRam at 2562136..2562263 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2741368 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562136 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S265_Mul_shift, size 128 from DefaultFlash at 2741496 to (size 128) DefaultRam at 2562264..2562391 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2741496 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562264 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S265_Infos, size 20 from DefaultFlash at 2750468 to (size 20) DefaultRam at 2570032..2570051 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750468 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_2_extra_2_2_extra_2_2_0_conv_weights, size 32768 from DefaultFlash at 2172928 to (size 32768) DefaultRam at 2172928..2205695 */
	{
		int Size = 32768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2172928 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2172928 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1549, size 1024 from DefaultFlash at 2671096 to (size 1024) DefaultRam at 2494648..2495671 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2671096 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2494648 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S268_Mul_scale, size 256 from DefaultFlash at 2730488 to (size 256) DefaultRam at 2551400..2551655 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2730488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2551400 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S268_Mul_shift, size 256 from DefaultFlash at 2730744 to (size 256) DefaultRam at 2551656..2551911 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2730744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2551656 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S268_Infos, size 20 from DefaultFlash at 2750488 to (size 20) DefaultRam at 2570052..2570071 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750488 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570052 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_3_extra_3_0_extra_3_0_0_conv_weights, size 16384 from DefaultFlash at 2282144 to (size 16384) DefaultRam at 2282144..2298527 */
	{
		int Size = 16384, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2282144 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2282144 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1552, size 256 from DefaultFlash at 2731000 to (size 256) DefaultRam at 2551912..2552167 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2731000 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2551912 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S271_Mul_scale, size 64 from DefaultFlash at 2748152 to (size 64) DefaultRam at 2567992..2568055 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748152 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567992 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S271_Mul_shift, size 64 from DefaultFlash at 2748216 to (size 64) DefaultRam at 2568056..2568119 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748216 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568056 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S271_Infos, size 20 from DefaultFlash at 2750508 to (size 20) DefaultRam at 2570072..2570091 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750508 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_3_extra_3_1_extra_3_1_0_conv_weights, size 576 from DefaultFlash at 2700536 to (size 576) DefaultRam at 2522792..2523367 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2700536 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2522792 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1555, size 256 from DefaultFlash at 2731256 to (size 256) DefaultRam at 2552168..2552423 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2731256 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552168 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S274_Mul_scale, size 64 from DefaultFlash at 2748280 to (size 64) DefaultRam at 2568120..2568183 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748280 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S274_Mul_shift, size 64 from DefaultFlash at 2748344 to (size 64) DefaultRam at 2568184..2568247 */
	{
		int Size = 64, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748344 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568184 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S274_Infos, size 20 from DefaultFlash at 2750528 to (size 20) DefaultRam at 2570092..2570111 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750528 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570092 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _backbone_extra_3_extra_3_2_extra_3_2_0_conv_weights, size 8192 from DefaultFlash at 2450144 to (size 8192) DefaultRam at 2450144..2458335 */
	{
		int Size = 8192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2450144 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2450144 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1558, size 512 from DefaultFlash at 2704184 to (size 512) DefaultRam at 2526440..2526951 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2704184 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2526440 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Mul_scale, size 128 from DefaultFlash at 2741624 to (size 128) DefaultRam at 2562392..2562519 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2741624 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Mul_shift, size 128 from DefaultFlash at 2741752 to (size 128) DefaultRam at 2562520..2562647 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2741752 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S277_Infos, size 20 from DefaultFlash at 2750548 to (size 20) DefaultRam at 2570112..2570131 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750548 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570112 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S280_Mul_scale, size 672 from DefaultFlash at 2697272 to (size 672) DefaultRam at 2520104..2520775 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2697272 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2520104 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S280_Mul_shift, size 672 from DefaultFlash at 2697944 to (size 672) DefaultRam at 2520776..2521447 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2697944 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2520776 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S280_Infos, size 20 from DefaultFlash at 2750568 to (size 20) DefaultRam at 2570132..2570151 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750568 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570132 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_0_module_list_0_1_conv_weights, size 16128 from DefaultFlash at 2298528 to (size 16128) DefaultRam at 2298528..2314655 */
	{
		int Size = 16128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2298528 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2298528 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias, size 96 from DefaultFlash at 2745288 to (size 96) DefaultRam at 2565864..2565959 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745288 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565864 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S283_Mul_scale, size 24 from DefaultFlash at 2748920 to (size 24) DefaultRam at 2568664..2568687 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748920 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568664 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S283_Mul_shift, size 24 from DefaultFlash at 2748944 to (size 24) DefaultRam at 2568688..2568711 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748944 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568688 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S283_Infos, size 20 from DefaultFlash at 2750588 to (size 20) DefaultRam at 2570152..2570171 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750588 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570152 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1564, size 1920 from DefaultFlash at 2649888 to (size 1920) DefaultRam at 2476000..2477919 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2649888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2476000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S287_Mul_scale, size 480 from DefaultFlash at 2721688 to (size 480) DefaultRam at 2543944..2544423 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2721688 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2543944 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S287_Mul_shift, size 480 from DefaultFlash at 2722168 to (size 480) DefaultRam at 2544424..2544903 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2722168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2544424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S287_Infos, size 20 from DefaultFlash at 2750608 to (size 20) DefaultRam at 2570172..2570191 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750608 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570172 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_1_module_list_1_1_conv_weights, size 11520 from DefaultFlash at 2438624 to (size 11520) DefaultRam at 2438624..2450143 */
	{
		int Size = 11520, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2438624 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2438624 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S291_Mul_scale, size 512 from DefaultFlash at 2704696 to (size 512) DefaultRam at 2526952..2527463 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2704696 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2526952 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S291_Mul_shift, size 512 from DefaultFlash at 2705208 to (size 512) DefaultRam at 2527464..2527975 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2705208 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2527464 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S291_Infos, size 20 from DefaultFlash at 2750628 to (size 20) DefaultRam at 2570192..2570211 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750628 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1570, size 1024 from DefaultFlash at 2672120 to (size 1024) DefaultRam at 2495672..2496695 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2672120 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2495672 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S295_Mul_scale, size 256 from DefaultFlash at 2731512 to (size 256) DefaultRam at 2552424..2552679 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2731512 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S295_Mul_shift, size 256 from DefaultFlash at 2731768 to (size 256) DefaultRam at 2552680..2552935 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2731768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552680 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S295_Infos, size 20 from DefaultFlash at 2750648 to (size 20) DefaultRam at 2570212..2570231 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570212 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_3_module_list_3_1_conv_weights, size 6144 from DefaultFlash at 2458336 to (size 6144) DefaultRam at 2458336..2464479 */
	{
		int Size = 6144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2458336 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2458336 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_regression_head_module_list_5_module_list_5_0_module_list_5_0_0_conv_weights, size 1152 from DefaultFlash at 2664696 to (size 1152) DefaultRam at 2489272..2490423 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2664696 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2489272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1576, size 512 from DefaultFlash at 2705720 to (size 512) DefaultRam at 2527976..2528487 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2705720 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2527976 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S301_Mul_scale, size 128 from DefaultFlash at 2741880 to (size 128) DefaultRam at 2562648..2562775 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2741880 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562648 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S301_Mul_shift, size 128 from DefaultFlash at 2742008 to (size 128) DefaultRam at 2562776..2562903 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742008 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562776 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S301_Infos, size 20 from DefaultFlash at 2750668 to (size 20) DefaultRam at 2570232..2570251 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750668 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570232 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_0_module_list_0_1_conv_weights, size 124992 from DefaultFlash at 131072 to (size 124992) DefaultRam at 131072..256063 */
	{
		int Size = 124992, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 131072 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 131072 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias, size 744 from DefaultFlash at 2679736 to (size 744) DefaultRam at 2503288..2504031 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2679736 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2503288 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_1_module_list_1_1_conv_weights, size 89280 from DefaultFlash at 936512 to (size 89280) DefaultRam at 936512..1025791 */
	{
		int Size = 89280, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 936512 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 936512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_3_module_list_3_1_conv_weights, size 47616 from DefaultFlash at 1781760 to (size 47616) DefaultRam at 1781760..1829375 */
	{
		int Size = 47616, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1781760 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1781760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_4_module_list_4_1_conv_weights, size 47616 from DefaultFlash at 1829376 to (size 47616) DefaultRam at 1829376..1876991 */
	{
		int Size = 47616, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 1829376 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1829376 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_5_module_list_5_0_module_list_5_0_0_conv_weights, size 1152 from DefaultFlash at 2665848 to (size 1152) DefaultRam at 2490424..2491575 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2665848 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2490424 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving _head_classification_head_module_list_5_module_list_5_1_conv_weights, size 23808 from DefaultFlash at 2205696 to (size 23808) DefaultRam at 2205696..2229503 */
	{
		int Size = 23808, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2205696 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2205696 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S321_Mul_scale, size 672 from DefaultFlash at 2698616 to (size 672) DefaultRam at 2521448..2522119 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2698616 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2521448 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S321_Mul_shift, size 672 from DefaultFlash at 2699288 to (size 672) DefaultRam at 2522120..2522791 */
	{
		int Size = 672, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2699288 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2522120 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S321_Infos, size 20 from DefaultFlash at 2750688 to (size 20) DefaultRam at 2570252..2570271 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750688 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570252 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S322_Mul_scale, size 186 from DefaultFlash at 2735320 to (size 186) DefaultRam at 2556232..2556417 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2735320 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556232 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S322_Mul_shift, size 186 from DefaultFlash at 2735508 to (size 186) DefaultRam at 2556420..2556605 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2735508 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556420 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S322_Infos, size 20 from DefaultFlash at 2750708 to (size 20) DefaultRam at 2570272..2570291 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750708 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570272 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_1, size 96 from DefaultFlash at 2745384 to (size 96) DefaultRam at 2565960..2566055 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745384 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Mul_scale, size 24 from DefaultFlash at 2748968 to (size 24) DefaultRam at 2568712..2568735 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568712 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Mul_shift, size 24 from DefaultFlash at 2748992 to (size 24) DefaultRam at 2568736..2568759 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748992 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568736 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S325_Infos, size 20 from DefaultFlash at 2750728 to (size 20) DefaultRam at 2570292..2570311 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750728 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570292 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_2, size 96 from DefaultFlash at 2745480 to (size 96) DefaultRam at 2566056..2566151 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745480 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566056 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Mul_scale, size 24 from DefaultFlash at 2749016 to (size 24) DefaultRam at 2568760..2568783 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749016 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568760 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Mul_shift, size 24 from DefaultFlash at 2749040 to (size 24) DefaultRam at 2568784..2568807 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749040 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568784 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S328_Infos, size 20 from DefaultFlash at 2750748 to (size 20) DefaultRam at 2570312..2570331 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750748 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570312 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_3, size 96 from DefaultFlash at 2745576 to (size 96) DefaultRam at 2566152..2566247 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745576 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566152 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S331_Mul_scale, size 24 from DefaultFlash at 2749064 to (size 24) DefaultRam at 2568808..2568831 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749064 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568808 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S331_Mul_shift, size 24 from DefaultFlash at 2749088 to (size 24) DefaultRam at 2568832..2568855 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749088 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568832 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S331_Infos, size 20 from DefaultFlash at 2750768 to (size 20) DefaultRam at 2570332..2570351 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570332 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_4, size 96 from DefaultFlash at 2745672 to (size 96) DefaultRam at 2566248..2566343 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745672 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566248 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_5, size 96 from DefaultFlash at 2745768 to (size 96) DefaultRam at 2566344..2566439 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745768 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566344 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S335_Mul_scale, size 24 from DefaultFlash at 2749112 to (size 24) DefaultRam at 2568856..2568879 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749112 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568856 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S335_Mul_shift, size 24 from DefaultFlash at 2749136 to (size 24) DefaultRam at 2568880..2568903 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749136 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568880 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S335_Infos, size 20 from DefaultFlash at 2750788 to (size 20) DefaultRam at 2570352..2570371 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750788 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570352 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1564_1, size 1920 from DefaultFlash at 2651808 to (size 1920) DefaultRam at 2477920..2479839 */
	{
		int Size = 1920, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2651808 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2477920 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S338_Mul_scale, size 480 from DefaultFlash at 2722648 to (size 480) DefaultRam at 2544904..2545383 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2722648 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2544904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S338_Mul_shift, size 480 from DefaultFlash at 2723128 to (size 480) DefaultRam at 2545384..2545863 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2723128 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2545384 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S338_Infos, size 20 from DefaultFlash at 2750808 to (size 20) DefaultRam at 2570372..2570391 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750808 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570372 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S340_Mul_scale, size 512 from DefaultFlash at 2706232 to (size 512) DefaultRam at 2528488..2528999 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706232 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2528488 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S340_Mul_shift, size 512 from DefaultFlash at 2706744 to (size 512) DefaultRam at 2529000..2529511 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2706744 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2529000 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S340_Infos, size 20 from DefaultFlash at 2750828 to (size 20) DefaultRam at 2570392..2570411 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750828 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570392 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1570_1, size 1024 from DefaultFlash at 2673144 to (size 1024) DefaultRam at 2496696..2497719 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2673144 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2496696 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S342_Mul_scale, size 256 from DefaultFlash at 2732024 to (size 256) DefaultRam at 2552936..2553191 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2732024 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552936 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S342_Mul_shift, size 256 from DefaultFlash at 2732280 to (size 256) DefaultRam at 2553192..2553447 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2732280 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2553192 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S342_Infos, size 20 from DefaultFlash at 2750848 to (size 20) DefaultRam at 2570412..2570431 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750848 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570412 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S343_Mul_scale, size 24 from DefaultFlash at 2749160 to (size 24) DefaultRam at 2568904..2568927 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749160 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S343_Mul_shift, size 24 from DefaultFlash at 2749184 to (size 24) DefaultRam at 2568928..2568951 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749184 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568928 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S343_Infos, size 20 from DefaultFlash at 2750868 to (size 20) DefaultRam at 2570432..2570451 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750868 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570432 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1570_2, size 1024 from DefaultFlash at 2674168 to (size 1024) DefaultRam at 2497720..2498743 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2674168 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2497720 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Mul_scale, size 256 from DefaultFlash at 2732536 to (size 256) DefaultRam at 2553448..2553703 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2732536 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2553448 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Mul_shift, size 256 from DefaultFlash at 2732792 to (size 256) DefaultRam at 2553704..2553959 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2732792 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2553704 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S352_Infos, size 20 from DefaultFlash at 2750888 to (size 20) DefaultRam at 2570452..2570471 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750888 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570452 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1570_3, size 1024 from DefaultFlash at 2675192 to (size 1024) DefaultRam at 2498744..2499767 */
	{
		int Size = 1024, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2675192 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2498744 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S354_Mul_scale, size 256 from DefaultFlash at 2733048 to (size 256) DefaultRam at 2553960..2554215 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2733048 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2553960 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S354_Mul_shift, size 256 from DefaultFlash at 2733304 to (size 256) DefaultRam at 2554216..2554471 */
	{
		int Size = 256, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2733304 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2554216 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S354_Infos, size 20 from DefaultFlash at 2750908 to (size 20) DefaultRam at 2570472..2570491 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750908 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570472 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_onnx__conv_1576_1, size 512 from DefaultFlash at 2707256 to (size 512) DefaultRam at 2529512..2530023 */
	{
		int Size = 512, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2707256 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2529512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S356_Mul_scale, size 128 from DefaultFlash at 2742136 to (size 128) DefaultRam at 2562904..2563031 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742136 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562904 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S356_Mul_shift, size 128 from DefaultFlash at 2742264 to (size 128) DefaultRam at 2563032..2563159 */
	{
		int Size = 128, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2742264 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S356_Infos, size 20 from DefaultFlash at 2750928 to (size 20) DefaultRam at 2570492..2570511 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750928 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570492 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_1, size 744 from DefaultFlash at 2680480 to (size 744) DefaultRam at 2504032..2504775 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2680480 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2504032 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Mul_scale, size 186 from DefaultFlash at 2735696 to (size 186) DefaultRam at 2556608..2556793 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2735696 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556608 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Mul_shift, size 186 from DefaultFlash at 2735884 to (size 186) DefaultRam at 2556796..2556981 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2735884 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556796 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S358_Infos, size 20 from DefaultFlash at 2750948 to (size 20) DefaultRam at 2570512..2570531 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750948 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570512 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_2, size 744 from DefaultFlash at 2681224 to (size 744) DefaultRam at 2504776..2505519 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2681224 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2504776 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Mul_scale, size 186 from DefaultFlash at 2736072 to (size 186) DefaultRam at 2556984..2557169 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2736072 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556984 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Mul_shift, size 186 from DefaultFlash at 2736260 to (size 186) DefaultRam at 2557172..2557357 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2736260 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557172 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S361_Infos, size 20 from DefaultFlash at 2750968 to (size 20) DefaultRam at 2570532..2570551 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570532 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_3, size 744 from DefaultFlash at 2681968 to (size 744) DefaultRam at 2505520..2506263 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2681968 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2505520 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S364_Mul_scale, size 186 from DefaultFlash at 2736448 to (size 186) DefaultRam at 2557360..2557545 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2736448 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557360 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S364_Mul_shift, size 186 from DefaultFlash at 2736636 to (size 186) DefaultRam at 2557548..2557733 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2736636 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557548 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S364_Infos, size 20 from DefaultFlash at 2750988 to (size 20) DefaultRam at 2570552..2570571 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2750988 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570552 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_4, size 744 from DefaultFlash at 2682712 to (size 744) DefaultRam at 2506264..2507007 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2682712 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2506264 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S367_Mul_scale, size 186 from DefaultFlash at 2736824 to (size 186) DefaultRam at 2557736..2557921 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2736824 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557736 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S367_Mul_shift, size 186 from DefaultFlash at 2737012 to (size 186) DefaultRam at 2557924..2558109 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2737012 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557924 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S367_Infos, size 20 from DefaultFlash at 2751008 to (size 20) DefaultRam at 2570572..2570591 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751008 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570572 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_5, size 744 from DefaultFlash at 2683456 to (size 744) DefaultRam at 2507008..2507751 */
	{
		int Size = 744, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2683456 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2507008 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S370_Mul_scale, size 186 from DefaultFlash at 2737200 to (size 186) DefaultRam at 2558112..2558297 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2737200 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558112 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S370_Mul_shift, size 186 from DefaultFlash at 2737388 to (size 186) DefaultRam at 2558300..2558485 */
	{
		int Size = 186, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2737388 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558300 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S370_Infos, size 20 from DefaultFlash at 2751028 to (size 20) DefaultRam at 2570592..2570611 */
	{
		int Size = 20, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751028 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570592 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S373_Infos, size 13 from DefaultFlash at 2751528 to (size 13) DefaultRam at 2570980..2570992 */
	{
		int Size = 13, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751528 + Base), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 0, UchanHF1);
			AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
			AT_DEFAULTRAM_FC_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570980 + Base), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), Chunk, 1, UchanHR2);
			AT_DEFAULTRAM_FC_WAIT(&DefaultRam, UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Static Moving _backbone_features_0_features_0_0_features_0_0_0_conv_weights, size 2304 from DefaultFlash at 2597808 to (size 2304) L2 at 133328..135631 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2597808), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 133328), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1387, size 64 from DefaultFlash at 2747704 to (size 64) L2 at 179712..179775 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747704), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179712), 64, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S3_Mul_scale, size 16 from DefaultFlash at 2751048 to (size 16) L2 at 180436..180451 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751048), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180436), 16, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S3_Mul_shift, size 16 from DefaultFlash at 2751064 to (size 16) L2 at 180452..180467 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751064), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180452), 16, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S3_Infos, size 20 from DefaultFlash at 2749208 to (size 20) L2 at 180256..180275 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749208), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180256), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_1_block_block_0_block_0_0_conv_weights, size 144 from DefaultFlash at 2740200 to (size 144) L2 at 179088..179231 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2740200), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179088), 144, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1390, size 64 from DefaultFlash at 2747768 to (size 64) L2 at 179776..179839 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747768), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179776), 64, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S6_Mul_scale, size 16 from DefaultFlash at 2751080 to (size 16) L2 at 180468..180483 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751080), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180468), 16, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S6_Mul_shift, size 16 from DefaultFlash at 2751096 to (size 16) L2 at 180484..180499 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751096), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180484), 16, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S6_Infos, size 20 from DefaultFlash at 2749228 to (size 20) L2 at 180276..180295 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749228), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180276), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_1_block_block_1_block_1_0_conv_weights, size 256 from DefaultFlash at 2728184 to (size 256) L2 at 178320..178575 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2728184), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 178320), 256, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1393, size 64 from DefaultFlash at 2747832 to (size 64) L2 at 179840..179903 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747832), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179840), 64, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S9_Mul_scale, size 16 from DefaultFlash at 2751112 to (size 16) L2 at 180500..180515 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751112), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180500), 16, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S9_Mul_shift, size 16 from DefaultFlash at 2751128 to (size 16) L2 at 180516..180531 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751128), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180516), 16, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S9_Infos, size 20 from DefaultFlash at 2749248 to (size 20) L2 at 180296..180315 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749248), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180296), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S10_Infos, size 14 from DefaultFlash at 2751144 to (size 14) L2 at 180532..180545 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2751144), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180532), 14, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_2_block_block_0_block_0_0_conv_weights, size 1024 from DefaultFlash at 2667000 to (size 1024) L2 at 175424..176447 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2667000), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 175424), 1024, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1396, size 256 from DefaultFlash at 2728440 to (size 256) L2 at 178576..178831 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2728440), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 178576), 256, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S13_Mul_scale, size 64 from DefaultFlash at 2747896 to (size 64) L2 at 179904..179967 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747896), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179904), 64, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S13_Mul_shift, size 64 from DefaultFlash at 2747960 to (size 64) L2 at 179968..180031 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747960), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179968), 64, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S13_Infos, size 20 from DefaultFlash at 2749268 to (size 20) L2 at 180316..180335 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749268), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180316), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_2_block_block_1_block_1_0_conv_weights, size 576 from DefaultFlash at 2699960 to (size 576) L2 at 177168..177743 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2699960), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 177168), 576, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1399, size 256 from DefaultFlash at 2728696 to (size 256) L2 at 178832..179087 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2728696), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 178832), 256, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S16_Mul_scale, size 64 from DefaultFlash at 2748024 to (size 64) L2 at 180032..180095 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748024), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180032), 64, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S16_Mul_shift, size 64 from DefaultFlash at 2748088 to (size 64) L2 at 180096..180159 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748088), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180096), 64, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S16_Infos, size 20 from DefaultFlash at 2749288 to (size 20) L2 at 180336..180355 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749288), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180336), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_2_block_block_2_block_2_0_conv_weights, size 1536 from DefaultFlash at 2660856 to (size 1536) L2 at 173888..175423 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2660856), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 173888), 1536, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1402, size 96 from DefaultFlash at 2745000 to (size 96) L2 at 179232..179327 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745000), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179232), 96, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S19_Mul_scale, size 24 from DefaultFlash at 2748776 to (size 24) L2 at 180160..180183 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748776), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180160), 24, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S19_Mul_shift, size 24 from DefaultFlash at 2748800 to (size 24) L2 at 180184..180207 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748800), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180184), 24, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S19_Infos, size 20 from DefaultFlash at 2749308 to (size 20) L2 at 180356..180375 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749308), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180356), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_3_block_block_0_block_0_0_conv_weights, size 2304 from DefaultFlash at 2600112 to (size 2304) L2 at 135632..137935 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2600112), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 135632), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1405, size 288 from DefaultFlash at 2726744 to (size 288) L2 at 177744..178031 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2726744), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 177744), 288, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S22_Mul_scale, size 72 from DefaultFlash at 2746984 to (size 72) L2 at 179424..179495 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2746984), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179424), 72, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S22_Mul_shift, size 72 from DefaultFlash at 2747056 to (size 72) L2 at 179496..179567 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747056), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179496), 72, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S22_Infos, size 20 from DefaultFlash at 2749328 to (size 20) L2 at 180376..180395 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749328), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180376), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_3_block_block_1_block_1_0_conv_weights, size 720 from DefaultFlash at 2687144 to (size 720) L2 at 176448..177167 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2687144), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 176448), 720, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1408, size 288 from DefaultFlash at 2727032 to (size 288) L2 at 178032..178319 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2727032), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 178032), 288, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S25_Mul_scale, size 72 from DefaultFlash at 2747128 to (size 72) L2 at 179568..179639 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747128), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179568), 72, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S25_Mul_shift, size 72 from DefaultFlash at 2747200 to (size 72) L2 at 179640..179711 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2747200), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179640), 72, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S25_Infos, size 20 from DefaultFlash at 2749348 to (size 20) L2 at 180396..180415 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749348), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180396), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_3_block_block_2_block_2_0_conv_weights, size 1920 from DefaultFlash at 2626848 to (size 1920) L2 at 162368..164287 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2626848), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 162368), 1920, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1411, size 96 from DefaultFlash at 2745096 to (size 96) L2 at 179328..179423 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2745096), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 179328), 96, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S28_Mul_scale, size 24 from DefaultFlash at 2748824 to (size 24) L2 at 180208..180231 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748824), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180208), 24, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S28_Mul_shift, size 24 from DefaultFlash at 2748848 to (size 24) L2 at 180232..180255 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748848), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180232), 24, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S28_Infos, size 20 from DefaultFlash at 2749368 to (size 20) L2 at 180416..180435 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2749368), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180416), 20, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_4_block_block_0_block_0_0_conv_weights, size 2304 from DefaultFlash at 2602416 to (size 2304) L2 at 137936..140239 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2602416), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 137936), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_4_block_block_2_fc1_conv_weights, size 1920 from DefaultFlash at 2628768 to (size 1920) L2 at 164288..166207 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2628768), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 164288), 1920, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_4_block_block_2_fc2_conv_weights, size 2304 from DefaultFlash at 2604720 to (size 2304) L2 at 140240..142543 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2604720), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 140240), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_4_block_block_3_block_3_0_conv_weights, size 3200 from DefaultFlash at 2548576 to (size 3200) L2 at 84096..87295 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2548576), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 84096), 3200, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving S50_Mul_scale, size 40 from DefaultFlash at 2748408 to (size 40) L2 at 289796..289835 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2748408), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 289796), 40, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_5_block_block_0_block_0_0_conv_weights, size 5760 from DefaultFlash at 2488768 to (size 5760) L2 at 24288..30047 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2488768), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 24288), 5760, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_5_block_block_1_block_1_0_conv_weights, size 3000 from DefaultFlash at 2554848 to (size 3000) L2 at 90368..93367 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2554848), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 90368), 3000, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_5_block_block_2_fc1_conv_weights, size 4096 from DefaultFlash at 2532704 to (size 4096) L2 at 68224..72319 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2532704), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 68224), 4096, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_5_block_block_2_fc2_conv_weights, size 3840 from DefaultFlash at 2540896 to (size 3840) L2 at 76416..80255 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2540896), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 76416), 3840, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_5_block_block_3_block_3_0_conv_weights, size 5120 from DefaultFlash at 2500288 to (size 5120) L2 at 35808..40927 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2500288), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 35808), 5120, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_6_block_block_0_block_0_0_conv_weights, size 5760 from DefaultFlash at 2494528 to (size 5760) L2 at 30048..35807 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2494528), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 30048), 5760, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_6_block_block_1_block_1_0_conv_weights, size 3000 from DefaultFlash at 2557848 to (size 3000) L2 at 93368..96367 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2557848), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 93368), 3000, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_6_block_block_2_fc1_conv_weights, size 4096 from DefaultFlash at 2536800 to (size 4096) L2 at 72320..76415 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2536800), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 72320), 4096, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_6_block_block_2_fc2_conv_weights, size 3840 from DefaultFlash at 2544736 to (size 3840) L2 at 80256..84095 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2544736), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 80256), 3840, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_6_block_block_3_block_3_0_conv_weights, size 5120 from DefaultFlash at 2505408 to (size 5120) L2 at 40928..46047 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2505408), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 40928), 5120, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_7_block_block_1_block_1_0_conv_weights, size 2160 from DefaultFlash at 2618544 to (size 2160) L2 at 154064..156223 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2618544), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 154064), 2160, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_9_block_block_1_block_1_0_conv_weights, size 1728 from DefaultFlash at 2657400 to (size 1728) L2 at 288068..289795 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2657400), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 288068), 1728, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1477, size 1920 from DefaultFlash at 2630688 to (size 1920) L2 at 166208..168127 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2630688), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 166208), 1920, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_11_block_block_1_block_1_0_conv_weights, size 4320 from DefaultFlash at 2519744 to (size 4320) L2 at 55264..59583 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2519744), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 55264), 4320, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1480, size 1920 from DefaultFlash at 2632608 to (size 1920) L2 at 168128..170047 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2632608), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 168128), 1920, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_model_backbone_features_0_11_block_2_fc2_bias, size 1920 from DefaultFlash at 2634528 to (size 1920) L2 at 170048..171967 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2634528), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 170048), 1920, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1486, size 2688 from DefaultFlash at 2560848 to (size 2688) L2 at 96368..99055 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2560848), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 96368), 2688, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_features_0_features_0_12_block_block_1_block_1_0_conv_weights, size 6048 from DefaultFlash at 2470624 to (size 6048) L2 at 6144..12191 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2470624), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 6144), 6048, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1489, size 2688 from DefaultFlash at 2563536 to (size 2688) L2 at 99056..101743 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2563536), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 99056), 2688, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_model_backbone_features_0_12_block_2_fc2_bias, size 2688 from DefaultFlash at 2566224 to (size 2688) L2 at 101744..104431 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2566224), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 101744), 2688, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1495, size 2688 from DefaultFlash at 2568912 to (size 2688) L2 at 104432..107119 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2568912), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 104432), 2688, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1498, size 2688 from DefaultFlash at 2571600 to (size 2688) L2 at 107120..109807 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2571600), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 107120), 2688, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_model_backbone_features_1_0_2_fc2_bias, size 2688 from DefaultFlash at 2574288 to (size 2688) L2 at 109808..112495 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2574288), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 109808), 2688, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1504, size 1920 from DefaultFlash at 2636448 to (size 1920) L2 at 171968..173887 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2636448), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 171968), 1920, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _backbone_extra_0_extra_0_1_extra_0_1_0_conv_weights, size 2304 from DefaultFlash at 2607024 to (size 2304) L2 at 142544..144847 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2607024), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 142544), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1531, size 2048 from DefaultFlash at 2620704 to (size 2048) L2 at 156224..158271 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2620704), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 156224), 2048, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_regression_head_module_list_0_module_list_0_0_module_list_0_0_0_conv_weights, size 6048 from DefaultFlash at 2476672 to (size 6048) L2 at 12192..18239 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2476672), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 12192), 6048, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1561, size 2688 from DefaultFlash at 2576976 to (size 2688) L2 at 112496..115183 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2576976), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 112496), 2688, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_regression_head_module_list_1_module_list_1_0_module_list_1_0_0_conv_weights, size 4320 from DefaultFlash at 2524064 to (size 4320) L2 at 59584..63903 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2524064), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 59584), 4320, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_regression_head_module_list_2_module_list_2_0_module_list_2_0_0_conv_weights, size 4608 from DefaultFlash at 2510528 to (size 4608) L2 at 46048..50655 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2510528), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 46048), 4608, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1567, size 2048 from DefaultFlash at 2622752 to (size 2048) L2 at 158272..160319 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2622752), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 158272), 2048, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_regression_head_module_list_2_module_list_2_1_conv_weights, size 12288 from DefaultFlash at 2390816 to (size 12288) L2 at 275780..288067 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2390816), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 275780), 12288, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_regression_head_module_list_3_module_list_3_0_module_list_3_0_0_conv_weights, size 2304 from DefaultFlash at 2609328 to (size 2304) L2 at 144848..147151 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2609328), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 144848), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_regression_head_module_list_4_module_list_4_0_module_list_4_0_0_conv_weights, size 2304 from DefaultFlash at 2611632 to (size 2304) L2 at 147152..149455 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2611632), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 147152), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_regression_head_module_list_4_module_list_4_1_conv_weights, size 6144 from DefaultFlash at 2464480 to (size 6144) L2 at 0..6143 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2464480), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 0), 6144, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_regression_head_module_list_5_module_list_5_1_conv_weights, size 3072 from DefaultFlash at 2551776 to (size 3072) L2 at 87296..90367 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2551776), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 87296), 3072, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_classification_head_module_list_0_module_list_0_0_module_list_0_0_0_conv_weights, size 6048 from DefaultFlash at 2482720 to (size 6048) L2 at 18240..24287 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2482720), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 18240), 6048, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_classification_head_module_list_1_module_list_1_0_module_list_1_0_0_conv_weights, size 4320 from DefaultFlash at 2528384 to (size 4320) L2 at 63904..68223 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2528384), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 63904), 4320, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_classification_head_module_list_2_module_list_2_0_module_list_2_0_0_conv_weights, size 4608 from DefaultFlash at 2515136 to (size 4608) L2 at 50656..55263 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2515136), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 50656), 4608, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_classification_head_module_list_2_module_list_2_1_conv_weights, size 95232 from DefaultFlash at 841280 to (size 95232) L2 at 180548..275779 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 841280), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 180548), 95232, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_classification_head_module_list_3_module_list_3_0_module_list_3_0_0_conv_weights, size 2304 from DefaultFlash at 2613936 to (size 2304) L2 at 149456..151759 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2613936), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 149456), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _head_classification_head_module_list_4_module_list_4_0_module_list_4_0_0_conv_weights, size 2304 from DefaultFlash at 2616240 to (size 2304) L2 at 151760..154063 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2616240), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 151760), 2304, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _sub, size 2574 from DefaultFlash at 2582352 to (size 2574) L2 at 117872..120445 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2582352), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 117872), 2574, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _add, size 2574 from DefaultFlash at 2584928 to (size 2574) L2 at 120448..123021 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2584928), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 120448), 2574, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _sub_1, size 2574 from DefaultFlash at 2587504 to (size 2574) L2 at 123024..125597 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2587504), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 123024), 2574, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _add_1, size 2574 from DefaultFlash at 2590080 to (size 2574) L2 at 125600..128173 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2590080), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 125600), 2574, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1561_1, size 2688 from DefaultFlash at 2579664 to (size 2688) L2 at 115184..117871 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2579664), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 115184), 2688, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving Constant_onnx__conv_1567_1, size 2048 from DefaultFlash at 2624800 to (size 2048) L2 at 160320..162367 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2624800), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 160320), 2048, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _sub_1_1, size 2574 from DefaultFlash at 2592656 to (size 2574) L2 at 128176..130749 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2592656), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 128176), 2574, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	/* Static Moving _sub_1_2, size 2574 from DefaultFlash at 2595232 to (size 2574) L2 at 130752..133325 */
	AT_DEFAULTFLASH_FS_FC_COPY(&DefaultFlash, ((AT_DEFAULTFLASH_FS_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Flash + 2595232), ((AT_DEFAULTFLASH_FS_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory + 130752), 2574, 0, UchanHF1);
	AT_DEFAULTFLASH_FS_FC_WAIT(&DefaultFlash, UchanHF1);
	Input_1 = (unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn + 0);
	Output_1 = (unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn + 471072);
	Output_2 = (unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn + 465920);
	Output_3 = (unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn + 473648);
	Output_4 = (unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn + 468496);
	Output_5 = (signed short * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn + 0);
	return 0;
}
int Mobv3SSDLiteCNN_Destruct()

{
	AT_DEFAULTRAM_FREE(&DefaultRam, Mobv3SSDLite_L3_Memory, 2571100);
	AT_DEFAULTRAM_FREE(&DefaultRam, Mobv3SSDLite_L3_Memory_Dyn, 1310720);
	AT_L2_FREE(0, Mobv3SSDLite_L2_Memory, 289836);
	AT_L2_FREE(0, Mobv3SSDLite_L2_Memory_Dyn, 860160);
	AT_L1_FREE(0, Mobv3SSDLite_L1_Memory, 115696);
	AT_DEFAULTRAM_CLOSE(&DefaultRam);
	AT_DEFAULTFLASH_FS_CLOSE(&DefaultFlash);
	Input_1 = 0;
	Output_1 = 0;
	Output_2 = 0;
	Output_3 = 0;
	Output_4 = 0;
	Output_5 = 0;
	return 0;
}
int Mobv3SSDLiteCNN_Memory(AT_MEM_TYPE Which)

{
	switch (Which) {
		case AT_L1_MEM:     return 115696; /* L1 Memory */
		case AT_L2_MEM:     return 289836; /* L2 Memory, permanent */
		case AT_L2_DYN_MEM: return 860160; /* L2 Memory, dynamic */
		case AT_L3_MEM:     return 2571100; /* L3 Memory, permanent */
		case AT_L3_DYN_MEM: return 1310720; /* L3 Memory, dynamic */
		default:            return 0;
	}
}
unsigned int AT_GraphPerf[150];
unsigned int AT_GraphPerf_CNN_Total = 0;
unsigned int AT_GraphOperInfosNames[150] = {
	9175040,
	2949120,
	5242880,
	327680,
	20971520,
	2949120,
	7864320,
	8847360,
	3317760,
	8847360,
	122880,
	8847360,
	368640,
	2396160,
	92160,
	92160,
	72,
	1728,
	1800,
	645120,
	3686400,
	6144000,
	153600,
	3993600,
	153600,
	153600,
	120,
	3840,
	3960,
	1075200,
	6144000,
	51200,
	6144000,
	153600,
	3993600,
	153600,
	153600,
	120,
	3840,
	3960,
	1075200,
	6144000,
	51200,
	12595200,
	768000,
	6144000,
	5184000,
	640000,
	5120000,
	25600,
	4769280,
	588800,
	4710400,
	25600,
	4769280,
	588800,
	4710400,
	25600,
	12441600,
	1536000,
	153600,
	153600,
	480,
	57600,
	58080,
	1228800,
	17203200,
	24299520,
	2150400,
	215040,
	215040,
	672,
	112896,
	113568,
	1720320,
	24084480,
	35840,
	24299520,
	1397760,
	53760,
	53760,
	672,
	112896,
	113568,
	430080,
	4300800,
	3110400,
	998400,
	38400,
	38400,
	480,
	57600,
	58080,
	307200,
	3072000,
	6400,
	3110400,
	998400,
	38400,
	38400,
	480,
	57600,
	58080,
	307200,
	3072000,
	6400,
	3110400,
	9850880,
	51200,
	2631680,
	1313280,
	7680,
	198144,
	197376,
	2560,
	66048,
	32896,
	640,
	8320,
	1280,
	3096,
	1280,
	23808,
	5120,
	12336,
	5120,
	95232,
	15360,
	37008,
	15360,
	285696,
	102400,
	246240,
	102400,
	1904640,
	384000,
	923520,
	384000,
	7142400,
	215040,
	2150400,
	5168640,
	10296,
	97812,
	97812,
	215040,
	2150400,
	39997440,
	79794,
	0,
};
char *AT_GraphNodeNames[150] = {
	"S3_Conv2d_16x3x3x3_Custom",
	"S6_Conv2d_16x1x3x3_Relu",
	"S9_Conv2d_16x16x1x1",
	"S10_MatAdd_128x160x16",
	"S13_Conv2d_64x16x1x1_Relu",
	"S16_Conv2d_64x1x3x3_Relu",
	"S19_Conv2d_24x64x1x1",
	"S22_Conv2d_72x24x1x1_Relu",
	"S25_Conv2d_72x1x3x3_Relu",
	"S28_Conv2d_24x72x1x1",
	"S29_MatAdd_64x80x24",
	"S32_Conv2d_72x24x1x1_Relu",
	"S33_Op__backbone_features_0_features_0_4_block_block_1_block_1_0_Conv_fusion_qin0",
	"S36_Conv2d_72x5x5x1_Relu",
	"S37_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool_trans",
	"S38_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool",
	"S40_Op__backbone_features_0_features_0_4_block_block_2_fc1_Conv_fusion_qin0",
	"S43_Conv2d_24x72x1x1_Relu",
	"S46_Conv2d_72x24x1x1_Hsigmoid",
	"S47_Op_expr_16",
	"S50_Conv2d_40x72x1x1",
	"S53_Conv2d_120x40x1x1_Relu",
	"S54_Op__backbone_features_0_features_0_5_block_block_1_block_1_0_Conv_fusion_qin0",
	"S57_Conv2d_120x5x5x1_Relu",
	"S58_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool_trans",
	"S59_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool",
	"S61_Op__backbone_features_0_features_0_5_block_block_2_fc1_Conv_fusion_qin0",
	"S64_Conv2d_32x120x1x1_Relu",
	"S67_Conv2d_120x32x1x1_Hsigmoid",
	"S68_Op_expr_17",
	"S71_Conv2d_40x120x1x1",
	"S72_MatAdd_32x40x40",
	"S75_Conv2d_120x40x1x1_Relu",
	"S76_Op__backbone_features_0_features_0_6_block_block_1_block_1_0_Conv_fusion_qin0",
	"S79_Conv2d_120x5x5x1_Relu",
	"S80_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool_trans",
	"S81_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool",
	"S83_Op__backbone_features_0_features_0_6_block_block_2_fc1_Conv_fusion_qin0",
	"S86_Conv2d_32x120x1x1_Relu",
	"S89_Conv2d_120x32x1x1_Hsigmoid",
	"S90_Op_expr_18",
	"S93_Conv2d_40x120x1x1",
	"S94_MatAdd_32x40x40",
	"S97_Conv2d_240x40x1x1_Custom",
	"S100_Conv2d_240x1x3x3_Custom",
	"S103_Conv2d_80x240x1x1",
	"S106_Conv2d_200x80x1x1_Custom",
	"S109_Conv2d_200x1x3x3_Custom",
	"S112_Conv2d_80x200x1x1",
	"S113_MatAdd_16x20x80",
	"S116_Conv2d_184x80x1x1_Custom",
	"S119_Conv2d_184x1x3x3_Custom",
	"S122_Conv2d_80x184x1x1",
	"S123_MatAdd_16x20x80",
	"S126_Conv2d_184x80x1x1_Custom",
	"S129_Conv2d_184x1x3x3_Custom",
	"S132_Conv2d_80x184x1x1",
	"S133_MatAdd_16x20x80",
	"S136_Conv2d_480x80x1x1_Custom",
	"S139_Conv2d_480x1x3x3_Custom",
	"S140_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool_trans",
	"S141_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool",
	"S143_Op__backbone_features_0_features_0_11_block_block_2_fc1_Conv_fusion_qin0",
	"S146_Conv2d_120x480x1x1_Relu",
	"S149_Conv2d_480x120x1x1_Hsigmoid",
	"S150_Op_expr_11",
	"S153_Conv2d_112x480x1x1",
	"S156_Conv2d_672x112x1x1_Custom",
	"S159_Conv2d_672x1x3x3_Custom",
	"S160_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool_trans",
	"S161_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool",
	"S163_Op__backbone_features_0_features_0_12_block_block_2_fc1_Conv_fusion_qin0",
	"S166_Conv2d_168x672x1x1_Relu",
	"S169_Conv2d_672x168x1x1_Hsigmoid",
	"S170_Op_expr_14",
	"S173_Conv2d_112x672x1x1",
	"S174_MatAdd_16x20x112",
	"S177_Conv2d_672x112x1x1_Custom",
	"S182_Conv2d_672x5x5x1_Custom",
	"S183_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool_trans",
	"S184_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool",
	"S186_Op__backbone_features_1_features_1_0_features_1_0_2_fc1_Conv_fusion_qin0",
	"S189_Conv2d_168x672x1x1_Relu",
	"S192_Conv2d_672x168x1x1_Hsigmoid",
	"S193_Op_expr_26",
	"S196_Conv2d_80x672x1x1",
	"S199_Conv2d_480x80x1x1_Custom",
	"S202_Conv2d_480x5x5x1_Custom",
	"S203_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool_trans",
	"S204_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool",
	"S206_Op__backbone_features_1_features_1_1_block_block_2_fc1_Conv_fusion_qin0",
	"S209_Conv2d_120x480x1x1_Relu",
	"S212_Conv2d_480x120x1x1_Hsigmoid",
	"S213_Op_expr_29",
	"S216_Conv2d_80x480x1x1",
	"S217_MatAdd_8x10x80",
	"S220_Conv2d_480x80x1x1_Custom",
	"S223_Conv2d_480x5x5x1_Custom",
	"S224_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool_trans",
	"S225_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool",
	"S227_Op__backbone_features_1_features_1_2_block_block_2_fc1_Conv_fusion_qin0",
	"S230_Conv2d_120x480x1x1_Relu",
	"S233_Conv2d_480x120x1x1_Hsigmoid",
	"S234_Op_expr_32",
	"S237_Conv2d_80x480x1x1",
	"S238_MatAdd_8x10x80",
	"S241_Conv2d_480x80x1x1_Custom",
	"S244_Conv2d_256x480x1x1_Relu6",
	"S247_Conv2d_256x1x3x3_Relu6",
	"S250_Conv2d_512x256x1x1_Relu6",
	"S253_Conv2d_128x512x1x1_Relu6",
	"S256_Conv2d_128x1x3x3_Relu6",
	"S259_Conv2d_256x128x1x1_Relu6",
	"S262_Conv2d_128x256x1x1_Relu6",
	"S265_Conv2d_128x1x3x3_Relu6",
	"S268_Conv2d_256x128x1x1_Relu6",
	"S271_Conv2d_64x256x1x1_Relu6",
	"S274_Conv2d_64x1x3x3_Relu6",
	"S277_Conv2d_128x64x1x1_Relu6",
	"S301_Conv2d_128x1x3x3_Relu6",
	"S335_Conv2d_24x128x1x1_Custom",
	"S356_Conv2d_128x1x3x3_Relu6",
	"S370_Conv2d_186x128x1x1",
	"S342_Conv2d_256x1x3x3_Relu6",
	"S343_Conv2d_24x256x1x1_Custom",
	"S354_Conv2d_256x1x3x3_Relu6",
	"S367_Conv2d_186x256x1x1",
	"S295_Conv2d_256x1x3x3_Relu6",
	"S331_Conv2d_24x256x1x1_Custom",
	"S352_Conv2d_256x1x3x3_Relu6",
	"S364_Conv2d_186x256x1x1",
	"S291_Conv2d_512x1x3x3_Relu6",
	"S328_Conv2d_24x512x1x1_Custom",
	"S340_Conv2d_512x1x3x3_Relu6",
	"S361_Conv2d_186x512x1x1",
	"S287_Conv2d_480x1x3x3_Relu6",
	"S325_Conv2d_24x480x1x1_Custom",
	"S338_Conv2d_480x1x3x3_Relu6",
	"S358_Conv2d_186x480x1x1",
	"S178_Op__head_regression_head_module_list_0_module_list_0_0_module_list_0_0_0_Conv_fusion_qin0",
	"S280_Conv2d_672x1x3x3_Relu6",
	"S283_Conv2d_24x672x1x1_Custom",
	"S346_Op__Split",
	"S382_Op_expr_0",
	"S376_Op_expr_1",
	"S179_Op__head_classification_head_module_list_0_module_list_0_0_module_list_0_0_0_Conv_fusion_qin0",
	"S321_Conv2d_672x1x3x3_Relu6",
	"S322_Conv2d_186x672x1x1",
	"S373_SoftMax",
	"IO_Wait",
};
unsigned char * __restrict__ Input_1;
unsigned char * __restrict__ Output_1;
unsigned char * __restrict__ Output_2;
unsigned char * __restrict__ Output_3;
unsigned char * __restrict__ Output_4;
signed short * __restrict__ Output_5;
int Mobv3SSDLiteCNN(
)

{
	unsigned int Start_IO;
	AT_GraphPerf_CNN_Total = gap_cl_readhwtimer() - AT_GraphPerf_CNN_Total;
	AT_DEFAULTRAM_CL_EVENT _UchanHR0, *UchanHR0 = &_UchanHR0;
	AT_DEFAULTRAM_CL_EVENT _UchanHR1, *UchanHR1 = &_UchanHR1;
	AT_DEFAULTRAM_CL_EVENT _UchanHR2, *UchanHR2 = &_UchanHR2;
	AT_DEFAULTRAM_CL_EVENT _UchanHR3, *UchanHR3 = &_UchanHR3;
	AT_DEFAULTRAM_CL_EVENT _UchanHR4, *UchanHR4 = &_UchanHR4;
	AT_DEFAULTRAM_CL_EVENT _UchanHR5, *UchanHR5 = &_UchanHR5;
	AT_DEFAULTRAM_CL_EVENT _UchanHR6, *UchanHR6 = &_UchanHR6;
	AT_DEFAULTRAM_CL_EVENT _UchanHR7, *UchanHR7 = &_UchanHR7;
	AT_DEFAULTRAM_CL_EVENT _UchanHR8, *UchanHR8 = &_UchanHR8;
	AT_DEFAULTRAM_CL_EVENT _UchanHR9, *UchanHR9 = &_UchanHR9;
	AT_DEFAULTRAM_CL_EVENT _UchanHR10, *UchanHR10 = &_UchanHR10;
	AT_DEFAULTRAM_CL_EVENT _UchanHR11, *UchanHR11 = &_UchanHR11;
	AT_DEFAULTRAM_CL_EVENT _UchanHR12, *UchanHR12 = &_UchanHR12;
	AT_DEFAULTRAM_CL_EVENT _UchanHR13, *UchanHR13 = &_UchanHR13;
	AT_DEFAULTRAM_CL_EVENT _UchanHR14, *UchanHR14 = &_UchanHR14;
	AT_DEFAULTRAM_CL_EVENT _UchanHR15, *UchanHR15 = &_UchanHR15;
	AT_DEFAULTRAM_CL_EVENT _UchanHR16, *UchanHR16 = &_UchanHR16;
	AT_DEFAULTRAM_CL_EVENT _UchanHR17, *UchanHR17 = &_UchanHR17;
	AT_DEFAULTRAM_CL_EVENT _UchanHR18, *UchanHR18 = &_UchanHR18;
	AT_DEFAULTRAM_CL_EVENT _UchanHR19, *UchanHR19 = &_UchanHR19;
	AT_DEFAULTRAM_CL_EVENT _UchanHR20, *UchanHR20 = &_UchanHR20;
	AT_GraphPerf[0] = gap_cl_readhwtimer();
	AT_GraphPerf[149] = 0;
	S3_Conv2d_16x3x3x3_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+133328)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+179712)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+180436)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180452)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180256)) /* Infos */
	);
	AT_GraphPerf[0] = gap_cl_readhwtimer() - AT_GraphPerf[0];
	AT_GraphPerf[1] = gap_cl_readhwtimer();
	S6_Conv2d_16x1x3x3_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+179088)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+179776)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+180468)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180484)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180276)) /* Infos */
	);
	AT_GraphPerf[1] = gap_cl_readhwtimer() - AT_GraphPerf[1];
	AT_GraphPerf[2] = gap_cl_readhwtimer();
	S9_Conv2d_16x16x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+178320)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+179840)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+389120)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+180500)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180516)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180296)) /* Infos */
	);
	AT_GraphPerf[2] = gap_cl_readhwtimer() - AT_GraphPerf[2];
	AT_GraphPerf[3] = gap_cl_readhwtimer();
	S10_MatAdd_128x160x16(
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+389120)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+61440)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180532)) /* Infos */
	);
	AT_GraphPerf[3] = gap_cl_readhwtimer() - AT_GraphPerf[3];
	AT_GraphPerf[4] = gap_cl_readhwtimer();
	S13_Conv2d_64x16x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+61440)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+175424)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+178576)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+179904)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+179968)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180316)) /* Infos */
	);
	AT_GraphPerf[4] = gap_cl_readhwtimer() - AT_GraphPerf[4];
	AT_GraphPerf[5] = gap_cl_readhwtimer();
	S16_Conv2d_64x1x3x3_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+177168)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+178832)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+180032)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180096)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180336)) /* Infos */
	);
	AT_GraphPerf[5] = gap_cl_readhwtimer() - AT_GraphPerf[5];
	AT_GraphPerf[6] = gap_cl_readhwtimer();
	S19_Conv2d_24x64x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+173888)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+179232)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+180160)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180184)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180356)) /* Infos */
	);
	AT_GraphPerf[6] = gap_cl_readhwtimer() - AT_GraphPerf[6];
	AT_GraphPerf[7] = gap_cl_readhwtimer();
	S22_Conv2d_72x24x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+135632)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+177744)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+179424)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+179496)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180376)) /* Infos */
	);
	AT_GraphPerf[7] = gap_cl_readhwtimer() - AT_GraphPerf[7];
	AT_GraphPerf[8] = gap_cl_readhwtimer();
	S25_Conv2d_72x1x3x3_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+176448)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+178032)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+491520)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+179568)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+179640)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180396)) /* Infos */
	);
	AT_GraphPerf[8] = gap_cl_readhwtimer() - AT_GraphPerf[8];
	/* Moving S29_Infos (1/1), size 14 from DefaultRam at 2570612 to (size 14) L2 at 535596 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570612), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 245760), 14, 0, UchanHR0);
	AT_GraphPerf[9] = gap_cl_readhwtimer();
	S28_Conv2d_24x72x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+491520)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+162368)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+179328)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+180208)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180232)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+180416)) /* Infos */
	);
	AT_GraphPerf[9] = gap_cl_readhwtimer() - AT_GraphPerf[9];
	/* Moving Constant_onnx__conv_1414 (1/1), size 288 from DefaultRam at 2549000 to (size 288) L2 at 781356 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2549000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 491520), 288, 0, UchanHR1);
	/* Moving S32_Mul_scale (1/1), size 72 from DefaultRam at 2567560 to (size 72) L2 at 781644 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567560), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 491808), 72, 0, UchanHR2);
	/* Moving S32_Mul_shift (1/1), size 72 from DefaultRam at 2567632 to (size 72) L2 at 781716 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567632), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 491880), 72, 0, UchanHR3);
	/* Moving S32_Infos (1/1), size 20 from DefaultRam at 2568952 to (size 20) L2 at 781788 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568952), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 491952), 20, 0, UchanHR4);
	/* Moving S33_Infos (1/1), size 8 from DefaultRam at 2570996 to (size 8) L2 at 1029364 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570996), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 739528), 8, 0, UchanHR5);
	/* Moving _backbone_features_0_features_0_4_block_block_1_block_1_0_conv_weights (1/1), size 1800 from DefaultRam at 2481712 to (size 1800) L2 at 1027116 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2481712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 737280), 1800, 0, UchanHR6);
	/* Moving Constant_onnx__conv_1417 (1/1), size 288 from DefaultRam at 2549288 to (size 288) L2 at 1028916 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2549288), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 739080), 288, 0, UchanHR7);
	/* Moving S36_Mul_scale (1/1), size 72 from DefaultRam at 2567704 to (size 72) L2 at 1029204 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567704), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 739368), 72, 0, UchanHR8);
	/* Moving S36_Mul_shift (1/1), size 72 from DefaultRam at 2567776 to (size 72) L2 at 1029276 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567776), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 739440), 72, 0, UchanHR9);
	/* Moving S36_Infos (1/1), size 13 from DefaultRam at 2570628 to (size 13) L2 at 1029348 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570628), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 739512), 13, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S29_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[10] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[10] - Start_IO;
	S29_MatAdd_64x80x24(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+122880)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+368640)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+245760)) /* Infos */
	);
	AT_GraphPerf[10] = gap_cl_readhwtimer() - AT_GraphPerf[10];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1414 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S32_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S32_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S32_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[11] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[11] - Start_IO;
	S32_Conv2d_72x24x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+368640)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+137936)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+491520)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+491808)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+491880)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+491952)) /* Infos */
	);
	AT_GraphPerf[11] = gap_cl_readhwtimer() - AT_GraphPerf[11];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S33_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[12] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[12] - Start_IO;
	S33_Op__backbone_features_0_features_0_4_block_block_1_block_1_0_Conv_fusion_qin0(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+368640)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+739528)) /* Infos */
	);
	AT_GraphPerf[12] = gap_cl_readhwtimer() - AT_GraphPerf[12];
	/* Moving S38_Infos (1/1), size 13 from DefaultRam at 2570644 to (size 13) L2 at 474228 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570644), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 184392), 13, 0, UchanHR0);
	/* Moving S40_Infos (1/1), size 8 from DefaultRam at 2571004 to (size 8) L2 at 474244 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571004), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 184408), 8, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_4_block_block_1_block_1_0_conv_weights using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of Constant_onnx__conv_1417 using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S36_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S36_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S36_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[13] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[13] - Start_IO;
	S36_Conv2d_72x5x5x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+368640)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+737280)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+739080)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+739368)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+739440)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+739512)) /* Infos */
	);
	AT_GraphPerf[13] = gap_cl_readhwtimer() - AT_GraphPerf[13];
	AT_GraphPerf[14] = gap_cl_readhwtimer();
	S37_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)) /* Out */
	);
	AT_GraphPerf[14] = gap_cl_readhwtimer() - AT_GraphPerf[14];
	/* Moving S50_Mul_shift (1/1), size 40 from DefaultRam at 2568288 to (size 40) L2 at 474428 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568288), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 184592), 40, 0, UchanHR2);
	/* Moving S50_Infos (1/1), size 20 from DefaultRam at 2569012 to (size 20) L2 at 474468 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569012), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 184632), 20, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S38_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[15] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[15] - Start_IO;
	S38_Op__backbone_features_0_features_0_4_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184320)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184392)) /* Infos */
	);
	AT_GraphPerf[15] = gap_cl_readhwtimer() - AT_GraphPerf[15];
	/* Moving Constant_model_backbone_features_0_4_block_2_fc1_bias (1/1), size 96 from DefaultRam at 2565768 to (size 96) L2 at 382108 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565768), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92272), 96, 0, UchanHR0);
	/* Moving S43_Mul_scale (1/1), size 24 from DefaultRam at 2568616 to (size 24) L2 at 382204 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568616), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92368), 24, 0, UchanHR4);
	/* Moving S43_Mul_shift (1/1), size 24 from DefaultRam at 2568640 to (size 24) L2 at 382228 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568640), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92392), 24, 0, UchanHR5);
	/* Moving S43_Infos (1/1), size 20 from DefaultRam at 2568972 to (size 20) L2 at 382252 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568972), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92416), 20, 0, UchanHR6);
	/* Moving S46_Mul_scale (1/1), size 72 from DefaultRam at 2567848 to (size 72) L2 at 382396 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567848), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92560), 72, 0, UchanHR7);
	/* Moving S46_Mul_shift (1/1), size 72 from DefaultRam at 2567920 to (size 72) L2 at 382468 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92632), 72, 0, UchanHR8);
	/* Moving S46_Infos (1/1), size 20 from DefaultRam at 2568992 to (size 20) L2 at 382540 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568992), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 92704), 20, 0, UchanHR9);
	/* Moving Constant_onnx__conv_1423 (1/1), size 480 from DefaultRam at 2530024 to (size 480) L2 at 494636 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2530024), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 204800), 480, 0, UchanHR10);
	/* Moving S53_Mul_scale (1/1), size 120 from DefaultRam at 2563160 to (size 120) L2 at 495116 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563160), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205280), 120, 0, UchanHR11);
	/* Moving S53_Mul_shift (1/1), size 120 from DefaultRam at 2563280 to (size 120) L2 at 495236 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563280), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205400), 120, 0, UchanHR12);
	/* Moving S53_Infos (1/1), size 20 from DefaultRam at 2569032 to (size 20) L2 at 495356 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205520), 20, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S40_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[16] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[16] - Start_IO;
	S40_Op__backbone_features_0_features_0_4_block_block_2_fc1_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184320)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184408)) /* Infos */
	);
	AT_GraphPerf[16] = gap_cl_readhwtimer() - AT_GraphPerf[16];
	/* Moving Constant_onnx__conv_1420 (1/1), size 160 from DefaultRam at 2560632 to (size 160) L2 at 474228 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560632), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 184392), 160, 0, UchanHR1);
	/* Moving S54_Infos (1/1), size 8 from DefaultRam at 2571012 to (size 8) L2 at 648972 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571012), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 359136), 8, 0, UchanHR14);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_4_block_2_fc1_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S43_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S43_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S43_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[17] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[17] - Start_IO;
	S43_Conv2d_24x72x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+164288)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92272)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92240)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92368)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92392)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92416)) /* Infos */
	);
	AT_GraphPerf[17] = gap_cl_readhwtimer() - AT_GraphPerf[17];
	/* Moving Constant_onnx__conv_1426 (1/1), size 480 from DefaultRam at 2530504 to (size 480) L2 at 648236 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2530504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358400), 480, 0, UchanHR0);
	/* Moving S57_Mul_scale (1/1), size 120 from DefaultRam at 2563400 to (size 120) L2 at 648716 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358880), 120, 0, UchanHR4);
	/* Moving S57_Mul_shift (1/1), size 120 from DefaultRam at 2563520 to (size 120) L2 at 648836 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 359000), 120, 0, UchanHR5);
	/* Moving S57_Infos (1/1), size 13 from DefaultRam at 2570660 to (size 13) L2 at 648956 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570660), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 359120), 13, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S46_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S46_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S46_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[18] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[18] - Start_IO;
	S46_Conv2d_72x24x1x1_Hsigmoid(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92240)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+140240)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2549576)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184320)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92560)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92632)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92704)) /* Infos */
	);
	AT_GraphPerf[18] = gap_cl_readhwtimer() - AT_GraphPerf[18];
	AT_GraphPerf[19] = gap_cl_readhwtimer();
	S47_Op_expr_16(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* expr_16_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184320)), /* expr_16_in_1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)) /* expr_16_out_0 */
	);
	AT_GraphPerf[19] = gap_cl_readhwtimer() - AT_GraphPerf[19];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1420 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S50_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S50_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[20] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[20] - Start_IO;
	S50_Conv2d_40x72x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+92160)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+84096)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184392)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+289796)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184592)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+184632)) /* Infos */
	);
	AT_GraphPerf[20] = gap_cl_readhwtimer() - AT_GraphPerf[20];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1423 using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S53_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S53_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S53_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[21] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[21] - Start_IO;
	S53_Conv2d_120x40x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+24288)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205280)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205400)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205520)) /* Infos */
	);
	AT_GraphPerf[21] = gap_cl_readhwtimer() - AT_GraphPerf[21];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S54_Infos using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	AT_GraphPerf[22] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[22] - Start_IO;
	S54_Op__backbone_features_0_features_0_5_block_block_1_block_1_0_Conv_fusion_qin0(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+359136)) /* Infos */
	);
	AT_GraphPerf[22] = gap_cl_readhwtimer() - AT_GraphPerf[22];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1426 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S57_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S57_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S57_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[23] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[23] - Start_IO;
	S57_Conv2d_120x5x5x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+90368)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358880)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+359000)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+359120)) /* Infos */
	);
	AT_GraphPerf[23] = gap_cl_readhwtimer() - AT_GraphPerf[23];
	/* Moving S59_Infos (1/1), size 13 from DefaultRam at 2570676 to (size 13) L2 at 648356 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570676), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358520), 13, 0, UchanHR0);
	/* Moving S61_Infos (1/1), size 8 from DefaultRam at 2571020 to (size 8) L2 at 648372 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571020), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358536), 8, 0, UchanHR1);
	AT_GraphPerf[24] = gap_cl_readhwtimer();
	S58_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)) /* Out */
	);
	AT_GraphPerf[24] = gap_cl_readhwtimer() - AT_GraphPerf[24];
	/* Moving S71_Mul_scale (1/1), size 40 from DefaultRam at 2568328 to (size 40) L2 at 648516 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568328), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358680), 40, 0, UchanHR2);
	/* Moving S71_Mul_shift (1/1), size 40 from DefaultRam at 2568368 to (size 40) L2 at 648556 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568368), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358720), 40, 0, UchanHR3);
	/* Moving S71_Infos (1/1), size 20 from DefaultRam at 2569092 to (size 20) L2 at 648596 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569092), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358760), 20, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S59_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[25] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[25] - Start_IO;
	S59_Op__backbone_features_0_features_0_5_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358520)) /* Infos */
	);
	AT_GraphPerf[25] = gap_cl_readhwtimer() - AT_GraphPerf[25];
	/* Moving Constant_model_backbone_features_0_5_block_2_fc1_bias (1/1), size 128 from DefaultRam at 2561112 to (size 128) L2 at 495276 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561112), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205440), 128, 0, UchanHR0);
	/* Moving S64_Mul_scale (1/1), size 32 from DefaultRam at 2568488 to (size 32) L2 at 495644 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205808), 32, 0, UchanHR5);
	/* Moving S64_Mul_shift (1/1), size 32 from DefaultRam at 2568520 to (size 32) L2 at 495676 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205840), 32, 0, UchanHR6);
	/* Moving S64_Infos (1/1), size 20 from DefaultRam at 2569052 to (size 20) L2 at 495708 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569052), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205872), 20, 0, UchanHR7);
	/* Moving Constant_model_backbone_features_0_5_block_2_fc2_bias (1/1), size 480 from DefaultRam at 2530984 to (size 480) L2 at 494796 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2530984), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 204960), 480, 0, UchanHR8);
	/* Moving S67_Mul_scale (1/1), size 120 from DefaultRam at 2563640 to (size 120) L2 at 495404 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563640), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205568), 120, 0, UchanHR9);
	/* Moving S67_Mul_shift (1/1), size 120 from DefaultRam at 2563760 to (size 120) L2 at 495524 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205688), 120, 0, UchanHR10);
	/* Moving S67_Infos (1/1), size 20 from DefaultRam at 2569072 to (size 20) L2 at 495728 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205892), 20, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S61_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[26] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[26] - Start_IO;
	S61_Op__backbone_features_0_features_0_5_block_block_2_fc1_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358536)) /* Infos */
	);
	AT_GraphPerf[26] = gap_cl_readhwtimer() - AT_GraphPerf[26];
	/* Moving Constant_onnx__conv_1429 (1/1), size 160 from DefaultRam at 2560792 to (size 160) L2 at 648356 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560792), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358520), 160, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_5_block_2_fc1_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S64_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S64_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S64_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[27] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[27] - Start_IO;
	S64_Conv2d_32x120x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+68224)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205440)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204928)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205808)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205840)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205872)) /* Infos */
	);
	AT_GraphPerf[27] = gap_cl_readhwtimer() - AT_GraphPerf[27];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_5_block_2_fc2_bias using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S67_Mul_scale using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S67_Mul_shift using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S67_Infos using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	AT_GraphPerf[28] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[28] - Start_IO;
	S67_Conv2d_120x32x1x1_Hsigmoid(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204928)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+76416)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204960)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205568)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205688)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205892)) /* Infos */
	);
	AT_GraphPerf[28] = gap_cl_readhwtimer() - AT_GraphPerf[28];
	/* Moving Constant_onnx__conv_1435 (1/1), size 480 from DefaultRam at 2531944 to (size 480) L2 at 801836 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2531944), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 512000), 480, 0, UchanHR0);
	/* Moving S79_Mul_scale (1/1), size 120 from DefaultRam at 2564120 to (size 120) L2 at 802316 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564120), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 512480), 120, 0, UchanHR5);
	/* Moving S79_Mul_shift (1/1), size 120 from DefaultRam at 2564240 to (size 120) L2 at 802436 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 512600), 120, 0, UchanHR6);
	/* Moving S79_Infos (1/1), size 13 from DefaultRam at 2570708 to (size 13) L2 at 802556 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570708), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 512720), 13, 0, UchanHR7);
	AT_GraphPerf[29] = gap_cl_readhwtimer();
	S68_Op_expr_17(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* expr_17_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* expr_17_in_1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)) /* expr_17_out_0 */
	);
	AT_GraphPerf[29] = gap_cl_readhwtimer() - AT_GraphPerf[29];
	/* Moving S72_Infos (1/1), size 14 from DefaultRam at 2570692 to (size 14) L2 at 392236 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570692), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 102400), 14, 0, UchanHR8);
	/* Moving S76_Infos (1/1), size 8 from DefaultRam at 2571028 to (size 8) L2 at 648236 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571028), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358400), 8, 0, UchanHR9);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1429 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S71_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S71_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S71_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[30] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[30] - Start_IO;
	S71_Conv2d_40x120x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+35808)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358520)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358680)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358720)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358760)) /* Infos */
	);
	AT_GraphPerf[30] = gap_cl_readhwtimer() - AT_GraphPerf[30];
	/* Moving Constant_onnx__conv_1432 (1/1), size 480 from DefaultRam at 2531464 to (size 480) L2 at 494636 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2531464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 204800), 480, 0, UchanHR1);
	/* Moving S75_Mul_scale (1/1), size 120 from DefaultRam at 2563880 to (size 120) L2 at 495116 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205280), 120, 0, UchanHR2);
	/* Moving S75_Mul_shift (1/1), size 120 from DefaultRam at 2564000 to (size 120) L2 at 495236 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205400), 120, 0, UchanHR3);
	/* Moving S75_Infos (1/1), size 20 from DefaultRam at 2569112 to (size 20) L2 at 495356 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569112), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 205520), 20, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S72_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[31] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[31] - Start_IO;
	S72_MatAdd_32x40x40(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+102400)) /* Infos */
	);
	AT_GraphPerf[31] = gap_cl_readhwtimer() - AT_GraphPerf[31];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1432 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S75_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S75_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S75_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[32] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[32] - Start_IO;
	S75_Conv2d_120x40x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+30048)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205280)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205400)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+205520)) /* Infos */
	);
	AT_GraphPerf[32] = gap_cl_readhwtimer() - AT_GraphPerf[32];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S76_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[33] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[33] - Start_IO;
	S76_Op__backbone_features_0_features_0_6_block_block_1_block_1_0_Conv_fusion_qin0(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)) /* Infos */
	);
	AT_GraphPerf[33] = gap_cl_readhwtimer() - AT_GraphPerf[33];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1435 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S79_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S79_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S79_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[34] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[34] - Start_IO;
	S79_Conv2d_120x5x5x1_Relu(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+93368)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+512000)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+512480)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+512600)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+512720)) /* Infos */
	);
	AT_GraphPerf[34] = gap_cl_readhwtimer() - AT_GraphPerf[34];
	/* Moving S81_Infos (1/1), size 13 from DefaultRam at 2570724 to (size 13) L2 at 494756 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570724), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 204920), 13, 0, UchanHR0);
	/* Moving S83_Infos (1/1), size 8 from DefaultRam at 2571036 to (size 8) L2 at 494772 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571036), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 204936), 8, 0, UchanHR1);
	AT_GraphPerf[35] = gap_cl_readhwtimer();
	S80_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* Out */
	);
	AT_GraphPerf[35] = gap_cl_readhwtimer() - AT_GraphPerf[35];
	/* Moving Constant_onnx__conv_1438 (1/1), size 160 from DefaultRam at 2560952 to (size 160) L2 at 545836 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560952), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 256000), 160, 0, UchanHR2);
	/* Moving S93_Mul_scale (1/1), size 40 from DefaultRam at 2568408 to (size 40) L2 at 545996 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568408), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 256160), 40, 0, UchanHR3);
	/* Moving S93_Mul_shift (1/1), size 40 from DefaultRam at 2568448 to (size 40) L2 at 546036 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568448), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 256200), 40, 0, UchanHR4);
	/* Moving S93_Infos (1/1), size 20 from DefaultRam at 2569172 to (size 20) L2 at 546076 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569172), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 256240), 20, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S81_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[36] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[36] - Start_IO;
	S81_Op__backbone_features_0_features_0_6_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204920)) /* Infos */
	);
	AT_GraphPerf[36] = gap_cl_readhwtimer() - AT_GraphPerf[36];
	/* Moving Constant_model_backbone_features_0_6_block_2_fc1_bias (1/1), size 128 from DefaultRam at 2561240 to (size 128) L2 at 290476 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 640), 128, 0, UchanHR0);
	/* Moving S86_Mul_scale (1/1), size 32 from DefaultRam at 2568552 to (size 32) L2 at 290844 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568552), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1008), 32, 0, UchanHR6);
	/* Moving S86_Mul_shift (1/1), size 32 from DefaultRam at 2568584 to (size 32) L2 at 290876 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568584), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1040), 32, 0, UchanHR7);
	/* Moving S86_Infos (1/1), size 20 from DefaultRam at 2569132 to (size 20) L2 at 290908 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569132), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1072), 20, 0, UchanHR8);
	/* Moving Constant_model_backbone_features_0_6_block_2_fc2_bias (1/1), size 480 from DefaultRam at 2532424 to (size 480) L2 at 289996 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2532424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 160), 480, 0, UchanHR9);
	/* Moving S89_Mul_scale (1/1), size 120 from DefaultRam at 2564360 to (size 120) L2 at 290604 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564360), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 768), 120, 0, UchanHR10);
	/* Moving S89_Mul_shift (1/1), size 120 from DefaultRam at 2564480 to (size 120) L2 at 290724 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 888), 120, 0, UchanHR11);
	/* Moving S89_Infos (1/1), size 20 from DefaultRam at 2569152 to (size 20) L2 at 290928 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569152), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1092), 20, 0, UchanHR12);
	/* Moving S94_Infos (1/1), size 14 from DefaultRam at 2570740 to (size 14) L2 at 546096 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570740), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 256260), 14, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S83_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[37] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[37] - Start_IO;
	S83_Op__backbone_features_0_features_0_6_block_block_2_fc1_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204936)) /* Infos */
	);
	AT_GraphPerf[37] = gap_cl_readhwtimer() - AT_GraphPerf[37];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_6_block_2_fc1_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S86_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S86_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S86_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[38] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[38] - Start_IO;
	S86_Conv2d_32x120x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+72320)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+640)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+128)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1008)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1040)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1072)) /* Infos */
	);
	AT_GraphPerf[38] = gap_cl_readhwtimer() - AT_GraphPerf[38];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_6_block_2_fc2_bias using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S89_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S89_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S89_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[39] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[39] - Start_IO;
	S89_Conv2d_120x32x1x1_Hsigmoid(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+128)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+80256)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+160)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+768)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+888)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1092)) /* Infos */
	);
	AT_GraphPerf[39] = gap_cl_readhwtimer() - AT_GraphPerf[39];
	AT_GraphPerf[40] = gap_cl_readhwtimer();
	S90_Op_expr_18(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* expr_18_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* expr_18_in_1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* expr_18_out_0 */
	);
	AT_GraphPerf[40] = gap_cl_readhwtimer() - AT_GraphPerf[40];
	/* Moving _backbone_features_0_features_0_7_block_block_0_block_0_0_conv_weights (1/1), size 11520 from DefaultRam at 2427104 to (size 11520) L2 at 648236 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2427104), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358400), 11520, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1441 (1/1), size 960 from DefaultRam at 2499768 to (size 960) L2 at 659756 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2499768), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 369920), 960, 0, UchanHR1);
	/* Moving S97_Mul_scale (1/1), size 240 from DefaultRam at 2554472 to (size 240) L2 at 660716 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2554472), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 370880), 240, 0, UchanHR6);
	/* Moving S97_Mul_shift (1/1), size 240 from DefaultRam at 2554712 to (size 240) L2 at 660956 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2554712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 371120), 240, 0, UchanHR7);
	/* Moving S97_Infos (1/1), size 20 from DefaultRam at 2569192 to (size 20) L2 at 661196 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 371360), 20, 0, UchanHR8);
	/* Moving Constant_onnx__conv_1444 (1/1), size 960 from DefaultRam at 2500728 to (size 960) L2 at 693036 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2500728), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 403200), 960, 0, UchanHR9);
	/* Moving S100_Mul_scale (1/1), size 240 from DefaultRam at 2554952 to (size 240) L2 at 694316 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2554952), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 404480), 240, 0, UchanHR10);
	/* Moving S100_Mul_shift (1/1), size 240 from DefaultRam at 2555192 to (size 240) L2 at 694556 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 404720), 240, 0, UchanHR11);
	/* Moving S100_Infos (1/1), size 20 from DefaultRam at 2569212 to (size 20) L2 at 694956 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569212), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 405120), 20, 0, UchanHR12);
	/* Moving _backbone_features_0_features_0_7_block_block_2_block_2_0_conv_weights (1/1), size 19200 from DefaultRam at 2229504 to (size 19200) L2 at 673836 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2229504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 384000), 19200, 0, UchanHR14);
	/* Moving Constant_onnx__conv_1447 (1/1), size 320 from DefaultRam at 2546760 to (size 320) L2 at 693996 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2546760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 404160), 320, 0, UchanHR15);
	/* Moving S103_Mul_scale (1/1), size 80 from DefaultRam at 2566440 to (size 80) L2 at 694796 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566440), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 404960), 80, 0, UchanHR16);
	/* Moving S103_Mul_shift (1/1), size 80 from DefaultRam at 2566520 to (size 80) L2 at 694876 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 405040), 80, 0, UchanHR17);
	/* Moving S103_Infos (1/1), size 20 from DefaultRam at 2569232 to (size 20) L2 at 694976 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569232), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 405140), 20, 0, UchanHR18);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1438 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S93_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S93_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S93_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[41] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[41] - Start_IO;
	S93_Conv2d_40x120x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+40928)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+256000)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+256160)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+256200)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+256240)) /* Infos */
	);
	AT_GraphPerf[41] = gap_cl_readhwtimer() - AT_GraphPerf[41];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S94_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[42] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[42] - Start_IO;
	S94_MatAdd_32x40x40(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+204800)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+256260)) /* Infos */
	);
	AT_GraphPerf[42] = gap_cl_readhwtimer() - AT_GraphPerf[42];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_7_block_block_0_block_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1441 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S97_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S97_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S97_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[43] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[43] - Start_IO;
	S97_Conv2d_240x40x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+369920)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+370880)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+371120)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+371360)) /* Infos */
	);
	AT_GraphPerf[43] = gap_cl_readhwtimer() - AT_GraphPerf[43];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1444 using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S100_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S100_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S100_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[44] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[44] - Start_IO;
	S100_Conv2d_240x1x3x3_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+154064)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+403200)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+404480)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+404720)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+405120)) /* Infos */
	);
	AT_GraphPerf[44] = gap_cl_readhwtimer() - AT_GraphPerf[44];
	/* Moving _backbone_features_0_features_0_8_block_block_0_block_0_0_conv_weights (1/1), size 16000 from DefaultRam at 2314656 to (size 16000) L2 at 379436 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2314656), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 89600), 16000, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1450 (1/1), size 800 from DefaultRam at 2501688 to (size 800) L2 at 395436 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2501688), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 105600), 800, 0, UchanHR1);
	/* Moving S106_Mul_scale (1/1), size 200 from DefaultRam at 2555432 to (size 200) L2 at 396236 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 106400), 200, 0, UchanHR2);
	/* Moving S106_Mul_shift (1/1), size 200 from DefaultRam at 2555632 to (size 200) L2 at 396436 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555632), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 106600), 200, 0, UchanHR3);
	/* Moving S106_Infos (1/1), size 20 from DefaultRam at 2569252 to (size 20) L2 at 396636 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569252), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 106800), 20, 0, UchanHR4);
	/* Moving _backbone_features_0_features_0_8_block_block_1_block_1_0_conv_weights (1/1), size 1872 from DefaultRam at 2479840 to (size 1872) L2 at 460076 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2479840), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 170240), 1872, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1453 (1/1), size 800 from DefaultRam at 2502488 to (size 800) L2 at 461948 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2502488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 172112), 800, 0, UchanHR6);
	/* Moving S109_Mul_scale (1/1), size 200 from DefaultRam at 2555832 to (size 200) L2 at 463068 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2555832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 173232), 200, 0, UchanHR7);
	/* Moving S109_Mul_shift (1/1), size 200 from DefaultRam at 2556032 to (size 200) L2 at 463268 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 173432), 200, 0, UchanHR8);
	/* Moving S109_Infos (1/1), size 20 from DefaultRam at 2569272 to (size 20) L2 at 463628 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 173792), 20, 0, UchanHR9);
	/* Moving _backbone_features_0_features_0_8_block_block_2_block_2_0_conv_weights (1/1), size 16640 from DefaultRam at 2265504 to (size 16640) L2 at 443436 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2265504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 153600), 16640, 0, UchanHR10);
	/* Moving Constant_onnx__conv_1456 (1/1), size 320 from DefaultRam at 2547080 to (size 320) L2 at 462748 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2547080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 172912), 320, 0, UchanHR11);
	/* Moving S112_Mul_scale (1/1), size 80 from DefaultRam at 2566600 to (size 80) L2 at 463468 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566600), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 173632), 80, 0, UchanHR12);
	/* Moving S112_Mul_shift (1/1), size 80 from DefaultRam at 2566680 to (size 80) L2 at 463548 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566680), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 173712), 80, 0, UchanHR13);
	/* Moving S112_Infos (1/1), size 20 from DefaultRam at 2569292 to (size 20) L2 at 463648 using event 19 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569292), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 173812), 20, 0, UchanHR19);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_7_block_block_2_block_2_0_conv_weights using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of Constant_onnx__conv_1447 using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S103_Mul_scale using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S103_Mul_shift using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S103_Infos using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	AT_GraphPerf[45] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[45] - Start_IO;
	S103_Conv2d_80x240x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+384000)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+404160)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+64000)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+404960)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+405040)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+405140)) /* Infos */
	);
	AT_GraphPerf[45] = gap_cl_readhwtimer() - AT_GraphPerf[45];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_8_block_block_0_block_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1450 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S106_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S106_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S106_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[46] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[46] - Start_IO;
	S106_Conv2d_200x80x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+64000)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+89600)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+105600)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+106400)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+106600)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+106800)) /* Infos */
	);
	AT_GraphPerf[46] = gap_cl_readhwtimer() - AT_GraphPerf[46];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_8_block_block_1_block_1_0_conv_weights using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of Constant_onnx__conv_1453 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S109_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S109_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S109_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[47] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[47] - Start_IO;
	S109_Conv2d_200x1x3x3_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+170240)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+172112)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+89600)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+173232)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+173432)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+173792)) /* Infos */
	);
	AT_GraphPerf[47] = gap_cl_readhwtimer() - AT_GraphPerf[47];
	/* Moving S113_Infos (1/1), size 14 from DefaultRam at 2570756 to (size 14) L2 at 315436 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570756), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 25600), 14, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1459 (1/1), size 736 from DefaultRam at 2507752 to (size 736) L2 at 348716 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2507752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58880), 736, 0, UchanHR1);
	/* Moving S116_Mul_scale (1/1), size 184 from DefaultRam at 2558488 to (size 184) L2 at 349452 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59616), 184, 0, UchanHR2);
	/* Moving S116_Mul_shift (1/1), size 184 from DefaultRam at 2558672 to (size 184) L2 at 349636 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558672), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59800), 184, 0, UchanHR3);
	/* Moving S116_Infos (1/1), size 20 from DefaultRam at 2569312 to (size 20) L2 at 349820 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569312), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 59984), 20, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_8_block_block_2_block_2_0_conv_weights using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of Constant_onnx__conv_1456 using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S112_Mul_scale using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S112_Mul_shift using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S112_Infos using event 19 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR19);
	AT_GraphPerf[48] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[48] - Start_IO;
	S112_Conv2d_80x200x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+89600)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+172912)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+173632)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+173712)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+173812)) /* Infos */
	);
	AT_GraphPerf[48] = gap_cl_readhwtimer() - AT_GraphPerf[48];
	/* Moving _backbone_features_0_features_0_9_block_block_0_block_0_0_conv_weights (1/1), size 14720 from DefaultRam at 2361376 to (size 14720) L2 at 379436 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2361376), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 89600), 14720, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1462 (1/1), size 736 from DefaultRam at 2508488 to (size 736) L2 at 450284 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2508488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 160448), 736, 0, UchanHR6);
	/* Moving S119_Mul_scale (1/1), size 184 from DefaultRam at 2558856 to (size 184) L2 at 451340 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558856), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161504), 184, 0, UchanHR7);
	/* Moving S119_Mul_shift (1/1), size 184 from DefaultRam at 2559040 to (size 184) L2 at 451524 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161688), 184, 0, UchanHR8);
	/* Moving S119_Infos (1/1), size 20 from DefaultRam at 2569332 to (size 20) L2 at 451868 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569332), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 162032), 20, 0, UchanHR9);
	/* Moving _backbone_features_0_features_0_9_block_block_2_block_2_0_conv_weights (1/1), size 15360 from DefaultRam at 2330656 to (size 15360) L2 at 433196 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2330656), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 143360), 15360, 0, UchanHR10);
	/* Moving Constant_onnx__conv_1465 (1/1), size 320 from DefaultRam at 2547400 to (size 320) L2 at 451020 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2547400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161184), 320, 0, UchanHR11);
	/* Moving S122_Mul_scale (1/1), size 80 from DefaultRam at 2566760 to (size 80) L2 at 451708 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161872), 80, 0, UchanHR12);
	/* Moving S122_Mul_shift (1/1), size 80 from DefaultRam at 2566840 to (size 80) L2 at 451788 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566840), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 161952), 80, 0, UchanHR13);
	/* Moving S122_Infos (1/1), size 20 from DefaultRam at 2569352 to (size 20) L2 at 451888 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569352), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 162052), 20, 0, UchanHR14);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S113_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[49] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[49] - Start_IO;
	S113_MatAdd_16x20x80(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+64000)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117760)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)) /* Infos */
	);
	AT_GraphPerf[49] = gap_cl_readhwtimer() - AT_GraphPerf[49];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_9_block_block_0_block_0_0_conv_weights using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of Constant_onnx__conv_1459 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S116_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S116_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S116_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[50] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[50] - Start_IO;
	S116_Conv2d_184x80x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117760)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+89600)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59616)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59800)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+59984)) /* Infos */
	);
	AT_GraphPerf[50] = gap_cl_readhwtimer() - AT_GraphPerf[50];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1462 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S119_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S119_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S119_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[51] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[51] - Start_IO;
	S119_Conv2d_184x1x3x3_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+288068)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+160448)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161504)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161688)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+162032)) /* Infos */
	);
	AT_GraphPerf[51] = gap_cl_readhwtimer() - AT_GraphPerf[51];
	/* Moving S123_Infos (1/1), size 14 from DefaultRam at 2570772 to (size 14) L2 at 315436 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570772), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 25600), 14, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_9_block_block_2_block_2_0_conv_weights using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of Constant_onnx__conv_1465 using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S122_Mul_scale using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S122_Mul_shift using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S122_Infos using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	AT_GraphPerf[52] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[52] - Start_IO;
	S122_Conv2d_80x184x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+143360)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161184)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161872)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+161952)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+162052)) /* Infos */
	);
	AT_GraphPerf[52] = gap_cl_readhwtimer() - AT_GraphPerf[52];
	/* Moving _backbone_features_0_features_0_10_block_block_0_block_0_0_conv_weights (1/1), size 14720 from DefaultRam at 2376096 to (size 14720) L2 at 348716 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2376096), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 58880), 14720, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1468 (1/1), size 736 from DefaultRam at 2509224 to (size 736) L2 at 363436 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2509224), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 73600), 736, 0, UchanHR2);
	/* Moving S126_Mul_scale (1/1), size 184 from DefaultRam at 2559224 to (size 184) L2 at 364172 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559224), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 74336), 184, 0, UchanHR3);
	/* Moving S126_Mul_shift (1/1), size 184 from DefaultRam at 2559408 to (size 184) L2 at 364356 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559408), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 74520), 184, 0, UchanHR4);
	/* Moving S126_Infos (1/1), size 20 from DefaultRam at 2569372 to (size 20) L2 at 364540 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569372), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 74704), 20, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S123_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[53] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[53] - Start_IO;
	S123_MatAdd_16x20x80(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117760)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+143360)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)) /* Infos */
	);
	AT_GraphPerf[53] = gap_cl_readhwtimer() - AT_GraphPerf[53];
	/* Moving _backbone_features_0_features_0_10_block_block_1_block_1_0_conv_weights (1/1), size 1728 from DefaultRam at 2485240 to (size 1728) L2 at 422956 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2485240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 133120), 1728, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1471 (1/1), size 736 from DefaultRam at 2509960 to (size 736) L2 at 424684 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2509960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 134848), 736, 0, UchanHR6);
	/* Moving S129_Mul_scale (1/1), size 184 from DefaultRam at 2559592 to (size 184) L2 at 425740 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559592), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 135904), 184, 0, UchanHR7);
	/* Moving S129_Mul_shift (1/1), size 184 from DefaultRam at 2559776 to (size 184) L2 at 425924 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559776), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 136088), 184, 0, UchanHR8);
	/* Moving S129_Infos (1/1), size 20 from DefaultRam at 2569392 to (size 20) L2 at 426268 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 136432), 20, 0, UchanHR9);
	/* Moving _backbone_features_0_features_0_10_block_block_2_block_2_0_conv_weights (1/1), size 15360 from DefaultRam at 2346016 to (size 15360) L2 at 407596 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2346016), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 117760), 15360, 0, UchanHR10);
	/* Moving Constant_onnx__conv_1474 (1/1), size 320 from DefaultRam at 2547720 to (size 320) L2 at 425420 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2547720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 135584), 320, 0, UchanHR11);
	/* Moving S132_Mul_scale (1/1), size 80 from DefaultRam at 2566920 to (size 80) L2 at 426108 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 136272), 80, 0, UchanHR12);
	/* Moving S132_Mul_shift (1/1), size 80 from DefaultRam at 2567000 to (size 80) L2 at 426188 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 136352), 80, 0, UchanHR13);
	/* Moving S132_Infos (1/1), size 20 from DefaultRam at 2569412 to (size 20) L2 at 426288 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569412), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 136452), 20, 0, UchanHR14);
	/* Moving S139_Mul_scale (1/1), size 480 from DefaultRam at 2533864 to (size 480) L2 at 597036 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2533864), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 307200), 480, 0, UchanHR15);
	/* Moving S139_Mul_shift (1/1), size 480 from DefaultRam at 2534344 to (size 480) L2 at 597516 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2534344), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 307680), 480, 0, UchanHR16);
	/* Moving S139_Infos (1/1), size 20 from DefaultRam at 2569452 to (size 20) L2 at 597996 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569452), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 308160), 20, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_10_block_block_0_block_0_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1468 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S126_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S126_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S126_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[54] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[54] - Start_IO;
	S126_Conv2d_184x80x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+143360)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+73600)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+74336)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+74520)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+74704)) /* Infos */
	);
	AT_GraphPerf[54] = gap_cl_readhwtimer() - AT_GraphPerf[54];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_10_block_block_1_block_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1471 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S129_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S129_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S129_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[55] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[55] - Start_IO;
	S129_Conv2d_184x1x3x3_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+133120)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+134848)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+135904)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+136088)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+136432)) /* Infos */
	);
	AT_GraphPerf[55] = gap_cl_readhwtimer() - AT_GraphPerf[55];
	/* Moving S133_Infos (1/1), size 14 from DefaultRam at 2570788 to (size 14) L2 at 422956 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570788), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 133120), 14, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_10_block_block_2_block_2_0_conv_weights using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of Constant_onnx__conv_1474 using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S132_Mul_scale using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S132_Mul_shift using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S132_Infos using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	AT_GraphPerf[56] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[56] - Start_IO;
	S132_Conv2d_80x184x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+58880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+117760)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+135584)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+136272)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+136352)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+136452)) /* Infos */
	);
	AT_GraphPerf[56] = gap_cl_readhwtimer() - AT_GraphPerf[56];
	/* Moving _backbone_features_0_features_0_11_block_block_0_block_0_0_conv_weights (1/1), size 38400 from DefaultRam at 1876992 to (size 38400) L2 at 341036 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1876992), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 51200), 38400, 0, UchanHR1);
	/* Moving S136_Mul_scale (1/1), size 480 from DefaultRam at 2532904 to (size 480) L2 at 379436 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2532904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 89600), 480, 0, UchanHR2);
	/* Moving S136_Mul_shift (1/1), size 480 from DefaultRam at 2533384 to (size 480) L2 at 379916 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2533384), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90080), 480, 0, UchanHR3);
	/* Moving S136_Infos (1/1), size 20 from DefaultRam at 2569432 to (size 20) L2 at 380396 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 90560), 20, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S133_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[57] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[57] - Start_IO;
	S133_MatAdd_16x20x80(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+143360)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+133120)) /* Infos */
	);
	AT_GraphPerf[57] = gap_cl_readhwtimer() - AT_GraphPerf[57];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_11_block_block_0_block_0_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S136_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S136_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S136_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[58] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[58] - Start_IO;
	S136_Conv2d_480x80x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+51200)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+166208)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+89600)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90080)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+90560)) /* Infos */
	);
	AT_GraphPerf[58] = gap_cl_readhwtimer() - AT_GraphPerf[58];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S139_Mul_scale using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S139_Mul_shift using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S139_Infos using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	AT_GraphPerf[59] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[59] - Start_IO;
	S139_Conv2d_480x1x3x3_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+55264)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+168128)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307680)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+308160)) /* Infos */
	);
	AT_GraphPerf[59] = gap_cl_readhwtimer() - AT_GraphPerf[59];
	/* Moving S141_Infos (1/1), size 13 from DefaultRam at 2570804 to (size 13) L2 at 597516 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570804), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 307680), 13, 0, UchanHR0);
	/* Moving S143_Infos (1/1), size 8 from DefaultRam at 2571044 to (size 8) L2 at 597532 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571044), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 307696), 8, 0, UchanHR1);
	AT_GraphPerf[60] = gap_cl_readhwtimer();
	S140_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)) /* Out */
	);
	AT_GraphPerf[60] = gap_cl_readhwtimer() - AT_GraphPerf[60];
	/* Moving _backbone_features_0_features_0_11_block_block_3_block_3_0_conv_weights (1/1), size 53760 from DefaultRam at 1674240 to (size 53760) L2 at 755756 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1674240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 465920), 53760, 0, UchanHR2);
	/* Moving Constant_onnx__conv_1483 (1/1), size 448 from DefaultRam at 2545864 to (size 448) L2 at 673644 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2545864), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 383808), 448, 0, UchanHR3);
	/* Moving S153_Mul_scale (1/1), size 112 from DefaultRam at 2565320 to (size 112) L2 at 674092 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 384256), 112, 0, UchanHR4);
	/* Moving S153_Mul_shift (1/1), size 112 from DefaultRam at 2565432 to (size 112) L2 at 674204 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 384368), 112, 0, UchanHR5);
	/* Moving S153_Infos (1/1), size 20 from DefaultRam at 2569512 to (size 20) L2 at 674316 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569512), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 384480), 20, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S141_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[61] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[61] - Start_IO;
	S141_Op__backbone_features_0_features_0_11_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307680)) /* Infos */
	);
	AT_GraphPerf[61] = gap_cl_readhwtimer() - AT_GraphPerf[61];
	/* Moving Constant_model_backbone_features_0_11_block_2_fc1_bias (1/1), size 480 from DefaultRam at 2534824 to (size 480) L2 at 501644 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2534824), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 211808), 480, 0, UchanHR0);
	/* Moving S146_Mul_scale (1/1), size 120 from DefaultRam at 2564600 to (size 120) L2 at 502124 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564600), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 212288), 120, 0, UchanHR7);
	/* Moving S146_Mul_shift (1/1), size 120 from DefaultRam at 2564720 to (size 120) L2 at 502244 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 212408), 120, 0, UchanHR8);
	/* Moving S146_Infos (1/1), size 20 from DefaultRam at 2569472 to (size 20) L2 at 502364 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569472), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 212528), 20, 0, UchanHR9);
	/* Moving S149_Mul_scale (1/1), size 480 from DefaultRam at 2535304 to (size 480) L2 at 505484 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2535304), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 215648), 480, 0, UchanHR10);
	/* Moving S149_Mul_shift (1/1), size 480 from DefaultRam at 2535784 to (size 480) L2 at 505964 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2535784), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 216128), 480, 0, UchanHR11);
	/* Moving S149_Infos (1/1), size 20 from DefaultRam at 2569492 to (size 20) L2 at 506444 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569492), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 216608), 20, 0, UchanHR12);
	/* Moving S156_Mul_scale (1/1), size 672 from DefaultRam at 2510696 to (size 672) L2 at 672300 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2510696), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 382464), 672, 0, UchanHR13);
	/* Moving S156_Mul_shift (1/1), size 672 from DefaultRam at 2511368 to (size 672) L2 at 672972 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2511368), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 383136), 672, 0, UchanHR14);
	/* Moving S156_Infos (1/1), size 20 from DefaultRam at 2569532 to (size 20) L2 at 674336 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569532), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 384500), 20, 0, UchanHR15);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S143_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[62] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[62] - Start_IO;
	S143_Op__backbone_features_0_features_0_11_block_block_2_fc1_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307696)) /* Infos */
	);
	AT_GraphPerf[62] = gap_cl_readhwtimer() - AT_GraphPerf[62];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_11_block_2_fc1_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S146_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S146_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S146_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[63] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[63] - Start_IO;
	S146_Conv2d_120x480x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+1501440)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+211808)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+154080)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+212288)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+212408)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+212528)) /* Infos */
	);
	AT_GraphPerf[63] = gap_cl_readhwtimer() - AT_GraphPerf[63];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S149_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S149_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S149_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[64] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[64] - Start_IO;
	S149_Conv2d_480x120x1x1_Hsigmoid(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+154080)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+1317120)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+170048)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215648)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+216128)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+216608)) /* Infos */
	);
	AT_GraphPerf[64] = gap_cl_readhwtimer() - AT_GraphPerf[64];
	AT_GraphPerf[65] = gap_cl_readhwtimer();
	S150_Op_expr_11(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* expr_11_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* expr_11_in_1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)) /* expr_11_out_0 */
	);
	AT_GraphPerf[65] = gap_cl_readhwtimer() - AT_GraphPerf[65];
	/* Moving _backbone_features_0_features_0_12_block_block_0_block_0_0_conv_weights (1/1), size 75264 from DefaultRam at 1025792 to (size 75264) L2 at 597036 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1025792), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 307200), 75264, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_11_block_block_3_block_3_0_conv_weights using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of Constant_onnx__conv_1483 using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S153_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S153_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S153_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[66] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[66] - Start_IO;
	S153_Conv2d_112x480x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+153600)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+383808)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+430080)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+384256)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+384368)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+384480)) /* Infos */
	);
	AT_GraphPerf[66] = gap_cl_readhwtimer() - AT_GraphPerf[66];
	/* Moving S159_Mul_scale (1/1), size 672 from DefaultRam at 2512040 to (size 672) L2 at 755756 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2512040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 465920), 672, 0, UchanHR1);
	/* Moving S159_Mul_shift (1/1), size 672 from DefaultRam at 2512712 to (size 672) L2 at 756428 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2512712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 466592), 672, 0, UchanHR2);
	/* Moving S159_Infos (1/1), size 20 from DefaultRam at 2569552 to (size 20) L2 at 757100 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569552), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 467264), 20, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_12_block_block_0_block_0_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S156_Mul_scale using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S156_Mul_shift using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S156_Infos using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	AT_GraphPerf[67] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[67] - Start_IO;
	S156_Conv2d_672x112x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+430080)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+307200)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+96368)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+382464)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+383136)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+384500)) /* Infos */
	);
	AT_GraphPerf[67] = gap_cl_readhwtimer() - AT_GraphPerf[67];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S159_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S159_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S159_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[68] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[68] - Start_IO;
	S159_Conv2d_672x1x3x3_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+6144)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+99056)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215040)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+466592)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+467264)) /* Infos */
	);
	AT_GraphPerf[68] = gap_cl_readhwtimer() - AT_GraphPerf[68];
	/* Moving S161_Infos (1/1), size 13 from DefaultRam at 2570820 to (size 13) L2 at 756428 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570820), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 466592), 13, 0, UchanHR0);
	/* Moving S163_Infos (1/1), size 8 from DefaultRam at 2571052 to (size 8) L2 at 756444 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571052), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 466608), 8, 0, UchanHR1);
	AT_GraphPerf[69] = gap_cl_readhwtimer();
	S160_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215040)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* Out */
	);
	AT_GraphPerf[69] = gap_cl_readhwtimer() - AT_GraphPerf[69];
	/* Moving Constant_onnx__conv_1492 (1/1), size 448 from DefaultRam at 2546312 to (size 448) L2 at 831692 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2546312), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 541856), 448, 0, UchanHR2);
	/* Moving S173_Mul_scale (1/1), size 112 from DefaultRam at 2565544 to (size 112) L2 at 832140 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565544), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 542304), 112, 0, UchanHR3);
	/* Moving S173_Mul_shift (1/1), size 112 from DefaultRam at 2565656 to (size 112) L2 at 832252 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565656), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 542416), 112, 0, UchanHR4);
	/* Moving S173_Infos (1/1), size 20 from DefaultRam at 2569612 to (size 20) L2 at 832364 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569612), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 542528), 20, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S161_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[70] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[70] - Start_IO;
	S161_Op__backbone_features_0_features_0_12_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+466592)) /* Infos */
	);
	AT_GraphPerf[70] = gap_cl_readhwtimer() - AT_GraphPerf[70];
	/* Moving Constant_model_backbone_features_0_12_block_2_fc1_bias (1/1), size 672 from DefaultRam at 2513384 to (size 672) L2 at 403580 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2513384), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 113744), 672, 0, UchanHR0);
	/* Moving S166_Mul_scale (1/1), size 168 from DefaultRam at 2559960 to (size 168) L2 at 405596 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2559960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 115760), 168, 0, UchanHR6);
	/* Moving S166_Mul_shift (1/1), size 168 from DefaultRam at 2560128 to (size 168) L2 at 405764 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560128), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 115928), 168, 0, UchanHR7);
	/* Moving S166_Infos (1/1), size 20 from DefaultRam at 2569572 to (size 20) L2 at 405932 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569572), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 116096), 20, 0, UchanHR8);
	/* Moving S169_Mul_scale (1/1), size 672 from DefaultRam at 2514056 to (size 672) L2 at 404252 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2514056), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 114416), 672, 0, UchanHR9);
	/* Moving S169_Mul_shift (1/1), size 672 from DefaultRam at 2514728 to (size 672) L2 at 404924 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2514728), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 115088), 672, 0, UchanHR10);
	/* Moving S169_Infos (1/1), size 20 from DefaultRam at 2569592 to (size 20) L2 at 405952 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569592), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 116116), 20, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S163_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[71] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[71] - Start_IO;
	S163_Op__backbone_features_0_features_0_12_block_block_2_fc1_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+466608)) /* Infos */
	);
	AT_GraphPerf[71] = gap_cl_readhwtimer() - AT_GraphPerf[71];
	/* Moving _backbone_features_0_features_0_12_block_block_3_block_3_0_conv_weights (1/1), size 75264 from DefaultRam at 1101056 to (size 75264) L2 at 756428 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1101056), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 466592), 75264, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_0_12_block_2_fc1_bias using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S166_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S166_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S166_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[72] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[72] - Start_IO;
	S166_Conv2d_168x672x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+615488)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+113744)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+672)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+115760)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+115928)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+116096)) /* Infos */
	);
	AT_GraphPerf[72] = gap_cl_readhwtimer() - AT_GraphPerf[72];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S169_Mul_scale using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S169_Mul_shift using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S169_Infos using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	AT_GraphPerf[73] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[73] - Start_IO;
	S169_Conv2d_672x168x1x1_Hsigmoid(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+672)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+378944)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+101744)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+114416)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+115088)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+116116)) /* Infos */
	);
	AT_GraphPerf[73] = gap_cl_readhwtimer() - AT_GraphPerf[73];
	AT_GraphPerf[74] = gap_cl_readhwtimer();
	S170_Op_expr_14(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* expr_14_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215040)), /* expr_14_in_1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* expr_14_out_0 */
	);
	AT_GraphPerf[74] = gap_cl_readhwtimer() - AT_GraphPerf[74];
	/* Moving S174_Infos (1/1), size 14 from DefaultRam at 2570836 to (size 14) L2 at 615980 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570836), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 326144), 14, 0, UchanHR0);
	/* Moving _backbone_features_0_features_0_13_features_0_13_0_conv_weights (1/1), size 75264 from DefaultRam at 1176320 to (size 75264) L2 at 540716 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1176320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 250880), 75264, 0, UchanHR6);
	/* Moving S177_Mul_scale (1/1), size 672 from DefaultRam at 2515400 to (size 672) L2 at 632780 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2515400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 342944), 672, 0, UchanHR7);
	/* Moving S177_Mul_shift (1/1), size 672 from DefaultRam at 2516072 to (size 672) L2 at 633452 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2516072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 343616), 672, 0, UchanHR8);
	/* Moving S177_Infos (1/1), size 20 from DefaultRam at 2569632 to (size 20) L2 at 635468 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569632), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 345632), 20, 0, UchanHR9);
	/* Moving S182_Mul_scale (1/1), size 672 from DefaultRam at 2516744 to (size 672) L2 at 634124 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2516744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 344288), 672, 0, UchanHR10);
	/* Moving S182_Mul_shift (1/1), size 672 from DefaultRam at 2517416 to (size 672) L2 at 634796 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2517416), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 344960), 672, 0, UchanHR11);
	/* Moving S182_Infos (1/1), size 13 from DefaultRam at 2570852 to (size 13) L2 at 635488 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570852), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 345652), 13, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_12_block_block_3_block_3_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1492 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S173_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S173_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S173_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[75] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[75] - Start_IO;
	S173_Conv2d_112x672x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+466592)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+541856)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215040)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+542304)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+542416)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+542528)) /* Infos */
	);
	AT_GraphPerf[75] = gap_cl_readhwtimer() - AT_GraphPerf[75];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S174_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[76] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[76] - Start_IO;
	S174_MatAdd_16x20x112(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215040)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+430080)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+326144)) /* Infos */
	);
	AT_GraphPerf[76] = gap_cl_readhwtimer() - AT_GraphPerf[76];
	/* Moving _backbone_features_1_features_1_0_features_1_0_1_features_1_0_1_0_conv_weights (1/1), size 16800 from DefaultRam at 2248704 to (size 16800) L2 at 615980 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2248704), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 326144), 16800, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_0_features_0_13_features_0_13_0_conv_weights using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S177_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S177_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S177_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[77] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[77] - Start_IO;
	S177_Conv2d_672x112x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+104432)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+35840)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+342944)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+343616)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+345632)) /* Infos */
	);
	AT_GraphPerf[77] = gap_cl_readhwtimer() - AT_GraphPerf[77];
	/* Moving S184_Infos (1/1), size 13 from DefaultRam at 2570868 to (size 13) L2 at 289836 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570868), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 13, 0, UchanHR1);
	/* Moving S186_Infos (1/1), size 8 from DefaultRam at 2571076 to (size 8) L2 at 291852 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571076), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2016), 8, 0, UchanHR2);
	/* Moving Constant_model_backbone_features_1_0_2_fc1_bias (1/1), size 672 from DefaultRam at 2518088 to (size 672) L2 at 291180 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2518088), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1344), 672, 0, UchanHR3);
	/* Moving S189_Mul_scale (1/1), size 168 from DefaultRam at 2560296 to (size 168) L2 at 293196 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560296), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3360), 168, 0, UchanHR4);
	/* Moving S189_Mul_shift (1/1), size 168 from DefaultRam at 2560464 to (size 168) L2 at 293364 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2560464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3528), 168, 0, UchanHR5);
	/* Moving S189_Infos (1/1), size 20 from DefaultRam at 2569652 to (size 20) L2 at 293532 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569652), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3696), 20, 0, UchanHR6);
	/* Moving S192_Mul_shift (1/1), size 672 from DefaultRam at 2519432 to (size 672) L2 at 292524 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2519432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2688), 672, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_0_features_1_0_1_features_1_0_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S182_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S182_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S182_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[78] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[78] - Start_IO;
	S182_Conv2d_672x5x5x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+35840)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+326144)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+107120)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+344288)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+344960)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+345652)) /* Infos */
	);
	AT_GraphPerf[78] = gap_cl_readhwtimer() - AT_GraphPerf[78];
	AT_GraphPerf[79] = gap_cl_readhwtimer();
	S183_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+304640)) /* Out */
	);
	AT_GraphPerf[79] = gap_cl_readhwtimer() - AT_GraphPerf[79];
	/* Moving Constant_onnx__conv_1501 (1/1), size 320 from DefaultRam at 2548040 to (size 320) L2 at 296236 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2548040), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6400), 320, 0, UchanHR0);
	/* Moving S196_Mul_scale (1/1), size 80 from DefaultRam at 2567080 to (size 80) L2 at 296556 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6720), 80, 0, UchanHR8);
	/* Moving S196_Mul_shift (1/1), size 80 from DefaultRam at 2567160 to (size 80) L2 at 296636 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567160), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6800), 80, 0, UchanHR9);
	/* Moving S196_Infos (1/1), size 20 from DefaultRam at 2569692 to (size 20) L2 at 296716 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569692), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6880), 20, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S184_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[80] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[80] - Start_IO;
	S184_Op__backbone_features_1_features_1_0_features_1_0_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+304640)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+672)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* Infos */
	);
	AT_GraphPerf[80] = gap_cl_readhwtimer() - AT_GraphPerf[80];
	/* Moving S199_Mul_scale (1/1), size 480 from DefaultRam at 2536264 to (size 480) L2 at 310156 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2536264), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 20320), 480, 0, UchanHR1);
	/* Moving S199_Mul_shift (1/1), size 480 from DefaultRam at 2536744 to (size 480) L2 at 310636 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2536744), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 20800), 480, 0, UchanHR11);
	/* Moving S199_Infos (1/1), size 20 from DefaultRam at 2569712 to (size 20) L2 at 312076 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 22240), 20, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S186_Infos using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	AT_GraphPerf[81] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[81] - Start_IO;
	S186_Op__backbone_features_1_features_1_0_features_1_0_2_fc1_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+672)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2016)) /* Infos */
	);
	AT_GraphPerf[81] = gap_cl_readhwtimer() - AT_GraphPerf[81];
	/* Moving S192_Mul_scale (1/1), size 672 from DefaultRam at 2518760 to (size 672) L2 at 291852 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2518760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2016), 672, 0, UchanHR2);
	/* Moving S192_Infos (1/1), size 20 from DefaultRam at 2569672 to (size 20) L2 at 290684 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569672), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 848), 20, 0, UchanHR13);
	/* Moving Constant_onnx__conv_1507 (1/1), size 1920 from DefaultRam at 2464480 to (size 1920) L2 at 308236 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2464480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 18400), 1920, 0, UchanHR14);
	/* Moving S202_Mul_scale (1/1), size 480 from DefaultRam at 2537224 to (size 480) L2 at 311116 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2537224), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21280), 480, 0, UchanHR15);
	/* Moving S202_Mul_shift (1/1), size 480 from DefaultRam at 2537704 to (size 480) L2 at 311596 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2537704), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21760), 480, 0, UchanHR16);
	/* Moving S202_Infos (1/1), size 13 from DefaultRam at 2570884 to (size 13) L2 at 312096 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570884), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 22260), 13, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_0_2_fc1_bias using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S189_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S189_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S189_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[82] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[82] - Start_IO;
	S189_Conv2d_168x672x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+728384)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1344)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+672)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3360)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3528)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3696)) /* Infos */
	);
	AT_GraphPerf[82] = gap_cl_readhwtimer() - AT_GraphPerf[82];
	/* Moving _backbone_features_1_features_1_1_block_block_0_block_0_0_conv_weights (1/1), size 38400 from DefaultRam at 1915392 to (size 38400) L2 at 701996 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1915392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 412160), 38400, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S192_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S192_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S192_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[83] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[83] - Start_IO;
	S192_Conv2d_672x168x1x1_Hsigmoid(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+672)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+497216)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+109808)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2016)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2688)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+848)) /* Infos */
	);
	AT_GraphPerf[83] = gap_cl_readhwtimer() - AT_GraphPerf[83];
	/* Moving _backbone_features_1_features_1_0_features_1_0_3_features_1_0_3_0_conv_weights (1/1), size 53760 from DefaultRam at 1728000 to (size 53760) L2 at 648236 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1728000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 358400), 53760, 0, UchanHR2);
	AT_GraphPerf[84] = gap_cl_readhwtimer();
	S193_Op_expr_26(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* expr_26_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* expr_26_in_1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+304640)) /* expr_26_out_0 */
	);
	AT_GraphPerf[84] = gap_cl_readhwtimer() - AT_GraphPerf[84];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_0_features_1_0_3_features_1_0_3_0_conv_weights using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of Constant_onnx__conv_1501 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S196_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S196_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S196_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[85] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[85] - Start_IO;
	S196_Conv2d_80x672x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+304640)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+358400)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6720)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6800)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6880)) /* Infos */
	);
	AT_GraphPerf[85] = gap_cl_readhwtimer() - AT_GraphPerf[85];
	/* Moving _backbone_features_1_features_1_1_block_block_1_block_1_0_conv_weights (1/1), size 12000 from DefaultRam at 2403104 to (size 12000) L2 at 296236 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2403104), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6400), 12000, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_1_block_block_0_block_0_0_conv_weights using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S199_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S199_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S199_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[86] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[86] - Start_IO;
	S199_Conv2d_480x80x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+412160)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+171968)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20320)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20800)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+22240)) /* Infos */
	);
	AT_GraphPerf[86] = gap_cl_readhwtimer() - AT_GraphPerf[86];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_1_block_block_1_block_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1507 using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S202_Mul_scale using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S202_Mul_shift using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S202_Infos using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	AT_GraphPerf[87] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[87] - Start_IO;
	S202_Conv2d_480x5x5x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+18400)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21280)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21760)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+22260)) /* Infos */
	);
	AT_GraphPerf[87] = gap_cl_readhwtimer() - AT_GraphPerf[87];
	/* Moving S204_Infos (1/1), size 13 from DefaultRam at 2570900 to (size 13) L2 at 296236 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570900), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6400), 13, 0, UchanHR0);
	/* Moving S206_Infos (1/1), size 8 from DefaultRam at 2571084 to (size 8) L2 at 297196 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571084), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 7360), 8, 0, UchanHR1);
	/* Moving Constant_model_backbone_features_1_1_block_2_fc1_bias (1/1), size 480 from DefaultRam at 2538184 to (size 480) L2 at 298764 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2538184), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 8928), 480, 0, UchanHR2);
	/* Moving S209_Mul_scale (1/1), size 120 from DefaultRam at 2564840 to (size 120) L2 at 300204 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564840), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 10368), 120, 0, UchanHR3);
	/* Moving S209_Mul_shift (1/1), size 120 from DefaultRam at 2564960 to (size 120) L2 at 300324 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2564960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 10488), 120, 0, UchanHR4);
	/* Moving S209_Infos (1/1), size 20 from DefaultRam at 2569732 to (size 20) L2 at 300444 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569732), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 10608), 20, 0, UchanHR5);
	/* Moving S212_Mul_scale (1/1), size 480 from DefaultRam at 2538664 to (size 480) L2 at 299244 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2538664), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 9408), 480, 0, UchanHR6);
	/* Moving S212_Mul_shift (1/1), size 480 from DefaultRam at 2539144 to (size 480) L2 at 299724 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2539144), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 9888), 480, 0, UchanHR7);
	/* Moving S212_Infos (1/1), size 20 from DefaultRam at 2569752 to (size 20) L2 at 300464 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 10628), 20, 0, UchanHR8);
	AT_GraphPerf[88] = gap_cl_readhwtimer();
	S203_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)) /* Out */
	);
	AT_GraphPerf[88] = gap_cl_readhwtimer() - AT_GraphPerf[88];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S204_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[89] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[89] - Start_IO;
	S204_Op__backbone_features_1_features_1_1_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6880)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)) /* Infos */
	);
	AT_GraphPerf[89] = gap_cl_readhwtimer() - AT_GraphPerf[89];
	/* Moving S217_Infos (1/1), size 14 from DefaultRam at 2570916 to (size 14) L2 at 309036 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570916), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 19200), 14, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S206_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[90] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[90] - Start_IO;
	S206_Op__backbone_features_1_features_1_1_block_block_2_fc1_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+7360)) /* Infos */
	);
	AT_GraphPerf[90] = gap_cl_readhwtimer() - AT_GraphPerf[90];
	/* Moving Constant_model_backbone_features_1_1_block_2_fc2_bias (1/1), size 1920 from DefaultRam at 2466400 to (size 1920) L2 at 296844 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2466400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 7008), 1920, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1513 (1/1), size 1920 from DefaultRam at 2468320 to (size 1920) L2 at 314636 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2468320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 24800), 1920, 0, UchanHR9);
	/* Moving S220_Mul_scale (1/1), size 480 from DefaultRam at 2539624 to (size 480) L2 at 316556 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2539624), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26720), 480, 0, UchanHR10);
	/* Moving S220_Mul_shift (1/1), size 480 from DefaultRam at 2540104 to (size 480) L2 at 317036 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2540104), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 27200), 480, 0, UchanHR11);
	/* Moving S220_Infos (1/1), size 20 from DefaultRam at 2569792 to (size 20) L2 at 317516 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569792), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 27680), 20, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_1_block_2_fc1_bias using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S209_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S209_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S209_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[91] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[91] - Start_IO;
	S209_Conv2d_120x480x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+1559040)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+8928)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10368)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10488)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10608)) /* Infos */
	);
	AT_GraphPerf[91] = gap_cl_readhwtimer() - AT_GraphPerf[91];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_1_block_2_fc2_bias using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S212_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S212_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S212_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[92] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[92] - Start_IO;
	S212_Conv2d_480x120x1x1_Hsigmoid(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+1378560)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+7008)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+9408)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+9888)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10628)) /* Infos */
	);
	AT_GraphPerf[92] = gap_cl_readhwtimer() - AT_GraphPerf[92];
	/* Moving _backbone_features_1_features_1_1_block_block_3_block_3_0_conv_weights (1/1), size 38400 from DefaultRam at 1953792 to (size 38400) L2 at 617516 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1953792), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 327680), 38400, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1510 (1/1), size 320 from DefaultRam at 2548360 to (size 320) L2 at 296716 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2548360), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 6880), 320, 0, UchanHR2);
	/* Moving S216_Mul_scale (1/1), size 80 from DefaultRam at 2567240 to (size 80) L2 at 297036 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 7200), 80, 0, UchanHR3);
	/* Moving S216_Mul_shift (1/1), size 80 from DefaultRam at 2567320 to (size 80) L2 at 297116 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567320), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 7280), 80, 0, UchanHR4);
	/* Moving S216_Infos (1/1), size 20 from DefaultRam at 2569772 to (size 20) L2 at 297196 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569772), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 7360), 20, 0, UchanHR5);
	AT_GraphPerf[93] = gap_cl_readhwtimer();
	S213_Op_expr_29(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* expr_29_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* expr_29_in_1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)) /* expr_29_out_0 */
	);
	AT_GraphPerf[93] = gap_cl_readhwtimer() - AT_GraphPerf[93];
	/* Moving _backbone_features_1_features_1_2_block_block_0_block_0_0_conv_weights (1/1), size 38400 from DefaultRam at 1992192 to (size 38400) L2 at 579116 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1992192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 289280), 38400, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_1_block_block_3_block_3_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1510 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S216_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S216_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S216_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[94] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[94] - Start_IO;
	S216_Conv2d_80x480x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+327680)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6880)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+7200)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+7280)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+7360)) /* Infos */
	);
	AT_GraphPerf[94] = gap_cl_readhwtimer() - AT_GraphPerf[94];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S217_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[95] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[95] - Start_IO;
	S217_MatAdd_8x10x80(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+19200)) /* Infos */
	);
	AT_GraphPerf[95] = gap_cl_readhwtimer() - AT_GraphPerf[95];
	/* Moving _backbone_features_1_features_1_2_block_block_1_block_1_0_conv_weights (1/1), size 12000 from DefaultRam at 2415104 to (size 12000) L2 at 302636 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2415104), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 12800), 12000, 0, UchanHR0);
	/* Moving Constant_onnx__conv_1516 (1/1), size 1920 from DefaultRam at 2470240 to (size 1920) L2 at 289836 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2470240), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 1920, 0, UchanHR1);
	/* Moving S223_Mul_scale (1/1), size 480 from DefaultRam at 2540584 to (size 480) L2 at 291756 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2540584), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1920), 480, 0, UchanHR2);
	/* Moving S223_Mul_shift (1/1), size 480 from DefaultRam at 2541064 to (size 480) L2 at 292236 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2541064), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2400), 480, 0, UchanHR3);
	/* Moving S223_Infos (1/1), size 13 from DefaultRam at 2570932 to (size 13) L2 at 292716 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570932), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2880), 13, 0, UchanHR4);
	/* Moving S230_Mul_scale (1/1), size 120 from DefaultRam at 2565080 to (size 120) L2 at 293804 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3968), 120, 0, UchanHR5);
	/* Moving S230_Mul_shift (1/1), size 120 from DefaultRam at 2565200 to (size 120) L2 at 293924 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565200), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4088), 120, 0, UchanHR7);
	/* Moving S230_Infos (1/1), size 20 from DefaultRam at 2569812 to (size 20) L2 at 294044 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569812), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4208), 20, 0, UchanHR8);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_2_block_block_0_block_0_0_conv_weights using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of Constant_onnx__conv_1513 using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S220_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S220_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S220_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[96] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[96] - Start_IO;
	S220_Conv2d_480x80x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+24800)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26720)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+27200)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+27680)) /* Infos */
	);
	AT_GraphPerf[96] = gap_cl_readhwtimer() - AT_GraphPerf[96];
	/* Moving S233_Mul_scale (1/1), size 480 from DefaultRam at 2542024 to (size 480) L2 at 292844 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2542024), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3008), 480, 0, UchanHR6);
	/* Moving S233_Mul_shift (1/1), size 480 from DefaultRam at 2542504 to (size 480) L2 at 293324 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2542504), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 3488), 480, 0, UchanHR9);
	/* Moving S233_Infos (1/1), size 20 from DefaultRam at 2569832 to (size 20) L2 at 294064 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 4228), 20, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_2_block_block_1_block_1_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_onnx__conv_1516 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S223_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S223_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S223_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[97] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[97] - Start_IO;
	S223_Conv2d_480x5x5x1_Custom(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1920)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2400)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2880)) /* Infos */
	);
	AT_GraphPerf[97] = gap_cl_readhwtimer() - AT_GraphPerf[97];
	/* Moving S225_Infos (1/1), size 13 from DefaultRam at 2570948 to (size 13) L2 at 289836 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570948), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 13, 0, UchanHR0);
	/* Moving S227_Infos (1/1), size 8 from DefaultRam at 2571092 to (size 8) L2 at 290796 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571092), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 960), 8, 0, UchanHR1);
	/* Moving Constant_model_backbone_features_1_2_block_2_fc1_bias (1/1), size 480 from DefaultRam at 2541544 to (size 480) L2 at 292364 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2541544), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2528), 480, 0, UchanHR2);
	AT_GraphPerf[98] = gap_cl_readhwtimer();
	S224_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool_trans(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)) /* Out */
	);
	AT_GraphPerf[98] = gap_cl_readhwtimer() - AT_GraphPerf[98];
	/* Moving Constant_onnx__conv_1519 (1/1), size 320 from DefaultRam at 2548680 to (size 320) L2 at 302636 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2548680), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 12800), 320, 0, UchanHR3);
	/* Moving S237_Mul_scale (1/1), size 80 from DefaultRam at 2567400 to (size 80) L2 at 302956 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13120), 80, 0, UchanHR4);
	/* Moving S237_Mul_shift (1/1), size 80 from DefaultRam at 2567480 to (size 80) L2 at 303036 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567480), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13200), 80, 0, UchanHR11);
	/* Moving S237_Infos (1/1), size 20 from DefaultRam at 2569852 to (size 20) L2 at 303116 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569852), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13280), 20, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S225_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[99] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[99] - Start_IO;
	S225_Op__backbone_features_1_features_1_2_block_block_2_avgpool_GlobalAveragePool(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+480)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)) /* Infos */
	);
	AT_GraphPerf[99] = gap_cl_readhwtimer() - AT_GraphPerf[99];
	/* Moving S238_Infos (1/1), size 14 from DefaultRam at 2570964 to (size 14) L2 at 310956 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570964), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21120), 14, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S227_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[100] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[100] - Start_IO;
	S227_Op__backbone_features_1_features_1_2_block_block_2_fc1_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+480)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+960)) /* Infos */
	);
	AT_GraphPerf[100] = gap_cl_readhwtimer() - AT_GraphPerf[100];
	/* Moving Constant_model_backbone_features_1_2_block_2_fc2_bias (1/1), size 1920 from DefaultRam at 2472160 to (size 1920) L2 at 290444 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2472160), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 608), 1920, 0, UchanHR1);
	/* Moving _backbone_features_1_features_1_3_features_1_3_0_conv_weights (1/1), size 38400 from DefaultRam at 2068992 to (size 38400) L2 at 701996 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2068992), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 412160), 38400, 0, UchanHR13);
	/* Moving Constant_onnx__conv_1522 (1/1), size 1920 from DefaultRam at 2474080 to (size 1920) L2 at 309036 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2474080), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 19200), 1920, 0, UchanHR14);
	/* Moving S241_Mul_scale (1/1), size 480 from DefaultRam at 2542984 to (size 480) L2 at 311980 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2542984), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 22144), 480, 0, UchanHR15);
	/* Moving S241_Mul_shift (1/1), size 480 from DefaultRam at 2543464 to (size 480) L2 at 312460 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2543464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 22624), 480, 0, UchanHR16);
	/* Moving S241_Infos (1/1), size 20 from DefaultRam at 2569872 to (size 20) L2 at 313452 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569872), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 23616), 20, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_2_block_2_fc1_bias using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S230_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S230_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S230_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[101] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[101] - Start_IO;
	S230_Conv2d_120x480x1x1_Relu(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+1616640)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2528)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+480)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3968)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4088)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4208)) /* Infos */
	);
	AT_GraphPerf[101] = gap_cl_readhwtimer() - AT_GraphPerf[101];
	/* Moving S244_Mul_scale (1/1), size 256 from DefaultRam at 2549864 to (size 256) L2 at 312940 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2549864), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 23104), 256, 0, UchanHR2);
	/* Moving S244_Mul_shift (1/1), size 256 from DefaultRam at 2550120 to (size 256) L2 at 313196 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550120), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 23360), 256, 0, UchanHR5);
	/* Moving S244_Infos (1/1), size 20 from DefaultRam at 2569892 to (size 20) L2 at 313472 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569892), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 23636), 20, 0, UchanHR7);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_backbone_features_1_2_block_2_fc2_bias using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S233_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S233_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S233_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[102] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[102] - Start_IO;
	S233_Conv2d_480x120x1x1_Hsigmoid(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+480)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+1440000)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+608)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3008)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+3488)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+4228)) /* Infos */
	);
	AT_GraphPerf[102] = gap_cl_readhwtimer() - AT_GraphPerf[102];
	/* Moving _backbone_features_1_features_1_2_block_block_3_block_3_0_conv_weights (1/1), size 38400 from DefaultRam at 2030592 to (size 38400) L2 at 617516 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2030592), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 327680), 38400, 0, UchanHR1);
	/* Moving Constant_onnx__conv_1528 (1/1), size 1024 from DefaultRam at 2492600 to (size 1024) L2 at 315436 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2492600), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 25600), 1024, 0, UchanHR6);
	/* Moving S247_Mul_scale (1/1), size 256 from DefaultRam at 2550376 to (size 256) L2 at 317484 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550376), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 27648), 256, 0, UchanHR8);
	/* Moving S247_Mul_shift (1/1), size 256 from DefaultRam at 2550632 to (size 256) L2 at 317740 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550632), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 27904), 256, 0, UchanHR9);
	/* Moving S247_Infos (1/1), size 20 from DefaultRam at 2569912 to (size 20) L2 at 317996 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 28160), 20, 0, UchanHR10);
	AT_GraphPerf[103] = gap_cl_readhwtimer();
	S234_Op_expr_32(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* expr_32_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* expr_32_in_1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)) /* expr_32_out_0 */
	);
	AT_GraphPerf[103] = gap_cl_readhwtimer() - AT_GraphPerf[103];
	/* Moving S250_Mul_scale (1/1), size 512 from DefaultRam at 2523368 to (size 512) L2 at 316460 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2523368), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 26624), 512, 0, UchanHR18);
	/* Moving S250_Mul_shift (1/1), size 512 from DefaultRam at 2523880 to (size 512) L2 at 316972 using event 19 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2523880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 27136), 512, 0, UchanHR19);
	/* Moving S250_Infos (1/1), size 20 from DefaultRam at 2569932 to (size 20) L2 at 318016 using event 20 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569932), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 28180), 20, 0, UchanHR20);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_2_block_block_3_block_3_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1519 using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S237_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S237_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S237_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[104] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[104] - Start_IO;
	S237_Conv2d_80x480x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+327680)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13120)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13200)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13280)) /* Infos */
	);
	AT_GraphPerf[104] = gap_cl_readhwtimer() - AT_GraphPerf[104];
	/* Moving _backbone_extra_0_extra_0_0_extra_0_0_0_conv_weights (1/1), size 122880 from DefaultRam at 256064 to (size 122880) L2 at 579116 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 256064), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 289280), 122880, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S238_Infos using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	AT_GraphPerf[105] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[105] - Start_IO;
	S238_MatAdd_8x10x80(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+6400)), /* In2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21120)) /* Infos */
	);
	AT_GraphPerf[105] = gap_cl_readhwtimer() - AT_GraphPerf[105];
	/* Moving Constant_onnx__conv_1525 (1/1), size 1024 from DefaultRam at 2491576 to (size 1024) L2 at 310956 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2491576), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21120), 1024, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_features_1_features_1_3_features_1_3_0_conv_weights using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of Constant_onnx__conv_1522 using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S241_Mul_scale using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S241_Mul_shift using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S241_Infos using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	AT_GraphPerf[106] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[106] - Start_IO;
	S241_Conv2d_480x80x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+412160)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+19200)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+22144)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+22624)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23616)) /* Infos */
	);
	AT_GraphPerf[106] = gap_cl_readhwtimer() - AT_GraphPerf[106];
	/* Moving _backbone_extra_1_extra_1_0_extra_1_0_0_conv_weights (1/1), size 65536 from DefaultRam at 1251584 to (size 65536) L2 at 710188 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 1251584), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 420352), 65536, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_extra_0_extra_0_0_extra_0_0_0_conv_weights using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of Constant_onnx__conv_1525 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S244_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S244_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S244_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[107] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[107] - Start_IO;
	S244_Conv2d_256x480x1x1_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21120)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23104)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23360)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+23636)) /* Infos */
	);
	AT_GraphPerf[107] = gap_cl_readhwtimer() - AT_GraphPerf[107];
	/* Moving _backbone_extra_0_extra_0_2_extra_0_2_0_conv_weights (1/1), size 131072 from DefaultRam at 0 to (size 131072) L2 at 579116 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 0), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 289280), 131072, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1528 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S247_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S247_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S247_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[108] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[108] - Start_IO;
	S247_Conv2d_256x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+142544)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+25600)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+27648)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+27904)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+28160)) /* Infos */
	);
	AT_GraphPerf[108] = gap_cl_readhwtimer() - AT_GraphPerf[108];
	/* Moving Constant_onnx__conv_1534 (1/1), size 512 from DefaultRam at 2524392 to (size 512) L2 at 302636 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2524392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 12800), 512, 0, UchanHR1);
	/* Moving S253_Mul_scale (1/1), size 128 from DefaultRam at 2561368 to (size 128) L2 at 303148 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561368), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13312), 128, 0, UchanHR2);
	/* Moving S253_Mul_shift (1/1), size 128 from DefaultRam at 2561496 to (size 128) L2 at 303276 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561496), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13440), 128, 0, UchanHR4);
	/* Moving S253_Infos (1/1), size 20 from DefaultRam at 2569952 to (size 20) L2 at 303404 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569952), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13568), 20, 0, UchanHR5);
	/* Moving Constant_onnx__conv_1537 (1/1), size 512 from DefaultRam at 2524904 to (size 512) L2 at 305580 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2524904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15744), 512, 0, UchanHR6);
	/* Moving S256_Mul_scale (1/1), size 128 from DefaultRam at 2561624 to (size 128) L2 at 306604 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561624), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16768), 128, 0, UchanHR7);
	/* Moving S256_Mul_shift (1/1), size 128 from DefaultRam at 2561752 to (size 128) L2 at 306732 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561752), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16896), 128, 0, UchanHR8);
	/* Moving S256_Infos (1/1), size 20 from DefaultRam at 2569972 to (size 20) L2 at 306860 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569972), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 17024), 20, 0, UchanHR9);
	/* Moving Constant_onnx__conv_1540 (1/1), size 1024 from DefaultRam at 2493624 to (size 1024) L2 at 304556 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2493624), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14720), 1024, 0, UchanHR10);
	/* Moving S259_Mul_scale (1/1), size 256 from DefaultRam at 2550888 to (size 256) L2 at 306092 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2550888), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16256), 256, 0, UchanHR11);
	/* Moving S259_Mul_shift (1/1), size 256 from DefaultRam at 2551144 to (size 256) L2 at 306348 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2551144), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16512), 256, 0, UchanHR12);
	/* Moving S259_Infos (1/1), size 20 from DefaultRam at 2569992 to (size 20) L2 at 306880 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2569992), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 17044), 20, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_extra_0_extra_0_2_extra_0_2_0_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S250_Mul_scale using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	/* Waiting completion of transfer of S250_Mul_shift using event 19 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR19);
	/* Waiting completion of transfer of S250_Infos using event 20 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR20);
	AT_GraphPerf[109] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[109] - Start_IO;
	S250_Conv2d_512x256x1x1_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+156224)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+26624)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+27136)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+28180)) /* Infos */
	);
	AT_GraphPerf[109] = gap_cl_readhwtimer() - AT_GraphPerf[109];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _backbone_extra_1_extra_1_0_extra_1_0_0_conv_weights using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of Constant_onnx__conv_1534 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S253_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S253_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S253_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[110] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[110] - Start_IO;
	S253_Conv2d_128x512x1x1_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+420352)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13312)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13440)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13568)) /* Infos */
	);
	AT_GraphPerf[110] = gap_cl_readhwtimer() - AT_GraphPerf[110];
	/* Moving Constant_onnx__conv_1552 (1/1), size 256 from DefaultRam at 2551912 to (size 256) L2 at 318636 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2551912), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 28800), 256, 0, UchanHR0);
	/* Moving S271_Mul_scale (1/1), size 64 from DefaultRam at 2567992 to (size 64) L2 at 318892 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2567992), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 29056), 64, 0, UchanHR1);
	/* Moving S271_Mul_shift (1/1), size 64 from DefaultRam at 2568056 to (size 64) L2 at 318956 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568056), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 29120), 64, 0, UchanHR2);
	/* Moving S271_Infos (1/1), size 20 from DefaultRam at 2570072 to (size 20) L2 at 319148 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 29312), 20, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1537 using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S256_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S256_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S256_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[111] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[111] - Start_IO;
	S256_Conv2d_128x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2486968)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15744)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16768)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16896)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+17024)) /* Infos */
	);
	AT_GraphPerf[111] = gap_cl_readhwtimer() - AT_GraphPerf[111];
	/* Moving Constant_onnx__conv_1543 (1/1), size 512 from DefaultRam at 2525416 to (size 512) L2 at 303404 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2525416), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13568), 512, 0, UchanHR4);
	/* Moving S262_Mul_scale (1/1), size 128 from DefaultRam at 2561880 to (size 128) L2 at 302380 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2561880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 12544), 128, 0, UchanHR5);
	/* Moving S262_Mul_shift (1/1), size 128 from DefaultRam at 2562008 to (size 128) L2 at 302508 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562008), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 12672), 128, 0, UchanHR6);
	/* Moving S262_Infos (1/1), size 20 from DefaultRam at 2570012 to (size 20) L2 at 303916 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570012), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14080), 20, 0, UchanHR7);
	/* Moving S265_Mul_scale (1/1), size 128 from DefaultRam at 2562136 to (size 128) L2 at 305836 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562136), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16000), 128, 0, UchanHR8);
	/* Moving S265_Mul_shift (1/1), size 128 from DefaultRam at 2562264 to (size 128) L2 at 305964 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562264), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16128), 128, 0, UchanHR9);
	/* Moving S268_Mul_shift (1/1), size 256 from DefaultRam at 2551656 to (size 256) L2 at 305580 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2551656), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15744), 256, 0, UchanHR14);
	/* Moving S274_Mul_scale (1/1), size 64 from DefaultRam at 2568120 to (size 64) L2 at 319020 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568120), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 29184), 64, 0, UchanHR15);
	/* Moving S274_Mul_shift (1/1), size 64 from DefaultRam at 2568184 to (size 64) L2 at 319084 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568184), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 29248), 64, 0, UchanHR16);
	/* Moving S274_Infos (1/1), size 20 from DefaultRam at 2570092 to (size 20) L2 at 319168 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570092), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 29332), 20, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1540 using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S259_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S259_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S259_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[112] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[112] - Start_IO;
	S259_Conv2d_256x128x1x1_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12800)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2107392)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14720)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16256)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16512)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+17044)) /* Infos */
	);
	AT_GraphPerf[112] = gap_cl_readhwtimer() - AT_GraphPerf[112];
	/* Moving S265_Infos (1/1), size 20 from DefaultRam at 2570032 to (size 20) L2 at 306092 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16256), 20, 0, UchanHR10);
	/* Moving S268_Mul_scale (1/1), size 256 from DefaultRam at 2551400 to (size 256) L2 at 305324 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2551400), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15488), 256, 0, UchanHR11);
	/* Moving S268_Infos (1/1), size 20 from DefaultRam at 2570052 to (size 20) L2 at 306112 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570052), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16276), 20, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1543 using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S262_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S262_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S262_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[113] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[113] - Start_IO;
	S262_Conv2d_128x256x1x1_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2140160)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13568)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12544)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12672)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14080)) /* Infos */
	);
	AT_GraphPerf[113] = gap_cl_readhwtimer() - AT_GraphPerf[113];
	/* Moving Constant_onnx__conv_1549 (1/1), size 1024 from DefaultRam at 2494648 to (size 1024) L2 at 303788 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2494648), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13952), 1024, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S265_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S265_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S265_Infos using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	AT_GraphPerf[114] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[114] - Start_IO;
	S265_Conv2d_128x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2488120)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2525928)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12544)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16000)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16128)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16256)) /* Infos */
	);
	AT_GraphPerf[114] = gap_cl_readhwtimer() - AT_GraphPerf[114];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1549 using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S268_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S268_Mul_shift using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S268_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[115] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[115] - Start_IO;
	S268_Conv2d_256x128x1x1_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12544)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2172928)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13952)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15488)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15744)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16276)) /* Infos */
	);
	AT_GraphPerf[115] = gap_cl_readhwtimer() - AT_GraphPerf[115];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1552 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S271_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S271_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S271_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[116] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[116] - Start_IO;
	S271_Conv2d_64x256x1x1_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2282144)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+28800)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+29056)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+29120)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+29312)) /* Infos */
	);
	AT_GraphPerf[116] = gap_cl_readhwtimer() - AT_GraphPerf[116];
	/* Moving Constant_onnx__conv_1558 (1/1), size 512 from DefaultRam at 2526440 to (size 512) L2 at 310508 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2526440), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 20672), 512, 0, UchanHR0);
	/* Moving S277_Mul_scale (1/1), size 128 from DefaultRam at 2562392 to (size 128) L2 at 311020 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21184), 128, 0, UchanHR1);
	/* Moving S277_Mul_shift (1/1), size 128 from DefaultRam at 2562520 to (size 128) L2 at 311148 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21312), 128, 0, UchanHR2);
	/* Moving S277_Infos (1/1), size 20 from DefaultRam at 2570112 to (size 20) L2 at 311532 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570112), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21696), 20, 0, UchanHR3);
	/* Moving S301_Mul_scale (1/1), size 128 from DefaultRam at 2562648 to (size 128) L2 at 311276 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562648), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21440), 128, 0, UchanHR4);
	/* Moving S301_Mul_shift (1/1), size 128 from DefaultRam at 2562776 to (size 128) L2 at 311404 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562776), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21568), 128, 0, UchanHR5);
	/* Moving S301_Infos (1/1), size 20 from DefaultRam at 2570232 to (size 20) L2 at 311552 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570232), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 21716), 20, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S274_Mul_scale using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S274_Mul_shift using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S274_Infos using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	AT_GraphPerf[117] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[117] - Start_IO;
	S274_Conv2d_64x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2522792)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2552168)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12416)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+29184)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+29248)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+29332)) /* Infos */
	);
	AT_GraphPerf[117] = gap_cl_readhwtimer() - AT_GraphPerf[117];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1558 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S277_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S277_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S277_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[118] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[118] - Start_IO;
	S277_Conv2d_128x64x1x1_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12416)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2450144)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20672)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21184)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21312)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21696)) /* Infos */
	);
	AT_GraphPerf[118] = gap_cl_readhwtimer() - AT_GraphPerf[118];
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_5 (1/1), size 96 from DefaultRam at 2566344 to (size 96) L2 at 304044 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566344), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14208), 96, 0, UchanHR0);
	/* Moving S335_Mul_scale (1/1), size 24 from DefaultRam at 2568856 to (size 24) L2 at 304140 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568856), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14304), 24, 0, UchanHR1);
	/* Moving S335_Mul_shift (1/1), size 24 from DefaultRam at 2568880 to (size 24) L2 at 304164 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568880), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14328), 24, 0, UchanHR2);
	/* Moving S335_Infos (1/1), size 20 from DefaultRam at 2570352 to (size 20) L2 at 304188 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570352), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14352), 20, 0, UchanHR3);
	/* Moving S356_Mul_scale (1/1), size 128 from DefaultRam at 2562904 to (size 128) L2 at 305164 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2562904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15328), 128, 0, UchanHR7);
	/* Moving S356_Mul_shift (1/1), size 128 from DefaultRam at 2563032 to (size 128) L2 at 305292 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2563032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15456), 128, 0, UchanHR8);
	/* Moving S356_Infos (1/1), size 20 from DefaultRam at 2570492 to (size 20) L2 at 305420 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570492), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15584), 20, 0, UchanHR9);
	/* Moving S370_Mul_scale (1/1), size 186 from DefaultRam at 2558112 to (size 186) L2 at 304788 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558112), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14952), 186, 0, UchanHR10);
	/* Moving S370_Mul_shift (1/1), size 186 from DefaultRam at 2558300 to (size 186) L2 at 304976 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2558300), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15140), 186, 0, UchanHR11);
	/* Moving S370_Infos (1/1), size 20 from DefaultRam at 2570592 to (size 20) L2 at 305440 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570592), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15604), 20, 0, UchanHR12);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S301_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S301_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S301_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[119] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[119] - Start_IO;
	S301_Conv2d_128x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2489272)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2527976)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12416)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21440)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21568)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+21716)) /* Infos */
	);
	AT_GraphPerf[119] = gap_cl_readhwtimer() - AT_GraphPerf[119];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_5 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S335_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S335_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S335_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[120] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[120] - Start_IO;
	S335_Conv2d_24x128x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12416)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+87296)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14208)), /* Bias */
		((unsigned char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+20480) + 10272)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14304)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14328)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14352)) /* Infos */
	);
	AT_GraphPerf[120] = gap_cl_readhwtimer() - AT_GraphPerf[120];
	/* Moving S367_Mul_shift (1/1), size 186 from DefaultRam at 2557924 to (size 186) L2 at 305616 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557924), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15780), 186, 0, UchanHR0);
	/* Moving S367_Infos (1/1), size 20 from DefaultRam at 2570572 to (size 20) L2 at 305824 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570572), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15988), 20, 0, UchanHR1);
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_5 (1/1), size 744 from DefaultRam at 2507008 to (size 744) L2 at 303532 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2507008), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13696), 744, 0, UchanHR2);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S356_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S356_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S356_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[121] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[121] - Start_IO;
	S356_Conv2d_128x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2490424)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2529512)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12416)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15328)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15456)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15584)) /* Infos */
	);
	AT_GraphPerf[121] = gap_cl_readhwtimer() - AT_GraphPerf[121];
	/* Moving S295_Infos (1/1), size 20 from DefaultRam at 2570212 to (size 20) L2 at 305804 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570212), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15968), 20, 0, UchanHR3);
	/* Moving S342_Mul_scale (1/1), size 256 from DefaultRam at 2552936 to (size 256) L2 at 304276 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552936), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14440), 256, 0, UchanHR4);
	/* Moving S342_Mul_shift (1/1), size 256 from DefaultRam at 2553192 to (size 256) L2 at 304532 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2553192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14696), 256, 0, UchanHR5);
	/* Moving S342_Infos (1/1), size 20 from DefaultRam at 2570412 to (size 20) L2 at 305164 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570412), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15328), 20, 0, UchanHR6);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_5 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S370_Mul_scale using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S370_Mul_shift using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S370_Infos using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	AT_GraphPerf[122] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[122] - Start_IO;
	S370_Conv2d_186x128x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12416)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2205696)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13696)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+680960) + 79608)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14952)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15140)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15604)) /* Infos */
	);
	AT_GraphPerf[122] = gap_cl_readhwtimer() - AT_GraphPerf[122];
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_3 (1/1), size 96 from DefaultRam at 2566152 to (size 96) L2 at 321124 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566152), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31288), 96, 0, UchanHR2);
	/* Moving S331_Mul_scale (1/1), size 24 from DefaultRam at 2568808 to (size 24) L2 at 321220 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568808), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31384), 24, 0, UchanHR7);
	/* Moving S331_Mul_shift (1/1), size 24 from DefaultRam at 2568832 to (size 24) L2 at 321244 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568832), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31408), 24, 0, UchanHR8);
	/* Moving S331_Infos (1/1), size 20 from DefaultRam at 2570332 to (size 20) L2 at 321268 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570332), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31432), 20, 0, UchanHR9);
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_4 (1/1), size 96 from DefaultRam at 2566248 to (size 96) L2 at 304172 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566248), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14336), 96, 0, UchanHR10);
	/* Moving S343_Mul_scale (1/1), size 24 from DefaultRam at 2568904 to (size 24) L2 at 304788 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14952), 24, 0, UchanHR11);
	/* Moving S343_Mul_shift (1/1), size 24 from DefaultRam at 2568928 to (size 24) L2 at 304812 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568928), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14976), 24, 0, UchanHR12);
	/* Moving S343_Infos (1/1), size 20 from DefaultRam at 2570432 to (size 20) L2 at 304836 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570432), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15000), 20, 0, UchanHR13);
	/* Moving S354_Mul_scale (1/1), size 256 from DefaultRam at 2553960 to (size 256) L2 at 303660 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2553960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13824), 256, 0, UchanHR14);
	/* Moving S354_Mul_shift (1/1), size 256 from DefaultRam at 2554216 to (size 256) L2 at 303916 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2554216), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14080), 256, 0, UchanHR15);
	/* Moving S354_Infos (1/1), size 20 from DefaultRam at 2570472 to (size 20) L2 at 304916 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570472), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15080), 20, 0, UchanHR16);
	/* Moving S367_Mul_scale (1/1), size 186 from DefaultRam at 2557736 to (size 186) L2 at 305428 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557736), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15592), 186, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S342_Mul_scale using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S342_Mul_shift using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S342_Infos using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	AT_GraphPerf[123] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[123] - Start_IO;
	S342_Conv2d_256x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+147152)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2496696)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14440)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14696)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15328)) /* Infos */
	);
	AT_GraphPerf[123] = gap_cl_readhwtimer() - AT_GraphPerf[123];
	/* Moving S295_Mul_shift (1/1), size 256 from DefaultRam at 2552680 to (size 256) L2 at 305172 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552680), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15336), 256, 0, UchanHR4);
	/* Moving Constant_onnx__conv_1570_2 (1/1), size 1024 from DefaultRam at 2497720 to (size 1024) L2 at 309292 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2497720), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 19456), 1024, 0, UchanHR5);
	/* Moving S352_Mul_scale (1/1), size 256 from DefaultRam at 2553448 to (size 256) L2 at 320612 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2553448), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 30776), 256, 0, UchanHR6);
	/* Moving S352_Mul_shift (1/1), size 256 from DefaultRam at 2553704 to (size 256) L2 at 320868 using event 18 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2553704), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31032), 256, 0, UchanHR18);
	/* Moving S352_Infos (1/1), size 20 from DefaultRam at 2570452 to (size 20) L2 at 321288 using event 19 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570452), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31452), 20, 0, UchanHR19);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_4 using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S343_Mul_scale using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	/* Waiting completion of transfer of S343_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S343_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[124] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[124] - Start_IO;
	S343_Conv2d_24x256x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+0)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14336)), /* Bias */
		((unsigned char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+20480) + 10224)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14952)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14976)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15000)) /* Infos */
	);
	AT_GraphPerf[124] = gap_cl_readhwtimer() - AT_GraphPerf[124];
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_4 (1/1), size 744 from DefaultRam at 2506264 to (size 744) L2 at 304172 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2506264), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14336), 744, 0, UchanHR10);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S354_Mul_scale using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S354_Mul_shift using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	/* Waiting completion of transfer of S354_Infos using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	AT_GraphPerf[125] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[125] - Start_IO;
	S354_Conv2d_256x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+151760)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L3_Memory+2498744)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13824)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14080)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15080)) /* Infos */
	);
	AT_GraphPerf[125] = gap_cl_readhwtimer() - AT_GraphPerf[125];
	/* Moving S291_Infos (1/1), size 20 from DefaultRam at 2570192 to (size 20) L2 at 321780 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570192), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31944), 20, 0, UchanHR11);
	/* Moving Constant_onnx__conv_1570 (1/1), size 1024 from DefaultRam at 2495672 to (size 1024) L2 at 303148 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2495672), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13312), 1024, 0, UchanHR12);
	/* Moving S295_Mul_scale (1/1), size 256 from DefaultRam at 2552424 to (size 256) L2 at 304916 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2552424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 15080), 256, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_4 using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S367_Mul_scale using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S367_Mul_shift using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S367_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[126] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[126] - Start_IO;
	S367_Conv2d_186x256x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+12288)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+1829376)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14336)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+680960) + 79236)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15592)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15780)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15988)) /* Infos */
	);
	AT_GraphPerf[126] = gap_cl_readhwtimer() - AT_GraphPerf[126];
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_2 (1/1), size 96 from DefaultRam at 2566056 to (size 96) L2 at 321636 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2566056), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31800), 96, 0, UchanHR0);
	/* Moving S328_Mul_scale (1/1), size 24 from DefaultRam at 2568760 to (size 24) L2 at 321732 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568760), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31896), 24, 0, UchanHR1);
	/* Moving S328_Mul_shift (1/1), size 24 from DefaultRam at 2568784 to (size 24) L2 at 321756 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568784), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31920), 24, 0, UchanHR10);
	/* Moving S328_Infos (1/1), size 20 from DefaultRam at 2570312 to (size 20) L2 at 321800 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570312), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31964), 20, 0, UchanHR14);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1570 using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S295_Mul_scale using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S295_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S295_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[127] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[127] - Start_IO;
	S295_Conv2d_256x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+144848)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13312)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15080)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15336)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+15968)) /* Infos */
	);
	AT_GraphPerf[127] = gap_cl_readhwtimer() - AT_GraphPerf[127];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_3 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S331_Mul_scale using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S331_Mul_shift using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S331_Infos using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	AT_GraphPerf[128] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[128] - Start_IO;
	S331_Conv2d_24x256x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+2458336)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31288)), /* Bias */
		((unsigned char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+20480) + 10080)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31384)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31408)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31432)) /* Infos */
	);
	AT_GraphPerf[128] = gap_cl_readhwtimer() - AT_GraphPerf[128];
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_2 (1/1), size 744 from DefaultRam at 2504776 to (size 744) L2 at 322532 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2504776), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 32696), 744, 0, UchanHR2);
	/* Moving S361_Mul_scale (1/1), size 186 from DefaultRam at 2556984 to (size 186) L2 at 324236 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556984), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 34400), 186, 0, UchanHR3);
	/* Moving S361_Mul_shift (1/1), size 186 from DefaultRam at 2557172 to (size 186) L2 at 324424 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557172), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 34588), 186, 0, UchanHR4);
	/* Moving S361_Infos (1/1), size 20 from DefaultRam at 2570532 to (size 20) L2 at 324632 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570532), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 34796), 20, 0, UchanHR7);
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_3 (1/1), size 744 from DefaultRam at 2505520 to (size 744) L2 at 303148 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2505520), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13312), 744, 0, UchanHR8);
	/* Moving S364_Mul_scale (1/1), size 186 from DefaultRam at 2557360 to (size 186) L2 at 303892 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557360), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14056), 186, 0, UchanHR9);
	/* Moving S364_Mul_shift (1/1), size 186 from DefaultRam at 2557548 to (size 186) L2 at 304080 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2557548), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14244), 186, 0, UchanHR12);
	/* Moving S364_Infos (1/1), size 20 from DefaultRam at 2570552 to (size 20) L2 at 304268 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570552), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14432), 20, 0, UchanHR13);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1570_2 using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S352_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S352_Mul_shift using event 18 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR18);
	/* Waiting completion of transfer of S352_Infos using event 19 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR19);
	AT_GraphPerf[129] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[129] - Start_IO;
	S352_Conv2d_256x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+149456)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+19456)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+30776)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31032)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31452)) /* Infos */
	);
	AT_GraphPerf[129] = gap_cl_readhwtimer() - AT_GraphPerf[129];
	/* Moving S287_Mul_scale (1/1), size 480 from DefaultRam at 2543944 to (size 480) L2 at 323276 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2543944), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 33440), 480, 0, UchanHR5);
	/* Moving S287_Mul_shift (1/1), size 480 from DefaultRam at 2544424 to (size 480) L2 at 323756 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2544424), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 33920), 480, 0, UchanHR6);
	/* Moving S287_Infos (1/1), size 20 from DefaultRam at 2570172 to (size 20) L2 at 324612 using event 15 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570172), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 34776), 20, 0, UchanHR15);
	/* Moving S291_Mul_scale (1/1), size 512 from DefaultRam at 2526952 to (size 512) L2 at 320612 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2526952), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 30776), 512, 0, UchanHR16);
	/* Moving S291_Mul_shift (1/1), size 512 from DefaultRam at 2527464 to (size 512) L2 at 321124 using event 17 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2527464), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31288), 512, 0, UchanHR17);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_3 using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S364_Mul_scale using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S364_Mul_shift using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S364_Infos using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	AT_GraphPerf[130] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[130] - Start_IO;
	S364_Conv2d_186x256x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11776)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L3_Memory+1781760)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13312)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+680960) + 78120)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14056)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14244)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14432)) /* Infos */
	);
	AT_GraphPerf[130] = gap_cl_readhwtimer() - AT_GraphPerf[130];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S291_Mul_scale using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	/* Waiting completion of transfer of S291_Mul_shift using event 17 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR17);
	/* Waiting completion of transfer of S291_Infos using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	AT_GraphPerf[131] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[131] - Start_IO;
	S291_Conv2d_512x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+46048)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+158272)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+30776)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31288)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31944)) /* Infos */
	);
	AT_GraphPerf[131] = gap_cl_readhwtimer() - AT_GraphPerf[131];
	/* Moving S340_Mul_scale (1/1), size 512 from DefaultRam at 2528488 to (size 512) L2 at 320612 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2528488), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 30776), 512, 0, UchanHR8);
	/* Moving S340_Mul_shift (1/1), size 512 from DefaultRam at 2529000 to (size 512) L2 at 321124 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2529000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31288), 512, 0, UchanHR9);
	/* Moving S340_Infos (1/1), size 20 from DefaultRam at 2570392 to (size 20) L2 at 321780 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570392), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 31944), 20, 0, UchanHR11);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_2 using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of S328_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S328_Mul_shift using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S328_Infos using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	AT_GraphPerf[132] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[132] - Start_IO;
	S328_Conv2d_24x512x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+275780)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31800)), /* Bias */
		((unsigned char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+20480) + 9600)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31896)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31920)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31964)) /* Infos */
	);
	AT_GraphPerf[132] = gap_cl_readhwtimer() - AT_GraphPerf[132];
	/* Moving _head_classification_head_module_list_1_module_list_1_1_conv_weights (1/1), size 89280 from DefaultRam at 936512 to (size 89280) L2 at 617516 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 936512), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 327680), 89280, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S340_Mul_scale using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S340_Mul_shift using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S340_Infos using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	AT_GraphPerf[133] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[133] - Start_IO;
	S340_Conv2d_512x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+50656)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+160320)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+30776)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31288)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+31944)) /* Infos */
	);
	AT_GraphPerf[133] = gap_cl_readhwtimer() - AT_GraphPerf[133];
	/* Moving Constant_onnx__conv_1564 (1/1), size 1920 from DefaultRam at 2476000 to (size 1920) L2 at 320612 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2476000), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 30776), 1920, 0, UchanHR1);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_2 using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S361_Mul_scale using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S361_Mul_shift using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	/* Waiting completion of transfer of S361_Infos using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	AT_GraphPerf[134] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[134] - Start_IO;
	S361_Conv2d_186x512x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+10240)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+180548)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+32696)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+680960) + 74400)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+34400)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+34588)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+34796)) /* Infos */
	);
	AT_GraphPerf[134] = gap_cl_readhwtimer() - AT_GraphPerf[134];
	/* Moving S280_Mul_scale (1/1), size 672 from DefaultRam at 2520104 to (size 672) L2 at 305964 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2520104), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16128), 672, 0, UchanHR2);
	/* Moving S280_Mul_shift (1/1), size 672 from DefaultRam at 2520776 to (size 672) L2 at 306636 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2520776), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16800), 672, 0, UchanHR3);
	/* Moving S280_Infos (1/1), size 20 from DefaultRam at 2570132 to (size 20) L2 at 307308 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570132), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 17472), 20, 0, UchanHR4);
	/* Moving _head_regression_head_module_list_1_module_list_1_1_conv_weights (1/1), size 11520 from DefaultRam at 2438624 to (size 11520) L2 at 289836 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2438624), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 11520, 0, UchanHR7);
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias_1 (1/1), size 96 from DefaultRam at 2565960 to (size 96) L2 at 304236 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565960), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14400), 96, 0, UchanHR8);
	/* Moving S325_Mul_scale (1/1), size 24 from DefaultRam at 2568712 to (size 24) L2 at 304332 using event 9 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568712), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14496), 24, 0, UchanHR9);
	/* Moving S325_Mul_shift (1/1), size 24 from DefaultRam at 2568736 to (size 24) L2 at 304356 using event 10 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568736), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14520), 24, 0, UchanHR10);
	/* Moving S325_Infos (1/1), size 20 from DefaultRam at 2570292 to (size 20) L2 at 304380 using event 11 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570292), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14544), 20, 0, UchanHR11);
	/* Moving Constant_onnx__conv_1564_1 (1/1), size 1920 from DefaultRam at 2477920 to (size 1920) L2 at 301356 using event 12 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2477920), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 11520), 1920, 0, UchanHR12);
	/* Moving S338_Mul_scale (1/1), size 480 from DefaultRam at 2544904 to (size 480) L2 at 303276 using event 13 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2544904), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13440), 480, 0, UchanHR13);
	/* Moving S338_Mul_shift (1/1), size 480 from DefaultRam at 2545384 to (size 480) L2 at 303756 using event 14 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2545384), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 13920), 480, 0, UchanHR14);
	/* Moving S338_Infos (1/1), size 20 from DefaultRam at 2570372 to (size 20) L2 at 304400 using event 16 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570372), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 14564), 20, 0, UchanHR16);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1564 using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S287_Mul_scale using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S287_Mul_shift using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S287_Infos using event 15 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR15);
	AT_GraphPerf[135] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[135] - Start_IO;
	S287_Conv2d_480x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+59584)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+30776)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+33440)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+33920)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+34776)) /* Infos */
	);
	AT_GraphPerf[135] = gap_cl_readhwtimer() - AT_GraphPerf[135];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_regression_head_module_list_1_module_list_1_1_conv_weights using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias_1 using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	/* Waiting completion of transfer of S325_Mul_scale using event 9 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR9);
	/* Waiting completion of transfer of S325_Mul_shift using event 10 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR10);
	/* Waiting completion of transfer of S325_Infos using event 11 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR11);
	AT_GraphPerf[136] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[136] - Start_IO;
	S325_Conv2d_24x480x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14400)), /* Bias */
		((unsigned char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+20480) + 7680)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14496)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14520)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14544)) /* Infos */
	);
	AT_GraphPerf[136] = gap_cl_readhwtimer() - AT_GraphPerf[136];
	/* Moving S178_Infos (1/1), size 8 from DefaultRam at 2571060 to (size 8) L2 at 290976 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571060), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1140), 8, 0, UchanHR1);
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias_1 (1/1), size 744 from DefaultRam at 2504032 to (size 744) L2 at 289836 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2504032), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 744, 0, UchanHR5);
	/* Moving S358_Mul_scale (1/1), size 186 from DefaultRam at 2556608 to (size 186) L2 at 290580 using event 6 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556608), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 744), 186, 0, UchanHR6);
	/* Moving S358_Mul_shift (1/1), size 186 from DefaultRam at 2556796 to (size 186) L2 at 290768 using event 7 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556796), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 932), 186, 0, UchanHR7);
	/* Moving S358_Infos (1/1), size 20 from DefaultRam at 2570512 to (size 20) L2 at 290956 using event 8 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570512), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 1120), 20, 0, UchanHR8);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of Constant_onnx__conv_1564_1 using event 12 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR12);
	/* Waiting completion of transfer of S338_Mul_scale using event 13 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR13);
	/* Waiting completion of transfer of S338_Mul_shift using event 14 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR14);
	/* Waiting completion of transfer of S338_Infos using event 16 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR16);
	AT_GraphPerf[137] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[137] - Start_IO;
	S338_Conv2d_480x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+63904)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+11520)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13440)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+13920)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+14564)) /* Infos */
	);
	AT_GraphPerf[137] = gap_cl_readhwtimer() - AT_GraphPerf[137];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_classification_head_module_list_1_module_list_1_1_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias_1 using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	/* Waiting completion of transfer of S358_Mul_scale using event 6 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR6);
	/* Waiting completion of transfer of S358_Mul_shift using event 7 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR7);
	/* Waiting completion of transfer of S358_Infos using event 8 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR8);
	AT_GraphPerf[138] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[138] - Start_IO;
	S358_Conv2d_186x480x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+289280)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+327680)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Bias */
		((signed char * __restrict__) ((Mobv3SSDLite_L2_Memory_Dyn+680960) + 59520)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+744)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+932)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1120)) /* Infos */
	);
	AT_GraphPerf[138] = gap_cl_readhwtimer() - AT_GraphPerf[138];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S178_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[139] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[139] - Start_IO;
	S178_Op__head_regression_head_module_list_0_module_list_0_0_module_list_0_0_0_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+35840)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+1140)) /* Infos */
	);
	AT_GraphPerf[139] = gap_cl_readhwtimer() - AT_GraphPerf[139];
	/* Moving _head_regression_head_module_list_0_module_list_0_1_conv_weights (1/1), size 16128 from DefaultRam at 2298528 to (size 16128) L2 at 289836 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2298528), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 0), 16128, 0, UchanHR0);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S280_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S280_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S280_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[140] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[140] - Start_IO;
	S280_Conv2d_672x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+12192)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+112496)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16128)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16800)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+17472)) /* Infos */
	);
	AT_GraphPerf[140] = gap_cl_readhwtimer() - AT_GraphPerf[140];
	/* Moving Constant_model_head_regression_head_module_list_0_1_bias (1/1), size 96 from DefaultRam at 2565864 to (size 96) L2 at 305964 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2565864), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16128), 96, 0, UchanHR1);
	/* Moving S283_Mul_scale (1/1), size 24 from DefaultRam at 2568664 to (size 24) L2 at 306060 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568664), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16224), 24, 0, UchanHR2);
	/* Moving S283_Mul_shift (1/1), size 24 from DefaultRam at 2568688 to (size 24) L2 at 306084 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2568688), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16248), 24, 0, UchanHR3);
	/* Moving S283_Infos (1/1), size 20 from DefaultRam at 2570152 to (size 20) L2 at 306108 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570152), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 16272), 20, 0, UchanHR4);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_regression_head_module_list_0_module_list_0_1_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_model_head_regression_head_module_list_0_1_bias using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S283_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S283_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S283_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[141] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[141] - Start_IO;
	S283_Conv2d_24x672x1x1_Custom(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16128)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16224)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16248)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+16272)) /* Infos */
	);
	AT_GraphPerf[141] = gap_cl_readhwtimer() - AT_GraphPerf[141];
	/* Moving _head_classification_head_module_list_0_module_list_0_1_conv_weights (1/1), size 124992 from DefaultRam at 131072 to (size 124992) L2 at 766060 using event 0 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 131072), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 476224), 124992, 0, UchanHR0);
	AT_GraphPerf[142] = gap_cl_readhwtimer();
	S346_Op__Split(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+20480)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2576)), /* Out1 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out2 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+7728)), /* Out3 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5152)) /* Out4 */
	);
	AT_GraphPerf[142] = gap_cl_readhwtimer() - AT_GraphPerf[142];
	AT_GraphPerf[143] = gap_cl_readhwtimer();
	S382_Op_expr_0(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2576)), /* expr_0_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+117872)), /* expr_0_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+120448)), /* expr_0_in_2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+130752)), /* expr_0_in_3 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+7728)), /* expr_0_in_4 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+471072)), /* expr_0_out_0 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+473648)) /* expr_0_out_1 */
	);
	AT_GraphPerf[143] = gap_cl_readhwtimer() - AT_GraphPerf[143];
	/* Moving S179_Infos (1/1), size 8 from DefaultRam at 2571068 to (size 8) L2 at 292412 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2571068), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 2576), 8, 0, UchanHR1);
	AT_GraphPerf[144] = gap_cl_readhwtimer();
	S376_Op_expr_1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* expr_1_in_0 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+123024)), /* expr_1_in_1 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+125600)), /* expr_1_in_2 */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory+128176)), /* expr_1_in_3 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+5152)), /* expr_1_in_4 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+465920)), /* expr_1_out_0 */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+468496)) /* expr_1_out_1 */
	);
	AT_GraphPerf[144] = gap_cl_readhwtimer() - AT_GraphPerf[144];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S179_Infos using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	AT_GraphPerf[145] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[145] - Start_IO;
	S179_Op__head_classification_head_module_list_0_module_list_0_0_module_list_0_0_0_Conv_fusion_qin0(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+35840)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+2576)) /* Infos */
	);
	AT_GraphPerf[145] = gap_cl_readhwtimer() - AT_GraphPerf[145];
	/* Moving S321_Mul_scale (1/1), size 672 from DefaultRam at 2521448 to (size 672) L2 at 504876 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2521448), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 215040), 672, 0, UchanHR1);
	/* Moving S321_Mul_shift (1/1), size 672 from DefaultRam at 2522120 to (size 672) L2 at 505548 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2522120), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 215712), 672, 0, UchanHR2);
	/* Moving S321_Infos (1/1), size 20 from DefaultRam at 2570252 to (size 20) L2 at 506220 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570252), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 216384), 20, 0, UchanHR3);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S321_Mul_scale using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S321_Mul_shift using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S321_Infos using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	AT_GraphPerf[146] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[146] - Start_IO;
	S321_Conv2d_672x1x3x3_Relu6(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+250880)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory+18240)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory+115184)), /* Bias */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215040)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215712)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+216384)) /* Infos */
	);
	AT_GraphPerf[146] = gap_cl_readhwtimer() - AT_GraphPerf[146];
	/* Moving Constant_model_head_classification_head_module_list_0_1_bias (1/1), size 744 from DefaultRam at 2503288 to (size 744) L2 at 504876 using event 1 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2503288), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 215040), 744, 0, UchanHR1);
	/* Moving S322_Mul_scale (1/1), size 186 from DefaultRam at 2556232 to (size 186) L2 at 505620 using event 2 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556232), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 215784), 186, 0, UchanHR2);
	/* Moving S322_Mul_shift (1/1), size 186 from DefaultRam at 2556420 to (size 186) L2 at 505808 using event 3 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2556420), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 215972), 186, 0, UchanHR3);
	/* Moving S322_Infos (1/1), size 20 from DefaultRam at 2570272 to (size 20) L2 at 505996 using event 4 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570272), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 216160), 20, 0, UchanHR4);
	/* Moving S373_Infos (1/1), size 13 from DefaultRam at 2570980 to (size 13) L2 at 506016 using event 5 */
	AT_DEFAULTRAM_CL_COPY(&DefaultRam, ((AT_DEFAULTRAM_EXT_ADDR_TYPE) Mobv3SSDLite_L3_Memory + 2570980), ((AT_DEFAULTRAM_INT_ADDR_TYPE) Mobv3SSDLite_L2_Memory_Dyn + 216180), 13, 0, UchanHR5);
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of _head_classification_head_module_list_0_module_list_0_1_conv_weights using event 0 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR0);
	/* Waiting completion of transfer of Constant_model_head_classification_head_module_list_0_1_bias using event 1 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR1);
	/* Waiting completion of transfer of S322_Mul_scale using event 2 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR2);
	/* Waiting completion of transfer of S322_Mul_shift using event 3 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR3);
	/* Waiting completion of transfer of S322_Infos using event 4 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR4);
	AT_GraphPerf[147] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[147] - Start_IO;
	S322_Conv2d_186x672x1x1(
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* In */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+476224)), /* Filter */
		((signed int * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215040)), /* Bias */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+680960)), /* Out */
		((unsigned char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215784)), /* Scale */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+215972)), /* ScaleN */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+216160)) /* Infos */
	);
	AT_GraphPerf[147] = gap_cl_readhwtimer() - AT_GraphPerf[147];
	Start_IO = gap_cl_readhwtimer();
	/* Waiting completion of transfer of S373_Infos using event 5 */
	AT_DEFAULTRAM_CL_WAIT(&DefaultRam, UchanHR5);
	AT_GraphPerf[148] = gap_cl_readhwtimer();
	AT_GraphPerf[149] += AT_GraphPerf[148] - Start_IO;
	S373_SoftMax(
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+680960)), /* In */
		((signed short * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+0)), /* Out */
		((signed char * __restrict__) (Mobv3SSDLite_L2_Memory_Dyn+216180)) /* Infos */
	);
	AT_GraphPerf[148] = gap_cl_readhwtimer() - AT_GraphPerf[148];
	AT_GraphPerf_CNN_Total = gap_cl_readhwtimer() - AT_GraphPerf_CNN_Total;
	return 0;
}
