package tensil.tools.compiler

object SIMDSource {
  val Input: Int     = 0x0
  val Register1: Int = 0x1
}
