; or1k instruction bus master
[master or1k_i]
slaves =
 ddr_ibus
 rom0

; or1k data bus master
[master or1k_d]
slaves =
 ddr_dbus
 uart0
 spi0
 gpio0
 gpio1

; debug master
[master dbg]
slaves =
 ddr_dbus

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave gpio0]
datawidth=8
offset=0x91000000
size=2

[slave gpio1]
datawidth=8
offset=0x92000000
size=2

[slave spi0]
datawidth=8
offset=0xb0000000
size=8

[slave rom0]
offset=0xf0000100
size=64


; DDR-SDRAM
; Have several ports with buffering features,
; so we split each port into a seperate slave

[slave ddr_dbus]
offset=0
size=0x2000000 ; 32MB

[slave ddr_ibus]
offset=0
size=0x2000000 ; 32MB
