verilog work "../../abc130/src/RO_FIFO2_CONTROL_internal.v"
verilog work "../../abc130/src/R3detect_internal.v"
verilog work "../../abc130/src/majority_voter.v"
verilog work "../../abc130/src/L1detect_internal.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/syncFifo.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/stretchRE.v"
verilog work "../../abc130/src/RO_FIFO2_CONTROL_tri.v"
vhdl abc130 "../../abc130/src/RAM_80x8_xil.vhd"
verilog work "../../abc130/src/R3detect_tri.v"
verilog work "../../abc130/src/PIPELINE_CONTROLLER.v"
vhdl work "../../abc130/src/mem256x64_xil.vhd"
vhdl work "../../abc130/src/mem128x64_xil.vhd"
verilog work "../../abc130/src/LocalL0ID_tri.v"
verilog work "../../abc130/src/L1detect_tri.v"
verilog work "../../abc130/src/cmdReg.v"
verilog work "../../abc130/src/AddressSelect4.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/zero_one_detector.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/state_machine.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/reg_128_1.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/packet_constructor.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/mux_256_128.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/hit_register.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/hit_locator.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/hit_discriminator.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/hit_detector.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/cluster_mux.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/clstr_adrs_adder.v"
verilog work "../../abc130/asic_src/rtl/L1_DCL_fast/re_arrange.v"
verilog work "../../abc130/asic_src/rtl/L1_DCL_fast/limit_manager.v"
verilog work "../../abc130/asic_src/rtl/L1_DCL_fast/fifo_manager.v"
verilog work "../../abc130/asic_src/rtl/L1_DCL_fast/even_odd_up_down_mux.v"
verilog work "../../abc130/asic_src/rtl/L1_DCL_fast/data_input_ids.v"
verilog work "../../abc130/asic_src/rtl/L1_DCL_fast/data_input.v"
verilog work "../../abc130/asic_src/rtl/L1_DCL_fast/controller.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/serializer.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/reg32tz.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/readReg.v"
verilog work "../../abc130/src/reg32tr.v"
verilog work "../../abc130/src/L0L1TOP.v"
verilog work "../../abc130/src/commandControl.v"
verilog work "../../abc130/asic_src/rtl/WatchDog/watchdog_counter.v"
verilog work "../../abc130/asic_src/rtl/Top_Logic/Top_Logic.v"
verilog work "../../abc130/asic_src/rtl/R3_DCL/R3_DCL.v"
verilog work "../../abc130/asic_src/rtl/Pipeline_InReg/pipeLineEntry.v"
verilog work "../../abc130/asic_src/rtl/L1_DCL_fast/top_l1_dcl.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/triggerGeneratedReset.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/triggerCounter.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/StatusLatch.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/SCReg.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/reg32ro.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/readOut.v"
verilog work "../../abc130/asic_src/rtl/ABCNmodules/overflowReg.v"
verilog work "../../abc130/src/ABCN13_DIG.v"
