
Metal_detect.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005384  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08005490  08005490  00006490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005518  08005518  00007068  2**0
                  CONTENTS
  4 .ARM          00000000  08005518  08005518  00007068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005518  08005518  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005518  08005518  00006518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800551c  0800551c  0000651c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005520  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  20000068  08005588  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  08005588  00007394  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000daa7  00000000  00000000  00007091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002231  00000000  00000000  00014b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  00016d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b3b  00000000  00000000  00017bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001913a  00000000  00000000  0001870b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010257  00000000  00000000  00031845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091281  00000000  00000000  00041a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2d1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004398  00000000  00000000  000d2d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000d70f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08005478 	.word	0x08005478

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08005478 	.word	0x08005478

0800014c <__io_putchar>:
  * @brief  printf를 UART로 송출하기 위한 함수
  * @param  ch: 전송할 문자
  * @retval int
  */
int __io_putchar(int ch)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (ch == '\n')
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b0a      	cmp	r3, #10
 8000158:	d106      	bne.n	8000168 <__io_putchar+0x1c>
		HAL_UART_Transmit(&huart1, (uint8_t*) "\r", 1, HAL_MAX_DELAY); // '\n' 앞에 '\r'를 추가
 800015a:	f04f 33ff 	mov.w	r3, #4294967295
 800015e:	2201      	movs	r2, #1
 8000160:	4907      	ldr	r1, [pc, #28]	@ (8000180 <__io_putchar+0x34>)
 8000162:	4808      	ldr	r0, [pc, #32]	@ (8000184 <__io_putchar+0x38>)
 8000164:	f003 fc34 	bl	80039d0 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);      // 실제 문자 전송
 8000168:	1d39      	adds	r1, r7, #4
 800016a:	f04f 33ff 	mov.w	r3, #4294967295
 800016e:	2201      	movs	r2, #1
 8000170:	4804      	ldr	r0, [pc, #16]	@ (8000184 <__io_putchar+0x38>)
 8000172:	f003 fc2d 	bl	80039d0 <HAL_UART_Transmit>
	return ch;
 8000176:	687b      	ldr	r3, [r7, #4]
}
 8000178:	4618      	mov	r0, r3
 800017a:	3708      	adds	r7, #8
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	08005490 	.word	0x08005490
 8000184:	200001d4 	.word	0x200001d4

08000188 <delay_us>:
  * @brief  us 단위 딜레이 함수
  * @param  us: 지연시킬 마이크로초
  * @retval None
  */
void delay_us(uint16_t us)
{
 8000188:	b480      	push	{r7}
 800018a:	b083      	sub	sp, #12
 800018c:	af00      	add	r7, sp, #0
 800018e:	4603      	mov	r3, r0
 8000190:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // 타이머 카운터값을 0으로 리셋
 8000192:	4b08      	ldr	r3, [pc, #32]	@ (80001b4 <delay_us+0x2c>)
 8000194:	681b      	ldr	r3, [r3, #0]
 8000196:	2200      	movs	r2, #0
 8000198:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < us); // 지정된 us만큼 대기
 800019a:	bf00      	nop
 800019c:	4b05      	ldr	r3, [pc, #20]	@ (80001b4 <delay_us+0x2c>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80001a2:	88fb      	ldrh	r3, [r7, #6]
 80001a4:	429a      	cmp	r2, r3
 80001a6:	d3f9      	bcc.n	800019c <delay_us+0x14>
}
 80001a8:	bf00      	nop
 80001aa:	bf00      	nop
 80001ac:	370c      	adds	r7, #12
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	200000b4 	.word	0x200000b4

080001b8 <applyPulses>:
  * @param  port: GPIO 포트
  * @param  pin : GPIO 핀
  * @retval None
  */
static void applyPulses(GPIO_TypeDef* port, uint16_t pin)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b084      	sub	sp, #16
 80001bc:	af00      	add	r7, sp, #0
 80001be:	6078      	str	r0, [r7, #4]
 80001c0:	460b      	mov	r3, r1
 80001c2:	807b      	strh	r3, [r7, #2]
    for (int i = 0; i < PULSE_COUNT; i++)
 80001c4:	2300      	movs	r3, #0
 80001c6:	60fb      	str	r3, [r7, #12]
 80001c8:	e014      	b.n	80001f4 <applyPulses+0x3c>
    {
      HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);   // 핀 HIGH
 80001ca:	887b      	ldrh	r3, [r7, #2]
 80001cc:	2201      	movs	r2, #1
 80001ce:	4619      	mov	r1, r3
 80001d0:	6878      	ldr	r0, [r7, #4]
 80001d2:	f001 fff5 	bl	80021c0 <HAL_GPIO_WritePin>
      delay_us(US_DELAY_BETWEEN_PULSES);            // 일정 시간 대기
 80001d6:	2003      	movs	r0, #3
 80001d8:	f7ff ffd6 	bl	8000188 <delay_us>
      HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); // 핀 LOW
 80001dc:	887b      	ldrh	r3, [r7, #2]
 80001de:	2200      	movs	r2, #0
 80001e0:	4619      	mov	r1, r3
 80001e2:	6878      	ldr	r0, [r7, #4]
 80001e4:	f001 ffec 	bl	80021c0 <HAL_GPIO_WritePin>
      delay_us(US_DELAY_BETWEEN_PULSES);            // 일정 시간 대기
 80001e8:	2003      	movs	r0, #3
 80001ea:	f7ff ffcd 	bl	8000188 <delay_us>
    for (int i = 0; i < PULSE_COUNT; i++)
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	3301      	adds	r3, #1
 80001f2:	60fb      	str	r3, [r7, #12]
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	2b02      	cmp	r3, #2
 80001f8:	dde7      	ble.n	80001ca <applyPulses+0x12>
    }
}
 80001fa:	bf00      	nop
 80001fc:	bf00      	nop
 80001fe:	3710      	adds	r7, #16
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}

08000204 <PWM_START>:
/**
  * @brief  모든 PWM 채널을 시작하는 함수
  * @retval None
  */
static void PWM_START()
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	// TIM3의 4개 채널 PWM 시작
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000208:	2100      	movs	r1, #0
 800020a:	4810      	ldr	r0, [pc, #64]	@ (800024c <PWM_START+0x48>)
 800020c:	f002 fe56 	bl	8002ebc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000210:	2104      	movs	r1, #4
 8000212:	480e      	ldr	r0, [pc, #56]	@ (800024c <PWM_START+0x48>)
 8000214:	f002 fe52 	bl	8002ebc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000218:	2108      	movs	r1, #8
 800021a:	480c      	ldr	r0, [pc, #48]	@ (800024c <PWM_START+0x48>)
 800021c:	f002 fe4e 	bl	8002ebc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000220:	210c      	movs	r1, #12
 8000222:	480a      	ldr	r0, [pc, #40]	@ (800024c <PWM_START+0x48>)
 8000224:	f002 fe4a 	bl	8002ebc <HAL_TIM_PWM_Start>

	// TIM4의 4개 채널 PWM 시작
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000228:	2100      	movs	r1, #0
 800022a:	4809      	ldr	r0, [pc, #36]	@ (8000250 <PWM_START+0x4c>)
 800022c:	f002 fe46 	bl	8002ebc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000230:	2104      	movs	r1, #4
 8000232:	4807      	ldr	r0, [pc, #28]	@ (8000250 <PWM_START+0x4c>)
 8000234:	f002 fe42 	bl	8002ebc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000238:	2108      	movs	r1, #8
 800023a:	4805      	ldr	r0, [pc, #20]	@ (8000250 <PWM_START+0x4c>)
 800023c:	f002 fe3e 	bl	8002ebc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000240:	210c      	movs	r1, #12
 8000242:	4803      	ldr	r0, [pc, #12]	@ (8000250 <PWM_START+0x4c>)
 8000244:	f002 fe3a 	bl	8002ebc <HAL_TIM_PWM_Start>
}
 8000248:	bf00      	nop
 800024a:	bd80      	pop	{r7, pc}
 800024c:	20000144 	.word	0x20000144
 8000250:	2000018c 	.word	0x2000018c

08000254 <PWM_RIGHT_FRONT_SPEED>:
  * @brief  오른쪽 모터 전진 속도 제어
  * @param  speed_value: PWM 듀티값
  * @retval None
  */
static void PWM_RIGHT_FRONT_SPEED(uint16_t speed_value)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	80fb      	strh	r3, [r7, #6]
	htim3.Instance->CCR1 = speed_value; // 채널1에 속도값
 800025e:	4b0a      	ldr	r3, [pc, #40]	@ (8000288 <PWM_RIGHT_FRONT_SPEED+0x34>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	88fa      	ldrh	r2, [r7, #6]
 8000264:	635a      	str	r2, [r3, #52]	@ 0x34
	htim3.Instance->CCR2 = 0;          // 채널2는 0
 8000266:	4b08      	ldr	r3, [pc, #32]	@ (8000288 <PWM_RIGHT_FRONT_SPEED+0x34>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	2200      	movs	r2, #0
 800026c:	639a      	str	r2, [r3, #56]	@ 0x38

	htim4.Instance->CCR1 = speed_value;
 800026e:	4b07      	ldr	r3, [pc, #28]	@ (800028c <PWM_RIGHT_FRONT_SPEED+0x38>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	88fa      	ldrh	r2, [r7, #6]
 8000274:	635a      	str	r2, [r3, #52]	@ 0x34
	htim4.Instance->CCR2 = 0;
 8000276:	4b05      	ldr	r3, [pc, #20]	@ (800028c <PWM_RIGHT_FRONT_SPEED+0x38>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	2200      	movs	r2, #0
 800027c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800027e:	bf00      	nop
 8000280:	370c      	adds	r7, #12
 8000282:	46bd      	mov	sp, r7
 8000284:	bc80      	pop	{r7}
 8000286:	4770      	bx	lr
 8000288:	20000144 	.word	0x20000144
 800028c:	2000018c 	.word	0x2000018c

08000290 <PWM_LEFT_FRONT_SPEED>:
  * @brief  왼쪽 모터 전진 속도 제어
  * @param  speed_value: PWM 듀티값
  * @retval None
  */
static void PWM_LEFT_FRONT_SPEED(uint16_t speed_value)
{
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	80fb      	strh	r3, [r7, #6]
	htim3.Instance->CCR3 = speed_value;
 800029a:	4b0a      	ldr	r3, [pc, #40]	@ (80002c4 <PWM_LEFT_FRONT_SPEED+0x34>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	88fa      	ldrh	r2, [r7, #6]
 80002a0:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim3.Instance->CCR4 = 0;
 80002a2:	4b08      	ldr	r3, [pc, #32]	@ (80002c4 <PWM_LEFT_FRONT_SPEED+0x34>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	2200      	movs	r2, #0
 80002a8:	641a      	str	r2, [r3, #64]	@ 0x40

	htim4.Instance->CCR4 = speed_value;
 80002aa:	4b07      	ldr	r3, [pc, #28]	@ (80002c8 <PWM_LEFT_FRONT_SPEED+0x38>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	88fa      	ldrh	r2, [r7, #6]
 80002b0:	641a      	str	r2, [r3, #64]	@ 0x40
	htim4.Instance->CCR3 = 0;
 80002b2:	4b05      	ldr	r3, [pc, #20]	@ (80002c8 <PWM_LEFT_FRONT_SPEED+0x38>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	2200      	movs	r2, #0
 80002b8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	20000144 	.word	0x20000144
 80002c8:	2000018c 	.word	0x2000018c

080002cc <PWM_RIGHT_BACK_SPEED>:
  * @brief  오른쪽 모터 후진 속도 제어
  * @param  speed_value: PWM 듀티값
  * @retval None
  */
static void PWM_RIGHT_BACK_SPEED(uint16_t speed_value)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	4603      	mov	r3, r0
 80002d4:	80fb      	strh	r3, [r7, #6]
	htim3.Instance->CCR2 = speed_value;
 80002d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000300 <PWM_RIGHT_BACK_SPEED+0x34>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	88fa      	ldrh	r2, [r7, #6]
 80002dc:	639a      	str	r2, [r3, #56]	@ 0x38
	htim3.Instance->CCR1 = 0;
 80002de:	4b08      	ldr	r3, [pc, #32]	@ (8000300 <PWM_RIGHT_BACK_SPEED+0x34>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	2200      	movs	r2, #0
 80002e4:	635a      	str	r2, [r3, #52]	@ 0x34

	htim4.Instance->CCR2 = speed_value;
 80002e6:	4b07      	ldr	r3, [pc, #28]	@ (8000304 <PWM_RIGHT_BACK_SPEED+0x38>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	88fa      	ldrh	r2, [r7, #6]
 80002ec:	639a      	str	r2, [r3, #56]	@ 0x38
	htim4.Instance->CCR1 = 0;
 80002ee:	4b05      	ldr	r3, [pc, #20]	@ (8000304 <PWM_RIGHT_BACK_SPEED+0x38>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	2200      	movs	r2, #0
 80002f4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80002f6:	bf00      	nop
 80002f8:	370c      	adds	r7, #12
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bc80      	pop	{r7}
 80002fe:	4770      	bx	lr
 8000300:	20000144 	.word	0x20000144
 8000304:	2000018c 	.word	0x2000018c

08000308 <PWM_LEFT_BACK_SPEED>:
  * @brief  왼쪽 모터 후진 속도 제어
  * @param  speed_value: PWM 듀티값
  * @retval None
  */
static void PWM_LEFT_BACK_SPEED(uint16_t speed_value)
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	4603      	mov	r3, r0
 8000310:	80fb      	strh	r3, [r7, #6]
	htim3.Instance->CCR4 = speed_value;
 8000312:	4b0a      	ldr	r3, [pc, #40]	@ (800033c <PWM_LEFT_BACK_SPEED+0x34>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	88fa      	ldrh	r2, [r7, #6]
 8000318:	641a      	str	r2, [r3, #64]	@ 0x40
	htim3.Instance->CCR3 = 0;
 800031a:	4b08      	ldr	r3, [pc, #32]	@ (800033c <PWM_LEFT_BACK_SPEED+0x34>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	2200      	movs	r2, #0
 8000320:	63da      	str	r2, [r3, #60]	@ 0x3c

	htim4.Instance->CCR3 = speed_value;
 8000322:	4b07      	ldr	r3, [pc, #28]	@ (8000340 <PWM_LEFT_BACK_SPEED+0x38>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	88fa      	ldrh	r2, [r7, #6]
 8000328:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim4.Instance->CCR4 = 0;
 800032a:	4b05      	ldr	r3, [pc, #20]	@ (8000340 <PWM_LEFT_BACK_SPEED+0x38>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	2200      	movs	r2, #0
 8000330:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000332:	bf00      	nop
 8000334:	370c      	adds	r7, #12
 8000336:	46bd      	mov	sp, r7
 8000338:	bc80      	pop	{r7}
 800033a:	4770      	bx	lr
 800033c:	20000144 	.word	0x20000144
 8000340:	2000018c 	.word	0x2000018c

08000344 <Discharge_Capacitor>:
  * @param  GPIOx: GPIO 포트
  * @param  GPIO_Pin: GPIO 핀
  * @retval None
  */
static void Discharge_Capacitor(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b086      	sub	sp, #24
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
 800034c:	460b      	mov	r3, r1
 800034e:	807b      	strh	r3, [r7, #2]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000350:	f107 0308 	add.w	r3, r7, #8
 8000354:	2200      	movs	r2, #0
 8000356:	601a      	str	r2, [r3, #0]
 8000358:	605a      	str	r2, [r3, #4]
 800035a:	609a      	str	r2, [r3, #8]
 800035c:	60da      	str	r2, [r3, #12]

  // 방전을 위해 Pin을 Push-Pull Output으로 설정
  GPIO_InitStruct.Pin = GPIO_Pin;
 800035e:	887b      	ldrh	r3, [r7, #2]
 8000360:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000362:	2301      	movs	r3, #1
 8000364:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000366:	2300      	movs	r3, #0
 8000368:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800036a:	2302      	movs	r3, #2
 800036c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800036e:	f107 0308 	add.w	r3, r7, #8
 8000372:	4619      	mov	r1, r3
 8000374:	6878      	ldr	r0, [r7, #4]
 8000376:	f001 fd9f 	bl	8001eb8 <HAL_GPIO_Init>

  // LOW로 출력하여 방전
  HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 800037a:	887b      	ldrh	r3, [r7, #2]
 800037c:	2200      	movs	r2, #0
 800037e:	4619      	mov	r1, r3
 8000380:	6878      	ldr	r0, [r7, #4]
 8000382:	f001 ff1d 	bl	80021c0 <HAL_GPIO_WritePin>
  delay_us(DISCHARGE_DELAY_US);
 8000386:	2014      	movs	r0, #20
 8000388:	f7ff fefe 	bl	8000188 <delay_us>

  // 다시 ADC 측정을 위해 Pin을 Analog 모드로 전환
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800038c:	2303      	movs	r3, #3
 800038e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000390:	f107 0308 	add.w	r3, r7, #8
 8000394:	4619      	mov	r1, r3
 8000396:	6878      	ldr	r0, [r7, #4]
 8000398:	f001 fd8e 	bl	8001eb8 <HAL_GPIO_Init>
}
 800039c:	bf00      	nop
 800039e:	3718      	adds	r7, #24
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}

080003a4 <ADC_Read_Channel>:
  * @param  channel: 읽고자 하는 채널
  * @param  adc_value: 결과를 저장할 변수 포인터
  * @retval None
  */
static void ADC_Read_Channel(ADC_HandleTypeDef *hadc, uint32_t channel, uint32_t *adc_value)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b088      	sub	sp, #32
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	60f8      	str	r0, [r7, #12]
 80003ac:	60b9      	str	r1, [r7, #8]
 80003ae:	607a      	str	r2, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003b0:	f107 0314 	add.w	r3, r7, #20
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
 80003b8:	605a      	str	r2, [r3, #4]
 80003ba:	609a      	str	r2, [r3, #8]

  sConfig.Channel = channel;                              // 채널 설정
 80003bc:	68bb      	ldr	r3, [r7, #8]
 80003be:	617b      	str	r3, [r7, #20]
  sConfig.Rank = ADC_REGULAR_RANK_1;                      // 순서
 80003c0:	2301      	movs	r3, #1
 80003c2:	61bb      	str	r3, [r7, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;       // 샘플링 타임
 80003c4:	2306      	movs	r3, #6
 80003c6:	61fb      	str	r3, [r7, #28]

  if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 80003c8:	f107 0314 	add.w	r3, r7, #20
 80003cc:	4619      	mov	r1, r3
 80003ce:	68f8      	ldr	r0, [r7, #12]
 80003d0:	f001 fa1e 	bl	8001810 <HAL_ADC_ConfigChannel>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <ADC_Read_Channel+0x3a>
  {
    Error_Handler(); // 에러 시 사용자 정의 핸들러
 80003da:	f000 fc27 	bl	8000c2c <Error_Handler>
  }

  if (HAL_ADC_Start(hadc) != HAL_OK)
 80003de:	68f8      	ldr	r0, [r7, #12]
 80003e0:	f001 f82a 	bl	8001438 <HAL_ADC_Start>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <ADC_Read_Channel+0x4a>
  {
    Error_Handler();
 80003ea:	f000 fc1f 	bl	8000c2c <Error_Handler>
  }

  if (HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY) != HAL_OK)
 80003ee:	f04f 31ff 	mov.w	r1, #4294967295
 80003f2:	68f8      	ldr	r0, [r7, #12]
 80003f4:	f001 f8fa 	bl	80015ec <HAL_ADC_PollForConversion>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <ADC_Read_Channel+0x5e>
  {
    Error_Handler();
 80003fe:	f000 fc15 	bl	8000c2c <Error_Handler>
  }

  *adc_value = HAL_ADC_GetValue(hadc); // 읽어온 ADC 값을 포인터에 저장
 8000402:	68f8      	ldr	r0, [r7, #12]
 8000404:	f001 f9f8 	bl	80017f8 <HAL_ADC_GetValue>
 8000408:	4602      	mov	r2, r0
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	601a      	str	r2, [r3, #0]

  if (HAL_ADC_Stop(hadc) != HAL_OK)
 800040e:	68f8      	ldr	r0, [r7, #12]
 8000410:	f001 f8c0 	bl	8001594 <HAL_ADC_Stop>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <ADC_Read_Channel+0x7a>
  {
    Error_Handler();
 800041a:	f000 fc07 	bl	8000c2c <Error_Handler>
  }
}
 800041e:	bf00      	nop
 8000420:	3720      	adds	r7, #32
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
	...

08000428 <Parse_Received_Data>:
/**
  * @brief  수신 버퍼 데이터를 실제 명령/속도 값으로 파싱하는 함수
  * @retval None
  */
static void Parse_Received_Data(void)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
	//  [0]        : Gearbox (0 또는 1)
	//  [1~4]      : PWM_Value 4자리
	//  [5]        : Turn_Direction (2 또는 3)
	//  [6~9]      : Turn_Value 4자리

	Gearbox = rx_buffer[0];
 800042e:	4b28      	ldr	r3, [pc, #160]	@ (80004d0 <Parse_Received_Data+0xa8>)
 8000430:	781a      	ldrb	r2, [r3, #0]
 8000432:	4b28      	ldr	r3, [pc, #160]	@ (80004d4 <Parse_Received_Data+0xac>)
 8000434:	701a      	strb	r2, [r3, #0]

	// PWM_Value 복원
	uint16_t temp_pwm = (uint16_t)(rx_buffer[1] * 1000
 8000436:	4b26      	ldr	r3, [pc, #152]	@ (80004d0 <Parse_Received_Data+0xa8>)
 8000438:	785b      	ldrb	r3, [r3, #1]
	                             + rx_buffer[2] * 100
 800043a:	461a      	mov	r2, r3
 800043c:	0152      	lsls	r2, r2, #5
 800043e:	1ad2      	subs	r2, r2, r3
 8000440:	0092      	lsls	r2, r2, #2
 8000442:	4413      	add	r3, r2
 8000444:	00db      	lsls	r3, r3, #3
 8000446:	b29a      	uxth	r2, r3
 8000448:	4b21      	ldr	r3, [pc, #132]	@ (80004d0 <Parse_Received_Data+0xa8>)
 800044a:	789b      	ldrb	r3, [r3, #2]
 800044c:	4619      	mov	r1, r3
 800044e:	0089      	lsls	r1, r1, #2
 8000450:	440b      	add	r3, r1
 8000452:	4619      	mov	r1, r3
 8000454:	0088      	lsls	r0, r1, #2
 8000456:	4619      	mov	r1, r3
 8000458:	4603      	mov	r3, r0
 800045a:	440b      	add	r3, r1
 800045c:	009b      	lsls	r3, r3, #2
 800045e:	b29b      	uxth	r3, r3
 8000460:	4413      	add	r3, r2
 8000462:	b29a      	uxth	r2, r3
	                             + rx_buffer[3] * 10
 8000464:	4b1a      	ldr	r3, [pc, #104]	@ (80004d0 <Parse_Received_Data+0xa8>)
 8000466:	78db      	ldrb	r3, [r3, #3]
 8000468:	4619      	mov	r1, r3
 800046a:	0089      	lsls	r1, r1, #2
 800046c:	440b      	add	r3, r1
 800046e:	005b      	lsls	r3, r3, #1
 8000470:	b29b      	uxth	r3, r3
 8000472:	4413      	add	r3, r2
 8000474:	b29b      	uxth	r3, r3
	                             + rx_buffer[4]);
 8000476:	4a16      	ldr	r2, [pc, #88]	@ (80004d0 <Parse_Received_Data+0xa8>)
 8000478:	7912      	ldrb	r2, [r2, #4]
	uint16_t temp_pwm = (uint16_t)(rx_buffer[1] * 1000
 800047a:	4413      	add	r3, r2
 800047c:	80fb      	strh	r3, [r7, #6]
	PWM_Value = temp_pwm;
 800047e:	4a16      	ldr	r2, [pc, #88]	@ (80004d8 <Parse_Received_Data+0xb0>)
 8000480:	88fb      	ldrh	r3, [r7, #6]
 8000482:	8013      	strh	r3, [r2, #0]

	// 회전 방향
	Turn_Direction = rx_buffer[5];
 8000484:	4b12      	ldr	r3, [pc, #72]	@ (80004d0 <Parse_Received_Data+0xa8>)
 8000486:	795a      	ldrb	r2, [r3, #5]
 8000488:	4b14      	ldr	r3, [pc, #80]	@ (80004dc <Parse_Received_Data+0xb4>)
 800048a:	701a      	strb	r2, [r3, #0]

	// Turn_Value 복원
	uint16_t temp_turn = (uint16_t)(rx_buffer[6] * 1000
 800048c:	4b10      	ldr	r3, [pc, #64]	@ (80004d0 <Parse_Received_Data+0xa8>)
 800048e:	799b      	ldrb	r3, [r3, #6]
	                              + rx_buffer[7] * 1
	                              + rx_buffer[8] * 10
 8000490:	461a      	mov	r2, r3
 8000492:	0152      	lsls	r2, r2, #5
 8000494:	1ad2      	subs	r2, r2, r3
 8000496:	0092      	lsls	r2, r2, #2
 8000498:	4413      	add	r3, r2
 800049a:	00db      	lsls	r3, r3, #3
 800049c:	b29a      	uxth	r2, r3
 800049e:	4b0c      	ldr	r3, [pc, #48]	@ (80004d0 <Parse_Received_Data+0xa8>)
 80004a0:	7a1b      	ldrb	r3, [r3, #8]
 80004a2:	4619      	mov	r1, r3
 80004a4:	0089      	lsls	r1, r1, #2
 80004a6:	440b      	add	r3, r1
 80004a8:	005b      	lsls	r3, r3, #1
 80004aa:	b29b      	uxth	r3, r3
 80004ac:	4413      	add	r3, r2
 80004ae:	b29b      	uxth	r3, r3
	                              + rx_buffer[7] * 1
 80004b0:	4a07      	ldr	r2, [pc, #28]	@ (80004d0 <Parse_Received_Data+0xa8>)
 80004b2:	79d2      	ldrb	r2, [r2, #7]
	                              + rx_buffer[8] * 10
 80004b4:	4413      	add	r3, r2
 80004b6:	b29b      	uxth	r3, r3
	                              + rx_buffer[9]);
 80004b8:	4a05      	ldr	r2, [pc, #20]	@ (80004d0 <Parse_Received_Data+0xa8>)
 80004ba:	7a52      	ldrb	r2, [r2, #9]
	uint16_t temp_turn = (uint16_t)(rx_buffer[6] * 1000
 80004bc:	4413      	add	r3, r2
 80004be:	80bb      	strh	r3, [r7, #4]
	Turn_Value = temp_turn;
 80004c0:	4a07      	ldr	r2, [pc, #28]	@ (80004e0 <Parse_Received_Data+0xb8>)
 80004c2:	88bb      	ldrh	r3, [r7, #4]
 80004c4:	8013      	strh	r3, [r2, #0]
}
 80004c6:	bf00      	nop
 80004c8:	370c      	adds	r7, #12
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr
 80004d0:	20000220 	.word	0x20000220
 80004d4:	2000022b 	.word	0x2000022b
 80004d8:	2000022e 	.word	0x2000022e
 80004dc:	2000022c 	.word	0x2000022c
 80004e0:	20000230 	.word	0x20000230

080004e4 <Perform_Cap_Measurement>:
/**
  * @brief  커패시터 3개(Left, Middle, Right)의 충전값을 측정하고 UART로 송신
  * @retval None
  */
static void Perform_Cap_Measurement(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	// Left Cap 측정
	Discharge_Capacitor(GPIOA, GPIO_PIN_1);         // 커패시터 방전
 80004e8:	2102      	movs	r1, #2
 80004ea:	4819      	ldr	r0, [pc, #100]	@ (8000550 <Perform_Cap_Measurement+0x6c>)
 80004ec:	f7ff ff2a 	bl	8000344 <Discharge_Capacitor>
	applyPulses(PULSE_PIN_LEFT_GPIO_Port, PULSE_PIN_LEFT_Pin); // 펄스 발생
 80004f0:	2110      	movs	r1, #16
 80004f2:	4817      	ldr	r0, [pc, #92]	@ (8000550 <Perform_Cap_Measurement+0x6c>)
 80004f4:	f7ff fe60 	bl	80001b8 <applyPulses>
	ADC_Read_Channel(&hadc1, ADC_CHANNEL_1, &ADC_CAP_VAL[0]);  // ADC 읽기
 80004f8:	4a16      	ldr	r2, [pc, #88]	@ (8000554 <Perform_Cap_Measurement+0x70>)
 80004fa:	2101      	movs	r1, #1
 80004fc:	4816      	ldr	r0, [pc, #88]	@ (8000558 <Perform_Cap_Measurement+0x74>)
 80004fe:	f7ff ff51 	bl	80003a4 <ADC_Read_Channel>

	// Middle Cap 측정
	Discharge_Capacitor(GPIOA, GPIO_PIN_2);
 8000502:	2104      	movs	r1, #4
 8000504:	4812      	ldr	r0, [pc, #72]	@ (8000550 <Perform_Cap_Measurement+0x6c>)
 8000506:	f7ff ff1d 	bl	8000344 <Discharge_Capacitor>
	applyPulses(PULSE_PIN_MIDDLE_GPIO_Port, PULSE_PIN_MIDDLE_Pin);
 800050a:	2120      	movs	r1, #32
 800050c:	4810      	ldr	r0, [pc, #64]	@ (8000550 <Perform_Cap_Measurement+0x6c>)
 800050e:	f7ff fe53 	bl	80001b8 <applyPulses>
	ADC_Read_Channel(&hadc1, ADC_CHANNEL_2, &ADC_CAP_VAL[1]);
 8000512:	4a12      	ldr	r2, [pc, #72]	@ (800055c <Perform_Cap_Measurement+0x78>)
 8000514:	2102      	movs	r1, #2
 8000516:	4810      	ldr	r0, [pc, #64]	@ (8000558 <Perform_Cap_Measurement+0x74>)
 8000518:	f7ff ff44 	bl	80003a4 <ADC_Read_Channel>

	// Right Cap 측정
	Discharge_Capacitor(GPIOA, GPIO_PIN_3);
 800051c:	2108      	movs	r1, #8
 800051e:	480c      	ldr	r0, [pc, #48]	@ (8000550 <Perform_Cap_Measurement+0x6c>)
 8000520:	f7ff ff10 	bl	8000344 <Discharge_Capacitor>
	applyPulses(PULSE_PIN_RIGHT_GPIO_Port, PULSE_PIN_RIGHT_Pin);
 8000524:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000528:	4809      	ldr	r0, [pc, #36]	@ (8000550 <Perform_Cap_Measurement+0x6c>)
 800052a:	f7ff fe45 	bl	80001b8 <applyPulses>
	ADC_Read_Channel(&hadc1, ADC_CHANNEL_3, &ADC_CAP_VAL[2]);
 800052e:	4a0c      	ldr	r2, [pc, #48]	@ (8000560 <Perform_Cap_Measurement+0x7c>)
 8000530:	2103      	movs	r1, #3
 8000532:	4809      	ldr	r0, [pc, #36]	@ (8000558 <Perform_Cap_Measurement+0x74>)
 8000534:	f7ff ff36 	bl	80003a4 <ADC_Read_Channel>

	// 측정 결과를 UART로 출력(파이썬에서 파싱하기 좋게 CSV 포맷)
	printf("%ld,%ld,%ld\n", ADC_CAP_VAL[0], ADC_CAP_VAL[1], ADC_CAP_VAL[2]);
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <Perform_Cap_Measurement+0x70>)
 800053a:	6819      	ldr	r1, [r3, #0]
 800053c:	4b05      	ldr	r3, [pc, #20]	@ (8000554 <Perform_Cap_Measurement+0x70>)
 800053e:	685a      	ldr	r2, [r3, #4]
 8000540:	4b04      	ldr	r3, [pc, #16]	@ (8000554 <Perform_Cap_Measurement+0x70>)
 8000542:	689b      	ldr	r3, [r3, #8]
 8000544:	4807      	ldr	r0, [pc, #28]	@ (8000564 <Perform_Cap_Measurement+0x80>)
 8000546:	f004 f91f 	bl	8004788 <iprintf>
}
 800054a:	bf00      	nop
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	40010800 	.word	0x40010800
 8000554:	20000234 	.word	0x20000234
 8000558:	20000084 	.word	0x20000084
 800055c:	20000238 	.word	0x20000238
 8000560:	2000023c 	.word	0x2000023c
 8000564:	08005494 	.word	0x08005494

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  // 메인 함수 시작 전 초기화할 변수/설정이 있다면 여기서 작성
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init(); // HAL 라이브러리 초기화(인터럽트/타이머 등)
 800056c:	f000 fe2a 	bl	80011c4 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config(); // 시스템 클럭 설정
 8000570:	f000 f896 	bl	80006a0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();        // GPIO 초기화
 8000574:	f000 fad0 	bl	8000b18 <MX_GPIO_Init>
  MX_TIM3_Init();        // 타이머3(PWM) 초기화
 8000578:	f000 f9b0 	bl	80008dc <MX_TIM3_Init>
  MX_TIM4_Init();        // 타이머4(PWM) 초기화
 800057c:	f000 fa28 	bl	80009d0 <MX_TIM4_Init>
  MX_USART1_UART_Init(); // UART1 초기화
 8000580:	f000 faa0 	bl	8000ac4 <MX_USART1_UART_Init>
  MX_ADC1_Init();        // ADC1 초기화
 8000584:	f000 f8dc 	bl	8000740 <MX_ADC1_Init>
  MX_TIM1_Init();        // 타이머1(마이크로초 딜레이용) 초기화
 8000588:	f000 f900 	bl	800078c <MX_TIM1_Init>
  MX_TIM2_Init();        // 타이머2(부저 또는 추가 PWM) 초기화
 800058c:	f000 f94e 	bl	800082c <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1); // TIM1 카운터 시작(마이크로초 딜레이에 사용)
 8000590:	483b      	ldr	r0, [pc, #236]	@ (8000680 <main+0x118>)
 8000592:	f002 fbf9 	bl	8002d88 <HAL_TIM_Base_Start>

  PWM_START(); // 모든 PWM 채널 시작
 8000596:	f7ff fe35 	bl	8000204 <PWM_START>
  HAL_UART_Receive_IT(&huart1, &rx_data, 1); // UART 인터럽트 수신 시작
 800059a:	2201      	movs	r2, #1
 800059c:	4939      	ldr	r1, [pc, #228]	@ (8000684 <main+0x11c>)
 800059e:	483a      	ldr	r0, [pc, #232]	@ (8000688 <main+0x120>)
 80005a0:	f003 faa1 	bl	8003ae6 <HAL_UART_Receive_IT>

  // ADC 핀(충전용) 초기 상태를 Low로 설정
  HAL_GPIO_WritePin(PULSE_PIN_LEFT_GPIO_Port, PULSE_PIN_LEFT_Pin, GPIO_PIN_RESET);
 80005a4:	2200      	movs	r2, #0
 80005a6:	2110      	movs	r1, #16
 80005a8:	4838      	ldr	r0, [pc, #224]	@ (800068c <main+0x124>)
 80005aa:	f001 fe09 	bl	80021c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PULSE_PIN_MIDDLE_GPIO_Port, PULSE_PIN_MIDDLE_Pin, GPIO_PIN_RESET);
 80005ae:	2200      	movs	r2, #0
 80005b0:	2120      	movs	r1, #32
 80005b2:	4836      	ldr	r0, [pc, #216]	@ (800068c <main+0x124>)
 80005b4:	f001 fe04 	bl	80021c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PULSE_PIN_RIGHT_GPIO_Port, PULSE_PIN_RIGHT_Pin, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005be:	4833      	ldr	r0, [pc, #204]	@ (800068c <main+0x124>)
 80005c0:	f001 fdfe 	bl	80021c0 <HAL_GPIO_WritePin>
  {
	  // 기어박스가 전진(Gearbox=1)인지 후진(0)인지, 그리고 좌우 회전값에 따라
	  // 모터의 PWM을 제어하는 로직

	  // 안전장치: 회전 값이 전체 속도보다 크면 속도보다 큰 값을 차감하지 않도록 보정
	  if (PWM_Value < Turn_Value)
 80005c4:	4b32      	ldr	r3, [pc, #200]	@ (8000690 <main+0x128>)
 80005c6:	881a      	ldrh	r2, [r3, #0]
 80005c8:	4b32      	ldr	r3, [pc, #200]	@ (8000694 <main+0x12c>)
 80005ca:	881b      	ldrh	r3, [r3, #0]
 80005cc:	429a      	cmp	r2, r3
 80005ce:	d203      	bcs.n	80005d8 <main+0x70>
	  {
		  Turn_Value = PWM_Value;
 80005d0:	4b2f      	ldr	r3, [pc, #188]	@ (8000690 <main+0x128>)
 80005d2:	881a      	ldrh	r2, [r3, #0]
 80005d4:	4b2f      	ldr	r3, [pc, #188]	@ (8000694 <main+0x12c>)
 80005d6:	801a      	strh	r2, [r3, #0]
	  }

	  if (Gearbox == 1) // 전진
 80005d8:	4b2f      	ldr	r3, [pc, #188]	@ (8000698 <main+0x130>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d125      	bne.n	800062c <main+0xc4>
	  {
		  if (Turn_Direction == 2) // 우회전
 80005e0:	4b2e      	ldr	r3, [pc, #184]	@ (800069c <main+0x134>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b02      	cmp	r3, #2
 80005e6:	d10e      	bne.n	8000606 <main+0x9e>
		  {
			  PWM_RIGHT_FRONT_SPEED(PWM_Value - Turn_Value); // 오른쪽 속도 줄임
 80005e8:	4b29      	ldr	r3, [pc, #164]	@ (8000690 <main+0x128>)
 80005ea:	881a      	ldrh	r2, [r3, #0]
 80005ec:	4b29      	ldr	r3, [pc, #164]	@ (8000694 <main+0x12c>)
 80005ee:	881b      	ldrh	r3, [r3, #0]
 80005f0:	1ad3      	subs	r3, r2, r3
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	4618      	mov	r0, r3
 80005f6:	f7ff fe2d 	bl	8000254 <PWM_RIGHT_FRONT_SPEED>
			  PWM_LEFT_FRONT_SPEED(PWM_Value);               // 왼쪽은 그대로
 80005fa:	4b25      	ldr	r3, [pc, #148]	@ (8000690 <main+0x128>)
 80005fc:	881b      	ldrh	r3, [r3, #0]
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff fe46 	bl	8000290 <PWM_LEFT_FRONT_SPEED>
 8000604:	e7de      	b.n	80005c4 <main+0x5c>
		  }
		  else if (Turn_Direction == 3) // 좌회전
 8000606:	4b25      	ldr	r3, [pc, #148]	@ (800069c <main+0x134>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2b03      	cmp	r3, #3
 800060c:	d1da      	bne.n	80005c4 <main+0x5c>
		  {
			  PWM_LEFT_FRONT_SPEED(PWM_Value - Turn_Value);  // 왼쪽 속도 줄임
 800060e:	4b20      	ldr	r3, [pc, #128]	@ (8000690 <main+0x128>)
 8000610:	881a      	ldrh	r2, [r3, #0]
 8000612:	4b20      	ldr	r3, [pc, #128]	@ (8000694 <main+0x12c>)
 8000614:	881b      	ldrh	r3, [r3, #0]
 8000616:	1ad3      	subs	r3, r2, r3
 8000618:	b29b      	uxth	r3, r3
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff fe38 	bl	8000290 <PWM_LEFT_FRONT_SPEED>
			  PWM_RIGHT_FRONT_SPEED(PWM_Value);              // 오른쪽은 그대로
 8000620:	4b1b      	ldr	r3, [pc, #108]	@ (8000690 <main+0x128>)
 8000622:	881b      	ldrh	r3, [r3, #0]
 8000624:	4618      	mov	r0, r3
 8000626:	f7ff fe15 	bl	8000254 <PWM_RIGHT_FRONT_SPEED>
 800062a:	e7cb      	b.n	80005c4 <main+0x5c>
		  }
	  }
	  else if (Gearbox == 0) // 후진
 800062c:	4b1a      	ldr	r3, [pc, #104]	@ (8000698 <main+0x130>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d1c7      	bne.n	80005c4 <main+0x5c>
	  {
		  if (Turn_Direction == 2) // 우회전
 8000634:	4b19      	ldr	r3, [pc, #100]	@ (800069c <main+0x134>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b02      	cmp	r3, #2
 800063a:	d10e      	bne.n	800065a <main+0xf2>
		  {
			  PWM_RIGHT_BACK_SPEED(PWM_Value - Turn_Value);
 800063c:	4b14      	ldr	r3, [pc, #80]	@ (8000690 <main+0x128>)
 800063e:	881a      	ldrh	r2, [r3, #0]
 8000640:	4b14      	ldr	r3, [pc, #80]	@ (8000694 <main+0x12c>)
 8000642:	881b      	ldrh	r3, [r3, #0]
 8000644:	1ad3      	subs	r3, r2, r3
 8000646:	b29b      	uxth	r3, r3
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff fe3f 	bl	80002cc <PWM_RIGHT_BACK_SPEED>
			  PWM_LEFT_BACK_SPEED(PWM_Value);
 800064e:	4b10      	ldr	r3, [pc, #64]	@ (8000690 <main+0x128>)
 8000650:	881b      	ldrh	r3, [r3, #0]
 8000652:	4618      	mov	r0, r3
 8000654:	f7ff fe58 	bl	8000308 <PWM_LEFT_BACK_SPEED>
 8000658:	e7b4      	b.n	80005c4 <main+0x5c>
		  }
		  else if (Turn_Direction == 3) // 좌회전
 800065a:	4b10      	ldr	r3, [pc, #64]	@ (800069c <main+0x134>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	2b03      	cmp	r3, #3
 8000660:	d1b0      	bne.n	80005c4 <main+0x5c>
		  {
			  PWM_LEFT_BACK_SPEED(PWM_Value - Turn_Value);
 8000662:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <main+0x128>)
 8000664:	881a      	ldrh	r2, [r3, #0]
 8000666:	4b0b      	ldr	r3, [pc, #44]	@ (8000694 <main+0x12c>)
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	1ad3      	subs	r3, r2, r3
 800066c:	b29b      	uxth	r3, r3
 800066e:	4618      	mov	r0, r3
 8000670:	f7ff fe4a 	bl	8000308 <PWM_LEFT_BACK_SPEED>
			  PWM_RIGHT_BACK_SPEED(PWM_Value);
 8000674:	4b06      	ldr	r3, [pc, #24]	@ (8000690 <main+0x128>)
 8000676:	881b      	ldrh	r3, [r3, #0]
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff fe27 	bl	80002cc <PWM_RIGHT_BACK_SPEED>
	  if (PWM_Value < Turn_Value)
 800067e:	e7a1      	b.n	80005c4 <main+0x5c>
 8000680:	200000b4 	.word	0x200000b4
 8000684:	2000021c 	.word	0x2000021c
 8000688:	200001d4 	.word	0x200001d4
 800068c:	40010800 	.word	0x40010800
 8000690:	2000022e 	.word	0x2000022e
 8000694:	20000230 	.word	0x20000230
 8000698:	2000022b 	.word	0x2000022b
 800069c:	2000022c 	.word	0x2000022c

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b094      	sub	sp, #80	@ 0x50
 80006a4:	af00      	add	r7, sp, #0
  // 내부 HSI 클럭을 사용하는 설정, PLL 비활성 등 기본 설정
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006aa:	2228      	movs	r2, #40	@ 0x28
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f004 f8bf 	bl	8004832 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	f107 0314 	add.w	r3, r7, #20
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006c4:	1d3b      	adds	r3, r7, #4
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	605a      	str	r2, [r3, #4]
 80006cc:	609a      	str	r2, [r3, #8]
 80006ce:	60da      	str	r2, [r3, #12]

  // HSI 설정
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d0:	2302      	movs	r3, #2
 80006d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d4:	2301      	movs	r3, #1
 80006d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d8:	2310      	movs	r3, #16
 80006da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006dc:	2300      	movs	r3, #0
 80006de:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006e4:	4618      	mov	r0, r3
 80006e6:	f001 fd83 	bl	80021f0 <HAL_RCC_OscConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x54>
  {
    Error_Handler(); // 클럭 설정 실패 시 에러 처리
 80006f0:	f000 fa9c 	bl	8000c2c <Error_Handler>
  }

  // CPU, AHB, APB 클럭 설정
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f4:	230f      	movs	r3, #15
 80006f6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI; // HSI를 메인 클럭 소스로
 80006f8:	2300      	movs	r3, #0
 80006fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000708:	f107 0314 	add.w	r3, r7, #20
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f001 fff0 	bl	80026f4 <HAL_RCC_ClockConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800071a:	f000 fa87 	bl	8000c2c <Error_Handler>
  }

  // ADC 클럭 설정(ADC 전용 PCLK2 분주)
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800071e:	2302      	movs	r3, #2
 8000720:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000722:	2300      	movs	r3, #0
 8000724:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	4618      	mov	r0, r3
 800072a:	f002 f971 	bl	8002a10 <HAL_RCCEx_PeriphCLKConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000734:	f000 fa7a 	bl	8000c2c <Error_Handler>
  }
}
 8000738:	bf00      	nop
 800073a:	3750      	adds	r7, #80	@ 0x50
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <MX_ADC1_Init>:
/**
  * @brief ADC1 Initialization Function
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  // ADC1 기본 설정: 단일 채널, SW 스타트, 지속 미사용 등
  hadc1.Instance = ADC1;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <MX_ADC1_Init+0x44>)
 8000746:	4a10      	ldr	r2, [pc, #64]	@ (8000788 <MX_ADC1_Init+0x48>)
 8000748:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;    // 스캔 모드 비활성화
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_ADC1_Init+0x44>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;       // 연속 변환 모드 비활성화
 8000750:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <MX_ADC1_Init+0x44>)
 8000752:	2200      	movs	r2, #0
 8000754:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;    // 디스컨티뉴어스 변환 비활성화
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <MX_ADC1_Init+0x44>)
 8000758:	2200      	movs	r2, #0
 800075a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; // 소프트웨어 트리거
 800075c:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <MX_ADC1_Init+0x44>)
 800075e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000762:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;    // 오른쪽 정렬
 8000764:	4b07      	ldr	r3, [pc, #28]	@ (8000784 <MX_ADC1_Init+0x44>)
 8000766:	2200      	movs	r2, #0
 8000768:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;                // 변환 개수 1
 800076a:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_ADC1_Init+0x44>)
 800076c:	2201      	movs	r2, #1
 800076e:	611a      	str	r2, [r3, #16]

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000770:	4804      	ldr	r0, [pc, #16]	@ (8000784 <MX_ADC1_Init+0x44>)
 8000772:	f000 fd89 	bl	8001288 <HAL_ADC_Init>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <MX_ADC1_Init+0x40>
  {
    Error_Handler(); // ADC 초기화 실패 시 에러
 800077c:	f000 fa56 	bl	8000c2c <Error_Handler>
  }
}
 8000780:	bf00      	nop
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000084 	.word	0x20000084
 8000788:	40012400 	.word	0x40012400

0800078c <MX_TIM1_Init>:
/**
  * @brief TIM1 Initialization Function
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
  // TIM1 설정: us 단위 딜레이용(프리스케일러 등 설정)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000792:	f107 0308 	add.w	r3, r7, #8
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007a0:	463b      	mov	r3, r7
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80007a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007aa:	4a1f      	ldr	r2, [pc, #124]	@ (8000828 <MX_TIM1_Init+0x9c>)
 80007ac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;      // 클럭 분주(예: 8MHz -> 1MHz)
 80007ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007b0:	2207      	movs	r2, #7
 80007b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;       // 최대 카운터
 80007ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007c2:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007c8:	4b16      	ldr	r3, [pc, #88]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007ce:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80007d4:	4813      	ldr	r0, [pc, #76]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007d6:	f002 fa87 	bl	8002ce8 <HAL_TIM_Base_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80007e0:	f000 fa24 	bl	8000c2c <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL; // 내부 클럭 사용
 80007e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80007ea:	f107 0308 	add.w	r3, r7, #8
 80007ee:	4619      	mov	r1, r3
 80007f0:	480c      	ldr	r0, [pc, #48]	@ (8000824 <MX_TIM1_Init+0x98>)
 80007f2:	f002 fcc7 	bl	8003184 <HAL_TIM_ConfigClockSource>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80007fc:	f000 fa16 	bl	8000c2c <Error_Handler>
  }

  // 마스터 설정
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000800:	2300      	movs	r3, #0
 8000802:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000804:	2300      	movs	r3, #0
 8000806:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000808:	463b      	mov	r3, r7
 800080a:	4619      	mov	r1, r3
 800080c:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_TIM1_Init+0x98>)
 800080e:	f003 f831 	bl	8003874 <HAL_TIMEx_MasterConfigSynchronization>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000818:	f000 fa08 	bl	8000c2c <Error_Handler>
  }
}
 800081c:	bf00      	nop
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200000b4 	.word	0x200000b4
 8000828:	40012c00 	.word	0x40012c00

0800082c <MX_TIM2_Init>:
/**
  * @brief TIM2 Initialization Function
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08a      	sub	sp, #40	@ 0x28
 8000830:	af00      	add	r7, sp, #0
  // TIM2는 부저 PWM 혹은 추가 기능으로 사용 가능
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000832:	f107 0320 	add.w	r3, r7, #32
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]
 800084a:	615a      	str	r2, [r3, #20]
 800084c:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800084e:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <MX_TIM2_Init+0xac>)
 8000850:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000854:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;           // PWM 주기 설정(8MHz/8 -> 1MHz)
 8000856:	4b20      	ldr	r3, [pc, #128]	@ (80008d8 <MX_TIM2_Init+0xac>)
 8000858:	2207      	movs	r2, #7
 800085a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800085c:	4b1e      	ldr	r3, [pc, #120]	@ (80008d8 <MX_TIM2_Init+0xac>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;            // 주기 1000 -> 1kHz
 8000862:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <MX_TIM2_Init+0xac>)
 8000864:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000868:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800086a:	4b1b      	ldr	r3, [pc, #108]	@ (80008d8 <MX_TIM2_Init+0xac>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000870:	4b19      	ldr	r3, [pc, #100]	@ (80008d8 <MX_TIM2_Init+0xac>)
 8000872:	2200      	movs	r2, #0
 8000874:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000876:	4818      	ldr	r0, [pc, #96]	@ (80008d8 <MX_TIM2_Init+0xac>)
 8000878:	f002 fad0 	bl	8002e1c <HAL_TIM_PWM_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000882:	f000 f9d3 	bl	8000c2c <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000886:	2300      	movs	r3, #0
 8000888:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800088e:	f107 0320 	add.w	r3, r7, #32
 8000892:	4619      	mov	r1, r3
 8000894:	4810      	ldr	r0, [pc, #64]	@ (80008d8 <MX_TIM2_Init+0xac>)
 8000896:	f002 ffed 	bl	8003874 <HAL_TIMEx_MasterConfigSynchronization>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80008a0:	f000 f9c4 	bl	8000c2c <Error_Handler>
  }

  // 채널1 PWM 설정
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008a4:	2360      	movs	r3, #96	@ 0x60
 80008a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;                       // 초기 듀티 0%
 80008a8:	2300      	movs	r3, #0
 80008aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2200      	movs	r2, #0
 80008b8:	4619      	mov	r1, r3
 80008ba:	4807      	ldr	r0, [pc, #28]	@ (80008d8 <MX_TIM2_Init+0xac>)
 80008bc:	f002 fba0 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80008c6:	f000 f9b1 	bl	8000c2c <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2); // PWM 핀 초기화
 80008ca:	4803      	ldr	r0, [pc, #12]	@ (80008d8 <MX_TIM2_Init+0xac>)
 80008cc:	f000 fa84 	bl	8000dd8 <HAL_TIM_MspPostInit>
}
 80008d0:	bf00      	nop
 80008d2:	3728      	adds	r7, #40	@ 0x28
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	200000fc 	.word	0x200000fc

080008dc <MX_TIM3_Init>:
/**
  * @brief TIM3 Initialization Function
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08a      	sub	sp, #40	@ 0x28
 80008e0:	af00      	add	r7, sp, #0
  // 모터 제어용 1kHz PWM 타이머3
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008e2:	f107 0320 	add.w	r3, r7, #32
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]
 80008fa:	615a      	str	r2, [r3, #20]
 80008fc:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80008fe:	4b32      	ldr	r3, [pc, #200]	@ (80009c8 <MX_TIM3_Init+0xec>)
 8000900:	4a32      	ldr	r2, [pc, #200]	@ (80009cc <MX_TIM3_Init+0xf0>)
 8000902:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;       // (8MHz / 8) -> 1MHz
 8000904:	4b30      	ldr	r3, [pc, #192]	@ (80009c8 <MX_TIM3_Init+0xec>)
 8000906:	2207      	movs	r2, #7
 8000908:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800090a:	4b2f      	ldr	r3, [pc, #188]	@ (80009c8 <MX_TIM3_Init+0xec>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;        // 1kHz (1MHz / 1000)
 8000910:	4b2d      	ldr	r3, [pc, #180]	@ (80009c8 <MX_TIM3_Init+0xec>)
 8000912:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000916:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000918:	4b2b      	ldr	r3, [pc, #172]	@ (80009c8 <MX_TIM3_Init+0xec>)
 800091a:	2200      	movs	r2, #0
 800091c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800091e:	4b2a      	ldr	r3, [pc, #168]	@ (80009c8 <MX_TIM3_Init+0xec>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000924:	4828      	ldr	r0, [pc, #160]	@ (80009c8 <MX_TIM3_Init+0xec>)
 8000926:	f002 fa79 	bl	8002e1c <HAL_TIM_PWM_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000930:	f000 f97c 	bl	8000c2c <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000934:	2300      	movs	r3, #0
 8000936:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000938:	2300      	movs	r3, #0
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800093c:	f107 0320 	add.w	r3, r7, #32
 8000940:	4619      	mov	r1, r3
 8000942:	4821      	ldr	r0, [pc, #132]	@ (80009c8 <MX_TIM3_Init+0xec>)
 8000944:	f002 ff96 	bl	8003874 <HAL_TIMEx_MasterConfigSynchronization>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800094e:	f000 f96d 	bl	8000c2c <Error_Handler>
  }

  // 4채널 공통 설정
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000952:	2360      	movs	r3, #96	@ 0x60
 8000954:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;                       // 초기 듀티 0%
 8000956:	2300      	movs	r3, #0
 8000958:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]

  // 채널1
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000962:	1d3b      	adds	r3, r7, #4
 8000964:	2200      	movs	r2, #0
 8000966:	4619      	mov	r1, r3
 8000968:	4817      	ldr	r0, [pc, #92]	@ (80009c8 <MX_TIM3_Init+0xec>)
 800096a:	f002 fb49 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000974:	f000 f95a 	bl	8000c2c <Error_Handler>
  }
  // 채널2
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	2204      	movs	r2, #4
 800097c:	4619      	mov	r1, r3
 800097e:	4812      	ldr	r0, [pc, #72]	@ (80009c8 <MX_TIM3_Init+0xec>)
 8000980:	f002 fb3e 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800098a:	f000 f94f 	bl	8000c2c <Error_Handler>
  }
  // 채널3
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	2208      	movs	r2, #8
 8000992:	4619      	mov	r1, r3
 8000994:	480c      	ldr	r0, [pc, #48]	@ (80009c8 <MX_TIM3_Init+0xec>)
 8000996:	f002 fb33 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80009a0:	f000 f944 	bl	8000c2c <Error_Handler>
  }
  // 채널4
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	220c      	movs	r2, #12
 80009a8:	4619      	mov	r1, r3
 80009aa:	4807      	ldr	r0, [pc, #28]	@ (80009c8 <MX_TIM3_Init+0xec>)
 80009ac:	f002 fb28 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80009b6:	f000 f939 	bl	8000c2c <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 80009ba:	4803      	ldr	r0, [pc, #12]	@ (80009c8 <MX_TIM3_Init+0xec>)
 80009bc:	f000 fa0c 	bl	8000dd8 <HAL_TIM_MspPostInit>
}
 80009c0:	bf00      	nop
 80009c2:	3728      	adds	r7, #40	@ 0x28
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20000144 	.word	0x20000144
 80009cc:	40000400 	.word	0x40000400

080009d0 <MX_TIM4_Init>:
/**
  * @brief TIM4 Initialization Function
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b08a      	sub	sp, #40	@ 0x28
 80009d4:	af00      	add	r7, sp, #0
  // 모터 제어용 1kHz PWM 타이머4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d6:	f107 0320 	add.w	r3, r7, #32
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
 80009de:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009e0:	1d3b      	adds	r3, r7, #4
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
 80009ec:	611a      	str	r2, [r3, #16]
 80009ee:	615a      	str	r2, [r3, #20]
 80009f0:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 80009f2:	4b32      	ldr	r3, [pc, #200]	@ (8000abc <MX_TIM4_Init+0xec>)
 80009f4:	4a32      	ldr	r2, [pc, #200]	@ (8000ac0 <MX_TIM4_Init+0xf0>)
 80009f6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7;
 80009f8:	4b30      	ldr	r3, [pc, #192]	@ (8000abc <MX_TIM4_Init+0xec>)
 80009fa:	2207      	movs	r2, #7
 80009fc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fe:	4b2f      	ldr	r3, [pc, #188]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000a04:	4b2d      	ldr	r3, [pc, #180]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a06:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a0a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a12:	4b2a      	ldr	r3, [pc, #168]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000a18:	4828      	ldr	r0, [pc, #160]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a1a:	f002 f9ff 	bl	8002e1c <HAL_TIM_PWM_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8000a24:	f000 f902 	bl	8000c2c <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a30:	f107 0320 	add.w	r3, r7, #32
 8000a34:	4619      	mov	r1, r3
 8000a36:	4821      	ldr	r0, [pc, #132]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a38:	f002 ff1c 	bl	8003874 <HAL_TIMEx_MasterConfigSynchronization>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8000a42:	f000 f8f3 	bl	8000c2c <Error_Handler>
  }

  // 4채널 공통 설정
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a46:	2360      	movs	r3, #96	@ 0x60
 8000a48:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a52:	2300      	movs	r3, #0
 8000a54:	617b      	str	r3, [r7, #20]

  // 채널1
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4817      	ldr	r0, [pc, #92]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a5e:	f002 facf 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8000a68:	f000 f8e0 	bl	8000c2c <Error_Handler>
  }
  // 채널2
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2204      	movs	r2, #4
 8000a70:	4619      	mov	r1, r3
 8000a72:	4812      	ldr	r0, [pc, #72]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a74:	f002 fac4 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000a7e:	f000 f8d5 	bl	8000c2c <Error_Handler>
  }
  // 채널3
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	2208      	movs	r2, #8
 8000a86:	4619      	mov	r1, r3
 8000a88:	480c      	ldr	r0, [pc, #48]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000a8a:	f002 fab9 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 8000a94:	f000 f8ca 	bl	8000c2c <Error_Handler>
  }
  // 채널4
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4807      	ldr	r0, [pc, #28]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000aa0:	f002 faae 	bl	8003000 <HAL_TIM_PWM_ConfigChannel>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 8000aaa:	f000 f8bf 	bl	8000c2c <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim4);
 8000aae:	4803      	ldr	r0, [pc, #12]	@ (8000abc <MX_TIM4_Init+0xec>)
 8000ab0:	f000 f992 	bl	8000dd8 <HAL_TIM_MspPostInit>
}
 8000ab4:	bf00      	nop
 8000ab6:	3728      	adds	r7, #40	@ 0x28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	2000018c 	.word	0x2000018c
 8000ac0:	40000800 	.word	0x40000800

08000ac4 <MX_USART1_UART_Init>:
/**
  * @brief USART1 Initialization Function
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  // UART1 기본 설정
  huart1.Instance = USART1;
 8000ac8:	4b11      	ldr	r3, [pc, #68]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000aca:	4a12      	ldr	r2, [pc, #72]	@ (8000b14 <MX_USART1_UART_Init+0x50>)
 8000acc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;               // 보드레이트
 8000ace:	4b10      	ldr	r3, [pc, #64]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000ad0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000ad4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000adc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ae8:	4b09      	ldr	r3, [pc, #36]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000aea:	220c      	movs	r2, #12
 8000aec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aee:	4b08      	ldr	r3, [pc, #32]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000af4:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000afa:	4805      	ldr	r0, [pc, #20]	@ (8000b10 <MX_USART1_UART_Init+0x4c>)
 8000afc:	f002 ff18 	bl	8003930 <HAL_UART_Init>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b06:	f000 f891 	bl	8000c2c <Error_Handler>
  }
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	200001d4 	.word	0x200001d4
 8000b14:	40013800 	.word	0x40013800

08000b18 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
  // GPIO 핀 초기화
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1e:	f107 0308 	add.w	r3, r7, #8
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	605a      	str	r2, [r3, #4]
 8000b28:	609a      	str	r2, [r3, #8]
 8000b2a:	60da      	str	r2, [r3, #12]

  // GPIOA, GPIOB 클럭 활성화
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2c:	4b18      	ldr	r3, [pc, #96]	@ (8000b90 <MX_GPIO_Init+0x78>)
 8000b2e:	699b      	ldr	r3, [r3, #24]
 8000b30:	4a17      	ldr	r2, [pc, #92]	@ (8000b90 <MX_GPIO_Init+0x78>)
 8000b32:	f043 0304 	orr.w	r3, r3, #4
 8000b36:	6193      	str	r3, [r2, #24]
 8000b38:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <MX_GPIO_Init+0x78>)
 8000b3a:	699b      	ldr	r3, [r3, #24]
 8000b3c:	f003 0304 	and.w	r3, r3, #4
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b44:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <MX_GPIO_Init+0x78>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	4a11      	ldr	r2, [pc, #68]	@ (8000b90 <MX_GPIO_Init+0x78>)
 8000b4a:	f043 0308 	orr.w	r3, r3, #8
 8000b4e:	6193      	str	r3, [r2, #24]
 8000b50:	4b0f      	ldr	r3, [pc, #60]	@ (8000b90 <MX_GPIO_Init+0x78>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	f003 0308 	and.w	r3, r3, #8
 8000b58:	603b      	str	r3, [r7, #0]
 8000b5a:	683b      	ldr	r3, [r7, #0]

  // PULSE_PIN_LEFT_Pin, PULSE_PIN_MIDDLE_Pin, PULSE_PIN_RIGHT_Pin을 출력 Low로 초기화
  HAL_GPIO_WritePin(GPIOA, PULSE_PIN_LEFT_Pin|PULSE_PIN_MIDDLE_Pin|PULSE_PIN_RIGHT_Pin, GPIO_PIN_RESET);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f44f 6103 	mov.w	r1, #2096	@ 0x830
 8000b62:	480c      	ldr	r0, [pc, #48]	@ (8000b94 <MX_GPIO_Init+0x7c>)
 8000b64:	f001 fb2c 	bl	80021c0 <HAL_GPIO_WritePin>

  // 펄스 핀 3개를 Push-Pull Output 모드로 설정
  GPIO_InitStruct.Pin = PULSE_PIN_LEFT_Pin|PULSE_PIN_MIDDLE_Pin|PULSE_PIN_RIGHT_Pin;
 8000b68:	f44f 6303 	mov.w	r3, #2096	@ 0x830
 8000b6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b76:	2302      	movs	r3, #2
 8000b78:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7a:	f107 0308 	add.w	r3, r7, #8
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4804      	ldr	r0, [pc, #16]	@ (8000b94 <MX_GPIO_Init+0x7c>)
 8000b82:	f001 f999 	bl	8001eb8 <HAL_GPIO_Init>
}
 8000b86:	bf00      	nop
 8000b88:	3718      	adds	r7, #24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40021000 	.word	0x40021000
 8000b94:	40010800 	.word	0x40010800

08000b98 <HAL_UART_RxCpltCallback>:
  * @brief UART Rx Complete Callback
  * @param huart: UART 핸들
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) // UART1에 대한 인터럽트 콜백
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8000c18 <HAL_UART_RxCpltCallback+0x80>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d131      	bne.n	8000c0e <HAL_UART_RxCpltCallback+0x76>
	{
		if (rx_data >= '0' && rx_data <= '9')
 8000baa:	4b1c      	ldr	r3, [pc, #112]	@ (8000c1c <HAL_UART_RxCpltCallback+0x84>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b2f      	cmp	r3, #47	@ 0x2f
 8000bb0:	d915      	bls.n	8000bde <HAL_UART_RxCpltCallback+0x46>
 8000bb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c1c <HAL_UART_RxCpltCallback+0x84>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b39      	cmp	r3, #57	@ 0x39
 8000bb8:	d811      	bhi.n	8000bde <HAL_UART_RxCpltCallback+0x46>
		{
			// 0~9 숫자면 버퍼에 저장
			if (rx_index < RX_BUFFER_SIZE)
 8000bba:	4b19      	ldr	r3, [pc, #100]	@ (8000c20 <HAL_UART_RxCpltCallback+0x88>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b09      	cmp	r3, #9
 8000bc0:	d80d      	bhi.n	8000bde <HAL_UART_RxCpltCallback+0x46>
			{
				rx_buffer[rx_index++] = rx_data - '0'; // 아스키 -> 숫자 변환
 8000bc2:	4b16      	ldr	r3, [pc, #88]	@ (8000c1c <HAL_UART_RxCpltCallback+0x84>)
 8000bc4:	781a      	ldrb	r2, [r3, #0]
 8000bc6:	4b16      	ldr	r3, [pc, #88]	@ (8000c20 <HAL_UART_RxCpltCallback+0x88>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	1c59      	adds	r1, r3, #1
 8000bcc:	b2c8      	uxtb	r0, r1
 8000bce:	4914      	ldr	r1, [pc, #80]	@ (8000c20 <HAL_UART_RxCpltCallback+0x88>)
 8000bd0:	7008      	strb	r0, [r1, #0]
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	4b12      	ldr	r3, [pc, #72]	@ (8000c24 <HAL_UART_RxCpltCallback+0x8c>)
 8000bdc:	545a      	strb	r2, [r3, r1]
			}
		}

		// 줄바꿈 문자가 들어오면(= 명령 하나가 끝났을 때)
		if (rx_data == '\n' || rx_data == '\r')
 8000bde:	4b0f      	ldr	r3, [pc, #60]	@ (8000c1c <HAL_UART_RxCpltCallback+0x84>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b0a      	cmp	r3, #10
 8000be4:	d003      	beq.n	8000bee <HAL_UART_RxCpltCallback+0x56>
 8000be6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c1c <HAL_UART_RxCpltCallback+0x84>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	2b0d      	cmp	r3, #13
 8000bec:	d10a      	bne.n	8000c04 <HAL_UART_RxCpltCallback+0x6c>
		{
			if (rx_index == RX_BUFFER_SIZE)
 8000bee:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <HAL_UART_RxCpltCallback+0x88>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	2b0a      	cmp	r3, #10
 8000bf4:	d103      	bne.n	8000bfe <HAL_UART_RxCpltCallback+0x66>
			{
				Parse_Received_Data();   // 버퍼 파싱
 8000bf6:	f7ff fc17 	bl	8000428 <Parse_Received_Data>
				Perform_Cap_Measurement(); // 커패시터 측정 및 송신
 8000bfa:	f7ff fc73 	bl	80004e4 <Perform_Cap_Measurement>
			}
			rx_index = 0; // 인덱스 리셋
 8000bfe:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <HAL_UART_RxCpltCallback+0x88>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
		}

		// 다음 바이트 수신 대기
		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 8000c04:	2201      	movs	r2, #1
 8000c06:	4905      	ldr	r1, [pc, #20]	@ (8000c1c <HAL_UART_RxCpltCallback+0x84>)
 8000c08:	4807      	ldr	r0, [pc, #28]	@ (8000c28 <HAL_UART_RxCpltCallback+0x90>)
 8000c0a:	f002 ff6c 	bl	8003ae6 <HAL_UART_Receive_IT>
	}
}
 8000c0e:	bf00      	nop
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40013800 	.word	0x40013800
 8000c1c:	2000021c 	.word	0x2000021c
 8000c20:	2000022a 	.word	0x2000022a
 8000c24:	20000220 	.word	0x20000220
 8000c28:	200001d4 	.word	0x200001d4

08000c2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c30:	b672      	cpsid	i
}
 8000c32:	bf00      	nop
  // 에러 발생 시 인터럽트를 비활성화하고 무한루프
  __disable_irq();
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <Error_Handler+0x8>

08000c38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <HAL_MspInit+0x5c>)
 8000c40:	699b      	ldr	r3, [r3, #24]
 8000c42:	4a14      	ldr	r2, [pc, #80]	@ (8000c94 <HAL_MspInit+0x5c>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6193      	str	r3, [r2, #24]
 8000c4a:	4b12      	ldr	r3, [pc, #72]	@ (8000c94 <HAL_MspInit+0x5c>)
 8000c4c:	699b      	ldr	r3, [r3, #24]
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c56:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <HAL_MspInit+0x5c>)
 8000c58:	69db      	ldr	r3, [r3, #28]
 8000c5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000c94 <HAL_MspInit+0x5c>)
 8000c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c60:	61d3      	str	r3, [r2, #28]
 8000c62:	4b0c      	ldr	r3, [pc, #48]	@ (8000c94 <HAL_MspInit+0x5c>)
 8000c64:	69db      	ldr	r3, [r3, #28]
 8000c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c6a:	607b      	str	r3, [r7, #4]
 8000c6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c98 <HAL_MspInit+0x60>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	4a04      	ldr	r2, [pc, #16]	@ (8000c98 <HAL_MspInit+0x60>)
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	3714      	adds	r7, #20
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr
 8000c94:	40021000 	.word	0x40021000
 8000c98:	40010000 	.word	0x40010000

08000c9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b088      	sub	sp, #32
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	f107 0310 	add.w	r3, r7, #16
 8000ca8:	2200      	movs	r2, #0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	605a      	str	r2, [r3, #4]
 8000cae:	609a      	str	r2, [r3, #8]
 8000cb0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a14      	ldr	r2, [pc, #80]	@ (8000d08 <HAL_ADC_MspInit+0x6c>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d121      	bne.n	8000d00 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cbc:	4b13      	ldr	r3, [pc, #76]	@ (8000d0c <HAL_ADC_MspInit+0x70>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	4a12      	ldr	r2, [pc, #72]	@ (8000d0c <HAL_ADC_MspInit+0x70>)
 8000cc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cc6:	6193      	str	r3, [r2, #24]
 8000cc8:	4b10      	ldr	r3, [pc, #64]	@ (8000d0c <HAL_ADC_MspInit+0x70>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8000d0c <HAL_ADC_MspInit+0x70>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	4a0c      	ldr	r2, [pc, #48]	@ (8000d0c <HAL_ADC_MspInit+0x70>)
 8000cda:	f043 0304 	orr.w	r3, r3, #4
 8000cde:	6193      	str	r3, [r2, #24]
 8000ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d0c <HAL_ADC_MspInit+0x70>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	f003 0304 	and.w	r3, r3, #4
 8000ce8:	60bb      	str	r3, [r7, #8]
 8000cea:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000cec:	230e      	movs	r3, #14
 8000cee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf4:	f107 0310 	add.w	r3, r7, #16
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4805      	ldr	r0, [pc, #20]	@ (8000d10 <HAL_ADC_MspInit+0x74>)
 8000cfc:	f001 f8dc 	bl	8001eb8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d00:	bf00      	nop
 8000d02:	3720      	adds	r7, #32
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40012400 	.word	0x40012400
 8000d0c:	40021000 	.word	0x40021000
 8000d10:	40010800 	.word	0x40010800

08000d14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a09      	ldr	r2, [pc, #36]	@ (8000d48 <HAL_TIM_Base_MspInit+0x34>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d10b      	bne.n	8000d3e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d26:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <HAL_TIM_Base_MspInit+0x38>)
 8000d28:	699b      	ldr	r3, [r3, #24]
 8000d2a:	4a08      	ldr	r2, [pc, #32]	@ (8000d4c <HAL_TIM_Base_MspInit+0x38>)
 8000d2c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d30:	6193      	str	r3, [r2, #24]
 8000d32:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <HAL_TIM_Base_MspInit+0x38>)
 8000d34:	699b      	ldr	r3, [r3, #24]
 8000d36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000d3e:	bf00      	nop
 8000d40:	3714      	adds	r7, #20
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr
 8000d48:	40012c00 	.word	0x40012c00
 8000d4c:	40021000 	.word	0x40021000

08000d50 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b087      	sub	sp, #28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d60:	d10c      	bne.n	8000d7c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d62:	4b1a      	ldr	r3, [pc, #104]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000d64:	69db      	ldr	r3, [r3, #28]
 8000d66:	4a19      	ldr	r2, [pc, #100]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	61d3      	str	r3, [r2, #28]
 8000d6e:	4b17      	ldr	r3, [pc, #92]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000d70:	69db      	ldr	r3, [r3, #28]
 8000d72:	f003 0301 	and.w	r3, r3, #1
 8000d76:	617b      	str	r3, [r7, #20]
 8000d78:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000d7a:	e022      	b.n	8000dc2 <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM3)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a13      	ldr	r2, [pc, #76]	@ (8000dd0 <HAL_TIM_PWM_MspInit+0x80>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d10c      	bne.n	8000da0 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d86:	4b11      	ldr	r3, [pc, #68]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000d88:	69db      	ldr	r3, [r3, #28]
 8000d8a:	4a10      	ldr	r2, [pc, #64]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000d8c:	f043 0302 	orr.w	r3, r3, #2
 8000d90:	61d3      	str	r3, [r2, #28]
 8000d92:	4b0e      	ldr	r3, [pc, #56]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	f003 0302 	and.w	r3, r3, #2
 8000d9a:	613b      	str	r3, [r7, #16]
 8000d9c:	693b      	ldr	r3, [r7, #16]
}
 8000d9e:	e010      	b.n	8000dc2 <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM4)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a0b      	ldr	r2, [pc, #44]	@ (8000dd4 <HAL_TIM_PWM_MspInit+0x84>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d10b      	bne.n	8000dc2 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000daa:	4b08      	ldr	r3, [pc, #32]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	4a07      	ldr	r2, [pc, #28]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	61d3      	str	r3, [r2, #28]
 8000db6:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <HAL_TIM_PWM_MspInit+0x7c>)
 8000db8:	69db      	ldr	r3, [r3, #28]
 8000dba:	f003 0304 	and.w	r3, r3, #4
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
}
 8000dc2:	bf00      	nop
 8000dc4:	371c      	adds	r7, #28
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bc80      	pop	{r7}
 8000dca:	4770      	bx	lr
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	40000400 	.word	0x40000400
 8000dd4:	40000800 	.word	0x40000800

08000dd8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b08c      	sub	sp, #48	@ 0x30
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de0:	f107 031c 	add.w	r3, r7, #28
 8000de4:	2200      	movs	r2, #0
 8000de6:	601a      	str	r2, [r3, #0]
 8000de8:	605a      	str	r2, [r3, #4]
 8000dea:	609a      	str	r2, [r3, #8]
 8000dec:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000df6:	d12b      	bne.n	8000e50 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	4b41      	ldr	r3, [pc, #260]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	4a40      	ldr	r2, [pc, #256]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000dfe:	f043 0304 	orr.w	r3, r3, #4
 8000e02:	6193      	str	r3, [r2, #24]
 8000e04:	4b3e      	ldr	r3, [pc, #248]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	f003 0304 	and.w	r3, r3, #4
 8000e0c:	61bb      	str	r3, [r7, #24]
 8000e0e:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000e10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1e:	f107 031c 	add.w	r3, r7, #28
 8000e22:	4619      	mov	r1, r3
 8000e24:	4837      	ldr	r0, [pc, #220]	@ (8000f04 <HAL_TIM_MspPostInit+0x12c>)
 8000e26:	f001 f847 	bl	8001eb8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8000e2a:	4b37      	ldr	r3, [pc, #220]	@ (8000f08 <HAL_TIM_MspPostInit+0x130>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e3a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e48:	4a2f      	ldr	r2, [pc, #188]	@ (8000f08 <HAL_TIM_MspPostInit+0x130>)
 8000e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e4c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000e4e:	e053      	b.n	8000ef8 <HAL_TIM_MspPostInit+0x120>
  else if(htim->Instance==TIM3)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a2d      	ldr	r2, [pc, #180]	@ (8000f0c <HAL_TIM_MspPostInit+0x134>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d130      	bne.n	8000ebc <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	4b29      	ldr	r3, [pc, #164]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000e5c:	699b      	ldr	r3, [r3, #24]
 8000e5e:	4a28      	ldr	r2, [pc, #160]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000e60:	f043 0304 	orr.w	r3, r3, #4
 8000e64:	6193      	str	r3, [r2, #24]
 8000e66:	4b26      	ldr	r3, [pc, #152]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000e68:	699b      	ldr	r3, [r3, #24]
 8000e6a:	f003 0304 	and.w	r3, r3, #4
 8000e6e:	617b      	str	r3, [r7, #20]
 8000e70:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e72:	4b23      	ldr	r3, [pc, #140]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	4a22      	ldr	r2, [pc, #136]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000e78:	f043 0308 	orr.w	r3, r3, #8
 8000e7c:	6193      	str	r3, [r2, #24]
 8000e7e:	4b20      	ldr	r3, [pc, #128]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000e80:	699b      	ldr	r3, [r3, #24]
 8000e82:	f003 0308 	and.w	r3, r3, #8
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e8a:	23c0      	movs	r3, #192	@ 0xc0
 8000e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2302      	movs	r3, #2
 8000e94:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e96:	f107 031c 	add.w	r3, r7, #28
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4819      	ldr	r0, [pc, #100]	@ (8000f04 <HAL_TIM_MspPostInit+0x12c>)
 8000e9e:	f001 f80b 	bl	8001eb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eae:	f107 031c 	add.w	r3, r7, #28
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4816      	ldr	r0, [pc, #88]	@ (8000f10 <HAL_TIM_MspPostInit+0x138>)
 8000eb6:	f000 ffff 	bl	8001eb8 <HAL_GPIO_Init>
}
 8000eba:	e01d      	b.n	8000ef8 <HAL_TIM_MspPostInit+0x120>
  else if(htim->Instance==TIM4)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a14      	ldr	r2, [pc, #80]	@ (8000f14 <HAL_TIM_MspPostInit+0x13c>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d118      	bne.n	8000ef8 <HAL_TIM_MspPostInit+0x120>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000ecc:	f043 0308 	orr.w	r3, r3, #8
 8000ed0:	6193      	str	r3, [r2, #24]
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <HAL_TIM_MspPostInit+0x128>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	f003 0308 	and.w	r3, r3, #8
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000ede:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000ee2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eec:	f107 031c 	add.w	r3, r7, #28
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4807      	ldr	r0, [pc, #28]	@ (8000f10 <HAL_TIM_MspPostInit+0x138>)
 8000ef4:	f000 ffe0 	bl	8001eb8 <HAL_GPIO_Init>
}
 8000ef8:	bf00      	nop
 8000efa:	3730      	adds	r7, #48	@ 0x30
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000
 8000f04:	40010800 	.word	0x40010800
 8000f08:	40010000 	.word	0x40010000
 8000f0c:	40000400 	.word	0x40000400
 8000f10:	40010c00 	.word	0x40010c00
 8000f14:	40000800 	.word	0x40000800

08000f18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b088      	sub	sp, #32
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f20:	f107 0310 	add.w	r3, r7, #16
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a20      	ldr	r2, [pc, #128]	@ (8000fb4 <HAL_UART_MspInit+0x9c>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d139      	bne.n	8000fac <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f38:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb8 <HAL_UART_MspInit+0xa0>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4a1e      	ldr	r2, [pc, #120]	@ (8000fb8 <HAL_UART_MspInit+0xa0>)
 8000f3e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f42:	6193      	str	r3, [r2, #24]
 8000f44:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb8 <HAL_UART_MspInit+0xa0>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f4c:	60fb      	str	r3, [r7, #12]
 8000f4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f50:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <HAL_UART_MspInit+0xa0>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	4a18      	ldr	r2, [pc, #96]	@ (8000fb8 <HAL_UART_MspInit+0xa0>)
 8000f56:	f043 0304 	orr.w	r3, r3, #4
 8000f5a:	6193      	str	r3, [r2, #24]
 8000f5c:	4b16      	ldr	r3, [pc, #88]	@ (8000fb8 <HAL_UART_MspInit+0xa0>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	f003 0304 	and.w	r3, r3, #4
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f72:	2303      	movs	r3, #3
 8000f74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f76:	f107 0310 	add.w	r3, r7, #16
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	480f      	ldr	r0, [pc, #60]	@ (8000fbc <HAL_UART_MspInit+0xa4>)
 8000f7e:	f000 ff9b 	bl	8001eb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0310 	add.w	r3, r7, #16
 8000f94:	4619      	mov	r1, r3
 8000f96:	4809      	ldr	r0, [pc, #36]	@ (8000fbc <HAL_UART_MspInit+0xa4>)
 8000f98:	f000 ff8e 	bl	8001eb8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	2025      	movs	r0, #37	@ 0x25
 8000fa2:	f000 fea0 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000fa6:	2025      	movs	r0, #37	@ 0x25
 8000fa8:	f000 feb9 	bl	8001d1e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000fac:	bf00      	nop
 8000fae:	3720      	adds	r7, #32
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40013800 	.word	0x40013800
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40010800 	.word	0x40010800

08000fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <NMI_Handler+0x4>

08000fc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <HardFault_Handler+0x4>

08000fd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <MemManage_Handler+0x4>

08000fd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr

08000ff4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001004:	bf00      	nop
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001010:	f000 f91e 	bl	8001250 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}

08001018 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <USART1_IRQHandler+0x10>)
 800101e:	f002 fd87 	bl	8003b30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200001d4 	.word	0x200001d4

0800102c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e00a      	b.n	8001054 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800103e:	f3af 8000 	nop.w
 8001042:	4601      	mov	r1, r0
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	1c5a      	adds	r2, r3, #1
 8001048:	60ba      	str	r2, [r7, #8]
 800104a:	b2ca      	uxtb	r2, r1
 800104c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	3301      	adds	r3, #1
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	697a      	ldr	r2, [r7, #20]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	429a      	cmp	r2, r3
 800105a:	dbf0      	blt.n	800103e <_read+0x12>
  }

  return len;
 800105c:	687b      	ldr	r3, [r7, #4]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b086      	sub	sp, #24
 800106a:	af00      	add	r7, sp, #0
 800106c:	60f8      	str	r0, [r7, #12]
 800106e:	60b9      	str	r1, [r7, #8]
 8001070:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
 8001076:	e009      	b.n	800108c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	1c5a      	adds	r2, r3, #1
 800107c:	60ba      	str	r2, [r7, #8]
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff f863 	bl	800014c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	3301      	adds	r3, #1
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	697a      	ldr	r2, [r7, #20]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	429a      	cmp	r2, r3
 8001092:	dbf1      	blt.n	8001078 <_write+0x12>
  }
  return len;
 8001094:	687b      	ldr	r3, [r7, #4]
}
 8001096:	4618      	mov	r0, r3
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <_close>:

int _close(int file)
{
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010c4:	605a      	str	r2, [r3, #4]
  return 0;
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc80      	pop	{r7}
 80010d0:	4770      	bx	lr

080010d2 <_isatty>:

int _isatty(int file)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b083      	sub	sp, #12
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010da:	2301      	movs	r3, #1
}
 80010dc:	4618      	mov	r0, r3
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc80      	pop	{r7}
 80010e4:	4770      	bx	lr

080010e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010e6:	b480      	push	{r7}
 80010e8:	b085      	sub	sp, #20
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	60f8      	str	r0, [r7, #12]
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010f2:	2300      	movs	r3, #0
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
	...

08001100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001108:	4a14      	ldr	r2, [pc, #80]	@ (800115c <_sbrk+0x5c>)
 800110a:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <_sbrk+0x60>)
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001114:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d102      	bne.n	8001122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800111c:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <_sbrk+0x64>)
 800111e:	4a12      	ldr	r2, [pc, #72]	@ (8001168 <_sbrk+0x68>)
 8001120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001122:	4b10      	ldr	r3, [pc, #64]	@ (8001164 <_sbrk+0x64>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	429a      	cmp	r2, r3
 800112e:	d207      	bcs.n	8001140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001130:	f003 fbce 	bl	80048d0 <__errno>
 8001134:	4603      	mov	r3, r0
 8001136:	220c      	movs	r2, #12
 8001138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
 800113e:	e009      	b.n	8001154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001140:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <_sbrk+0x64>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001146:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <_sbrk+0x64>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	4a05      	ldr	r2, [pc, #20]	@ (8001164 <_sbrk+0x64>)
 8001150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001152:	68fb      	ldr	r3, [r7, #12]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3718      	adds	r7, #24
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20005000 	.word	0x20005000
 8001160:	00000400 	.word	0x00000400
 8001164:	20000240 	.word	0x20000240
 8001168:	20000398 	.word	0x20000398

0800116c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001178:	f7ff fff8 	bl	800116c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800117c:	480b      	ldr	r0, [pc, #44]	@ (80011ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800117e:	490c      	ldr	r1, [pc, #48]	@ (80011b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001180:	4a0c      	ldr	r2, [pc, #48]	@ (80011b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001182:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001184:	e002      	b.n	800118c <LoopCopyDataInit>

08001186 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001186:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001188:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800118a:	3304      	adds	r3, #4

0800118c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800118c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001190:	d3f9      	bcc.n	8001186 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001192:	4a09      	ldr	r2, [pc, #36]	@ (80011b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001194:	4c09      	ldr	r4, [pc, #36]	@ (80011bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001196:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001198:	e001      	b.n	800119e <LoopFillZerobss>

0800119a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800119a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800119c:	3204      	adds	r2, #4

0800119e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a0:	d3fb      	bcc.n	800119a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011a2:	f003 fb9b 	bl	80048dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011a6:	f7ff f9df 	bl	8000568 <main>
  bx lr
 80011aa:	4770      	bx	lr
  ldr r0, =_sdata
 80011ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80011b4:	08005520 	.word	0x08005520
  ldr r2, =_sbss
 80011b8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80011bc:	20000394 	.word	0x20000394

080011c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011c0:	e7fe      	b.n	80011c0 <ADC1_2_IRQHandler>
	...

080011c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011c8:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <HAL_Init+0x28>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a07      	ldr	r2, [pc, #28]	@ (80011ec <HAL_Init+0x28>)
 80011ce:	f043 0310 	orr.w	r3, r3, #16
 80011d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011d4:	2003      	movs	r0, #3
 80011d6:	f000 fd7b 	bl	8001cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011da:	200f      	movs	r0, #15
 80011dc:	f000 f808 	bl	80011f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011e0:	f7ff fd2a 	bl	8000c38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40022000 	.word	0x40022000

080011f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <HAL_InitTick+0x54>)
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	4b12      	ldr	r3, [pc, #72]	@ (8001248 <HAL_InitTick+0x58>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	4619      	mov	r1, r3
 8001202:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001206:	fbb3 f3f1 	udiv	r3, r3, r1
 800120a:	fbb2 f3f3 	udiv	r3, r2, r3
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fd93 	bl	8001d3a <HAL_SYSTICK_Config>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e00e      	b.n	800123c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2b0f      	cmp	r3, #15
 8001222:	d80a      	bhi.n	800123a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001224:	2200      	movs	r2, #0
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	f04f 30ff 	mov.w	r0, #4294967295
 800122c:	f000 fd5b 	bl	8001ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001230:	4a06      	ldr	r2, [pc, #24]	@ (800124c <HAL_InitTick+0x5c>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
 8001238:	e000      	b.n	800123c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
}
 800123c:	4618      	mov	r0, r3
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000000 	.word	0x20000000
 8001248:	20000008 	.word	0x20000008
 800124c:	20000004 	.word	0x20000004

08001250 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001254:	4b05      	ldr	r3, [pc, #20]	@ (800126c <HAL_IncTick+0x1c>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	461a      	mov	r2, r3
 800125a:	4b05      	ldr	r3, [pc, #20]	@ (8001270 <HAL_IncTick+0x20>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4413      	add	r3, r2
 8001260:	4a03      	ldr	r2, [pc, #12]	@ (8001270 <HAL_IncTick+0x20>)
 8001262:	6013      	str	r3, [r2, #0]
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	bc80      	pop	{r7}
 800126a:	4770      	bx	lr
 800126c:	20000008 	.word	0x20000008
 8001270:	20000244 	.word	0x20000244

08001274 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  return uwTick;
 8001278:	4b02      	ldr	r3, [pc, #8]	@ (8001284 <HAL_GetTick+0x10>)
 800127a:	681b      	ldr	r3, [r3, #0]
}
 800127c:	4618      	mov	r0, r3
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr
 8001284:	20000244 	.word	0x20000244

08001288 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001290:	2300      	movs	r3, #0
 8001292:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001298:	2300      	movs	r3, #0
 800129a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e0be      	b.n	8001428 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d109      	bne.n	80012cc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff fce8 	bl	8000c9c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f000 fbf1 	bl	8001ab4 <ADC_ConversionStop_Disable>
 80012d2:	4603      	mov	r3, r0
 80012d4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f040 8099 	bne.w	8001416 <HAL_ADC_Init+0x18e>
 80012e4:	7dfb      	ldrb	r3, [r7, #23]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f040 8095 	bne.w	8001416 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012f4:	f023 0302 	bic.w	r3, r3, #2
 80012f8:	f043 0202 	orr.w	r2, r3, #2
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001308:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	7b1b      	ldrb	r3, [r3, #12]
 800130e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001310:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001312:	68ba      	ldr	r2, [r7, #8]
 8001314:	4313      	orrs	r3, r2
 8001316:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001320:	d003      	beq.n	800132a <HAL_ADC_Init+0xa2>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d102      	bne.n	8001330 <HAL_ADC_Init+0xa8>
 800132a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800132e:	e000      	b.n	8001332 <HAL_ADC_Init+0xaa>
 8001330:	2300      	movs	r3, #0
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	7d1b      	ldrb	r3, [r3, #20]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d119      	bne.n	8001374 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	7b1b      	ldrb	r3, [r3, #12]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d109      	bne.n	800135c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	3b01      	subs	r3, #1
 800134e:	035a      	lsls	r2, r3, #13
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	4313      	orrs	r3, r2
 8001354:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	e00b      	b.n	8001374 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001360:	f043 0220 	orr.w	r2, r3, #32
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800136c:	f043 0201 	orr.w	r2, r3, #1
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	430a      	orrs	r2, r1
 8001386:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689a      	ldr	r2, [r3, #8]
 800138e:	4b28      	ldr	r3, [pc, #160]	@ (8001430 <HAL_ADC_Init+0x1a8>)
 8001390:	4013      	ands	r3, r2
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	68b9      	ldr	r1, [r7, #8]
 8001398:	430b      	orrs	r3, r1
 800139a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013a4:	d003      	beq.n	80013ae <HAL_ADC_Init+0x126>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d104      	bne.n	80013b8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	691b      	ldr	r3, [r3, #16]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	051b      	lsls	r3, r3, #20
 80013b6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013be:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	430a      	orrs	r2, r1
 80013ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	689a      	ldr	r2, [r3, #8]
 80013d2:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <HAL_ADC_Init+0x1ac>)
 80013d4:	4013      	ands	r3, r2
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d10b      	bne.n	80013f4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e6:	f023 0303 	bic.w	r3, r3, #3
 80013ea:	f043 0201 	orr.w	r2, r3, #1
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80013f2:	e018      	b.n	8001426 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013f8:	f023 0312 	bic.w	r3, r3, #18
 80013fc:	f043 0210 	orr.w	r2, r3, #16
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001408:	f043 0201 	orr.w	r2, r3, #1
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001414:	e007      	b.n	8001426 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800141a:	f043 0210 	orr.w	r2, r3, #16
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001426:	7dfb      	ldrb	r3, [r7, #23]
}
 8001428:	4618      	mov	r0, r3
 800142a:	3718      	adds	r7, #24
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	ffe1f7fd 	.word	0xffe1f7fd
 8001434:	ff1f0efe 	.word	0xff1f0efe

08001438 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001440:	2300      	movs	r3, #0
 8001442:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800144a:	2b01      	cmp	r3, #1
 800144c:	d101      	bne.n	8001452 <HAL_ADC_Start+0x1a>
 800144e:	2302      	movs	r3, #2
 8001450:	e098      	b.n	8001584 <HAL_ADC_Start+0x14c>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 fad0 	bl	8001a00 <ADC_Enable>
 8001460:	4603      	mov	r3, r0
 8001462:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001464:	7bfb      	ldrb	r3, [r7, #15]
 8001466:	2b00      	cmp	r3, #0
 8001468:	f040 8087 	bne.w	800157a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001470:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001474:	f023 0301 	bic.w	r3, r3, #1
 8001478:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a41      	ldr	r2, [pc, #260]	@ (800158c <HAL_ADC_Start+0x154>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d105      	bne.n	8001496 <HAL_ADC_Start+0x5e>
 800148a:	4b41      	ldr	r3, [pc, #260]	@ (8001590 <HAL_ADC_Start+0x158>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d115      	bne.n	80014c2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800149a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d026      	beq.n	80014fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80014b8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80014c0:	e01d      	b.n	80014fe <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001590 <HAL_ADC_Start+0x158>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d004      	beq.n	80014e2 <HAL_ADC_Start+0xaa>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a2b      	ldr	r2, [pc, #172]	@ (800158c <HAL_ADC_Start+0x154>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d10d      	bne.n	80014fe <HAL_ADC_Start+0xc6>
 80014e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001590 <HAL_ADC_Start+0x158>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d007      	beq.n	80014fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014f2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80014f6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001502:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d006      	beq.n	8001518 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800150e:	f023 0206 	bic.w	r2, r3, #6
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001516:	e002      	b.n	800151e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f06f 0202 	mvn.w	r2, #2
 800152e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800153a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800153e:	d113      	bne.n	8001568 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001544:	4a11      	ldr	r2, [pc, #68]	@ (800158c <HAL_ADC_Start+0x154>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d105      	bne.n	8001556 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800154a:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <HAL_ADC_Start+0x158>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001552:	2b00      	cmp	r3, #0
 8001554:	d108      	bne.n	8001568 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	e00c      	b.n	8001582 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	689a      	ldr	r2, [r3, #8]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	e003      	b.n	8001582 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2200      	movs	r2, #0
 800157e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001582:	7bfb      	ldrb	r3, [r7, #15]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40012800 	.word	0x40012800
 8001590:	40012400 	.word	0x40012400

08001594 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d101      	bne.n	80015ae <HAL_ADC_Stop+0x1a>
 80015aa:	2302      	movs	r3, #2
 80015ac:	e01a      	b.n	80015e4 <HAL_ADC_Stop+0x50>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2201      	movs	r2, #1
 80015b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f000 fa7c 	bl	8001ab4 <ADC_ConversionStop_Disable>
 80015bc:	4603      	mov	r3, r0
 80015be:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d109      	bne.n	80015da <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80015ce:	f023 0301 	bic.w	r3, r3, #1
 80015d2:	f043 0201 	orr.w	r2, r3, #1
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b087      	sub	sp, #28
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80015fe:	2300      	movs	r3, #0
 8001600:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001602:	f7ff fe37 	bl	8001274 <HAL_GetTick>
 8001606:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001612:	2b00      	cmp	r3, #0
 8001614:	d00b      	beq.n	800162e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800161a:	f043 0220 	orr.w	r2, r3, #32
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2200      	movs	r2, #0
 8001626:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e0d3      	b.n	80017d6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001638:	2b00      	cmp	r3, #0
 800163a:	d131      	bne.n	80016a0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001642:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001646:	2b00      	cmp	r3, #0
 8001648:	d12a      	bne.n	80016a0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800164a:	e021      	b.n	8001690 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001652:	d01d      	beq.n	8001690 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d007      	beq.n	800166a <HAL_ADC_PollForConversion+0x7e>
 800165a:	f7ff fe0b 	bl	8001274 <HAL_GetTick>
 800165e:	4602      	mov	r2, r0
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d212      	bcs.n	8001690 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d10b      	bne.n	8001690 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800167c:	f043 0204 	orr.w	r2, r3, #4
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2200      	movs	r2, #0
 8001688:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e0a2      	b.n	80017d6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0d6      	beq.n	800164c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800169e:	e070      	b.n	8001782 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80016a0:	4b4f      	ldr	r3, [pc, #316]	@ (80017e0 <HAL_ADC_PollForConversion+0x1f4>)
 80016a2:	681c      	ldr	r4, [r3, #0]
 80016a4:	2002      	movs	r0, #2
 80016a6:	f001 fa69 	bl	8002b7c <HAL_RCCEx_GetPeriphCLKFreq>
 80016aa:	4603      	mov	r3, r0
 80016ac:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6919      	ldr	r1, [r3, #16]
 80016b6:	4b4b      	ldr	r3, [pc, #300]	@ (80017e4 <HAL_ADC_PollForConversion+0x1f8>)
 80016b8:	400b      	ands	r3, r1
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d118      	bne.n	80016f0 <HAL_ADC_PollForConversion+0x104>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	68d9      	ldr	r1, [r3, #12]
 80016c4:	4b48      	ldr	r3, [pc, #288]	@ (80017e8 <HAL_ADC_PollForConversion+0x1fc>)
 80016c6:	400b      	ands	r3, r1
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d111      	bne.n	80016f0 <HAL_ADC_PollForConversion+0x104>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6919      	ldr	r1, [r3, #16]
 80016d2:	4b46      	ldr	r3, [pc, #280]	@ (80017ec <HAL_ADC_PollForConversion+0x200>)
 80016d4:	400b      	ands	r3, r1
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d108      	bne.n	80016ec <HAL_ADC_PollForConversion+0x100>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	68d9      	ldr	r1, [r3, #12]
 80016e0:	4b43      	ldr	r3, [pc, #268]	@ (80017f0 <HAL_ADC_PollForConversion+0x204>)
 80016e2:	400b      	ands	r3, r1
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d101      	bne.n	80016ec <HAL_ADC_PollForConversion+0x100>
 80016e8:	2314      	movs	r3, #20
 80016ea:	e020      	b.n	800172e <HAL_ADC_PollForConversion+0x142>
 80016ec:	2329      	movs	r3, #41	@ 0x29
 80016ee:	e01e      	b.n	800172e <HAL_ADC_PollForConversion+0x142>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6919      	ldr	r1, [r3, #16]
 80016f6:	4b3d      	ldr	r3, [pc, #244]	@ (80017ec <HAL_ADC_PollForConversion+0x200>)
 80016f8:	400b      	ands	r3, r1
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d106      	bne.n	800170c <HAL_ADC_PollForConversion+0x120>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68d9      	ldr	r1, [r3, #12]
 8001704:	4b3a      	ldr	r3, [pc, #232]	@ (80017f0 <HAL_ADC_PollForConversion+0x204>)
 8001706:	400b      	ands	r3, r1
 8001708:	2b00      	cmp	r3, #0
 800170a:	d00d      	beq.n	8001728 <HAL_ADC_PollForConversion+0x13c>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6919      	ldr	r1, [r3, #16]
 8001712:	4b38      	ldr	r3, [pc, #224]	@ (80017f4 <HAL_ADC_PollForConversion+0x208>)
 8001714:	400b      	ands	r3, r1
 8001716:	2b00      	cmp	r3, #0
 8001718:	d108      	bne.n	800172c <HAL_ADC_PollForConversion+0x140>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	68d9      	ldr	r1, [r3, #12]
 8001720:	4b34      	ldr	r3, [pc, #208]	@ (80017f4 <HAL_ADC_PollForConversion+0x208>)
 8001722:	400b      	ands	r3, r1
 8001724:	2b00      	cmp	r3, #0
 8001726:	d101      	bne.n	800172c <HAL_ADC_PollForConversion+0x140>
 8001728:	2354      	movs	r3, #84	@ 0x54
 800172a:	e000      	b.n	800172e <HAL_ADC_PollForConversion+0x142>
 800172c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800172e:	fb02 f303 	mul.w	r3, r2, r3
 8001732:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001734:	e021      	b.n	800177a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800173c:	d01a      	beq.n	8001774 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d007      	beq.n	8001754 <HAL_ADC_PollForConversion+0x168>
 8001744:	f7ff fd96 	bl	8001274 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d20f      	bcs.n	8001774 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	429a      	cmp	r2, r3
 800175a:	d90b      	bls.n	8001774 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001760:	f043 0204 	orr.w	r2, r3, #4
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2200      	movs	r2, #0
 800176c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e030      	b.n	80017d6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	3301      	adds	r3, #1
 8001778:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	429a      	cmp	r2, r3
 8001780:	d8d9      	bhi.n	8001736 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f06f 0212 	mvn.w	r2, #18
 800178a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001790:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80017a2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80017a6:	d115      	bne.n	80017d4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d111      	bne.n	80017d4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d105      	bne.n	80017d4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017cc:	f043 0201 	orr.w	r2, r3, #1
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	371c      	adds	r7, #28
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd90      	pop	{r4, r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000000 	.word	0x20000000
 80017e4:	24924924 	.word	0x24924924
 80017e8:	00924924 	.word	0x00924924
 80017ec:	12492492 	.word	0x12492492
 80017f0:	00492492 	.word	0x00492492
 80017f4:	00249249 	.word	0x00249249

080017f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001806:	4618      	mov	r0, r3
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr

08001810 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800181a:	2300      	movs	r3, #0
 800181c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800181e:	2300      	movs	r3, #0
 8001820:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001828:	2b01      	cmp	r3, #1
 800182a:	d101      	bne.n	8001830 <HAL_ADC_ConfigChannel+0x20>
 800182c:	2302      	movs	r3, #2
 800182e:	e0dc      	b.n	80019ea <HAL_ADC_ConfigChannel+0x1da>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	2b06      	cmp	r3, #6
 800183e:	d81c      	bhi.n	800187a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685a      	ldr	r2, [r3, #4]
 800184a:	4613      	mov	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	4413      	add	r3, r2
 8001850:	3b05      	subs	r3, #5
 8001852:	221f      	movs	r2, #31
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	43db      	mvns	r3, r3
 800185a:	4019      	ands	r1, r3
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	6818      	ldr	r0, [r3, #0]
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685a      	ldr	r2, [r3, #4]
 8001864:	4613      	mov	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	3b05      	subs	r3, #5
 800186c:	fa00 f203 	lsl.w	r2, r0, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	430a      	orrs	r2, r1
 8001876:	635a      	str	r2, [r3, #52]	@ 0x34
 8001878:	e03c      	b.n	80018f4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	2b0c      	cmp	r3, #12
 8001880:	d81c      	bhi.n	80018bc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	4613      	mov	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	3b23      	subs	r3, #35	@ 0x23
 8001894:	221f      	movs	r2, #31
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43db      	mvns	r3, r3
 800189c:	4019      	ands	r1, r3
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	6818      	ldr	r0, [r3, #0]
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685a      	ldr	r2, [r3, #4]
 80018a6:	4613      	mov	r3, r2
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	4413      	add	r3, r2
 80018ac:	3b23      	subs	r3, #35	@ 0x23
 80018ae:	fa00 f203 	lsl.w	r2, r0, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	430a      	orrs	r2, r1
 80018b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80018ba:	e01b      	b.n	80018f4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685a      	ldr	r2, [r3, #4]
 80018c6:	4613      	mov	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4413      	add	r3, r2
 80018cc:	3b41      	subs	r3, #65	@ 0x41
 80018ce:	221f      	movs	r2, #31
 80018d0:	fa02 f303 	lsl.w	r3, r2, r3
 80018d4:	43db      	mvns	r3, r3
 80018d6:	4019      	ands	r1, r3
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	6818      	ldr	r0, [r3, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	4613      	mov	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4413      	add	r3, r2
 80018e6:	3b41      	subs	r3, #65	@ 0x41
 80018e8:	fa00 f203 	lsl.w	r2, r0, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	430a      	orrs	r2, r1
 80018f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b09      	cmp	r3, #9
 80018fa:	d91c      	bls.n	8001936 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	68d9      	ldr	r1, [r3, #12]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	4613      	mov	r3, r2
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	4413      	add	r3, r2
 800190c:	3b1e      	subs	r3, #30
 800190e:	2207      	movs	r2, #7
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	4019      	ands	r1, r3
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	6898      	ldr	r0, [r3, #8]
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	3b1e      	subs	r3, #30
 8001928:	fa00 f203 	lsl.w	r2, r0, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	60da      	str	r2, [r3, #12]
 8001934:	e019      	b.n	800196a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	6919      	ldr	r1, [r3, #16]
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4613      	mov	r3, r2
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	4413      	add	r3, r2
 8001946:	2207      	movs	r2, #7
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43db      	mvns	r3, r3
 800194e:	4019      	ands	r1, r3
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	6898      	ldr	r0, [r3, #8]
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	4613      	mov	r3, r2
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	4413      	add	r3, r2
 800195e:	fa00 f203 	lsl.w	r2, r0, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2b10      	cmp	r3, #16
 8001970:	d003      	beq.n	800197a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001976:	2b11      	cmp	r3, #17
 8001978:	d132      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a1d      	ldr	r2, [pc, #116]	@ (80019f4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d125      	bne.n	80019d0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d126      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80019a0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2b10      	cmp	r3, #16
 80019a8:	d11a      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019aa:	4b13      	ldr	r3, [pc, #76]	@ (80019f8 <HAL_ADC_ConfigChannel+0x1e8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a13      	ldr	r2, [pc, #76]	@ (80019fc <HAL_ADC_ConfigChannel+0x1ec>)
 80019b0:	fba2 2303 	umull	r2, r3, r2, r3
 80019b4:	0c9a      	lsrs	r2, r3, #18
 80019b6:	4613      	mov	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019c0:	e002      	b.n	80019c8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1f9      	bne.n	80019c2 <HAL_ADC_ConfigChannel+0x1b2>
 80019ce:	e007      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d4:	f043 0220 	orr.w	r2, r3, #32
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr
 80019f4:	40012400 	.word	0x40012400
 80019f8:	20000000 	.word	0x20000000
 80019fc:	431bde83 	.word	0x431bde83

08001a00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d040      	beq.n	8001aa0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f042 0201 	orr.w	r2, r2, #1
 8001a2c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8001aac <ADC_Enable+0xac>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a1f      	ldr	r2, [pc, #124]	@ (8001ab0 <ADC_Enable+0xb0>)
 8001a34:	fba2 2303 	umull	r2, r3, r2, r3
 8001a38:	0c9b      	lsrs	r3, r3, #18
 8001a3a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a3c:	e002      	b.n	8001a44 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d1f9      	bne.n	8001a3e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001a4a:	f7ff fc13 	bl	8001274 <HAL_GetTick>
 8001a4e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a50:	e01f      	b.n	8001a92 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a52:	f7ff fc0f 	bl	8001274 <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d918      	bls.n	8001a92 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d011      	beq.n	8001a92 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a72:	f043 0210 	orr.w	r2, r3, #16
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a7e:	f043 0201 	orr.w	r2, r3, #1
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e007      	b.n	8001aa2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d1d8      	bne.n	8001a52 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20000000 	.word	0x20000000
 8001ab0:	431bde83 	.word	0x431bde83

08001ab4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d12e      	bne.n	8001b2c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f022 0201 	bic.w	r2, r2, #1
 8001adc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ade:	f7ff fbc9 	bl	8001274 <HAL_GetTick>
 8001ae2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001ae4:	e01b      	b.n	8001b1e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001ae6:	f7ff fbc5 	bl	8001274 <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d914      	bls.n	8001b1e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d10d      	bne.n	8001b1e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b06:	f043 0210 	orr.w	r2, r3, #16
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b12:	f043 0201 	orr.w	r2, r3, #1
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e007      	b.n	8001b2e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d0dc      	beq.n	8001ae6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b48:	4b0c      	ldr	r3, [pc, #48]	@ (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b54:	4013      	ands	r3, r2
 8001b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b6a:	4a04      	ldr	r2, [pc, #16]	@ (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	60d3      	str	r3, [r2, #12]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	e000ed00 	.word	0xe000ed00

08001b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b84:	4b04      	ldr	r3, [pc, #16]	@ (8001b98 <__NVIC_GetPriorityGrouping+0x18>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	0a1b      	lsrs	r3, r3, #8
 8001b8a:	f003 0307 	and.w	r3, r3, #7
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bc80      	pop	{r7}
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	db0b      	blt.n	8001bc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f003 021f 	and.w	r2, r3, #31
 8001bb4:	4906      	ldr	r1, [pc, #24]	@ (8001bd0 <__NVIC_EnableIRQ+0x34>)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	095b      	lsrs	r3, r3, #5
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bc6:	bf00      	nop
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr
 8001bd0:	e000e100 	.word	0xe000e100

08001bd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	6039      	str	r1, [r7, #0]
 8001bde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	db0a      	blt.n	8001bfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	490c      	ldr	r1, [pc, #48]	@ (8001c20 <__NVIC_SetPriority+0x4c>)
 8001bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf2:	0112      	lsls	r2, r2, #4
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	440b      	add	r3, r1
 8001bf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bfc:	e00a      	b.n	8001c14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	4908      	ldr	r1, [pc, #32]	@ (8001c24 <__NVIC_SetPriority+0x50>)
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	f003 030f 	and.w	r3, r3, #15
 8001c0a:	3b04      	subs	r3, #4
 8001c0c:	0112      	lsls	r2, r2, #4
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	440b      	add	r3, r1
 8001c12:	761a      	strb	r2, [r3, #24]
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000e100 	.word	0xe000e100
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b089      	sub	sp, #36	@ 0x24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	60f8      	str	r0, [r7, #12]
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f003 0307 	and.w	r3, r3, #7
 8001c3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c3c:	69fb      	ldr	r3, [r7, #28]
 8001c3e:	f1c3 0307 	rsb	r3, r3, #7
 8001c42:	2b04      	cmp	r3, #4
 8001c44:	bf28      	it	cs
 8001c46:	2304      	movcs	r3, #4
 8001c48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	2b06      	cmp	r3, #6
 8001c50:	d902      	bls.n	8001c58 <NVIC_EncodePriority+0x30>
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	3b03      	subs	r3, #3
 8001c56:	e000      	b.n	8001c5a <NVIC_EncodePriority+0x32>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c60:	69bb      	ldr	r3, [r7, #24]
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43da      	mvns	r2, r3
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	401a      	ands	r2, r3
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c70:	f04f 31ff 	mov.w	r1, #4294967295
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	fa01 f303 	lsl.w	r3, r1, r3
 8001c7a:	43d9      	mvns	r1, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c80:	4313      	orrs	r3, r2
         );
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3724      	adds	r7, #36	@ 0x24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr

08001c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c9c:	d301      	bcc.n	8001ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e00f      	b.n	8001cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ccc <SysTick_Config+0x40>)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001caa:	210f      	movs	r1, #15
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	f7ff ff90 	bl	8001bd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ccc <SysTick_Config+0x40>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cba:	4b04      	ldr	r3, [pc, #16]	@ (8001ccc <SysTick_Config+0x40>)
 8001cbc:	2207      	movs	r2, #7
 8001cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	e000e010 	.word	0xe000e010

08001cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff ff2d 	bl	8001b38 <__NVIC_SetPriorityGrouping>
}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	4603      	mov	r3, r0
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
 8001cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cf8:	f7ff ff42 	bl	8001b80 <__NVIC_GetPriorityGrouping>
 8001cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	68b9      	ldr	r1, [r7, #8]
 8001d02:	6978      	ldr	r0, [r7, #20]
 8001d04:	f7ff ff90 	bl	8001c28 <NVIC_EncodePriority>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d0e:	4611      	mov	r1, r2
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff ff5f 	bl	8001bd4 <__NVIC_SetPriority>
}
 8001d16:	bf00      	nop
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	4603      	mov	r3, r0
 8001d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff ff35 	bl	8001b9c <__NVIC_EnableIRQ>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff ffa2 	bl	8001c8c <SysTick_Config>
 8001d48:	4603      	mov	r3, r0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b085      	sub	sp, #20
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d008      	beq.n	8001d7c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e020      	b.n	8001dbe <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 020e 	bic.w	r2, r2, #14
 8001d8a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 0201 	bic.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001da4:	2101      	movs	r1, #1
 8001da6:	fa01 f202 	lsl.w	r2, r1, r2
 8001daa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3714      	adds	r7, #20
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d005      	beq.n	8001dec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2204      	movs	r2, #4
 8001de4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	73fb      	strb	r3, [r7, #15]
 8001dea:	e051      	b.n	8001e90 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f022 020e 	bic.w	r2, r2, #14
 8001dfa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f022 0201 	bic.w	r2, r2, #1
 8001e0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a22      	ldr	r2, [pc, #136]	@ (8001e9c <HAL_DMA_Abort_IT+0xd4>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d029      	beq.n	8001e6a <HAL_DMA_Abort_IT+0xa2>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a21      	ldr	r2, [pc, #132]	@ (8001ea0 <HAL_DMA_Abort_IT+0xd8>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d022      	beq.n	8001e66 <HAL_DMA_Abort_IT+0x9e>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea4 <HAL_DMA_Abort_IT+0xdc>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d01a      	beq.n	8001e60 <HAL_DMA_Abort_IT+0x98>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea8 <HAL_DMA_Abort_IT+0xe0>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d012      	beq.n	8001e5a <HAL_DMA_Abort_IT+0x92>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a1c      	ldr	r2, [pc, #112]	@ (8001eac <HAL_DMA_Abort_IT+0xe4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d00a      	beq.n	8001e54 <HAL_DMA_Abort_IT+0x8c>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a1b      	ldr	r2, [pc, #108]	@ (8001eb0 <HAL_DMA_Abort_IT+0xe8>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d102      	bne.n	8001e4e <HAL_DMA_Abort_IT+0x86>
 8001e48:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001e4c:	e00e      	b.n	8001e6c <HAL_DMA_Abort_IT+0xa4>
 8001e4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e52:	e00b      	b.n	8001e6c <HAL_DMA_Abort_IT+0xa4>
 8001e54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e58:	e008      	b.n	8001e6c <HAL_DMA_Abort_IT+0xa4>
 8001e5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e5e:	e005      	b.n	8001e6c <HAL_DMA_Abort_IT+0xa4>
 8001e60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e64:	e002      	b.n	8001e6c <HAL_DMA_Abort_IT+0xa4>
 8001e66:	2310      	movs	r3, #16
 8001e68:	e000      	b.n	8001e6c <HAL_DMA_Abort_IT+0xa4>
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	4a11      	ldr	r2, [pc, #68]	@ (8001eb4 <HAL_DMA_Abort_IT+0xec>)
 8001e6e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d003      	beq.n	8001e90 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	4798      	blx	r3
    } 
  }
  return status;
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40020008 	.word	0x40020008
 8001ea0:	4002001c 	.word	0x4002001c
 8001ea4:	40020030 	.word	0x40020030
 8001ea8:	40020044 	.word	0x40020044
 8001eac:	40020058 	.word	0x40020058
 8001eb0:	4002006c 	.word	0x4002006c
 8001eb4:	40020000 	.word	0x40020000

08001eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b08b      	sub	sp, #44	@ 0x2c
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eca:	e169      	b.n	80021a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ecc:	2201      	movs	r2, #1
 8001ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	69fa      	ldr	r2, [r7, #28]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	f040 8158 	bne.w	800219a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	4a9a      	ldr	r2, [pc, #616]	@ (8002158 <HAL_GPIO_Init+0x2a0>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d05e      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001ef4:	4a98      	ldr	r2, [pc, #608]	@ (8002158 <HAL_GPIO_Init+0x2a0>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d875      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001efa:	4a98      	ldr	r2, [pc, #608]	@ (800215c <HAL_GPIO_Init+0x2a4>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d058      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001f00:	4a96      	ldr	r2, [pc, #600]	@ (800215c <HAL_GPIO_Init+0x2a4>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d86f      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f06:	4a96      	ldr	r2, [pc, #600]	@ (8002160 <HAL_GPIO_Init+0x2a8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d052      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001f0c:	4a94      	ldr	r2, [pc, #592]	@ (8002160 <HAL_GPIO_Init+0x2a8>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d869      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f12:	4a94      	ldr	r2, [pc, #592]	@ (8002164 <HAL_GPIO_Init+0x2ac>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d04c      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001f18:	4a92      	ldr	r2, [pc, #584]	@ (8002164 <HAL_GPIO_Init+0x2ac>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d863      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f1e:	4a92      	ldr	r2, [pc, #584]	@ (8002168 <HAL_GPIO_Init+0x2b0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d046      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
 8001f24:	4a90      	ldr	r2, [pc, #576]	@ (8002168 <HAL_GPIO_Init+0x2b0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d85d      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f2a:	2b12      	cmp	r3, #18
 8001f2c:	d82a      	bhi.n	8001f84 <HAL_GPIO_Init+0xcc>
 8001f2e:	2b12      	cmp	r3, #18
 8001f30:	d859      	bhi.n	8001fe6 <HAL_GPIO_Init+0x12e>
 8001f32:	a201      	add	r2, pc, #4	@ (adr r2, 8001f38 <HAL_GPIO_Init+0x80>)
 8001f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f38:	08001fb3 	.word	0x08001fb3
 8001f3c:	08001f8d 	.word	0x08001f8d
 8001f40:	08001f9f 	.word	0x08001f9f
 8001f44:	08001fe1 	.word	0x08001fe1
 8001f48:	08001fe7 	.word	0x08001fe7
 8001f4c:	08001fe7 	.word	0x08001fe7
 8001f50:	08001fe7 	.word	0x08001fe7
 8001f54:	08001fe7 	.word	0x08001fe7
 8001f58:	08001fe7 	.word	0x08001fe7
 8001f5c:	08001fe7 	.word	0x08001fe7
 8001f60:	08001fe7 	.word	0x08001fe7
 8001f64:	08001fe7 	.word	0x08001fe7
 8001f68:	08001fe7 	.word	0x08001fe7
 8001f6c:	08001fe7 	.word	0x08001fe7
 8001f70:	08001fe7 	.word	0x08001fe7
 8001f74:	08001fe7 	.word	0x08001fe7
 8001f78:	08001fe7 	.word	0x08001fe7
 8001f7c:	08001f95 	.word	0x08001f95
 8001f80:	08001fa9 	.word	0x08001fa9
 8001f84:	4a79      	ldr	r2, [pc, #484]	@ (800216c <HAL_GPIO_Init+0x2b4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d013      	beq.n	8001fb2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f8a:	e02c      	b.n	8001fe6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	623b      	str	r3, [r7, #32]
          break;
 8001f92:	e029      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	3304      	adds	r3, #4
 8001f9a:	623b      	str	r3, [r7, #32]
          break;
 8001f9c:	e024      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	3308      	adds	r3, #8
 8001fa4:	623b      	str	r3, [r7, #32]
          break;
 8001fa6:	e01f      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	330c      	adds	r3, #12
 8001fae:	623b      	str	r3, [r7, #32]
          break;
 8001fb0:	e01a      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d102      	bne.n	8001fc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fba:	2304      	movs	r3, #4
 8001fbc:	623b      	str	r3, [r7, #32]
          break;
 8001fbe:	e013      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d105      	bne.n	8001fd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fc8:	2308      	movs	r3, #8
 8001fca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69fa      	ldr	r2, [r7, #28]
 8001fd0:	611a      	str	r2, [r3, #16]
          break;
 8001fd2:	e009      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fd4:	2308      	movs	r3, #8
 8001fd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	69fa      	ldr	r2, [r7, #28]
 8001fdc:	615a      	str	r2, [r3, #20]
          break;
 8001fde:	e003      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	623b      	str	r3, [r7, #32]
          break;
 8001fe4:	e000      	b.n	8001fe8 <HAL_GPIO_Init+0x130>
          break;
 8001fe6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	2bff      	cmp	r3, #255	@ 0xff
 8001fec:	d801      	bhi.n	8001ff2 <HAL_GPIO_Init+0x13a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	e001      	b.n	8001ff6 <HAL_GPIO_Init+0x13e>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	3304      	adds	r3, #4
 8001ff6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	2bff      	cmp	r3, #255	@ 0xff
 8001ffc:	d802      	bhi.n	8002004 <HAL_GPIO_Init+0x14c>
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	e002      	b.n	800200a <HAL_GPIO_Init+0x152>
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	3b08      	subs	r3, #8
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	210f      	movs	r1, #15
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	fa01 f303 	lsl.w	r3, r1, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	401a      	ands	r2, r3
 800201c:	6a39      	ldr	r1, [r7, #32]
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	fa01 f303 	lsl.w	r3, r1, r3
 8002024:	431a      	orrs	r2, r3
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 80b1 	beq.w	800219a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002038:	4b4d      	ldr	r3, [pc, #308]	@ (8002170 <HAL_GPIO_Init+0x2b8>)
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	4a4c      	ldr	r2, [pc, #304]	@ (8002170 <HAL_GPIO_Init+0x2b8>)
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	6193      	str	r3, [r2, #24]
 8002044:	4b4a      	ldr	r3, [pc, #296]	@ (8002170 <HAL_GPIO_Init+0x2b8>)
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	f003 0301 	and.w	r3, r3, #1
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002050:	4a48      	ldr	r2, [pc, #288]	@ (8002174 <HAL_GPIO_Init+0x2bc>)
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	089b      	lsrs	r3, r3, #2
 8002056:	3302      	adds	r3, #2
 8002058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800205c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800205e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	220f      	movs	r2, #15
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	4013      	ands	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a40      	ldr	r2, [pc, #256]	@ (8002178 <HAL_GPIO_Init+0x2c0>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d013      	beq.n	80020a4 <HAL_GPIO_Init+0x1ec>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a3f      	ldr	r2, [pc, #252]	@ (800217c <HAL_GPIO_Init+0x2c4>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d00d      	beq.n	80020a0 <HAL_GPIO_Init+0x1e8>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a3e      	ldr	r2, [pc, #248]	@ (8002180 <HAL_GPIO_Init+0x2c8>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d007      	beq.n	800209c <HAL_GPIO_Init+0x1e4>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a3d      	ldr	r2, [pc, #244]	@ (8002184 <HAL_GPIO_Init+0x2cc>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d101      	bne.n	8002098 <HAL_GPIO_Init+0x1e0>
 8002094:	2303      	movs	r3, #3
 8002096:	e006      	b.n	80020a6 <HAL_GPIO_Init+0x1ee>
 8002098:	2304      	movs	r3, #4
 800209a:	e004      	b.n	80020a6 <HAL_GPIO_Init+0x1ee>
 800209c:	2302      	movs	r3, #2
 800209e:	e002      	b.n	80020a6 <HAL_GPIO_Init+0x1ee>
 80020a0:	2301      	movs	r3, #1
 80020a2:	e000      	b.n	80020a6 <HAL_GPIO_Init+0x1ee>
 80020a4:	2300      	movs	r3, #0
 80020a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020a8:	f002 0203 	and.w	r2, r2, #3
 80020ac:	0092      	lsls	r2, r2, #2
 80020ae:	4093      	lsls	r3, r2
 80020b0:	68fa      	ldr	r2, [r7, #12]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020b6:	492f      	ldr	r1, [pc, #188]	@ (8002174 <HAL_GPIO_Init+0x2bc>)
 80020b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ba:	089b      	lsrs	r3, r3, #2
 80020bc:	3302      	adds	r3, #2
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d006      	beq.n	80020de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	492c      	ldr	r1, [pc, #176]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	4313      	orrs	r3, r2
 80020da:	608b      	str	r3, [r1, #8]
 80020dc:	e006      	b.n	80020ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020de:	4b2a      	ldr	r3, [pc, #168]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020e0:	689a      	ldr	r2, [r3, #8]
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	4928      	ldr	r1, [pc, #160]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d006      	beq.n	8002106 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020f8:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	4922      	ldr	r1, [pc, #136]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	60cb      	str	r3, [r1, #12]
 8002104:	e006      	b.n	8002114 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002106:	4b20      	ldr	r3, [pc, #128]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002108:	68da      	ldr	r2, [r3, #12]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	43db      	mvns	r3, r3
 800210e:	491e      	ldr	r1, [pc, #120]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002110:	4013      	ands	r3, r2
 8002112:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d006      	beq.n	800212e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002120:	4b19      	ldr	r3, [pc, #100]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	4918      	ldr	r1, [pc, #96]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	4313      	orrs	r3, r2
 800212a:	604b      	str	r3, [r1, #4]
 800212c:	e006      	b.n	800213c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800212e:	4b16      	ldr	r3, [pc, #88]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	43db      	mvns	r3, r3
 8002136:	4914      	ldr	r1, [pc, #80]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 8002138:	4013      	ands	r3, r2
 800213a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d021      	beq.n	800218c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002148:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	490e      	ldr	r1, [pc, #56]	@ (8002188 <HAL_GPIO_Init+0x2d0>)
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	4313      	orrs	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
 8002154:	e021      	b.n	800219a <HAL_GPIO_Init+0x2e2>
 8002156:	bf00      	nop
 8002158:	10320000 	.word	0x10320000
 800215c:	10310000 	.word	0x10310000
 8002160:	10220000 	.word	0x10220000
 8002164:	10210000 	.word	0x10210000
 8002168:	10120000 	.word	0x10120000
 800216c:	10110000 	.word	0x10110000
 8002170:	40021000 	.word	0x40021000
 8002174:	40010000 	.word	0x40010000
 8002178:	40010800 	.word	0x40010800
 800217c:	40010c00 	.word	0x40010c00
 8002180:	40011000 	.word	0x40011000
 8002184:	40011400 	.word	0x40011400
 8002188:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800218c:	4b0b      	ldr	r3, [pc, #44]	@ (80021bc <HAL_GPIO_Init+0x304>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	43db      	mvns	r3, r3
 8002194:	4909      	ldr	r1, [pc, #36]	@ (80021bc <HAL_GPIO_Init+0x304>)
 8002196:	4013      	ands	r3, r2
 8002198:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800219a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219c:	3301      	adds	r3, #1
 800219e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a6:	fa22 f303 	lsr.w	r3, r2, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f47f ae8e 	bne.w	8001ecc <HAL_GPIO_Init+0x14>
  }
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	372c      	adds	r7, #44	@ 0x2c
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr
 80021bc:	40010400 	.word	0x40010400

080021c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	807b      	strh	r3, [r7, #2]
 80021cc:	4613      	mov	r3, r2
 80021ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021d0:	787b      	ldrb	r3, [r7, #1]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021d6:	887a      	ldrh	r2, [r7, #2]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021dc:	e003      	b.n	80021e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021de:	887b      	ldrh	r3, [r7, #2]
 80021e0:	041a      	lsls	r2, r3, #16
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	611a      	str	r2, [r3, #16]
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr

080021f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e272      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b00      	cmp	r3, #0
 800220c:	f000 8087 	beq.w	800231e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002210:	4b92      	ldr	r3, [pc, #584]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 030c 	and.w	r3, r3, #12
 8002218:	2b04      	cmp	r3, #4
 800221a:	d00c      	beq.n	8002236 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800221c:	4b8f      	ldr	r3, [pc, #572]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 030c 	and.w	r3, r3, #12
 8002224:	2b08      	cmp	r3, #8
 8002226:	d112      	bne.n	800224e <HAL_RCC_OscConfig+0x5e>
 8002228:	4b8c      	ldr	r3, [pc, #560]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002234:	d10b      	bne.n	800224e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002236:	4b89      	ldr	r3, [pc, #548]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d06c      	beq.n	800231c <HAL_RCC_OscConfig+0x12c>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d168      	bne.n	800231c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e24c      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002256:	d106      	bne.n	8002266 <HAL_RCC_OscConfig+0x76>
 8002258:	4b80      	ldr	r3, [pc, #512]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a7f      	ldr	r2, [pc, #508]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 800225e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	e02e      	b.n	80022c4 <HAL_RCC_OscConfig+0xd4>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10c      	bne.n	8002288 <HAL_RCC_OscConfig+0x98>
 800226e:	4b7b      	ldr	r3, [pc, #492]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a7a      	ldr	r2, [pc, #488]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002274:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002278:	6013      	str	r3, [r2, #0]
 800227a:	4b78      	ldr	r3, [pc, #480]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a77      	ldr	r2, [pc, #476]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002280:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	e01d      	b.n	80022c4 <HAL_RCC_OscConfig+0xd4>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002290:	d10c      	bne.n	80022ac <HAL_RCC_OscConfig+0xbc>
 8002292:	4b72      	ldr	r3, [pc, #456]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a71      	ldr	r2, [pc, #452]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002298:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800229c:	6013      	str	r3, [r2, #0]
 800229e:	4b6f      	ldr	r3, [pc, #444]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a6e      	ldr	r2, [pc, #440]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80022a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	e00b      	b.n	80022c4 <HAL_RCC_OscConfig+0xd4>
 80022ac:	4b6b      	ldr	r3, [pc, #428]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a6a      	ldr	r2, [pc, #424]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80022b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022b6:	6013      	str	r3, [r2, #0]
 80022b8:	4b68      	ldr	r3, [pc, #416]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a67      	ldr	r2, [pc, #412]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80022be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d013      	beq.n	80022f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022cc:	f7fe ffd2 	bl	8001274 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d4:	f7fe ffce 	bl	8001274 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b64      	cmp	r3, #100	@ 0x64
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e200      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e6:	4b5d      	ldr	r3, [pc, #372]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0xe4>
 80022f2:	e014      	b.n	800231e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f4:	f7fe ffbe 	bl	8001274 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022fc:	f7fe ffba 	bl	8001274 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b64      	cmp	r3, #100	@ 0x64
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e1ec      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230e:	4b53      	ldr	r3, [pc, #332]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1f0      	bne.n	80022fc <HAL_RCC_OscConfig+0x10c>
 800231a:	e000      	b.n	800231e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800231c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d063      	beq.n	80023f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800232a:	4b4c      	ldr	r3, [pc, #304]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 030c 	and.w	r3, r3, #12
 8002332:	2b00      	cmp	r3, #0
 8002334:	d00b      	beq.n	800234e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002336:	4b49      	ldr	r3, [pc, #292]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f003 030c 	and.w	r3, r3, #12
 800233e:	2b08      	cmp	r3, #8
 8002340:	d11c      	bne.n	800237c <HAL_RCC_OscConfig+0x18c>
 8002342:	4b46      	ldr	r3, [pc, #280]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d116      	bne.n	800237c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800234e:	4b43      	ldr	r3, [pc, #268]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d005      	beq.n	8002366 <HAL_RCC_OscConfig+0x176>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	2b01      	cmp	r3, #1
 8002360:	d001      	beq.n	8002366 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e1c0      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002366:	4b3d      	ldr	r3, [pc, #244]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	4939      	ldr	r1, [pc, #228]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237a:	e03a      	b.n	80023f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d020      	beq.n	80023c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002384:	4b36      	ldr	r3, [pc, #216]	@ (8002460 <HAL_RCC_OscConfig+0x270>)
 8002386:	2201      	movs	r2, #1
 8002388:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238a:	f7fe ff73 	bl	8001274 <HAL_GetTick>
 800238e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002392:	f7fe ff6f 	bl	8001274 <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e1a1      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a4:	4b2d      	ldr	r3, [pc, #180]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0f0      	beq.n	8002392 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b0:	4b2a      	ldr	r3, [pc, #168]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	00db      	lsls	r3, r3, #3
 80023be:	4927      	ldr	r1, [pc, #156]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	600b      	str	r3, [r1, #0]
 80023c4:	e015      	b.n	80023f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023c6:	4b26      	ldr	r3, [pc, #152]	@ (8002460 <HAL_RCC_OscConfig+0x270>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023cc:	f7fe ff52 	bl	8001274 <HAL_GetTick>
 80023d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d2:	e008      	b.n	80023e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023d4:	f7fe ff4e 	bl	8001274 <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e180      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e6:	4b1d      	ldr	r3, [pc, #116]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1f0      	bne.n	80023d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0308 	and.w	r3, r3, #8
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d03a      	beq.n	8002474 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d019      	beq.n	800243a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002406:	4b17      	ldr	r3, [pc, #92]	@ (8002464 <HAL_RCC_OscConfig+0x274>)
 8002408:	2201      	movs	r2, #1
 800240a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240c:	f7fe ff32 	bl	8001274 <HAL_GetTick>
 8002410:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002412:	e008      	b.n	8002426 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002414:	f7fe ff2e 	bl	8001274 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e160      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002426:	4b0d      	ldr	r3, [pc, #52]	@ (800245c <HAL_RCC_OscConfig+0x26c>)
 8002428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d0f0      	beq.n	8002414 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002432:	2001      	movs	r0, #1
 8002434:	f000 face 	bl	80029d4 <RCC_Delay>
 8002438:	e01c      	b.n	8002474 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800243a:	4b0a      	ldr	r3, [pc, #40]	@ (8002464 <HAL_RCC_OscConfig+0x274>)
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002440:	f7fe ff18 	bl	8001274 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002446:	e00f      	b.n	8002468 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002448:	f7fe ff14 	bl	8001274 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d908      	bls.n	8002468 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e146      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
 800245a:	bf00      	nop
 800245c:	40021000 	.word	0x40021000
 8002460:	42420000 	.word	0x42420000
 8002464:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002468:	4b92      	ldr	r3, [pc, #584]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800246a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246c:	f003 0302 	and.w	r3, r3, #2
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1e9      	bne.n	8002448 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b00      	cmp	r3, #0
 800247e:	f000 80a6 	beq.w	80025ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002482:	2300      	movs	r3, #0
 8002484:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002486:	4b8b      	ldr	r3, [pc, #556]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10d      	bne.n	80024ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002492:	4b88      	ldr	r3, [pc, #544]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	4a87      	ldr	r2, [pc, #540]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800249c:	61d3      	str	r3, [r2, #28]
 800249e:	4b85      	ldr	r3, [pc, #532]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024aa:	2301      	movs	r3, #1
 80024ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ae:	4b82      	ldr	r3, [pc, #520]	@ (80026b8 <HAL_RCC_OscConfig+0x4c8>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d118      	bne.n	80024ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ba:	4b7f      	ldr	r3, [pc, #508]	@ (80026b8 <HAL_RCC_OscConfig+0x4c8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a7e      	ldr	r2, [pc, #504]	@ (80026b8 <HAL_RCC_OscConfig+0x4c8>)
 80024c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024c6:	f7fe fed5 	bl	8001274 <HAL_GetTick>
 80024ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024cc:	e008      	b.n	80024e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ce:	f7fe fed1 	bl	8001274 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b64      	cmp	r3, #100	@ 0x64
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e103      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e0:	4b75      	ldr	r3, [pc, #468]	@ (80026b8 <HAL_RCC_OscConfig+0x4c8>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d0f0      	beq.n	80024ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d106      	bne.n	8002502 <HAL_RCC_OscConfig+0x312>
 80024f4:	4b6f      	ldr	r3, [pc, #444]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4a6e      	ldr	r2, [pc, #440]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	6213      	str	r3, [r2, #32]
 8002500:	e02d      	b.n	800255e <HAL_RCC_OscConfig+0x36e>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10c      	bne.n	8002524 <HAL_RCC_OscConfig+0x334>
 800250a:	4b6a      	ldr	r3, [pc, #424]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	4a69      	ldr	r2, [pc, #420]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002510:	f023 0301 	bic.w	r3, r3, #1
 8002514:	6213      	str	r3, [r2, #32]
 8002516:	4b67      	ldr	r3, [pc, #412]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	6a1b      	ldr	r3, [r3, #32]
 800251a:	4a66      	ldr	r2, [pc, #408]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800251c:	f023 0304 	bic.w	r3, r3, #4
 8002520:	6213      	str	r3, [r2, #32]
 8002522:	e01c      	b.n	800255e <HAL_RCC_OscConfig+0x36e>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	2b05      	cmp	r3, #5
 800252a:	d10c      	bne.n	8002546 <HAL_RCC_OscConfig+0x356>
 800252c:	4b61      	ldr	r3, [pc, #388]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	4a60      	ldr	r2, [pc, #384]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002532:	f043 0304 	orr.w	r3, r3, #4
 8002536:	6213      	str	r3, [r2, #32]
 8002538:	4b5e      	ldr	r3, [pc, #376]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	4a5d      	ldr	r2, [pc, #372]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6213      	str	r3, [r2, #32]
 8002544:	e00b      	b.n	800255e <HAL_RCC_OscConfig+0x36e>
 8002546:	4b5b      	ldr	r3, [pc, #364]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	4a5a      	ldr	r2, [pc, #360]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800254c:	f023 0301 	bic.w	r3, r3, #1
 8002550:	6213      	str	r3, [r2, #32]
 8002552:	4b58      	ldr	r3, [pc, #352]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	4a57      	ldr	r2, [pc, #348]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002558:	f023 0304 	bic.w	r3, r3, #4
 800255c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d015      	beq.n	8002592 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002566:	f7fe fe85 	bl	8001274 <HAL_GetTick>
 800256a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800256c:	e00a      	b.n	8002584 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800256e:	f7fe fe81 	bl	8001274 <HAL_GetTick>
 8002572:	4602      	mov	r2, r0
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800257c:	4293      	cmp	r3, r2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e0b1      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002584:	4b4b      	ldr	r3, [pc, #300]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002586:	6a1b      	ldr	r3, [r3, #32]
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0ee      	beq.n	800256e <HAL_RCC_OscConfig+0x37e>
 8002590:	e014      	b.n	80025bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002592:	f7fe fe6f 	bl	8001274 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002598:	e00a      	b.n	80025b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800259a:	f7fe fe6b 	bl	8001274 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e09b      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b0:	4b40      	ldr	r3, [pc, #256]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1ee      	bne.n	800259a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025bc:	7dfb      	ldrb	r3, [r7, #23]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d105      	bne.n	80025ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025c2:	4b3c      	ldr	r3, [pc, #240]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	4a3b      	ldr	r2, [pc, #236]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 80025c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 8087 	beq.w	80026e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025d8:	4b36      	ldr	r3, [pc, #216]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d061      	beq.n	80026a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69db      	ldr	r3, [r3, #28]
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d146      	bne.n	800267a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025ec:	4b33      	ldr	r3, [pc, #204]	@ (80026bc <HAL_RCC_OscConfig+0x4cc>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f2:	f7fe fe3f 	bl	8001274 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025fa:	f7fe fe3b 	bl	8001274 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e06d      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800260c:	4b29      	ldr	r3, [pc, #164]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1f0      	bne.n	80025fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002620:	d108      	bne.n	8002634 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002622:	4b24      	ldr	r3, [pc, #144]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	4921      	ldr	r1, [pc, #132]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002630:	4313      	orrs	r3, r2
 8002632:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002634:	4b1f      	ldr	r3, [pc, #124]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a19      	ldr	r1, [r3, #32]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	430b      	orrs	r3, r1
 8002646:	491b      	ldr	r1, [pc, #108]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 8002648:	4313      	orrs	r3, r2
 800264a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800264c:	4b1b      	ldr	r3, [pc, #108]	@ (80026bc <HAL_RCC_OscConfig+0x4cc>)
 800264e:	2201      	movs	r2, #1
 8002650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002652:	f7fe fe0f 	bl	8001274 <HAL_GetTick>
 8002656:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002658:	e008      	b.n	800266c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800265a:	f7fe fe0b 	bl	8001274 <HAL_GetTick>
 800265e:	4602      	mov	r2, r0
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	2b02      	cmp	r3, #2
 8002666:	d901      	bls.n	800266c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e03d      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800266c:	4b11      	ldr	r3, [pc, #68]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d0f0      	beq.n	800265a <HAL_RCC_OscConfig+0x46a>
 8002678:	e035      	b.n	80026e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800267a:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <HAL_RCC_OscConfig+0x4cc>)
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002680:	f7fe fdf8 	bl	8001274 <HAL_GetTick>
 8002684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002688:	f7fe fdf4 	bl	8001274 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e026      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269a:	4b06      	ldr	r3, [pc, #24]	@ (80026b4 <HAL_RCC_OscConfig+0x4c4>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1f0      	bne.n	8002688 <HAL_RCC_OscConfig+0x498>
 80026a6:	e01e      	b.n	80026e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	69db      	ldr	r3, [r3, #28]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d107      	bne.n	80026c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e019      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
 80026b4:	40021000 	.word	0x40021000
 80026b8:	40007000 	.word	0x40007000
 80026bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026c0:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <HAL_RCC_OscConfig+0x500>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d106      	bne.n	80026e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026de:	429a      	cmp	r2, r3
 80026e0:	d001      	beq.n	80026e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e000      	b.n	80026e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80026e6:	2300      	movs	r3, #0
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40021000 	.word	0x40021000

080026f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0d0      	b.n	80028aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002708:	4b6a      	ldr	r3, [pc, #424]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	d910      	bls.n	8002738 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002716:	4b67      	ldr	r3, [pc, #412]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f023 0207 	bic.w	r2, r3, #7
 800271e:	4965      	ldr	r1, [pc, #404]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	4313      	orrs	r3, r2
 8002724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002726:	4b63      	ldr	r3, [pc, #396]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	429a      	cmp	r2, r3
 8002732:	d001      	beq.n	8002738 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e0b8      	b.n	80028aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d020      	beq.n	8002786 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b00      	cmp	r3, #0
 800274e:	d005      	beq.n	800275c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002750:	4b59      	ldr	r3, [pc, #356]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	4a58      	ldr	r2, [pc, #352]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002756:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800275a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0308 	and.w	r3, r3, #8
 8002764:	2b00      	cmp	r3, #0
 8002766:	d005      	beq.n	8002774 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002768:	4b53      	ldr	r3, [pc, #332]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	4a52      	ldr	r2, [pc, #328]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 800276e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002772:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002774:	4b50      	ldr	r3, [pc, #320]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	494d      	ldr	r1, [pc, #308]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002782:	4313      	orrs	r3, r2
 8002784:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d040      	beq.n	8002814 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d107      	bne.n	80027aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800279a:	4b47      	ldr	r3, [pc, #284]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d115      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e07f      	b.n	80028aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d107      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b2:	4b41      	ldr	r3, [pc, #260]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d109      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e073      	b.n	80028aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027c2:	4b3d      	ldr	r3, [pc, #244]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e06b      	b.n	80028aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027d2:	4b39      	ldr	r3, [pc, #228]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f023 0203 	bic.w	r2, r3, #3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	4936      	ldr	r1, [pc, #216]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027e4:	f7fe fd46 	bl	8001274 <HAL_GetTick>
 80027e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ea:	e00a      	b.n	8002802 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ec:	f7fe fd42 	bl	8001274 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e053      	b.n	80028aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002802:	4b2d      	ldr	r3, [pc, #180]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f003 020c 	and.w	r2, r3, #12
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	429a      	cmp	r2, r3
 8002812:	d1eb      	bne.n	80027ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002814:	4b27      	ldr	r3, [pc, #156]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d210      	bcs.n	8002844 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002822:	4b24      	ldr	r3, [pc, #144]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 0207 	bic.w	r2, r3, #7
 800282a:	4922      	ldr	r1, [pc, #136]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	4313      	orrs	r3, r2
 8002830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002832:	4b20      	ldr	r3, [pc, #128]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	429a      	cmp	r2, r3
 800283e:	d001      	beq.n	8002844 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e032      	b.n	80028aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	d008      	beq.n	8002862 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002850:	4b19      	ldr	r3, [pc, #100]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	4916      	ldr	r1, [pc, #88]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 800285e:	4313      	orrs	r3, r2
 8002860:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d009      	beq.n	8002882 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800286e:	4b12      	ldr	r3, [pc, #72]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	490e      	ldr	r1, [pc, #56]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 800287e:	4313      	orrs	r3, r2
 8002880:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002882:	f000 f821 	bl	80028c8 <HAL_RCC_GetSysClockFreq>
 8002886:	4602      	mov	r2, r0
 8002888:	4b0b      	ldr	r3, [pc, #44]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c4>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	091b      	lsrs	r3, r3, #4
 800288e:	f003 030f 	and.w	r3, r3, #15
 8002892:	490a      	ldr	r1, [pc, #40]	@ (80028bc <HAL_RCC_ClockConfig+0x1c8>)
 8002894:	5ccb      	ldrb	r3, [r1, r3]
 8002896:	fa22 f303 	lsr.w	r3, r2, r3
 800289a:	4a09      	ldr	r2, [pc, #36]	@ (80028c0 <HAL_RCC_ClockConfig+0x1cc>)
 800289c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800289e:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <HAL_RCC_ClockConfig+0x1d0>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7fe fca4 	bl	80011f0 <HAL_InitTick>

  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40022000 	.word	0x40022000
 80028b8:	40021000 	.word	0x40021000
 80028bc:	080054a4 	.word	0x080054a4
 80028c0:	20000000 	.word	0x20000000
 80028c4:	20000004 	.word	0x20000004

080028c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b087      	sub	sp, #28
 80028cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	60fb      	str	r3, [r7, #12]
 80028d2:	2300      	movs	r3, #0
 80028d4:	60bb      	str	r3, [r7, #8]
 80028d6:	2300      	movs	r3, #0
 80028d8:	617b      	str	r3, [r7, #20]
 80028da:	2300      	movs	r3, #0
 80028dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028de:	2300      	movs	r3, #0
 80028e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028e2:	4b1e      	ldr	r3, [pc, #120]	@ (800295c <HAL_RCC_GetSysClockFreq+0x94>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f003 030c 	and.w	r3, r3, #12
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d002      	beq.n	80028f8 <HAL_RCC_GetSysClockFreq+0x30>
 80028f2:	2b08      	cmp	r3, #8
 80028f4:	d003      	beq.n	80028fe <HAL_RCC_GetSysClockFreq+0x36>
 80028f6:	e027      	b.n	8002948 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028f8:	4b19      	ldr	r3, [pc, #100]	@ (8002960 <HAL_RCC_GetSysClockFreq+0x98>)
 80028fa:	613b      	str	r3, [r7, #16]
      break;
 80028fc:	e027      	b.n	800294e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	0c9b      	lsrs	r3, r3, #18
 8002902:	f003 030f 	and.w	r3, r3, #15
 8002906:	4a17      	ldr	r2, [pc, #92]	@ (8002964 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002908:	5cd3      	ldrb	r3, [r2, r3]
 800290a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d010      	beq.n	8002938 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002916:	4b11      	ldr	r3, [pc, #68]	@ (800295c <HAL_RCC_GetSysClockFreq+0x94>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	0c5b      	lsrs	r3, r3, #17
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	4a11      	ldr	r2, [pc, #68]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002922:	5cd3      	ldrb	r3, [r2, r3]
 8002924:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a0d      	ldr	r2, [pc, #52]	@ (8002960 <HAL_RCC_GetSysClockFreq+0x98>)
 800292a:	fb03 f202 	mul.w	r2, r3, r2
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	fbb2 f3f3 	udiv	r3, r2, r3
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	e004      	b.n	8002942 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a0c      	ldr	r2, [pc, #48]	@ (800296c <HAL_RCC_GetSysClockFreq+0xa4>)
 800293c:	fb02 f303 	mul.w	r3, r2, r3
 8002940:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	613b      	str	r3, [r7, #16]
      break;
 8002946:	e002      	b.n	800294e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002948:	4b05      	ldr	r3, [pc, #20]	@ (8002960 <HAL_RCC_GetSysClockFreq+0x98>)
 800294a:	613b      	str	r3, [r7, #16]
      break;
 800294c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800294e:	693b      	ldr	r3, [r7, #16]
}
 8002950:	4618      	mov	r0, r3
 8002952:	371c      	adds	r7, #28
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	40021000 	.word	0x40021000
 8002960:	007a1200 	.word	0x007a1200
 8002964:	080054bc 	.word	0x080054bc
 8002968:	080054cc 	.word	0x080054cc
 800296c:	003d0900 	.word	0x003d0900

08002970 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002974:	4b02      	ldr	r3, [pc, #8]	@ (8002980 <HAL_RCC_GetHCLKFreq+0x10>)
 8002976:	681b      	ldr	r3, [r3, #0]
}
 8002978:	4618      	mov	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr
 8002980:	20000000 	.word	0x20000000

08002984 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002988:	f7ff fff2 	bl	8002970 <HAL_RCC_GetHCLKFreq>
 800298c:	4602      	mov	r2, r0
 800298e:	4b05      	ldr	r3, [pc, #20]	@ (80029a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	0a1b      	lsrs	r3, r3, #8
 8002994:	f003 0307 	and.w	r3, r3, #7
 8002998:	4903      	ldr	r1, [pc, #12]	@ (80029a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800299a:	5ccb      	ldrb	r3, [r1, r3]
 800299c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40021000 	.word	0x40021000
 80029a8:	080054b4 	.word	0x080054b4

080029ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029b0:	f7ff ffde 	bl	8002970 <HAL_RCC_GetHCLKFreq>
 80029b4:	4602      	mov	r2, r0
 80029b6:	4b05      	ldr	r3, [pc, #20]	@ (80029cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	0adb      	lsrs	r3, r3, #11
 80029bc:	f003 0307 	and.w	r3, r3, #7
 80029c0:	4903      	ldr	r1, [pc, #12]	@ (80029d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029c2:	5ccb      	ldrb	r3, [r1, r3]
 80029c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40021000 	.word	0x40021000
 80029d0:	080054b4 	.word	0x080054b4

080029d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002a08 <RCC_Delay+0x34>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a0a      	ldr	r2, [pc, #40]	@ (8002a0c <RCC_Delay+0x38>)
 80029e2:	fba2 2303 	umull	r2, r3, r2, r3
 80029e6:	0a5b      	lsrs	r3, r3, #9
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	fb02 f303 	mul.w	r3, r2, r3
 80029ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80029f0:	bf00      	nop
  }
  while (Delay --);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1e5a      	subs	r2, r3, #1
 80029f6:	60fa      	str	r2, [r7, #12]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1f9      	bne.n	80029f0 <RCC_Delay+0x1c>
}
 80029fc:	bf00      	nop
 80029fe:	bf00      	nop
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr
 8002a08:	20000000 	.word	0x20000000
 8002a0c:	10624dd3 	.word	0x10624dd3

08002a10 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	613b      	str	r3, [r7, #16]
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d07d      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a30:	4b4f      	ldr	r3, [pc, #316]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a32:	69db      	ldr	r3, [r3, #28]
 8002a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10d      	bne.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a3c:	4b4c      	ldr	r3, [pc, #304]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	4a4b      	ldr	r2, [pc, #300]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a46:	61d3      	str	r3, [r2, #28]
 8002a48:	4b49      	ldr	r3, [pc, #292]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a50:	60bb      	str	r3, [r7, #8]
 8002a52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a54:	2301      	movs	r3, #1
 8002a56:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a58:	4b46      	ldr	r3, [pc, #280]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d118      	bne.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a64:	4b43      	ldr	r3, [pc, #268]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a42      	ldr	r2, [pc, #264]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a70:	f7fe fc00 	bl	8001274 <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a76:	e008      	b.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a78:	f7fe fbfc 	bl	8001274 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b64      	cmp	r3, #100	@ 0x64
 8002a84:	d901      	bls.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e06d      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a8a:	4b3a      	ldr	r3, [pc, #232]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a96:	4b36      	ldr	r3, [pc, #216]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a98:	6a1b      	ldr	r3, [r3, #32]
 8002a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a9e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d02e      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d027      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ab4:	4b2e      	ldr	r3, [pc, #184]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002abc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002abe:	4b2e      	ldr	r3, [pc, #184]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002aca:	4a29      	ldr	r2, [pc, #164]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d014      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ada:	f7fe fbcb 	bl	8001274 <HAL_GetTick>
 8002ade:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae0:	e00a      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae2:	f7fe fbc7 	bl	8001274 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e036      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d0ee      	beq.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b04:	4b1a      	ldr	r3, [pc, #104]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	4917      	ldr	r1, [pc, #92]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b16:	7dfb      	ldrb	r3, [r7, #23]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d105      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b1c:	4b14      	ldr	r3, [pc, #80]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	4a13      	ldr	r2, [pc, #76]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b26:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0302 	and.w	r3, r3, #2
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d008      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b34:	4b0e      	ldr	r3, [pc, #56]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	490b      	ldr	r1, [pc, #44]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b42:	4313      	orrs	r3, r2
 8002b44:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0310 	and.w	r3, r3, #16
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d008      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b52:	4b07      	ldr	r3, [pc, #28]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	4904      	ldr	r1, [pc, #16]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3718      	adds	r7, #24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	40021000 	.word	0x40021000
 8002b74:	40007000 	.word	0x40007000
 8002b78:	42420440 	.word	0x42420440

08002b7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b088      	sub	sp, #32
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002b84:	2300      	movs	r3, #0
 8002b86:	617b      	str	r3, [r7, #20]
 8002b88:	2300      	movs	r3, #0
 8002b8a:	61fb      	str	r3, [r7, #28]
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	2300      	movs	r3, #0
 8002b96:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b10      	cmp	r3, #16
 8002b9c:	d00a      	beq.n	8002bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b10      	cmp	r3, #16
 8002ba2:	f200 808a 	bhi.w	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d045      	beq.n	8002c38 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d075      	beq.n	8002c9e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002bb2:	e082      	b.n	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002bb4:	4b46      	ldr	r3, [pc, #280]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002bba:	4b45      	ldr	r3, [pc, #276]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d07b      	beq.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	0c9b      	lsrs	r3, r3, #18
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	4a41      	ldr	r2, [pc, #260]	@ (8002cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002bd0:	5cd3      	ldrb	r3, [r2, r3]
 8002bd2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d015      	beq.n	8002c0a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bde:	4b3c      	ldr	r3, [pc, #240]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	0c5b      	lsrs	r3, r3, #17
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	4a3b      	ldr	r2, [pc, #236]	@ (8002cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002bea:	5cd3      	ldrb	r3, [r2, r3]
 8002bec:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00d      	beq.n	8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002bf8:	4a38      	ldr	r2, [pc, #224]	@ (8002cdc <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	fb02 f303 	mul.w	r3, r2, r3
 8002c06:	61fb      	str	r3, [r7, #28]
 8002c08:	e004      	b.n	8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	4a34      	ldr	r2, [pc, #208]	@ (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002c14:	4b2e      	ldr	r3, [pc, #184]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c20:	d102      	bne.n	8002c28 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	61bb      	str	r3, [r7, #24]
      break;
 8002c26:	e04a      	b.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	4a2d      	ldr	r2, [pc, #180]	@ (8002ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c32:	085b      	lsrs	r3, r3, #1
 8002c34:	61bb      	str	r3, [r7, #24]
      break;
 8002c36:	e042      	b.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002c38:	4b25      	ldr	r3, [pc, #148]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c48:	d108      	bne.n	8002c5c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002c54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c58:	61bb      	str	r3, [r7, #24]
 8002c5a:	e01f      	b.n	8002c9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c66:	d109      	bne.n	8002c7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d003      	beq.n	8002c7c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002c74:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002c78:	61bb      	str	r3, [r7, #24]
 8002c7a:	e00f      	b.n	8002c9c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c86:	d11c      	bne.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002c88:	4b11      	ldr	r3, [pc, #68]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d016      	beq.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002c94:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002c98:	61bb      	str	r3, [r7, #24]
      break;
 8002c9a:	e012      	b.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002c9c:	e011      	b.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002c9e:	f7ff fe85 	bl	80029ac <HAL_RCC_GetPCLK2Freq>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	0b9b      	lsrs	r3, r3, #14
 8002caa:	f003 0303 	and.w	r3, r3, #3
 8002cae:	3301      	adds	r3, #1
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb6:	61bb      	str	r3, [r7, #24]
      break;
 8002cb8:	e004      	b.n	8002cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002cba:	bf00      	nop
 8002cbc:	e002      	b.n	8002cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002cbe:	bf00      	nop
 8002cc0:	e000      	b.n	8002cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002cc2:	bf00      	nop
    }
  }
  return (frequency);
 8002cc4:	69bb      	ldr	r3, [r7, #24]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3720      	adds	r7, #32
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	080054d0 	.word	0x080054d0
 8002cd8:	080054e0 	.word	0x080054e0
 8002cdc:	007a1200 	.word	0x007a1200
 8002ce0:	003d0900 	.word	0x003d0900
 8002ce4:	aaaaaaab 	.word	0xaaaaaaab

08002ce8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e041      	b.n	8002d7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d106      	bne.n	8002d14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f7fe f800 	bl	8000d14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2202      	movs	r2, #2
 8002d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	3304      	adds	r3, #4
 8002d24:	4619      	mov	r1, r3
 8002d26:	4610      	mov	r0, r2
 8002d28:	f000 faf4 	bl	8003314 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d001      	beq.n	8002da0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e032      	b.n	8002e06 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2202      	movs	r2, #2
 8002da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a18      	ldr	r2, [pc, #96]	@ (8002e10 <HAL_TIM_Base_Start+0x88>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d00e      	beq.n	8002dd0 <HAL_TIM_Base_Start+0x48>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dba:	d009      	beq.n	8002dd0 <HAL_TIM_Base_Start+0x48>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a14      	ldr	r2, [pc, #80]	@ (8002e14 <HAL_TIM_Base_Start+0x8c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d004      	beq.n	8002dd0 <HAL_TIM_Base_Start+0x48>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a13      	ldr	r2, [pc, #76]	@ (8002e18 <HAL_TIM_Base_Start+0x90>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d111      	bne.n	8002df4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 0307 	and.w	r3, r3, #7
 8002dda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2b06      	cmp	r3, #6
 8002de0:	d010      	beq.n	8002e04 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f042 0201 	orr.w	r2, r2, #1
 8002df0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002df2:	e007      	b.n	8002e04 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f042 0201 	orr.w	r2, r2, #1
 8002e02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr
 8002e10:	40012c00 	.word	0x40012c00
 8002e14:	40000400 	.word	0x40000400
 8002e18:	40000800 	.word	0x40000800

08002e1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e041      	b.n	8002eb2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d106      	bne.n	8002e48 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7fd ff84 	bl	8000d50 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	3304      	adds	r3, #4
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	f000 fa5a 	bl	8003314 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
	...

08002ebc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d109      	bne.n	8002ee0 <HAL_TIM_PWM_Start+0x24>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	bf14      	ite	ne
 8002ed8:	2301      	movne	r3, #1
 8002eda:	2300      	moveq	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	e022      	b.n	8002f26 <HAL_TIM_PWM_Start+0x6a>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	2b04      	cmp	r3, #4
 8002ee4:	d109      	bne.n	8002efa <HAL_TIM_PWM_Start+0x3e>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	bf14      	ite	ne
 8002ef2:	2301      	movne	r3, #1
 8002ef4:	2300      	moveq	r3, #0
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	e015      	b.n	8002f26 <HAL_TIM_PWM_Start+0x6a>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	2b08      	cmp	r3, #8
 8002efe:	d109      	bne.n	8002f14 <HAL_TIM_PWM_Start+0x58>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	bf14      	ite	ne
 8002f0c:	2301      	movne	r3, #1
 8002f0e:	2300      	moveq	r3, #0
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	e008      	b.n	8002f26 <HAL_TIM_PWM_Start+0x6a>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	bf14      	ite	ne
 8002f20:	2301      	movne	r3, #1
 8002f22:	2300      	moveq	r3, #0
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e05e      	b.n	8002fec <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d104      	bne.n	8002f3e <HAL_TIM_PWM_Start+0x82>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2202      	movs	r2, #2
 8002f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f3c:	e013      	b.n	8002f66 <HAL_TIM_PWM_Start+0xaa>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	2b04      	cmp	r3, #4
 8002f42:	d104      	bne.n	8002f4e <HAL_TIM_PWM_Start+0x92>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2202      	movs	r2, #2
 8002f48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f4c:	e00b      	b.n	8002f66 <HAL_TIM_PWM_Start+0xaa>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	2b08      	cmp	r3, #8
 8002f52:	d104      	bne.n	8002f5e <HAL_TIM_PWM_Start+0xa2>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2202      	movs	r2, #2
 8002f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f5c:	e003      	b.n	8002f66 <HAL_TIM_PWM_Start+0xaa>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2202      	movs	r2, #2
 8002f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	6839      	ldr	r1, [r7, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fc5c 	bl	800382c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a1e      	ldr	r2, [pc, #120]	@ (8002ff4 <HAL_TIM_PWM_Start+0x138>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d107      	bne.n	8002f8e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a18      	ldr	r2, [pc, #96]	@ (8002ff4 <HAL_TIM_PWM_Start+0x138>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d00e      	beq.n	8002fb6 <HAL_TIM_PWM_Start+0xfa>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fa0:	d009      	beq.n	8002fb6 <HAL_TIM_PWM_Start+0xfa>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a14      	ldr	r2, [pc, #80]	@ (8002ff8 <HAL_TIM_PWM_Start+0x13c>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d004      	beq.n	8002fb6 <HAL_TIM_PWM_Start+0xfa>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a12      	ldr	r2, [pc, #72]	@ (8002ffc <HAL_TIM_PWM_Start+0x140>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d111      	bne.n	8002fda <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f003 0307 	and.w	r3, r3, #7
 8002fc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2b06      	cmp	r3, #6
 8002fc6:	d010      	beq.n	8002fea <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fd8:	e007      	b.n	8002fea <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f042 0201 	orr.w	r2, r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	40012c00 	.word	0x40012c00
 8002ff8:	40000400 	.word	0x40000400
 8002ffc:	40000800 	.word	0x40000800

08003000 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800300c:	2300      	movs	r3, #0
 800300e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003016:	2b01      	cmp	r3, #1
 8003018:	d101      	bne.n	800301e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800301a:	2302      	movs	r3, #2
 800301c:	e0ae      	b.n	800317c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2201      	movs	r2, #1
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b0c      	cmp	r3, #12
 800302a:	f200 809f 	bhi.w	800316c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800302e:	a201      	add	r2, pc, #4	@ (adr r2, 8003034 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003034:	08003069 	.word	0x08003069
 8003038:	0800316d 	.word	0x0800316d
 800303c:	0800316d 	.word	0x0800316d
 8003040:	0800316d 	.word	0x0800316d
 8003044:	080030a9 	.word	0x080030a9
 8003048:	0800316d 	.word	0x0800316d
 800304c:	0800316d 	.word	0x0800316d
 8003050:	0800316d 	.word	0x0800316d
 8003054:	080030eb 	.word	0x080030eb
 8003058:	0800316d 	.word	0x0800316d
 800305c:	0800316d 	.word	0x0800316d
 8003060:	0800316d 	.word	0x0800316d
 8003064:	0800312b 	.word	0x0800312b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68b9      	ldr	r1, [r7, #8]
 800306e:	4618      	mov	r0, r3
 8003070:	f000 f9be 	bl	80033f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699a      	ldr	r2, [r3, #24]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0208 	orr.w	r2, r2, #8
 8003082:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	699a      	ldr	r2, [r3, #24]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f022 0204 	bic.w	r2, r2, #4
 8003092:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6999      	ldr	r1, [r3, #24]
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	691a      	ldr	r2, [r3, #16]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	619a      	str	r2, [r3, #24]
      break;
 80030a6:	e064      	b.n	8003172 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68b9      	ldr	r1, [r7, #8]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 fa04 	bl	80034bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	699a      	ldr	r2, [r3, #24]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	699a      	ldr	r2, [r3, #24]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6999      	ldr	r1, [r3, #24]
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	021a      	lsls	r2, r3, #8
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	619a      	str	r2, [r3, #24]
      break;
 80030e8:	e043      	b.n	8003172 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68b9      	ldr	r1, [r7, #8]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f000 fa4d 	bl	8003590 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	69da      	ldr	r2, [r3, #28]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f042 0208 	orr.w	r2, r2, #8
 8003104:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	69da      	ldr	r2, [r3, #28]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0204 	bic.w	r2, r2, #4
 8003114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	69d9      	ldr	r1, [r3, #28]
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	691a      	ldr	r2, [r3, #16]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	61da      	str	r2, [r3, #28]
      break;
 8003128:	e023      	b.n	8003172 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68b9      	ldr	r1, [r7, #8]
 8003130:	4618      	mov	r0, r3
 8003132:	f000 fa97 	bl	8003664 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	69da      	ldr	r2, [r3, #28]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003144:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	69da      	ldr	r2, [r3, #28]
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003154:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	69d9      	ldr	r1, [r3, #28]
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	021a      	lsls	r2, r3, #8
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	61da      	str	r2, [r3, #28]
      break;
 800316a:	e002      	b.n	8003172 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	75fb      	strb	r3, [r7, #23]
      break;
 8003170:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800317a:	7dfb      	ldrb	r3, [r7, #23]
}
 800317c:	4618      	mov	r0, r3
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800318e:	2300      	movs	r3, #0
 8003190:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003198:	2b01      	cmp	r3, #1
 800319a:	d101      	bne.n	80031a0 <HAL_TIM_ConfigClockSource+0x1c>
 800319c:	2302      	movs	r3, #2
 800319e:	e0b4      	b.n	800330a <HAL_TIM_ConfigClockSource+0x186>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2202      	movs	r2, #2
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80031be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68ba      	ldr	r2, [r7, #8]
 80031ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031d8:	d03e      	beq.n	8003258 <HAL_TIM_ConfigClockSource+0xd4>
 80031da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031de:	f200 8087 	bhi.w	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
 80031e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031e6:	f000 8086 	beq.w	80032f6 <HAL_TIM_ConfigClockSource+0x172>
 80031ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031ee:	d87f      	bhi.n	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
 80031f0:	2b70      	cmp	r3, #112	@ 0x70
 80031f2:	d01a      	beq.n	800322a <HAL_TIM_ConfigClockSource+0xa6>
 80031f4:	2b70      	cmp	r3, #112	@ 0x70
 80031f6:	d87b      	bhi.n	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
 80031f8:	2b60      	cmp	r3, #96	@ 0x60
 80031fa:	d050      	beq.n	800329e <HAL_TIM_ConfigClockSource+0x11a>
 80031fc:	2b60      	cmp	r3, #96	@ 0x60
 80031fe:	d877      	bhi.n	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003200:	2b50      	cmp	r3, #80	@ 0x50
 8003202:	d03c      	beq.n	800327e <HAL_TIM_ConfigClockSource+0xfa>
 8003204:	2b50      	cmp	r3, #80	@ 0x50
 8003206:	d873      	bhi.n	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003208:	2b40      	cmp	r3, #64	@ 0x40
 800320a:	d058      	beq.n	80032be <HAL_TIM_ConfigClockSource+0x13a>
 800320c:	2b40      	cmp	r3, #64	@ 0x40
 800320e:	d86f      	bhi.n	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003210:	2b30      	cmp	r3, #48	@ 0x30
 8003212:	d064      	beq.n	80032de <HAL_TIM_ConfigClockSource+0x15a>
 8003214:	2b30      	cmp	r3, #48	@ 0x30
 8003216:	d86b      	bhi.n	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003218:	2b20      	cmp	r3, #32
 800321a:	d060      	beq.n	80032de <HAL_TIM_ConfigClockSource+0x15a>
 800321c:	2b20      	cmp	r3, #32
 800321e:	d867      	bhi.n	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003220:	2b00      	cmp	r3, #0
 8003222:	d05c      	beq.n	80032de <HAL_TIM_ConfigClockSource+0x15a>
 8003224:	2b10      	cmp	r3, #16
 8003226:	d05a      	beq.n	80032de <HAL_TIM_ConfigClockSource+0x15a>
 8003228:	e062      	b.n	80032f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800323a:	f000 fad8 	bl	80037ee <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800324c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	609a      	str	r2, [r3, #8]
      break;
 8003256:	e04f      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003268:	f000 fac1 	bl	80037ee <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800327a:	609a      	str	r2, [r3, #8]
      break;
 800327c:	e03c      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800328a:	461a      	mov	r2, r3
 800328c:	f000 fa38 	bl	8003700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2150      	movs	r1, #80	@ 0x50
 8003296:	4618      	mov	r0, r3
 8003298:	f000 fa8f 	bl	80037ba <TIM_ITRx_SetConfig>
      break;
 800329c:	e02c      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032aa:	461a      	mov	r2, r3
 80032ac:	f000 fa56 	bl	800375c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2160      	movs	r1, #96	@ 0x60
 80032b6:	4618      	mov	r0, r3
 80032b8:	f000 fa7f 	bl	80037ba <TIM_ITRx_SetConfig>
      break;
 80032bc:	e01c      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032ca:	461a      	mov	r2, r3
 80032cc:	f000 fa18 	bl	8003700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2140      	movs	r1, #64	@ 0x40
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 fa6f 	bl	80037ba <TIM_ITRx_SetConfig>
      break;
 80032dc:	e00c      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4619      	mov	r1, r3
 80032e8:	4610      	mov	r0, r2
 80032ea:	f000 fa66 	bl	80037ba <TIM_ITRx_SetConfig>
      break;
 80032ee:	e003      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	73fb      	strb	r3, [r7, #15]
      break;
 80032f4:	e000      	b.n	80032f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80032f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003308:	7bfb      	ldrb	r3, [r7, #15]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
	...

08003314 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a2f      	ldr	r2, [pc, #188]	@ (80033e4 <TIM_Base_SetConfig+0xd0>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d00b      	beq.n	8003344 <TIM_Base_SetConfig+0x30>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003332:	d007      	beq.n	8003344 <TIM_Base_SetConfig+0x30>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4a2c      	ldr	r2, [pc, #176]	@ (80033e8 <TIM_Base_SetConfig+0xd4>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d003      	beq.n	8003344 <TIM_Base_SetConfig+0x30>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4a2b      	ldr	r2, [pc, #172]	@ (80033ec <TIM_Base_SetConfig+0xd8>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d108      	bne.n	8003356 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800334a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4a22      	ldr	r2, [pc, #136]	@ (80033e4 <TIM_Base_SetConfig+0xd0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d00b      	beq.n	8003376 <TIM_Base_SetConfig+0x62>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003364:	d007      	beq.n	8003376 <TIM_Base_SetConfig+0x62>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a1f      	ldr	r2, [pc, #124]	@ (80033e8 <TIM_Base_SetConfig+0xd4>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d003      	beq.n	8003376 <TIM_Base_SetConfig+0x62>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a1e      	ldr	r2, [pc, #120]	@ (80033ec <TIM_Base_SetConfig+0xd8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d108      	bne.n	8003388 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800337c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	4313      	orrs	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a0d      	ldr	r2, [pc, #52]	@ (80033e4 <TIM_Base_SetConfig+0xd0>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d103      	bne.n	80033bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	691a      	ldr	r2, [r3, #16]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d005      	beq.n	80033da <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	f023 0201 	bic.w	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	611a      	str	r2, [r3, #16]
  }
}
 80033da:	bf00      	nop
 80033dc:	3714      	adds	r7, #20
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr
 80033e4:	40012c00 	.word	0x40012c00
 80033e8:	40000400 	.word	0x40000400
 80033ec:	40000800 	.word	0x40000800

080033f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b087      	sub	sp, #28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	f023 0201 	bic.w	r2, r3, #1
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800341e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f023 0303 	bic.w	r3, r3, #3
 8003426:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	4313      	orrs	r3, r2
 8003430:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f023 0302 	bic.w	r3, r3, #2
 8003438:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	4313      	orrs	r3, r2
 8003442:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a1c      	ldr	r2, [pc, #112]	@ (80034b8 <TIM_OC1_SetConfig+0xc8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d10c      	bne.n	8003466 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f023 0308 	bic.w	r3, r3, #8
 8003452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	4313      	orrs	r3, r2
 800345c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f023 0304 	bic.w	r3, r3, #4
 8003464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a13      	ldr	r2, [pc, #76]	@ (80034b8 <TIM_OC1_SetConfig+0xc8>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d111      	bne.n	8003492 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003474:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800347c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4313      	orrs	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685a      	ldr	r2, [r3, #4]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	621a      	str	r2, [r3, #32]
}
 80034ac:	bf00      	nop
 80034ae:	371c      	adds	r7, #28
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr
 80034b6:	bf00      	nop
 80034b8:	40012c00 	.word	0x40012c00

080034bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034bc:	b480      	push	{r7}
 80034be:	b087      	sub	sp, #28
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	f023 0210 	bic.w	r2, r3, #16
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	021b      	lsls	r3, r3, #8
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	f023 0320 	bic.w	r3, r3, #32
 8003506:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	4313      	orrs	r3, r2
 8003512:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a1d      	ldr	r2, [pc, #116]	@ (800358c <TIM_OC2_SetConfig+0xd0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d10d      	bne.n	8003538 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003522:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	4313      	orrs	r3, r2
 800352e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003536:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4a14      	ldr	r2, [pc, #80]	@ (800358c <TIM_OC2_SetConfig+0xd0>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d113      	bne.n	8003568 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003546:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800354e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	695b      	ldr	r3, [r3, #20]
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	4313      	orrs	r3, r2
 800355a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68fa      	ldr	r2, [r7, #12]
 8003572:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	621a      	str	r2, [r3, #32]
}
 8003582:	bf00      	nop
 8003584:	371c      	adds	r7, #28
 8003586:	46bd      	mov	sp, r7
 8003588:	bc80      	pop	{r7}
 800358a:	4770      	bx	lr
 800358c:	40012c00 	.word	0x40012c00

08003590 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003590:	b480      	push	{r7}
 8003592:	b087      	sub	sp, #28
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a1b      	ldr	r3, [r3, #32]
 800359e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a1b      	ldr	r3, [r3, #32]
 80035a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69db      	ldr	r3, [r3, #28]
 80035b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f023 0303 	bic.w	r3, r3, #3
 80035c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	021b      	lsls	r3, r3, #8
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003660 <TIM_OC3_SetConfig+0xd0>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d10d      	bne.n	800360a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80035f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	021b      	lsls	r3, r3, #8
 80035fc:	697a      	ldr	r2, [r7, #20]
 80035fe:	4313      	orrs	r3, r2
 8003600:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003608:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a14      	ldr	r2, [pc, #80]	@ (8003660 <TIM_OC3_SetConfig+0xd0>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d113      	bne.n	800363a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003618:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003620:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	695b      	ldr	r3, [r3, #20]
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4313      	orrs	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	4313      	orrs	r3, r2
 8003638:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685a      	ldr	r2, [r3, #4]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	621a      	str	r2, [r3, #32]
}
 8003654:	bf00      	nop
 8003656:	371c      	adds	r7, #28
 8003658:	46bd      	mov	sp, r7
 800365a:	bc80      	pop	{r7}
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40012c00 	.word	0x40012c00

08003664 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003664:	b480      	push	{r7}
 8003666:	b087      	sub	sp, #28
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800369a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	021b      	lsls	r3, r3, #8
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	031b      	lsls	r3, r3, #12
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	4a0f      	ldr	r2, [pc, #60]	@ (80036fc <TIM_OC4_SetConfig+0x98>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d109      	bne.n	80036d8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	019b      	lsls	r3, r3, #6
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	621a      	str	r2, [r3, #32]
}
 80036f2:	bf00      	nop
 80036f4:	371c      	adds	r7, #28
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr
 80036fc:	40012c00 	.word	0x40012c00

08003700 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003700:	b480      	push	{r7}
 8003702:	b087      	sub	sp, #28
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	f023 0201 	bic.w	r2, r3, #1
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800372a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	011b      	lsls	r3, r3, #4
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	4313      	orrs	r3, r2
 8003734:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f023 030a 	bic.w	r3, r3, #10
 800373c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	4313      	orrs	r3, r2
 8003744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	621a      	str	r2, [r3, #32]
}
 8003752:	bf00      	nop
 8003754:	371c      	adds	r7, #28
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr

0800375c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800375c:	b480      	push	{r7}
 800375e:	b087      	sub	sp, #28
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6a1b      	ldr	r3, [r3, #32]
 800376c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6a1b      	ldr	r3, [r3, #32]
 8003772:	f023 0210 	bic.w	r2, r3, #16
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	031b      	lsls	r3, r3, #12
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	4313      	orrs	r3, r2
 8003790:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003798:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	011b      	lsls	r3, r3, #4
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	697a      	ldr	r2, [r7, #20]
 80037ae:	621a      	str	r2, [r3, #32]
}
 80037b0:	bf00      	nop
 80037b2:	371c      	adds	r7, #28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr

080037ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037ba:	b480      	push	{r7}
 80037bc:	b085      	sub	sp, #20
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
 80037c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	f043 0307 	orr.w	r3, r3, #7
 80037dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	609a      	str	r2, [r3, #8]
}
 80037e4:	bf00      	nop
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bc80      	pop	{r7}
 80037ec:	4770      	bx	lr

080037ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b087      	sub	sp, #28
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	60f8      	str	r0, [r7, #12]
 80037f6:	60b9      	str	r1, [r7, #8]
 80037f8:	607a      	str	r2, [r7, #4]
 80037fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003808:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	021a      	lsls	r2, r3, #8
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	431a      	orrs	r2, r3
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	4313      	orrs	r3, r2
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	4313      	orrs	r3, r2
 800381a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	609a      	str	r2, [r3, #8]
}
 8003822:	bf00      	nop
 8003824:	371c      	adds	r7, #28
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr

0800382c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800382c:	b480      	push	{r7}
 800382e:	b087      	sub	sp, #28
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	f003 031f 	and.w	r3, r3, #31
 800383e:	2201      	movs	r2, #1
 8003840:	fa02 f303 	lsl.w	r3, r2, r3
 8003844:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6a1a      	ldr	r2, [r3, #32]
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	43db      	mvns	r3, r3
 800384e:	401a      	ands	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6a1a      	ldr	r2, [r3, #32]
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	f003 031f 	and.w	r3, r3, #31
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	fa01 f303 	lsl.w	r3, r1, r3
 8003864:	431a      	orrs	r2, r3
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	621a      	str	r2, [r3, #32]
}
 800386a:	bf00      	nop
 800386c:	371c      	adds	r7, #28
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr

08003874 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003884:	2b01      	cmp	r3, #1
 8003886:	d101      	bne.n	800388c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003888:	2302      	movs	r3, #2
 800388a:	e046      	b.n	800391a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68fa      	ldr	r2, [r7, #12]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a16      	ldr	r2, [pc, #88]	@ (8003924 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d00e      	beq.n	80038ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038d8:	d009      	beq.n	80038ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a12      	ldr	r2, [pc, #72]	@ (8003928 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d004      	beq.n	80038ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a10      	ldr	r2, [pc, #64]	@ (800392c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d10c      	bne.n	8003908 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	68ba      	ldr	r2, [r7, #8]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	68ba      	ldr	r2, [r7, #8]
 8003906:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3714      	adds	r7, #20
 800391e:	46bd      	mov	sp, r7
 8003920:	bc80      	pop	{r7}
 8003922:	4770      	bx	lr
 8003924:	40012c00 	.word	0x40012c00
 8003928:	40000400 	.word	0x40000400
 800392c:	40000800 	.word	0x40000800

08003930 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d101      	bne.n	8003942 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e042      	b.n	80039c8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d106      	bne.n	800395c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f7fd fade 	bl	8000f18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2224      	movs	r2, #36	@ 0x24
 8003960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003972:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 fdb7 	bl	80044e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	691a      	ldr	r2, [r3, #16]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003988:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	695a      	ldr	r2, [r3, #20]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003998:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68da      	ldr	r2, [r3, #12]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2220      	movs	r2, #32
 80039bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	@ 0x28
 80039d4:	af02      	add	r7, sp, #8
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	4613      	mov	r3, r2
 80039de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b20      	cmp	r3, #32
 80039ee:	d175      	bne.n	8003adc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d002      	beq.n	80039fc <HAL_UART_Transmit+0x2c>
 80039f6:	88fb      	ldrh	r3, [r7, #6]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d101      	bne.n	8003a00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e06e      	b.n	8003ade <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2221      	movs	r2, #33	@ 0x21
 8003a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a0e:	f7fd fc31 	bl	8001274 <HAL_GetTick>
 8003a12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	88fa      	ldrh	r2, [r7, #6]
 8003a18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	88fa      	ldrh	r2, [r7, #6]
 8003a1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a28:	d108      	bne.n	8003a3c <HAL_UART_Transmit+0x6c>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d104      	bne.n	8003a3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a32:	2300      	movs	r3, #0
 8003a34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	61bb      	str	r3, [r7, #24]
 8003a3a:	e003      	b.n	8003a44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a40:	2300      	movs	r3, #0
 8003a42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a44:	e02e      	b.n	8003aa4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2180      	movs	r1, #128	@ 0x80
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 fb1c 	bl	800408e <UART_WaitOnFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d005      	beq.n	8003a68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e03a      	b.n	8003ade <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10b      	bne.n	8003a86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	881b      	ldrh	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	3302      	adds	r3, #2
 8003a82:	61bb      	str	r3, [r7, #24]
 8003a84:	e007      	b.n	8003a96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	781a      	ldrb	r2, [r3, #0]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	3301      	adds	r3, #1
 8003a94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	b29a      	uxth	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1cb      	bne.n	8003a46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	2140      	movs	r1, #64	@ 0x40
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 fae8 	bl	800408e <UART_WaitOnFlagUntilTimeout>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e006      	b.n	8003ade <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	e000      	b.n	8003ade <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003adc:	2302      	movs	r3, #2
  }
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3720      	adds	r7, #32
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b084      	sub	sp, #16
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	60f8      	str	r0, [r7, #12]
 8003aee:	60b9      	str	r1, [r7, #8]
 8003af0:	4613      	mov	r3, r2
 8003af2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b20      	cmp	r3, #32
 8003afe:	d112      	bne.n	8003b26 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d002      	beq.n	8003b0c <HAL_UART_Receive_IT+0x26>
 8003b06:	88fb      	ldrh	r3, [r7, #6]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e00b      	b.n	8003b28 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003b16:	88fb      	ldrh	r3, [r7, #6]
 8003b18:	461a      	mov	r2, r3
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f000 fb0f 	bl	8004140 <UART_Start_Receive_IT>
 8003b22:	4603      	mov	r3, r0
 8003b24:	e000      	b.n	8003b28 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003b26:	2302      	movs	r3, #2
  }
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b0ba      	sub	sp, #232	@ 0xe8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b66:	f003 030f 	and.w	r3, r3, #15
 8003b6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003b6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10f      	bne.n	8003b96 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b7a:	f003 0320 	and.w	r3, r3, #32
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d009      	beq.n	8003b96 <HAL_UART_IRQHandler+0x66>
 8003b82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b86:	f003 0320 	and.w	r3, r3, #32
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fbec 	bl	800436c <UART_Receive_IT>
      return;
 8003b94:	e25b      	b.n	800404e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	f000 80de 	beq.w	8003d5c <HAL_UART_IRQHandler+0x22c>
 8003ba0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d106      	bne.n	8003bba <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003bac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bb0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 80d1 	beq.w	8003d5c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00b      	beq.n	8003bde <HAL_UART_IRQHandler+0xae>
 8003bc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d005      	beq.n	8003bde <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd6:	f043 0201 	orr.w	r2, r3, #1
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003be2:	f003 0304 	and.w	r3, r3, #4
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00b      	beq.n	8003c02 <HAL_UART_IRQHandler+0xd2>
 8003bea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d005      	beq.n	8003c02 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfa:	f043 0202 	orr.w	r2, r3, #2
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00b      	beq.n	8003c26 <HAL_UART_IRQHandler+0xf6>
 8003c0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d005      	beq.n	8003c26 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1e:	f043 0204 	orr.w	r2, r3, #4
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c2a:	f003 0308 	and.w	r3, r3, #8
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d011      	beq.n	8003c56 <HAL_UART_IRQHandler+0x126>
 8003c32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c36:	f003 0320 	and.w	r3, r3, #32
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d105      	bne.n	8003c4a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d005      	beq.n	8003c56 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4e:	f043 0208 	orr.w	r2, r3, #8
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 81f2 	beq.w	8004044 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c64:	f003 0320 	and.w	r3, r3, #32
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d008      	beq.n	8003c7e <HAL_UART_IRQHandler+0x14e>
 8003c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c70:	f003 0320 	and.w	r3, r3, #32
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d002      	beq.n	8003c7e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 fb77 	bl	800436c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	695b      	ldr	r3, [r3, #20]
 8003c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	bf14      	ite	ne
 8003c8c:	2301      	movne	r3, #1
 8003c8e:	2300      	moveq	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c9a:	f003 0308 	and.w	r3, r3, #8
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d103      	bne.n	8003caa <HAL_UART_IRQHandler+0x17a>
 8003ca2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d04f      	beq.n	8003d4a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 fa81 	bl	80041b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d041      	beq.n	8003d42 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	3314      	adds	r3, #20
 8003cc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ccc:	e853 3f00 	ldrex	r3, [r3]
 8003cd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003cd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003cd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	3314      	adds	r3, #20
 8003ce6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003cea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003cee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003cf6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003cfa:	e841 2300 	strex	r3, r2, [r1]
 8003cfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003d02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d1d9      	bne.n	8003cbe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d013      	beq.n	8003d3a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d16:	4a7e      	ldr	r2, [pc, #504]	@ (8003f10 <HAL_UART_IRQHandler+0x3e0>)
 8003d18:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7fe f852 	bl	8001dc8 <HAL_DMA_Abort_IT>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d016      	beq.n	8003d58 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d34:	4610      	mov	r0, r2
 8003d36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d38:	e00e      	b.n	8003d58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 f993 	bl	8004066 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d40:	e00a      	b.n	8003d58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 f98f 	bl	8004066 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d48:	e006      	b.n	8003d58 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 f98b 	bl	8004066 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003d56:	e175      	b.n	8004044 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d58:	bf00      	nop
    return;
 8003d5a:	e173      	b.n	8004044 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	f040 814f 	bne.w	8004004 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d6a:	f003 0310 	and.w	r3, r3, #16
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f000 8148 	beq.w	8004004 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d78:	f003 0310 	and.w	r3, r3, #16
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 8141 	beq.w	8004004 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d82:	2300      	movs	r3, #0
 8003d84:	60bb      	str	r3, [r7, #8]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	60bb      	str	r3, [r7, #8]
 8003d96:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 80b6 	beq.w	8003f14 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003db4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 8145 	beq.w	8004048 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003dc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	f080 813e 	bcs.w	8004048 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003dd2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	2b20      	cmp	r3, #32
 8003ddc:	f000 8088 	beq.w	8003ef0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	330c      	adds	r3, #12
 8003de6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003dee:	e853 3f00 	ldrex	r3, [r3]
 8003df2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003df6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003dfa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dfe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	330c      	adds	r3, #12
 8003e08:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003e0c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e14:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003e18:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e1c:	e841 2300 	strex	r3, r2, [r1]
 8003e20:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003e24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1d9      	bne.n	8003de0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	3314      	adds	r3, #20
 8003e32:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e36:	e853 3f00 	ldrex	r3, [r3]
 8003e3a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003e3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003e3e:	f023 0301 	bic.w	r3, r3, #1
 8003e42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	3314      	adds	r3, #20
 8003e4c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e50:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003e54:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e56:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003e58:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003e5c:	e841 2300 	strex	r3, r2, [r1]
 8003e60:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003e62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1e1      	bne.n	8003e2c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	3314      	adds	r3, #20
 8003e6e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e72:	e853 3f00 	ldrex	r3, [r3]
 8003e76:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003e78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	3314      	adds	r3, #20
 8003e88:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e8c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e8e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e90:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e92:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e94:	e841 2300 	strex	r3, r2, [r1]
 8003e98:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e3      	bne.n	8003e68 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	330c      	adds	r3, #12
 8003eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003eb8:	e853 3f00 	ldrex	r3, [r3]
 8003ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ec0:	f023 0310 	bic.w	r3, r3, #16
 8003ec4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	330c      	adds	r3, #12
 8003ece:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003ed2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003ed4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ed8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003eda:	e841 2300 	strex	r3, r2, [r1]
 8003ede:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003ee0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1e3      	bne.n	8003eae <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7fd ff31 	bl	8001d52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	4619      	mov	r1, r3
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 f8b6 	bl	8004078 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f0c:	e09c      	b.n	8004048 <HAL_UART_IRQHandler+0x518>
 8003f0e:	bf00      	nop
 8003f10:	08004277 	.word	0x08004277
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f000 808e 	beq.w	800404c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003f30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	f000 8089 	beq.w	800404c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	330c      	adds	r3, #12
 8003f40:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f44:	e853 3f00 	ldrex	r3, [r3]
 8003f48:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	330c      	adds	r3, #12
 8003f5a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003f5e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003f60:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f62:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f66:	e841 2300 	strex	r3, r2, [r1]
 8003f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1e3      	bne.n	8003f3a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	3314      	adds	r3, #20
 8003f78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7c:	e853 3f00 	ldrex	r3, [r3]
 8003f80:	623b      	str	r3, [r7, #32]
   return(result);
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	f023 0301 	bic.w	r3, r3, #1
 8003f88:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	3314      	adds	r3, #20
 8003f92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f96:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f9e:	e841 2300 	strex	r3, r2, [r1]
 8003fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1e3      	bne.n	8003f72 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2220      	movs	r2, #32
 8003fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	330c      	adds	r3, #12
 8003fbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	e853 3f00 	ldrex	r3, [r3]
 8003fc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f023 0310 	bic.w	r3, r3, #16
 8003fce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	330c      	adds	r3, #12
 8003fd8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003fdc:	61fa      	str	r2, [r7, #28]
 8003fde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe0:	69b9      	ldr	r1, [r7, #24]
 8003fe2:	69fa      	ldr	r2, [r7, #28]
 8003fe4:	e841 2300 	strex	r3, r2, [r1]
 8003fe8:	617b      	str	r3, [r7, #20]
   return(result);
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1e3      	bne.n	8003fb8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ff6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f000 f83b 	bl	8004078 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004002:	e023      	b.n	800404c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400c:	2b00      	cmp	r3, #0
 800400e:	d009      	beq.n	8004024 <HAL_UART_IRQHandler+0x4f4>
 8004010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004014:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004018:	2b00      	cmp	r3, #0
 800401a:	d003      	beq.n	8004024 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f000 f93e 	bl	800429e <UART_Transmit_IT>
    return;
 8004022:	e014      	b.n	800404e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00e      	beq.n	800404e <HAL_UART_IRQHandler+0x51e>
 8004030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 f97d 	bl	800433c <UART_EndTransmit_IT>
    return;
 8004042:	e004      	b.n	800404e <HAL_UART_IRQHandler+0x51e>
    return;
 8004044:	bf00      	nop
 8004046:	e002      	b.n	800404e <HAL_UART_IRQHandler+0x51e>
      return;
 8004048:	bf00      	nop
 800404a:	e000      	b.n	800404e <HAL_UART_IRQHandler+0x51e>
      return;
 800404c:	bf00      	nop
  }
}
 800404e:	37e8      	adds	r7, #232	@ 0xe8
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	bc80      	pop	{r7}
 8004064:	4770      	bx	lr

08004066 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004066:	b480      	push	{r7}
 8004068:	b083      	sub	sp, #12
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	bc80      	pop	{r7}
 8004076:	4770      	bx	lr

08004078 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	460b      	mov	r3, r1
 8004082:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	bc80      	pop	{r7}
 800408c:	4770      	bx	lr

0800408e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800408e:	b580      	push	{r7, lr}
 8004090:	b086      	sub	sp, #24
 8004092:	af00      	add	r7, sp, #0
 8004094:	60f8      	str	r0, [r7, #12]
 8004096:	60b9      	str	r1, [r7, #8]
 8004098:	603b      	str	r3, [r7, #0]
 800409a:	4613      	mov	r3, r2
 800409c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800409e:	e03b      	b.n	8004118 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040a0:	6a3b      	ldr	r3, [r7, #32]
 80040a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a6:	d037      	beq.n	8004118 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a8:	f7fd f8e4 	bl	8001274 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	6a3a      	ldr	r2, [r7, #32]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d302      	bcc.n	80040be <UART_WaitOnFlagUntilTimeout+0x30>
 80040b8:	6a3b      	ldr	r3, [r7, #32]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e03a      	b.n	8004138 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f003 0304 	and.w	r3, r3, #4
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d023      	beq.n	8004118 <UART_WaitOnFlagUntilTimeout+0x8a>
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b80      	cmp	r3, #128	@ 0x80
 80040d4:	d020      	beq.n	8004118 <UART_WaitOnFlagUntilTimeout+0x8a>
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	2b40      	cmp	r3, #64	@ 0x40
 80040da:	d01d      	beq.n	8004118 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d116      	bne.n	8004118 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80040ea:	2300      	movs	r3, #0
 80040ec:	617b      	str	r3, [r7, #20]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	617b      	str	r3, [r7, #20]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	617b      	str	r3, [r7, #20]
 80040fe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 f856 	bl	80041b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2208      	movs	r2, #8
 800410a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e00f      	b.n	8004138 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	4013      	ands	r3, r2
 8004122:	68ba      	ldr	r2, [r7, #8]
 8004124:	429a      	cmp	r2, r3
 8004126:	bf0c      	ite	eq
 8004128:	2301      	moveq	r3, #1
 800412a:	2300      	movne	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	461a      	mov	r2, r3
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	429a      	cmp	r2, r3
 8004134:	d0b4      	beq.n	80040a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3718      	adds	r7, #24
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	4613      	mov	r3, r2
 800414c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	88fa      	ldrh	r2, [r7, #6]
 8004158:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	88fa      	ldrh	r2, [r7, #6]
 800415e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2222      	movs	r2, #34	@ 0x22
 800416a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d007      	beq.n	8004186 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004184:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	695a      	ldr	r2, [r3, #20]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f042 0201 	orr.w	r2, r2, #1
 8004194:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68da      	ldr	r2, [r3, #12]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f042 0220 	orr.w	r2, r2, #32
 80041a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bc80      	pop	{r7}
 80041b0:	4770      	bx	lr

080041b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041b2:	b480      	push	{r7}
 80041b4:	b095      	sub	sp, #84	@ 0x54
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	330c      	adds	r3, #12
 80041c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041c4:	e853 3f00 	ldrex	r3, [r3]
 80041c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	330c      	adds	r3, #12
 80041d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041da:	643a      	str	r2, [r7, #64]	@ 0x40
 80041dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80041e2:	e841 2300 	strex	r3, r2, [r1]
 80041e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1e5      	bne.n	80041ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	3314      	adds	r3, #20
 80041f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f6:	6a3b      	ldr	r3, [r7, #32]
 80041f8:	e853 3f00 	ldrex	r3, [r3]
 80041fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	f023 0301 	bic.w	r3, r3, #1
 8004204:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	3314      	adds	r3, #20
 800420c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800420e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004210:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004212:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004214:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004216:	e841 2300 	strex	r3, r2, [r1]
 800421a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800421c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1e5      	bne.n	80041ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004226:	2b01      	cmp	r3, #1
 8004228:	d119      	bne.n	800425e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	330c      	adds	r3, #12
 8004230:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	e853 3f00 	ldrex	r3, [r3]
 8004238:	60bb      	str	r3, [r7, #8]
   return(result);
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	f023 0310 	bic.w	r3, r3, #16
 8004240:	647b      	str	r3, [r7, #68]	@ 0x44
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	330c      	adds	r3, #12
 8004248:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800424a:	61ba      	str	r2, [r7, #24]
 800424c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424e:	6979      	ldr	r1, [r7, #20]
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	e841 2300 	strex	r3, r2, [r1]
 8004256:	613b      	str	r3, [r7, #16]
   return(result);
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1e5      	bne.n	800422a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2220      	movs	r2, #32
 8004262:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800426c:	bf00      	nop
 800426e:	3754      	adds	r7, #84	@ 0x54
 8004270:	46bd      	mov	sp, r7
 8004272:	bc80      	pop	{r7}
 8004274:	4770      	bx	lr

08004276 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b084      	sub	sp, #16
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004282:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f7ff fee8 	bl	8004066 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004296:	bf00      	nop
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800429e:	b480      	push	{r7}
 80042a0:	b085      	sub	sp, #20
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b21      	cmp	r3, #33	@ 0x21
 80042b0:	d13e      	bne.n	8004330 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042ba:	d114      	bne.n	80042e6 <UART_Transmit_IT+0x48>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d110      	bne.n	80042e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	461a      	mov	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	1c9a      	adds	r2, r3, #2
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	621a      	str	r2, [r3, #32]
 80042e4:	e008      	b.n	80042f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	1c59      	adds	r1, r3, #1
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	6211      	str	r1, [r2, #32]
 80042f0:	781a      	ldrb	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29b      	uxth	r3, r3
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	4619      	mov	r1, r3
 8004306:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004308:	2b00      	cmp	r3, #0
 800430a:	d10f      	bne.n	800432c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800431a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68da      	ldr	r2, [r3, #12]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800432a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800432c:	2300      	movs	r3, #0
 800432e:	e000      	b.n	8004332 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004330:	2302      	movs	r3, #2
  }
}
 8004332:	4618      	mov	r0, r3
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr

0800433c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68da      	ldr	r2, [r3, #12]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004352:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff fe79 	bl	8004054 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3708      	adds	r7, #8
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08c      	sub	sp, #48	@ 0x30
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800437a:	b2db      	uxtb	r3, r3
 800437c:	2b22      	cmp	r3, #34	@ 0x22
 800437e:	f040 80ae 	bne.w	80044de <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800438a:	d117      	bne.n	80043bc <UART_Receive_IT+0x50>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d113      	bne.n	80043bc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004394:	2300      	movs	r3, #0
 8004396:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	1c9a      	adds	r2, r3, #2
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80043ba:	e026      	b.n	800440a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80043c2:	2300      	movs	r3, #0
 80043c4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043ce:	d007      	beq.n	80043e0 <UART_Receive_IT+0x74>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10a      	bne.n	80043ee <UART_Receive_IT+0x82>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d106      	bne.n	80043ee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043ea:	701a      	strb	r2, [r3, #0]
 80043ec:	e008      	b.n	8004400 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043fe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004404:	1c5a      	adds	r2, r3, #1
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800440e:	b29b      	uxth	r3, r3
 8004410:	3b01      	subs	r3, #1
 8004412:	b29b      	uxth	r3, r3
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	4619      	mov	r1, r3
 8004418:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800441a:	2b00      	cmp	r3, #0
 800441c:	d15d      	bne.n	80044da <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68da      	ldr	r2, [r3, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 0220 	bic.w	r2, r2, #32
 800442c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800443c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695a      	ldr	r2, [r3, #20]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0201 	bic.w	r2, r2, #1
 800444c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2220      	movs	r2, #32
 8004452:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004460:	2b01      	cmp	r3, #1
 8004462:	d135      	bne.n	80044d0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	330c      	adds	r3, #12
 8004470:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	e853 3f00 	ldrex	r3, [r3]
 8004478:	613b      	str	r3, [r7, #16]
   return(result);
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	f023 0310 	bic.w	r3, r3, #16
 8004480:	627b      	str	r3, [r7, #36]	@ 0x24
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	330c      	adds	r3, #12
 8004488:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800448a:	623a      	str	r2, [r7, #32]
 800448c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448e:	69f9      	ldr	r1, [r7, #28]
 8004490:	6a3a      	ldr	r2, [r7, #32]
 8004492:	e841 2300 	strex	r3, r2, [r1]
 8004496:	61bb      	str	r3, [r7, #24]
   return(result);
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1e5      	bne.n	800446a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0310 	and.w	r3, r3, #16
 80044a8:	2b10      	cmp	r3, #16
 80044aa:	d10a      	bne.n	80044c2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044ac:	2300      	movs	r3, #0
 80044ae:	60fb      	str	r3, [r7, #12]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	60fb      	str	r3, [r7, #12]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044c6:	4619      	mov	r1, r3
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f7ff fdd5 	bl	8004078 <HAL_UARTEx_RxEventCallback>
 80044ce:	e002      	b.n	80044d6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f7fc fb61 	bl	8000b98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80044d6:	2300      	movs	r3, #0
 80044d8:	e002      	b.n	80044e0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80044da:	2300      	movs	r3, #0
 80044dc:	e000      	b.n	80044e0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80044de:	2302      	movs	r3, #2
  }
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3730      	adds	r7, #48	@ 0x30
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	430a      	orrs	r2, r1
 8004504:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689a      	ldr	r2, [r3, #8]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	4313      	orrs	r3, r2
 8004516:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004522:	f023 030c 	bic.w	r3, r3, #12
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6812      	ldr	r2, [r2, #0]
 800452a:	68b9      	ldr	r1, [r7, #8]
 800452c:	430b      	orrs	r3, r1
 800452e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	699a      	ldr	r2, [r3, #24]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	430a      	orrs	r2, r1
 8004544:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a2c      	ldr	r2, [pc, #176]	@ (80045fc <UART_SetConfig+0x114>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d103      	bne.n	8004558 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004550:	f7fe fa2c 	bl	80029ac <HAL_RCC_GetPCLK2Freq>
 8004554:	60f8      	str	r0, [r7, #12]
 8004556:	e002      	b.n	800455e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004558:	f7fe fa14 	bl	8002984 <HAL_RCC_GetPCLK1Freq>
 800455c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	4613      	mov	r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	4413      	add	r3, r2
 8004566:	009a      	lsls	r2, r3, #2
 8004568:	441a      	add	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	fbb2 f3f3 	udiv	r3, r2, r3
 8004574:	4a22      	ldr	r2, [pc, #136]	@ (8004600 <UART_SetConfig+0x118>)
 8004576:	fba2 2303 	umull	r2, r3, r2, r3
 800457a:	095b      	lsrs	r3, r3, #5
 800457c:	0119      	lsls	r1, r3, #4
 800457e:	68fa      	ldr	r2, [r7, #12]
 8004580:	4613      	mov	r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	4413      	add	r3, r2
 8004586:	009a      	lsls	r2, r3, #2
 8004588:	441a      	add	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	fbb2 f2f3 	udiv	r2, r2, r3
 8004594:	4b1a      	ldr	r3, [pc, #104]	@ (8004600 <UART_SetConfig+0x118>)
 8004596:	fba3 0302 	umull	r0, r3, r3, r2
 800459a:	095b      	lsrs	r3, r3, #5
 800459c:	2064      	movs	r0, #100	@ 0x64
 800459e:	fb00 f303 	mul.w	r3, r0, r3
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	011b      	lsls	r3, r3, #4
 80045a6:	3332      	adds	r3, #50	@ 0x32
 80045a8:	4a15      	ldr	r2, [pc, #84]	@ (8004600 <UART_SetConfig+0x118>)
 80045aa:	fba2 2303 	umull	r2, r3, r2, r3
 80045ae:	095b      	lsrs	r3, r3, #5
 80045b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045b4:	4419      	add	r1, r3
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	4613      	mov	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4413      	add	r3, r2
 80045be:	009a      	lsls	r2, r3, #2
 80045c0:	441a      	add	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80045cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004600 <UART_SetConfig+0x118>)
 80045ce:	fba3 0302 	umull	r0, r3, r3, r2
 80045d2:	095b      	lsrs	r3, r3, #5
 80045d4:	2064      	movs	r0, #100	@ 0x64
 80045d6:	fb00 f303 	mul.w	r3, r0, r3
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	011b      	lsls	r3, r3, #4
 80045de:	3332      	adds	r3, #50	@ 0x32
 80045e0:	4a07      	ldr	r2, [pc, #28]	@ (8004600 <UART_SetConfig+0x118>)
 80045e2:	fba2 2303 	umull	r2, r3, r2, r3
 80045e6:	095b      	lsrs	r3, r3, #5
 80045e8:	f003 020f 	and.w	r2, r3, #15
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	440a      	add	r2, r1
 80045f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80045f4:	bf00      	nop
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	40013800 	.word	0x40013800
 8004600:	51eb851f 	.word	0x51eb851f

08004604 <std>:
 8004604:	2300      	movs	r3, #0
 8004606:	b510      	push	{r4, lr}
 8004608:	4604      	mov	r4, r0
 800460a:	e9c0 3300 	strd	r3, r3, [r0]
 800460e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004612:	6083      	str	r3, [r0, #8]
 8004614:	8181      	strh	r1, [r0, #12]
 8004616:	6643      	str	r3, [r0, #100]	@ 0x64
 8004618:	81c2      	strh	r2, [r0, #14]
 800461a:	6183      	str	r3, [r0, #24]
 800461c:	4619      	mov	r1, r3
 800461e:	2208      	movs	r2, #8
 8004620:	305c      	adds	r0, #92	@ 0x5c
 8004622:	f000 f906 	bl	8004832 <memset>
 8004626:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <std+0x58>)
 8004628:	6224      	str	r4, [r4, #32]
 800462a:	6263      	str	r3, [r4, #36]	@ 0x24
 800462c:	4b0c      	ldr	r3, [pc, #48]	@ (8004660 <std+0x5c>)
 800462e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004630:	4b0c      	ldr	r3, [pc, #48]	@ (8004664 <std+0x60>)
 8004632:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004634:	4b0c      	ldr	r3, [pc, #48]	@ (8004668 <std+0x64>)
 8004636:	6323      	str	r3, [r4, #48]	@ 0x30
 8004638:	4b0c      	ldr	r3, [pc, #48]	@ (800466c <std+0x68>)
 800463a:	429c      	cmp	r4, r3
 800463c:	d006      	beq.n	800464c <std+0x48>
 800463e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004642:	4294      	cmp	r4, r2
 8004644:	d002      	beq.n	800464c <std+0x48>
 8004646:	33d0      	adds	r3, #208	@ 0xd0
 8004648:	429c      	cmp	r4, r3
 800464a:	d105      	bne.n	8004658 <std+0x54>
 800464c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004654:	f000 b966 	b.w	8004924 <__retarget_lock_init_recursive>
 8004658:	bd10      	pop	{r4, pc}
 800465a:	bf00      	nop
 800465c:	080047ad 	.word	0x080047ad
 8004660:	080047cf 	.word	0x080047cf
 8004664:	08004807 	.word	0x08004807
 8004668:	0800482b 	.word	0x0800482b
 800466c:	20000248 	.word	0x20000248

08004670 <stdio_exit_handler>:
 8004670:	4a02      	ldr	r2, [pc, #8]	@ (800467c <stdio_exit_handler+0xc>)
 8004672:	4903      	ldr	r1, [pc, #12]	@ (8004680 <stdio_exit_handler+0x10>)
 8004674:	4803      	ldr	r0, [pc, #12]	@ (8004684 <stdio_exit_handler+0x14>)
 8004676:	f000 b869 	b.w	800474c <_fwalk_sglue>
 800467a:	bf00      	nop
 800467c:	2000000c 	.word	0x2000000c
 8004680:	080051bd 	.word	0x080051bd
 8004684:	2000001c 	.word	0x2000001c

08004688 <cleanup_stdio>:
 8004688:	6841      	ldr	r1, [r0, #4]
 800468a:	4b0c      	ldr	r3, [pc, #48]	@ (80046bc <cleanup_stdio+0x34>)
 800468c:	b510      	push	{r4, lr}
 800468e:	4299      	cmp	r1, r3
 8004690:	4604      	mov	r4, r0
 8004692:	d001      	beq.n	8004698 <cleanup_stdio+0x10>
 8004694:	f000 fd92 	bl	80051bc <_fflush_r>
 8004698:	68a1      	ldr	r1, [r4, #8]
 800469a:	4b09      	ldr	r3, [pc, #36]	@ (80046c0 <cleanup_stdio+0x38>)
 800469c:	4299      	cmp	r1, r3
 800469e:	d002      	beq.n	80046a6 <cleanup_stdio+0x1e>
 80046a0:	4620      	mov	r0, r4
 80046a2:	f000 fd8b 	bl	80051bc <_fflush_r>
 80046a6:	68e1      	ldr	r1, [r4, #12]
 80046a8:	4b06      	ldr	r3, [pc, #24]	@ (80046c4 <cleanup_stdio+0x3c>)
 80046aa:	4299      	cmp	r1, r3
 80046ac:	d004      	beq.n	80046b8 <cleanup_stdio+0x30>
 80046ae:	4620      	mov	r0, r4
 80046b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046b4:	f000 bd82 	b.w	80051bc <_fflush_r>
 80046b8:	bd10      	pop	{r4, pc}
 80046ba:	bf00      	nop
 80046bc:	20000248 	.word	0x20000248
 80046c0:	200002b0 	.word	0x200002b0
 80046c4:	20000318 	.word	0x20000318

080046c8 <global_stdio_init.part.0>:
 80046c8:	b510      	push	{r4, lr}
 80046ca:	4b0b      	ldr	r3, [pc, #44]	@ (80046f8 <global_stdio_init.part.0+0x30>)
 80046cc:	4c0b      	ldr	r4, [pc, #44]	@ (80046fc <global_stdio_init.part.0+0x34>)
 80046ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004700 <global_stdio_init.part.0+0x38>)
 80046d0:	4620      	mov	r0, r4
 80046d2:	601a      	str	r2, [r3, #0]
 80046d4:	2104      	movs	r1, #4
 80046d6:	2200      	movs	r2, #0
 80046d8:	f7ff ff94 	bl	8004604 <std>
 80046dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80046e0:	2201      	movs	r2, #1
 80046e2:	2109      	movs	r1, #9
 80046e4:	f7ff ff8e 	bl	8004604 <std>
 80046e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80046ec:	2202      	movs	r2, #2
 80046ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046f2:	2112      	movs	r1, #18
 80046f4:	f7ff bf86 	b.w	8004604 <std>
 80046f8:	20000380 	.word	0x20000380
 80046fc:	20000248 	.word	0x20000248
 8004700:	08004671 	.word	0x08004671

08004704 <__sfp_lock_acquire>:
 8004704:	4801      	ldr	r0, [pc, #4]	@ (800470c <__sfp_lock_acquire+0x8>)
 8004706:	f000 b90e 	b.w	8004926 <__retarget_lock_acquire_recursive>
 800470a:	bf00      	nop
 800470c:	20000389 	.word	0x20000389

08004710 <__sfp_lock_release>:
 8004710:	4801      	ldr	r0, [pc, #4]	@ (8004718 <__sfp_lock_release+0x8>)
 8004712:	f000 b909 	b.w	8004928 <__retarget_lock_release_recursive>
 8004716:	bf00      	nop
 8004718:	20000389 	.word	0x20000389

0800471c <__sinit>:
 800471c:	b510      	push	{r4, lr}
 800471e:	4604      	mov	r4, r0
 8004720:	f7ff fff0 	bl	8004704 <__sfp_lock_acquire>
 8004724:	6a23      	ldr	r3, [r4, #32]
 8004726:	b11b      	cbz	r3, 8004730 <__sinit+0x14>
 8004728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800472c:	f7ff bff0 	b.w	8004710 <__sfp_lock_release>
 8004730:	4b04      	ldr	r3, [pc, #16]	@ (8004744 <__sinit+0x28>)
 8004732:	6223      	str	r3, [r4, #32]
 8004734:	4b04      	ldr	r3, [pc, #16]	@ (8004748 <__sinit+0x2c>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1f5      	bne.n	8004728 <__sinit+0xc>
 800473c:	f7ff ffc4 	bl	80046c8 <global_stdio_init.part.0>
 8004740:	e7f2      	b.n	8004728 <__sinit+0xc>
 8004742:	bf00      	nop
 8004744:	08004689 	.word	0x08004689
 8004748:	20000380 	.word	0x20000380

0800474c <_fwalk_sglue>:
 800474c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004750:	4607      	mov	r7, r0
 8004752:	4688      	mov	r8, r1
 8004754:	4614      	mov	r4, r2
 8004756:	2600      	movs	r6, #0
 8004758:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800475c:	f1b9 0901 	subs.w	r9, r9, #1
 8004760:	d505      	bpl.n	800476e <_fwalk_sglue+0x22>
 8004762:	6824      	ldr	r4, [r4, #0]
 8004764:	2c00      	cmp	r4, #0
 8004766:	d1f7      	bne.n	8004758 <_fwalk_sglue+0xc>
 8004768:	4630      	mov	r0, r6
 800476a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800476e:	89ab      	ldrh	r3, [r5, #12]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d907      	bls.n	8004784 <_fwalk_sglue+0x38>
 8004774:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004778:	3301      	adds	r3, #1
 800477a:	d003      	beq.n	8004784 <_fwalk_sglue+0x38>
 800477c:	4629      	mov	r1, r5
 800477e:	4638      	mov	r0, r7
 8004780:	47c0      	blx	r8
 8004782:	4306      	orrs	r6, r0
 8004784:	3568      	adds	r5, #104	@ 0x68
 8004786:	e7e9      	b.n	800475c <_fwalk_sglue+0x10>

08004788 <iprintf>:
 8004788:	b40f      	push	{r0, r1, r2, r3}
 800478a:	b507      	push	{r0, r1, r2, lr}
 800478c:	4906      	ldr	r1, [pc, #24]	@ (80047a8 <iprintf+0x20>)
 800478e:	ab04      	add	r3, sp, #16
 8004790:	6808      	ldr	r0, [r1, #0]
 8004792:	f853 2b04 	ldr.w	r2, [r3], #4
 8004796:	6881      	ldr	r1, [r0, #8]
 8004798:	9301      	str	r3, [sp, #4]
 800479a:	f000 f9e5 	bl	8004b68 <_vfiprintf_r>
 800479e:	b003      	add	sp, #12
 80047a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80047a4:	b004      	add	sp, #16
 80047a6:	4770      	bx	lr
 80047a8:	20000018 	.word	0x20000018

080047ac <__sread>:
 80047ac:	b510      	push	{r4, lr}
 80047ae:	460c      	mov	r4, r1
 80047b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047b4:	f000 f868 	bl	8004888 <_read_r>
 80047b8:	2800      	cmp	r0, #0
 80047ba:	bfab      	itete	ge
 80047bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80047be:	89a3      	ldrhlt	r3, [r4, #12]
 80047c0:	181b      	addge	r3, r3, r0
 80047c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80047c6:	bfac      	ite	ge
 80047c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80047ca:	81a3      	strhlt	r3, [r4, #12]
 80047cc:	bd10      	pop	{r4, pc}

080047ce <__swrite>:
 80047ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047d2:	461f      	mov	r7, r3
 80047d4:	898b      	ldrh	r3, [r1, #12]
 80047d6:	4605      	mov	r5, r0
 80047d8:	05db      	lsls	r3, r3, #23
 80047da:	460c      	mov	r4, r1
 80047dc:	4616      	mov	r6, r2
 80047de:	d505      	bpl.n	80047ec <__swrite+0x1e>
 80047e0:	2302      	movs	r3, #2
 80047e2:	2200      	movs	r2, #0
 80047e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047e8:	f000 f83c 	bl	8004864 <_lseek_r>
 80047ec:	89a3      	ldrh	r3, [r4, #12]
 80047ee:	4632      	mov	r2, r6
 80047f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047f4:	81a3      	strh	r3, [r4, #12]
 80047f6:	4628      	mov	r0, r5
 80047f8:	463b      	mov	r3, r7
 80047fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004802:	f000 b853 	b.w	80048ac <_write_r>

08004806 <__sseek>:
 8004806:	b510      	push	{r4, lr}
 8004808:	460c      	mov	r4, r1
 800480a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800480e:	f000 f829 	bl	8004864 <_lseek_r>
 8004812:	1c43      	adds	r3, r0, #1
 8004814:	89a3      	ldrh	r3, [r4, #12]
 8004816:	bf15      	itete	ne
 8004818:	6560      	strne	r0, [r4, #84]	@ 0x54
 800481a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800481e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004822:	81a3      	strheq	r3, [r4, #12]
 8004824:	bf18      	it	ne
 8004826:	81a3      	strhne	r3, [r4, #12]
 8004828:	bd10      	pop	{r4, pc}

0800482a <__sclose>:
 800482a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800482e:	f000 b809 	b.w	8004844 <_close_r>

08004832 <memset>:
 8004832:	4603      	mov	r3, r0
 8004834:	4402      	add	r2, r0
 8004836:	4293      	cmp	r3, r2
 8004838:	d100      	bne.n	800483c <memset+0xa>
 800483a:	4770      	bx	lr
 800483c:	f803 1b01 	strb.w	r1, [r3], #1
 8004840:	e7f9      	b.n	8004836 <memset+0x4>
	...

08004844 <_close_r>:
 8004844:	b538      	push	{r3, r4, r5, lr}
 8004846:	2300      	movs	r3, #0
 8004848:	4d05      	ldr	r5, [pc, #20]	@ (8004860 <_close_r+0x1c>)
 800484a:	4604      	mov	r4, r0
 800484c:	4608      	mov	r0, r1
 800484e:	602b      	str	r3, [r5, #0]
 8004850:	f7fc fc25 	bl	800109e <_close>
 8004854:	1c43      	adds	r3, r0, #1
 8004856:	d102      	bne.n	800485e <_close_r+0x1a>
 8004858:	682b      	ldr	r3, [r5, #0]
 800485a:	b103      	cbz	r3, 800485e <_close_r+0x1a>
 800485c:	6023      	str	r3, [r4, #0]
 800485e:	bd38      	pop	{r3, r4, r5, pc}
 8004860:	20000384 	.word	0x20000384

08004864 <_lseek_r>:
 8004864:	b538      	push	{r3, r4, r5, lr}
 8004866:	4604      	mov	r4, r0
 8004868:	4608      	mov	r0, r1
 800486a:	4611      	mov	r1, r2
 800486c:	2200      	movs	r2, #0
 800486e:	4d05      	ldr	r5, [pc, #20]	@ (8004884 <_lseek_r+0x20>)
 8004870:	602a      	str	r2, [r5, #0]
 8004872:	461a      	mov	r2, r3
 8004874:	f7fc fc37 	bl	80010e6 <_lseek>
 8004878:	1c43      	adds	r3, r0, #1
 800487a:	d102      	bne.n	8004882 <_lseek_r+0x1e>
 800487c:	682b      	ldr	r3, [r5, #0]
 800487e:	b103      	cbz	r3, 8004882 <_lseek_r+0x1e>
 8004880:	6023      	str	r3, [r4, #0]
 8004882:	bd38      	pop	{r3, r4, r5, pc}
 8004884:	20000384 	.word	0x20000384

08004888 <_read_r>:
 8004888:	b538      	push	{r3, r4, r5, lr}
 800488a:	4604      	mov	r4, r0
 800488c:	4608      	mov	r0, r1
 800488e:	4611      	mov	r1, r2
 8004890:	2200      	movs	r2, #0
 8004892:	4d05      	ldr	r5, [pc, #20]	@ (80048a8 <_read_r+0x20>)
 8004894:	602a      	str	r2, [r5, #0]
 8004896:	461a      	mov	r2, r3
 8004898:	f7fc fbc8 	bl	800102c <_read>
 800489c:	1c43      	adds	r3, r0, #1
 800489e:	d102      	bne.n	80048a6 <_read_r+0x1e>
 80048a0:	682b      	ldr	r3, [r5, #0]
 80048a2:	b103      	cbz	r3, 80048a6 <_read_r+0x1e>
 80048a4:	6023      	str	r3, [r4, #0]
 80048a6:	bd38      	pop	{r3, r4, r5, pc}
 80048a8:	20000384 	.word	0x20000384

080048ac <_write_r>:
 80048ac:	b538      	push	{r3, r4, r5, lr}
 80048ae:	4604      	mov	r4, r0
 80048b0:	4608      	mov	r0, r1
 80048b2:	4611      	mov	r1, r2
 80048b4:	2200      	movs	r2, #0
 80048b6:	4d05      	ldr	r5, [pc, #20]	@ (80048cc <_write_r+0x20>)
 80048b8:	602a      	str	r2, [r5, #0]
 80048ba:	461a      	mov	r2, r3
 80048bc:	f7fc fbd3 	bl	8001066 <_write>
 80048c0:	1c43      	adds	r3, r0, #1
 80048c2:	d102      	bne.n	80048ca <_write_r+0x1e>
 80048c4:	682b      	ldr	r3, [r5, #0]
 80048c6:	b103      	cbz	r3, 80048ca <_write_r+0x1e>
 80048c8:	6023      	str	r3, [r4, #0]
 80048ca:	bd38      	pop	{r3, r4, r5, pc}
 80048cc:	20000384 	.word	0x20000384

080048d0 <__errno>:
 80048d0:	4b01      	ldr	r3, [pc, #4]	@ (80048d8 <__errno+0x8>)
 80048d2:	6818      	ldr	r0, [r3, #0]
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop
 80048d8:	20000018 	.word	0x20000018

080048dc <__libc_init_array>:
 80048dc:	b570      	push	{r4, r5, r6, lr}
 80048de:	2600      	movs	r6, #0
 80048e0:	4d0c      	ldr	r5, [pc, #48]	@ (8004914 <__libc_init_array+0x38>)
 80048e2:	4c0d      	ldr	r4, [pc, #52]	@ (8004918 <__libc_init_array+0x3c>)
 80048e4:	1b64      	subs	r4, r4, r5
 80048e6:	10a4      	asrs	r4, r4, #2
 80048e8:	42a6      	cmp	r6, r4
 80048ea:	d109      	bne.n	8004900 <__libc_init_array+0x24>
 80048ec:	f000 fdc4 	bl	8005478 <_init>
 80048f0:	2600      	movs	r6, #0
 80048f2:	4d0a      	ldr	r5, [pc, #40]	@ (800491c <__libc_init_array+0x40>)
 80048f4:	4c0a      	ldr	r4, [pc, #40]	@ (8004920 <__libc_init_array+0x44>)
 80048f6:	1b64      	subs	r4, r4, r5
 80048f8:	10a4      	asrs	r4, r4, #2
 80048fa:	42a6      	cmp	r6, r4
 80048fc:	d105      	bne.n	800490a <__libc_init_array+0x2e>
 80048fe:	bd70      	pop	{r4, r5, r6, pc}
 8004900:	f855 3b04 	ldr.w	r3, [r5], #4
 8004904:	4798      	blx	r3
 8004906:	3601      	adds	r6, #1
 8004908:	e7ee      	b.n	80048e8 <__libc_init_array+0xc>
 800490a:	f855 3b04 	ldr.w	r3, [r5], #4
 800490e:	4798      	blx	r3
 8004910:	3601      	adds	r6, #1
 8004912:	e7f2      	b.n	80048fa <__libc_init_array+0x1e>
 8004914:	08005518 	.word	0x08005518
 8004918:	08005518 	.word	0x08005518
 800491c:	08005518 	.word	0x08005518
 8004920:	0800551c 	.word	0x0800551c

08004924 <__retarget_lock_init_recursive>:
 8004924:	4770      	bx	lr

08004926 <__retarget_lock_acquire_recursive>:
 8004926:	4770      	bx	lr

08004928 <__retarget_lock_release_recursive>:
 8004928:	4770      	bx	lr
	...

0800492c <_free_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	4605      	mov	r5, r0
 8004930:	2900      	cmp	r1, #0
 8004932:	d040      	beq.n	80049b6 <_free_r+0x8a>
 8004934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004938:	1f0c      	subs	r4, r1, #4
 800493a:	2b00      	cmp	r3, #0
 800493c:	bfb8      	it	lt
 800493e:	18e4      	addlt	r4, r4, r3
 8004940:	f000 f8de 	bl	8004b00 <__malloc_lock>
 8004944:	4a1c      	ldr	r2, [pc, #112]	@ (80049b8 <_free_r+0x8c>)
 8004946:	6813      	ldr	r3, [r2, #0]
 8004948:	b933      	cbnz	r3, 8004958 <_free_r+0x2c>
 800494a:	6063      	str	r3, [r4, #4]
 800494c:	6014      	str	r4, [r2, #0]
 800494e:	4628      	mov	r0, r5
 8004950:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004954:	f000 b8da 	b.w	8004b0c <__malloc_unlock>
 8004958:	42a3      	cmp	r3, r4
 800495a:	d908      	bls.n	800496e <_free_r+0x42>
 800495c:	6820      	ldr	r0, [r4, #0]
 800495e:	1821      	adds	r1, r4, r0
 8004960:	428b      	cmp	r3, r1
 8004962:	bf01      	itttt	eq
 8004964:	6819      	ldreq	r1, [r3, #0]
 8004966:	685b      	ldreq	r3, [r3, #4]
 8004968:	1809      	addeq	r1, r1, r0
 800496a:	6021      	streq	r1, [r4, #0]
 800496c:	e7ed      	b.n	800494a <_free_r+0x1e>
 800496e:	461a      	mov	r2, r3
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	b10b      	cbz	r3, 8004978 <_free_r+0x4c>
 8004974:	42a3      	cmp	r3, r4
 8004976:	d9fa      	bls.n	800496e <_free_r+0x42>
 8004978:	6811      	ldr	r1, [r2, #0]
 800497a:	1850      	adds	r0, r2, r1
 800497c:	42a0      	cmp	r0, r4
 800497e:	d10b      	bne.n	8004998 <_free_r+0x6c>
 8004980:	6820      	ldr	r0, [r4, #0]
 8004982:	4401      	add	r1, r0
 8004984:	1850      	adds	r0, r2, r1
 8004986:	4283      	cmp	r3, r0
 8004988:	6011      	str	r1, [r2, #0]
 800498a:	d1e0      	bne.n	800494e <_free_r+0x22>
 800498c:	6818      	ldr	r0, [r3, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	4408      	add	r0, r1
 8004992:	6010      	str	r0, [r2, #0]
 8004994:	6053      	str	r3, [r2, #4]
 8004996:	e7da      	b.n	800494e <_free_r+0x22>
 8004998:	d902      	bls.n	80049a0 <_free_r+0x74>
 800499a:	230c      	movs	r3, #12
 800499c:	602b      	str	r3, [r5, #0]
 800499e:	e7d6      	b.n	800494e <_free_r+0x22>
 80049a0:	6820      	ldr	r0, [r4, #0]
 80049a2:	1821      	adds	r1, r4, r0
 80049a4:	428b      	cmp	r3, r1
 80049a6:	bf01      	itttt	eq
 80049a8:	6819      	ldreq	r1, [r3, #0]
 80049aa:	685b      	ldreq	r3, [r3, #4]
 80049ac:	1809      	addeq	r1, r1, r0
 80049ae:	6021      	streq	r1, [r4, #0]
 80049b0:	6063      	str	r3, [r4, #4]
 80049b2:	6054      	str	r4, [r2, #4]
 80049b4:	e7cb      	b.n	800494e <_free_r+0x22>
 80049b6:	bd38      	pop	{r3, r4, r5, pc}
 80049b8:	20000390 	.word	0x20000390

080049bc <sbrk_aligned>:
 80049bc:	b570      	push	{r4, r5, r6, lr}
 80049be:	4e0f      	ldr	r6, [pc, #60]	@ (80049fc <sbrk_aligned+0x40>)
 80049c0:	460c      	mov	r4, r1
 80049c2:	6831      	ldr	r1, [r6, #0]
 80049c4:	4605      	mov	r5, r0
 80049c6:	b911      	cbnz	r1, 80049ce <sbrk_aligned+0x12>
 80049c8:	f000 fcb4 	bl	8005334 <_sbrk_r>
 80049cc:	6030      	str	r0, [r6, #0]
 80049ce:	4621      	mov	r1, r4
 80049d0:	4628      	mov	r0, r5
 80049d2:	f000 fcaf 	bl	8005334 <_sbrk_r>
 80049d6:	1c43      	adds	r3, r0, #1
 80049d8:	d103      	bne.n	80049e2 <sbrk_aligned+0x26>
 80049da:	f04f 34ff 	mov.w	r4, #4294967295
 80049de:	4620      	mov	r0, r4
 80049e0:	bd70      	pop	{r4, r5, r6, pc}
 80049e2:	1cc4      	adds	r4, r0, #3
 80049e4:	f024 0403 	bic.w	r4, r4, #3
 80049e8:	42a0      	cmp	r0, r4
 80049ea:	d0f8      	beq.n	80049de <sbrk_aligned+0x22>
 80049ec:	1a21      	subs	r1, r4, r0
 80049ee:	4628      	mov	r0, r5
 80049f0:	f000 fca0 	bl	8005334 <_sbrk_r>
 80049f4:	3001      	adds	r0, #1
 80049f6:	d1f2      	bne.n	80049de <sbrk_aligned+0x22>
 80049f8:	e7ef      	b.n	80049da <sbrk_aligned+0x1e>
 80049fa:	bf00      	nop
 80049fc:	2000038c 	.word	0x2000038c

08004a00 <_malloc_r>:
 8004a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a04:	1ccd      	adds	r5, r1, #3
 8004a06:	f025 0503 	bic.w	r5, r5, #3
 8004a0a:	3508      	adds	r5, #8
 8004a0c:	2d0c      	cmp	r5, #12
 8004a0e:	bf38      	it	cc
 8004a10:	250c      	movcc	r5, #12
 8004a12:	2d00      	cmp	r5, #0
 8004a14:	4606      	mov	r6, r0
 8004a16:	db01      	blt.n	8004a1c <_malloc_r+0x1c>
 8004a18:	42a9      	cmp	r1, r5
 8004a1a:	d904      	bls.n	8004a26 <_malloc_r+0x26>
 8004a1c:	230c      	movs	r3, #12
 8004a1e:	6033      	str	r3, [r6, #0]
 8004a20:	2000      	movs	r0, #0
 8004a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004afc <_malloc_r+0xfc>
 8004a2a:	f000 f869 	bl	8004b00 <__malloc_lock>
 8004a2e:	f8d8 3000 	ldr.w	r3, [r8]
 8004a32:	461c      	mov	r4, r3
 8004a34:	bb44      	cbnz	r4, 8004a88 <_malloc_r+0x88>
 8004a36:	4629      	mov	r1, r5
 8004a38:	4630      	mov	r0, r6
 8004a3a:	f7ff ffbf 	bl	80049bc <sbrk_aligned>
 8004a3e:	1c43      	adds	r3, r0, #1
 8004a40:	4604      	mov	r4, r0
 8004a42:	d158      	bne.n	8004af6 <_malloc_r+0xf6>
 8004a44:	f8d8 4000 	ldr.w	r4, [r8]
 8004a48:	4627      	mov	r7, r4
 8004a4a:	2f00      	cmp	r7, #0
 8004a4c:	d143      	bne.n	8004ad6 <_malloc_r+0xd6>
 8004a4e:	2c00      	cmp	r4, #0
 8004a50:	d04b      	beq.n	8004aea <_malloc_r+0xea>
 8004a52:	6823      	ldr	r3, [r4, #0]
 8004a54:	4639      	mov	r1, r7
 8004a56:	4630      	mov	r0, r6
 8004a58:	eb04 0903 	add.w	r9, r4, r3
 8004a5c:	f000 fc6a 	bl	8005334 <_sbrk_r>
 8004a60:	4581      	cmp	r9, r0
 8004a62:	d142      	bne.n	8004aea <_malloc_r+0xea>
 8004a64:	6821      	ldr	r1, [r4, #0]
 8004a66:	4630      	mov	r0, r6
 8004a68:	1a6d      	subs	r5, r5, r1
 8004a6a:	4629      	mov	r1, r5
 8004a6c:	f7ff ffa6 	bl	80049bc <sbrk_aligned>
 8004a70:	3001      	adds	r0, #1
 8004a72:	d03a      	beq.n	8004aea <_malloc_r+0xea>
 8004a74:	6823      	ldr	r3, [r4, #0]
 8004a76:	442b      	add	r3, r5
 8004a78:	6023      	str	r3, [r4, #0]
 8004a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	bb62      	cbnz	r2, 8004adc <_malloc_r+0xdc>
 8004a82:	f8c8 7000 	str.w	r7, [r8]
 8004a86:	e00f      	b.n	8004aa8 <_malloc_r+0xa8>
 8004a88:	6822      	ldr	r2, [r4, #0]
 8004a8a:	1b52      	subs	r2, r2, r5
 8004a8c:	d420      	bmi.n	8004ad0 <_malloc_r+0xd0>
 8004a8e:	2a0b      	cmp	r2, #11
 8004a90:	d917      	bls.n	8004ac2 <_malloc_r+0xc2>
 8004a92:	1961      	adds	r1, r4, r5
 8004a94:	42a3      	cmp	r3, r4
 8004a96:	6025      	str	r5, [r4, #0]
 8004a98:	bf18      	it	ne
 8004a9a:	6059      	strne	r1, [r3, #4]
 8004a9c:	6863      	ldr	r3, [r4, #4]
 8004a9e:	bf08      	it	eq
 8004aa0:	f8c8 1000 	streq.w	r1, [r8]
 8004aa4:	5162      	str	r2, [r4, r5]
 8004aa6:	604b      	str	r3, [r1, #4]
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	f000 f82f 	bl	8004b0c <__malloc_unlock>
 8004aae:	f104 000b 	add.w	r0, r4, #11
 8004ab2:	1d23      	adds	r3, r4, #4
 8004ab4:	f020 0007 	bic.w	r0, r0, #7
 8004ab8:	1ac2      	subs	r2, r0, r3
 8004aba:	bf1c      	itt	ne
 8004abc:	1a1b      	subne	r3, r3, r0
 8004abe:	50a3      	strne	r3, [r4, r2]
 8004ac0:	e7af      	b.n	8004a22 <_malloc_r+0x22>
 8004ac2:	6862      	ldr	r2, [r4, #4]
 8004ac4:	42a3      	cmp	r3, r4
 8004ac6:	bf0c      	ite	eq
 8004ac8:	f8c8 2000 	streq.w	r2, [r8]
 8004acc:	605a      	strne	r2, [r3, #4]
 8004ace:	e7eb      	b.n	8004aa8 <_malloc_r+0xa8>
 8004ad0:	4623      	mov	r3, r4
 8004ad2:	6864      	ldr	r4, [r4, #4]
 8004ad4:	e7ae      	b.n	8004a34 <_malloc_r+0x34>
 8004ad6:	463c      	mov	r4, r7
 8004ad8:	687f      	ldr	r7, [r7, #4]
 8004ada:	e7b6      	b.n	8004a4a <_malloc_r+0x4a>
 8004adc:	461a      	mov	r2, r3
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	42a3      	cmp	r3, r4
 8004ae2:	d1fb      	bne.n	8004adc <_malloc_r+0xdc>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	6053      	str	r3, [r2, #4]
 8004ae8:	e7de      	b.n	8004aa8 <_malloc_r+0xa8>
 8004aea:	230c      	movs	r3, #12
 8004aec:	4630      	mov	r0, r6
 8004aee:	6033      	str	r3, [r6, #0]
 8004af0:	f000 f80c 	bl	8004b0c <__malloc_unlock>
 8004af4:	e794      	b.n	8004a20 <_malloc_r+0x20>
 8004af6:	6005      	str	r5, [r0, #0]
 8004af8:	e7d6      	b.n	8004aa8 <_malloc_r+0xa8>
 8004afa:	bf00      	nop
 8004afc:	20000390 	.word	0x20000390

08004b00 <__malloc_lock>:
 8004b00:	4801      	ldr	r0, [pc, #4]	@ (8004b08 <__malloc_lock+0x8>)
 8004b02:	f7ff bf10 	b.w	8004926 <__retarget_lock_acquire_recursive>
 8004b06:	bf00      	nop
 8004b08:	20000388 	.word	0x20000388

08004b0c <__malloc_unlock>:
 8004b0c:	4801      	ldr	r0, [pc, #4]	@ (8004b14 <__malloc_unlock+0x8>)
 8004b0e:	f7ff bf0b 	b.w	8004928 <__retarget_lock_release_recursive>
 8004b12:	bf00      	nop
 8004b14:	20000388 	.word	0x20000388

08004b18 <__sfputc_r>:
 8004b18:	6893      	ldr	r3, [r2, #8]
 8004b1a:	b410      	push	{r4}
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	6093      	str	r3, [r2, #8]
 8004b22:	da07      	bge.n	8004b34 <__sfputc_r+0x1c>
 8004b24:	6994      	ldr	r4, [r2, #24]
 8004b26:	42a3      	cmp	r3, r4
 8004b28:	db01      	blt.n	8004b2e <__sfputc_r+0x16>
 8004b2a:	290a      	cmp	r1, #10
 8004b2c:	d102      	bne.n	8004b34 <__sfputc_r+0x1c>
 8004b2e:	bc10      	pop	{r4}
 8004b30:	f000 bb6c 	b.w	800520c <__swbuf_r>
 8004b34:	6813      	ldr	r3, [r2, #0]
 8004b36:	1c58      	adds	r0, r3, #1
 8004b38:	6010      	str	r0, [r2, #0]
 8004b3a:	7019      	strb	r1, [r3, #0]
 8004b3c:	4608      	mov	r0, r1
 8004b3e:	bc10      	pop	{r4}
 8004b40:	4770      	bx	lr

08004b42 <__sfputs_r>:
 8004b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b44:	4606      	mov	r6, r0
 8004b46:	460f      	mov	r7, r1
 8004b48:	4614      	mov	r4, r2
 8004b4a:	18d5      	adds	r5, r2, r3
 8004b4c:	42ac      	cmp	r4, r5
 8004b4e:	d101      	bne.n	8004b54 <__sfputs_r+0x12>
 8004b50:	2000      	movs	r0, #0
 8004b52:	e007      	b.n	8004b64 <__sfputs_r+0x22>
 8004b54:	463a      	mov	r2, r7
 8004b56:	4630      	mov	r0, r6
 8004b58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b5c:	f7ff ffdc 	bl	8004b18 <__sfputc_r>
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	d1f3      	bne.n	8004b4c <__sfputs_r+0xa>
 8004b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b68 <_vfiprintf_r>:
 8004b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b6c:	460d      	mov	r5, r1
 8004b6e:	4614      	mov	r4, r2
 8004b70:	4698      	mov	r8, r3
 8004b72:	4606      	mov	r6, r0
 8004b74:	b09d      	sub	sp, #116	@ 0x74
 8004b76:	b118      	cbz	r0, 8004b80 <_vfiprintf_r+0x18>
 8004b78:	6a03      	ldr	r3, [r0, #32]
 8004b7a:	b90b      	cbnz	r3, 8004b80 <_vfiprintf_r+0x18>
 8004b7c:	f7ff fdce 	bl	800471c <__sinit>
 8004b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b82:	07d9      	lsls	r1, r3, #31
 8004b84:	d405      	bmi.n	8004b92 <_vfiprintf_r+0x2a>
 8004b86:	89ab      	ldrh	r3, [r5, #12]
 8004b88:	059a      	lsls	r2, r3, #22
 8004b8a:	d402      	bmi.n	8004b92 <_vfiprintf_r+0x2a>
 8004b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b8e:	f7ff feca 	bl	8004926 <__retarget_lock_acquire_recursive>
 8004b92:	89ab      	ldrh	r3, [r5, #12]
 8004b94:	071b      	lsls	r3, r3, #28
 8004b96:	d501      	bpl.n	8004b9c <_vfiprintf_r+0x34>
 8004b98:	692b      	ldr	r3, [r5, #16]
 8004b9a:	b99b      	cbnz	r3, 8004bc4 <_vfiprintf_r+0x5c>
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	4630      	mov	r0, r6
 8004ba0:	f000 fb72 	bl	8005288 <__swsetup_r>
 8004ba4:	b170      	cbz	r0, 8004bc4 <_vfiprintf_r+0x5c>
 8004ba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ba8:	07dc      	lsls	r4, r3, #31
 8004baa:	d504      	bpl.n	8004bb6 <_vfiprintf_r+0x4e>
 8004bac:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb0:	b01d      	add	sp, #116	@ 0x74
 8004bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bb6:	89ab      	ldrh	r3, [r5, #12]
 8004bb8:	0598      	lsls	r0, r3, #22
 8004bba:	d4f7      	bmi.n	8004bac <_vfiprintf_r+0x44>
 8004bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004bbe:	f7ff feb3 	bl	8004928 <__retarget_lock_release_recursive>
 8004bc2:	e7f3      	b.n	8004bac <_vfiprintf_r+0x44>
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bc8:	2320      	movs	r3, #32
 8004bca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004bce:	2330      	movs	r3, #48	@ 0x30
 8004bd0:	f04f 0901 	mov.w	r9, #1
 8004bd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8004bd8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004d84 <_vfiprintf_r+0x21c>
 8004bdc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004be0:	4623      	mov	r3, r4
 8004be2:	469a      	mov	sl, r3
 8004be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004be8:	b10a      	cbz	r2, 8004bee <_vfiprintf_r+0x86>
 8004bea:	2a25      	cmp	r2, #37	@ 0x25
 8004bec:	d1f9      	bne.n	8004be2 <_vfiprintf_r+0x7a>
 8004bee:	ebba 0b04 	subs.w	fp, sl, r4
 8004bf2:	d00b      	beq.n	8004c0c <_vfiprintf_r+0xa4>
 8004bf4:	465b      	mov	r3, fp
 8004bf6:	4622      	mov	r2, r4
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	4630      	mov	r0, r6
 8004bfc:	f7ff ffa1 	bl	8004b42 <__sfputs_r>
 8004c00:	3001      	adds	r0, #1
 8004c02:	f000 80a7 	beq.w	8004d54 <_vfiprintf_r+0x1ec>
 8004c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c08:	445a      	add	r2, fp
 8004c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 809f 	beq.w	8004d54 <_vfiprintf_r+0x1ec>
 8004c16:	2300      	movs	r3, #0
 8004c18:	f04f 32ff 	mov.w	r2, #4294967295
 8004c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c20:	f10a 0a01 	add.w	sl, sl, #1
 8004c24:	9304      	str	r3, [sp, #16]
 8004c26:	9307      	str	r3, [sp, #28]
 8004c28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c2e:	4654      	mov	r4, sl
 8004c30:	2205      	movs	r2, #5
 8004c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c36:	4853      	ldr	r0, [pc, #332]	@ (8004d84 <_vfiprintf_r+0x21c>)
 8004c38:	f000 fb8c 	bl	8005354 <memchr>
 8004c3c:	9a04      	ldr	r2, [sp, #16]
 8004c3e:	b9d8      	cbnz	r0, 8004c78 <_vfiprintf_r+0x110>
 8004c40:	06d1      	lsls	r1, r2, #27
 8004c42:	bf44      	itt	mi
 8004c44:	2320      	movmi	r3, #32
 8004c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c4a:	0713      	lsls	r3, r2, #28
 8004c4c:	bf44      	itt	mi
 8004c4e:	232b      	movmi	r3, #43	@ 0x2b
 8004c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c54:	f89a 3000 	ldrb.w	r3, [sl]
 8004c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c5a:	d015      	beq.n	8004c88 <_vfiprintf_r+0x120>
 8004c5c:	4654      	mov	r4, sl
 8004c5e:	2000      	movs	r0, #0
 8004c60:	f04f 0c0a 	mov.w	ip, #10
 8004c64:	9a07      	ldr	r2, [sp, #28]
 8004c66:	4621      	mov	r1, r4
 8004c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c6c:	3b30      	subs	r3, #48	@ 0x30
 8004c6e:	2b09      	cmp	r3, #9
 8004c70:	d94b      	bls.n	8004d0a <_vfiprintf_r+0x1a2>
 8004c72:	b1b0      	cbz	r0, 8004ca2 <_vfiprintf_r+0x13a>
 8004c74:	9207      	str	r2, [sp, #28]
 8004c76:	e014      	b.n	8004ca2 <_vfiprintf_r+0x13a>
 8004c78:	eba0 0308 	sub.w	r3, r0, r8
 8004c7c:	fa09 f303 	lsl.w	r3, r9, r3
 8004c80:	4313      	orrs	r3, r2
 8004c82:	46a2      	mov	sl, r4
 8004c84:	9304      	str	r3, [sp, #16]
 8004c86:	e7d2      	b.n	8004c2e <_vfiprintf_r+0xc6>
 8004c88:	9b03      	ldr	r3, [sp, #12]
 8004c8a:	1d19      	adds	r1, r3, #4
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	9103      	str	r1, [sp, #12]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	bfbb      	ittet	lt
 8004c94:	425b      	neglt	r3, r3
 8004c96:	f042 0202 	orrlt.w	r2, r2, #2
 8004c9a:	9307      	strge	r3, [sp, #28]
 8004c9c:	9307      	strlt	r3, [sp, #28]
 8004c9e:	bfb8      	it	lt
 8004ca0:	9204      	strlt	r2, [sp, #16]
 8004ca2:	7823      	ldrb	r3, [r4, #0]
 8004ca4:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ca6:	d10a      	bne.n	8004cbe <_vfiprintf_r+0x156>
 8004ca8:	7863      	ldrb	r3, [r4, #1]
 8004caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cac:	d132      	bne.n	8004d14 <_vfiprintf_r+0x1ac>
 8004cae:	9b03      	ldr	r3, [sp, #12]
 8004cb0:	3402      	adds	r4, #2
 8004cb2:	1d1a      	adds	r2, r3, #4
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	9203      	str	r2, [sp, #12]
 8004cb8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004cbc:	9305      	str	r3, [sp, #20]
 8004cbe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004d88 <_vfiprintf_r+0x220>
 8004cc2:	2203      	movs	r2, #3
 8004cc4:	4650      	mov	r0, sl
 8004cc6:	7821      	ldrb	r1, [r4, #0]
 8004cc8:	f000 fb44 	bl	8005354 <memchr>
 8004ccc:	b138      	cbz	r0, 8004cde <_vfiprintf_r+0x176>
 8004cce:	2240      	movs	r2, #64	@ 0x40
 8004cd0:	9b04      	ldr	r3, [sp, #16]
 8004cd2:	eba0 000a 	sub.w	r0, r0, sl
 8004cd6:	4082      	lsls	r2, r0
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	3401      	adds	r4, #1
 8004cdc:	9304      	str	r3, [sp, #16]
 8004cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ce2:	2206      	movs	r2, #6
 8004ce4:	4829      	ldr	r0, [pc, #164]	@ (8004d8c <_vfiprintf_r+0x224>)
 8004ce6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004cea:	f000 fb33 	bl	8005354 <memchr>
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	d03f      	beq.n	8004d72 <_vfiprintf_r+0x20a>
 8004cf2:	4b27      	ldr	r3, [pc, #156]	@ (8004d90 <_vfiprintf_r+0x228>)
 8004cf4:	bb1b      	cbnz	r3, 8004d3e <_vfiprintf_r+0x1d6>
 8004cf6:	9b03      	ldr	r3, [sp, #12]
 8004cf8:	3307      	adds	r3, #7
 8004cfa:	f023 0307 	bic.w	r3, r3, #7
 8004cfe:	3308      	adds	r3, #8
 8004d00:	9303      	str	r3, [sp, #12]
 8004d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d04:	443b      	add	r3, r7
 8004d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d08:	e76a      	b.n	8004be0 <_vfiprintf_r+0x78>
 8004d0a:	460c      	mov	r4, r1
 8004d0c:	2001      	movs	r0, #1
 8004d0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d12:	e7a8      	b.n	8004c66 <_vfiprintf_r+0xfe>
 8004d14:	2300      	movs	r3, #0
 8004d16:	f04f 0c0a 	mov.w	ip, #10
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	3401      	adds	r4, #1
 8004d1e:	9305      	str	r3, [sp, #20]
 8004d20:	4620      	mov	r0, r4
 8004d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d26:	3a30      	subs	r2, #48	@ 0x30
 8004d28:	2a09      	cmp	r2, #9
 8004d2a:	d903      	bls.n	8004d34 <_vfiprintf_r+0x1cc>
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0c6      	beq.n	8004cbe <_vfiprintf_r+0x156>
 8004d30:	9105      	str	r1, [sp, #20]
 8004d32:	e7c4      	b.n	8004cbe <_vfiprintf_r+0x156>
 8004d34:	4604      	mov	r4, r0
 8004d36:	2301      	movs	r3, #1
 8004d38:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d3c:	e7f0      	b.n	8004d20 <_vfiprintf_r+0x1b8>
 8004d3e:	ab03      	add	r3, sp, #12
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	462a      	mov	r2, r5
 8004d44:	4630      	mov	r0, r6
 8004d46:	4b13      	ldr	r3, [pc, #76]	@ (8004d94 <_vfiprintf_r+0x22c>)
 8004d48:	a904      	add	r1, sp, #16
 8004d4a:	f3af 8000 	nop.w
 8004d4e:	4607      	mov	r7, r0
 8004d50:	1c78      	adds	r0, r7, #1
 8004d52:	d1d6      	bne.n	8004d02 <_vfiprintf_r+0x19a>
 8004d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d56:	07d9      	lsls	r1, r3, #31
 8004d58:	d405      	bmi.n	8004d66 <_vfiprintf_r+0x1fe>
 8004d5a:	89ab      	ldrh	r3, [r5, #12]
 8004d5c:	059a      	lsls	r2, r3, #22
 8004d5e:	d402      	bmi.n	8004d66 <_vfiprintf_r+0x1fe>
 8004d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d62:	f7ff fde1 	bl	8004928 <__retarget_lock_release_recursive>
 8004d66:	89ab      	ldrh	r3, [r5, #12]
 8004d68:	065b      	lsls	r3, r3, #25
 8004d6a:	f53f af1f 	bmi.w	8004bac <_vfiprintf_r+0x44>
 8004d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d70:	e71e      	b.n	8004bb0 <_vfiprintf_r+0x48>
 8004d72:	ab03      	add	r3, sp, #12
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	462a      	mov	r2, r5
 8004d78:	4630      	mov	r0, r6
 8004d7a:	4b06      	ldr	r3, [pc, #24]	@ (8004d94 <_vfiprintf_r+0x22c>)
 8004d7c:	a904      	add	r1, sp, #16
 8004d7e:	f000 f87d 	bl	8004e7c <_printf_i>
 8004d82:	e7e4      	b.n	8004d4e <_vfiprintf_r+0x1e6>
 8004d84:	080054e2 	.word	0x080054e2
 8004d88:	080054e8 	.word	0x080054e8
 8004d8c:	080054ec 	.word	0x080054ec
 8004d90:	00000000 	.word	0x00000000
 8004d94:	08004b43 	.word	0x08004b43

08004d98 <_printf_common>:
 8004d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d9c:	4616      	mov	r6, r2
 8004d9e:	4698      	mov	r8, r3
 8004da0:	688a      	ldr	r2, [r1, #8]
 8004da2:	690b      	ldr	r3, [r1, #16]
 8004da4:	4607      	mov	r7, r0
 8004da6:	4293      	cmp	r3, r2
 8004da8:	bfb8      	it	lt
 8004daa:	4613      	movlt	r3, r2
 8004dac:	6033      	str	r3, [r6, #0]
 8004dae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004db2:	460c      	mov	r4, r1
 8004db4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004db8:	b10a      	cbz	r2, 8004dbe <_printf_common+0x26>
 8004dba:	3301      	adds	r3, #1
 8004dbc:	6033      	str	r3, [r6, #0]
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	0699      	lsls	r1, r3, #26
 8004dc2:	bf42      	ittt	mi
 8004dc4:	6833      	ldrmi	r3, [r6, #0]
 8004dc6:	3302      	addmi	r3, #2
 8004dc8:	6033      	strmi	r3, [r6, #0]
 8004dca:	6825      	ldr	r5, [r4, #0]
 8004dcc:	f015 0506 	ands.w	r5, r5, #6
 8004dd0:	d106      	bne.n	8004de0 <_printf_common+0x48>
 8004dd2:	f104 0a19 	add.w	sl, r4, #25
 8004dd6:	68e3      	ldr	r3, [r4, #12]
 8004dd8:	6832      	ldr	r2, [r6, #0]
 8004dda:	1a9b      	subs	r3, r3, r2
 8004ddc:	42ab      	cmp	r3, r5
 8004dde:	dc2b      	bgt.n	8004e38 <_printf_common+0xa0>
 8004de0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004de4:	6822      	ldr	r2, [r4, #0]
 8004de6:	3b00      	subs	r3, #0
 8004de8:	bf18      	it	ne
 8004dea:	2301      	movne	r3, #1
 8004dec:	0692      	lsls	r2, r2, #26
 8004dee:	d430      	bmi.n	8004e52 <_printf_common+0xba>
 8004df0:	4641      	mov	r1, r8
 8004df2:	4638      	mov	r0, r7
 8004df4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004df8:	47c8      	blx	r9
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	d023      	beq.n	8004e46 <_printf_common+0xae>
 8004dfe:	6823      	ldr	r3, [r4, #0]
 8004e00:	6922      	ldr	r2, [r4, #16]
 8004e02:	f003 0306 	and.w	r3, r3, #6
 8004e06:	2b04      	cmp	r3, #4
 8004e08:	bf14      	ite	ne
 8004e0a:	2500      	movne	r5, #0
 8004e0c:	6833      	ldreq	r3, [r6, #0]
 8004e0e:	f04f 0600 	mov.w	r6, #0
 8004e12:	bf08      	it	eq
 8004e14:	68e5      	ldreq	r5, [r4, #12]
 8004e16:	f104 041a 	add.w	r4, r4, #26
 8004e1a:	bf08      	it	eq
 8004e1c:	1aed      	subeq	r5, r5, r3
 8004e1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004e22:	bf08      	it	eq
 8004e24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	bfc4      	itt	gt
 8004e2c:	1a9b      	subgt	r3, r3, r2
 8004e2e:	18ed      	addgt	r5, r5, r3
 8004e30:	42b5      	cmp	r5, r6
 8004e32:	d11a      	bne.n	8004e6a <_printf_common+0xd2>
 8004e34:	2000      	movs	r0, #0
 8004e36:	e008      	b.n	8004e4a <_printf_common+0xb2>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	4652      	mov	r2, sl
 8004e3c:	4641      	mov	r1, r8
 8004e3e:	4638      	mov	r0, r7
 8004e40:	47c8      	blx	r9
 8004e42:	3001      	adds	r0, #1
 8004e44:	d103      	bne.n	8004e4e <_printf_common+0xb6>
 8004e46:	f04f 30ff 	mov.w	r0, #4294967295
 8004e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e4e:	3501      	adds	r5, #1
 8004e50:	e7c1      	b.n	8004dd6 <_printf_common+0x3e>
 8004e52:	2030      	movs	r0, #48	@ 0x30
 8004e54:	18e1      	adds	r1, r4, r3
 8004e56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e60:	4422      	add	r2, r4
 8004e62:	3302      	adds	r3, #2
 8004e64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e68:	e7c2      	b.n	8004df0 <_printf_common+0x58>
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	4622      	mov	r2, r4
 8004e6e:	4641      	mov	r1, r8
 8004e70:	4638      	mov	r0, r7
 8004e72:	47c8      	blx	r9
 8004e74:	3001      	adds	r0, #1
 8004e76:	d0e6      	beq.n	8004e46 <_printf_common+0xae>
 8004e78:	3601      	adds	r6, #1
 8004e7a:	e7d9      	b.n	8004e30 <_printf_common+0x98>

08004e7c <_printf_i>:
 8004e7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e80:	7e0f      	ldrb	r7, [r1, #24]
 8004e82:	4691      	mov	r9, r2
 8004e84:	2f78      	cmp	r7, #120	@ 0x78
 8004e86:	4680      	mov	r8, r0
 8004e88:	460c      	mov	r4, r1
 8004e8a:	469a      	mov	sl, r3
 8004e8c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e92:	d807      	bhi.n	8004ea4 <_printf_i+0x28>
 8004e94:	2f62      	cmp	r7, #98	@ 0x62
 8004e96:	d80a      	bhi.n	8004eae <_printf_i+0x32>
 8004e98:	2f00      	cmp	r7, #0
 8004e9a:	f000 80d3 	beq.w	8005044 <_printf_i+0x1c8>
 8004e9e:	2f58      	cmp	r7, #88	@ 0x58
 8004ea0:	f000 80ba 	beq.w	8005018 <_printf_i+0x19c>
 8004ea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ea8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004eac:	e03a      	b.n	8004f24 <_printf_i+0xa8>
 8004eae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004eb2:	2b15      	cmp	r3, #21
 8004eb4:	d8f6      	bhi.n	8004ea4 <_printf_i+0x28>
 8004eb6:	a101      	add	r1, pc, #4	@ (adr r1, 8004ebc <_printf_i+0x40>)
 8004eb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ebc:	08004f15 	.word	0x08004f15
 8004ec0:	08004f29 	.word	0x08004f29
 8004ec4:	08004ea5 	.word	0x08004ea5
 8004ec8:	08004ea5 	.word	0x08004ea5
 8004ecc:	08004ea5 	.word	0x08004ea5
 8004ed0:	08004ea5 	.word	0x08004ea5
 8004ed4:	08004f29 	.word	0x08004f29
 8004ed8:	08004ea5 	.word	0x08004ea5
 8004edc:	08004ea5 	.word	0x08004ea5
 8004ee0:	08004ea5 	.word	0x08004ea5
 8004ee4:	08004ea5 	.word	0x08004ea5
 8004ee8:	0800502b 	.word	0x0800502b
 8004eec:	08004f53 	.word	0x08004f53
 8004ef0:	08004fe5 	.word	0x08004fe5
 8004ef4:	08004ea5 	.word	0x08004ea5
 8004ef8:	08004ea5 	.word	0x08004ea5
 8004efc:	0800504d 	.word	0x0800504d
 8004f00:	08004ea5 	.word	0x08004ea5
 8004f04:	08004f53 	.word	0x08004f53
 8004f08:	08004ea5 	.word	0x08004ea5
 8004f0c:	08004ea5 	.word	0x08004ea5
 8004f10:	08004fed 	.word	0x08004fed
 8004f14:	6833      	ldr	r3, [r6, #0]
 8004f16:	1d1a      	adds	r2, r3, #4
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6032      	str	r2, [r6, #0]
 8004f1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f24:	2301      	movs	r3, #1
 8004f26:	e09e      	b.n	8005066 <_printf_i+0x1ea>
 8004f28:	6833      	ldr	r3, [r6, #0]
 8004f2a:	6820      	ldr	r0, [r4, #0]
 8004f2c:	1d19      	adds	r1, r3, #4
 8004f2e:	6031      	str	r1, [r6, #0]
 8004f30:	0606      	lsls	r6, r0, #24
 8004f32:	d501      	bpl.n	8004f38 <_printf_i+0xbc>
 8004f34:	681d      	ldr	r5, [r3, #0]
 8004f36:	e003      	b.n	8004f40 <_printf_i+0xc4>
 8004f38:	0645      	lsls	r5, r0, #25
 8004f3a:	d5fb      	bpl.n	8004f34 <_printf_i+0xb8>
 8004f3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f40:	2d00      	cmp	r5, #0
 8004f42:	da03      	bge.n	8004f4c <_printf_i+0xd0>
 8004f44:	232d      	movs	r3, #45	@ 0x2d
 8004f46:	426d      	negs	r5, r5
 8004f48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f4c:	230a      	movs	r3, #10
 8004f4e:	4859      	ldr	r0, [pc, #356]	@ (80050b4 <_printf_i+0x238>)
 8004f50:	e011      	b.n	8004f76 <_printf_i+0xfa>
 8004f52:	6821      	ldr	r1, [r4, #0]
 8004f54:	6833      	ldr	r3, [r6, #0]
 8004f56:	0608      	lsls	r0, r1, #24
 8004f58:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f5c:	d402      	bmi.n	8004f64 <_printf_i+0xe8>
 8004f5e:	0649      	lsls	r1, r1, #25
 8004f60:	bf48      	it	mi
 8004f62:	b2ad      	uxthmi	r5, r5
 8004f64:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f66:	6033      	str	r3, [r6, #0]
 8004f68:	bf14      	ite	ne
 8004f6a:	230a      	movne	r3, #10
 8004f6c:	2308      	moveq	r3, #8
 8004f6e:	4851      	ldr	r0, [pc, #324]	@ (80050b4 <_printf_i+0x238>)
 8004f70:	2100      	movs	r1, #0
 8004f72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f76:	6866      	ldr	r6, [r4, #4]
 8004f78:	2e00      	cmp	r6, #0
 8004f7a:	bfa8      	it	ge
 8004f7c:	6821      	ldrge	r1, [r4, #0]
 8004f7e:	60a6      	str	r6, [r4, #8]
 8004f80:	bfa4      	itt	ge
 8004f82:	f021 0104 	bicge.w	r1, r1, #4
 8004f86:	6021      	strge	r1, [r4, #0]
 8004f88:	b90d      	cbnz	r5, 8004f8e <_printf_i+0x112>
 8004f8a:	2e00      	cmp	r6, #0
 8004f8c:	d04b      	beq.n	8005026 <_printf_i+0x1aa>
 8004f8e:	4616      	mov	r6, r2
 8004f90:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f94:	fb03 5711 	mls	r7, r3, r1, r5
 8004f98:	5dc7      	ldrb	r7, [r0, r7]
 8004f9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f9e:	462f      	mov	r7, r5
 8004fa0:	42bb      	cmp	r3, r7
 8004fa2:	460d      	mov	r5, r1
 8004fa4:	d9f4      	bls.n	8004f90 <_printf_i+0x114>
 8004fa6:	2b08      	cmp	r3, #8
 8004fa8:	d10b      	bne.n	8004fc2 <_printf_i+0x146>
 8004faa:	6823      	ldr	r3, [r4, #0]
 8004fac:	07df      	lsls	r7, r3, #31
 8004fae:	d508      	bpl.n	8004fc2 <_printf_i+0x146>
 8004fb0:	6923      	ldr	r3, [r4, #16]
 8004fb2:	6861      	ldr	r1, [r4, #4]
 8004fb4:	4299      	cmp	r1, r3
 8004fb6:	bfde      	ittt	le
 8004fb8:	2330      	movle	r3, #48	@ 0x30
 8004fba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004fc2:	1b92      	subs	r2, r2, r6
 8004fc4:	6122      	str	r2, [r4, #16]
 8004fc6:	464b      	mov	r3, r9
 8004fc8:	4621      	mov	r1, r4
 8004fca:	4640      	mov	r0, r8
 8004fcc:	f8cd a000 	str.w	sl, [sp]
 8004fd0:	aa03      	add	r2, sp, #12
 8004fd2:	f7ff fee1 	bl	8004d98 <_printf_common>
 8004fd6:	3001      	adds	r0, #1
 8004fd8:	d14a      	bne.n	8005070 <_printf_i+0x1f4>
 8004fda:	f04f 30ff 	mov.w	r0, #4294967295
 8004fde:	b004      	add	sp, #16
 8004fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fe4:	6823      	ldr	r3, [r4, #0]
 8004fe6:	f043 0320 	orr.w	r3, r3, #32
 8004fea:	6023      	str	r3, [r4, #0]
 8004fec:	2778      	movs	r7, #120	@ 0x78
 8004fee:	4832      	ldr	r0, [pc, #200]	@ (80050b8 <_printf_i+0x23c>)
 8004ff0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004ff4:	6823      	ldr	r3, [r4, #0]
 8004ff6:	6831      	ldr	r1, [r6, #0]
 8004ff8:	061f      	lsls	r7, r3, #24
 8004ffa:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ffe:	d402      	bmi.n	8005006 <_printf_i+0x18a>
 8005000:	065f      	lsls	r7, r3, #25
 8005002:	bf48      	it	mi
 8005004:	b2ad      	uxthmi	r5, r5
 8005006:	6031      	str	r1, [r6, #0]
 8005008:	07d9      	lsls	r1, r3, #31
 800500a:	bf44      	itt	mi
 800500c:	f043 0320 	orrmi.w	r3, r3, #32
 8005010:	6023      	strmi	r3, [r4, #0]
 8005012:	b11d      	cbz	r5, 800501c <_printf_i+0x1a0>
 8005014:	2310      	movs	r3, #16
 8005016:	e7ab      	b.n	8004f70 <_printf_i+0xf4>
 8005018:	4826      	ldr	r0, [pc, #152]	@ (80050b4 <_printf_i+0x238>)
 800501a:	e7e9      	b.n	8004ff0 <_printf_i+0x174>
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	f023 0320 	bic.w	r3, r3, #32
 8005022:	6023      	str	r3, [r4, #0]
 8005024:	e7f6      	b.n	8005014 <_printf_i+0x198>
 8005026:	4616      	mov	r6, r2
 8005028:	e7bd      	b.n	8004fa6 <_printf_i+0x12a>
 800502a:	6833      	ldr	r3, [r6, #0]
 800502c:	6825      	ldr	r5, [r4, #0]
 800502e:	1d18      	adds	r0, r3, #4
 8005030:	6961      	ldr	r1, [r4, #20]
 8005032:	6030      	str	r0, [r6, #0]
 8005034:	062e      	lsls	r6, r5, #24
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	d501      	bpl.n	800503e <_printf_i+0x1c2>
 800503a:	6019      	str	r1, [r3, #0]
 800503c:	e002      	b.n	8005044 <_printf_i+0x1c8>
 800503e:	0668      	lsls	r0, r5, #25
 8005040:	d5fb      	bpl.n	800503a <_printf_i+0x1be>
 8005042:	8019      	strh	r1, [r3, #0]
 8005044:	2300      	movs	r3, #0
 8005046:	4616      	mov	r6, r2
 8005048:	6123      	str	r3, [r4, #16]
 800504a:	e7bc      	b.n	8004fc6 <_printf_i+0x14a>
 800504c:	6833      	ldr	r3, [r6, #0]
 800504e:	2100      	movs	r1, #0
 8005050:	1d1a      	adds	r2, r3, #4
 8005052:	6032      	str	r2, [r6, #0]
 8005054:	681e      	ldr	r6, [r3, #0]
 8005056:	6862      	ldr	r2, [r4, #4]
 8005058:	4630      	mov	r0, r6
 800505a:	f000 f97b 	bl	8005354 <memchr>
 800505e:	b108      	cbz	r0, 8005064 <_printf_i+0x1e8>
 8005060:	1b80      	subs	r0, r0, r6
 8005062:	6060      	str	r0, [r4, #4]
 8005064:	6863      	ldr	r3, [r4, #4]
 8005066:	6123      	str	r3, [r4, #16]
 8005068:	2300      	movs	r3, #0
 800506a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800506e:	e7aa      	b.n	8004fc6 <_printf_i+0x14a>
 8005070:	4632      	mov	r2, r6
 8005072:	4649      	mov	r1, r9
 8005074:	4640      	mov	r0, r8
 8005076:	6923      	ldr	r3, [r4, #16]
 8005078:	47d0      	blx	sl
 800507a:	3001      	adds	r0, #1
 800507c:	d0ad      	beq.n	8004fda <_printf_i+0x15e>
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	079b      	lsls	r3, r3, #30
 8005082:	d413      	bmi.n	80050ac <_printf_i+0x230>
 8005084:	68e0      	ldr	r0, [r4, #12]
 8005086:	9b03      	ldr	r3, [sp, #12]
 8005088:	4298      	cmp	r0, r3
 800508a:	bfb8      	it	lt
 800508c:	4618      	movlt	r0, r3
 800508e:	e7a6      	b.n	8004fde <_printf_i+0x162>
 8005090:	2301      	movs	r3, #1
 8005092:	4632      	mov	r2, r6
 8005094:	4649      	mov	r1, r9
 8005096:	4640      	mov	r0, r8
 8005098:	47d0      	blx	sl
 800509a:	3001      	adds	r0, #1
 800509c:	d09d      	beq.n	8004fda <_printf_i+0x15e>
 800509e:	3501      	adds	r5, #1
 80050a0:	68e3      	ldr	r3, [r4, #12]
 80050a2:	9903      	ldr	r1, [sp, #12]
 80050a4:	1a5b      	subs	r3, r3, r1
 80050a6:	42ab      	cmp	r3, r5
 80050a8:	dcf2      	bgt.n	8005090 <_printf_i+0x214>
 80050aa:	e7eb      	b.n	8005084 <_printf_i+0x208>
 80050ac:	2500      	movs	r5, #0
 80050ae:	f104 0619 	add.w	r6, r4, #25
 80050b2:	e7f5      	b.n	80050a0 <_printf_i+0x224>
 80050b4:	080054f3 	.word	0x080054f3
 80050b8:	08005504 	.word	0x08005504

080050bc <__sflush_r>:
 80050bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80050c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050c2:	0716      	lsls	r6, r2, #28
 80050c4:	4605      	mov	r5, r0
 80050c6:	460c      	mov	r4, r1
 80050c8:	d454      	bmi.n	8005174 <__sflush_r+0xb8>
 80050ca:	684b      	ldr	r3, [r1, #4]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	dc02      	bgt.n	80050d6 <__sflush_r+0x1a>
 80050d0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	dd48      	ble.n	8005168 <__sflush_r+0xac>
 80050d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80050d8:	2e00      	cmp	r6, #0
 80050da:	d045      	beq.n	8005168 <__sflush_r+0xac>
 80050dc:	2300      	movs	r3, #0
 80050de:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80050e2:	682f      	ldr	r7, [r5, #0]
 80050e4:	6a21      	ldr	r1, [r4, #32]
 80050e6:	602b      	str	r3, [r5, #0]
 80050e8:	d030      	beq.n	800514c <__sflush_r+0x90>
 80050ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80050ec:	89a3      	ldrh	r3, [r4, #12]
 80050ee:	0759      	lsls	r1, r3, #29
 80050f0:	d505      	bpl.n	80050fe <__sflush_r+0x42>
 80050f2:	6863      	ldr	r3, [r4, #4]
 80050f4:	1ad2      	subs	r2, r2, r3
 80050f6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80050f8:	b10b      	cbz	r3, 80050fe <__sflush_r+0x42>
 80050fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050fc:	1ad2      	subs	r2, r2, r3
 80050fe:	2300      	movs	r3, #0
 8005100:	4628      	mov	r0, r5
 8005102:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005104:	6a21      	ldr	r1, [r4, #32]
 8005106:	47b0      	blx	r6
 8005108:	1c43      	adds	r3, r0, #1
 800510a:	89a3      	ldrh	r3, [r4, #12]
 800510c:	d106      	bne.n	800511c <__sflush_r+0x60>
 800510e:	6829      	ldr	r1, [r5, #0]
 8005110:	291d      	cmp	r1, #29
 8005112:	d82b      	bhi.n	800516c <__sflush_r+0xb0>
 8005114:	4a28      	ldr	r2, [pc, #160]	@ (80051b8 <__sflush_r+0xfc>)
 8005116:	410a      	asrs	r2, r1
 8005118:	07d6      	lsls	r6, r2, #31
 800511a:	d427      	bmi.n	800516c <__sflush_r+0xb0>
 800511c:	2200      	movs	r2, #0
 800511e:	6062      	str	r2, [r4, #4]
 8005120:	6922      	ldr	r2, [r4, #16]
 8005122:	04d9      	lsls	r1, r3, #19
 8005124:	6022      	str	r2, [r4, #0]
 8005126:	d504      	bpl.n	8005132 <__sflush_r+0x76>
 8005128:	1c42      	adds	r2, r0, #1
 800512a:	d101      	bne.n	8005130 <__sflush_r+0x74>
 800512c:	682b      	ldr	r3, [r5, #0]
 800512e:	b903      	cbnz	r3, 8005132 <__sflush_r+0x76>
 8005130:	6560      	str	r0, [r4, #84]	@ 0x54
 8005132:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005134:	602f      	str	r7, [r5, #0]
 8005136:	b1b9      	cbz	r1, 8005168 <__sflush_r+0xac>
 8005138:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800513c:	4299      	cmp	r1, r3
 800513e:	d002      	beq.n	8005146 <__sflush_r+0x8a>
 8005140:	4628      	mov	r0, r5
 8005142:	f7ff fbf3 	bl	800492c <_free_r>
 8005146:	2300      	movs	r3, #0
 8005148:	6363      	str	r3, [r4, #52]	@ 0x34
 800514a:	e00d      	b.n	8005168 <__sflush_r+0xac>
 800514c:	2301      	movs	r3, #1
 800514e:	4628      	mov	r0, r5
 8005150:	47b0      	blx	r6
 8005152:	4602      	mov	r2, r0
 8005154:	1c50      	adds	r0, r2, #1
 8005156:	d1c9      	bne.n	80050ec <__sflush_r+0x30>
 8005158:	682b      	ldr	r3, [r5, #0]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d0c6      	beq.n	80050ec <__sflush_r+0x30>
 800515e:	2b1d      	cmp	r3, #29
 8005160:	d001      	beq.n	8005166 <__sflush_r+0xaa>
 8005162:	2b16      	cmp	r3, #22
 8005164:	d11d      	bne.n	80051a2 <__sflush_r+0xe6>
 8005166:	602f      	str	r7, [r5, #0]
 8005168:	2000      	movs	r0, #0
 800516a:	e021      	b.n	80051b0 <__sflush_r+0xf4>
 800516c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005170:	b21b      	sxth	r3, r3
 8005172:	e01a      	b.n	80051aa <__sflush_r+0xee>
 8005174:	690f      	ldr	r7, [r1, #16]
 8005176:	2f00      	cmp	r7, #0
 8005178:	d0f6      	beq.n	8005168 <__sflush_r+0xac>
 800517a:	0793      	lsls	r3, r2, #30
 800517c:	bf18      	it	ne
 800517e:	2300      	movne	r3, #0
 8005180:	680e      	ldr	r6, [r1, #0]
 8005182:	bf08      	it	eq
 8005184:	694b      	ldreq	r3, [r1, #20]
 8005186:	1bf6      	subs	r6, r6, r7
 8005188:	600f      	str	r7, [r1, #0]
 800518a:	608b      	str	r3, [r1, #8]
 800518c:	2e00      	cmp	r6, #0
 800518e:	ddeb      	ble.n	8005168 <__sflush_r+0xac>
 8005190:	4633      	mov	r3, r6
 8005192:	463a      	mov	r2, r7
 8005194:	4628      	mov	r0, r5
 8005196:	6a21      	ldr	r1, [r4, #32]
 8005198:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800519c:	47e0      	blx	ip
 800519e:	2800      	cmp	r0, #0
 80051a0:	dc07      	bgt.n	80051b2 <__sflush_r+0xf6>
 80051a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051aa:	f04f 30ff 	mov.w	r0, #4294967295
 80051ae:	81a3      	strh	r3, [r4, #12]
 80051b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051b2:	4407      	add	r7, r0
 80051b4:	1a36      	subs	r6, r6, r0
 80051b6:	e7e9      	b.n	800518c <__sflush_r+0xd0>
 80051b8:	dfbffffe 	.word	0xdfbffffe

080051bc <_fflush_r>:
 80051bc:	b538      	push	{r3, r4, r5, lr}
 80051be:	690b      	ldr	r3, [r1, #16]
 80051c0:	4605      	mov	r5, r0
 80051c2:	460c      	mov	r4, r1
 80051c4:	b913      	cbnz	r3, 80051cc <_fflush_r+0x10>
 80051c6:	2500      	movs	r5, #0
 80051c8:	4628      	mov	r0, r5
 80051ca:	bd38      	pop	{r3, r4, r5, pc}
 80051cc:	b118      	cbz	r0, 80051d6 <_fflush_r+0x1a>
 80051ce:	6a03      	ldr	r3, [r0, #32]
 80051d0:	b90b      	cbnz	r3, 80051d6 <_fflush_r+0x1a>
 80051d2:	f7ff faa3 	bl	800471c <__sinit>
 80051d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d0f3      	beq.n	80051c6 <_fflush_r+0xa>
 80051de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80051e0:	07d0      	lsls	r0, r2, #31
 80051e2:	d404      	bmi.n	80051ee <_fflush_r+0x32>
 80051e4:	0599      	lsls	r1, r3, #22
 80051e6:	d402      	bmi.n	80051ee <_fflush_r+0x32>
 80051e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051ea:	f7ff fb9c 	bl	8004926 <__retarget_lock_acquire_recursive>
 80051ee:	4628      	mov	r0, r5
 80051f0:	4621      	mov	r1, r4
 80051f2:	f7ff ff63 	bl	80050bc <__sflush_r>
 80051f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80051f8:	4605      	mov	r5, r0
 80051fa:	07da      	lsls	r2, r3, #31
 80051fc:	d4e4      	bmi.n	80051c8 <_fflush_r+0xc>
 80051fe:	89a3      	ldrh	r3, [r4, #12]
 8005200:	059b      	lsls	r3, r3, #22
 8005202:	d4e1      	bmi.n	80051c8 <_fflush_r+0xc>
 8005204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005206:	f7ff fb8f 	bl	8004928 <__retarget_lock_release_recursive>
 800520a:	e7dd      	b.n	80051c8 <_fflush_r+0xc>

0800520c <__swbuf_r>:
 800520c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520e:	460e      	mov	r6, r1
 8005210:	4614      	mov	r4, r2
 8005212:	4605      	mov	r5, r0
 8005214:	b118      	cbz	r0, 800521e <__swbuf_r+0x12>
 8005216:	6a03      	ldr	r3, [r0, #32]
 8005218:	b90b      	cbnz	r3, 800521e <__swbuf_r+0x12>
 800521a:	f7ff fa7f 	bl	800471c <__sinit>
 800521e:	69a3      	ldr	r3, [r4, #24]
 8005220:	60a3      	str	r3, [r4, #8]
 8005222:	89a3      	ldrh	r3, [r4, #12]
 8005224:	071a      	lsls	r2, r3, #28
 8005226:	d501      	bpl.n	800522c <__swbuf_r+0x20>
 8005228:	6923      	ldr	r3, [r4, #16]
 800522a:	b943      	cbnz	r3, 800523e <__swbuf_r+0x32>
 800522c:	4621      	mov	r1, r4
 800522e:	4628      	mov	r0, r5
 8005230:	f000 f82a 	bl	8005288 <__swsetup_r>
 8005234:	b118      	cbz	r0, 800523e <__swbuf_r+0x32>
 8005236:	f04f 37ff 	mov.w	r7, #4294967295
 800523a:	4638      	mov	r0, r7
 800523c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800523e:	6823      	ldr	r3, [r4, #0]
 8005240:	6922      	ldr	r2, [r4, #16]
 8005242:	b2f6      	uxtb	r6, r6
 8005244:	1a98      	subs	r0, r3, r2
 8005246:	6963      	ldr	r3, [r4, #20]
 8005248:	4637      	mov	r7, r6
 800524a:	4283      	cmp	r3, r0
 800524c:	dc05      	bgt.n	800525a <__swbuf_r+0x4e>
 800524e:	4621      	mov	r1, r4
 8005250:	4628      	mov	r0, r5
 8005252:	f7ff ffb3 	bl	80051bc <_fflush_r>
 8005256:	2800      	cmp	r0, #0
 8005258:	d1ed      	bne.n	8005236 <__swbuf_r+0x2a>
 800525a:	68a3      	ldr	r3, [r4, #8]
 800525c:	3b01      	subs	r3, #1
 800525e:	60a3      	str	r3, [r4, #8]
 8005260:	6823      	ldr	r3, [r4, #0]
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	6022      	str	r2, [r4, #0]
 8005266:	701e      	strb	r6, [r3, #0]
 8005268:	6962      	ldr	r2, [r4, #20]
 800526a:	1c43      	adds	r3, r0, #1
 800526c:	429a      	cmp	r2, r3
 800526e:	d004      	beq.n	800527a <__swbuf_r+0x6e>
 8005270:	89a3      	ldrh	r3, [r4, #12]
 8005272:	07db      	lsls	r3, r3, #31
 8005274:	d5e1      	bpl.n	800523a <__swbuf_r+0x2e>
 8005276:	2e0a      	cmp	r6, #10
 8005278:	d1df      	bne.n	800523a <__swbuf_r+0x2e>
 800527a:	4621      	mov	r1, r4
 800527c:	4628      	mov	r0, r5
 800527e:	f7ff ff9d 	bl	80051bc <_fflush_r>
 8005282:	2800      	cmp	r0, #0
 8005284:	d0d9      	beq.n	800523a <__swbuf_r+0x2e>
 8005286:	e7d6      	b.n	8005236 <__swbuf_r+0x2a>

08005288 <__swsetup_r>:
 8005288:	b538      	push	{r3, r4, r5, lr}
 800528a:	4b29      	ldr	r3, [pc, #164]	@ (8005330 <__swsetup_r+0xa8>)
 800528c:	4605      	mov	r5, r0
 800528e:	6818      	ldr	r0, [r3, #0]
 8005290:	460c      	mov	r4, r1
 8005292:	b118      	cbz	r0, 800529c <__swsetup_r+0x14>
 8005294:	6a03      	ldr	r3, [r0, #32]
 8005296:	b90b      	cbnz	r3, 800529c <__swsetup_r+0x14>
 8005298:	f7ff fa40 	bl	800471c <__sinit>
 800529c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052a0:	0719      	lsls	r1, r3, #28
 80052a2:	d422      	bmi.n	80052ea <__swsetup_r+0x62>
 80052a4:	06da      	lsls	r2, r3, #27
 80052a6:	d407      	bmi.n	80052b8 <__swsetup_r+0x30>
 80052a8:	2209      	movs	r2, #9
 80052aa:	602a      	str	r2, [r5, #0]
 80052ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295
 80052b4:	81a3      	strh	r3, [r4, #12]
 80052b6:	e033      	b.n	8005320 <__swsetup_r+0x98>
 80052b8:	0758      	lsls	r0, r3, #29
 80052ba:	d512      	bpl.n	80052e2 <__swsetup_r+0x5a>
 80052bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80052be:	b141      	cbz	r1, 80052d2 <__swsetup_r+0x4a>
 80052c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80052c4:	4299      	cmp	r1, r3
 80052c6:	d002      	beq.n	80052ce <__swsetup_r+0x46>
 80052c8:	4628      	mov	r0, r5
 80052ca:	f7ff fb2f 	bl	800492c <_free_r>
 80052ce:	2300      	movs	r3, #0
 80052d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80052d2:	89a3      	ldrh	r3, [r4, #12]
 80052d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80052d8:	81a3      	strh	r3, [r4, #12]
 80052da:	2300      	movs	r3, #0
 80052dc:	6063      	str	r3, [r4, #4]
 80052de:	6923      	ldr	r3, [r4, #16]
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	89a3      	ldrh	r3, [r4, #12]
 80052e4:	f043 0308 	orr.w	r3, r3, #8
 80052e8:	81a3      	strh	r3, [r4, #12]
 80052ea:	6923      	ldr	r3, [r4, #16]
 80052ec:	b94b      	cbnz	r3, 8005302 <__swsetup_r+0x7a>
 80052ee:	89a3      	ldrh	r3, [r4, #12]
 80052f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80052f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052f8:	d003      	beq.n	8005302 <__swsetup_r+0x7a>
 80052fa:	4621      	mov	r1, r4
 80052fc:	4628      	mov	r0, r5
 80052fe:	f000 f85c 	bl	80053ba <__smakebuf_r>
 8005302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005306:	f013 0201 	ands.w	r2, r3, #1
 800530a:	d00a      	beq.n	8005322 <__swsetup_r+0x9a>
 800530c:	2200      	movs	r2, #0
 800530e:	60a2      	str	r2, [r4, #8]
 8005310:	6962      	ldr	r2, [r4, #20]
 8005312:	4252      	negs	r2, r2
 8005314:	61a2      	str	r2, [r4, #24]
 8005316:	6922      	ldr	r2, [r4, #16]
 8005318:	b942      	cbnz	r2, 800532c <__swsetup_r+0xa4>
 800531a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800531e:	d1c5      	bne.n	80052ac <__swsetup_r+0x24>
 8005320:	bd38      	pop	{r3, r4, r5, pc}
 8005322:	0799      	lsls	r1, r3, #30
 8005324:	bf58      	it	pl
 8005326:	6962      	ldrpl	r2, [r4, #20]
 8005328:	60a2      	str	r2, [r4, #8]
 800532a:	e7f4      	b.n	8005316 <__swsetup_r+0x8e>
 800532c:	2000      	movs	r0, #0
 800532e:	e7f7      	b.n	8005320 <__swsetup_r+0x98>
 8005330:	20000018 	.word	0x20000018

08005334 <_sbrk_r>:
 8005334:	b538      	push	{r3, r4, r5, lr}
 8005336:	2300      	movs	r3, #0
 8005338:	4d05      	ldr	r5, [pc, #20]	@ (8005350 <_sbrk_r+0x1c>)
 800533a:	4604      	mov	r4, r0
 800533c:	4608      	mov	r0, r1
 800533e:	602b      	str	r3, [r5, #0]
 8005340:	f7fb fede 	bl	8001100 <_sbrk>
 8005344:	1c43      	adds	r3, r0, #1
 8005346:	d102      	bne.n	800534e <_sbrk_r+0x1a>
 8005348:	682b      	ldr	r3, [r5, #0]
 800534a:	b103      	cbz	r3, 800534e <_sbrk_r+0x1a>
 800534c:	6023      	str	r3, [r4, #0]
 800534e:	bd38      	pop	{r3, r4, r5, pc}
 8005350:	20000384 	.word	0x20000384

08005354 <memchr>:
 8005354:	4603      	mov	r3, r0
 8005356:	b510      	push	{r4, lr}
 8005358:	b2c9      	uxtb	r1, r1
 800535a:	4402      	add	r2, r0
 800535c:	4293      	cmp	r3, r2
 800535e:	4618      	mov	r0, r3
 8005360:	d101      	bne.n	8005366 <memchr+0x12>
 8005362:	2000      	movs	r0, #0
 8005364:	e003      	b.n	800536e <memchr+0x1a>
 8005366:	7804      	ldrb	r4, [r0, #0]
 8005368:	3301      	adds	r3, #1
 800536a:	428c      	cmp	r4, r1
 800536c:	d1f6      	bne.n	800535c <memchr+0x8>
 800536e:	bd10      	pop	{r4, pc}

08005370 <__swhatbuf_r>:
 8005370:	b570      	push	{r4, r5, r6, lr}
 8005372:	460c      	mov	r4, r1
 8005374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005378:	4615      	mov	r5, r2
 800537a:	2900      	cmp	r1, #0
 800537c:	461e      	mov	r6, r3
 800537e:	b096      	sub	sp, #88	@ 0x58
 8005380:	da0c      	bge.n	800539c <__swhatbuf_r+0x2c>
 8005382:	89a3      	ldrh	r3, [r4, #12]
 8005384:	2100      	movs	r1, #0
 8005386:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800538a:	bf14      	ite	ne
 800538c:	2340      	movne	r3, #64	@ 0x40
 800538e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005392:	2000      	movs	r0, #0
 8005394:	6031      	str	r1, [r6, #0]
 8005396:	602b      	str	r3, [r5, #0]
 8005398:	b016      	add	sp, #88	@ 0x58
 800539a:	bd70      	pop	{r4, r5, r6, pc}
 800539c:	466a      	mov	r2, sp
 800539e:	f000 f849 	bl	8005434 <_fstat_r>
 80053a2:	2800      	cmp	r0, #0
 80053a4:	dbed      	blt.n	8005382 <__swhatbuf_r+0x12>
 80053a6:	9901      	ldr	r1, [sp, #4]
 80053a8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80053ac:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80053b0:	4259      	negs	r1, r3
 80053b2:	4159      	adcs	r1, r3
 80053b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053b8:	e7eb      	b.n	8005392 <__swhatbuf_r+0x22>

080053ba <__smakebuf_r>:
 80053ba:	898b      	ldrh	r3, [r1, #12]
 80053bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053be:	079d      	lsls	r5, r3, #30
 80053c0:	4606      	mov	r6, r0
 80053c2:	460c      	mov	r4, r1
 80053c4:	d507      	bpl.n	80053d6 <__smakebuf_r+0x1c>
 80053c6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80053ca:	6023      	str	r3, [r4, #0]
 80053cc:	6123      	str	r3, [r4, #16]
 80053ce:	2301      	movs	r3, #1
 80053d0:	6163      	str	r3, [r4, #20]
 80053d2:	b003      	add	sp, #12
 80053d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053d6:	466a      	mov	r2, sp
 80053d8:	ab01      	add	r3, sp, #4
 80053da:	f7ff ffc9 	bl	8005370 <__swhatbuf_r>
 80053de:	9f00      	ldr	r7, [sp, #0]
 80053e0:	4605      	mov	r5, r0
 80053e2:	4639      	mov	r1, r7
 80053e4:	4630      	mov	r0, r6
 80053e6:	f7ff fb0b 	bl	8004a00 <_malloc_r>
 80053ea:	b948      	cbnz	r0, 8005400 <__smakebuf_r+0x46>
 80053ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053f0:	059a      	lsls	r2, r3, #22
 80053f2:	d4ee      	bmi.n	80053d2 <__smakebuf_r+0x18>
 80053f4:	f023 0303 	bic.w	r3, r3, #3
 80053f8:	f043 0302 	orr.w	r3, r3, #2
 80053fc:	81a3      	strh	r3, [r4, #12]
 80053fe:	e7e2      	b.n	80053c6 <__smakebuf_r+0xc>
 8005400:	89a3      	ldrh	r3, [r4, #12]
 8005402:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800540a:	81a3      	strh	r3, [r4, #12]
 800540c:	9b01      	ldr	r3, [sp, #4]
 800540e:	6020      	str	r0, [r4, #0]
 8005410:	b15b      	cbz	r3, 800542a <__smakebuf_r+0x70>
 8005412:	4630      	mov	r0, r6
 8005414:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005418:	f000 f81e 	bl	8005458 <_isatty_r>
 800541c:	b128      	cbz	r0, 800542a <__smakebuf_r+0x70>
 800541e:	89a3      	ldrh	r3, [r4, #12]
 8005420:	f023 0303 	bic.w	r3, r3, #3
 8005424:	f043 0301 	orr.w	r3, r3, #1
 8005428:	81a3      	strh	r3, [r4, #12]
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	431d      	orrs	r5, r3
 800542e:	81a5      	strh	r5, [r4, #12]
 8005430:	e7cf      	b.n	80053d2 <__smakebuf_r+0x18>
	...

08005434 <_fstat_r>:
 8005434:	b538      	push	{r3, r4, r5, lr}
 8005436:	2300      	movs	r3, #0
 8005438:	4d06      	ldr	r5, [pc, #24]	@ (8005454 <_fstat_r+0x20>)
 800543a:	4604      	mov	r4, r0
 800543c:	4608      	mov	r0, r1
 800543e:	4611      	mov	r1, r2
 8005440:	602b      	str	r3, [r5, #0]
 8005442:	f7fb fe37 	bl	80010b4 <_fstat>
 8005446:	1c43      	adds	r3, r0, #1
 8005448:	d102      	bne.n	8005450 <_fstat_r+0x1c>
 800544a:	682b      	ldr	r3, [r5, #0]
 800544c:	b103      	cbz	r3, 8005450 <_fstat_r+0x1c>
 800544e:	6023      	str	r3, [r4, #0]
 8005450:	bd38      	pop	{r3, r4, r5, pc}
 8005452:	bf00      	nop
 8005454:	20000384 	.word	0x20000384

08005458 <_isatty_r>:
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	2300      	movs	r3, #0
 800545c:	4d05      	ldr	r5, [pc, #20]	@ (8005474 <_isatty_r+0x1c>)
 800545e:	4604      	mov	r4, r0
 8005460:	4608      	mov	r0, r1
 8005462:	602b      	str	r3, [r5, #0]
 8005464:	f7fb fe35 	bl	80010d2 <_isatty>
 8005468:	1c43      	adds	r3, r0, #1
 800546a:	d102      	bne.n	8005472 <_isatty_r+0x1a>
 800546c:	682b      	ldr	r3, [r5, #0]
 800546e:	b103      	cbz	r3, 8005472 <_isatty_r+0x1a>
 8005470:	6023      	str	r3, [r4, #0]
 8005472:	bd38      	pop	{r3, r4, r5, pc}
 8005474:	20000384 	.word	0x20000384

08005478 <_init>:
 8005478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800547a:	bf00      	nop
 800547c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800547e:	bc08      	pop	{r3}
 8005480:	469e      	mov	lr, r3
 8005482:	4770      	bx	lr

08005484 <_fini>:
 8005484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005486:	bf00      	nop
 8005488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800548a:	bc08      	pop	{r3}
 800548c:	469e      	mov	lr, r3
 800548e:	4770      	bx	lr
