--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logipi_blink.twx logipi_blink.ncd -o logipi_blink.twr
logipi_blink.pcf -ucf logipi_blink.ucf

Design file:              logipi_blink.ncd
Physical constraint file: logipi_blink.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point counter_output_24 (SLICE_X18Y20.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_0 (FF)
  Destination:          counter_output_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 7)
  Clock Path Skew:      -0.090ns (0.596 - 0.686)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_0 to counter_output_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.AQ      Tcko                  0.476   counter_output<3>
                                                       counter_output_0
    SLICE_X18Y14.A5      net (fanout=1)        0.405   counter_output<0>
    SLICE_X18Y14.COUT    Topcya                0.472   counter_output<3>
                                                       Mcount_counter_output_lut<0>_INV_0
                                                       Mcount_counter_output_cy<3>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<3>
    SLICE_X18Y15.COUT    Tbyp                  0.091   counter_output<7>
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.COUT    Tbyp                  0.091   counter_output<23>
                                                       Mcount_counter_output_cy<23>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<23>
    SLICE_X18Y20.CLK     Tcinck                0.240   counter_output<24>
                                                       Mcount_counter_output_xor<24>
                                                       counter_output_24
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (1.643ns logic, 0.423ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_4 (FF)
  Destination:          counter_output_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 6)
  Clock Path Skew:      -0.091ns (0.596 - 0.687)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_4 to counter_output_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.AQ      Tcko                  0.476   counter_output<7>
                                                       counter_output_4
    SLICE_X18Y15.A5      net (fanout=1)        0.405   counter_output<4>
    SLICE_X18Y15.COUT    Topcya                0.472   counter_output<7>
                                                       counter_output<4>_rt
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.COUT    Tbyp                  0.091   counter_output<23>
                                                       Mcount_counter_output_cy<23>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<23>
    SLICE_X18Y20.CLK     Tcinck                0.240   counter_output<24>
                                                       Mcount_counter_output_xor<24>
                                                       counter_output_24
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (1.552ns logic, 0.420ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_3 (FF)
  Destination:          counter_output_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 7)
  Clock Path Skew:      -0.090ns (0.596 - 0.686)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_3 to counter_output_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.DQ      Tcko                  0.476   counter_output<3>
                                                       counter_output_3
    SLICE_X18Y14.D5      net (fanout=1)        0.460   counter_output<3>
    SLICE_X18Y14.COUT    Topcyd                0.290   counter_output<3>
                                                       counter_output<3>_rt
                                                       Mcount_counter_output_cy<3>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<3>
    SLICE_X18Y15.COUT    Tbyp                  0.091   counter_output<7>
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.COUT    Tbyp                  0.091   counter_output<23>
                                                       Mcount_counter_output_cy<23>
    SLICE_X18Y20.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<23>
    SLICE_X18Y20.CLK     Tcinck                0.240   counter_output<24>
                                                       Mcount_counter_output_xor<24>
                                                       counter_output_24
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (1.461ns logic, 0.478ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_output_22 (SLICE_X18Y19.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_0 (FF)
  Destination:          counter_output_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_0 to counter_output_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.AQ      Tcko                  0.476   counter_output<3>
                                                       counter_output_0
    SLICE_X18Y14.A5      net (fanout=1)        0.405   counter_output<0>
    SLICE_X18Y14.COUT    Topcya                0.472   counter_output<3>
                                                       Mcount_counter_output_lut<0>_INV_0
                                                       Mcount_counter_output_cy<3>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<3>
    SLICE_X18Y15.COUT    Tbyp                  0.091   counter_output<7>
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.CLK     Tcinck                0.319   counter_output<23>
                                                       Mcount_counter_output_cy<23>
                                                       counter_output_22
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_4 (FF)
  Destination:          counter_output_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_4 to counter_output_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.AQ      Tcko                  0.476   counter_output<7>
                                                       counter_output_4
    SLICE_X18Y15.A5      net (fanout=1)        0.405   counter_output<4>
    SLICE_X18Y15.COUT    Topcya                0.472   counter_output<7>
                                                       counter_output<4>_rt
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.CLK     Tcinck                0.319   counter_output<23>
                                                       Mcount_counter_output_cy<23>
                                                       counter_output_22
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.540ns logic, 0.417ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_3 (FF)
  Destination:          counter_output_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_3 to counter_output_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.DQ      Tcko                  0.476   counter_output<3>
                                                       counter_output_3
    SLICE_X18Y14.D5      net (fanout=1)        0.460   counter_output<3>
    SLICE_X18Y14.COUT    Topcyd                0.290   counter_output<3>
                                                       counter_output<3>_rt
                                                       Mcount_counter_output_cy<3>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<3>
    SLICE_X18Y15.COUT    Tbyp                  0.091   counter_output<7>
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.CLK     Tcinck                0.319   counter_output<23>
                                                       Mcount_counter_output_cy<23>
                                                       counter_output_22
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.449ns logic, 0.475ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_output_23 (SLICE_X18Y19.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_0 (FF)
  Destination:          counter_output_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_0 to counter_output_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.AQ      Tcko                  0.476   counter_output<3>
                                                       counter_output_0
    SLICE_X18Y14.A5      net (fanout=1)        0.405   counter_output<0>
    SLICE_X18Y14.COUT    Topcya                0.472   counter_output<3>
                                                       Mcount_counter_output_lut<0>_INV_0
                                                       Mcount_counter_output_cy<3>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<3>
    SLICE_X18Y15.COUT    Tbyp                  0.091   counter_output<7>
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.CLK     Tcinck                0.319   counter_output<23>
                                                       Mcount_counter_output_cy<23>
                                                       counter_output_23
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_4 (FF)
  Destination:          counter_output_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_4 to counter_output_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.AQ      Tcko                  0.476   counter_output<7>
                                                       counter_output_4
    SLICE_X18Y15.A5      net (fanout=1)        0.405   counter_output<4>
    SLICE_X18Y15.COUT    Topcya                0.472   counter_output<7>
                                                       counter_output<4>_rt
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.CLK     Tcinck                0.319   counter_output<23>
                                                       Mcount_counter_output_cy<23>
                                                       counter_output_23
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.540ns logic, 0.417ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_output_3 (FF)
  Destination:          counter_output_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.087ns (0.599 - 0.686)
  Source Clock:         OSC_FPGA_BUFGP rising at 0.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_output_3 to counter_output_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.DQ      Tcko                  0.476   counter_output<3>
                                                       counter_output_3
    SLICE_X18Y14.D5      net (fanout=1)        0.460   counter_output<3>
    SLICE_X18Y14.COUT    Topcyd                0.290   counter_output<3>
                                                       counter_output<3>_rt
                                                       Mcount_counter_output_cy<3>
    SLICE_X18Y15.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<3>
    SLICE_X18Y15.COUT    Tbyp                  0.091   counter_output<7>
                                                       Mcount_counter_output_cy<7>
    SLICE_X18Y16.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<7>
    SLICE_X18Y16.COUT    Tbyp                  0.091   counter_output<11>
                                                       Mcount_counter_output_cy<11>
    SLICE_X18Y17.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<11>
    SLICE_X18Y17.COUT    Tbyp                  0.091   counter_output<15>
                                                       Mcount_counter_output_cy<15>
    SLICE_X18Y18.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<15>
    SLICE_X18Y18.COUT    Tbyp                  0.091   counter_output<19>
                                                       Mcount_counter_output_cy<19>
    SLICE_X18Y19.CIN     net (fanout=1)        0.003   Mcount_counter_output_cy<19>
    SLICE_X18Y19.CLK     Tcinck                0.319   counter_output<23>
                                                       Mcount_counter_output_cy<23>
                                                       counter_output_23
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.449ns logic, 0.475ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_output_24 (SLICE_X18Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_output_24 (FF)
  Destination:          counter_output_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 20.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_output_24 to counter_output_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.200   counter_output<24>
                                                       counter_output_24
    SLICE_X18Y20.A6      net (fanout=2)        0.027   counter_output<24>
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.238   counter_output<24>
                                                       counter_output<24>_rt
                                                       Mcount_counter_output_xor<24>
                                                       counter_output_24
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.438ns logic, 0.027ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_output_1 (SLICE_X18Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_output_1 (FF)
  Destination:          counter_output_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 20.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_output_1 to counter_output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.BQ      Tcko                  0.200   counter_output<3>
                                                       counter_output_1
    SLICE_X18Y14.B5      net (fanout=1)        0.071   counter_output<1>
    SLICE_X18Y14.CLK     Tah         (-Th)    -0.234   counter_output<3>
                                                       counter_output<1>_rt
                                                       Mcount_counter_output_cy<3>
                                                       counter_output_1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_output_5 (SLICE_X18Y15.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_output_5 (FF)
  Destination:          counter_output_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         OSC_FPGA_BUFGP rising at 20.000ns
  Destination Clock:    OSC_FPGA_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_output_5 to counter_output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.BQ      Tcko                  0.200   counter_output<7>
                                                       counter_output_5
    SLICE_X18Y15.B5      net (fanout=1)        0.071   counter_output<5>
    SLICE_X18Y15.CLK     Tah         (-Th)    -0.234   counter_output<7>
                                                       counter_output<5>_rt
                                                       Mcount_counter_output_cy<7>
                                                       counter_output_5
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: OSC_FPGA_BUFGP/BUFG/I0
  Logical resource: OSC_FPGA_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: OSC_FPGA_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter_output<3>/CLK
  Logical resource: counter_output_0/CK
  Location pin: SLICE_X18Y14.CLK
  Clock network: OSC_FPGA_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: counter_output<3>/CLK
  Logical resource: counter_output_1/CK
  Location pin: SLICE_X18Y14.CLK
  Clock network: OSC_FPGA_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    2.191|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun  6 01:47:37 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



