Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Asus/Desktop/LAB_4/seq_1010_mealy_overlap/TestBench_mealy_Over1010_isim_beh.exe -prj C:/Users/Asus/Desktop/LAB_4/seq_1010_mealy_overlap/TestBench_mealy_Over1010_beh.prj work.TestBench_mealy_Over1010 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Asus/Desktop/LAB_4/seq_1010_mealy_overlap/Mealy_Over1010.vhd" into library work
Parsing VHDL file "C:/Users/Asus/Desktop/LAB_4/seq_1010_mealy_overlap/TestBench_mealy_Over1010.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Mealy_Over1010 [mealy_over1010_default]
Compiling architecture behavior of entity testbench_mealy_over1010
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Asus/Desktop/LAB_4/seq_1010_mealy_overlap/TestBench_mealy_Over1010_isim_beh.exe
Fuse Memory Usage: 29876 KB
Fuse CPU Usage: 468 ms
