<!DOCTYPE html>
<html>
<head>
<style>
span.c {
    background-color: #CCFFCC;
}
span.pc {
    background-color: #FFEEBB;
}
span.w {
    background-color: #FFCCCC;
}
</style>
</head>
<body>
<pre>


<span class="w">#ifndef</span> <span class="w">_CDEF_BF561_H</span>
<span class="w">#define</span> <span class="w">_CDEF_BF561_H</span>






<span class="w">#define</span> <span class="w">bfin_read_PLL_CTL()</span>                  <span class="w">bfin_read16(PLL_CTL)</span>
<span class="w">#define</span> <span class="w">bfin_read_PLL_DIV()</span>                  <span class="w">bfin_read16(PLL_DIV)</span>
<span class="w">#define</span> <span class="w">bfin_write_PLL_DIV(val)</span>              <span class="w">bfin_write16(PLL_DIV,val)</span>
<span class="w">#define</span> <span class="w">bfin_read_VR_CTL()</span>                   <span class="w">bfin_read16(VR_CTL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_read_PLL_STAT(</span><span class="pc">)</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PLL_STAT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PLL_STAT</span><span class="c">(</span><span class="w">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PLL_S</span><span class="c">TAT</span><span class="pc">,v</span><span class="c">al)</span>
<span class="c">#define</span> <span class="w">bfin_read_PLL_LOCKCNT</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PLL_LOCKCNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PLL_LOCKCNT</span><span class="c">(</span><span class="w">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="w">P</span><span class="pc">LL_L</span><span class="c">OCKCNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_CHIPID</span><span class="pc">()</span>                   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">CHIPID</span><span class="c">)</span>


<span class="c">#define</span> <span class="w">bfin_read_SWRST</span><span class="pc">()</span>                    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SWRST</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SWRST</span><span class="c">(</span><span class="w">v</span><span class="c">al)</span>                <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">S</span><span class="c">WRST</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SYSCR</span><span class="pc">()</span>                    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SYSCR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SYSCR</span><span class="c">(</span><span class="w">v</span><span class="c">al)</span>                <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="w">S</span><span class="pc">Y</span><span class="c">SCR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_RVECT</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SIC_RVECT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_RVECT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SI</span><span class="c">C_RVECT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IMASK0</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IMASK0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IMASK0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_I</span><span class="c">MASK0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IMASK1</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IMASK1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IMASK1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IMASK1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IAR0</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IAR0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IAR0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IA</span><span class="c">R0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IAR1</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IAR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IAR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IAR1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IAR2</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IAR2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IAR2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IAR2,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IAR3</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IAR3</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IAR3</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IAR3,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IAR4</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IAR4</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IAR4</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IAR4,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IAR5</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IAR5</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IAR5</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IAR5,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IAR6</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IAR6</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IAR6</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IAR6,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IAR7</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IAR7</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IAR7</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IAR7,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_ISR0</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_ISR0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_ISR0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IS</span><span class="c">R0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_ISR1</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_ISR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_ISR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_ISR1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IWR0</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IWR0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IWR0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IW</span><span class="c">R0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SIC_IWR1</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SIC_IWR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SIC_IWR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">IC_IWR1,</span><span class="c">val)</span>


<span class="c">#define</span> <span class="w">bfin_read_SICB_SWRST</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SICB_SWRST</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_SWRST</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SICB</span><span class="c">_SWRST</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_SYSCR</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SICB_SYSCR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_SYSCR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SICB</span><span class="c">_SYSCR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_RVECT</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SICB_RVECT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_RVECT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SICB_R</span><span class="c">VECT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IMASK0</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IMASK0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IMASK0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_I</span><span class="c">MASK0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IMASK1</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IMASK1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IMASK1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IMASK1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IAR0</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IAR0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IAR0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IA</span><span class="c">R0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IAR1</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IAR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IAR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IAR1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IAR2</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IAR2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IAR2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IAR2,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IAR3</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IAR3</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IAR3</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IAR3,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IAR4</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IAR4</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IAR4</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IAR4,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IAR5</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IAR5</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IAR5</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IAR5,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IAR6</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IAR6</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IAR6</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IAR6,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IAR7</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IAR7</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IAR7</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IAR7,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_ISR0</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_ISR0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_ISR0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IS</span><span class="c">R0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_ISR1</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_ISR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_ISR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_ISR1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IWR0</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IWR0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IWR0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IW</span><span class="c">R0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SICB_IWR1</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SICB_IWR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SICB_IWR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">ICB_IWR1,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_WDOGA_CTL</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">WDOGA_CTL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_WDOGA_CTL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">W</span><span class="c">DOGA_CTL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_WDOGA_CNT</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">WDOGA_CNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_WDOGA_CNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">W</span><span class="pc">DOGA_CN</span><span class="c">T</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_WDOGA_STAT</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">WDOGA_STAT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_WDOGA_STAT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">W</span><span class="pc">DOGA_S</span><span class="c">TAT</span><span class="pc">,</span><span class="c">val)</span>


<span class="c">#define</span> <span class="w">bfin_read_WDOGB_CTL</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">WDOGB_CTL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_WDOGB_CTL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">WDOGB</span><span class="c">_CTL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_WDOGB_CNT</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">WDOGB_CNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_WDOGB_CNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">W</span><span class="pc">DOGB_CN</span><span class="c">T</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_WDOGB_STAT</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">WDOGB_STAT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_WDOGB_STAT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">W</span><span class="pc">DOGB_S</span><span class="c">TAT</span><span class="pc">,</span><span class="c">val)</span>


<span class="c">#define</span> <span class="w">bfin_read_UART_THR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_THR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_THR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">U</span><span class="c">ART_THR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_RBR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_RBR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_RBR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">U</span><span class="c">ART_RBR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_DLL</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_DLL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_DLL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_D</span><span class="c">LL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_IER</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_IER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_IER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_I</span><span class="c">ER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_DLH</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_DLH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_DLH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_DLH,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_IIR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_IIR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_IIR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_II</span><span class="c">R</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_LCR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_LCR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_LCR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_L</span><span class="c">CR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_MCR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_MCR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_MCR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_M</span><span class="c">CR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_LSR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_LSR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_LSR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_LS</span><span class="c">R</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_MSR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_MSR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_MSR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_MS</span><span class="c">R</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_SCR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_SCR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_SCR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_S</span><span class="c">CR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_UART_GCTL</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">UART_GCTL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_UART_GCTL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">UART_G</span><span class="c">CTL</span><span class="pc">,</span><span class="c">val)</span>


<span class="c">#define</span> <span class="w">bfin_read_SPI_CTL</span><span class="pc">()</span>                  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPI_CTL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPI_CTL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>              <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">S</span><span class="c">PI_CTL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPI_FLG</span><span class="pc">()</span>                  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPI_FLG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPI_FLG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>              <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">S</span><span class="c">PI_FLG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPI_STAT</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPI_STAT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPI_STAT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPI_S</span><span class="c">TAT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPI_TDBR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPI_TDBR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPI_TDBR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPI_T</span><span class="c">DBR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPI_RDBR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPI_RDBR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPI_RDBR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPI_R</span><span class="c">DBR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPI_BAUD</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPI_BAUD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPI_BAUD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPI_B</span><span class="c">AUD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPI_SHADOW</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPI_SHADOW</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPI_SHADOW</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPI_S</span><span class="c">HADOW</span><span class="pc">,</span><span class="c">val)</span>


<span class="c">#define</span> <span class="w">bfin_read_TIMER0_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER0_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER0_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">T</span><span class="c">IMER0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER0_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER0_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER0_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER0_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER0_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER0_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER0_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER0_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER0_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER0_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER0_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER0_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER1_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER1_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER1_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER1</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER1_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER1_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER1_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER1_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER1_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER1_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER1_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER1_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER1_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER1_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER1_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER1_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER2_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER2_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER2_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER2</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER2_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER2_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER2_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER2_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER2_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER2_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER2_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER2_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER2_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER2_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER2_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER2_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER3_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER3_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER3_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER3</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER3_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER3_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER3_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER3_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER3_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER3_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER3_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER3_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER3_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER3_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER3_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER3_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER4_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER4_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER4_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER4</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER4_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER4_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER4_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER4_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER4_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER4_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER4_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER4_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER4_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER4_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER4_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER4_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER5_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER5_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER5_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER5</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER5_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER5_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER5_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER5_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER5_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER5_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER5_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER5_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER5_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER5_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER5_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER5_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER6_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER6_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER6_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER6</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER6_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER6_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER6_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER6_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER6_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER6_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER6_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER6_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER6_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER6_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER6_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER6_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER7_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER7_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER7_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER7</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER7_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER7_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER7_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER7_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER7_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER7_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER7_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER7_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER7_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER7_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER7_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER7_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>


<span class="c">#define</span> <span class="w">bfin_read_TMRS8_ENABLE</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TMRS8_ENABLE</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TMRS8_ENABLE</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TM</span><span class="c">RS8_ENABLE</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TMRS8_DISABLE</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TMRS8_DISABLE</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TMRS8_DISABLE</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TM</span><span class="c">RS8_DISABLE</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TMRS8_STATUS</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TMRS8_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TMRS8_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">MRS8_S</span><span class="c">TATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER8_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER8_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER8_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TI</span><span class="c">MER8_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER8_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER8_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER8_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER8_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER8_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER8_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER8_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER8_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER8_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER8_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER8_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER8_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER9_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER9_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER9_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER9</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER9_COUNTER</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER9_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER9_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER9_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER9_PERIOD</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER9_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER9_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER9_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER9_WIDTH</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER9_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER9_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER9_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER10_CONFIG</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER10_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER10_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER1</span><span class="c">0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER10_COUNTER</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER10_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER10_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER10_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER10_PERIOD</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER10_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER10_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER10_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER10_WIDTH</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER10_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER10_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER10_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER11_CONFIG</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TIMER11_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER11_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TIMER11</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER11_COUNTER</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER11_COUNTER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER11_COUNTER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER11_COU</span><span class="c">NTER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER11_PERIOD</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER11_PERIOD</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER11_PERIOD</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER11_P</span><span class="c">ERIOD</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TIMER11_WIDTH</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TIMER11_WIDTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TIMER11_WIDTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">IMER11_W</span><span class="c">IDTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TMRS4_ENABLE</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TMRS4_ENABLE</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TMRS4_ENABLE</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TM</span><span class="c">RS4_ENABLE</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TMRS4_DISABLE</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">TMRS4_DISABLE</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TMRS4_DISABLE</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">TM</span><span class="c">RS4_DISABLE</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_TMRS4_STATUS</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">TMRS4_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_TMRS4_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">T</span><span class="pc">MRS4_S</span><span class="c">TATUS</span><span class="pc">,</span><span class="c">val)</span>


<span class="c">#define</span> <span class="w">bfin_read_FIO0_FLAG_D</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_FLAG_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_FLAG_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">F</span><span class="c">IO0_FLAG_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_FLAG_C</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_FLAG_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_FLAG_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">F</span><span class="c">IO0_FLAG_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_FLAG_S</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_FLAG_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_FLAG_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_FLAG_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_FLAG_T</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_FLAG_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_FLAG_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_FLAG_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_MASKA_D</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_MASKA_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_MASKA_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_M</span><span class="c">ASKA_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_MASKA_C</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_MASKA_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_MASKA_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_M</span><span class="c">ASKA_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_MASKA_S</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_MASKA_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_MASKA_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_MASKA_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_MASKA_T</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_MASKA_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_MASKA_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_MASKA_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_MASKB_D</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_MASKB_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_MASKB_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_MASKB</span><span class="c">_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_MASKB_C</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_MASKB_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_MASKB_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_MASKB</span><span class="c">_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_MASKB_S</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_MASKB_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_MASKB_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_MASKB_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_MASKB_T</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_MASKB_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_MASKB_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_MASKB_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_DIR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_DIR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_DIR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_D</span><span class="c">IR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_POLAR</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_POLAR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_POLAR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_P</span><span class="c">OLAR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_EDGE</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_EDGE</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_EDGE</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_E</span><span class="c">DGE</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_BOTH</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_BOTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_BOTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_B</span><span class="c">OTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO0_INEN</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO0_INEN</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO0_INEN</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO0_I</span><span class="c">NEN</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_FIO1_FLAG_D</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_FLAG_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_FLAG_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1</span><span class="c">_FLAG_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_FLAG_C</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_FLAG_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_FLAG_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1</span><span class="c">_FLAG_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_FLAG_S</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_FLAG_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_FLAG_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_FLAG_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_FLAG_T</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_FLAG_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_FLAG_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_FLAG_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_MASKA_D</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_MASKA_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_MASKA_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_M</span><span class="c">ASKA_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_MASKA_C</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_MASKA_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_MASKA_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_M</span><span class="c">ASKA_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_MASKA_S</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_MASKA_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_MASKA_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_MASKA_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_MASKA_T</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_MASKA_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_MASKA_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_MASKA_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_MASKB_D</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_MASKB_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_MASKB_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_MASKB</span><span class="c">_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_MASKB_C</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_MASKB_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_MASKB_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_MASKB</span><span class="c">_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_MASKB_S</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_MASKB_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_MASKB_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_MASKB_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_MASKB_T</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_MASKB_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_MASKB_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_MASKB_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_DIR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_DIR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_DIR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_D</span><span class="c">IR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_POLAR</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_POLAR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_POLAR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_P</span><span class="c">OLAR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_EDGE</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_EDGE</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_EDGE</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_E</span><span class="c">DGE</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_BOTH</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_BOTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_BOTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_B</span><span class="c">OTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO1_INEN</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO1_INEN</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO1_INEN</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO1_I</span><span class="c">NEN</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_FIO2_FLAG_D</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_FLAG_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_FLAG_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2</span><span class="c">_FLAG_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_FLAG_C</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_FLAG_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_FLAG_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2</span><span class="c">_FLAG_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_FLAG_S</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_FLAG_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_FLAG_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_FLAG_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_FLAG_T</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_FLAG_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_FLAG_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_FLAG_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_MASKA_D</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_MASKA_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_MASKA_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_M</span><span class="c">ASKA_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_MASKA_C</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_MASKA_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_MASKA_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_M</span><span class="c">ASKA_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_MASKA_S</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_MASKA_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_MASKA_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_MASKA_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_MASKA_T</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_MASKA_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_MASKA_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_MASKA_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_MASKB_D</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_MASKB_D</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_MASKB_D</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_MASKB</span><span class="c">_D</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_MASKB_C</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_MASKB_C</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_MASKB_C</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_MASKB</span><span class="c">_C</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_MASKB_S</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_MASKB_S</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_MASKB_S</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_MASKB_S,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_MASKB_T</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_MASKB_T</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_MASKB_T</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_MASKB_T,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_DIR</span><span class="pc">()</span>                 <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_DIR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_DIR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>             <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_D</span><span class="c">IR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_POLAR</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_POLAR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_POLAR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_P</span><span class="c">OLAR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_EDGE</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_EDGE</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_EDGE</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_E</span><span class="c">DGE</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_BOTH</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_BOTH</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_BOTH</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_B</span><span class="c">OTH</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_FIO2_INEN</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">FIO2_INEN</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_FIO2_INEN</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">FIO2_I</span><span class="c">NEN</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_SPORT0_TCR1</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_TCR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_TCR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">S</span><span class="c">PORT0_TCR1</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_TCR2</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_TCR2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_TCR2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">S</span><span class="c">PORT0_TCR2</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_TCLKDIV</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_TCLKDIV</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_TCLKDIV</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_TCL</span><span class="c">KDIV</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_TFSDIV</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_TFSDIV</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_TFSDIV</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_TF</span><span class="c">SDIV</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_TX</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_TX</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_TX</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_TX,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_RX</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_RX</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_RX</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_R</span><span class="c">X</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_TX32</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="pc">SPORT0_T</span><span class="c">X)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_TX32</span><span class="c">(val)</span>          <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(SPORT0_TX</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_RX32</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="pc">SPORT0_R</span><span class="c">X)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_RX32</span><span class="c">(val)</span>          <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(SPORT0_RX</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_TX16</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="pc">SPORT0_T</span><span class="c">X)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_TX16</span><span class="c">(val)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">S</span><span class="c">PORT0_TX</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_RX16</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="pc">SPORT0_R</span><span class="c">X)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_RX16</span><span class="c">(val)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(SPORT0_RX</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_RCR1</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_RCR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_RCR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_R</span><span class="c">CR1</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_RCR2</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_RCR2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_RCR2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_RC</span><span class="c">R2</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_RCLKDIV</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_RCLKDIV</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_RCLKDIV</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_RCL</span><span class="c">KDIV</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_RFSDIV</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_RFSDIV</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_RFSDIV</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_RF</span><span class="c">SDIV</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_STAT</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_STAT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_STAT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_S</span><span class="c">TAT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_CHNL</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_CHNL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_CHNL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_C</span><span class="c">HNL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MCMC1</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_MCMC1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MCMC1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_M</span><span class="c">CMC1</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MCMC2</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT0_MCMC2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MCMC2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT0_M</span><span class="c">CMC2</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MTCS0</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_MTCS0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MTCS0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_MT</span><span class="c">CS0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MTCS1</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_MTCS1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MTCS1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_MTCS1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MTCS2</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_MTCS2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MTCS2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_MTCS2,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MTCS3</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_MTCS3</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MTCS3</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_MTCS3,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MRCS0</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_MRCS0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MRCS0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_MR</span><span class="c">CS0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MRCS1</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_MRCS1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MRCS1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_MRCS1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MRCS2</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_MRCS2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MRCS2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_MRCS2,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT0_MRCS3</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT0_MRCS3</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT0_MRCS3</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT0_MRCS3,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_SPORT1_TCR1</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_TCR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_TCR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1</span><span class="c">_TCR1</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_TCR2</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_TCR2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_TCR2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1</span><span class="c">_TCR2</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_TCLKDIV</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_TCLKDIV</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_TCLKDIV</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_TCL</span><span class="c">KDIV</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_TFSDIV</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_TFSDIV</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_TFSDIV</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_TF</span><span class="c">SDIV</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_TX</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_TX</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_TX</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_TX,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_RX</span><span class="pc">()</span>                <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_RX</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_RX</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>            <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_R</span><span class="c">X</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_TX32</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="pc">SPORT1_T</span><span class="c">X)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_TX32</span><span class="c">(val)</span>          <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(SPORT1_TX</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_RX32</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="pc">SPORT1_R</span><span class="c">X)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_RX32</span><span class="c">(val)</span>          <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(SPORT1_RX</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_TX16</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="pc">SPORT1_T</span><span class="c">X)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_TX16</span><span class="c">(val)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">S</span><span class="c">PORT1_TX</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_RX16</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="pc">SPORT1_R</span><span class="c">X)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_RX16</span><span class="c">(val)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(SPORT1_RX</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_RCR1</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_RCR1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_RCR1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_R</span><span class="c">CR1</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_RCR2</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_RCR2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_RCR2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_RC</span><span class="c">R2</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_RCLKDIV</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_RCLKDIV</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_RCLKDIV</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_RCL</span><span class="c">KDIV</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_RFSDIV</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_RFSDIV</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_RFSDIV</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_RF</span><span class="c">SDIV</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_STAT</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_STAT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_STAT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_S</span><span class="c">TAT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_CHNL</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_CHNL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_CHNL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_C</span><span class="c">HNL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MCMC1</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_MCMC1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MCMC1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_M</span><span class="c">CMC1</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MCMC2</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">SPORT1_MCMC2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MCMC2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">SPORT1_M</span><span class="c">CMC2</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MTCS0</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_MTCS0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MTCS0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_MT</span><span class="c">CS0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MTCS1</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_MTCS1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MTCS1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_MTCS1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MTCS2</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_MTCS2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MTCS2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_MTCS2,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MTCS3</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_MTCS3</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MTCS3</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_MTCS3,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MRCS0</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_MRCS0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MRCS0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_MR</span><span class="c">CS0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MRCS1</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_MRCS1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MRCS1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_MRCS1,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MRCS2</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_MRCS2</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MRCS2</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_MRCS2,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_SPORT1_MRCS3</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">SPORT1_MRCS3</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_SPORT1_MRCS3</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">S</span><span class="pc">PORT1_MRCS3,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_EBIU_AMGCTL</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">EBIU_AMGCTL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_EBIU_AMGCTL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">E</span><span class="c">BIU_AMGCTL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_EBIU_AMBCTL0</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">EBIU_AMBCTL0</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_EBIU_AMBCTL0</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">E</span><span class="pc">BIU_AMB</span><span class="c">CTL0</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_EBIU_AMBCTL1</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">EBIU_AMBCTL1</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_EBIU_AMBCTL1</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">E</span><span class="pc">BIU_AMBCTL1,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_EBIU_SDGCTL</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">EBIU_SDGCTL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_EBIU_SDGCTL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">E</span><span class="pc">BIU_S</span><span class="c">DGCTL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_EBIU_SDBCTL</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">EBIU_SDBCTL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_EBIU_SDBCTL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">E</span><span class="pc">BIU_SDB</span><span class="c">CTL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_EBIU_SDRRC</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">EBIU_SDRRC</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_EBIU_SDRRC</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">EBIU_SDR</span><span class="c">RC</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_EBIU_SDSTAT</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">EBIU_SDSTAT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_EBIU_SDSTAT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">EBIU_SDS</span><span class="c">TAT</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_PPI0_CONTROL</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI0_CONTROL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI0_CONTROL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">P</span><span class="c">PI0_CONTROL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_PPI0_STATUS</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI0_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI0_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">P</span><span class="c">PI0_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_clear_PPI0_STATUS</span><span class="pc">()</span>             <span class="w">b</span><span class="pc">fin_r</span><span class="c">ead_PPI0_STATUS</span><span class="w">(</span><span class="pc">)</span>
<span class="pc">#</span><span class="c">define</span> <span class="w">bfin_read_PPI0_COUNT</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI0_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI0_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PPI0_C</span><span class="c">OUNT</span><span class="pc">,v</span><span class="c">al)</span>
<span class="c">#define</span> <span class="w">bfin_read_PPI0_DELAY</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI0_DELAY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI0_DELAY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PPI0_D</span><span class="c">ELAY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_PPI0_FRAME</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI0_FRAME</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI0_FRAME</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PPI0_F</span><span class="c">RAME</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_PPI1_CONTROL</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI1_CONTROL</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI1_CONTROL</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PPI1</span><span class="c">_CONTROL</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_PPI1_STATUS</span><span class="pc">()</span>              <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI1_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI1_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>          <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PPI1</span><span class="c">_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_clear_PPI1_STATUS</span><span class="pc">()</span>             <span class="w">b</span><span class="pc">fin_r</span><span class="c">ead_PPI1_STATUS</span><span class="w">(</span><span class="pc">)</span>
<span class="pc">#</span><span class="c">define</span> <span class="w">bfin_read_PPI1_COUNT</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI1_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI1_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PPI1_C</span><span class="c">OUNT</span><span class="pc">,v</span><span class="c">al)</span>
<span class="c">#define</span> <span class="w">bfin_read_PPI1_DELAY</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI1_DELAY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI1_DELAY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PPI1_D</span><span class="c">ELAY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_PPI1_FRAME</span><span class="pc">()</span>               <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">PPI1_FRAME</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_PPI1_FRAME</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>           <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">PPI1_F</span><span class="c">RAME</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_DMAC0_TC_PER</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMAC0_TC_PER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMAC0_TC_PER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">D</span><span class="c">MAC0_TC_PER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMAC0_TC_CNT</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMAC0_TC_CNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMAC0_TC_CNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">D</span><span class="c">MAC0_TC_CNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMAC1_TC_PER</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMAC1_TC_PER</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMAC1_TC_PER</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMAC1</span><span class="c">_TC_PER</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMAC1_TC_CNT</span><span class="pc">()</span>             <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMAC1_TC_CNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMAC1_TC_CNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>         <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMAC1</span><span class="c">_TC_CNT</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1</span><span class="c">_0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_0_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_0_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_0_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_0_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_0_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_0_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_0_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_0_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_0_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_0_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_0_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_0_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_0_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_0_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_0_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_0_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_0_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_0_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_0_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_1_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_1_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_1_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_1_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_1_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_1_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_1_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_1_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_1_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_1_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_1_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_2_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_2_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_2_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_2_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_2_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_2_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_2_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_2_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_2_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_2_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_2_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_2_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_3_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_3_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_3_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_3_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_3_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_3_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_3_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_3_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_3_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_3_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_3_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_3_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_4_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_4_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_4_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_4_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_4_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_4_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_4_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_4_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_4_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_4_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_4_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_4_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_5_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_5_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_5_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_5_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_5_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_5_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_5_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_5_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_5_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_5_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_5_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_5_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_6_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_6_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_6_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_6_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_6_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_6_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_6_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_6_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_6_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_6_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_6_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_6_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_7_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_7_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_7_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_7_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_7_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_7_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_7_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_7_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_7_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_7_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_7_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_7_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_8_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_8_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_8_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_8_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_8_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_8_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_8_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_8_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_8_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_8_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_8_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_8_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_9_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_9_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_9_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_9_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_9_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_9_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_9_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_9_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_9_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_9_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_9_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_9_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_CONFIG</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_1</span><span class="c">0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_NEXT_DESC_PTR</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_10_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_10_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_START_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_10_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_10_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_X_COUNT</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_10_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_Y_COUNT</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_10_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_X_MODIFY</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_10_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_Y_MODIFY</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_10_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_CURR_DESC_PTR</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_10_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_10_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_CURR_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_10_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_10_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_CURR_X_COUNT</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_10_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_CURR_Y_COUNT</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_10_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_IRQ_STATUS</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_10_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_10_PERIPHERAL_MAP</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_10_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_10_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_10_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_CONFIG</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_NEXT_DESC_PTR</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_11_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_11_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_START_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_11_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_11_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_X_COUNT</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_Y_COUNT</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_X_MODIFY</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_Y_MODIFY</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_CURR_DESC_PTR</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_11_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_11_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_CURR_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA1_11_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA1_11_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_CURR_X_COUNT</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_CURR_Y_COUNT</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_IRQ_STATUS</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA1_11_PERIPHERAL_MAP</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA1_11_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA1_11_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA1_11_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">M</span><span class="c">DMA_D2_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D2_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D2_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D2_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D2_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D2_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D2_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D2_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D2_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D2_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D2_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D2_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D2_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D2_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D2_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D2_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D2_PERIPHERAL_MAP</span><span class="pc">()</span>  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D2_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D2_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D2_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S</span><span class="c">2_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S2_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S2_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S2_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S2_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S2_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S2_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S2_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S2_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S2_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S2_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S2_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S2_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S2_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S2_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S2_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S2_PERIPHERAL_MAP</span><span class="pc">()</span>  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S2_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S2_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S2_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D</span><span class="c">3_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D3_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D3_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D3_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D3_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D3_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D3_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D3_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D3_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D3_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D3_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D3_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D3_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D3_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D3_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D3_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D3_PERIPHERAL_MAP</span><span class="pc">()</span>  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D3_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D3_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D3_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S</span><span class="c">3_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S3_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S3_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S3_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S3_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S3_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S3_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S3_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S3_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S3_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S3_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S3_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S3_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S3_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S3_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S3_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S3_PERIPHERAL_MAP</span><span class="pc">()</span>  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S3_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S3_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S3_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">D</span><span class="c">MA2_0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_0_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_0_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_0_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_0_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_0_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_0_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_0_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_0_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_0_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_0_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_0_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_0_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_0_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_0_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_0_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_0_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_0_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_0_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_0_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_1_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_1_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_1_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_1_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_1_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_1_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_1_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_1_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_1_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_1_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_1_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_2_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_2_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_2_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_2_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_2_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_2_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_2_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_2_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_2_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_2_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_2_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_2_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_3_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_3_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_3_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_3_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_3_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_3_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_3_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_3_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_3_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_3_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_3_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_3_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_4_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_4_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_4_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_4_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_4_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_4_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_4_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_4_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_4_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_4_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_4_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_4_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_5_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_5_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_5_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_5_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_5_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_5_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_5_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_5_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_5_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_5_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_5_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_5_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_6_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_6_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_6_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_6_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_6_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_6_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_6_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_6_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_6_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_6_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_6_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_6_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_7_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_7_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_7_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_7_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_7_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_7_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_7_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_7_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_7_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_7_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_7_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_7_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_8_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_8_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_8_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_8_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_8_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_8_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_8_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_8_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_8_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_8_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_8_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_8_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_CONFIG</span><span class="pc">()</span>            <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>        <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_NEXT_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_9_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_9_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_START_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_9_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_9_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_X_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_Y_COUNT</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_X_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_Y_MODIFY</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_CURR_DESC_PTR</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_9_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_9_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_CURR_ADDR</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_9_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_9_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_CURR_X_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_CURR_Y_COUNT</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_IRQ_STATUS</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_9_PERIPHERAL_MAP</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_9_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_9_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_9_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_CONFIG</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_1</span><span class="c">0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_NEXT_DESC_PTR</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_10_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_10_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_START_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_10_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_10_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_X_COUNT</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_10_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_Y_COUNT</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_10_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_X_MODIFY</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_10_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_Y_MODIFY</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_10_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_CURR_DESC_PTR</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_10_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_10_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_CURR_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_10_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_10_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_CURR_X_COUNT</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_10_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_CURR_Y_COUNT</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_10_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_IRQ_STATUS</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_10_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_10_PERIPHERAL_MAP</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_10_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_10_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_10_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_CONFIG</span><span class="pc">()</span>           <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>       <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11</span><span class="c">_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_NEXT_DESC_PTR</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_11_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_11_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_START_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_11_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_11_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_X_COUNT</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_Y_COUNT</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_X_MODIFY</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_Y_MODIFY</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_CURR_DESC_PTR</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_11_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_11_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_CURR_ADDR</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">DMA2_11_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">D</span><span class="pc">MA2_11_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_CURR_X_COUNT</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_CURR_Y_COUNT</span><span class="pc">()</span>     <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_IRQ_STATUS</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_DMA2_11_PERIPHERAL_MAP</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">DMA2_11_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_DMA2_11_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">DMA2_11_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">M</span><span class="c">DMA_D0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D0_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D0_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D0_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D0_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D0_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D0_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D0_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D0_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D0_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D0_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D0_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D0_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D0_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D0_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D0_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D0_PERIPHERAL_MAP</span><span class="pc">()</span>  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D0_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D0_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D0_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S</span><span class="c">0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S0_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S0_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S0_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S0_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S0_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S0_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S0_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S0_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S0_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S0_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S0_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S0_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S0_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S0_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S0_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S0_PERIPHERAL_MAP</span><span class="pc">()</span>  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S0_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S0_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S0_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D</span><span class="c">1_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D1_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D1_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D1_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D1_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D1_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D1_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D1_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D1_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D1_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D1_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_D1_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_D1_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D1_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D1_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D1_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_D1_PERIPHERAL_MAP</span><span class="pc">()</span>  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_D1_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_D1_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_D1_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S</span><span class="c">1_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S1_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S1_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S1_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S1_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S1_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S1_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S1_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S1_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S1_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S1_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">MDMA_S1_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">M</span><span class="pc">DMA_S1_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S1_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S1_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S1_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_MDMA_S1_PERIPHERAL_MAP</span><span class="pc">()</span>  <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">MDMA_S1_PERIPHERAL_MAP</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_MDMA_S1_PERIPHERAL_MAP</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">MDMA_S1_P</span><span class="c">ERIPHERAL_MAP</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D0_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">I</span><span class="c">MDMA_D0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_D0_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_D0_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_D0_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_D0_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D0_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D0_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D0_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D0_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D0_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D0_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D0_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D0_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_D0_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_D0_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_D0_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_D0_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D0_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D0_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D0_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D0_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D0_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D0_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D0_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D0_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S0_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S</span><span class="c">0_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_S0_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_S0_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_S0_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_S0_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S0_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S0_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S0_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S0_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S0_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S0_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S0_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S0_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_S0_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_S0_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_S0_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_S0_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S0_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S0_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S0_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S0_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S0_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S0_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S0_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S0_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D1_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D</span><span class="c">1_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_D1_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_D1_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_D1_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_D1_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D1_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D1_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D1_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D1_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D1_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D1_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D1_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D1_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_D1_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_D1_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_D1_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_D1_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D1_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D1_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D1_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D1_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_D1_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_D1_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_D1_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_D1_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_CONFIG</span><span class="pc">()</span>          <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S1_CONFIG</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_CONFIG</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>      <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S</span><span class="c">1_CONFIG</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_NEXT_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_S1_NEXT_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_NEXT_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_S1_N</span><span class="c">EXT_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_START_ADDR</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_S1_START_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_START_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_S1_S</span><span class="c">TART_ADDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_X_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S1_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S1_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_Y_COUNT</span><span class="pc">()</span>         <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S1_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>     <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S1_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_X_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S1_X_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_X_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S1_X_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_Y_MODIFY</span><span class="pc">()</span>        <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S1_Y_MODIFY</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_Y_MODIFY</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>    <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S1_Y_M</span><span class="c">ODIFY</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_CURR_DESC_PTR</span><span class="pc">()</span>   <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_S1_CURR_DESC_PTR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_CURR_DESC_PTR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_S1_C</span><span class="c">URR_DESC_PTR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_CURR_ADDR</span><span class="pc">()</span>       <span class="w">bfin_r</span><span class="pc">ead3</span><span class="c">2(</span><span class="w">IMDMA_S1_CURR_ADDR</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_CURR_ADDR</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>   <span class="w">bfin_w</span><span class="pc">rite3</span><span class="c">2(</span><span class="w">I</span><span class="pc">MDMA_S1_CURR_A</span><span class="c">DDR</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_CURR_X_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S1_CURR_X_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_CURR_X_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S1_CURR_X</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_CURR_Y_COUNT</span><span class="pc">()</span>    <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S1_CURR_Y_COUNT</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_CURR_Y_COUNT</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span> <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S1_CURR_Y</span><span class="c">_COUNT</span><span class="pc">,</span><span class="c">val)</span>
<span class="c">#define</span> <span class="w">bfin_read_IMDMA_S1_IRQ_STATUS</span><span class="pc">()</span>      <span class="w">bfin_r</span><span class="pc">ead1</span><span class="c">6(</span><span class="w">IMDMA_S1_IRQ_STATUS</span><span class="c">)</span>
<span class="c">#define</span> <span class="w">bfin_write_IMDMA_S1_IRQ_STATUS</span><span class="c">(</span><span class="pc">v</span><span class="c">al)</span>  <span class="w">bfin_w</span><span class="pc">rite1</span><span class="c">6(</span><span class="pc">IMDMA_S1_I</span><span class="c">RQ_STATUS</span><span class="pc">,</span><span class="c">val)</span>

<span class="c">#</span><span class="pc">e</span><span class="c">ndif</span>				

</pre>
</body>
</html>

