
Tandem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003e20  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000009c  20000000  00003e20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000f8  2000009c  00003ebc  0002009c  2**2
                  ALLOC
  3 .stack        00002004  20000194  00003fb4  0002009c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
  6 .debug_info   00038061  00000000  00000000  0002011d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004d25  00000000  00000000  0005817e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005b7c  00000000  00000000  0005cea3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000630  00000000  00000000  00062a1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000620  00000000  00000000  0006304f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001c87a  00000000  00000000  0006366f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00011433  00000000  00000000  0007fee9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008af0a  00000000  00000000  0009131c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000010f4  00000000  00000000  0011c228  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	98 21 00 20 19 01 00 00 15 01 00 00 15 01 00 00     .!. ............
	...
      2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
      3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      4c:	15 01 00 00 d1 06 00 00 15 01 00 00 15 01 00 00     ................
      5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      7c:	15 01 00 00 15 01 00 00 15 01 00 00 95 02 00 00     ................
      8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000009c 	.word	0x2000009c
      d4:	00000000 	.word	0x00000000
      d8:	00003e20 	.word	0x00003e20

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000a0 	.word	0x200000a0
     108:	00003e20 	.word	0x00003e20
     10c:	00003e20 	.word	0x00003e20
     110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
     118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
     11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
     11e:	429a      	cmp	r2, r3
     120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     122:	001a      	movs	r2, r3
     124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
     126:	429a      	cmp	r2, r3
     128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
     12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
     12c:	3303      	adds	r3, #3
     12e:	1a9b      	subs	r3, r3, r2
     130:	089b      	lsrs	r3, r3, #2
     132:	3301      	adds	r3, #1
     134:	009b      	lsls	r3, r3, #2
     136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
     13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
     13c:	588c      	ldr	r4, [r1, r2]
     13e:	5084      	str	r4, [r0, r2]
     140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     142:	429a      	cmp	r2, r3
     144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
     148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
     14a:	429a      	cmp	r2, r3
     14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
     14e:	43d3      	mvns	r3, r2
     150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
     152:	185b      	adds	r3, r3, r1
     154:	2103      	movs	r1, #3
     156:	438b      	bics	r3, r1
     158:	3304      	adds	r3, #4
     15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     15c:	2100      	movs	r1, #0
     15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     160:	4293      	cmp	r3, r2
     162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
     166:	21ff      	movs	r1, #255	; 0xff
     168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
     16a:	438b      	bics	r3, r1
     16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     16e:	39fd      	subs	r1, #253	; 0xfd
     170:	2390      	movs	r3, #144	; 0x90
     172:	005b      	lsls	r3, r3, #1
     174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
     176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
     17a:	78d3      	ldrb	r3, [r2, #3]
     17c:	2503      	movs	r5, #3
     17e:	43ab      	bics	r3, r5
     180:	2402      	movs	r4, #2
     182:	4323      	orrs	r3, r4
     184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	270c      	movs	r7, #12
     18a:	43bb      	bics	r3, r7
     18c:	2608      	movs	r6, #8
     18e:	4333      	orrs	r3, r6
     190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
     194:	7b98      	ldrb	r0, [r3, #14]
     196:	2230      	movs	r2, #48	; 0x30
     198:	4390      	bics	r0, r2
     19a:	2220      	movs	r2, #32
     19c:	4310      	orrs	r0, r2
     19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1a0:	7b99      	ldrb	r1, [r3, #14]
     1a2:	43b9      	bics	r1, r7
     1a4:	4331      	orrs	r1, r6
     1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1a8:	7b9a      	ldrb	r2, [r3, #14]
     1aa:	43aa      	bics	r2, r5
     1ac:	4322      	orrs	r2, r4
     1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
     1b2:	6853      	ldr	r3, [r2, #4]
     1b4:	2180      	movs	r1, #128	; 0x80
     1b6:	430b      	orrs	r3, r1
     1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
     1bc:	4798      	blx	r3
        main();
     1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
     1c0:	4798      	blx	r3
     1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
     1c4:	00003e20 	.word	0x00003e20
     1c8:	20000000 	.word	0x20000000
     1cc:	2000009c 	.word	0x2000009c
     1d0:	20000004 	.word	0x20000004
     1d4:	2000009c 	.word	0x2000009c
     1d8:	20000194 	.word	0x20000194
     1dc:	e000ed00 	.word	0xe000ed00
     1e0:	00000000 	.word	0x00000000
     1e4:	41007000 	.word	0x41007000
     1e8:	41005000 	.word	0x41005000
     1ec:	41004800 	.word	0x41004800
     1f0:	41004000 	.word	0x41004000
     1f4:	00003af9 	.word	0x00003af9
     1f8:	00001e39 	.word	0x00001e39

000001fc <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     1fc:	1c93      	adds	r3, r2, #2
     1fe:	009b      	lsls	r3, r3, #2
     200:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
     202:	2a02      	cmp	r2, #2
     204:	d009      	beq.n	21a <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
     206:	2a03      	cmp	r2, #3
     208:	d00c      	beq.n	224 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
     20a:	2301      	movs	r3, #1
     20c:	4093      	lsls	r3, r2
     20e:	001a      	movs	r2, r3
     210:	7e03      	ldrb	r3, [r0, #24]
     212:	4313      	orrs	r3, r2
     214:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
     216:	2000      	movs	r0, #0
     218:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
     21a:	7e03      	ldrb	r3, [r0, #24]
     21c:	2210      	movs	r2, #16
     21e:	4313      	orrs	r3, r2
     220:	7603      	strb	r3, [r0, #24]
     222:	e7f8      	b.n	216 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
     224:	7e03      	ldrb	r3, [r0, #24]
     226:	2220      	movs	r2, #32
     228:	4313      	orrs	r3, r2
     22a:	7603      	strb	r3, [r0, #24]
     22c:	e7f3      	b.n	216 <tc_register_callback+0x1a>
	...

00000230 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     230:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     232:	0080      	lsls	r0, r0, #2
     234:	4b16      	ldr	r3, [pc, #88]	; (290 <_tc_interrupt_handler+0x60>)
     236:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     238:	6823      	ldr	r3, [r4, #0]
     23a:	7b9d      	ldrb	r5, [r3, #14]
     23c:	7e22      	ldrb	r2, [r4, #24]
     23e:	7e63      	ldrb	r3, [r4, #25]
     240:	4013      	ands	r3, r2
     242:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     244:	07eb      	lsls	r3, r5, #31
     246:	d406      	bmi.n	256 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     248:	07ab      	lsls	r3, r5, #30
     24a:	d40b      	bmi.n	264 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     24c:	06eb      	lsls	r3, r5, #27
     24e:	d410      	bmi.n	272 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     250:	06ab      	lsls	r3, r5, #26
     252:	d415      	bmi.n	280 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
     254:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     256:	0020      	movs	r0, r4
     258:	68a3      	ldr	r3, [r4, #8]
     25a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     25c:	2301      	movs	r3, #1
     25e:	6822      	ldr	r2, [r4, #0]
     260:	7393      	strb	r3, [r2, #14]
     262:	e7f1      	b.n	248 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
     264:	0020      	movs	r0, r4
     266:	68e3      	ldr	r3, [r4, #12]
     268:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     26a:	2302      	movs	r3, #2
     26c:	6822      	ldr	r2, [r4, #0]
     26e:	7393      	strb	r3, [r2, #14]
     270:	e7ec      	b.n	24c <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     272:	0020      	movs	r0, r4
     274:	6923      	ldr	r3, [r4, #16]
     276:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     278:	2310      	movs	r3, #16
     27a:	6822      	ldr	r2, [r4, #0]
     27c:	7393      	strb	r3, [r2, #14]
     27e:	e7e7      	b.n	250 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     280:	0020      	movs	r0, r4
     282:	6963      	ldr	r3, [r4, #20]
     284:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     286:	6823      	ldr	r3, [r4, #0]
     288:	2220      	movs	r2, #32
     28a:	739a      	strb	r2, [r3, #14]
}
     28c:	e7e2      	b.n	254 <_tc_interrupt_handler+0x24>
     28e:	46c0      	nop			; (mov r8, r8)
     290:	200000ec 	.word	0x200000ec

00000294 <TC3_Handler>:
	_TC_INTERRUPT_HANDLER(3,0)
     294:	b510      	push	{r4, lr}
     296:	2000      	movs	r0, #0
     298:	4b01      	ldr	r3, [pc, #4]	; (2a0 <TC3_Handler+0xc>)
     29a:	4798      	blx	r3
     29c:	bd10      	pop	{r4, pc}
     29e:	46c0      	nop			; (mov r8, r8)
     2a0:	00000231 	.word	0x00000231

000002a4 <_tc_get_inst_index>:
 */

#include <LED.h>
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     2a4:	b530      	push	{r4, r5, lr}
     2a6:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     2a8:	a901      	add	r1, sp, #4
     2aa:	4b0c      	ldr	r3, [pc, #48]	; (2dc <_tc_get_inst_index+0x38>)
     2ac:	000a      	movs	r2, r1
     2ae:	cb32      	ldmia	r3!, {r1, r4, r5}
     2b0:	c232      	stmia	r2!, {r1, r4, r5}
     2b2:	cb12      	ldmia	r3!, {r1, r4}
     2b4:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     2b6:	9b01      	ldr	r3, [sp, #4]
     2b8:	4298      	cmp	r0, r3
     2ba:	d00b      	beq.n	2d4 <_tc_get_inst_index+0x30>
     2bc:	2301      	movs	r3, #1
     2be:	a901      	add	r1, sp, #4
     2c0:	009a      	lsls	r2, r3, #2
     2c2:	5852      	ldr	r2, [r2, r1]
     2c4:	4282      	cmp	r2, r0
     2c6:	d006      	beq.n	2d6 <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     2c8:	3301      	adds	r3, #1
     2ca:	2b05      	cmp	r3, #5
     2cc:	d1f8      	bne.n	2c0 <_tc_get_inst_index+0x1c>
			return i;
		}
	}
	/* Invalid data given. */
	Assert(false);
	return 0;
     2ce:	2000      	movs	r0, #0
}
     2d0:	b007      	add	sp, #28
     2d2:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     2d4:	2300      	movs	r3, #0
			return i;
     2d6:	b2d8      	uxtb	r0, r3
     2d8:	e7fa      	b.n	2d0 <_tc_get_inst_index+0x2c>
     2da:	46c0      	nop			; (mov r8, r8)
     2dc:	00003d0c 	.word	0x00003d0c

000002e0 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     2e0:	b570      	push	{r4, r5, r6, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	0004      	movs	r4, r0
     2e6:	000d      	movs	r5, r1
     2e8:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     2ea:	0008      	movs	r0, r1
     2ec:	4b7a      	ldr	r3, [pc, #488]	; (4d8 <tc_init+0x1f8>)
     2ee:	4798      	blx	r3
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
     2f0:	2300      	movs	r3, #0
     2f2:	60a3      	str	r3, [r4, #8]
     2f4:	60e3      	str	r3, [r4, #12]
     2f6:	6123      	str	r3, [r4, #16]
     2f8:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
     2fa:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
     2fc:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     2fe:	0082      	lsls	r2, r0, #2
     300:	4b76      	ldr	r3, [pc, #472]	; (4dc <tc_init+0x1fc>)
     302:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     304:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     306:	78b3      	ldrb	r3, [r6, #2]
     308:	2b08      	cmp	r3, #8
     30a:	d007      	beq.n	31c <tc_init+0x3c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     30c:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     30e:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     310:	2205      	movs	r2, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     312:	07db      	lsls	r3, r3, #31
     314:	d506      	bpl.n	324 <tc_init+0x44>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
     316:	0010      	movs	r0, r2
     318:	b002      	add	sp, #8
     31a:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
     31c:	2217      	movs	r2, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     31e:	07c1      	lsls	r1, r0, #31
     320:	d5f9      	bpl.n	316 <tc_init+0x36>
     322:	e7f3      	b.n	30c <tc_init+0x2c>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     324:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
     326:	3217      	adds	r2, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     328:	06db      	lsls	r3, r3, #27
     32a:	d4f4      	bmi.n	316 <tc_init+0x36>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     32c:	882b      	ldrh	r3, [r5, #0]
     32e:	079b      	lsls	r3, r3, #30
     330:	d4f1      	bmi.n	316 <tc_init+0x36>
	if (config->pwm_channel[0].enabled) {
     332:	7c33      	ldrb	r3, [r6, #16]
     334:	2b00      	cmp	r3, #0
     336:	d15f      	bne.n	3f8 <tc_init+0x118>
	if (config->pwm_channel[1].enabled) {
     338:	7f33      	ldrb	r3, [r6, #28]
     33a:	2b00      	cmp	r3, #0
     33c:	d168      	bne.n	410 <tc_init+0x130>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     33e:	4a68      	ldr	r2, [pc, #416]	; (4e0 <tc_init+0x200>)
     340:	6a11      	ldr	r1, [r2, #32]
     342:	2380      	movs	r3, #128	; 0x80
     344:	011b      	lsls	r3, r3, #4
     346:	430b      	orrs	r3, r1
     348:	6213      	str	r3, [r2, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     34a:	78b3      	ldrb	r3, [r6, #2]
     34c:	2b08      	cmp	r3, #8
     34e:	d06f      	beq.n	430 <tc_init+0x150>
	gclk_chan_config.source_generator = config->clock_source;
     350:	7833      	ldrb	r3, [r6, #0]
     352:	466a      	mov	r2, sp
     354:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     356:	4669      	mov	r1, sp
     358:	201b      	movs	r0, #27
     35a:	4b62      	ldr	r3, [pc, #392]	; (4e4 <tc_init+0x204>)
     35c:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     35e:	201b      	movs	r0, #27
     360:	4b61      	ldr	r3, [pc, #388]	; (4e8 <tc_init+0x208>)
     362:	4798      	blx	r3
	ctrla_tmp =
     364:	8931      	ldrh	r1, [r6, #8]
     366:	88b3      	ldrh	r3, [r6, #4]
     368:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
     36a:	78b1      	ldrb	r1, [r6, #2]
     36c:	79b2      	ldrb	r2, [r6, #6]
     36e:	4311      	orrs	r1, r2
	ctrla_tmp =
     370:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
     372:	7873      	ldrb	r3, [r6, #1]
     374:	2b00      	cmp	r3, #0
     376:	d002      	beq.n	37e <tc_init+0x9e>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     378:	2380      	movs	r3, #128	; 0x80
     37a:	011b      	lsls	r3, r3, #4
     37c:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     37e:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     380:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     382:	b25b      	sxtb	r3, r3
     384:	2b00      	cmp	r3, #0
     386:	dbfb      	blt.n	380 <tc_init+0xa0>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     388:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
     38a:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
     38c:	1e4b      	subs	r3, r1, #1
     38e:	4199      	sbcs	r1, r3
     390:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
     392:	7bb3      	ldrb	r3, [r6, #14]
     394:	2b00      	cmp	r3, #0
     396:	d001      	beq.n	39c <tc_init+0xbc>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     398:	2301      	movs	r3, #1
     39a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     39c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     39e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     3a0:	b25b      	sxtb	r3, r3
     3a2:	2b00      	cmp	r3, #0
     3a4:	dbfb      	blt.n	39e <tc_init+0xbe>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     3a6:	23ff      	movs	r3, #255	; 0xff
     3a8:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
     3aa:	2900      	cmp	r1, #0
     3ac:	d005      	beq.n	3ba <tc_init+0xda>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     3ae:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     3b0:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
     3b2:	b25b      	sxtb	r3, r3
     3b4:	2b00      	cmp	r3, #0
     3b6:	dbfb      	blt.n	3b0 <tc_init+0xd0>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     3b8:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
     3ba:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
     3bc:	7af3      	ldrb	r3, [r6, #11]
     3be:	2b00      	cmp	r3, #0
     3c0:	d001      	beq.n	3c6 <tc_init+0xe6>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     3c2:	2310      	movs	r3, #16
     3c4:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
     3c6:	7b33      	ldrb	r3, [r6, #12]
     3c8:	2b00      	cmp	r3, #0
     3ca:	d001      	beq.n	3d0 <tc_init+0xf0>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     3cc:	2320      	movs	r3, #32
     3ce:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     3d0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     3d2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     3d4:	b25b      	sxtb	r3, r3
     3d6:	2b00      	cmp	r3, #0
     3d8:	dbfb      	blt.n	3d2 <tc_init+0xf2>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     3da:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     3dc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     3de:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     3e0:	b25b      	sxtb	r3, r3
     3e2:	2b00      	cmp	r3, #0
     3e4:	dbfb      	blt.n	3de <tc_init+0xfe>
	switch (module_inst->counter_size) {
     3e6:	7923      	ldrb	r3, [r4, #4]
     3e8:	2b04      	cmp	r3, #4
     3ea:	d027      	beq.n	43c <tc_init+0x15c>
     3ec:	2b08      	cmp	r3, #8
     3ee:	d05c      	beq.n	4aa <tc_init+0x1ca>
     3f0:	2b00      	cmp	r3, #0
     3f2:	d044      	beq.n	47e <tc_init+0x19e>
	return STATUS_ERR_INVALID_ARG;
     3f4:	2217      	movs	r2, #23
     3f6:	e78e      	b.n	316 <tc_init+0x36>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     3f8:	a901      	add	r1, sp, #4
     3fa:	2301      	movs	r3, #1
     3fc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     3fe:	2200      	movs	r2, #0
     400:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     402:	7e32      	ldrb	r2, [r6, #24]
     404:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     406:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     408:	7d30      	ldrb	r0, [r6, #20]
     40a:	4b38      	ldr	r3, [pc, #224]	; (4ec <tc_init+0x20c>)
     40c:	4798      	blx	r3
     40e:	e793      	b.n	338 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     410:	a901      	add	r1, sp, #4
     412:	2301      	movs	r3, #1
     414:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     416:	2200      	movs	r2, #0
     418:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     41a:	3224      	adds	r2, #36	; 0x24
     41c:	18b2      	adds	r2, r6, r2
     41e:	7812      	ldrb	r2, [r2, #0]
     420:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     422:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     424:	331f      	adds	r3, #31
     426:	18f3      	adds	r3, r6, r3
     428:	7818      	ldrb	r0, [r3, #0]
     42a:	4b30      	ldr	r3, [pc, #192]	; (4ec <tc_init+0x20c>)
     42c:	4798      	blx	r3
     42e:	e786      	b.n	33e <tc_init+0x5e>
     430:	6a11      	ldr	r1, [r2, #32]
     432:	2380      	movs	r3, #128	; 0x80
     434:	011b      	lsls	r3, r3, #4
     436:	430b      	orrs	r3, r1
     438:	6213      	str	r3, [r2, #32]
     43a:	e789      	b.n	350 <tc_init+0x70>
     43c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     43e:	b25b      	sxtb	r3, r3
     440:	2b00      	cmp	r3, #0
     442:	dbfb      	blt.n	43c <tc_init+0x15c>
					config->counter_8_bit.value;
     444:	2328      	movs	r3, #40	; 0x28
     446:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
     448:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     44a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     44c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     44e:	b25b      	sxtb	r3, r3
     450:	2b00      	cmp	r3, #0
     452:	dbfb      	blt.n	44c <tc_init+0x16c>
					config->counter_8_bit.period;
     454:	2329      	movs	r3, #41	; 0x29
     456:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
     458:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     45a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     45c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     45e:	b25b      	sxtb	r3, r3
     460:	2b00      	cmp	r3, #0
     462:	dbfb      	blt.n	45c <tc_init+0x17c>
					config->counter_8_bit.compare_capture_channel[0];
     464:	232a      	movs	r3, #42	; 0x2a
     466:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
     468:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     46a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     46c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     46e:	b25b      	sxtb	r3, r3
     470:	2b00      	cmp	r3, #0
     472:	dbfb      	blt.n	46c <tc_init+0x18c>
					config->counter_8_bit.compare_capture_channel[1];
     474:	232b      	movs	r3, #43	; 0x2b
     476:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
     478:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
     47a:	2200      	movs	r2, #0
     47c:	e74b      	b.n	316 <tc_init+0x36>
     47e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     480:	b25b      	sxtb	r3, r3
     482:	2b00      	cmp	r3, #0
     484:	dbfb      	blt.n	47e <tc_init+0x19e>
				= config->counter_16_bit.value;
     486:	8d33      	ldrh	r3, [r6, #40]	; 0x28
     488:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     48a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     48c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     48e:	b25b      	sxtb	r3, r3
     490:	2b00      	cmp	r3, #0
     492:	dbfb      	blt.n	48c <tc_init+0x1ac>
					config->counter_16_bit.compare_capture_channel[0];
     494:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
     496:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     498:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     49a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     49c:	b25b      	sxtb	r3, r3
     49e:	2b00      	cmp	r3, #0
     4a0:	dbfb      	blt.n	49a <tc_init+0x1ba>
					config->counter_16_bit.compare_capture_channel[1];
     4a2:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
     4a4:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
     4a6:	2200      	movs	r2, #0
     4a8:	e735      	b.n	316 <tc_init+0x36>
     4aa:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     4ac:	b25b      	sxtb	r3, r3
     4ae:	2b00      	cmp	r3, #0
     4b0:	dbfb      	blt.n	4aa <tc_init+0x1ca>
				= config->counter_32_bit.value;
     4b2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     4b4:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     4b6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     4b8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     4ba:	b25b      	sxtb	r3, r3
     4bc:	2b00      	cmp	r3, #0
     4be:	dbfb      	blt.n	4b8 <tc_init+0x1d8>
			hw->COUNT32.CC[0].reg =
     4c0:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     4c2:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     4c4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     4c6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     4c8:	b25b      	sxtb	r3, r3
     4ca:	2b00      	cmp	r3, #0
     4cc:	dbfb      	blt.n	4c6 <tc_init+0x1e6>
					config->counter_32_bit.compare_capture_channel[1];
     4ce:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
     4d0:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
     4d2:	2200      	movs	r2, #0
     4d4:	e71f      	b.n	316 <tc_init+0x36>
     4d6:	46c0      	nop			; (mov r8, r8)
     4d8:	000002a5 	.word	0x000002a5
     4dc:	200000ec 	.word	0x200000ec
     4e0:	40000400 	.word	0x40000400
     4e4:	00001909 	.word	0x00001909
     4e8:	0000187d 	.word	0x0000187d
     4ec:	00001a01 	.word	0x00001a01

000004f0 <tc_set_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance*/
	Tc *const tc_module = module_inst->hw;
     4f0:	6802      	ldr	r2, [r0, #0]
     4f2:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     4f4:	b25b      	sxtb	r3, r3
     4f6:	2b00      	cmp	r3, #0
     4f8:	dbfb      	blt.n	4f2 <tc_set_count_value+0x2>
		/* Wait for sync */
	}

	/* Write to based on the TC counter_size */
	switch (module_inst->counter_size) {
     4fa:	7903      	ldrb	r3, [r0, #4]
     4fc:	2b04      	cmp	r3, #4
     4fe:	d005      	beq.n	50c <tc_set_count_value+0x1c>
     500:	2b08      	cmp	r3, #8
     502:	d00b      	beq.n	51c <tc_set_count_value+0x2c>
		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
			return STATUS_OK;

		default:
			return STATUS_ERR_INVALID_ARG;
     504:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
     506:	2b00      	cmp	r3, #0
     508:	d004      	beq.n	514 <tc_set_count_value+0x24>
	}
}
     50a:	4770      	bx	lr
			tc_module->COUNT8.COUNT.reg  = (uint8_t)count;
     50c:	b2c9      	uxtb	r1, r1
     50e:	7411      	strb	r1, [r2, #16]
			return STATUS_OK;
     510:	2000      	movs	r0, #0
     512:	e7fa      	b.n	50a <tc_set_count_value+0x1a>
			tc_module->COUNT16.COUNT.reg = (uint16_t)count;
     514:	b289      	uxth	r1, r1
     516:	8211      	strh	r1, [r2, #16]
			return STATUS_OK;
     518:	2000      	movs	r0, #0
     51a:	e7f6      	b.n	50a <tc_set_count_value+0x1a>
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
     51c:	6111      	str	r1, [r2, #16]
			return STATUS_OK;
     51e:	2000      	movs	r0, #0
     520:	e7f3      	b.n	50a <tc_set_count_value+0x1a>

00000522 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
     522:	6802      	ldr	r2, [r0, #0]
     524:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     526:	b25b      	sxtb	r3, r3
     528:	2b00      	cmp	r3, #0
     52a:	dbfb      	blt.n	524 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
     52c:	7903      	ldrb	r3, [r0, #4]
     52e:	2b04      	cmp	r3, #4
     530:	d005      	beq.n	53e <tc_get_count_value+0x1c>
     532:	2b08      	cmp	r3, #8
     534:	d009      	beq.n	54a <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
     536:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
     538:	2b00      	cmp	r3, #0
     53a:	d003      	beq.n	544 <tc_get_count_value+0x22>
}
     53c:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
     53e:	7c10      	ldrb	r0, [r2, #16]
     540:	b2c0      	uxtb	r0, r0
     542:	e7fb      	b.n	53c <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
     544:	8a10      	ldrh	r0, [r2, #16]
     546:	b280      	uxth	r0, r0
     548:	e7f8      	b.n	53c <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
     54a:	6910      	ldr	r0, [r2, #16]
     54c:	e7f6      	b.n	53c <tc_get_count_value+0x1a>

0000054e <_i2c_slave_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     54e:	6801      	ldr	r1, [r0, #0]

	/* Return sync status */
#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     550:	2203      	movs	r2, #3
     552:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_slave_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_slave_is_syncing(module)) {
     554:	421a      	tst	r2, r3
     556:	d1fc      	bne.n	552 <_i2c_slave_wait_for_sync+0x4>
		/* Wait for I<SUP>2</SUP>C module to sync */
	}
}
     558:	4770      	bx	lr
	...

0000055c <master_election>:
#include "Master.h"
#include "interrupt.h"


uint8_t master_election(void)
{
     55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     55e:	4c1b      	ldr	r4, [pc, #108]	; (5cc <master_election+0x70>)
     560:	6825      	ldr	r5, [r4, #0]
	/* Disable global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
     562:	0020      	movs	r0, r4
     564:	4f1a      	ldr	r7, [pc, #104]	; (5d0 <master_election+0x74>)
     566:	47b8      	blx	r7

	/* Disable module */
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     568:	682b      	ldr	r3, [r5, #0]
     56a:	2602      	movs	r6, #2
     56c:	43b3      	bics	r3, r6
     56e:	602b      	str	r3, [r5, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     570:	6825      	ldr	r5, [r4, #0]
	_i2c_slave_wait_for_sync(module);
     572:	0020      	movs	r0, r4
     574:	47b8      	blx	r7
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
     576:	682b      	ldr	r3, [r5, #0]
     578:	4333      	orrs	r3, r6
     57a:	602b      	str	r3, [r5, #0]
	i2c_slave_disable(&i2c_slave_instance);
	i2c_slave_enable(&i2c_slave_instance);
	configure_i2c_slave();	
     57c:	4b15      	ldr	r3, [pc, #84]	; (5d4 <master_election+0x78>)
     57e:	4798      	blx	r3
	uint8_t i_am_master = 0;
	enum i2c_slave_direction dir = i2c_slave_get_direction_wait(&i2c_slave_instance);
     580:	0020      	movs	r0, r4
     582:	4b15      	ldr	r3, [pc, #84]	; (5d8 <master_election+0x7c>)
     584:	4798      	blx	r3
	
	if(dir == I2C_SLAVE_DIRECTION_NONE)
     586:	2802      	cmp	r0, #2
     588:	d00a      	beq.n	5a0 <master_election+0x44>
		configure_tc();
		configure_tc_callbacks();
	}	
	else
	{
		configure_port_heartbeat(PORT_PIN_DIR_INPUT);
     58a:	2000      	movs	r0, #0
     58c:	4b13      	ldr	r3, [pc, #76]	; (5dc <master_election+0x80>)
     58e:	4798      	blx	r3
		configure_tc();
     590:	4b13      	ldr	r3, [pc, #76]	; (5e0 <master_election+0x84>)
     592:	4798      	blx	r3
		slave_interrupt();
     594:	4b13      	ldr	r3, [pc, #76]	; (5e4 <master_election+0x88>)
     596:	4798      	blx	r3
		init_irq_pin();
     598:	4b13      	ldr	r3, [pc, #76]	; (5e8 <master_election+0x8c>)
     59a:	4798      	blx	r3
	uint8_t i_am_master = 0;
     59c:	2000      	movs	r0, #0
	}
	return i_am_master;
}
     59e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		init_irq_interrupt();
     5a0:	4b12      	ldr	r3, [pc, #72]	; (5ec <master_election+0x90>)
     5a2:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     5a4:	4809      	ldr	r0, [pc, #36]	; (5cc <master_election+0x70>)
     5a6:	6804      	ldr	r4, [r0, #0]
	_i2c_slave_wait_for_sync(module);
     5a8:	4b09      	ldr	r3, [pc, #36]	; (5d0 <master_election+0x74>)
     5aa:	4798      	blx	r3
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     5ac:	6823      	ldr	r3, [r4, #0]
     5ae:	2202      	movs	r2, #2
     5b0:	4393      	bics	r3, r2
     5b2:	6023      	str	r3, [r4, #0]
		configure_i2c_master();
     5b4:	4b0e      	ldr	r3, [pc, #56]	; (5f0 <master_election+0x94>)
     5b6:	4798      	blx	r3
		configure_port_heartbeat(PORT_PIN_DIR_OUTPUT);
     5b8:	2001      	movs	r0, #1
     5ba:	4b08      	ldr	r3, [pc, #32]	; (5dc <master_election+0x80>)
     5bc:	4798      	blx	r3
		configure_tc();
     5be:	4b08      	ldr	r3, [pc, #32]	; (5e0 <master_election+0x84>)
     5c0:	4798      	blx	r3
		configure_tc_callbacks();
     5c2:	4b0c      	ldr	r3, [pc, #48]	; (5f4 <master_election+0x98>)
     5c4:	4798      	blx	r3
		i_am_master = 1;
     5c6:	2001      	movs	r0, #1
     5c8:	e7e9      	b.n	59e <master_election+0x42>
     5ca:	46c0      	nop			; (mov r8, r8)
     5cc:	20000184 	.word	0x20000184
     5d0:	0000054f 	.word	0x0000054f
     5d4:	00001b19 	.word	0x00001b19
     5d8:	00000f39 	.word	0x00000f39
     5dc:	00001d99 	.word	0x00001d99
     5e0:	00001ce1 	.word	0x00001ce1
     5e4:	00001db9 	.word	0x00001db9
     5e8:	00001cb9 	.word	0x00001cb9
     5ec:	00001c69 	.word	0x00001c69
     5f0:	00001a85 	.word	0x00001a85
     5f4:	00001d59 	.word	0x00001d59

000005f8 <send_master>:

void send_master(enum messages msg_type, uint8_t data)
{
     5f8:	b570      	push	{r4, r5, r6, lr}
	write_buffer_master[MSG_TYPE] = msg_type;
     5fa:	4b07      	ldr	r3, [pc, #28]	; (618 <send_master+0x20>)
     5fc:	7018      	strb	r0, [r3, #0]
	write_buffer_master[DATA] = data;
     5fe:	7059      	strb	r1, [r3, #1]
	packet_master.data = write_buffer_master;
     600:	4a06      	ldr	r2, [pc, #24]	; (61c <send_master+0x24>)
     602:	6053      	str	r3, [r2, #4]
	enum status_code status = STATUS_BUSY;
	while (status != STATUS_OK)
	{
		status = i2c_master_write_packet_wait(&i2c_master_instance, &packet_master);
     604:	0016      	movs	r6, r2
     606:	4d06      	ldr	r5, [pc, #24]	; (620 <send_master+0x28>)
     608:	4c06      	ldr	r4, [pc, #24]	; (624 <send_master+0x2c>)
     60a:	0031      	movs	r1, r6
     60c:	0028      	movs	r0, r5
     60e:	47a0      	blx	r4
	while (status != STATUS_OK)
     610:	2800      	cmp	r0, #0
     612:	d1fa      	bne.n	60a <send_master+0x12>
	}
}
     614:	bd70      	pop	{r4, r5, r6, pc}
     616:	46c0      	nop			; (mov r8, r8)
     618:	20000020 	.word	0x20000020
     61c:	2000000c 	.word	0x2000000c
     620:	20000144 	.word	0x20000144
     624:	00000c79 	.word	0x00000c79

00000628 <read_slave>:
#include "Slave.h"

void read_slave(enum messages msg_type)
{
     628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     62a:	0006      	movs	r6, r0
	packet_slave.data = read_buffer_slave;
     62c:	4b08      	ldr	r3, [pc, #32]	; (650 <read_slave+0x28>)
     62e:	4a09      	ldr	r2, [pc, #36]	; (654 <read_slave+0x2c>)
     630:	6053      	str	r3, [r2, #4]
	while (read_buffer_slave[MSG_TYPE] != msg_type)
     632:	781b      	ldrb	r3, [r3, #0]
     634:	4283      	cmp	r3, r0
     636:	d009      	beq.n	64c <read_slave+0x24>
	{
		i2c_slave_read_packet_wait(&i2c_slave_instance, &packet_slave);
     638:	0015      	movs	r5, r2
     63a:	4c07      	ldr	r4, [pc, #28]	; (658 <read_slave+0x30>)
     63c:	4f07      	ldr	r7, [pc, #28]	; (65c <read_slave+0x34>)
     63e:	0029      	movs	r1, r5
     640:	0020      	movs	r0, r4
     642:	47b8      	blx	r7
	while (read_buffer_slave[MSG_TYPE] != msg_type)
     644:	4b02      	ldr	r3, [pc, #8]	; (650 <read_slave+0x28>)
     646:	781b      	ldrb	r3, [r3, #0]
     648:	42b3      	cmp	r3, r6
     64a:	d1f8      	bne.n	63e <read_slave+0x16>
	}
}
     64c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     64e:	46c0      	nop			; (mov r8, r8)
     650:	2000015c 	.word	0x2000015c
     654:	20000018 	.word	0x20000018
     658:	20000184 	.word	0x20000184
     65c:	00000e21 	.word	0x00000e21

00000660 <unique_id>:
	}
}

unsigned int unique_id(void)
{
	uint32_t word0 = *(volatile uint32_t *)WORD0_ADDRESS;
     660:	4b04      	ldr	r3, [pc, #16]	; (674 <unique_id+0x14>)
     662:	681b      	ldr	r3, [r3, #0]
	uint32_t word1 = *(volatile uint32_t *)WORD1_ADDRESS;
     664:	4b04      	ldr	r3, [pc, #16]	; (678 <unique_id+0x18>)
     666:	6818      	ldr	r0, [r3, #0]
	uint32_t word2 = *(volatile uint32_t *)WORD2_ADDRESS;
     668:	4b04      	ldr	r3, [pc, #16]	; (67c <unique_id+0x1c>)
     66a:	681b      	ldr	r3, [r3, #0]
	uint32_t word3 = *(volatile uint32_t *)WORD3_ADDRESS;
     66c:	4b04      	ldr	r3, [pc, #16]	; (680 <unique_id+0x20>)
     66e:	681b      	ldr	r3, [r3, #0]

	uint64_t high_part = ((uint64_t)word0 << 32) | word1;
	uint64_t low_part = ((uint64_t)word2 << 32) | word3;

	unsigned int id = (unsigned int)high_part ^ (unsigned int)low_part;
     670:	4058      	eors	r0, r3
	
	return id;
}
     672:	4770      	bx	lr
     674:	0080a00c 	.word	0x0080a00c
     678:	0080a040 	.word	0x0080a040
     67c:	0080a044 	.word	0x0080a044
     680:	0080a048 	.word	0x0080a048

00000684 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     684:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     686:	2a00      	cmp	r2, #0
     688:	d001      	beq.n	68e <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     68a:	0018      	movs	r0, r3
     68c:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     68e:	008b      	lsls	r3, r1, #2
     690:	4a06      	ldr	r2, [pc, #24]	; (6ac <extint_register_callback+0x28>)
     692:	589b      	ldr	r3, [r3, r2]
     694:	2b00      	cmp	r3, #0
     696:	d003      	beq.n	6a0 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     698:	4283      	cmp	r3, r0
     69a:	d005      	beq.n	6a8 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     69c:	231d      	movs	r3, #29
     69e:	e7f4      	b.n	68a <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     6a0:	0089      	lsls	r1, r1, #2
     6a2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     6a4:	2300      	movs	r3, #0
     6a6:	e7f0      	b.n	68a <extint_register_callback+0x6>
		return STATUS_OK;
     6a8:	2300      	movs	r3, #0
     6aa:	e7ee      	b.n	68a <extint_register_callback+0x6>
     6ac:	20000104 	.word	0x20000104

000006b0 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     6b0:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     6b2:	2900      	cmp	r1, #0
     6b4:	d001      	beq.n	6ba <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     6b6:	0018      	movs	r0, r3
     6b8:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     6ba:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     6bc:	281f      	cmp	r0, #31
     6be:	d800      	bhi.n	6c2 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     6c0:	4a02      	ldr	r2, [pc, #8]	; (6cc <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     6c2:	2301      	movs	r3, #1
     6c4:	4083      	lsls	r3, r0
     6c6:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     6c8:	2300      	movs	r3, #0
     6ca:	e7f4      	b.n	6b6 <extint_chan_enable_callback+0x6>
     6cc:	40001800 	.word	0x40001800

000006d0 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     6d0:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     6d2:	2200      	movs	r2, #0
     6d4:	4b10      	ldr	r3, [pc, #64]	; (718 <EIC_Handler+0x48>)
     6d6:	701a      	strb	r2, [r3, #0]
     6d8:	2300      	movs	r3, #0
     6da:	4910      	ldr	r1, [pc, #64]	; (71c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     6dc:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     6de:	4e10      	ldr	r6, [pc, #64]	; (720 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     6e0:	4c0d      	ldr	r4, [pc, #52]	; (718 <EIC_Handler+0x48>)
     6e2:	e00a      	b.n	6fa <EIC_Handler+0x2a>
		return eics[eic_index];
     6e4:	490d      	ldr	r1, [pc, #52]	; (71c <EIC_Handler+0x4c>)
     6e6:	e008      	b.n	6fa <EIC_Handler+0x2a>
     6e8:	7823      	ldrb	r3, [r4, #0]
     6ea:	3301      	adds	r3, #1
     6ec:	b2db      	uxtb	r3, r3
     6ee:	7023      	strb	r3, [r4, #0]
     6f0:	2b0f      	cmp	r3, #15
     6f2:	d810      	bhi.n	716 <EIC_Handler+0x46>
		return NULL;
     6f4:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     6f6:	2b1f      	cmp	r3, #31
     6f8:	d9f4      	bls.n	6e4 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     6fa:	0028      	movs	r0, r5
     6fc:	4018      	ands	r0, r3
     6fe:	2201      	movs	r2, #1
     700:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     702:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     704:	4210      	tst	r0, r2
     706:	d0ef      	beq.n	6e8 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     708:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     70a:	009b      	lsls	r3, r3, #2
     70c:	599b      	ldr	r3, [r3, r6]
     70e:	2b00      	cmp	r3, #0
     710:	d0ea      	beq.n	6e8 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     712:	4798      	blx	r3
     714:	e7e8      	b.n	6e8 <EIC_Handler+0x18>
			}
		}
	}
}
     716:	bd70      	pop	{r4, r5, r6, pc}
     718:	20000100 	.word	0x20000100
     71c:	40001800 	.word	0x40001800
     720:	20000104 	.word	0x20000104

00000724 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     724:	4a04      	ldr	r2, [pc, #16]	; (738 <_extint_enable+0x14>)
     726:	7813      	ldrb	r3, [r2, #0]
     728:	2102      	movs	r1, #2
     72a:	430b      	orrs	r3, r1
     72c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     72e:	7853      	ldrb	r3, [r2, #1]
     730:	b25b      	sxtb	r3, r3
     732:	2b00      	cmp	r3, #0
     734:	dbfb      	blt.n	72e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     736:	4770      	bx	lr
     738:	40001800 	.word	0x40001800

0000073c <_system_extint_init>:
{
     73c:	b500      	push	{lr}
     73e:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
     740:	4a12      	ldr	r2, [pc, #72]	; (78c <_system_extint_init+0x50>)
     742:	6993      	ldr	r3, [r2, #24]
     744:	2140      	movs	r1, #64	; 0x40
     746:	430b      	orrs	r3, r1
     748:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     74a:	a901      	add	r1, sp, #4
     74c:	2300      	movs	r3, #0
     74e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     750:	2005      	movs	r0, #5
     752:	4b0f      	ldr	r3, [pc, #60]	; (790 <_system_extint_init+0x54>)
     754:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     756:	2005      	movs	r0, #5
     758:	4b0e      	ldr	r3, [pc, #56]	; (794 <_system_extint_init+0x58>)
     75a:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     75c:	4a0e      	ldr	r2, [pc, #56]	; (798 <_system_extint_init+0x5c>)
     75e:	7813      	ldrb	r3, [r2, #0]
     760:	2101      	movs	r1, #1
     762:	430b      	orrs	r3, r1
     764:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     766:	7853      	ldrb	r3, [r2, #1]
     768:	b25b      	sxtb	r3, r3
     76a:	2b00      	cmp	r3, #0
     76c:	dbfb      	blt.n	766 <_system_extint_init+0x2a>
     76e:	4b0b      	ldr	r3, [pc, #44]	; (79c <_system_extint_init+0x60>)
     770:	0019      	movs	r1, r3
     772:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     774:	2200      	movs	r2, #0
     776:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     778:	4299      	cmp	r1, r3
     77a:	d1fc      	bne.n	776 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     77c:	2210      	movs	r2, #16
     77e:	4b08      	ldr	r3, [pc, #32]	; (7a0 <_system_extint_init+0x64>)
     780:	601a      	str	r2, [r3, #0]
	_extint_enable();
     782:	4b08      	ldr	r3, [pc, #32]	; (7a4 <_system_extint_init+0x68>)
     784:	4798      	blx	r3
}
     786:	b003      	add	sp, #12
     788:	bd00      	pop	{pc}
     78a:	46c0      	nop			; (mov r8, r8)
     78c:	40000400 	.word	0x40000400
     790:	00001909 	.word	0x00001909
     794:	0000187d 	.word	0x0000187d
     798:	40001800 	.word	0x40001800
     79c:	20000104 	.word	0x20000104
     7a0:	e000e100 	.word	0xe000e100
     7a4:	00000725 	.word	0x00000725

000007a8 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     7a8:	2300      	movs	r3, #0
     7aa:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     7ac:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     7ae:	2201      	movs	r2, #1
     7b0:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     7b2:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     7b4:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     7b6:	3302      	adds	r3, #2
     7b8:	72c3      	strb	r3, [r0, #11]
}
     7ba:	4770      	bx	lr

000007bc <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     7bc:	b5f0      	push	{r4, r5, r6, r7, lr}
     7be:	b083      	sub	sp, #12
     7c0:	0005      	movs	r5, r0
     7c2:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     7c4:	a901      	add	r1, sp, #4
     7c6:	2300      	movs	r3, #0
     7c8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     7ca:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     7cc:	7923      	ldrb	r3, [r4, #4]
     7ce:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     7d0:	7a23      	ldrb	r3, [r4, #8]
     7d2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     7d4:	7820      	ldrb	r0, [r4, #0]
     7d6:	4b15      	ldr	r3, [pc, #84]	; (82c <extint_chan_set_config+0x70>)
     7d8:	4798      	blx	r3
		return NULL;
     7da:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     7dc:	2d1f      	cmp	r5, #31
     7de:	d800      	bhi.n	7e2 <extint_chan_set_config+0x26>
		return eics[eic_index];
     7e0:	4813      	ldr	r0, [pc, #76]	; (830 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     7e2:	2207      	movs	r2, #7
     7e4:	402a      	ands	r2, r5
     7e6:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     7e8:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     7ea:	7aa3      	ldrb	r3, [r4, #10]
     7ec:	2b00      	cmp	r3, #0
     7ee:	d001      	beq.n	7f4 <extint_chan_set_config+0x38>
     7f0:	2308      	movs	r3, #8
     7f2:	431f      	orrs	r7, r3
     7f4:	08eb      	lsrs	r3, r5, #3
     7f6:	009b      	lsls	r3, r3, #2
     7f8:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     7fa:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     7fc:	260f      	movs	r6, #15
     7fe:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     800:	43b1      	bics	r1, r6
			(new_config << config_pos);
     802:	4097      	lsls	r7, r2
     804:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     806:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     808:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     80a:	7a63      	ldrb	r3, [r4, #9]
     80c:	2b00      	cmp	r3, #0
     80e:	d106      	bne.n	81e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     810:	6943      	ldr	r3, [r0, #20]
     812:	2201      	movs	r2, #1
     814:	40aa      	lsls	r2, r5
     816:	4393      	bics	r3, r2
     818:	6143      	str	r3, [r0, #20]
	}
}
     81a:	b003      	add	sp, #12
     81c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     81e:	6942      	ldr	r2, [r0, #20]
     820:	2301      	movs	r3, #1
     822:	40ab      	lsls	r3, r5
     824:	4313      	orrs	r3, r2
     826:	6143      	str	r3, [r0, #20]
     828:	e7f7      	b.n	81a <extint_chan_set_config+0x5e>
     82a:	46c0      	nop			; (mov r8, r8)
     82c:	00001a01 	.word	0x00001a01
     830:	40001800 	.word	0x40001800

00000834 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     834:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     836:	2207      	movs	r2, #7
     838:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     83a:	421a      	tst	r2, r3
     83c:	d1fc      	bne.n	838 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     83e:	4770      	bx	lr

00000840 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     840:	b5f0      	push	{r4, r5, r6, r7, lr}
     842:	46d6      	mov	lr, sl
     844:	464f      	mov	r7, r9
     846:	4646      	mov	r6, r8
     848:	b5c0      	push	{r6, r7, lr}
     84a:	b08a      	sub	sp, #40	; 0x28
     84c:	0006      	movs	r6, r0
     84e:	000f      	movs	r7, r1
     850:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     852:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     854:	0008      	movs	r0, r1
     856:	4b97      	ldr	r3, [pc, #604]	; (ab4 <i2c_master_init+0x274>)
     858:	4798      	blx	r3
			PM->APBCMASK.reg |= mask;
     85a:	4a97      	ldr	r2, [pc, #604]	; (ab8 <i2c_master_init+0x278>)
     85c:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     85e:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     860:	2301      	movs	r3, #1
     862:	40ab      	lsls	r3, r5
     864:	430b      	orrs	r3, r1
     866:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     868:	a909      	add	r1, sp, #36	; 0x24
     86a:	7b23      	ldrb	r3, [r4, #12]
     86c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     86e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     870:	b2c5      	uxtb	r5, r0
     872:	0028      	movs	r0, r5
     874:	4b91      	ldr	r3, [pc, #580]	; (abc <i2c_master_init+0x27c>)
     876:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     878:	0028      	movs	r0, r5
     87a:	4b91      	ldr	r3, [pc, #580]	; (ac0 <i2c_master_init+0x280>)
     87c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     87e:	7b20      	ldrb	r0, [r4, #12]
     880:	2100      	movs	r1, #0
     882:	4b90      	ldr	r3, [pc, #576]	; (ac4 <i2c_master_init+0x284>)
     884:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     886:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     888:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     88a:	079b      	lsls	r3, r3, #30
     88c:	d505      	bpl.n	89a <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     88e:	b00a      	add	sp, #40	; 0x28
     890:	bc1c      	pop	{r2, r3, r4}
     892:	4690      	mov	r8, r2
     894:	4699      	mov	r9, r3
     896:	46a2      	mov	sl, r4
     898:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     89a:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     89c:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     89e:	07db      	lsls	r3, r3, #31
     8a0:	d4f5      	bmi.n	88e <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     8a2:	2314      	movs	r3, #20
     8a4:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     8a6:	6833      	ldr	r3, [r6, #0]
     8a8:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     8aa:	0018      	movs	r0, r3
     8ac:	4b81      	ldr	r3, [pc, #516]	; (ab4 <i2c_master_init+0x274>)
     8ae:	4798      	blx	r3
     8b0:	0005      	movs	r5, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     8b2:	2380      	movs	r3, #128	; 0x80
     8b4:	aa08      	add	r2, sp, #32
     8b6:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     8b8:	2300      	movs	r3, #0
     8ba:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     8bc:	2201      	movs	r2, #1
     8be:	a908      	add	r1, sp, #32
     8c0:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     8c2:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     8c4:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     8c6:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     8c8:	2800      	cmp	r0, #0
     8ca:	d100      	bne.n	8ce <i2c_master_init+0x8e>
     8cc:	e0af      	b.n	a2e <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     8ce:	ab08      	add	r3, sp, #32
     8d0:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     8d2:	2302      	movs	r3, #2
     8d4:	aa08      	add	r2, sp, #32
     8d6:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     8d8:	0c00      	lsrs	r0, r0, #16
     8da:	b2c0      	uxtb	r0, r0
     8dc:	0011      	movs	r1, r2
     8de:	4b7a      	ldr	r3, [pc, #488]	; (ac8 <i2c_master_init+0x288>)
     8e0:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     8e2:	2f00      	cmp	r7, #0
     8e4:	d100      	bne.n	8e8 <i2c_master_init+0xa8>
     8e6:	e0a7      	b.n	a38 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     8e8:	ab08      	add	r3, sp, #32
     8ea:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     8ec:	2302      	movs	r3, #2
     8ee:	aa08      	add	r2, sp, #32
     8f0:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     8f2:	0c3f      	lsrs	r7, r7, #16
     8f4:	b2f8      	uxtb	r0, r7
     8f6:	0011      	movs	r1, r2
     8f8:	4b73      	ldr	r3, [pc, #460]	; (ac8 <i2c_master_init+0x288>)
     8fa:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     8fc:	8aa3      	ldrh	r3, [r4, #20]
     8fe:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     900:	8ae3      	ldrh	r3, [r4, #22]
     902:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     904:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     906:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     908:	2b00      	cmp	r3, #0
     90a:	d104      	bne.n	916 <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     90c:	4b6f      	ldr	r3, [pc, #444]	; (acc <i2c_master_init+0x28c>)
     90e:	789b      	ldrb	r3, [r3, #2]
     910:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     912:	0fdb      	lsrs	r3, r3, #31
     914:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     916:	68a1      	ldr	r1, [r4, #8]
     918:	6923      	ldr	r3, [r4, #16]
     91a:	430b      	orrs	r3, r1
     91c:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     91e:	2224      	movs	r2, #36	; 0x24
     920:	5ca2      	ldrb	r2, [r4, r2]
     922:	2a00      	cmp	r2, #0
     924:	d002      	beq.n	92c <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     926:	2280      	movs	r2, #128	; 0x80
     928:	05d2      	lsls	r2, r2, #23
     92a:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     92c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     92e:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     930:	222c      	movs	r2, #44	; 0x2c
     932:	5ca2      	ldrb	r2, [r4, r2]
     934:	2a00      	cmp	r2, #0
     936:	d103      	bne.n	940 <i2c_master_init+0x100>
     938:	2280      	movs	r2, #128	; 0x80
     93a:	0492      	lsls	r2, r2, #18
     93c:	4291      	cmp	r1, r2
     93e:	d102      	bne.n	946 <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     940:	2280      	movs	r2, #128	; 0x80
     942:	0512      	lsls	r2, r2, #20
     944:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     946:	222d      	movs	r2, #45	; 0x2d
     948:	5ca2      	ldrb	r2, [r4, r2]
     94a:	2a00      	cmp	r2, #0
     94c:	d002      	beq.n	954 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     94e:	2280      	movs	r2, #128	; 0x80
     950:	0412      	lsls	r2, r2, #16
     952:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     954:	222e      	movs	r2, #46	; 0x2e
     956:	5ca2      	ldrb	r2, [r4, r2]
     958:	2a00      	cmp	r2, #0
     95a:	d002      	beq.n	962 <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     95c:	2280      	movs	r2, #128	; 0x80
     95e:	03d2      	lsls	r2, r2, #15
     960:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     962:	4642      	mov	r2, r8
     964:	6812      	ldr	r2, [r2, #0]
     966:	4313      	orrs	r3, r2
     968:	4642      	mov	r2, r8
     96a:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     96c:	2380      	movs	r3, #128	; 0x80
     96e:	005b      	lsls	r3, r3, #1
     970:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     972:	0028      	movs	r0, r5
     974:	3014      	adds	r0, #20
     976:	b2c0      	uxtb	r0, r0
     978:	4b55      	ldr	r3, [pc, #340]	; (ad0 <i2c_master_init+0x290>)
     97a:	4798      	blx	r3
     97c:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     97e:	23fa      	movs	r3, #250	; 0xfa
     980:	009b      	lsls	r3, r3, #2
     982:	6822      	ldr	r2, [r4, #0]
     984:	435a      	muls	r2, r3
     986:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     988:	6863      	ldr	r3, [r4, #4]
     98a:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     98c:	4d51      	ldr	r5, [pc, #324]	; (ad4 <i2c_master_init+0x294>)
     98e:	47a8      	blx	r5
     990:	9000      	str	r0, [sp, #0]
     992:	9101      	str	r1, [sp, #4]
     994:	464b      	mov	r3, r9
     996:	0058      	lsls	r0, r3, #1
     998:	47a8      	blx	r5
     99a:	9002      	str	r0, [sp, #8]
     99c:	9103      	str	r1, [sp, #12]
     99e:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     9a0:	47a8      	blx	r5
     9a2:	9004      	str	r0, [sp, #16]
     9a4:	9105      	str	r1, [sp, #20]
     9a6:	4f4c      	ldr	r7, [pc, #304]	; (ad8 <i2c_master_init+0x298>)
     9a8:	4a4c      	ldr	r2, [pc, #304]	; (adc <i2c_master_init+0x29c>)
     9aa:	4b4d      	ldr	r3, [pc, #308]	; (ae0 <i2c_master_init+0x2a0>)
     9ac:	9800      	ldr	r0, [sp, #0]
     9ae:	9901      	ldr	r1, [sp, #4]
     9b0:	47b8      	blx	r7
     9b2:	0002      	movs	r2, r0
     9b4:	000b      	movs	r3, r1
     9b6:	9804      	ldr	r0, [sp, #16]
     9b8:	9905      	ldr	r1, [sp, #20]
     9ba:	47b8      	blx	r7
     9bc:	4e49      	ldr	r6, [pc, #292]	; (ae4 <i2c_master_init+0x2a4>)
     9be:	2200      	movs	r2, #0
     9c0:	4b49      	ldr	r3, [pc, #292]	; (ae8 <i2c_master_init+0x2a8>)
     9c2:	47b0      	blx	r6
     9c4:	9004      	str	r0, [sp, #16]
     9c6:	9105      	str	r1, [sp, #20]
     9c8:	4648      	mov	r0, r9
     9ca:	47a8      	blx	r5
     9cc:	0002      	movs	r2, r0
     9ce:	000b      	movs	r3, r1
     9d0:	9804      	ldr	r0, [sp, #16]
     9d2:	9905      	ldr	r1, [sp, #20]
     9d4:	47b8      	blx	r7
     9d6:	0002      	movs	r2, r0
     9d8:	000b      	movs	r3, r1
     9da:	4d44      	ldr	r5, [pc, #272]	; (aec <i2c_master_init+0x2ac>)
     9dc:	9800      	ldr	r0, [sp, #0]
     9de:	9901      	ldr	r1, [sp, #4]
     9e0:	47a8      	blx	r5
     9e2:	9a02      	ldr	r2, [sp, #8]
     9e4:	9b03      	ldr	r3, [sp, #12]
     9e6:	47b0      	blx	r6
     9e8:	2200      	movs	r2, #0
     9ea:	4b41      	ldr	r3, [pc, #260]	; (af0 <i2c_master_init+0x2b0>)
     9ec:	47a8      	blx	r5
     9ee:	9a02      	ldr	r2, [sp, #8]
     9f0:	9b03      	ldr	r3, [sp, #12]
     9f2:	4d40      	ldr	r5, [pc, #256]	; (af4 <i2c_master_init+0x2b4>)
     9f4:	47a8      	blx	r5
     9f6:	4b40      	ldr	r3, [pc, #256]	; (af8 <i2c_master_init+0x2b8>)
     9f8:	4798      	blx	r3
     9fa:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     9fc:	2380      	movs	r3, #128	; 0x80
     9fe:	049b      	lsls	r3, r3, #18
     a00:	68a2      	ldr	r2, [r4, #8]
     a02:	429a      	cmp	r2, r3
     a04:	d01e      	beq.n	a44 <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     a06:	0003      	movs	r3, r0
     a08:	2040      	movs	r0, #64	; 0x40
     a0a:	2dff      	cmp	r5, #255	; 0xff
     a0c:	d900      	bls.n	a10 <i2c_master_init+0x1d0>
     a0e:	e73e      	b.n	88e <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     a10:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     a12:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     a14:	25ff      	movs	r5, #255	; 0xff
     a16:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     a18:	0624      	lsls	r4, r4, #24
     a1a:	4325      	orrs	r5, r4
     a1c:	0400      	lsls	r0, r0, #16
     a1e:	23ff      	movs	r3, #255	; 0xff
     a20:	041b      	lsls	r3, r3, #16
     a22:	4018      	ands	r0, r3
     a24:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     a26:	4643      	mov	r3, r8
     a28:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     a2a:	2000      	movs	r0, #0
     a2c:	e72f      	b.n	88e <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     a2e:	2100      	movs	r1, #0
     a30:	4640      	mov	r0, r8
     a32:	4b32      	ldr	r3, [pc, #200]	; (afc <i2c_master_init+0x2bc>)
     a34:	4798      	blx	r3
     a36:	e74a      	b.n	8ce <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     a38:	2101      	movs	r1, #1
     a3a:	4640      	mov	r0, r8
     a3c:	4b2f      	ldr	r3, [pc, #188]	; (afc <i2c_master_init+0x2bc>)
     a3e:	4798      	blx	r3
     a40:	0007      	movs	r7, r0
     a42:	e751      	b.n	8e8 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     a44:	26fa      	movs	r6, #250	; 0xfa
     a46:	00b6      	lsls	r6, r6, #2
     a48:	4653      	mov	r3, sl
     a4a:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     a4c:	9800      	ldr	r0, [sp, #0]
     a4e:	9901      	ldr	r1, [sp, #4]
     a50:	0002      	movs	r2, r0
     a52:	000b      	movs	r3, r1
     a54:	4c23      	ldr	r4, [pc, #140]	; (ae4 <i2c_master_init+0x2a4>)
     a56:	47a0      	blx	r4
     a58:	9000      	str	r0, [sp, #0]
     a5a:	9101      	str	r1, [sp, #4]
     a5c:	0030      	movs	r0, r6
     a5e:	4b1d      	ldr	r3, [pc, #116]	; (ad4 <i2c_master_init+0x294>)
     a60:	4798      	blx	r3
     a62:	2200      	movs	r2, #0
     a64:	4b26      	ldr	r3, [pc, #152]	; (b00 <i2c_master_init+0x2c0>)
     a66:	47b8      	blx	r7
     a68:	0002      	movs	r2, r0
     a6a:	000b      	movs	r3, r1
     a6c:	9800      	ldr	r0, [sp, #0]
     a6e:	9901      	ldr	r1, [sp, #4]
     a70:	4c20      	ldr	r4, [pc, #128]	; (af4 <i2c_master_init+0x2b4>)
     a72:	47a0      	blx	r4
     a74:	2200      	movs	r2, #0
     a76:	4b1e      	ldr	r3, [pc, #120]	; (af0 <i2c_master_init+0x2b0>)
     a78:	4c1c      	ldr	r4, [pc, #112]	; (aec <i2c_master_init+0x2ac>)
     a7a:	47a0      	blx	r4
     a7c:	4b1e      	ldr	r3, [pc, #120]	; (af8 <i2c_master_init+0x2b8>)
     a7e:	4798      	blx	r3
     a80:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     a82:	d00c      	beq.n	a9e <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     a84:	0031      	movs	r1, r6
     a86:	9807      	ldr	r0, [sp, #28]
     a88:	4b1e      	ldr	r3, [pc, #120]	; (b04 <i2c_master_init+0x2c4>)
     a8a:	4798      	blx	r3
     a8c:	3802      	subs	r0, #2
     a8e:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     a90:	002b      	movs	r3, r5
     a92:	2dff      	cmp	r5, #255	; 0xff
     a94:	d80c      	bhi.n	ab0 <i2c_master_init+0x270>
     a96:	28ff      	cmp	r0, #255	; 0xff
     a98:	d9bc      	bls.n	a14 <i2c_master_init+0x1d4>
     a9a:	2040      	movs	r0, #64	; 0x40
     a9c:	e6f7      	b.n	88e <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     a9e:	0071      	lsls	r1, r6, #1
     aa0:	1e48      	subs	r0, r1, #1
     aa2:	9b07      	ldr	r3, [sp, #28]
     aa4:	469c      	mov	ip, r3
     aa6:	4460      	add	r0, ip
     aa8:	4b16      	ldr	r3, [pc, #88]	; (b04 <i2c_master_init+0x2c4>)
     aaa:	4798      	blx	r3
     aac:	3801      	subs	r0, #1
     aae:	e7ef      	b.n	a90 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     ab0:	2040      	movs	r0, #64	; 0x40
     ab2:	e6ec      	b.n	88e <i2c_master_init+0x4e>
     ab4:	00001121 	.word	0x00001121
     ab8:	40000400 	.word	0x40000400
     abc:	00001909 	.word	0x00001909
     ac0:	0000187d 	.word	0x0000187d
     ac4:	00000f5d 	.word	0x00000f5d
     ac8:	00001a01 	.word	0x00001a01
     acc:	41002000 	.word	0x41002000
     ad0:	00001925 	.word	0x00001925
     ad4:	00003a4d 	.word	0x00003a4d
     ad8:	00002eb9 	.word	0x00002eb9
     adc:	e826d695 	.word	0xe826d695
     ae0:	3e112e0b 	.word	0x3e112e0b
     ae4:	00002231 	.word	0x00002231
     ae8:	40240000 	.word	0x40240000
     aec:	000033b9 	.word	0x000033b9
     af0:	3ff00000 	.word	0x3ff00000
     af4:	00002851 	.word	0x00002851
     af8:	000039e5 	.word	0x000039e5
     afc:	00000fa9 	.word	0x00000fa9
     b00:	40080000 	.word	0x40080000
     b04:	00001ef1 	.word	0x00001ef1

00000b08 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b08:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     b0a:	7e1a      	ldrb	r2, [r3, #24]
     b0c:	0792      	lsls	r2, r2, #30
     b0e:	d507      	bpl.n	b20 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     b10:	2202      	movs	r2, #2
     b12:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     b14:	8b5b      	ldrh	r3, [r3, #26]
     b16:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     b18:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     b1a:	17db      	asrs	r3, r3, #31
     b1c:	4018      	ands	r0, r3
}
     b1e:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     b20:	8b5a      	ldrh	r2, [r3, #26]
     b22:	0752      	lsls	r2, r2, #29
     b24:	d506      	bpl.n	b34 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     b26:	6859      	ldr	r1, [r3, #4]
     b28:	22c0      	movs	r2, #192	; 0xc0
     b2a:	0292      	lsls	r2, r2, #10
     b2c:	430a      	orrs	r2, r1
     b2e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     b30:	2018      	movs	r0, #24
     b32:	e7f4      	b.n	b1e <_i2c_master_address_response+0x16>
	return STATUS_OK;
     b34:	2000      	movs	r0, #0
     b36:	e7f2      	b.n	b1e <_i2c_master_address_response+0x16>

00000b38 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     b38:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b3a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     b3c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     b3e:	2401      	movs	r4, #1
     b40:	2502      	movs	r5, #2
     b42:	7e11      	ldrb	r1, [r2, #24]
     b44:	4221      	tst	r1, r4
     b46:	d10b      	bne.n	b60 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     b48:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     b4a:	4229      	tst	r1, r5
     b4c:	d106      	bne.n	b5c <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     b4e:	3301      	adds	r3, #1
     b50:	b29b      	uxth	r3, r3
     b52:	8901      	ldrh	r1, [r0, #8]
     b54:	4299      	cmp	r1, r3
     b56:	d8f4      	bhi.n	b42 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     b58:	2012      	movs	r0, #18
     b5a:	e002      	b.n	b62 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     b5c:	2000      	movs	r0, #0
     b5e:	e000      	b.n	b62 <_i2c_master_wait_for_bus+0x2a>
     b60:	2000      	movs	r0, #0
}
     b62:	bd30      	pop	{r4, r5, pc}

00000b64 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     b64:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b66:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     b68:	6862      	ldr	r2, [r4, #4]
     b6a:	2380      	movs	r3, #128	; 0x80
     b6c:	02db      	lsls	r3, r3, #11
     b6e:	4313      	orrs	r3, r2
     b70:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     b72:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     b74:	4b02      	ldr	r3, [pc, #8]	; (b80 <_i2c_master_send_hs_master_code+0x1c>)
     b76:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     b78:	2301      	movs	r3, #1
     b7a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     b7c:	bd10      	pop	{r4, pc}
     b7e:	46c0      	nop			; (mov r8, r8)
     b80:	00000b39 	.word	0x00000b39

00000b84 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     b84:	b5f0      	push	{r4, r5, r6, r7, lr}
     b86:	46de      	mov	lr, fp
     b88:	4657      	mov	r7, sl
     b8a:	464e      	mov	r6, r9
     b8c:	4645      	mov	r5, r8
     b8e:	b5e0      	push	{r5, r6, r7, lr}
     b90:	b083      	sub	sp, #12
     b92:	0006      	movs	r6, r0
     b94:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b96:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     b98:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     b9a:	4b32      	ldr	r3, [pc, #200]	; (c64 <_i2c_master_write_packet+0xe0>)
     b9c:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     b9e:	7a7b      	ldrb	r3, [r7, #9]
     ba0:	2b00      	cmp	r3, #0
     ba2:	d11d      	bne.n	be0 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     ba4:	686b      	ldr	r3, [r5, #4]
     ba6:	4a30      	ldr	r2, [pc, #192]	; (c68 <_i2c_master_write_packet+0xe4>)
     ba8:	4013      	ands	r3, r2
     baa:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     bac:	7a3b      	ldrb	r3, [r7, #8]
     bae:	2b00      	cmp	r3, #0
     bb0:	d01b      	beq.n	bea <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     bb2:	883b      	ldrh	r3, [r7, #0]
     bb4:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     bb6:	7a7a      	ldrb	r2, [r7, #9]
     bb8:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     bba:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     bbc:	2280      	movs	r2, #128	; 0x80
     bbe:	0212      	lsls	r2, r2, #8
     bc0:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     bc2:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     bc4:	0030      	movs	r0, r6
     bc6:	4b29      	ldr	r3, [pc, #164]	; (c6c <_i2c_master_write_packet+0xe8>)
     bc8:	4798      	blx	r3
     bca:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     bcc:	2800      	cmp	r0, #0
     bce:	d013      	beq.n	bf8 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     bd0:	9801      	ldr	r0, [sp, #4]
     bd2:	b003      	add	sp, #12
     bd4:	bc3c      	pop	{r2, r3, r4, r5}
     bd6:	4690      	mov	r8, r2
     bd8:	4699      	mov	r9, r3
     bda:	46a2      	mov	sl, r4
     bdc:	46ab      	mov	fp, r5
     bde:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     be0:	7ab9      	ldrb	r1, [r7, #10]
     be2:	0030      	movs	r0, r6
     be4:	4b22      	ldr	r3, [pc, #136]	; (c70 <_i2c_master_write_packet+0xec>)
     be6:	4798      	blx	r3
     be8:	e7dc      	b.n	ba4 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     bea:	883b      	ldrh	r3, [r7, #0]
     bec:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     bee:	7a7a      	ldrb	r2, [r7, #9]
     bf0:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     bf2:	4313      	orrs	r3, r2
     bf4:	626b      	str	r3, [r5, #36]	; 0x24
     bf6:	e7e5      	b.n	bc4 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     bf8:	0030      	movs	r0, r6
     bfa:	4b1e      	ldr	r3, [pc, #120]	; (c74 <_i2c_master_write_packet+0xf0>)
     bfc:	4798      	blx	r3
     bfe:	1e03      	subs	r3, r0, #0
     c00:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     c02:	d1e5      	bne.n	bd0 <_i2c_master_write_packet+0x4c>
     c04:	46a0      	mov	r8, r4
     c06:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     c08:	3320      	adds	r3, #32
     c0a:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     c0c:	4b15      	ldr	r3, [pc, #84]	; (c64 <_i2c_master_write_packet+0xe0>)
     c0e:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     c10:	4b16      	ldr	r3, [pc, #88]	; (c6c <_i2c_master_write_packet+0xe8>)
     c12:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     c14:	4544      	cmp	r4, r8
     c16:	d015      	beq.n	c44 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     c18:	8b6b      	ldrh	r3, [r5, #26]
     c1a:	464a      	mov	r2, r9
     c1c:	4213      	tst	r3, r2
     c1e:	d01d      	beq.n	c5c <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     c20:	0030      	movs	r0, r6
     c22:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     c24:	687b      	ldr	r3, [r7, #4]
     c26:	5d1a      	ldrb	r2, [r3, r4]
     c28:	2328      	movs	r3, #40	; 0x28
     c2a:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     c2c:	0030      	movs	r0, r6
     c2e:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     c30:	2800      	cmp	r0, #0
     c32:	d106      	bne.n	c42 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     c34:	8b6b      	ldrh	r3, [r5, #26]
     c36:	3401      	adds	r4, #1
     c38:	075b      	lsls	r3, r3, #29
     c3a:	d5eb      	bpl.n	c14 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     c3c:	231e      	movs	r3, #30
     c3e:	9301      	str	r3, [sp, #4]
     c40:	e000      	b.n	c44 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     c42:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     c44:	7ab3      	ldrb	r3, [r6, #10]
     c46:	2b00      	cmp	r3, #0
     c48:	d0c2      	beq.n	bd0 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     c4a:	0030      	movs	r0, r6
     c4c:	4b05      	ldr	r3, [pc, #20]	; (c64 <_i2c_master_write_packet+0xe0>)
     c4e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     c50:	686a      	ldr	r2, [r5, #4]
     c52:	23c0      	movs	r3, #192	; 0xc0
     c54:	029b      	lsls	r3, r3, #10
     c56:	4313      	orrs	r3, r2
     c58:	606b      	str	r3, [r5, #4]
     c5a:	e7b9      	b.n	bd0 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     c5c:	2341      	movs	r3, #65	; 0x41
     c5e:	9301      	str	r3, [sp, #4]
     c60:	e7b6      	b.n	bd0 <_i2c_master_write_packet+0x4c>
     c62:	46c0      	nop			; (mov r8, r8)
     c64:	00000835 	.word	0x00000835
     c68:	fffbffff 	.word	0xfffbffff
     c6c:	00000b39 	.word	0x00000b39
     c70:	00000b65 	.word	0x00000b65
     c74:	00000b09 	.word	0x00000b09

00000c78 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     c78:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     c7a:	2301      	movs	r3, #1
     c7c:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     c7e:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     c80:	4b01      	ldr	r3, [pc, #4]	; (c88 <i2c_master_write_packet_wait+0x10>)
     c82:	4798      	blx	r3
}
     c84:	bd10      	pop	{r4, pc}
     c86:	46c0      	nop			; (mov r8, r8)
     c88:	00000b85 	.word	0x00000b85

00000c8c <_i2c_slave_wait_for_sync>:
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     c8c:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     c8e:	2203      	movs	r2, #3
     c90:	69cb      	ldr	r3, [r1, #28]
	while (i2c_slave_is_syncing(module)) {
     c92:	421a      	tst	r2, r3
     c94:	d1fc      	bne.n	c90 <_i2c_slave_wait_for_sync+0x4>
}
     c96:	4770      	bx	lr

00000c98 <_i2c_slave_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_slave_wait_for_bus(
		struct i2c_slave_module *const module)
{
     c98:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c9a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply */
	uint16_t timeout_counter = 0;
     c9c:	2300      	movs	r3, #0
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     c9e:	2404      	movs	r4, #4
     ca0:	2501      	movs	r5, #1
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     ca2:	2602      	movs	r6, #2
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     ca4:	7e11      	ldrb	r1, [r2, #24]
     ca6:	4221      	tst	r1, r4
     ca8:	d10e      	bne.n	cc8 <_i2c_slave_wait_for_bus+0x30>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     caa:	7e11      	ldrb	r1, [r2, #24]
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     cac:	4229      	tst	r1, r5
     cae:	d10d      	bne.n	ccc <_i2c_slave_wait_for_bus+0x34>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH))) {
     cb0:	7e11      	ldrb	r1, [r2, #24]
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     cb2:	4231      	tst	r1, r6
     cb4:	d106      	bne.n	cc4 <_i2c_slave_wait_for_bus+0x2c>

		/* Check timeout condition */
		if (++timeout_counter >= module->buffer_timeout) {
     cb6:	3301      	adds	r3, #1
     cb8:	b29b      	uxth	r3, r3
     cba:	88c1      	ldrh	r1, [r0, #6]
     cbc:	4299      	cmp	r1, r3
     cbe:	d8f1      	bhi.n	ca4 <_i2c_slave_wait_for_bus+0xc>
			return STATUS_ERR_TIMEOUT;
     cc0:	2012      	movs	r0, #18
     cc2:	e002      	b.n	cca <_i2c_slave_wait_for_bus+0x32>
		}
	}
	return STATUS_OK;
     cc4:	2000      	movs	r0, #0
     cc6:	e000      	b.n	cca <_i2c_slave_wait_for_bus+0x32>
     cc8:	2000      	movs	r0, #0
}
     cca:	bd70      	pop	{r4, r5, r6, pc}
	return STATUS_OK;
     ccc:	2000      	movs	r0, #0
     cce:	e7fc      	b.n	cca <_i2c_slave_wait_for_bus+0x32>

00000cd0 <i2c_slave_init>:
{
     cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
     cd2:	b085      	sub	sp, #20
     cd4:	0005      	movs	r5, r0
     cd6:	000c      	movs	r4, r1
     cd8:	0016      	movs	r6, r2
	module->hw = hw;
     cda:	6029      	str	r1, [r5, #0]
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     cdc:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     cde:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     ce0:	079b      	lsls	r3, r3, #30
     ce2:	d501      	bpl.n	ce8 <i2c_slave_init+0x18>
}
     ce4:	b005      	add	sp, #20
     ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     ce8:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     cea:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     cec:	07db      	lsls	r3, r3, #31
     cee:	d4f9      	bmi.n	ce4 <i2c_slave_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     cf0:	0008      	movs	r0, r1
     cf2:	4b43      	ldr	r3, [pc, #268]	; (e00 <i2c_slave_init+0x130>)
     cf4:	4798      	blx	r3
     cf6:	4b43      	ldr	r3, [pc, #268]	; (e04 <i2c_slave_init+0x134>)
     cf8:	469c      	mov	ip, r3
     cfa:	6a19      	ldr	r1, [r3, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     cfc:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     cfe:	2701      	movs	r7, #1
     d00:	003a      	movs	r2, r7
     d02:	409a      	lsls	r2, r3
     d04:	0013      	movs	r3, r2
     d06:	430b      	orrs	r3, r1
     d08:	4662      	mov	r2, ip
     d0a:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     d0c:	a903      	add	r1, sp, #12
     d0e:	7e33      	ldrb	r3, [r6, #24]
     d10:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d12:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d14:	b2c3      	uxtb	r3, r0
     d16:	9301      	str	r3, [sp, #4]
     d18:	0018      	movs	r0, r3
     d1a:	4b3b      	ldr	r3, [pc, #236]	; (e08 <i2c_slave_init+0x138>)
     d1c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     d1e:	9801      	ldr	r0, [sp, #4]
     d20:	4b3a      	ldr	r3, [pc, #232]	; (e0c <i2c_slave_init+0x13c>)
     d22:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     d24:	7e30      	ldrb	r0, [r6, #24]
     d26:	2100      	movs	r1, #0
     d28:	4b39      	ldr	r3, [pc, #228]	; (e10 <i2c_slave_init+0x140>)
     d2a:	4798      	blx	r3
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     d2c:	2310      	movs	r3, #16
     d2e:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     d30:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     d32:	8933      	ldrh	r3, [r6, #8]
     d34:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     d36:	7c33      	ldrb	r3, [r6, #16]
     d38:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     d3a:	2380      	movs	r3, #128	; 0x80
     d3c:	aa02      	add	r2, sp, #8
     d3e:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d40:	2300      	movs	r3, #0
     d42:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d44:	7097      	strb	r7, [r2, #2]
	config->powersave    = false;
     d46:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     d48:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     d4a:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     d4c:	2800      	cmp	r0, #0
     d4e:	d04b      	beq.n	de8 <i2c_slave_init+0x118>
	pin_conf.mux_position = pad0 & 0xFFFF;
     d50:	ab02      	add	r3, sp, #8
     d52:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     d54:	2302      	movs	r3, #2
     d56:	aa02      	add	r2, sp, #8
     d58:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     d5a:	0c00      	lsrs	r0, r0, #16
     d5c:	b2c0      	uxtb	r0, r0
     d5e:	0011      	movs	r1, r2
     d60:	4b2c      	ldr	r3, [pc, #176]	; (e14 <i2c_slave_init+0x144>)
     d62:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     d64:	2d00      	cmp	r5, #0
     d66:	d044      	beq.n	df2 <i2c_slave_init+0x122>
	pin_conf.mux_position = pad1 & 0xFFFF;
     d68:	ab02      	add	r3, sp, #8
     d6a:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     d6c:	2302      	movs	r3, #2
     d6e:	aa02      	add	r2, sp, #8
     d70:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     d72:	0c2d      	lsrs	r5, r5, #16
     d74:	b2e8      	uxtb	r0, r5
     d76:	0011      	movs	r1, r2
     d78:	4b26      	ldr	r3, [pc, #152]	; (e14 <i2c_slave_init+0x144>)
     d7a:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     d7c:	7e73      	ldrb	r3, [r6, #25]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     d7e:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     d80:	2b00      	cmp	r3, #0
     d82:	d104      	bne.n	d8e <i2c_slave_init+0xbe>
     d84:	4b24      	ldr	r3, [pc, #144]	; (e18 <i2c_slave_init+0x148>)
     d86:	789b      	ldrb	r3, [r3, #2]
     d88:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     d8a:	0fdb      	lsrs	r3, r3, #31
     d8c:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     d8e:	2325      	movs	r3, #37	; 0x25
     d90:	5cf3      	ldrb	r3, [r6, r3]
     d92:	2b00      	cmp	r3, #0
     d94:	d104      	bne.n	da0 <i2c_slave_init+0xd0>
     d96:	2380      	movs	r3, #128	; 0x80
     d98:	049b      	lsls	r3, r3, #18
     d9a:	6971      	ldr	r1, [r6, #20]
     d9c:	4299      	cmp	r1, r3
     d9e:	d102      	bne.n	da6 <i2c_slave_init+0xd6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     da0:	2380      	movs	r3, #128	; 0x80
     da2:	051b      	lsls	r3, r3, #20
     da4:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     da6:	6820      	ldr	r0, [r4, #0]
     da8:	6873      	ldr	r3, [r6, #4]
     daa:	6971      	ldr	r1, [r6, #20]
     dac:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     dae:	2124      	movs	r1, #36	; 0x24
     db0:	5c71      	ldrb	r1, [r6, r1]
     db2:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     db4:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     db6:	2126      	movs	r1, #38	; 0x26
     db8:	5c71      	ldrb	r1, [r6, r1]
     dba:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     dbc:	430b      	orrs	r3, r1
     dbe:	4303      	orrs	r3, r0
     dc0:	4313      	orrs	r3, r2
     dc2:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     dc4:	8972      	ldrh	r2, [r6, #10]
     dc6:	2380      	movs	r3, #128	; 0x80
     dc8:	005b      	lsls	r3, r3, #1
     dca:	4313      	orrs	r3, r2
     dcc:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     dce:	89b3      	ldrh	r3, [r6, #12]
     dd0:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     dd2:	89f2      	ldrh	r2, [r6, #14]
     dd4:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     dd6:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     dd8:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     dda:	4313      	orrs	r3, r2
     ddc:	7c32      	ldrb	r2, [r6, #16]
     dde:	03d2      	lsls	r2, r2, #15
     de0:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     de2:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     de4:	2000      	movs	r0, #0
     de6:	e77d      	b.n	ce4 <i2c_slave_init+0x14>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     de8:	2100      	movs	r1, #0
     dea:	0020      	movs	r0, r4
     dec:	4b0b      	ldr	r3, [pc, #44]	; (e1c <i2c_slave_init+0x14c>)
     dee:	4798      	blx	r3
     df0:	e7ae      	b.n	d50 <i2c_slave_init+0x80>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     df2:	2101      	movs	r1, #1
     df4:	0020      	movs	r0, r4
     df6:	4b09      	ldr	r3, [pc, #36]	; (e1c <i2c_slave_init+0x14c>)
     df8:	4798      	blx	r3
     dfa:	0005      	movs	r5, r0
     dfc:	e7b4      	b.n	d68 <i2c_slave_init+0x98>
     dfe:	46c0      	nop			; (mov r8, r8)
     e00:	00001121 	.word	0x00001121
     e04:	40000400 	.word	0x40000400
     e08:	00001909 	.word	0x00001909
     e0c:	0000187d 	.word	0x0000187d
     e10:	00000f5d 	.word	0x00000f5d
     e14:	00001a01 	.word	0x00001a01
     e18:	41002000 	.word	0x41002000
     e1c:	00000fa9 	.word	0x00000fa9

00000e20 <i2c_slave_read_packet_wait>:
 * \retval STATUS_ERR_ERR_OVERFLOW  Last byte received overflows buffer
 */
enum status_code i2c_slave_read_packet_wait(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
     e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     e22:	46de      	mov	lr, fp
     e24:	4657      	mov	r7, sl
     e26:	464e      	mov	r6, r9
     e28:	4645      	mov	r5, r8
     e2a:	b5e0      	push	{r5, r6, r7, lr}
     e2c:	0007      	movs	r7, r0
     e2e:	000e      	movs	r6, r1
	Assert(module->hw);
	Assert(packet);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	uint16_t length = packet->data_length;
     e30:	880d      	ldrh	r5, [r1, #0]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     e32:	2417      	movs	r4, #23
	if (length == 0) {
     e34:	2d00      	cmp	r5, #0
     e36:	d106      	bne.n	e46 <i2c_slave_read_packet_wait+0x26>
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
		/* Clear stop flag */
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
	}
	return STATUS_OK;
}
     e38:	0020      	movs	r0, r4
     e3a:	bc3c      	pop	{r2, r3, r4, r5}
     e3c:	4690      	mov	r8, r2
     e3e:	4699      	mov	r9, r3
     e40:	46a2      	mov	sl, r4
     e42:	46ab      	mov	fp, r5
     e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     e46:	6803      	ldr	r3, [r0, #0]
     e48:	4698      	mov	r8, r3
	status = _i2c_slave_wait_for_bus(module);
     e4a:	4b38      	ldr	r3, [pc, #224]	; (f2c <i2c_slave_read_packet_wait+0x10c>)
     e4c:	4798      	blx	r3
     e4e:	1e04      	subs	r4, r0, #0
	if (status != STATUS_OK) {
     e50:	d1f2      	bne.n	e38 <i2c_slave_read_packet_wait+0x18>
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     e52:	4643      	mov	r3, r8
     e54:	7e1b      	ldrb	r3, [r3, #24]
		return STATUS_ERR_DENIED;
     e56:	341c      	adds	r4, #28
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     e58:	079b      	lsls	r3, r3, #30
     e5a:	d5ed      	bpl.n	e38 <i2c_slave_read_packet_wait+0x18>
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     e5c:	4643      	mov	r3, r8
     e5e:	8b5a      	ldrh	r2, [r3, #26]
     e60:	2343      	movs	r3, #67	; 0x43
		return STATUS_ERR_IO;
     e62:	3c0c      	subs	r4, #12
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     e64:	421a      	tst	r2, r3
     e66:	d1e7      	bne.n	e38 <i2c_slave_read_packet_wait+0x18>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     e68:	4643      	mov	r3, r8
     e6a:	8b5b      	ldrh	r3, [r3, #26]
     e6c:	071b      	lsls	r3, r3, #28
     e6e:	d50e      	bpl.n	e8e <i2c_slave_read_packet_wait+0x6e>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     e70:	4643      	mov	r3, r8
     e72:	685a      	ldr	r2, [r3, #4]
     e74:	2380      	movs	r3, #128	; 0x80
     e76:	02db      	lsls	r3, r3, #11
     e78:	4313      	orrs	r3, r2
     e7a:	4642      	mov	r2, r8
     e7c:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     e7e:	6852      	ldr	r2, [r2, #4]
     e80:	23c0      	movs	r3, #192	; 0xc0
     e82:	029b      	lsls	r3, r3, #10
     e84:	4313      	orrs	r3, r2
     e86:	4642      	mov	r2, r8
     e88:	6053      	str	r3, [r2, #4]
		return STATUS_ERR_BAD_FORMAT;
     e8a:	340a      	adds	r4, #10
     e8c:	e7d4      	b.n	e38 <i2c_slave_read_packet_wait+0x18>
	i2c_hw->CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
     e8e:	4643      	mov	r3, r8
     e90:	685b      	ldr	r3, [r3, #4]
     e92:	4a27      	ldr	r2, [pc, #156]	; (f30 <i2c_slave_read_packet_wait+0x110>)
     e94:	4013      	ands	r3, r2
     e96:	4642      	mov	r2, r8
     e98:	6053      	str	r3, [r2, #4]
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     e9a:	6852      	ldr	r2, [r2, #4]
     e9c:	23c0      	movs	r3, #192	; 0xc0
     e9e:	029b      	lsls	r3, r3, #10
     ea0:	4313      	orrs	r3, r2
     ea2:	4642      	mov	r2, r8
     ea4:	6053      	str	r3, [r2, #4]
	while (length--) {
     ea6:	3d01      	subs	r5, #1
     ea8:	b2ad      	uxth	r5, r5
     eaa:	1c6b      	adds	r3, r5, #1
     eac:	4699      	mov	r9, r3
     eae:	2500      	movs	r5, #0
		status = _i2c_slave_wait_for_bus(module);
     eb0:	4b1e      	ldr	r3, [pc, #120]	; (f2c <i2c_slave_read_packet_wait+0x10c>)
     eb2:	469a      	mov	sl, r3
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     eb4:	2301      	movs	r3, #1
     eb6:	469b      	mov	fp, r3
		status = _i2c_slave_wait_for_bus(module);
     eb8:	0038      	movs	r0, r7
     eba:	47d0      	blx	sl
     ebc:	1e04      	subs	r4, r0, #0
		if (status != STATUS_OK) {
     ebe:	d1bb      	bne.n	e38 <i2c_slave_read_packet_wait+0x18>
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     ec0:	4643      	mov	r3, r8
     ec2:	7e1b      	ldrb	r3, [r3, #24]
     ec4:	465a      	mov	r2, fp
     ec6:	4213      	tst	r3, r2
     ec8:	d12b      	bne.n	f22 <i2c_slave_read_packet_wait+0x102>
				i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
     eca:	4643      	mov	r3, r8
     ecc:	7e1b      	ldrb	r3, [r3, #24]
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     ece:	079b      	lsls	r3, r3, #30
     ed0:	d427      	bmi.n	f22 <i2c_slave_read_packet_wait+0x102>
		_i2c_slave_wait_for_sync(module);
     ed2:	0038      	movs	r0, r7
     ed4:	4b17      	ldr	r3, [pc, #92]	; (f34 <i2c_slave_read_packet_wait+0x114>)
     ed6:	4798      	blx	r3
		packet->data[i++] = i2c_hw->DATA.reg;
     ed8:	2328      	movs	r3, #40	; 0x28
     eda:	4642      	mov	r2, r8
     edc:	5cd3      	ldrb	r3, [r2, r3]
     ede:	6872      	ldr	r2, [r6, #4]
     ee0:	5553      	strb	r3, [r2, r5]
     ee2:	3501      	adds	r5, #1
	while (length--) {
     ee4:	454d      	cmp	r5, r9
     ee6:	d1e7      	bne.n	eb8 <i2c_slave_read_packet_wait+0x98>
	status = _i2c_slave_wait_for_bus(module);
     ee8:	0038      	movs	r0, r7
     eea:	4b10      	ldr	r3, [pc, #64]	; (f2c <i2c_slave_read_packet_wait+0x10c>)
     eec:	4798      	blx	r3
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
     eee:	4643      	mov	r3, r8
     ef0:	7e1b      	ldrb	r3, [r3, #24]
     ef2:	075b      	lsls	r3, r3, #29
     ef4:	d50c      	bpl.n	f10 <i2c_slave_read_packet_wait+0xf0>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     ef6:	4643      	mov	r3, r8
     ef8:	685a      	ldr	r2, [r3, #4]
     efa:	2380      	movs	r3, #128	; 0x80
     efc:	02db      	lsls	r3, r3, #11
     efe:	4313      	orrs	r3, r2
     f00:	4642      	mov	r2, r8
     f02:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     f04:	6852      	ldr	r2, [r2, #4]
     f06:	2380      	movs	r3, #128	; 0x80
     f08:	029b      	lsls	r3, r3, #10
     f0a:	4313      	orrs	r3, r2
     f0c:	4642      	mov	r2, r8
     f0e:	6053      	str	r3, [r2, #4]
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
     f10:	4643      	mov	r3, r8
     f12:	7e1b      	ldrb	r3, [r3, #24]
     f14:	07db      	lsls	r3, r3, #31
     f16:	d400      	bmi.n	f1a <i2c_slave_read_packet_wait+0xfa>
     f18:	e78e      	b.n	e38 <i2c_slave_read_packet_wait+0x18>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     f1a:	2301      	movs	r3, #1
     f1c:	4642      	mov	r2, r8
     f1e:	7613      	strb	r3, [r2, #24]
     f20:	e78a      	b.n	e38 <i2c_slave_read_packet_wait+0x18>
			i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     f22:	2301      	movs	r3, #1
     f24:	4642      	mov	r2, r8
     f26:	7613      	strb	r3, [r2, #24]
			return STATUS_ABORTED;
     f28:	2404      	movs	r4, #4
     f2a:	e785      	b.n	e38 <i2c_slave_read_packet_wait+0x18>
     f2c:	00000c99 	.word	0x00000c99
     f30:	fffbffff 	.word	0xfffbffff
     f34:	00000c8d 	.word	0x00000c8d

00000f38 <i2c_slave_get_direction_wait>:
 * \retval I2C_SLAVE_DIRECTION_READ   Write request from master
 * \retval I2C_SLAVE_DIRECTION_WRITE  Read request from master
 */
enum i2c_slave_direction i2c_slave_get_direction_wait(
		struct i2c_slave_module *const module)
{
     f38:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     f3a:	6804      	ldr	r4, [r0, #0]

	enum status_code status;

	/* Wait for address interrupt */
	status = _i2c_slave_wait_for_bus(module);
     f3c:	4b06      	ldr	r3, [pc, #24]	; (f58 <i2c_slave_get_direction_wait+0x20>)
     f3e:	4798      	blx	r3

	if (status != STATUS_OK) {
		/* Timeout, return */
		return I2C_SLAVE_DIRECTION_NONE;
     f40:	2302      	movs	r3, #2
	if (status != STATUS_OK) {
     f42:	2800      	cmp	r0, #0
     f44:	d001      	beq.n	f4a <i2c_slave_get_direction_wait+0x12>
		return I2C_SLAVE_DIRECTION_WRITE;
	} else {
		/* Write request from master */
		return I2C_SLAVE_DIRECTION_READ;
	}
}
     f46:	0018      	movs	r0, r3
     f48:	bd10      	pop	{r4, pc}
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     f4a:	7e22      	ldrb	r2, [r4, #24]
     f4c:	0792      	lsls	r2, r2, #30
     f4e:	d5fa      	bpl.n	f46 <i2c_slave_get_direction_wait+0xe>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     f50:	8b63      	ldrh	r3, [r4, #26]
     f52:	071b      	lsls	r3, r3, #28
		return I2C_SLAVE_DIRECTION_NONE;
     f54:	0fdb      	lsrs	r3, r3, #31
     f56:	e7f6      	b.n	f46 <i2c_slave_get_direction_wait+0xe>
     f58:	00000c99 	.word	0x00000c99

00000f5c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     f5c:	b510      	push	{r4, lr}
     f5e:	b082      	sub	sp, #8
     f60:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     f62:	4b0e      	ldr	r3, [pc, #56]	; (f9c <sercom_set_gclk_generator+0x40>)
     f64:	781b      	ldrb	r3, [r3, #0]
     f66:	2b00      	cmp	r3, #0
     f68:	d007      	beq.n	f7a <sercom_set_gclk_generator+0x1e>
     f6a:	2900      	cmp	r1, #0
     f6c:	d105      	bne.n	f7a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     f6e:	4b0b      	ldr	r3, [pc, #44]	; (f9c <sercom_set_gclk_generator+0x40>)
     f70:	785b      	ldrb	r3, [r3, #1]
     f72:	4283      	cmp	r3, r0
     f74:	d010      	beq.n	f98 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     f76:	201d      	movs	r0, #29
     f78:	e00c      	b.n	f94 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     f7a:	a901      	add	r1, sp, #4
     f7c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     f7e:	2013      	movs	r0, #19
     f80:	4b07      	ldr	r3, [pc, #28]	; (fa0 <sercom_set_gclk_generator+0x44>)
     f82:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     f84:	2013      	movs	r0, #19
     f86:	4b07      	ldr	r3, [pc, #28]	; (fa4 <sercom_set_gclk_generator+0x48>)
     f88:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     f8a:	4b04      	ldr	r3, [pc, #16]	; (f9c <sercom_set_gclk_generator+0x40>)
     f8c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     f8e:	2201      	movs	r2, #1
     f90:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     f92:	2000      	movs	r0, #0
}
     f94:	b002      	add	sp, #8
     f96:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     f98:	2000      	movs	r0, #0
     f9a:	e7fb      	b.n	f94 <sercom_set_gclk_generator+0x38>
     f9c:	200000b8 	.word	0x200000b8
     fa0:	00001909 	.word	0x00001909
     fa4:	0000187d 	.word	0x0000187d

00000fa8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     fa8:	4b40      	ldr	r3, [pc, #256]	; (10ac <_sercom_get_default_pad+0x104>)
     faa:	4298      	cmp	r0, r3
     fac:	d031      	beq.n	1012 <_sercom_get_default_pad+0x6a>
     fae:	d90a      	bls.n	fc6 <_sercom_get_default_pad+0x1e>
     fb0:	4b3f      	ldr	r3, [pc, #252]	; (10b0 <_sercom_get_default_pad+0x108>)
     fb2:	4298      	cmp	r0, r3
     fb4:	d04d      	beq.n	1052 <_sercom_get_default_pad+0xaa>
     fb6:	4b3f      	ldr	r3, [pc, #252]	; (10b4 <_sercom_get_default_pad+0x10c>)
     fb8:	4298      	cmp	r0, r3
     fba:	d05a      	beq.n	1072 <_sercom_get_default_pad+0xca>
     fbc:	4b3e      	ldr	r3, [pc, #248]	; (10b8 <_sercom_get_default_pad+0x110>)
     fbe:	4298      	cmp	r0, r3
     fc0:	d037      	beq.n	1032 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     fc2:	2000      	movs	r0, #0
}
     fc4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     fc6:	4b3d      	ldr	r3, [pc, #244]	; (10bc <_sercom_get_default_pad+0x114>)
     fc8:	4298      	cmp	r0, r3
     fca:	d00c      	beq.n	fe6 <_sercom_get_default_pad+0x3e>
     fcc:	4b3c      	ldr	r3, [pc, #240]	; (10c0 <_sercom_get_default_pad+0x118>)
     fce:	4298      	cmp	r0, r3
     fd0:	d1f7      	bne.n	fc2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     fd2:	2901      	cmp	r1, #1
     fd4:	d017      	beq.n	1006 <_sercom_get_default_pad+0x5e>
     fd6:	2900      	cmp	r1, #0
     fd8:	d05d      	beq.n	1096 <_sercom_get_default_pad+0xee>
     fda:	2902      	cmp	r1, #2
     fdc:	d015      	beq.n	100a <_sercom_get_default_pad+0x62>
     fde:	2903      	cmp	r1, #3
     fe0:	d015      	beq.n	100e <_sercom_get_default_pad+0x66>
	return 0;
     fe2:	2000      	movs	r0, #0
     fe4:	e7ee      	b.n	fc4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     fe6:	2901      	cmp	r1, #1
     fe8:	d007      	beq.n	ffa <_sercom_get_default_pad+0x52>
     fea:	2900      	cmp	r1, #0
     fec:	d051      	beq.n	1092 <_sercom_get_default_pad+0xea>
     fee:	2902      	cmp	r1, #2
     ff0:	d005      	beq.n	ffe <_sercom_get_default_pad+0x56>
     ff2:	2903      	cmp	r1, #3
     ff4:	d005      	beq.n	1002 <_sercom_get_default_pad+0x5a>
	return 0;
     ff6:	2000      	movs	r0, #0
     ff8:	e7e4      	b.n	fc4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ffa:	4832      	ldr	r0, [pc, #200]	; (10c4 <_sercom_get_default_pad+0x11c>)
     ffc:	e7e2      	b.n	fc4 <_sercom_get_default_pad+0x1c>
     ffe:	4832      	ldr	r0, [pc, #200]	; (10c8 <_sercom_get_default_pad+0x120>)
    1000:	e7e0      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    1002:	4832      	ldr	r0, [pc, #200]	; (10cc <_sercom_get_default_pad+0x124>)
    1004:	e7de      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    1006:	4832      	ldr	r0, [pc, #200]	; (10d0 <_sercom_get_default_pad+0x128>)
    1008:	e7dc      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    100a:	4832      	ldr	r0, [pc, #200]	; (10d4 <_sercom_get_default_pad+0x12c>)
    100c:	e7da      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    100e:	4832      	ldr	r0, [pc, #200]	; (10d8 <_sercom_get_default_pad+0x130>)
    1010:	e7d8      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    1012:	2901      	cmp	r1, #1
    1014:	d007      	beq.n	1026 <_sercom_get_default_pad+0x7e>
    1016:	2900      	cmp	r1, #0
    1018:	d03f      	beq.n	109a <_sercom_get_default_pad+0xf2>
    101a:	2902      	cmp	r1, #2
    101c:	d005      	beq.n	102a <_sercom_get_default_pad+0x82>
    101e:	2903      	cmp	r1, #3
    1020:	d005      	beq.n	102e <_sercom_get_default_pad+0x86>
	return 0;
    1022:	2000      	movs	r0, #0
    1024:	e7ce      	b.n	fc4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1026:	482d      	ldr	r0, [pc, #180]	; (10dc <_sercom_get_default_pad+0x134>)
    1028:	e7cc      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    102a:	482d      	ldr	r0, [pc, #180]	; (10e0 <_sercom_get_default_pad+0x138>)
    102c:	e7ca      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    102e:	482d      	ldr	r0, [pc, #180]	; (10e4 <_sercom_get_default_pad+0x13c>)
    1030:	e7c8      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    1032:	2901      	cmp	r1, #1
    1034:	d007      	beq.n	1046 <_sercom_get_default_pad+0x9e>
    1036:	2900      	cmp	r1, #0
    1038:	d031      	beq.n	109e <_sercom_get_default_pad+0xf6>
    103a:	2902      	cmp	r1, #2
    103c:	d005      	beq.n	104a <_sercom_get_default_pad+0xa2>
    103e:	2903      	cmp	r1, #3
    1040:	d005      	beq.n	104e <_sercom_get_default_pad+0xa6>
	return 0;
    1042:	2000      	movs	r0, #0
    1044:	e7be      	b.n	fc4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1046:	4828      	ldr	r0, [pc, #160]	; (10e8 <_sercom_get_default_pad+0x140>)
    1048:	e7bc      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    104a:	4828      	ldr	r0, [pc, #160]	; (10ec <_sercom_get_default_pad+0x144>)
    104c:	e7ba      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    104e:	4828      	ldr	r0, [pc, #160]	; (10f0 <_sercom_get_default_pad+0x148>)
    1050:	e7b8      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    1052:	2901      	cmp	r1, #1
    1054:	d007      	beq.n	1066 <_sercom_get_default_pad+0xbe>
    1056:	2900      	cmp	r1, #0
    1058:	d023      	beq.n	10a2 <_sercom_get_default_pad+0xfa>
    105a:	2902      	cmp	r1, #2
    105c:	d005      	beq.n	106a <_sercom_get_default_pad+0xc2>
    105e:	2903      	cmp	r1, #3
    1060:	d005      	beq.n	106e <_sercom_get_default_pad+0xc6>
	return 0;
    1062:	2000      	movs	r0, #0
    1064:	e7ae      	b.n	fc4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1066:	4823      	ldr	r0, [pc, #140]	; (10f4 <_sercom_get_default_pad+0x14c>)
    1068:	e7ac      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    106a:	4823      	ldr	r0, [pc, #140]	; (10f8 <_sercom_get_default_pad+0x150>)
    106c:	e7aa      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    106e:	4823      	ldr	r0, [pc, #140]	; (10fc <_sercom_get_default_pad+0x154>)
    1070:	e7a8      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    1072:	2901      	cmp	r1, #1
    1074:	d007      	beq.n	1086 <_sercom_get_default_pad+0xde>
    1076:	2900      	cmp	r1, #0
    1078:	d015      	beq.n	10a6 <_sercom_get_default_pad+0xfe>
    107a:	2902      	cmp	r1, #2
    107c:	d005      	beq.n	108a <_sercom_get_default_pad+0xe2>
    107e:	2903      	cmp	r1, #3
    1080:	d005      	beq.n	108e <_sercom_get_default_pad+0xe6>
	return 0;
    1082:	2000      	movs	r0, #0
    1084:	e79e      	b.n	fc4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1086:	481e      	ldr	r0, [pc, #120]	; (1100 <_sercom_get_default_pad+0x158>)
    1088:	e79c      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    108a:	481e      	ldr	r0, [pc, #120]	; (1104 <_sercom_get_default_pad+0x15c>)
    108c:	e79a      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    108e:	481e      	ldr	r0, [pc, #120]	; (1108 <_sercom_get_default_pad+0x160>)
    1090:	e798      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    1092:	481e      	ldr	r0, [pc, #120]	; (110c <_sercom_get_default_pad+0x164>)
    1094:	e796      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    1096:	2003      	movs	r0, #3
    1098:	e794      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    109a:	481d      	ldr	r0, [pc, #116]	; (1110 <_sercom_get_default_pad+0x168>)
    109c:	e792      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    109e:	481d      	ldr	r0, [pc, #116]	; (1114 <_sercom_get_default_pad+0x16c>)
    10a0:	e790      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    10a2:	481d      	ldr	r0, [pc, #116]	; (1118 <_sercom_get_default_pad+0x170>)
    10a4:	e78e      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    10a6:	481d      	ldr	r0, [pc, #116]	; (111c <_sercom_get_default_pad+0x174>)
    10a8:	e78c      	b.n	fc4 <_sercom_get_default_pad+0x1c>
    10aa:	46c0      	nop			; (mov r8, r8)
    10ac:	42001000 	.word	0x42001000
    10b0:	42001800 	.word	0x42001800
    10b4:	42001c00 	.word	0x42001c00
    10b8:	42001400 	.word	0x42001400
    10bc:	42000800 	.word	0x42000800
    10c0:	42000c00 	.word	0x42000c00
    10c4:	00050003 	.word	0x00050003
    10c8:	00060003 	.word	0x00060003
    10cc:	00070003 	.word	0x00070003
    10d0:	00010003 	.word	0x00010003
    10d4:	001e0003 	.word	0x001e0003
    10d8:	001f0003 	.word	0x001f0003
    10dc:	000d0002 	.word	0x000d0002
    10e0:	000e0002 	.word	0x000e0002
    10e4:	000f0002 	.word	0x000f0002
    10e8:	00110003 	.word	0x00110003
    10ec:	00120003 	.word	0x00120003
    10f0:	00130003 	.word	0x00130003
    10f4:	003f0005 	.word	0x003f0005
    10f8:	003e0005 	.word	0x003e0005
    10fc:	00520005 	.word	0x00520005
    1100:	00170003 	.word	0x00170003
    1104:	00180003 	.word	0x00180003
    1108:	00190003 	.word	0x00190003
    110c:	00040003 	.word	0x00040003
    1110:	000c0002 	.word	0x000c0002
    1114:	00100003 	.word	0x00100003
    1118:	00530005 	.word	0x00530005
    111c:	00160003 	.word	0x00160003

00001120 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1120:	b530      	push	{r4, r5, lr}
    1122:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1124:	4b0b      	ldr	r3, [pc, #44]	; (1154 <_sercom_get_sercom_inst_index+0x34>)
    1126:	466a      	mov	r2, sp
    1128:	cb32      	ldmia	r3!, {r1, r4, r5}
    112a:	c232      	stmia	r2!, {r1, r4, r5}
    112c:	cb32      	ldmia	r3!, {r1, r4, r5}
    112e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1130:	9b00      	ldr	r3, [sp, #0]
    1132:	4283      	cmp	r3, r0
    1134:	d00b      	beq.n	114e <_sercom_get_sercom_inst_index+0x2e>
    1136:	2301      	movs	r3, #1
    1138:	009a      	lsls	r2, r3, #2
    113a:	4669      	mov	r1, sp
    113c:	5852      	ldr	r2, [r2, r1]
    113e:	4282      	cmp	r2, r0
    1140:	d006      	beq.n	1150 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1142:	3301      	adds	r3, #1
    1144:	2b06      	cmp	r3, #6
    1146:	d1f7      	bne.n	1138 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1148:	2000      	movs	r0, #0
}
    114a:	b007      	add	sp, #28
    114c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    114e:	2300      	movs	r3, #0
			return i;
    1150:	b2d8      	uxtb	r0, r3
    1152:	e7fa      	b.n	114a <_sercom_get_sercom_inst_index+0x2a>
    1154:	00003d20 	.word	0x00003d20

00001158 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1158:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    115a:	2000      	movs	r0, #0
    115c:	4b08      	ldr	r3, [pc, #32]	; (1180 <delay_init+0x28>)
    115e:	4798      	blx	r3
    1160:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    1162:	4c08      	ldr	r4, [pc, #32]	; (1184 <delay_init+0x2c>)
    1164:	21fa      	movs	r1, #250	; 0xfa
    1166:	0089      	lsls	r1, r1, #2
    1168:	47a0      	blx	r4
    116a:	4b07      	ldr	r3, [pc, #28]	; (1188 <delay_init+0x30>)
    116c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    116e:	4907      	ldr	r1, [pc, #28]	; (118c <delay_init+0x34>)
    1170:	0028      	movs	r0, r5
    1172:	47a0      	blx	r4
    1174:	4b06      	ldr	r3, [pc, #24]	; (1190 <delay_init+0x38>)
    1176:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1178:	2205      	movs	r2, #5
    117a:	4b06      	ldr	r3, [pc, #24]	; (1194 <delay_init+0x3c>)
    117c:	601a      	str	r2, [r3, #0]
}
    117e:	bd70      	pop	{r4, r5, r6, pc}
    1180:	000017f1 	.word	0x000017f1
    1184:	00001ef1 	.word	0x00001ef1
    1188:	20000000 	.word	0x20000000
    118c:	000f4240 	.word	0x000f4240
    1190:	20000004 	.word	0x20000004
    1194:	e000e010 	.word	0xe000e010

00001198 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    1198:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    119a:	4b08      	ldr	r3, [pc, #32]	; (11bc <delay_cycles_us+0x24>)
    119c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    119e:	4a08      	ldr	r2, [pc, #32]	; (11c0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    11a0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    11a2:	2180      	movs	r1, #128	; 0x80
    11a4:	0249      	lsls	r1, r1, #9
	while (n--) {
    11a6:	3801      	subs	r0, #1
    11a8:	d307      	bcc.n	11ba <delay_cycles_us+0x22>
	if (n > 0) {
    11aa:	2c00      	cmp	r4, #0
    11ac:	d0fb      	beq.n	11a6 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
    11ae:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    11b0:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    11b2:	6813      	ldr	r3, [r2, #0]
    11b4:	420b      	tst	r3, r1
    11b6:	d0fc      	beq.n	11b2 <delay_cycles_us+0x1a>
    11b8:	e7f5      	b.n	11a6 <delay_cycles_us+0xe>
	}
}
    11ba:	bd30      	pop	{r4, r5, pc}
    11bc:	20000004 	.word	0x20000004
    11c0:	e000e010 	.word	0xe000e010

000011c4 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    11c4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    11c6:	4b08      	ldr	r3, [pc, #32]	; (11e8 <delay_cycles_ms+0x24>)
    11c8:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
    11ca:	4a08      	ldr	r2, [pc, #32]	; (11ec <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    11cc:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    11ce:	2180      	movs	r1, #128	; 0x80
    11d0:	0249      	lsls	r1, r1, #9
	while (n--) {
    11d2:	3801      	subs	r0, #1
    11d4:	d307      	bcc.n	11e6 <delay_cycles_ms+0x22>
	if (n > 0) {
    11d6:	2c00      	cmp	r4, #0
    11d8:	d0fb      	beq.n	11d2 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
    11da:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    11dc:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    11de:	6813      	ldr	r3, [r2, #0]
    11e0:	420b      	tst	r3, r1
    11e2:	d0fc      	beq.n	11de <delay_cycles_ms+0x1a>
    11e4:	e7f5      	b.n	11d2 <delay_cycles_ms+0xe>
	}
}
    11e6:	bd30      	pop	{r4, r5, pc}
    11e8:	20000000 	.word	0x20000000
    11ec:	e000e010 	.word	0xe000e010

000011f0 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    11f0:	4b0c      	ldr	r3, [pc, #48]	; (1224 <cpu_irq_enter_critical+0x34>)
    11f2:	681b      	ldr	r3, [r3, #0]
    11f4:	2b00      	cmp	r3, #0
    11f6:	d106      	bne.n	1206 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    11f8:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    11fc:	2b00      	cmp	r3, #0
    11fe:	d007      	beq.n	1210 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1200:	2200      	movs	r2, #0
    1202:	4b09      	ldr	r3, [pc, #36]	; (1228 <cpu_irq_enter_critical+0x38>)
    1204:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1206:	4a07      	ldr	r2, [pc, #28]	; (1224 <cpu_irq_enter_critical+0x34>)
    1208:	6813      	ldr	r3, [r2, #0]
    120a:	3301      	adds	r3, #1
    120c:	6013      	str	r3, [r2, #0]
}
    120e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1210:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1212:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1216:	2200      	movs	r2, #0
    1218:	4b04      	ldr	r3, [pc, #16]	; (122c <cpu_irq_enter_critical+0x3c>)
    121a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    121c:	3201      	adds	r2, #1
    121e:	4b02      	ldr	r3, [pc, #8]	; (1228 <cpu_irq_enter_critical+0x38>)
    1220:	701a      	strb	r2, [r3, #0]
    1222:	e7f0      	b.n	1206 <cpu_irq_enter_critical+0x16>
    1224:	200000bc 	.word	0x200000bc
    1228:	200000c0 	.word	0x200000c0
    122c:	20000008 	.word	0x20000008

00001230 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1230:	4b08      	ldr	r3, [pc, #32]	; (1254 <cpu_irq_leave_critical+0x24>)
    1232:	681a      	ldr	r2, [r3, #0]
    1234:	3a01      	subs	r2, #1
    1236:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1238:	681b      	ldr	r3, [r3, #0]
    123a:	2b00      	cmp	r3, #0
    123c:	d109      	bne.n	1252 <cpu_irq_leave_critical+0x22>
    123e:	4b06      	ldr	r3, [pc, #24]	; (1258 <cpu_irq_leave_critical+0x28>)
    1240:	781b      	ldrb	r3, [r3, #0]
    1242:	2b00      	cmp	r3, #0
    1244:	d005      	beq.n	1252 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1246:	2201      	movs	r2, #1
    1248:	4b04      	ldr	r3, [pc, #16]	; (125c <cpu_irq_leave_critical+0x2c>)
    124a:	701a      	strb	r2, [r3, #0]
    124c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1250:	b662      	cpsie	i
	}
}
    1252:	4770      	bx	lr
    1254:	200000bc 	.word	0x200000bc
    1258:	200000c0 	.word	0x200000c0
    125c:	20000008 	.word	0x20000008

00001260 <system_board_init>:




void system_board_init(void)
{
    1260:	b5f0      	push	{r4, r5, r6, r7, lr}
    1262:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1264:	ac01      	add	r4, sp, #4
    1266:	2501      	movs	r5, #1
    1268:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    126a:	2700      	movs	r7, #0
    126c:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    126e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1270:	0021      	movs	r1, r4
    1272:	2013      	movs	r0, #19
    1274:	4e06      	ldr	r6, [pc, #24]	; (1290 <system_board_init+0x30>)
    1276:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1278:	2280      	movs	r2, #128	; 0x80
    127a:	0312      	lsls	r2, r2, #12
    127c:	4b05      	ldr	r3, [pc, #20]	; (1294 <system_board_init+0x34>)
    127e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1280:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    1282:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1284:	0021      	movs	r1, r4
    1286:	201c      	movs	r0, #28
    1288:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
    128a:	b003      	add	sp, #12
    128c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    128e:	46c0      	nop			; (mov r8, r8)
    1290:	00001299 	.word	0x00001299
    1294:	41004400 	.word	0x41004400

00001298 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1298:	b500      	push	{lr}
    129a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    129c:	ab01      	add	r3, sp, #4
    129e:	2280      	movs	r2, #128	; 0x80
    12a0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    12a2:	780a      	ldrb	r2, [r1, #0]
    12a4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    12a6:	784a      	ldrb	r2, [r1, #1]
    12a8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    12aa:	788a      	ldrb	r2, [r1, #2]
    12ac:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    12ae:	0019      	movs	r1, r3
    12b0:	4b01      	ldr	r3, [pc, #4]	; (12b8 <port_pin_set_config+0x20>)
    12b2:	4798      	blx	r3
}
    12b4:	b003      	add	sp, #12
    12b6:	bd00      	pop	{pc}
    12b8:	00001a01 	.word	0x00001a01

000012bc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    12bc:	b510      	push	{r4, lr}
	switch (clock_source) {
    12be:	2808      	cmp	r0, #8
    12c0:	d803      	bhi.n	12ca <system_clock_source_get_hz+0xe>
    12c2:	0080      	lsls	r0, r0, #2
    12c4:	4b1c      	ldr	r3, [pc, #112]	; (1338 <system_clock_source_get_hz+0x7c>)
    12c6:	581b      	ldr	r3, [r3, r0]
    12c8:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    12ca:	2000      	movs	r0, #0
    12cc:	e032      	b.n	1334 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    12ce:	4b1b      	ldr	r3, [pc, #108]	; (133c <system_clock_source_get_hz+0x80>)
    12d0:	6918      	ldr	r0, [r3, #16]
    12d2:	e02f      	b.n	1334 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    12d4:	4b1a      	ldr	r3, [pc, #104]	; (1340 <system_clock_source_get_hz+0x84>)
    12d6:	6a1b      	ldr	r3, [r3, #32]
    12d8:	059b      	lsls	r3, r3, #22
    12da:	0f9b      	lsrs	r3, r3, #30
    12dc:	4819      	ldr	r0, [pc, #100]	; (1344 <system_clock_source_get_hz+0x88>)
    12de:	40d8      	lsrs	r0, r3
    12e0:	e028      	b.n	1334 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    12e2:	4b16      	ldr	r3, [pc, #88]	; (133c <system_clock_source_get_hz+0x80>)
    12e4:	6958      	ldr	r0, [r3, #20]
    12e6:	e025      	b.n	1334 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    12e8:	4b14      	ldr	r3, [pc, #80]	; (133c <system_clock_source_get_hz+0x80>)
    12ea:	681b      	ldr	r3, [r3, #0]
			return 0;
    12ec:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    12ee:	079b      	lsls	r3, r3, #30
    12f0:	d520      	bpl.n	1334 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    12f2:	4913      	ldr	r1, [pc, #76]	; (1340 <system_clock_source_get_hz+0x84>)
    12f4:	2210      	movs	r2, #16
    12f6:	68cb      	ldr	r3, [r1, #12]
    12f8:	421a      	tst	r2, r3
    12fa:	d0fc      	beq.n	12f6 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    12fc:	4b0f      	ldr	r3, [pc, #60]	; (133c <system_clock_source_get_hz+0x80>)
    12fe:	681a      	ldr	r2, [r3, #0]
    1300:	2324      	movs	r3, #36	; 0x24
    1302:	4013      	ands	r3, r2
    1304:	2b04      	cmp	r3, #4
    1306:	d001      	beq.n	130c <system_clock_source_get_hz+0x50>
			return 48000000UL;
    1308:	480f      	ldr	r0, [pc, #60]	; (1348 <system_clock_source_get_hz+0x8c>)
    130a:	e013      	b.n	1334 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    130c:	2000      	movs	r0, #0
    130e:	4b0f      	ldr	r3, [pc, #60]	; (134c <system_clock_source_get_hz+0x90>)
    1310:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1312:	4b0a      	ldr	r3, [pc, #40]	; (133c <system_clock_source_get_hz+0x80>)
    1314:	689b      	ldr	r3, [r3, #8]
    1316:	041b      	lsls	r3, r3, #16
    1318:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    131a:	4358      	muls	r0, r3
    131c:	e00a      	b.n	1334 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    131e:	2350      	movs	r3, #80	; 0x50
    1320:	4a07      	ldr	r2, [pc, #28]	; (1340 <system_clock_source_get_hz+0x84>)
    1322:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1324:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1326:	075b      	lsls	r3, r3, #29
    1328:	d504      	bpl.n	1334 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    132a:	4b04      	ldr	r3, [pc, #16]	; (133c <system_clock_source_get_hz+0x80>)
    132c:	68d8      	ldr	r0, [r3, #12]
    132e:	e001      	b.n	1334 <system_clock_source_get_hz+0x78>
		return 32768UL;
    1330:	2080      	movs	r0, #128	; 0x80
    1332:	0200      	lsls	r0, r0, #8
	}
}
    1334:	bd10      	pop	{r4, pc}
    1336:	46c0      	nop			; (mov r8, r8)
    1338:	00003d38 	.word	0x00003d38
    133c:	200000c4 	.word	0x200000c4
    1340:	40000800 	.word	0x40000800
    1344:	007a1200 	.word	0x007a1200
    1348:	02dc6c00 	.word	0x02dc6c00
    134c:	00001925 	.word	0x00001925

00001350 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1350:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1352:	490c      	ldr	r1, [pc, #48]	; (1384 <system_clock_source_osc8m_set_config+0x34>)
    1354:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1356:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1358:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    135a:	7840      	ldrb	r0, [r0, #1]
    135c:	2201      	movs	r2, #1
    135e:	4010      	ands	r0, r2
    1360:	0180      	lsls	r0, r0, #6
    1362:	2640      	movs	r6, #64	; 0x40
    1364:	43b3      	bics	r3, r6
    1366:	4303      	orrs	r3, r0
    1368:	402a      	ands	r2, r5
    136a:	01d2      	lsls	r2, r2, #7
    136c:	2080      	movs	r0, #128	; 0x80
    136e:	4383      	bics	r3, r0
    1370:	4313      	orrs	r3, r2
    1372:	2203      	movs	r2, #3
    1374:	4022      	ands	r2, r4
    1376:	0212      	lsls	r2, r2, #8
    1378:	4803      	ldr	r0, [pc, #12]	; (1388 <system_clock_source_osc8m_set_config+0x38>)
    137a:	4003      	ands	r3, r0
    137c:	4313      	orrs	r3, r2
    137e:	620b      	str	r3, [r1, #32]
}
    1380:	bd70      	pop	{r4, r5, r6, pc}
    1382:	46c0      	nop			; (mov r8, r8)
    1384:	40000800 	.word	0x40000800
    1388:	fffffcff 	.word	0xfffffcff

0000138c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    138c:	b5f0      	push	{r4, r5, r6, r7, lr}
    138e:	46de      	mov	lr, fp
    1390:	4657      	mov	r7, sl
    1392:	464e      	mov	r6, r9
    1394:	4645      	mov	r5, r8
    1396:	b5e0      	push	{r5, r6, r7, lr}
    1398:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    139a:	4b26      	ldr	r3, [pc, #152]	; (1434 <system_clock_source_xosc32k_set_config+0xa8>)
    139c:	469b      	mov	fp, r3
    139e:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    13a0:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    13a2:	7800      	ldrb	r0, [r0, #0]
    13a4:	4242      	negs	r2, r0
    13a6:	4142      	adcs	r2, r0
    13a8:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    13aa:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    13ac:	78ca      	ldrb	r2, [r1, #3]
    13ae:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    13b0:	790a      	ldrb	r2, [r1, #4]
    13b2:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    13b4:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    13b6:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    13b8:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    13ba:	688a      	ldr	r2, [r1, #8]
    13bc:	491e      	ldr	r1, [pc, #120]	; (1438 <system_clock_source_xosc32k_set_config+0xac>)
    13be:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    13c0:	2101      	movs	r1, #1
    13c2:	464a      	mov	r2, r9
    13c4:	0092      	lsls	r2, r2, #2
    13c6:	4691      	mov	r9, r2
    13c8:	2204      	movs	r2, #4
    13ca:	4393      	bics	r3, r2
    13cc:	464a      	mov	r2, r9
    13ce:	4313      	orrs	r3, r2
    13d0:	4642      	mov	r2, r8
    13d2:	400a      	ands	r2, r1
    13d4:	00d2      	lsls	r2, r2, #3
    13d6:	4690      	mov	r8, r2
    13d8:	2208      	movs	r2, #8
    13da:	4393      	bics	r3, r2
    13dc:	4642      	mov	r2, r8
    13de:	4313      	orrs	r3, r2
    13e0:	4662      	mov	r2, ip
    13e2:	400a      	ands	r2, r1
    13e4:	0112      	lsls	r2, r2, #4
    13e6:	4694      	mov	ip, r2
    13e8:	2210      	movs	r2, #16
    13ea:	4393      	bics	r3, r2
    13ec:	4662      	mov	r2, ip
    13ee:	4313      	orrs	r3, r2
    13f0:	4008      	ands	r0, r1
    13f2:	0140      	lsls	r0, r0, #5
    13f4:	2220      	movs	r2, #32
    13f6:	4393      	bics	r3, r2
    13f8:	4303      	orrs	r3, r0
    13fa:	400f      	ands	r7, r1
    13fc:	01bf      	lsls	r7, r7, #6
    13fe:	2040      	movs	r0, #64	; 0x40
    1400:	4383      	bics	r3, r0
    1402:	433b      	orrs	r3, r7
    1404:	400e      	ands	r6, r1
    1406:	01f6      	lsls	r6, r6, #7
    1408:	3040      	adds	r0, #64	; 0x40
    140a:	4383      	bics	r3, r0
    140c:	4333      	orrs	r3, r6
    140e:	3879      	subs	r0, #121	; 0x79
    1410:	4005      	ands	r5, r0
    1412:	022d      	lsls	r5, r5, #8
    1414:	4809      	ldr	r0, [pc, #36]	; (143c <system_clock_source_xosc32k_set_config+0xb0>)
    1416:	4003      	ands	r3, r0
    1418:	432b      	orrs	r3, r5
    141a:	4021      	ands	r1, r4
    141c:	0309      	lsls	r1, r1, #12
    141e:	4808      	ldr	r0, [pc, #32]	; (1440 <system_clock_source_xosc32k_set_config+0xb4>)
    1420:	4003      	ands	r3, r0
    1422:	430b      	orrs	r3, r1
    1424:	465a      	mov	r2, fp
    1426:	8293      	strh	r3, [r2, #20]
}
    1428:	bc3c      	pop	{r2, r3, r4, r5}
    142a:	4690      	mov	r8, r2
    142c:	4699      	mov	r9, r3
    142e:	46a2      	mov	sl, r4
    1430:	46ab      	mov	fp, r5
    1432:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1434:	40000800 	.word	0x40000800
    1438:	200000c4 	.word	0x200000c4
    143c:	fffff8ff 	.word	0xfffff8ff
    1440:	ffffefff 	.word	0xffffefff

00001444 <system_clock_source_dpll_set_config>:
 *
 * \param[in] config  DPLL configuration structure containing the new config
 */
void system_clock_source_dpll_set_config(
		struct system_clock_source_dpll_config *const config)
{
    1444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1446:	0005      	movs	r5, r0

	uint32_t tmpldr;
	uint8_t  tmpldrfrac;
	uint32_t refclk;

	refclk = config->reference_frequency;
    1448:	68c4      	ldr	r4, [r0, #12]

	/* Only reference clock REF1 can be divided */
	if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) {
    144a:	7d03      	ldrb	r3, [r0, #20]
    144c:	2b01      	cmp	r3, #1
    144e:	d03b      	beq.n	14c8 <system_clock_source_dpll_set_config+0x84>
		refclk = refclk / (2 * (config->reference_divider + 1));
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
    1450:	68ab      	ldr	r3, [r5, #8]
    1452:	0118      	lsls	r0, r3, #4
    1454:	0021      	movs	r1, r4
    1456:	4b20      	ldr	r3, [pc, #128]	; (14d8 <system_clock_source_dpll_set_config+0x94>)
    1458:	4798      	blx	r3
	tmpldrfrac = tmpldr & 0x0f;
    145a:	220f      	movs	r2, #15
    145c:	4002      	ands	r2, r0
	tmpldr = (tmpldr >> 4) - 1;
    145e:	0903      	lsrs	r3, r0, #4

	SYSCTRL->DPLLCTRLA.reg =
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
    1460:	782e      	ldrb	r6, [r5, #0]
    1462:	01f6      	lsls	r6, r6, #7
			((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos);
    1464:	7869      	ldrb	r1, [r5, #1]
    1466:	0189      	lsls	r1, r1, #6
			((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) |
    1468:	430e      	orrs	r6, r1
    146a:	b2f6      	uxtb	r6, r6
	SYSCTRL->DPLLCTRLA.reg =
    146c:	491b      	ldr	r1, [pc, #108]	; (14dc <system_clock_source_dpll_set_config+0x98>)
    146e:	2744      	movs	r7, #68	; 0x44
    1470:	55ce      	strb	r6, [r1, r7]

	SYSCTRL->DPLLRATIO.reg =
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    1472:	0416      	lsls	r6, r2, #16
	tmpldr = (tmpldr >> 4) - 1;
    1474:	3b01      	subs	r3, #1
			SYSCTRL_DPLLRATIO_LDR(tmpldr);
    1476:	051b      	lsls	r3, r3, #20
    1478:	0d1b      	lsrs	r3, r3, #20
			SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
    147a:	4333      	orrs	r3, r6
	SYSCTRL->DPLLRATIO.reg =
    147c:	648b      	str	r3, [r1, #72]	; 0x48

	SYSCTRL->DPLLCTRLB.reg =
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) |
    147e:	78ab      	ldrb	r3, [r5, #2]
    1480:	031b      	lsls	r3, r3, #12
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) |
    1482:	78ee      	ldrb	r6, [r5, #3]
    1484:	00f6      	lsls	r6, r6, #3
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    1486:	4333      	orrs	r3, r6
    1488:	792e      	ldrb	r6, [r5, #4]
    148a:	00b6      	lsls	r6, r6, #2
    148c:	4333      	orrs	r3, r6
			SYSCTRL_DPLLCTRLB_FILTER(config->filter);
    148e:	7caf      	ldrb	r7, [r5, #18]
    1490:	2603      	movs	r6, #3
    1492:	403e      	ands	r6, r7
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    1494:	4333      	orrs	r3, r6
			SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) |
    1496:	8a2e      	ldrh	r6, [r5, #16]
    1498:	0436      	lsls	r6, r6, #16
    149a:	4f11      	ldr	r7, [pc, #68]	; (14e0 <system_clock_source_dpll_set_config+0x9c>)
    149c:	403e      	ands	r6, r7
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    149e:	4333      	orrs	r3, r6
			SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) |
    14a0:	7cee      	ldrb	r6, [r5, #19]
    14a2:	0236      	lsls	r6, r6, #8
    14a4:	27e0      	movs	r7, #224	; 0xe0
    14a6:	00ff      	lsls	r7, r7, #3
    14a8:	403e      	ands	r6, r7
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    14aa:	4333      	orrs	r3, r6
			SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
    14ac:	7d2e      	ldrb	r6, [r5, #20]
    14ae:	0136      	lsls	r6, r6, #4
    14b0:	2530      	movs	r5, #48	; 0x30
    14b2:	4035      	ands	r5, r6
			((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) |
    14b4:	432b      	orrs	r3, r5
	SYSCTRL->DPLLCTRLB.reg =
    14b6:	64cb      	str	r3, [r1, #76]	; 0x4c

	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16)
	 */
	_system_clock_inst.dpll.frequency =
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4;
    14b8:	230f      	movs	r3, #15
    14ba:	4398      	bics	r0, r3
    14bc:	1880      	adds	r0, r0, r2
    14be:	4344      	muls	r4, r0
    14c0:	0924      	lsrs	r4, r4, #4
	_system_clock_inst.dpll.frequency =
    14c2:	4b08      	ldr	r3, [pc, #32]	; (14e4 <system_clock_source_dpll_set_config+0xa0>)
    14c4:	60dc      	str	r4, [r3, #12]
}
    14c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		refclk = refclk / (2 * (config->reference_divider + 1));
    14c8:	8a01      	ldrh	r1, [r0, #16]
    14ca:	3101      	adds	r1, #1
    14cc:	0049      	lsls	r1, r1, #1
    14ce:	0020      	movs	r0, r4
    14d0:	4b01      	ldr	r3, [pc, #4]	; (14d8 <system_clock_source_dpll_set_config+0x94>)
    14d2:	4798      	blx	r3
    14d4:	0004      	movs	r4, r0
    14d6:	e7bb      	b.n	1450 <system_clock_source_dpll_set_config+0xc>
    14d8:	00001ef1 	.word	0x00001ef1
    14dc:	40000800 	.word	0x40000800
    14e0:	07ff0000 	.word	0x07ff0000
    14e4:	200000c4 	.word	0x200000c4

000014e8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    14e8:	2808      	cmp	r0, #8
    14ea:	d803      	bhi.n	14f4 <system_clock_source_enable+0xc>
    14ec:	0080      	lsls	r0, r0, #2
    14ee:	4b25      	ldr	r3, [pc, #148]	; (1584 <system_clock_source_enable+0x9c>)
    14f0:	581b      	ldr	r3, [r3, r0]
    14f2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    14f4:	2017      	movs	r0, #23
    14f6:	e044      	b.n	1582 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    14f8:	4a23      	ldr	r2, [pc, #140]	; (1588 <system_clock_source_enable+0xa0>)
    14fa:	6a13      	ldr	r3, [r2, #32]
    14fc:	2102      	movs	r1, #2
    14fe:	430b      	orrs	r3, r1
    1500:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1502:	2000      	movs	r0, #0
    1504:	e03d      	b.n	1582 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1506:	4a20      	ldr	r2, [pc, #128]	; (1588 <system_clock_source_enable+0xa0>)
    1508:	6993      	ldr	r3, [r2, #24]
    150a:	2102      	movs	r1, #2
    150c:	430b      	orrs	r3, r1
    150e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1510:	2000      	movs	r0, #0
		break;
    1512:	e036      	b.n	1582 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1514:	4a1c      	ldr	r2, [pc, #112]	; (1588 <system_clock_source_enable+0xa0>)
    1516:	8a13      	ldrh	r3, [r2, #16]
    1518:	2102      	movs	r1, #2
    151a:	430b      	orrs	r3, r1
    151c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    151e:	2000      	movs	r0, #0
		break;
    1520:	e02f      	b.n	1582 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1522:	4a19      	ldr	r2, [pc, #100]	; (1588 <system_clock_source_enable+0xa0>)
    1524:	8a93      	ldrh	r3, [r2, #20]
    1526:	2102      	movs	r1, #2
    1528:	430b      	orrs	r3, r1
    152a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    152c:	2000      	movs	r0, #0
		break;
    152e:	e028      	b.n	1582 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1530:	4916      	ldr	r1, [pc, #88]	; (158c <system_clock_source_enable+0xa4>)
    1532:	680b      	ldr	r3, [r1, #0]
    1534:	2202      	movs	r2, #2
    1536:	4313      	orrs	r3, r2
    1538:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    153a:	4b13      	ldr	r3, [pc, #76]	; (1588 <system_clock_source_enable+0xa0>)
    153c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    153e:	0019      	movs	r1, r3
    1540:	320e      	adds	r2, #14
    1542:	68cb      	ldr	r3, [r1, #12]
    1544:	421a      	tst	r2, r3
    1546:	d0fc      	beq.n	1542 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1548:	4a10      	ldr	r2, [pc, #64]	; (158c <system_clock_source_enable+0xa4>)
    154a:	6891      	ldr	r1, [r2, #8]
    154c:	4b0e      	ldr	r3, [pc, #56]	; (1588 <system_clock_source_enable+0xa0>)
    154e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1550:	6852      	ldr	r2, [r2, #4]
    1552:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1554:	2200      	movs	r2, #0
    1556:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1558:	0019      	movs	r1, r3
    155a:	3210      	adds	r2, #16
    155c:	68cb      	ldr	r3, [r1, #12]
    155e:	421a      	tst	r2, r3
    1560:	d0fc      	beq.n	155c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1562:	4b0a      	ldr	r3, [pc, #40]	; (158c <system_clock_source_enable+0xa4>)
    1564:	681b      	ldr	r3, [r3, #0]
    1566:	b29b      	uxth	r3, r3
    1568:	4a07      	ldr	r2, [pc, #28]	; (1588 <system_clock_source_enable+0xa0>)
    156a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    156c:	2000      	movs	r0, #0
    156e:	e008      	b.n	1582 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1570:	4905      	ldr	r1, [pc, #20]	; (1588 <system_clock_source_enable+0xa0>)
    1572:	2244      	movs	r2, #68	; 0x44
    1574:	5c8b      	ldrb	r3, [r1, r2]
    1576:	2002      	movs	r0, #2
    1578:	4303      	orrs	r3, r0
    157a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    157c:	2000      	movs	r0, #0
		break;
    157e:	e000      	b.n	1582 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1580:	2000      	movs	r0, #0
}
    1582:	4770      	bx	lr
    1584:	00003d5c 	.word	0x00003d5c
    1588:	40000800 	.word	0x40000800
    158c:	200000c4 	.word	0x200000c4

00001590 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1590:	b570      	push	{r4, r5, r6, lr}
    1592:	b08e      	sub	sp, #56	; 0x38
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1594:	22c2      	movs	r2, #194	; 0xc2
    1596:	00d2      	lsls	r2, r2, #3
    1598:	4b41      	ldr	r3, [pc, #260]	; (16a0 <system_clock_init+0x110>)
    159a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    159c:	4a41      	ldr	r2, [pc, #260]	; (16a4 <system_clock_init+0x114>)
    159e:	6853      	ldr	r3, [r2, #4]
    15a0:	211e      	movs	r1, #30
    15a2:	438b      	bics	r3, r1
    15a4:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    15a6:	2302      	movs	r3, #2
    15a8:	466a      	mov	r2, sp
    15aa:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    15ac:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    15ae:	4d3e      	ldr	r5, [pc, #248]	; (16a8 <system_clock_init+0x118>)
    15b0:	b2e0      	uxtb	r0, r4
    15b2:	4669      	mov	r1, sp
    15b4:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    15b6:	3401      	adds	r4, #1
    15b8:	2c25      	cmp	r4, #37	; 0x25
    15ba:	d1f9      	bne.n	15b0 <system_clock_init+0x20>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    15bc:	a80a      	add	r0, sp, #40	; 0x28
    15be:	2300      	movs	r3, #0
    15c0:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    15c2:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    15c4:	2280      	movs	r2, #128	; 0x80
    15c6:	0212      	lsls	r2, r2, #8
    15c8:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    15ca:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    15cc:	2201      	movs	r2, #1
    15ce:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    15d0:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    15d2:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    15d4:	3205      	adds	r2, #5
    15d6:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    15d8:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    15da:	4b34      	ldr	r3, [pc, #208]	; (16ac <system_clock_init+0x11c>)
    15dc:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    15de:	2005      	movs	r0, #5
    15e0:	4b33      	ldr	r3, [pc, #204]	; (16b0 <system_clock_init+0x120>)
    15e2:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    15e4:	492e      	ldr	r1, [pc, #184]	; (16a0 <system_clock_init+0x110>)
    15e6:	2202      	movs	r2, #2
    15e8:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    15ea:	421a      	tst	r2, r3
    15ec:	d0fc      	beq.n	15e8 <system_clock_init+0x58>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    15ee:	4a2c      	ldr	r2, [pc, #176]	; (16a0 <system_clock_init+0x110>)
    15f0:	8a93      	ldrh	r3, [r2, #20]
    15f2:	2180      	movs	r1, #128	; 0x80
    15f4:	430b      	orrs	r3, r1
    15f6:	8293      	strh	r3, [r2, #20]
	config->run_in_standby  = false;
    15f8:	a809      	add	r0, sp, #36	; 0x24
    15fa:	2400      	movs	r4, #0
    15fc:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    15fe:	2501      	movs	r5, #1
    1600:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1602:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1604:	4b2b      	ldr	r3, [pc, #172]	; (16b4 <system_clock_init+0x124>)
    1606:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1608:	2006      	movs	r0, #6
    160a:	4e29      	ldr	r6, [pc, #164]	; (16b0 <system_clock_init+0x120>)
    160c:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    160e:	4b2a      	ldr	r3, [pc, #168]	; (16b8 <system_clock_init+0x128>)
    1610:	4798      	blx	r3
	config->division_factor    = 1;
    1612:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1614:	466b      	mov	r3, sp
    1616:	705c      	strb	r4, [r3, #1]
	config->run_in_standby     = false;
    1618:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    161a:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    161c:	2305      	movs	r3, #5
    161e:	466a      	mov	r2, sp
    1620:	7013      	strb	r3, [r2, #0]
    1622:	4669      	mov	r1, sp
    1624:	2001      	movs	r0, #1
    1626:	4b25      	ldr	r3, [pc, #148]	; (16bc <system_clock_init+0x12c>)
    1628:	4798      	blx	r3
    162a:	2001      	movs	r0, #1
    162c:	4b24      	ldr	r3, [pc, #144]	; (16c0 <system_clock_init+0x130>)
    162e:	4798      	blx	r3
	config->run_in_standby      = false;
    1630:	a803      	add	r0, sp, #12
    1632:	7044      	strb	r4, [r0, #1]
	config->lock_bypass         = false;
    1634:	7084      	strb	r4, [r0, #2]
	config->wake_up_fast        = false;
    1636:	70c4      	strb	r4, [r0, #3]
	config->low_power_enable    = false;
    1638:	7104      	strb	r4, [r0, #4]
	config->output_frequency    = 48000000;
    163a:	4b22      	ldr	r3, [pc, #136]	; (16c4 <system_clock_init+0x134>)
    163c:	6083      	str	r3, [r0, #8]
	config->reference_frequency = 32768;
    163e:	2380      	movs	r3, #128	; 0x80
    1640:	021b      	lsls	r3, r3, #8
    1642:	60c3      	str	r3, [r0, #12]
	config->reference_divider   = 1;
    1644:	8205      	strh	r5, [r0, #16]
	config->reference_clock     = SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K;
    1646:	7504      	strb	r4, [r0, #20]
	config->lock_time           = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT;
    1648:	74c4      	strb	r4, [r0, #19]
	config->filter              = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT;
    164a:	7484      	strb	r4, [r0, #18]
	}

	struct system_clock_source_dpll_config dpll_config;
	system_clock_source_dpll_get_config_defaults(&dpll_config);

	dpll_config.on_demand        = false;
    164c:	7004      	strb	r4, [r0, #0]
	dpll_config.reference_clock     = CONF_CLOCK_DPLL_REFERENCE_CLOCK;
	dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY;
	dpll_config.reference_divider   = CONF_CLOCK_DPLL_REFERENCE_DIVIDER;
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;

	system_clock_source_dpll_set_config(&dpll_config);
    164e:	4b1e      	ldr	r3, [pc, #120]	; (16c8 <system_clock_init+0x138>)
    1650:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
    1652:	2008      	movs	r0, #8
    1654:	47b0      	blx	r6
		return ((SYSCTRL->DPLLSTATUS.reg &
    1656:	4812      	ldr	r0, [pc, #72]	; (16a0 <system_clock_init+0x110>)
    1658:	2150      	movs	r1, #80	; 0x50
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    165a:	2203      	movs	r2, #3
		return ((SYSCTRL->DPLLSTATUS.reg &
    165c:	5c43      	ldrb	r3, [r0, r1]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
    165e:	4013      	ands	r3, r2
    1660:	2b03      	cmp	r3, #3
    1662:	d1fb      	bne.n	165c <system_clock_init+0xcc>
	if (CONF_CLOCK_DPLL_ON_DEMAND) {
		SYSCTRL->DPLLCTRLA.bit.ONDEMAND = 1;
    1664:	490e      	ldr	r1, [pc, #56]	; (16a0 <system_clock_init+0x110>)
    1666:	2244      	movs	r2, #68	; 0x44
    1668:	5c88      	ldrb	r0, [r1, r2]
    166a:	3b83      	subs	r3, #131	; 0x83
    166c:	4303      	orrs	r3, r0
    166e:	548b      	strb	r3, [r1, r2]
	PM->CPUSEL.reg = (uint32_t)divider;
    1670:	4a16      	ldr	r2, [pc, #88]	; (16cc <system_clock_init+0x13c>)
    1672:	2300      	movs	r3, #0
    1674:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1676:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1678:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    167a:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    167c:	2201      	movs	r2, #1
    167e:	9201      	str	r2, [sp, #4]
	config->high_when_disabled = false;
    1680:	466a      	mov	r2, sp
    1682:	7053      	strb	r3, [r2, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1684:	2206      	movs	r2, #6
    1686:	4669      	mov	r1, sp
    1688:	700a      	strb	r2, [r1, #0]
	config->run_in_standby     = false;
    168a:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    168c:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    168e:	2000      	movs	r0, #0
    1690:	4b0a      	ldr	r3, [pc, #40]	; (16bc <system_clock_init+0x12c>)
    1692:	4798      	blx	r3
    1694:	2000      	movs	r0, #0
    1696:	4b0a      	ldr	r3, [pc, #40]	; (16c0 <system_clock_init+0x130>)
    1698:	4798      	blx	r3
#endif
}
    169a:	b00e      	add	sp, #56	; 0x38
    169c:	bd70      	pop	{r4, r5, r6, pc}
    169e:	46c0      	nop			; (mov r8, r8)
    16a0:	40000800 	.word	0x40000800
    16a4:	41004000 	.word	0x41004000
    16a8:	00001909 	.word	0x00001909
    16ac:	0000138d 	.word	0x0000138d
    16b0:	000014e9 	.word	0x000014e9
    16b4:	00001351 	.word	0x00001351
    16b8:	000016d1 	.word	0x000016d1
    16bc:	000016f5 	.word	0x000016f5
    16c0:	000017ad 	.word	0x000017ad
    16c4:	02dc6c00 	.word	0x02dc6c00
    16c8:	00001445 	.word	0x00001445
    16cc:	40000400 	.word	0x40000400

000016d0 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    16d0:	4a06      	ldr	r2, [pc, #24]	; (16ec <system_gclk_init+0x1c>)
    16d2:	6993      	ldr	r3, [r2, #24]
    16d4:	2108      	movs	r1, #8
    16d6:	430b      	orrs	r3, r1
    16d8:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    16da:	2201      	movs	r2, #1
    16dc:	4b04      	ldr	r3, [pc, #16]	; (16f0 <system_gclk_init+0x20>)
    16de:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    16e0:	0019      	movs	r1, r3
    16e2:	780b      	ldrb	r3, [r1, #0]
    16e4:	4213      	tst	r3, r2
    16e6:	d1fc      	bne.n	16e2 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    16e8:	4770      	bx	lr
    16ea:	46c0      	nop			; (mov r8, r8)
    16ec:	40000400 	.word	0x40000400
    16f0:	40000c00 	.word	0x40000c00

000016f4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    16f4:	b570      	push	{r4, r5, r6, lr}
    16f6:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    16f8:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    16fa:	780d      	ldrb	r5, [r1, #0]
    16fc:	022d      	lsls	r5, r5, #8
    16fe:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1700:	784b      	ldrb	r3, [r1, #1]
    1702:	2b00      	cmp	r3, #0
    1704:	d002      	beq.n	170c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1706:	2380      	movs	r3, #128	; 0x80
    1708:	02db      	lsls	r3, r3, #11
    170a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    170c:	7a4b      	ldrb	r3, [r1, #9]
    170e:	2b00      	cmp	r3, #0
    1710:	d002      	beq.n	1718 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1712:	2380      	movs	r3, #128	; 0x80
    1714:	031b      	lsls	r3, r3, #12
    1716:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1718:	6848      	ldr	r0, [r1, #4]
    171a:	2801      	cmp	r0, #1
    171c:	d910      	bls.n	1740 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    171e:	1e43      	subs	r3, r0, #1
    1720:	4218      	tst	r0, r3
    1722:	d134      	bne.n	178e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1724:	2802      	cmp	r0, #2
    1726:	d930      	bls.n	178a <system_gclk_gen_set_config+0x96>
    1728:	2302      	movs	r3, #2
    172a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    172c:	3201      	adds	r2, #1
						mask <<= 1) {
    172e:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1730:	4298      	cmp	r0, r3
    1732:	d8fb      	bhi.n	172c <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1734:	0212      	lsls	r2, r2, #8
    1736:	4332      	orrs	r2, r6
    1738:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    173a:	2380      	movs	r3, #128	; 0x80
    173c:	035b      	lsls	r3, r3, #13
    173e:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1740:	7a0b      	ldrb	r3, [r1, #8]
    1742:	2b00      	cmp	r3, #0
    1744:	d002      	beq.n	174c <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1746:	2380      	movs	r3, #128	; 0x80
    1748:	039b      	lsls	r3, r3, #14
    174a:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    174c:	4a13      	ldr	r2, [pc, #76]	; (179c <system_gclk_gen_set_config+0xa8>)
    174e:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1750:	b25b      	sxtb	r3, r3
    1752:	2b00      	cmp	r3, #0
    1754:	dbfb      	blt.n	174e <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1756:	4b12      	ldr	r3, [pc, #72]	; (17a0 <system_gclk_gen_set_config+0xac>)
    1758:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    175a:	4b12      	ldr	r3, [pc, #72]	; (17a4 <system_gclk_gen_set_config+0xb0>)
    175c:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    175e:	4a0f      	ldr	r2, [pc, #60]	; (179c <system_gclk_gen_set_config+0xa8>)
    1760:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1762:	b25b      	sxtb	r3, r3
    1764:	2b00      	cmp	r3, #0
    1766:	dbfb      	blt.n	1760 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1768:	4b0c      	ldr	r3, [pc, #48]	; (179c <system_gclk_gen_set_config+0xa8>)
    176a:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    176c:	001a      	movs	r2, r3
    176e:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1770:	b25b      	sxtb	r3, r3
    1772:	2b00      	cmp	r3, #0
    1774:	dbfb      	blt.n	176e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1776:	4a09      	ldr	r2, [pc, #36]	; (179c <system_gclk_gen_set_config+0xa8>)
    1778:	6853      	ldr	r3, [r2, #4]
    177a:	2180      	movs	r1, #128	; 0x80
    177c:	0249      	lsls	r1, r1, #9
    177e:	400b      	ands	r3, r1
    1780:	431d      	orrs	r5, r3
    1782:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1784:	4b08      	ldr	r3, [pc, #32]	; (17a8 <system_gclk_gen_set_config+0xb4>)
    1786:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1788:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    178a:	2200      	movs	r2, #0
    178c:	e7d2      	b.n	1734 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    178e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1790:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1792:	2380      	movs	r3, #128	; 0x80
    1794:	029b      	lsls	r3, r3, #10
    1796:	431d      	orrs	r5, r3
    1798:	e7d2      	b.n	1740 <system_gclk_gen_set_config+0x4c>
    179a:	46c0      	nop			; (mov r8, r8)
    179c:	40000c00 	.word	0x40000c00
    17a0:	000011f1 	.word	0x000011f1
    17a4:	40000c08 	.word	0x40000c08
    17a8:	00001231 	.word	0x00001231

000017ac <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    17ac:	b510      	push	{r4, lr}
    17ae:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    17b0:	4a0b      	ldr	r2, [pc, #44]	; (17e0 <system_gclk_gen_enable+0x34>)
    17b2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    17b4:	b25b      	sxtb	r3, r3
    17b6:	2b00      	cmp	r3, #0
    17b8:	dbfb      	blt.n	17b2 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    17ba:	4b0a      	ldr	r3, [pc, #40]	; (17e4 <system_gclk_gen_enable+0x38>)
    17bc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    17be:	4b0a      	ldr	r3, [pc, #40]	; (17e8 <system_gclk_gen_enable+0x3c>)
    17c0:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    17c2:	4a07      	ldr	r2, [pc, #28]	; (17e0 <system_gclk_gen_enable+0x34>)
    17c4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    17c6:	b25b      	sxtb	r3, r3
    17c8:	2b00      	cmp	r3, #0
    17ca:	dbfb      	blt.n	17c4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    17cc:	4a04      	ldr	r2, [pc, #16]	; (17e0 <system_gclk_gen_enable+0x34>)
    17ce:	6851      	ldr	r1, [r2, #4]
    17d0:	2380      	movs	r3, #128	; 0x80
    17d2:	025b      	lsls	r3, r3, #9
    17d4:	430b      	orrs	r3, r1
    17d6:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    17d8:	4b04      	ldr	r3, [pc, #16]	; (17ec <system_gclk_gen_enable+0x40>)
    17da:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    17dc:	bd10      	pop	{r4, pc}
    17de:	46c0      	nop			; (mov r8, r8)
    17e0:	40000c00 	.word	0x40000c00
    17e4:	000011f1 	.word	0x000011f1
    17e8:	40000c04 	.word	0x40000c04
    17ec:	00001231 	.word	0x00001231

000017f0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    17f0:	b570      	push	{r4, r5, r6, lr}
    17f2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    17f4:	4a1a      	ldr	r2, [pc, #104]	; (1860 <system_gclk_gen_get_hz+0x70>)
    17f6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    17f8:	b25b      	sxtb	r3, r3
    17fa:	2b00      	cmp	r3, #0
    17fc:	dbfb      	blt.n	17f6 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    17fe:	4b19      	ldr	r3, [pc, #100]	; (1864 <system_gclk_gen_get_hz+0x74>)
    1800:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1802:	4b19      	ldr	r3, [pc, #100]	; (1868 <system_gclk_gen_get_hz+0x78>)
    1804:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1806:	4a16      	ldr	r2, [pc, #88]	; (1860 <system_gclk_gen_get_hz+0x70>)
    1808:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    180a:	b25b      	sxtb	r3, r3
    180c:	2b00      	cmp	r3, #0
    180e:	dbfb      	blt.n	1808 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1810:	4e13      	ldr	r6, [pc, #76]	; (1860 <system_gclk_gen_get_hz+0x70>)
    1812:	6870      	ldr	r0, [r6, #4]
    1814:	04c0      	lsls	r0, r0, #19
    1816:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1818:	4b14      	ldr	r3, [pc, #80]	; (186c <system_gclk_gen_get_hz+0x7c>)
    181a:	4798      	blx	r3
    181c:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    181e:	4b12      	ldr	r3, [pc, #72]	; (1868 <system_gclk_gen_get_hz+0x78>)
    1820:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1822:	6876      	ldr	r6, [r6, #4]
    1824:	02f6      	lsls	r6, r6, #11
    1826:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1828:	4b11      	ldr	r3, [pc, #68]	; (1870 <system_gclk_gen_get_hz+0x80>)
    182a:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    182c:	4a0c      	ldr	r2, [pc, #48]	; (1860 <system_gclk_gen_get_hz+0x70>)
    182e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1830:	b25b      	sxtb	r3, r3
    1832:	2b00      	cmp	r3, #0
    1834:	dbfb      	blt.n	182e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1836:	4b0a      	ldr	r3, [pc, #40]	; (1860 <system_gclk_gen_get_hz+0x70>)
    1838:	689c      	ldr	r4, [r3, #8]
    183a:	0224      	lsls	r4, r4, #8
    183c:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    183e:	4b0d      	ldr	r3, [pc, #52]	; (1874 <system_gclk_gen_get_hz+0x84>)
    1840:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1842:	2e00      	cmp	r6, #0
    1844:	d107      	bne.n	1856 <system_gclk_gen_get_hz+0x66>
    1846:	2c01      	cmp	r4, #1
    1848:	d907      	bls.n	185a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    184a:	0021      	movs	r1, r4
    184c:	0028      	movs	r0, r5
    184e:	4b0a      	ldr	r3, [pc, #40]	; (1878 <system_gclk_gen_get_hz+0x88>)
    1850:	4798      	blx	r3
    1852:	0005      	movs	r5, r0
    1854:	e001      	b.n	185a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1856:	3401      	adds	r4, #1
    1858:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    185a:	0028      	movs	r0, r5
    185c:	bd70      	pop	{r4, r5, r6, pc}
    185e:	46c0      	nop			; (mov r8, r8)
    1860:	40000c00 	.word	0x40000c00
    1864:	000011f1 	.word	0x000011f1
    1868:	40000c04 	.word	0x40000c04
    186c:	000012bd 	.word	0x000012bd
    1870:	40000c08 	.word	0x40000c08
    1874:	00001231 	.word	0x00001231
    1878:	00001ef1 	.word	0x00001ef1

0000187c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    187c:	b510      	push	{r4, lr}
    187e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1880:	4b06      	ldr	r3, [pc, #24]	; (189c <system_gclk_chan_enable+0x20>)
    1882:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1884:	4b06      	ldr	r3, [pc, #24]	; (18a0 <system_gclk_chan_enable+0x24>)
    1886:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1888:	4a06      	ldr	r2, [pc, #24]	; (18a4 <system_gclk_chan_enable+0x28>)
    188a:	8853      	ldrh	r3, [r2, #2]
    188c:	2180      	movs	r1, #128	; 0x80
    188e:	01c9      	lsls	r1, r1, #7
    1890:	430b      	orrs	r3, r1
    1892:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1894:	4b04      	ldr	r3, [pc, #16]	; (18a8 <system_gclk_chan_enable+0x2c>)
    1896:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1898:	bd10      	pop	{r4, pc}
    189a:	46c0      	nop			; (mov r8, r8)
    189c:	000011f1 	.word	0x000011f1
    18a0:	40000c02 	.word	0x40000c02
    18a4:	40000c00 	.word	0x40000c00
    18a8:	00001231 	.word	0x00001231

000018ac <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    18ac:	b510      	push	{r4, lr}
    18ae:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    18b0:	4b0f      	ldr	r3, [pc, #60]	; (18f0 <system_gclk_chan_disable+0x44>)
    18b2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    18b4:	4b0f      	ldr	r3, [pc, #60]	; (18f4 <system_gclk_chan_disable+0x48>)
    18b6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    18b8:	4a0f      	ldr	r2, [pc, #60]	; (18f8 <system_gclk_chan_disable+0x4c>)
    18ba:	8853      	ldrh	r3, [r2, #2]
    18bc:	051b      	lsls	r3, r3, #20
    18be:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    18c0:	8853      	ldrh	r3, [r2, #2]
    18c2:	490e      	ldr	r1, [pc, #56]	; (18fc <system_gclk_chan_disable+0x50>)
    18c4:	400b      	ands	r3, r1
    18c6:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    18c8:	8853      	ldrh	r3, [r2, #2]
    18ca:	490d      	ldr	r1, [pc, #52]	; (1900 <system_gclk_chan_disable+0x54>)
    18cc:	400b      	ands	r3, r1
    18ce:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    18d0:	0011      	movs	r1, r2
    18d2:	2280      	movs	r2, #128	; 0x80
    18d4:	01d2      	lsls	r2, r2, #7
    18d6:	884b      	ldrh	r3, [r1, #2]
    18d8:	4213      	tst	r3, r2
    18da:	d1fc      	bne.n	18d6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    18dc:	4906      	ldr	r1, [pc, #24]	; (18f8 <system_gclk_chan_disable+0x4c>)
    18de:	884a      	ldrh	r2, [r1, #2]
    18e0:	0203      	lsls	r3, r0, #8
    18e2:	4806      	ldr	r0, [pc, #24]	; (18fc <system_gclk_chan_disable+0x50>)
    18e4:	4002      	ands	r2, r0
    18e6:	4313      	orrs	r3, r2
    18e8:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    18ea:	4b06      	ldr	r3, [pc, #24]	; (1904 <system_gclk_chan_disable+0x58>)
    18ec:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    18ee:	bd10      	pop	{r4, pc}
    18f0:	000011f1 	.word	0x000011f1
    18f4:	40000c02 	.word	0x40000c02
    18f8:	40000c00 	.word	0x40000c00
    18fc:	fffff0ff 	.word	0xfffff0ff
    1900:	ffffbfff 	.word	0xffffbfff
    1904:	00001231 	.word	0x00001231

00001908 <system_gclk_chan_set_config>:
{
    1908:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    190a:	780c      	ldrb	r4, [r1, #0]
    190c:	0224      	lsls	r4, r4, #8
    190e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1910:	4b02      	ldr	r3, [pc, #8]	; (191c <system_gclk_chan_set_config+0x14>)
    1912:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1914:	b2a4      	uxth	r4, r4
    1916:	4b02      	ldr	r3, [pc, #8]	; (1920 <system_gclk_chan_set_config+0x18>)
    1918:	805c      	strh	r4, [r3, #2]
}
    191a:	bd10      	pop	{r4, pc}
    191c:	000018ad 	.word	0x000018ad
    1920:	40000c00 	.word	0x40000c00

00001924 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1924:	b510      	push	{r4, lr}
    1926:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1928:	4b06      	ldr	r3, [pc, #24]	; (1944 <system_gclk_chan_get_hz+0x20>)
    192a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    192c:	4b06      	ldr	r3, [pc, #24]	; (1948 <system_gclk_chan_get_hz+0x24>)
    192e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1930:	4b06      	ldr	r3, [pc, #24]	; (194c <system_gclk_chan_get_hz+0x28>)
    1932:	885c      	ldrh	r4, [r3, #2]
    1934:	0524      	lsls	r4, r4, #20
    1936:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1938:	4b05      	ldr	r3, [pc, #20]	; (1950 <system_gclk_chan_get_hz+0x2c>)
    193a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    193c:	0020      	movs	r0, r4
    193e:	4b05      	ldr	r3, [pc, #20]	; (1954 <system_gclk_chan_get_hz+0x30>)
    1940:	4798      	blx	r3
}
    1942:	bd10      	pop	{r4, pc}
    1944:	000011f1 	.word	0x000011f1
    1948:	40000c02 	.word	0x40000c02
    194c:	40000c00 	.word	0x40000c00
    1950:	00001231 	.word	0x00001231
    1954:	000017f1 	.word	0x000017f1

00001958 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1958:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    195a:	78d3      	ldrb	r3, [r2, #3]
    195c:	2b00      	cmp	r3, #0
    195e:	d135      	bne.n	19cc <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1960:	7813      	ldrb	r3, [r2, #0]
    1962:	2b80      	cmp	r3, #128	; 0x80
    1964:	d029      	beq.n	19ba <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1966:	061b      	lsls	r3, r3, #24
    1968:	2480      	movs	r4, #128	; 0x80
    196a:	0264      	lsls	r4, r4, #9
    196c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    196e:	7854      	ldrb	r4, [r2, #1]
    1970:	2502      	movs	r5, #2
    1972:	43ac      	bics	r4, r5
    1974:	d106      	bne.n	1984 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1976:	7894      	ldrb	r4, [r2, #2]
    1978:	2c00      	cmp	r4, #0
    197a:	d120      	bne.n	19be <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    197c:	2480      	movs	r4, #128	; 0x80
    197e:	02a4      	lsls	r4, r4, #10
    1980:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1982:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1984:	7854      	ldrb	r4, [r2, #1]
    1986:	3c01      	subs	r4, #1
    1988:	2c01      	cmp	r4, #1
    198a:	d91c      	bls.n	19c6 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    198c:	040d      	lsls	r5, r1, #16
    198e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1990:	24a0      	movs	r4, #160	; 0xa0
    1992:	05e4      	lsls	r4, r4, #23
    1994:	432c      	orrs	r4, r5
    1996:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1998:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    199a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    199c:	24d0      	movs	r4, #208	; 0xd0
    199e:	0624      	lsls	r4, r4, #24
    19a0:	432c      	orrs	r4, r5
    19a2:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    19a4:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    19a6:	78d4      	ldrb	r4, [r2, #3]
    19a8:	2c00      	cmp	r4, #0
    19aa:	d122      	bne.n	19f2 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    19ac:	035b      	lsls	r3, r3, #13
    19ae:	d51c      	bpl.n	19ea <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    19b0:	7893      	ldrb	r3, [r2, #2]
    19b2:	2b01      	cmp	r3, #1
    19b4:	d01e      	beq.n	19f4 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    19b6:	6141      	str	r1, [r0, #20]
    19b8:	e017      	b.n	19ea <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    19ba:	2300      	movs	r3, #0
    19bc:	e7d7      	b.n	196e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    19be:	24c0      	movs	r4, #192	; 0xc0
    19c0:	02e4      	lsls	r4, r4, #11
    19c2:	4323      	orrs	r3, r4
    19c4:	e7dd      	b.n	1982 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    19c6:	4c0d      	ldr	r4, [pc, #52]	; (19fc <_system_pinmux_config+0xa4>)
    19c8:	4023      	ands	r3, r4
    19ca:	e7df      	b.n	198c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    19cc:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    19ce:	040c      	lsls	r4, r1, #16
    19d0:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    19d2:	23a0      	movs	r3, #160	; 0xa0
    19d4:	05db      	lsls	r3, r3, #23
    19d6:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    19d8:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    19da:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    19dc:	23d0      	movs	r3, #208	; 0xd0
    19de:	061b      	lsls	r3, r3, #24
    19e0:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    19e2:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    19e4:	78d3      	ldrb	r3, [r2, #3]
    19e6:	2b00      	cmp	r3, #0
    19e8:	d103      	bne.n	19f2 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    19ea:	7853      	ldrb	r3, [r2, #1]
    19ec:	3b01      	subs	r3, #1
    19ee:	2b01      	cmp	r3, #1
    19f0:	d902      	bls.n	19f8 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    19f2:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    19f4:	6181      	str	r1, [r0, #24]
    19f6:	e7f8      	b.n	19ea <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    19f8:	6081      	str	r1, [r0, #8]
}
    19fa:	e7fa      	b.n	19f2 <_system_pinmux_config+0x9a>
    19fc:	fffbffff 	.word	0xfffbffff

00001a00 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1a00:	b510      	push	{r4, lr}
    1a02:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1a04:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1a06:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1a08:	2900      	cmp	r1, #0
    1a0a:	d104      	bne.n	1a16 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1a0c:	0943      	lsrs	r3, r0, #5
    1a0e:	01db      	lsls	r3, r3, #7
    1a10:	4905      	ldr	r1, [pc, #20]	; (1a28 <system_pinmux_pin_set_config+0x28>)
    1a12:	468c      	mov	ip, r1
    1a14:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1a16:	241f      	movs	r4, #31
    1a18:	4020      	ands	r0, r4
    1a1a:	2101      	movs	r1, #1
    1a1c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1a1e:	0018      	movs	r0, r3
    1a20:	4b02      	ldr	r3, [pc, #8]	; (1a2c <system_pinmux_pin_set_config+0x2c>)
    1a22:	4798      	blx	r3
}
    1a24:	bd10      	pop	{r4, pc}
    1a26:	46c0      	nop			; (mov r8, r8)
    1a28:	41004400 	.word	0x41004400
    1a2c:	00001959 	.word	0x00001959

00001a30 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1a30:	4770      	bx	lr
	...

00001a34 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1a34:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1a36:	4b05      	ldr	r3, [pc, #20]	; (1a4c <system_init+0x18>)
    1a38:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1a3a:	4b05      	ldr	r3, [pc, #20]	; (1a50 <system_init+0x1c>)
    1a3c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1a3e:	4b05      	ldr	r3, [pc, #20]	; (1a54 <system_init+0x20>)
    1a40:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1a42:	4b05      	ldr	r3, [pc, #20]	; (1a58 <system_init+0x24>)
    1a44:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1a46:	4b05      	ldr	r3, [pc, #20]	; (1a5c <system_init+0x28>)
    1a48:	4798      	blx	r3
}
    1a4a:	bd10      	pop	{r4, pc}
    1a4c:	00001591 	.word	0x00001591
    1a50:	00001261 	.word	0x00001261
    1a54:	00001a31 	.word	0x00001a31
    1a58:	0000073d 	.word	0x0000073d
    1a5c:	00001a31 	.word	0x00001a31

00001a60 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1a60:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1a62:	4a06      	ldr	r2, [pc, #24]	; (1a7c <_sbrk+0x1c>)
    1a64:	6812      	ldr	r2, [r2, #0]
    1a66:	2a00      	cmp	r2, #0
    1a68:	d004      	beq.n	1a74 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1a6a:	4a04      	ldr	r2, [pc, #16]	; (1a7c <_sbrk+0x1c>)
    1a6c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1a6e:	18c3      	adds	r3, r0, r3
    1a70:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1a72:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1a74:	4902      	ldr	r1, [pc, #8]	; (1a80 <_sbrk+0x20>)
    1a76:	4a01      	ldr	r2, [pc, #4]	; (1a7c <_sbrk+0x1c>)
    1a78:	6011      	str	r1, [r2, #0]
    1a7a:	e7f6      	b.n	1a6a <_sbrk+0xa>
    1a7c:	200000dc 	.word	0x200000dc
    1a80:	20002198 	.word	0x20002198

00001a84 <configure_i2c_master>:
#include "I2C.h"

void configure_i2c_master(void)
{
    1a84:	b510      	push	{r4, lr}
    1a86:	b08e      	sub	sp, #56	; 0x38
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    1a88:	aa01      	add	r2, sp, #4
    1a8a:	2364      	movs	r3, #100	; 0x64
    1a8c:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    1a8e:	4b1c      	ldr	r3, [pc, #112]	; (1b00 <configure_i2c_master+0x7c>)
    1a90:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    1a92:	2300      	movs	r3, #0
    1a94:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    1a96:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    1a98:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    1a9a:	2180      	movs	r1, #128	; 0x80
    1a9c:	0389      	lsls	r1, r1, #14
    1a9e:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    1aa0:	2101      	movs	r1, #1
    1aa2:	4249      	negs	r1, r1
    1aa4:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    1aa6:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    1aa8:	3125      	adds	r1, #37	; 0x25
    1aaa:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    1aac:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    1aae:	3108      	adds	r1, #8
    1ab0:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    1ab2:	3101      	adds	r1, #1
    1ab4:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    1ab6:	3101      	adds	r1, #1
    1ab8:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    1aba:	33d7      	adds	r3, #215	; 0xd7
    1abc:	8613      	strh	r3, [r2, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	
	i2c_master_get_config_defaults(&config_i2c_master);
	
	config_i2c_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    1abe:	4b11      	ldr	r3, [pc, #68]	; (1b04 <configure_i2c_master+0x80>)
    1ac0:	61d3      	str	r3, [r2, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    1ac2:	4b11      	ldr	r3, [pc, #68]	; (1b08 <configure_i2c_master+0x84>)
    1ac4:	6213      	str	r3, [r2, #32]
	
	i2c_master_init(&i2c_master_instance, EXT1_I2C_MODULE, &config_i2c_master);
    1ac6:	4c11      	ldr	r4, [pc, #68]	; (1b0c <configure_i2c_master+0x88>)
    1ac8:	4911      	ldr	r1, [pc, #68]	; (1b10 <configure_i2c_master+0x8c>)
    1aca:	0020      	movs	r0, r4
    1acc:	4b11      	ldr	r3, [pc, #68]	; (1b14 <configure_i2c_master+0x90>)
    1ace:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1ad0:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1ad2:	2107      	movs	r1, #7
    1ad4:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
    1ad6:	4219      	tst	r1, r3
    1ad8:	d1fc      	bne.n	1ad4 <configure_i2c_master+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1ada:	6813      	ldr	r3, [r2, #0]
    1adc:	2102      	movs	r1, #2
    1ade:	430b      	orrs	r3, r1
    1ae0:	6013      	str	r3, [r2, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1ae2:	4b0a      	ldr	r3, [pc, #40]	; (1b0c <configure_i2c_master+0x88>)
    1ae4:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
    1ae6:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    1ae8:	2010      	movs	r0, #16
    1aea:	8b51      	ldrh	r1, [r2, #26]
    1aec:	4201      	tst	r1, r0
    1aee:	d104      	bne.n	1afa <configure_i2c_master+0x76>
		timeout_counter++;
    1af0:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1af2:	42a3      	cmp	r3, r4
    1af4:	d3f9      	bcc.n	1aea <configure_i2c_master+0x66>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    1af6:	2310      	movs	r3, #16
    1af8:	8353      	strh	r3, [r2, #26]
	i2c_master_enable(&i2c_master_instance);
	
}
    1afa:	b00e      	add	sp, #56	; 0x38
    1afc:	bd10      	pop	{r4, pc}
    1afe:	46c0      	nop			; (mov r8, r8)
    1b00:	00000d48 	.word	0x00000d48
    1b04:	00100002 	.word	0x00100002
    1b08:	00110002 	.word	0x00110002
    1b0c:	20000144 	.word	0x20000144
    1b10:	42000c00 	.word	0x42000c00
    1b14:	00000841 	.word	0x00000841

00001b18 <configure_i2c_slave>:

void configure_i2c_slave(void)
{
    1b18:	b510      	push	{r4, lr}
    1b1a:	b08a      	sub	sp, #40	; 0x28
	config->enable_scl_low_timeout = false;
    1b1c:	2200      	movs	r2, #0
    1b1e:	466b      	mov	r3, sp
    1b20:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    1b22:	2380      	movs	r3, #128	; 0x80
    1b24:	039b      	lsls	r3, r3, #14
    1b26:	9301      	str	r3, [sp, #4]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    1b28:	2300      	movs	r3, #0
    1b2a:	4669      	mov	r1, sp
    1b2c:	814a      	strh	r2, [r1, #10]
	config->address_mask = 0;
    1b2e:	81ca      	strh	r2, [r1, #14]
	config->ten_bit_address = false;
    1b30:	740b      	strb	r3, [r1, #16]
	config->enable_general_call_address = false;
    1b32:	744b      	strb	r3, [r1, #17]
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    1b34:	9205      	str	r2, [sp, #20]
	config->generator_source = GCLK_GENERATOR_0;
    1b36:	760b      	strb	r3, [r1, #24]
	config->run_in_standby = false;
    1b38:	764b      	strb	r3, [r1, #25]
	config->scl_low_timeout  = false;
    1b3a:	2224      	movs	r2, #36	; 0x24
    1b3c:	548b      	strb	r3, [r1, r2]
	config->scl_stretch_only_after_ack_bit = false;
    1b3e:	3201      	adds	r2, #1
    1b40:	548b      	strb	r3, [r1, r2]
	config->slave_scl_low_extend_timeout   = false;
    1b42:	3201      	adds	r2, #1
    1b44:	548b      	strb	r3, [r1, r2]
	struct i2c_slave_config config_i2c_slave;
	
	i2c_slave_get_config_defaults(&config_i2c_slave);
	
	config_i2c_slave.address = SLAVE_1_ADDRESS;
    1b46:	2301      	movs	r3, #1
    1b48:	466a      	mov	r2, sp
    1b4a:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    1b4c:	4b0b      	ldr	r3, [pc, #44]	; (1b7c <configure_i2c_slave+0x64>)
    1b4e:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    1b50:	4b0b      	ldr	r3, [pc, #44]	; (1b80 <configure_i2c_slave+0x68>)
    1b52:	9308      	str	r3, [sp, #32]
	
	config_i2c_slave.buffer_timeout = 1000;
    1b54:	23fa      	movs	r3, #250	; 0xfa
    1b56:	009b      	lsls	r3, r3, #2
    1b58:	810b      	strh	r3, [r1, #8]
	
	i2c_slave_init(&i2c_slave_instance, EXT1_I2C_MODULE, &config_i2c_slave);
    1b5a:	4c0a      	ldr	r4, [pc, #40]	; (1b84 <configure_i2c_slave+0x6c>)
    1b5c:	490a      	ldr	r1, [pc, #40]	; (1b88 <configure_i2c_slave+0x70>)
    1b5e:	0020      	movs	r0, r4
    1b60:	4b0a      	ldr	r3, [pc, #40]	; (1b8c <configure_i2c_slave+0x74>)
    1b62:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    1b64:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    1b66:	2103      	movs	r1, #3
    1b68:	69d3      	ldr	r3, [r2, #28]
	while (i2c_slave_is_syncing(module)) {
    1b6a:	4219      	tst	r1, r3
    1b6c:	d1fc      	bne.n	1b68 <configure_i2c_slave+0x50>
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    1b6e:	6813      	ldr	r3, [r2, #0]
    1b70:	2102      	movs	r1, #2
    1b72:	430b      	orrs	r3, r1
    1b74:	6013      	str	r3, [r2, #0]
	i2c_slave_enable(&i2c_slave_instance);
}
    1b76:	b00a      	add	sp, #40	; 0x28
    1b78:	bd10      	pop	{r4, pc}
    1b7a:	46c0      	nop			; (mov r8, r8)
    1b7c:	00100002 	.word	0x00100002
    1b80:	00110002 	.word	0x00110002
    1b84:	20000184 	.word	0x20000184
    1b88:	42000c00 	.word	0x42000c00
    1b8c:	00000cd1 	.word	0x00000cd1

00001b90 <irq_handler>:
  __ASM volatile ("dsb 0xF":::"memory");
    1b90:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    1b94:	4a03      	ldr	r2, [pc, #12]	; (1ba4 <irq_handler+0x14>)
    1b96:	4b04      	ldr	r3, [pc, #16]	; (1ba8 <irq_handler+0x18>)
    1b98:	60da      	str	r2, [r3, #12]
    1b9a:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1b9e:	46c0      	nop			; (mov r8, r8)
    1ba0:	e7fd      	b.n	1b9e <irq_handler+0xe>
    1ba2:	46c0      	nop			; (mov r8, r8)
    1ba4:	05fa0004 	.word	0x05fa0004
    1ba8:	e000ed00 	.word	0xe000ed00

00001bac <tc_callback_heartbeat>:
	port_pin_set_output_level(ITR_PIN_MASTER, false);
}

uint8_t val = 0;
void tc_callback_heartbeat(struct tc_module *const module_inst)
{
    1bac:	b510      	push	{r4, lr}
	int bug = rand()%1000;
    1bae:	4b09      	ldr	r3, [pc, #36]	; (1bd4 <tc_callback_heartbeat+0x28>)
    1bb0:	4798      	blx	r3
	if(1)
	{
		port_pin_set_output_level(TIMER_PIN,val);
    1bb2:	4b09      	ldr	r3, [pc, #36]	; (1bd8 <tc_callback_heartbeat+0x2c>)
    1bb4:	781b      	ldrb	r3, [r3, #0]
	if (level) {
    1bb6:	2b00      	cmp	r3, #0
    1bb8:	d107      	bne.n	1bca <tc_callback_heartbeat+0x1e>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1bba:	2140      	movs	r1, #64	; 0x40
    1bbc:	4a07      	ldr	r2, [pc, #28]	; (1bdc <tc_callback_heartbeat+0x30>)
    1bbe:	6151      	str	r1, [r2, #20]
		val = !val;
    1bc0:	425a      	negs	r2, r3
    1bc2:	4153      	adcs	r3, r2
    1bc4:	4a04      	ldr	r2, [pc, #16]	; (1bd8 <tc_callback_heartbeat+0x2c>)
    1bc6:	7013      	strb	r3, [r2, #0]
	{
		port_pin_set_output_level(LED0_PIN,LED_0_INACTIVE);
		delay_ms(500);
		port_pin_set_output_level(LED0_PIN,LED_0_ACTIVE);
	}
}
    1bc8:	bd10      	pop	{r4, pc}
		port_base->OUTSET.reg = pin_mask;
    1bca:	2140      	movs	r1, #64	; 0x40
    1bcc:	4a03      	ldr	r2, [pc, #12]	; (1bdc <tc_callback_heartbeat+0x30>)
    1bce:	6191      	str	r1, [r2, #24]
    1bd0:	e7f6      	b.n	1bc0 <tc_callback_heartbeat+0x14>
    1bd2:	46c0      	nop			; (mov r8, r8)
    1bd4:	00003b9d 	.word	0x00003b9d
    1bd8:	200000e1 	.word	0x200000e1
    1bdc:	41004400 	.word	0x41004400

00001be0 <start_timer>:
	port_pin_set_config(TIMER_PIN, &pin_conf);
}

uint8_t v = 0;
void start_timer(void)
{
    1be0:	b510      	push	{r4, lr}
	if(v==0)
    1be2:	4b1b      	ldr	r3, [pc, #108]	; (1c50 <start_timer+0x70>)
    1be4:	781b      	ldrb	r3, [r3, #0]
    1be6:	2b00      	cmp	r3, #0
    1be8:	d117      	bne.n	1c1a <start_timer+0x3a>
	{
		tc_set_count_value(&tc_instance,0);
    1bea:	4c1a      	ldr	r4, [pc, #104]	; (1c54 <start_timer+0x74>)
    1bec:	2100      	movs	r1, #0
    1bee:	0020      	movs	r0, r4
    1bf0:	4b19      	ldr	r3, [pc, #100]	; (1c58 <start_timer+0x78>)
    1bf2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1bf4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1bf6:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1bf8:	b25b      	sxtb	r3, r3
    1bfa:	2b00      	cmp	r3, #0
    1bfc:	dbfb      	blt.n	1bf6 <start_timer+0x16>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    1bfe:	2300      	movs	r3, #0
    1c00:	7113      	strb	r3, [r2, #4]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c02:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1c04:	b25b      	sxtb	r3, r3
    1c06:	2b00      	cmp	r3, #0
    1c08:	dbfb      	blt.n	1c02 <start_timer+0x22>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_RETRIGGER_Val);
    1c0a:	2340      	movs	r3, #64	; 0x40
    1c0c:	7153      	strb	r3, [r2, #5]
			port_pin_set_output_level(LED0_PIN,LED_0_INACTIVE);port_pin_set_output_level(LED0_PIN,LED_0_INACTIVE);
		}
		tc_stop_counter(&tc_instance);
		//port_pin_set_output_level(LED0_PIN,LED_0_INACTIVE);
	}
	v= !v;
    1c0e:	4a10      	ldr	r2, [pc, #64]	; (1c50 <start_timer+0x70>)
    1c10:	7813      	ldrb	r3, [r2, #0]
    1c12:	4259      	negs	r1, r3
    1c14:	414b      	adcs	r3, r1
    1c16:	7013      	strb	r3, [r2, #0]
}
    1c18:	bd10      	pop	{r4, pc}
		end_counter = tc_get_count_value(&tc_instance);
    1c1a:	480e      	ldr	r0, [pc, #56]	; (1c54 <start_timer+0x74>)
    1c1c:	4b0f      	ldr	r3, [pc, #60]	; (1c5c <start_timer+0x7c>)
    1c1e:	4798      	blx	r3
    1c20:	b2c0      	uxtb	r0, r0
    1c22:	4b0f      	ldr	r3, [pc, #60]	; (1c60 <start_timer+0x80>)
    1c24:	7018      	strb	r0, [r3, #0]
		if(end_counter == 0)
    1c26:	2800      	cmp	r0, #0
    1c28:	d10c      	bne.n	1c44 <start_timer+0x64>
		port_base->OUTCLR.reg = pin_mask;
    1c2a:	2280      	movs	r2, #128	; 0x80
    1c2c:	0312      	lsls	r2, r2, #12
    1c2e:	4b0d      	ldr	r3, [pc, #52]	; (1c64 <start_timer+0x84>)
    1c30:	615a      	str	r2, [r3, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c32:	4b08      	ldr	r3, [pc, #32]	; (1c54 <start_timer+0x74>)
    1c34:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c36:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1c38:	b25b      	sxtb	r3, r3
    1c3a:	2b00      	cmp	r3, #0
    1c3c:	dbfb      	blt.n	1c36 <start_timer+0x56>
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_STOP_Val);
    1c3e:	2380      	movs	r3, #128	; 0x80
    1c40:	7153      	strb	r3, [r2, #5]
    1c42:	e7e4      	b.n	1c0e <start_timer+0x2e>
		port_base->OUTSET.reg = pin_mask;
    1c44:	4b07      	ldr	r3, [pc, #28]	; (1c64 <start_timer+0x84>)
    1c46:	2280      	movs	r2, #128	; 0x80
    1c48:	0312      	lsls	r2, r2, #12
    1c4a:	619a      	str	r2, [r3, #24]
    1c4c:	619a      	str	r2, [r3, #24]
    1c4e:	e7f0      	b.n	1c32 <start_timer+0x52>
    1c50:	200000e0 	.word	0x200000e0
    1c54:	20000168 	.word	0x20000168
    1c58:	000004f1 	.word	0x000004f1
    1c5c:	00000523 	.word	0x00000523
    1c60:	200000e2 	.word	0x200000e2
    1c64:	41004400 	.word	0x41004400

00001c68 <init_irq_interrupt>:
{
    1c68:	b510      	push	{r4, lr}
    1c6a:	b084      	sub	sp, #16
	extint_chan_get_config_defaults(&config_extint_chan);
    1c6c:	ac01      	add	r4, sp, #4
    1c6e:	0020      	movs	r0, r4
    1c70:	4b0c      	ldr	r3, [pc, #48]	; (1ca4 <init_irq_interrupt+0x3c>)
    1c72:	4798      	blx	r3
	config_extint_chan.gpio_pin = IRQ_PIN;									//numero de broche associ  l'interruption
    1c74:	2307      	movs	r3, #7
    1c76:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = MUX_PA07A_EIC_EXTINT7;				//configuration de la broche en canal d'entre
    1c78:	2300      	movs	r3, #0
    1c7a:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_DOWN;					//rsistance de tirage
    1c7c:	3302      	adds	r3, #2
    1c7e:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;			//citre de dtction de l'interruption
    1c80:	3b01      	subs	r3, #1
    1c82:	72e3      	strb	r3, [r4, #11]
	config_extint_chan.filter_input_signal = true;
    1c84:	72a3      	strb	r3, [r4, #10]
	extint_chan_set_config(CANAL, &config_extint_chan);							//configuration du canal d'entre grce  la structure
    1c86:	0021      	movs	r1, r4
    1c88:	2007      	movs	r0, #7
    1c8a:	4b07      	ldr	r3, [pc, #28]	; (1ca8 <init_irq_interrupt+0x40>)
    1c8c:	4798      	blx	r3
	extint_register_callback(irq_handler,CANAL, EXTINT_CALLBACK_TYPE_DETECT);	//permet de dfinir la fonction callback appele  chaque interruption
    1c8e:	2200      	movs	r2, #0
    1c90:	2107      	movs	r1, #7
    1c92:	4806      	ldr	r0, [pc, #24]	; (1cac <init_irq_interrupt+0x44>)
    1c94:	4b06      	ldr	r3, [pc, #24]	; (1cb0 <init_irq_interrupt+0x48>)
    1c96:	4798      	blx	r3
	extint_chan_enable_callback(CANAL, EXTINT_CALLBACK_TYPE_DETECT);			//activer la dtction d'interruptions
    1c98:	2100      	movs	r1, #0
    1c9a:	2007      	movs	r0, #7
    1c9c:	4b05      	ldr	r3, [pc, #20]	; (1cb4 <init_irq_interrupt+0x4c>)
    1c9e:	4798      	blx	r3
}
    1ca0:	b004      	add	sp, #16
    1ca2:	bd10      	pop	{r4, pc}
    1ca4:	000007a9 	.word	0x000007a9
    1ca8:	000007bd 	.word	0x000007bd
    1cac:	00001b91 	.word	0x00001b91
    1cb0:	00000685 	.word	0x00000685
    1cb4:	000006b1 	.word	0x000006b1

00001cb8 <init_irq_pin>:
{
    1cb8:	b500      	push	{lr}
    1cba:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1cbc:	a901      	add	r1, sp, #4
    1cbe:	2301      	movs	r3, #1
    1cc0:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1cc2:	2200      	movs	r2, #0
    1cc4:	708a      	strb	r2, [r1, #2]
	config_port.direction = PORT_PIN_DIR_OUTPUT;
    1cc6:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(ITR_PIN_MASTER, &config_port);
    1cc8:	2007      	movs	r0, #7
    1cca:	4b03      	ldr	r3, [pc, #12]	; (1cd8 <init_irq_pin+0x20>)
    1ccc:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    1cce:	2280      	movs	r2, #128	; 0x80
    1cd0:	4b02      	ldr	r3, [pc, #8]	; (1cdc <init_irq_pin+0x24>)
    1cd2:	615a      	str	r2, [r3, #20]
}
    1cd4:	b003      	add	sp, #12
    1cd6:	bd00      	pop	{pc}
    1cd8:	00001299 	.word	0x00001299
    1cdc:	41004400 	.word	0x41004400

00001ce0 <configure_tc>:
{
    1ce0:	b510      	push	{r4, lr}
    1ce2:	b08e      	sub	sp, #56	; 0x38
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1ce4:	aa01      	add	r2, sp, #4
    1ce6:	2300      	movs	r3, #0
    1ce8:	2100      	movs	r1, #0
    1cea:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1cec:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1cee:	2000      	movs	r0, #0
    1cf0:	7050      	strb	r0, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1cf2:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1cf4:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1cf6:	7311      	strb	r1, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1cf8:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1cfa:	7351      	strb	r1, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1cfc:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1cfe:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1d00:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1d02:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1d04:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1d06:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    1d08:	8513      	strh	r3, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1d0a:	8593      	strh	r3, [r2, #44]	; 0x2c
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    1d0c:	3304      	adds	r3, #4
    1d0e:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_1;
    1d10:	3b03      	subs	r3, #3
    1d12:	7013      	strb	r3, [r2, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV1024;
    1d14:	23e0      	movs	r3, #224	; 0xe0
    1d16:	00db      	lsls	r3, r3, #3
    1d18:	8093      	strh	r3, [r2, #4]
	config_tc.counter_8_bit.period = PERIODE;
    1d1a:	2164      	movs	r1, #100	; 0x64
    1d1c:	2329      	movs	r3, #41	; 0x29
    1d1e:	54d1      	strb	r1, [r2, r3]
	config_tc.counter_8_bit.compare_capture_channel[0] = 50;
    1d20:	3932      	subs	r1, #50	; 0x32
    1d22:	3301      	adds	r3, #1
    1d24:	54d1      	strb	r1, [r2, r3]
	config_tc.counter_8_bit.compare_capture_channel[1] = 54;
    1d26:	3104      	adds	r1, #4
    1d28:	3301      	adds	r3, #1
    1d2a:	54d1      	strb	r1, [r2, r3]
	tc_init(&tc_instance, CONF_TC_MODULE, &config_tc);
    1d2c:	4c07      	ldr	r4, [pc, #28]	; (1d4c <configure_tc+0x6c>)
    1d2e:	4908      	ldr	r1, [pc, #32]	; (1d50 <configure_tc+0x70>)
    1d30:	0020      	movs	r0, r4
    1d32:	4b08      	ldr	r3, [pc, #32]	; (1d54 <configure_tc+0x74>)
    1d34:	4798      	blx	r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d36:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d38:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1d3a:	b25b      	sxtb	r3, r3
    1d3c:	2b00      	cmp	r3, #0
    1d3e:	dbfb      	blt.n	1d38 <configure_tc+0x58>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1d40:	8813      	ldrh	r3, [r2, #0]
    1d42:	2102      	movs	r1, #2
    1d44:	430b      	orrs	r3, r1
    1d46:	8013      	strh	r3, [r2, #0]
}
    1d48:	b00e      	add	sp, #56	; 0x38
    1d4a:	bd10      	pop	{r4, pc}
    1d4c:	20000168 	.word	0x20000168
    1d50:	42002c00 	.word	0x42002c00
    1d54:	000002e1 	.word	0x000002e1

00001d58 <configure_tc_callbacks>:
{
    1d58:	b510      	push	{r4, lr}
	tc_register_callback(&tc_instance, tc_callback_heartbeat,TC_CALLBACK_OVERFLOW);
    1d5a:	4c0a      	ldr	r4, [pc, #40]	; (1d84 <configure_tc_callbacks+0x2c>)
    1d5c:	2200      	movs	r2, #0
    1d5e:	490a      	ldr	r1, [pc, #40]	; (1d88 <configure_tc_callbacks+0x30>)
    1d60:	0020      	movs	r0, r4
    1d62:	4b0a      	ldr	r3, [pc, #40]	; (1d8c <configure_tc_callbacks+0x34>)
    1d64:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1d66:	6820      	ldr	r0, [r4, #0]
    1d68:	4b09      	ldr	r3, [pc, #36]	; (1d90 <configure_tc_callbacks+0x38>)
    1d6a:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1d6c:	2280      	movs	r2, #128	; 0x80
    1d6e:	02d2      	lsls	r2, r2, #11
    1d70:	4b08      	ldr	r3, [pc, #32]	; (1d94 <configure_tc_callbacks+0x3c>)
    1d72:	601a      	str	r2, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1d74:	7e63      	ldrb	r3, [r4, #25]
    1d76:	2201      	movs	r2, #1
    1d78:	4313      	orrs	r3, r2
    1d7a:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1d7c:	6823      	ldr	r3, [r4, #0]
    1d7e:	2201      	movs	r2, #1
    1d80:	735a      	strb	r2, [r3, #13]
}
    1d82:	bd10      	pop	{r4, pc}
    1d84:	20000168 	.word	0x20000168
    1d88:	00001bad 	.word	0x00001bad
    1d8c:	000001fd 	.word	0x000001fd
    1d90:	000002a5 	.word	0x000002a5
    1d94:	e000e100 	.word	0xe000e100

00001d98 <configure_port_heartbeat>:
{
    1d98:	b500      	push	{lr}
    1d9a:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1d9c:	a901      	add	r1, sp, #4
    1d9e:	2301      	movs	r3, #1
    1da0:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1da2:	2300      	movs	r3, #0
    1da4:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = direction;
    1da6:	7008      	strb	r0, [r1, #0]
	port_pin_set_config(TIMER_PIN, &pin_conf);
    1da8:	2006      	movs	r0, #6
    1daa:	4b02      	ldr	r3, [pc, #8]	; (1db4 <configure_port_heartbeat+0x1c>)
    1dac:	4798      	blx	r3
}
    1dae:	b003      	add	sp, #12
    1db0:	bd00      	pop	{pc}
    1db2:	46c0      	nop			; (mov r8, r8)
    1db4:	00001299 	.word	0x00001299

00001db8 <slave_interrupt>:

void slave_interrupt(void)
{
    1db8:	b510      	push	{r4, lr}
    1dba:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    1dbc:	ac01      	add	r4, sp, #4
    1dbe:	0020      	movs	r0, r4
    1dc0:	4b0d      	ldr	r3, [pc, #52]	; (1df8 <slave_interrupt+0x40>)
    1dc2:	4798      	blx	r3
	config_extint_chan.gpio_pin = TIMER_PIN;									
    1dc4:	2306      	movs	r3, #6
    1dc6:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = MUX_PA06A_EIC_EXTINT6;	
    1dc8:	2300      	movs	r3, #0
    1dca:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_DOWN;				
    1dcc:	3302      	adds	r3, #2
    1dce:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_BOTH;			
    1dd0:	3301      	adds	r3, #1
    1dd2:	72e3      	strb	r3, [r4, #11]
	config_extint_chan.filter_input_signal = true;
    1dd4:	3b02      	subs	r3, #2
    1dd6:	72a3      	strb	r3, [r4, #10]
	extint_chan_set_config(CANAL_SLAVE, &config_extint_chan);							
    1dd8:	0021      	movs	r1, r4
    1dda:	2006      	movs	r0, #6
    1ddc:	4b07      	ldr	r3, [pc, #28]	; (1dfc <slave_interrupt+0x44>)
    1dde:	4798      	blx	r3
	extint_register_callback(start_timer,CANAL_SLAVE, EXTINT_CALLBACK_TYPE_DETECT);	
    1de0:	2200      	movs	r2, #0
    1de2:	2106      	movs	r1, #6
    1de4:	4806      	ldr	r0, [pc, #24]	; (1e00 <slave_interrupt+0x48>)
    1de6:	4b07      	ldr	r3, [pc, #28]	; (1e04 <slave_interrupt+0x4c>)
    1de8:	4798      	blx	r3
	extint_chan_enable_callback(CANAL_SLAVE, EXTINT_CALLBACK_TYPE_DETECT);			
    1dea:	2100      	movs	r1, #0
    1dec:	2006      	movs	r0, #6
    1dee:	4b06      	ldr	r3, [pc, #24]	; (1e08 <slave_interrupt+0x50>)
    1df0:	4798      	blx	r3
	
    1df2:	b004      	add	sp, #16
    1df4:	bd10      	pop	{r4, pc}
    1df6:	46c0      	nop			; (mov r8, r8)
    1df8:	000007a9 	.word	0x000007a9
    1dfc:	000007bd 	.word	0x000007bd
    1e00:	00001be1 	.word	0x00001be1
    1e04:	00000685 	.word	0x00000685
    1e08:	000006b1 	.word	0x000006b1

00001e0c <config_led>:
#include "LED.h"

void config_led(void)
{
    1e0c:	b500      	push	{lr}
    1e0e:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1e10:	a901      	add	r1, sp, #4
    1e12:	2301      	movs	r3, #1
    1e14:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1e16:	2200      	movs	r2, #0
    1e18:	708a      	strb	r2, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    1e1a:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1e1c:	2013      	movs	r0, #19
    1e1e:	4b04      	ldr	r3, [pc, #16]	; (1e30 <config_led+0x24>)
    1e20:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    1e22:	2280      	movs	r2, #128	; 0x80
    1e24:	0312      	lsls	r2, r2, #12
    1e26:	4b03      	ldr	r3, [pc, #12]	; (1e34 <config_led+0x28>)
    1e28:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
}
    1e2a:	b003      	add	sp, #12
    1e2c:	bd00      	pop	{pc}
    1e2e:	46c0      	nop			; (mov r8, r8)
    1e30:	00001299 	.word	0x00001299
    1e34:	41004400 	.word	0x41004400

00001e38 <main>:
uint8_t write_buffer_slave[DATA_LENGTH] = {
	NO_DATA, NO_DATA,
};

int main (void)
{
    1e38:	b570      	push	{r4, r5, r6, lr}
	system_init();
    1e3a:	4b1d      	ldr	r3, [pc, #116]	; (1eb0 <main+0x78>)
    1e3c:	4798      	blx	r3
	delay_init();
    1e3e:	4b1d      	ldr	r3, [pc, #116]	; (1eb4 <main+0x7c>)
    1e40:	4798      	blx	r3
	config_led();
    1e42:	4b1d      	ldr	r3, [pc, #116]	; (1eb8 <main+0x80>)
    1e44:	4798      	blx	r3
	cpu_irq_enable();
    1e46:	2201      	movs	r2, #1
    1e48:	4b1c      	ldr	r3, [pc, #112]	; (1ebc <main+0x84>)
    1e4a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    1e4c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1e50:	b662      	cpsie	i
	system_interrupt_enable_global();
	uint8_t run = 1;
	uint8_t i_am_master = 0;
	
	unsigned id = unique_id();
    1e52:	4b1b      	ldr	r3, [pc, #108]	; (1ec0 <main+0x88>)
    1e54:	4798      	blx	r3
	srand(id);
    1e56:	4b1b      	ldr	r3, [pc, #108]	; (1ec4 <main+0x8c>)
    1e58:	4798      	blx	r3
	delay_ms((rand()%10000)+1);
    1e5a:	4b1b      	ldr	r3, [pc, #108]	; (1ec8 <main+0x90>)
    1e5c:	4798      	blx	r3
    1e5e:	491b      	ldr	r1, [pc, #108]	; (1ecc <main+0x94>)
    1e60:	4b1b      	ldr	r3, [pc, #108]	; (1ed0 <main+0x98>)
    1e62:	4798      	blx	r3
    1e64:	1c4b      	adds	r3, r1, #1
    1e66:	d014      	beq.n	1e92 <main+0x5a>
    1e68:	4b17      	ldr	r3, [pc, #92]	; (1ec8 <main+0x90>)
    1e6a:	4798      	blx	r3
    1e6c:	4917      	ldr	r1, [pc, #92]	; (1ecc <main+0x94>)
    1e6e:	4b18      	ldr	r3, [pc, #96]	; (1ed0 <main+0x98>)
    1e70:	4798      	blx	r3
    1e72:	1c48      	adds	r0, r1, #1
    1e74:	4b17      	ldr	r3, [pc, #92]	; (1ed4 <main+0x9c>)
    1e76:	4798      	blx	r3
	i_am_master = master_election();
    1e78:	4b17      	ldr	r3, [pc, #92]	; (1ed8 <main+0xa0>)
    1e7a:	4798      	blx	r3

	while (run)
	{
		while(i_am_master)
    1e7c:	2800      	cmp	r0, #0
    1e7e:	d00c      	beq.n	1e9a <main+0x62>
		{
			send_master(I_AM_MASTER,MY_ADDRESS);
    1e80:	4e16      	ldr	r6, [pc, #88]	; (1edc <main+0xa4>)
		port_base->OUTCLR.reg = pin_mask;
    1e82:	4d17      	ldr	r5, [pc, #92]	; (1ee0 <main+0xa8>)
    1e84:	2480      	movs	r4, #128	; 0x80
    1e86:	0324      	lsls	r4, r4, #12
    1e88:	2100      	movs	r1, #0
    1e8a:	20a0      	movs	r0, #160	; 0xa0
    1e8c:	47b0      	blx	r6
    1e8e:	616c      	str	r4, [r5, #20]
    1e90:	e7fa      	b.n	1e88 <main+0x50>
	delay_ms((rand()%10000)+1);
    1e92:	2001      	movs	r0, #1
    1e94:	4b13      	ldr	r3, [pc, #76]	; (1ee4 <main+0xac>)
    1e96:	4798      	blx	r3
    1e98:	e7ee      	b.n	1e78 <main+0x40>
			port_pin_set_output_level(LED0_PIN,LED_0_ACTIVE);
		}
		while(!i_am_master)
		{
			read_slave(I_AM_MASTER);
    1e9a:	20a0      	movs	r0, #160	; 0xa0
    1e9c:	4b12      	ldr	r3, [pc, #72]	; (1ee8 <main+0xb0>)
    1e9e:	4798      	blx	r3
			while(1)
			{
				if(end_counter==0)
    1ea0:	4d12      	ldr	r5, [pc, #72]	; (1eec <main+0xb4>)
				{
					//port_pin_set_output_level(LED0_PIN,LED_0_ACTIVE);
					//send_interrupt();
					i_am_master = master_election();
    1ea2:	4c0d      	ldr	r4, [pc, #52]	; (1ed8 <main+0xa0>)
				if(end_counter==0)
    1ea4:	782b      	ldrb	r3, [r5, #0]
    1ea6:	2b00      	cmp	r3, #0
    1ea8:	d1fd      	bne.n	1ea6 <main+0x6e>
					i_am_master = master_election();
    1eaa:	47a0      	blx	r4
    1eac:	e7fa      	b.n	1ea4 <main+0x6c>
    1eae:	46c0      	nop			; (mov r8, r8)
    1eb0:	00001a35 	.word	0x00001a35
    1eb4:	00001159 	.word	0x00001159
    1eb8:	00001e0d 	.word	0x00001e0d
    1ebc:	20000008 	.word	0x20000008
    1ec0:	00000661 	.word	0x00000661
    1ec4:	00003b41 	.word	0x00003b41
    1ec8:	00003b9d 	.word	0x00003b9d
    1ecc:	00002710 	.word	0x00002710
    1ed0:	000021d1 	.word	0x000021d1
    1ed4:	000011c5 	.word	0x000011c5
    1ed8:	0000055d 	.word	0x0000055d
    1edc:	000005f9 	.word	0x000005f9
    1ee0:	41004400 	.word	0x41004400
    1ee4:	00001199 	.word	0x00001199
    1ee8:	00000629 	.word	0x00000629
    1eec:	200000e2 	.word	0x200000e2

00001ef0 <__udivsi3>:
    1ef0:	2200      	movs	r2, #0
    1ef2:	0843      	lsrs	r3, r0, #1
    1ef4:	428b      	cmp	r3, r1
    1ef6:	d374      	bcc.n	1fe2 <__udivsi3+0xf2>
    1ef8:	0903      	lsrs	r3, r0, #4
    1efa:	428b      	cmp	r3, r1
    1efc:	d35f      	bcc.n	1fbe <__udivsi3+0xce>
    1efe:	0a03      	lsrs	r3, r0, #8
    1f00:	428b      	cmp	r3, r1
    1f02:	d344      	bcc.n	1f8e <__udivsi3+0x9e>
    1f04:	0b03      	lsrs	r3, r0, #12
    1f06:	428b      	cmp	r3, r1
    1f08:	d328      	bcc.n	1f5c <__udivsi3+0x6c>
    1f0a:	0c03      	lsrs	r3, r0, #16
    1f0c:	428b      	cmp	r3, r1
    1f0e:	d30d      	bcc.n	1f2c <__udivsi3+0x3c>
    1f10:	22ff      	movs	r2, #255	; 0xff
    1f12:	0209      	lsls	r1, r1, #8
    1f14:	ba12      	rev	r2, r2
    1f16:	0c03      	lsrs	r3, r0, #16
    1f18:	428b      	cmp	r3, r1
    1f1a:	d302      	bcc.n	1f22 <__udivsi3+0x32>
    1f1c:	1212      	asrs	r2, r2, #8
    1f1e:	0209      	lsls	r1, r1, #8
    1f20:	d065      	beq.n	1fee <__udivsi3+0xfe>
    1f22:	0b03      	lsrs	r3, r0, #12
    1f24:	428b      	cmp	r3, r1
    1f26:	d319      	bcc.n	1f5c <__udivsi3+0x6c>
    1f28:	e000      	b.n	1f2c <__udivsi3+0x3c>
    1f2a:	0a09      	lsrs	r1, r1, #8
    1f2c:	0bc3      	lsrs	r3, r0, #15
    1f2e:	428b      	cmp	r3, r1
    1f30:	d301      	bcc.n	1f36 <__udivsi3+0x46>
    1f32:	03cb      	lsls	r3, r1, #15
    1f34:	1ac0      	subs	r0, r0, r3
    1f36:	4152      	adcs	r2, r2
    1f38:	0b83      	lsrs	r3, r0, #14
    1f3a:	428b      	cmp	r3, r1
    1f3c:	d301      	bcc.n	1f42 <__udivsi3+0x52>
    1f3e:	038b      	lsls	r3, r1, #14
    1f40:	1ac0      	subs	r0, r0, r3
    1f42:	4152      	adcs	r2, r2
    1f44:	0b43      	lsrs	r3, r0, #13
    1f46:	428b      	cmp	r3, r1
    1f48:	d301      	bcc.n	1f4e <__udivsi3+0x5e>
    1f4a:	034b      	lsls	r3, r1, #13
    1f4c:	1ac0      	subs	r0, r0, r3
    1f4e:	4152      	adcs	r2, r2
    1f50:	0b03      	lsrs	r3, r0, #12
    1f52:	428b      	cmp	r3, r1
    1f54:	d301      	bcc.n	1f5a <__udivsi3+0x6a>
    1f56:	030b      	lsls	r3, r1, #12
    1f58:	1ac0      	subs	r0, r0, r3
    1f5a:	4152      	adcs	r2, r2
    1f5c:	0ac3      	lsrs	r3, r0, #11
    1f5e:	428b      	cmp	r3, r1
    1f60:	d301      	bcc.n	1f66 <__udivsi3+0x76>
    1f62:	02cb      	lsls	r3, r1, #11
    1f64:	1ac0      	subs	r0, r0, r3
    1f66:	4152      	adcs	r2, r2
    1f68:	0a83      	lsrs	r3, r0, #10
    1f6a:	428b      	cmp	r3, r1
    1f6c:	d301      	bcc.n	1f72 <__udivsi3+0x82>
    1f6e:	028b      	lsls	r3, r1, #10
    1f70:	1ac0      	subs	r0, r0, r3
    1f72:	4152      	adcs	r2, r2
    1f74:	0a43      	lsrs	r3, r0, #9
    1f76:	428b      	cmp	r3, r1
    1f78:	d301      	bcc.n	1f7e <__udivsi3+0x8e>
    1f7a:	024b      	lsls	r3, r1, #9
    1f7c:	1ac0      	subs	r0, r0, r3
    1f7e:	4152      	adcs	r2, r2
    1f80:	0a03      	lsrs	r3, r0, #8
    1f82:	428b      	cmp	r3, r1
    1f84:	d301      	bcc.n	1f8a <__udivsi3+0x9a>
    1f86:	020b      	lsls	r3, r1, #8
    1f88:	1ac0      	subs	r0, r0, r3
    1f8a:	4152      	adcs	r2, r2
    1f8c:	d2cd      	bcs.n	1f2a <__udivsi3+0x3a>
    1f8e:	09c3      	lsrs	r3, r0, #7
    1f90:	428b      	cmp	r3, r1
    1f92:	d301      	bcc.n	1f98 <__udivsi3+0xa8>
    1f94:	01cb      	lsls	r3, r1, #7
    1f96:	1ac0      	subs	r0, r0, r3
    1f98:	4152      	adcs	r2, r2
    1f9a:	0983      	lsrs	r3, r0, #6
    1f9c:	428b      	cmp	r3, r1
    1f9e:	d301      	bcc.n	1fa4 <__udivsi3+0xb4>
    1fa0:	018b      	lsls	r3, r1, #6
    1fa2:	1ac0      	subs	r0, r0, r3
    1fa4:	4152      	adcs	r2, r2
    1fa6:	0943      	lsrs	r3, r0, #5
    1fa8:	428b      	cmp	r3, r1
    1faa:	d301      	bcc.n	1fb0 <__udivsi3+0xc0>
    1fac:	014b      	lsls	r3, r1, #5
    1fae:	1ac0      	subs	r0, r0, r3
    1fb0:	4152      	adcs	r2, r2
    1fb2:	0903      	lsrs	r3, r0, #4
    1fb4:	428b      	cmp	r3, r1
    1fb6:	d301      	bcc.n	1fbc <__udivsi3+0xcc>
    1fb8:	010b      	lsls	r3, r1, #4
    1fba:	1ac0      	subs	r0, r0, r3
    1fbc:	4152      	adcs	r2, r2
    1fbe:	08c3      	lsrs	r3, r0, #3
    1fc0:	428b      	cmp	r3, r1
    1fc2:	d301      	bcc.n	1fc8 <__udivsi3+0xd8>
    1fc4:	00cb      	lsls	r3, r1, #3
    1fc6:	1ac0      	subs	r0, r0, r3
    1fc8:	4152      	adcs	r2, r2
    1fca:	0883      	lsrs	r3, r0, #2
    1fcc:	428b      	cmp	r3, r1
    1fce:	d301      	bcc.n	1fd4 <__udivsi3+0xe4>
    1fd0:	008b      	lsls	r3, r1, #2
    1fd2:	1ac0      	subs	r0, r0, r3
    1fd4:	4152      	adcs	r2, r2
    1fd6:	0843      	lsrs	r3, r0, #1
    1fd8:	428b      	cmp	r3, r1
    1fda:	d301      	bcc.n	1fe0 <__udivsi3+0xf0>
    1fdc:	004b      	lsls	r3, r1, #1
    1fde:	1ac0      	subs	r0, r0, r3
    1fe0:	4152      	adcs	r2, r2
    1fe2:	1a41      	subs	r1, r0, r1
    1fe4:	d200      	bcs.n	1fe8 <__udivsi3+0xf8>
    1fe6:	4601      	mov	r1, r0
    1fe8:	4152      	adcs	r2, r2
    1fea:	4610      	mov	r0, r2
    1fec:	4770      	bx	lr
    1fee:	e7ff      	b.n	1ff0 <__udivsi3+0x100>
    1ff0:	b501      	push	{r0, lr}
    1ff2:	2000      	movs	r0, #0
    1ff4:	f000 f8f0 	bl	21d8 <__aeabi_idiv0>
    1ff8:	bd02      	pop	{r1, pc}
    1ffa:	46c0      	nop			; (mov r8, r8)

00001ffc <__aeabi_uidivmod>:
    1ffc:	2900      	cmp	r1, #0
    1ffe:	d0f7      	beq.n	1ff0 <__udivsi3+0x100>
    2000:	e776      	b.n	1ef0 <__udivsi3>
    2002:	4770      	bx	lr

00002004 <__divsi3>:
    2004:	4603      	mov	r3, r0
    2006:	430b      	orrs	r3, r1
    2008:	d47f      	bmi.n	210a <__divsi3+0x106>
    200a:	2200      	movs	r2, #0
    200c:	0843      	lsrs	r3, r0, #1
    200e:	428b      	cmp	r3, r1
    2010:	d374      	bcc.n	20fc <__divsi3+0xf8>
    2012:	0903      	lsrs	r3, r0, #4
    2014:	428b      	cmp	r3, r1
    2016:	d35f      	bcc.n	20d8 <__divsi3+0xd4>
    2018:	0a03      	lsrs	r3, r0, #8
    201a:	428b      	cmp	r3, r1
    201c:	d344      	bcc.n	20a8 <__divsi3+0xa4>
    201e:	0b03      	lsrs	r3, r0, #12
    2020:	428b      	cmp	r3, r1
    2022:	d328      	bcc.n	2076 <__divsi3+0x72>
    2024:	0c03      	lsrs	r3, r0, #16
    2026:	428b      	cmp	r3, r1
    2028:	d30d      	bcc.n	2046 <__divsi3+0x42>
    202a:	22ff      	movs	r2, #255	; 0xff
    202c:	0209      	lsls	r1, r1, #8
    202e:	ba12      	rev	r2, r2
    2030:	0c03      	lsrs	r3, r0, #16
    2032:	428b      	cmp	r3, r1
    2034:	d302      	bcc.n	203c <__divsi3+0x38>
    2036:	1212      	asrs	r2, r2, #8
    2038:	0209      	lsls	r1, r1, #8
    203a:	d065      	beq.n	2108 <__divsi3+0x104>
    203c:	0b03      	lsrs	r3, r0, #12
    203e:	428b      	cmp	r3, r1
    2040:	d319      	bcc.n	2076 <__divsi3+0x72>
    2042:	e000      	b.n	2046 <__divsi3+0x42>
    2044:	0a09      	lsrs	r1, r1, #8
    2046:	0bc3      	lsrs	r3, r0, #15
    2048:	428b      	cmp	r3, r1
    204a:	d301      	bcc.n	2050 <__divsi3+0x4c>
    204c:	03cb      	lsls	r3, r1, #15
    204e:	1ac0      	subs	r0, r0, r3
    2050:	4152      	adcs	r2, r2
    2052:	0b83      	lsrs	r3, r0, #14
    2054:	428b      	cmp	r3, r1
    2056:	d301      	bcc.n	205c <__divsi3+0x58>
    2058:	038b      	lsls	r3, r1, #14
    205a:	1ac0      	subs	r0, r0, r3
    205c:	4152      	adcs	r2, r2
    205e:	0b43      	lsrs	r3, r0, #13
    2060:	428b      	cmp	r3, r1
    2062:	d301      	bcc.n	2068 <__divsi3+0x64>
    2064:	034b      	lsls	r3, r1, #13
    2066:	1ac0      	subs	r0, r0, r3
    2068:	4152      	adcs	r2, r2
    206a:	0b03      	lsrs	r3, r0, #12
    206c:	428b      	cmp	r3, r1
    206e:	d301      	bcc.n	2074 <__divsi3+0x70>
    2070:	030b      	lsls	r3, r1, #12
    2072:	1ac0      	subs	r0, r0, r3
    2074:	4152      	adcs	r2, r2
    2076:	0ac3      	lsrs	r3, r0, #11
    2078:	428b      	cmp	r3, r1
    207a:	d301      	bcc.n	2080 <__divsi3+0x7c>
    207c:	02cb      	lsls	r3, r1, #11
    207e:	1ac0      	subs	r0, r0, r3
    2080:	4152      	adcs	r2, r2
    2082:	0a83      	lsrs	r3, r0, #10
    2084:	428b      	cmp	r3, r1
    2086:	d301      	bcc.n	208c <__divsi3+0x88>
    2088:	028b      	lsls	r3, r1, #10
    208a:	1ac0      	subs	r0, r0, r3
    208c:	4152      	adcs	r2, r2
    208e:	0a43      	lsrs	r3, r0, #9
    2090:	428b      	cmp	r3, r1
    2092:	d301      	bcc.n	2098 <__divsi3+0x94>
    2094:	024b      	lsls	r3, r1, #9
    2096:	1ac0      	subs	r0, r0, r3
    2098:	4152      	adcs	r2, r2
    209a:	0a03      	lsrs	r3, r0, #8
    209c:	428b      	cmp	r3, r1
    209e:	d301      	bcc.n	20a4 <__divsi3+0xa0>
    20a0:	020b      	lsls	r3, r1, #8
    20a2:	1ac0      	subs	r0, r0, r3
    20a4:	4152      	adcs	r2, r2
    20a6:	d2cd      	bcs.n	2044 <__divsi3+0x40>
    20a8:	09c3      	lsrs	r3, r0, #7
    20aa:	428b      	cmp	r3, r1
    20ac:	d301      	bcc.n	20b2 <__divsi3+0xae>
    20ae:	01cb      	lsls	r3, r1, #7
    20b0:	1ac0      	subs	r0, r0, r3
    20b2:	4152      	adcs	r2, r2
    20b4:	0983      	lsrs	r3, r0, #6
    20b6:	428b      	cmp	r3, r1
    20b8:	d301      	bcc.n	20be <__divsi3+0xba>
    20ba:	018b      	lsls	r3, r1, #6
    20bc:	1ac0      	subs	r0, r0, r3
    20be:	4152      	adcs	r2, r2
    20c0:	0943      	lsrs	r3, r0, #5
    20c2:	428b      	cmp	r3, r1
    20c4:	d301      	bcc.n	20ca <__divsi3+0xc6>
    20c6:	014b      	lsls	r3, r1, #5
    20c8:	1ac0      	subs	r0, r0, r3
    20ca:	4152      	adcs	r2, r2
    20cc:	0903      	lsrs	r3, r0, #4
    20ce:	428b      	cmp	r3, r1
    20d0:	d301      	bcc.n	20d6 <__divsi3+0xd2>
    20d2:	010b      	lsls	r3, r1, #4
    20d4:	1ac0      	subs	r0, r0, r3
    20d6:	4152      	adcs	r2, r2
    20d8:	08c3      	lsrs	r3, r0, #3
    20da:	428b      	cmp	r3, r1
    20dc:	d301      	bcc.n	20e2 <__divsi3+0xde>
    20de:	00cb      	lsls	r3, r1, #3
    20e0:	1ac0      	subs	r0, r0, r3
    20e2:	4152      	adcs	r2, r2
    20e4:	0883      	lsrs	r3, r0, #2
    20e6:	428b      	cmp	r3, r1
    20e8:	d301      	bcc.n	20ee <__divsi3+0xea>
    20ea:	008b      	lsls	r3, r1, #2
    20ec:	1ac0      	subs	r0, r0, r3
    20ee:	4152      	adcs	r2, r2
    20f0:	0843      	lsrs	r3, r0, #1
    20f2:	428b      	cmp	r3, r1
    20f4:	d301      	bcc.n	20fa <__divsi3+0xf6>
    20f6:	004b      	lsls	r3, r1, #1
    20f8:	1ac0      	subs	r0, r0, r3
    20fa:	4152      	adcs	r2, r2
    20fc:	1a41      	subs	r1, r0, r1
    20fe:	d200      	bcs.n	2102 <__divsi3+0xfe>
    2100:	4601      	mov	r1, r0
    2102:	4152      	adcs	r2, r2
    2104:	4610      	mov	r0, r2
    2106:	4770      	bx	lr
    2108:	e05d      	b.n	21c6 <__divsi3+0x1c2>
    210a:	0fca      	lsrs	r2, r1, #31
    210c:	d000      	beq.n	2110 <__divsi3+0x10c>
    210e:	4249      	negs	r1, r1
    2110:	1003      	asrs	r3, r0, #32
    2112:	d300      	bcc.n	2116 <__divsi3+0x112>
    2114:	4240      	negs	r0, r0
    2116:	4053      	eors	r3, r2
    2118:	2200      	movs	r2, #0
    211a:	469c      	mov	ip, r3
    211c:	0903      	lsrs	r3, r0, #4
    211e:	428b      	cmp	r3, r1
    2120:	d32d      	bcc.n	217e <__divsi3+0x17a>
    2122:	0a03      	lsrs	r3, r0, #8
    2124:	428b      	cmp	r3, r1
    2126:	d312      	bcc.n	214e <__divsi3+0x14a>
    2128:	22fc      	movs	r2, #252	; 0xfc
    212a:	0189      	lsls	r1, r1, #6
    212c:	ba12      	rev	r2, r2
    212e:	0a03      	lsrs	r3, r0, #8
    2130:	428b      	cmp	r3, r1
    2132:	d30c      	bcc.n	214e <__divsi3+0x14a>
    2134:	0189      	lsls	r1, r1, #6
    2136:	1192      	asrs	r2, r2, #6
    2138:	428b      	cmp	r3, r1
    213a:	d308      	bcc.n	214e <__divsi3+0x14a>
    213c:	0189      	lsls	r1, r1, #6
    213e:	1192      	asrs	r2, r2, #6
    2140:	428b      	cmp	r3, r1
    2142:	d304      	bcc.n	214e <__divsi3+0x14a>
    2144:	0189      	lsls	r1, r1, #6
    2146:	d03a      	beq.n	21be <__divsi3+0x1ba>
    2148:	1192      	asrs	r2, r2, #6
    214a:	e000      	b.n	214e <__divsi3+0x14a>
    214c:	0989      	lsrs	r1, r1, #6
    214e:	09c3      	lsrs	r3, r0, #7
    2150:	428b      	cmp	r3, r1
    2152:	d301      	bcc.n	2158 <__divsi3+0x154>
    2154:	01cb      	lsls	r3, r1, #7
    2156:	1ac0      	subs	r0, r0, r3
    2158:	4152      	adcs	r2, r2
    215a:	0983      	lsrs	r3, r0, #6
    215c:	428b      	cmp	r3, r1
    215e:	d301      	bcc.n	2164 <__divsi3+0x160>
    2160:	018b      	lsls	r3, r1, #6
    2162:	1ac0      	subs	r0, r0, r3
    2164:	4152      	adcs	r2, r2
    2166:	0943      	lsrs	r3, r0, #5
    2168:	428b      	cmp	r3, r1
    216a:	d301      	bcc.n	2170 <__divsi3+0x16c>
    216c:	014b      	lsls	r3, r1, #5
    216e:	1ac0      	subs	r0, r0, r3
    2170:	4152      	adcs	r2, r2
    2172:	0903      	lsrs	r3, r0, #4
    2174:	428b      	cmp	r3, r1
    2176:	d301      	bcc.n	217c <__divsi3+0x178>
    2178:	010b      	lsls	r3, r1, #4
    217a:	1ac0      	subs	r0, r0, r3
    217c:	4152      	adcs	r2, r2
    217e:	08c3      	lsrs	r3, r0, #3
    2180:	428b      	cmp	r3, r1
    2182:	d301      	bcc.n	2188 <__divsi3+0x184>
    2184:	00cb      	lsls	r3, r1, #3
    2186:	1ac0      	subs	r0, r0, r3
    2188:	4152      	adcs	r2, r2
    218a:	0883      	lsrs	r3, r0, #2
    218c:	428b      	cmp	r3, r1
    218e:	d301      	bcc.n	2194 <__divsi3+0x190>
    2190:	008b      	lsls	r3, r1, #2
    2192:	1ac0      	subs	r0, r0, r3
    2194:	4152      	adcs	r2, r2
    2196:	d2d9      	bcs.n	214c <__divsi3+0x148>
    2198:	0843      	lsrs	r3, r0, #1
    219a:	428b      	cmp	r3, r1
    219c:	d301      	bcc.n	21a2 <__divsi3+0x19e>
    219e:	004b      	lsls	r3, r1, #1
    21a0:	1ac0      	subs	r0, r0, r3
    21a2:	4152      	adcs	r2, r2
    21a4:	1a41      	subs	r1, r0, r1
    21a6:	d200      	bcs.n	21aa <__divsi3+0x1a6>
    21a8:	4601      	mov	r1, r0
    21aa:	4663      	mov	r3, ip
    21ac:	4152      	adcs	r2, r2
    21ae:	105b      	asrs	r3, r3, #1
    21b0:	4610      	mov	r0, r2
    21b2:	d301      	bcc.n	21b8 <__divsi3+0x1b4>
    21b4:	4240      	negs	r0, r0
    21b6:	2b00      	cmp	r3, #0
    21b8:	d500      	bpl.n	21bc <__divsi3+0x1b8>
    21ba:	4249      	negs	r1, r1
    21bc:	4770      	bx	lr
    21be:	4663      	mov	r3, ip
    21c0:	105b      	asrs	r3, r3, #1
    21c2:	d300      	bcc.n	21c6 <__divsi3+0x1c2>
    21c4:	4240      	negs	r0, r0
    21c6:	b501      	push	{r0, lr}
    21c8:	2000      	movs	r0, #0
    21ca:	f000 f805 	bl	21d8 <__aeabi_idiv0>
    21ce:	bd02      	pop	{r1, pc}

000021d0 <__aeabi_idivmod>:
    21d0:	2900      	cmp	r1, #0
    21d2:	d0f8      	beq.n	21c6 <__divsi3+0x1c2>
    21d4:	e716      	b.n	2004 <__divsi3>
    21d6:	4770      	bx	lr

000021d8 <__aeabi_idiv0>:
    21d8:	4770      	bx	lr
    21da:	46c0      	nop			; (mov r8, r8)

000021dc <__aeabi_lmul>:
    21dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    21de:	46ce      	mov	lr, r9
    21e0:	4647      	mov	r7, r8
    21e2:	0415      	lsls	r5, r2, #16
    21e4:	0c2d      	lsrs	r5, r5, #16
    21e6:	002e      	movs	r6, r5
    21e8:	b580      	push	{r7, lr}
    21ea:	0407      	lsls	r7, r0, #16
    21ec:	0c14      	lsrs	r4, r2, #16
    21ee:	0c3f      	lsrs	r7, r7, #16
    21f0:	4699      	mov	r9, r3
    21f2:	0c03      	lsrs	r3, r0, #16
    21f4:	437e      	muls	r6, r7
    21f6:	435d      	muls	r5, r3
    21f8:	4367      	muls	r7, r4
    21fa:	4363      	muls	r3, r4
    21fc:	197f      	adds	r7, r7, r5
    21fe:	0c34      	lsrs	r4, r6, #16
    2200:	19e4      	adds	r4, r4, r7
    2202:	469c      	mov	ip, r3
    2204:	42a5      	cmp	r5, r4
    2206:	d903      	bls.n	2210 <__aeabi_lmul+0x34>
    2208:	2380      	movs	r3, #128	; 0x80
    220a:	025b      	lsls	r3, r3, #9
    220c:	4698      	mov	r8, r3
    220e:	44c4      	add	ip, r8
    2210:	464b      	mov	r3, r9
    2212:	4351      	muls	r1, r2
    2214:	4343      	muls	r3, r0
    2216:	0436      	lsls	r6, r6, #16
    2218:	0c36      	lsrs	r6, r6, #16
    221a:	0c25      	lsrs	r5, r4, #16
    221c:	0424      	lsls	r4, r4, #16
    221e:	4465      	add	r5, ip
    2220:	19a4      	adds	r4, r4, r6
    2222:	1859      	adds	r1, r3, r1
    2224:	1949      	adds	r1, r1, r5
    2226:	0020      	movs	r0, r4
    2228:	bc0c      	pop	{r2, r3}
    222a:	4690      	mov	r8, r2
    222c:	4699      	mov	r9, r3
    222e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002230 <__aeabi_dadd>:
    2230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2232:	4645      	mov	r5, r8
    2234:	46de      	mov	lr, fp
    2236:	4657      	mov	r7, sl
    2238:	464e      	mov	r6, r9
    223a:	030c      	lsls	r4, r1, #12
    223c:	b5e0      	push	{r5, r6, r7, lr}
    223e:	004e      	lsls	r6, r1, #1
    2240:	0fc9      	lsrs	r1, r1, #31
    2242:	4688      	mov	r8, r1
    2244:	000d      	movs	r5, r1
    2246:	0a61      	lsrs	r1, r4, #9
    2248:	0f44      	lsrs	r4, r0, #29
    224a:	430c      	orrs	r4, r1
    224c:	00c7      	lsls	r7, r0, #3
    224e:	0319      	lsls	r1, r3, #12
    2250:	0058      	lsls	r0, r3, #1
    2252:	0fdb      	lsrs	r3, r3, #31
    2254:	469b      	mov	fp, r3
    2256:	0a4b      	lsrs	r3, r1, #9
    2258:	0f51      	lsrs	r1, r2, #29
    225a:	430b      	orrs	r3, r1
    225c:	0d76      	lsrs	r6, r6, #21
    225e:	0d40      	lsrs	r0, r0, #21
    2260:	0019      	movs	r1, r3
    2262:	00d2      	lsls	r2, r2, #3
    2264:	45d8      	cmp	r8, fp
    2266:	d100      	bne.n	226a <__aeabi_dadd+0x3a>
    2268:	e0ae      	b.n	23c8 <__aeabi_dadd+0x198>
    226a:	1a35      	subs	r5, r6, r0
    226c:	2d00      	cmp	r5, #0
    226e:	dc00      	bgt.n	2272 <__aeabi_dadd+0x42>
    2270:	e0f6      	b.n	2460 <__aeabi_dadd+0x230>
    2272:	2800      	cmp	r0, #0
    2274:	d10f      	bne.n	2296 <__aeabi_dadd+0x66>
    2276:	4313      	orrs	r3, r2
    2278:	d100      	bne.n	227c <__aeabi_dadd+0x4c>
    227a:	e0db      	b.n	2434 <__aeabi_dadd+0x204>
    227c:	1e6b      	subs	r3, r5, #1
    227e:	2b00      	cmp	r3, #0
    2280:	d000      	beq.n	2284 <__aeabi_dadd+0x54>
    2282:	e137      	b.n	24f4 <__aeabi_dadd+0x2c4>
    2284:	1aba      	subs	r2, r7, r2
    2286:	4297      	cmp	r7, r2
    2288:	41bf      	sbcs	r7, r7
    228a:	1a64      	subs	r4, r4, r1
    228c:	427f      	negs	r7, r7
    228e:	1be4      	subs	r4, r4, r7
    2290:	2601      	movs	r6, #1
    2292:	0017      	movs	r7, r2
    2294:	e024      	b.n	22e0 <__aeabi_dadd+0xb0>
    2296:	4bc6      	ldr	r3, [pc, #792]	; (25b0 <__aeabi_dadd+0x380>)
    2298:	429e      	cmp	r6, r3
    229a:	d04d      	beq.n	2338 <__aeabi_dadd+0x108>
    229c:	2380      	movs	r3, #128	; 0x80
    229e:	041b      	lsls	r3, r3, #16
    22a0:	4319      	orrs	r1, r3
    22a2:	2d38      	cmp	r5, #56	; 0x38
    22a4:	dd00      	ble.n	22a8 <__aeabi_dadd+0x78>
    22a6:	e107      	b.n	24b8 <__aeabi_dadd+0x288>
    22a8:	2d1f      	cmp	r5, #31
    22aa:	dd00      	ble.n	22ae <__aeabi_dadd+0x7e>
    22ac:	e138      	b.n	2520 <__aeabi_dadd+0x2f0>
    22ae:	2020      	movs	r0, #32
    22b0:	1b43      	subs	r3, r0, r5
    22b2:	469a      	mov	sl, r3
    22b4:	000b      	movs	r3, r1
    22b6:	4650      	mov	r0, sl
    22b8:	4083      	lsls	r3, r0
    22ba:	4699      	mov	r9, r3
    22bc:	0013      	movs	r3, r2
    22be:	4648      	mov	r0, r9
    22c0:	40eb      	lsrs	r3, r5
    22c2:	4318      	orrs	r0, r3
    22c4:	0003      	movs	r3, r0
    22c6:	4650      	mov	r0, sl
    22c8:	4082      	lsls	r2, r0
    22ca:	1e50      	subs	r0, r2, #1
    22cc:	4182      	sbcs	r2, r0
    22ce:	40e9      	lsrs	r1, r5
    22d0:	431a      	orrs	r2, r3
    22d2:	1aba      	subs	r2, r7, r2
    22d4:	1a61      	subs	r1, r4, r1
    22d6:	4297      	cmp	r7, r2
    22d8:	41a4      	sbcs	r4, r4
    22da:	0017      	movs	r7, r2
    22dc:	4264      	negs	r4, r4
    22de:	1b0c      	subs	r4, r1, r4
    22e0:	0223      	lsls	r3, r4, #8
    22e2:	d562      	bpl.n	23aa <__aeabi_dadd+0x17a>
    22e4:	0264      	lsls	r4, r4, #9
    22e6:	0a65      	lsrs	r5, r4, #9
    22e8:	2d00      	cmp	r5, #0
    22ea:	d100      	bne.n	22ee <__aeabi_dadd+0xbe>
    22ec:	e0df      	b.n	24ae <__aeabi_dadd+0x27e>
    22ee:	0028      	movs	r0, r5
    22f0:	f001 fbe4 	bl	3abc <__clzsi2>
    22f4:	0003      	movs	r3, r0
    22f6:	3b08      	subs	r3, #8
    22f8:	2b1f      	cmp	r3, #31
    22fa:	dd00      	ble.n	22fe <__aeabi_dadd+0xce>
    22fc:	e0d2      	b.n	24a4 <__aeabi_dadd+0x274>
    22fe:	2220      	movs	r2, #32
    2300:	003c      	movs	r4, r7
    2302:	1ad2      	subs	r2, r2, r3
    2304:	409d      	lsls	r5, r3
    2306:	40d4      	lsrs	r4, r2
    2308:	409f      	lsls	r7, r3
    230a:	4325      	orrs	r5, r4
    230c:	429e      	cmp	r6, r3
    230e:	dd00      	ble.n	2312 <__aeabi_dadd+0xe2>
    2310:	e0c4      	b.n	249c <__aeabi_dadd+0x26c>
    2312:	1b9e      	subs	r6, r3, r6
    2314:	1c73      	adds	r3, r6, #1
    2316:	2b1f      	cmp	r3, #31
    2318:	dd00      	ble.n	231c <__aeabi_dadd+0xec>
    231a:	e0f1      	b.n	2500 <__aeabi_dadd+0x2d0>
    231c:	2220      	movs	r2, #32
    231e:	0038      	movs	r0, r7
    2320:	0029      	movs	r1, r5
    2322:	1ad2      	subs	r2, r2, r3
    2324:	40d8      	lsrs	r0, r3
    2326:	4091      	lsls	r1, r2
    2328:	4097      	lsls	r7, r2
    232a:	002c      	movs	r4, r5
    232c:	4301      	orrs	r1, r0
    232e:	1e78      	subs	r0, r7, #1
    2330:	4187      	sbcs	r7, r0
    2332:	40dc      	lsrs	r4, r3
    2334:	2600      	movs	r6, #0
    2336:	430f      	orrs	r7, r1
    2338:	077b      	lsls	r3, r7, #29
    233a:	d009      	beq.n	2350 <__aeabi_dadd+0x120>
    233c:	230f      	movs	r3, #15
    233e:	403b      	ands	r3, r7
    2340:	2b04      	cmp	r3, #4
    2342:	d005      	beq.n	2350 <__aeabi_dadd+0x120>
    2344:	1d3b      	adds	r3, r7, #4
    2346:	42bb      	cmp	r3, r7
    2348:	41bf      	sbcs	r7, r7
    234a:	427f      	negs	r7, r7
    234c:	19e4      	adds	r4, r4, r7
    234e:	001f      	movs	r7, r3
    2350:	0223      	lsls	r3, r4, #8
    2352:	d52c      	bpl.n	23ae <__aeabi_dadd+0x17e>
    2354:	4b96      	ldr	r3, [pc, #600]	; (25b0 <__aeabi_dadd+0x380>)
    2356:	3601      	adds	r6, #1
    2358:	429e      	cmp	r6, r3
    235a:	d100      	bne.n	235e <__aeabi_dadd+0x12e>
    235c:	e09a      	b.n	2494 <__aeabi_dadd+0x264>
    235e:	4645      	mov	r5, r8
    2360:	4b94      	ldr	r3, [pc, #592]	; (25b4 <__aeabi_dadd+0x384>)
    2362:	08ff      	lsrs	r7, r7, #3
    2364:	401c      	ands	r4, r3
    2366:	0760      	lsls	r0, r4, #29
    2368:	0576      	lsls	r6, r6, #21
    236a:	0264      	lsls	r4, r4, #9
    236c:	4307      	orrs	r7, r0
    236e:	0b24      	lsrs	r4, r4, #12
    2370:	0d76      	lsrs	r6, r6, #21
    2372:	2100      	movs	r1, #0
    2374:	0324      	lsls	r4, r4, #12
    2376:	0b23      	lsrs	r3, r4, #12
    2378:	0d0c      	lsrs	r4, r1, #20
    237a:	4a8f      	ldr	r2, [pc, #572]	; (25b8 <__aeabi_dadd+0x388>)
    237c:	0524      	lsls	r4, r4, #20
    237e:	431c      	orrs	r4, r3
    2380:	4014      	ands	r4, r2
    2382:	0533      	lsls	r3, r6, #20
    2384:	4323      	orrs	r3, r4
    2386:	005b      	lsls	r3, r3, #1
    2388:	07ed      	lsls	r5, r5, #31
    238a:	085b      	lsrs	r3, r3, #1
    238c:	432b      	orrs	r3, r5
    238e:	0038      	movs	r0, r7
    2390:	0019      	movs	r1, r3
    2392:	bc3c      	pop	{r2, r3, r4, r5}
    2394:	4690      	mov	r8, r2
    2396:	4699      	mov	r9, r3
    2398:	46a2      	mov	sl, r4
    239a:	46ab      	mov	fp, r5
    239c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    239e:	4664      	mov	r4, ip
    23a0:	4304      	orrs	r4, r0
    23a2:	d100      	bne.n	23a6 <__aeabi_dadd+0x176>
    23a4:	e211      	b.n	27ca <__aeabi_dadd+0x59a>
    23a6:	0004      	movs	r4, r0
    23a8:	4667      	mov	r7, ip
    23aa:	077b      	lsls	r3, r7, #29
    23ac:	d1c6      	bne.n	233c <__aeabi_dadd+0x10c>
    23ae:	4645      	mov	r5, r8
    23b0:	0760      	lsls	r0, r4, #29
    23b2:	08ff      	lsrs	r7, r7, #3
    23b4:	4307      	orrs	r7, r0
    23b6:	08e4      	lsrs	r4, r4, #3
    23b8:	4b7d      	ldr	r3, [pc, #500]	; (25b0 <__aeabi_dadd+0x380>)
    23ba:	429e      	cmp	r6, r3
    23bc:	d030      	beq.n	2420 <__aeabi_dadd+0x1f0>
    23be:	0324      	lsls	r4, r4, #12
    23c0:	0576      	lsls	r6, r6, #21
    23c2:	0b24      	lsrs	r4, r4, #12
    23c4:	0d76      	lsrs	r6, r6, #21
    23c6:	e7d4      	b.n	2372 <__aeabi_dadd+0x142>
    23c8:	1a33      	subs	r3, r6, r0
    23ca:	469a      	mov	sl, r3
    23cc:	2b00      	cmp	r3, #0
    23ce:	dd78      	ble.n	24c2 <__aeabi_dadd+0x292>
    23d0:	2800      	cmp	r0, #0
    23d2:	d031      	beq.n	2438 <__aeabi_dadd+0x208>
    23d4:	4876      	ldr	r0, [pc, #472]	; (25b0 <__aeabi_dadd+0x380>)
    23d6:	4286      	cmp	r6, r0
    23d8:	d0ae      	beq.n	2338 <__aeabi_dadd+0x108>
    23da:	2080      	movs	r0, #128	; 0x80
    23dc:	0400      	lsls	r0, r0, #16
    23de:	4301      	orrs	r1, r0
    23e0:	4653      	mov	r3, sl
    23e2:	2b38      	cmp	r3, #56	; 0x38
    23e4:	dc00      	bgt.n	23e8 <__aeabi_dadd+0x1b8>
    23e6:	e0e9      	b.n	25bc <__aeabi_dadd+0x38c>
    23e8:	430a      	orrs	r2, r1
    23ea:	1e51      	subs	r1, r2, #1
    23ec:	418a      	sbcs	r2, r1
    23ee:	2100      	movs	r1, #0
    23f0:	19d2      	adds	r2, r2, r7
    23f2:	42ba      	cmp	r2, r7
    23f4:	41bf      	sbcs	r7, r7
    23f6:	1909      	adds	r1, r1, r4
    23f8:	427c      	negs	r4, r7
    23fa:	0017      	movs	r7, r2
    23fc:	190c      	adds	r4, r1, r4
    23fe:	0223      	lsls	r3, r4, #8
    2400:	d5d3      	bpl.n	23aa <__aeabi_dadd+0x17a>
    2402:	4b6b      	ldr	r3, [pc, #428]	; (25b0 <__aeabi_dadd+0x380>)
    2404:	3601      	adds	r6, #1
    2406:	429e      	cmp	r6, r3
    2408:	d100      	bne.n	240c <__aeabi_dadd+0x1dc>
    240a:	e13a      	b.n	2682 <__aeabi_dadd+0x452>
    240c:	2001      	movs	r0, #1
    240e:	4b69      	ldr	r3, [pc, #420]	; (25b4 <__aeabi_dadd+0x384>)
    2410:	401c      	ands	r4, r3
    2412:	087b      	lsrs	r3, r7, #1
    2414:	4007      	ands	r7, r0
    2416:	431f      	orrs	r7, r3
    2418:	07e0      	lsls	r0, r4, #31
    241a:	4307      	orrs	r7, r0
    241c:	0864      	lsrs	r4, r4, #1
    241e:	e78b      	b.n	2338 <__aeabi_dadd+0x108>
    2420:	0023      	movs	r3, r4
    2422:	433b      	orrs	r3, r7
    2424:	d100      	bne.n	2428 <__aeabi_dadd+0x1f8>
    2426:	e1cb      	b.n	27c0 <__aeabi_dadd+0x590>
    2428:	2280      	movs	r2, #128	; 0x80
    242a:	0312      	lsls	r2, r2, #12
    242c:	4314      	orrs	r4, r2
    242e:	0324      	lsls	r4, r4, #12
    2430:	0b24      	lsrs	r4, r4, #12
    2432:	e79e      	b.n	2372 <__aeabi_dadd+0x142>
    2434:	002e      	movs	r6, r5
    2436:	e77f      	b.n	2338 <__aeabi_dadd+0x108>
    2438:	0008      	movs	r0, r1
    243a:	4310      	orrs	r0, r2
    243c:	d100      	bne.n	2440 <__aeabi_dadd+0x210>
    243e:	e0b4      	b.n	25aa <__aeabi_dadd+0x37a>
    2440:	1e58      	subs	r0, r3, #1
    2442:	2800      	cmp	r0, #0
    2444:	d000      	beq.n	2448 <__aeabi_dadd+0x218>
    2446:	e0de      	b.n	2606 <__aeabi_dadd+0x3d6>
    2448:	18ba      	adds	r2, r7, r2
    244a:	42ba      	cmp	r2, r7
    244c:	419b      	sbcs	r3, r3
    244e:	1864      	adds	r4, r4, r1
    2450:	425b      	negs	r3, r3
    2452:	18e4      	adds	r4, r4, r3
    2454:	0017      	movs	r7, r2
    2456:	2601      	movs	r6, #1
    2458:	0223      	lsls	r3, r4, #8
    245a:	d5a6      	bpl.n	23aa <__aeabi_dadd+0x17a>
    245c:	2602      	movs	r6, #2
    245e:	e7d5      	b.n	240c <__aeabi_dadd+0x1dc>
    2460:	2d00      	cmp	r5, #0
    2462:	d16e      	bne.n	2542 <__aeabi_dadd+0x312>
    2464:	1c70      	adds	r0, r6, #1
    2466:	0540      	lsls	r0, r0, #21
    2468:	0d40      	lsrs	r0, r0, #21
    246a:	2801      	cmp	r0, #1
    246c:	dc00      	bgt.n	2470 <__aeabi_dadd+0x240>
    246e:	e0f9      	b.n	2664 <__aeabi_dadd+0x434>
    2470:	1ab8      	subs	r0, r7, r2
    2472:	4684      	mov	ip, r0
    2474:	4287      	cmp	r7, r0
    2476:	4180      	sbcs	r0, r0
    2478:	1ae5      	subs	r5, r4, r3
    247a:	4240      	negs	r0, r0
    247c:	1a2d      	subs	r5, r5, r0
    247e:	0228      	lsls	r0, r5, #8
    2480:	d400      	bmi.n	2484 <__aeabi_dadd+0x254>
    2482:	e089      	b.n	2598 <__aeabi_dadd+0x368>
    2484:	1bd7      	subs	r7, r2, r7
    2486:	42ba      	cmp	r2, r7
    2488:	4192      	sbcs	r2, r2
    248a:	1b1c      	subs	r4, r3, r4
    248c:	4252      	negs	r2, r2
    248e:	1aa5      	subs	r5, r4, r2
    2490:	46d8      	mov	r8, fp
    2492:	e729      	b.n	22e8 <__aeabi_dadd+0xb8>
    2494:	4645      	mov	r5, r8
    2496:	2400      	movs	r4, #0
    2498:	2700      	movs	r7, #0
    249a:	e76a      	b.n	2372 <__aeabi_dadd+0x142>
    249c:	4c45      	ldr	r4, [pc, #276]	; (25b4 <__aeabi_dadd+0x384>)
    249e:	1af6      	subs	r6, r6, r3
    24a0:	402c      	ands	r4, r5
    24a2:	e749      	b.n	2338 <__aeabi_dadd+0x108>
    24a4:	003d      	movs	r5, r7
    24a6:	3828      	subs	r0, #40	; 0x28
    24a8:	4085      	lsls	r5, r0
    24aa:	2700      	movs	r7, #0
    24ac:	e72e      	b.n	230c <__aeabi_dadd+0xdc>
    24ae:	0038      	movs	r0, r7
    24b0:	f001 fb04 	bl	3abc <__clzsi2>
    24b4:	3020      	adds	r0, #32
    24b6:	e71d      	b.n	22f4 <__aeabi_dadd+0xc4>
    24b8:	430a      	orrs	r2, r1
    24ba:	1e51      	subs	r1, r2, #1
    24bc:	418a      	sbcs	r2, r1
    24be:	2100      	movs	r1, #0
    24c0:	e707      	b.n	22d2 <__aeabi_dadd+0xa2>
    24c2:	2b00      	cmp	r3, #0
    24c4:	d000      	beq.n	24c8 <__aeabi_dadd+0x298>
    24c6:	e0f3      	b.n	26b0 <__aeabi_dadd+0x480>
    24c8:	1c70      	adds	r0, r6, #1
    24ca:	0543      	lsls	r3, r0, #21
    24cc:	0d5b      	lsrs	r3, r3, #21
    24ce:	2b01      	cmp	r3, #1
    24d0:	dc00      	bgt.n	24d4 <__aeabi_dadd+0x2a4>
    24d2:	e0ad      	b.n	2630 <__aeabi_dadd+0x400>
    24d4:	4b36      	ldr	r3, [pc, #216]	; (25b0 <__aeabi_dadd+0x380>)
    24d6:	4298      	cmp	r0, r3
    24d8:	d100      	bne.n	24dc <__aeabi_dadd+0x2ac>
    24da:	e0d1      	b.n	2680 <__aeabi_dadd+0x450>
    24dc:	18ba      	adds	r2, r7, r2
    24de:	42ba      	cmp	r2, r7
    24e0:	41bf      	sbcs	r7, r7
    24e2:	1864      	adds	r4, r4, r1
    24e4:	427f      	negs	r7, r7
    24e6:	19e4      	adds	r4, r4, r7
    24e8:	07e7      	lsls	r7, r4, #31
    24ea:	0852      	lsrs	r2, r2, #1
    24ec:	4317      	orrs	r7, r2
    24ee:	0864      	lsrs	r4, r4, #1
    24f0:	0006      	movs	r6, r0
    24f2:	e721      	b.n	2338 <__aeabi_dadd+0x108>
    24f4:	482e      	ldr	r0, [pc, #184]	; (25b0 <__aeabi_dadd+0x380>)
    24f6:	4285      	cmp	r5, r0
    24f8:	d100      	bne.n	24fc <__aeabi_dadd+0x2cc>
    24fa:	e093      	b.n	2624 <__aeabi_dadd+0x3f4>
    24fc:	001d      	movs	r5, r3
    24fe:	e6d0      	b.n	22a2 <__aeabi_dadd+0x72>
    2500:	0029      	movs	r1, r5
    2502:	3e1f      	subs	r6, #31
    2504:	40f1      	lsrs	r1, r6
    2506:	2b20      	cmp	r3, #32
    2508:	d100      	bne.n	250c <__aeabi_dadd+0x2dc>
    250a:	e08d      	b.n	2628 <__aeabi_dadd+0x3f8>
    250c:	2240      	movs	r2, #64	; 0x40
    250e:	1ad3      	subs	r3, r2, r3
    2510:	409d      	lsls	r5, r3
    2512:	432f      	orrs	r7, r5
    2514:	1e7d      	subs	r5, r7, #1
    2516:	41af      	sbcs	r7, r5
    2518:	2400      	movs	r4, #0
    251a:	430f      	orrs	r7, r1
    251c:	2600      	movs	r6, #0
    251e:	e744      	b.n	23aa <__aeabi_dadd+0x17a>
    2520:	002b      	movs	r3, r5
    2522:	0008      	movs	r0, r1
    2524:	3b20      	subs	r3, #32
    2526:	40d8      	lsrs	r0, r3
    2528:	0003      	movs	r3, r0
    252a:	2d20      	cmp	r5, #32
    252c:	d100      	bne.n	2530 <__aeabi_dadd+0x300>
    252e:	e07d      	b.n	262c <__aeabi_dadd+0x3fc>
    2530:	2040      	movs	r0, #64	; 0x40
    2532:	1b45      	subs	r5, r0, r5
    2534:	40a9      	lsls	r1, r5
    2536:	430a      	orrs	r2, r1
    2538:	1e51      	subs	r1, r2, #1
    253a:	418a      	sbcs	r2, r1
    253c:	2100      	movs	r1, #0
    253e:	431a      	orrs	r2, r3
    2540:	e6c7      	b.n	22d2 <__aeabi_dadd+0xa2>
    2542:	2e00      	cmp	r6, #0
    2544:	d050      	beq.n	25e8 <__aeabi_dadd+0x3b8>
    2546:	4e1a      	ldr	r6, [pc, #104]	; (25b0 <__aeabi_dadd+0x380>)
    2548:	42b0      	cmp	r0, r6
    254a:	d057      	beq.n	25fc <__aeabi_dadd+0x3cc>
    254c:	2680      	movs	r6, #128	; 0x80
    254e:	426b      	negs	r3, r5
    2550:	4699      	mov	r9, r3
    2552:	0436      	lsls	r6, r6, #16
    2554:	4334      	orrs	r4, r6
    2556:	464b      	mov	r3, r9
    2558:	2b38      	cmp	r3, #56	; 0x38
    255a:	dd00      	ble.n	255e <__aeabi_dadd+0x32e>
    255c:	e0d6      	b.n	270c <__aeabi_dadd+0x4dc>
    255e:	2b1f      	cmp	r3, #31
    2560:	dd00      	ble.n	2564 <__aeabi_dadd+0x334>
    2562:	e135      	b.n	27d0 <__aeabi_dadd+0x5a0>
    2564:	2620      	movs	r6, #32
    2566:	1af5      	subs	r5, r6, r3
    2568:	0026      	movs	r6, r4
    256a:	40ae      	lsls	r6, r5
    256c:	46b2      	mov	sl, r6
    256e:	003e      	movs	r6, r7
    2570:	40de      	lsrs	r6, r3
    2572:	46ac      	mov	ip, r5
    2574:	0035      	movs	r5, r6
    2576:	4656      	mov	r6, sl
    2578:	432e      	orrs	r6, r5
    257a:	4665      	mov	r5, ip
    257c:	40af      	lsls	r7, r5
    257e:	1e7d      	subs	r5, r7, #1
    2580:	41af      	sbcs	r7, r5
    2582:	40dc      	lsrs	r4, r3
    2584:	4337      	orrs	r7, r6
    2586:	1bd7      	subs	r7, r2, r7
    2588:	42ba      	cmp	r2, r7
    258a:	4192      	sbcs	r2, r2
    258c:	1b0c      	subs	r4, r1, r4
    258e:	4252      	negs	r2, r2
    2590:	1aa4      	subs	r4, r4, r2
    2592:	0006      	movs	r6, r0
    2594:	46d8      	mov	r8, fp
    2596:	e6a3      	b.n	22e0 <__aeabi_dadd+0xb0>
    2598:	4664      	mov	r4, ip
    259a:	4667      	mov	r7, ip
    259c:	432c      	orrs	r4, r5
    259e:	d000      	beq.n	25a2 <__aeabi_dadd+0x372>
    25a0:	e6a2      	b.n	22e8 <__aeabi_dadd+0xb8>
    25a2:	2500      	movs	r5, #0
    25a4:	2600      	movs	r6, #0
    25a6:	2700      	movs	r7, #0
    25a8:	e706      	b.n	23b8 <__aeabi_dadd+0x188>
    25aa:	001e      	movs	r6, r3
    25ac:	e6c4      	b.n	2338 <__aeabi_dadd+0x108>
    25ae:	46c0      	nop			; (mov r8, r8)
    25b0:	000007ff 	.word	0x000007ff
    25b4:	ff7fffff 	.word	0xff7fffff
    25b8:	800fffff 	.word	0x800fffff
    25bc:	2b1f      	cmp	r3, #31
    25be:	dc63      	bgt.n	2688 <__aeabi_dadd+0x458>
    25c0:	2020      	movs	r0, #32
    25c2:	1ac3      	subs	r3, r0, r3
    25c4:	0008      	movs	r0, r1
    25c6:	4098      	lsls	r0, r3
    25c8:	469c      	mov	ip, r3
    25ca:	4683      	mov	fp, r0
    25cc:	4653      	mov	r3, sl
    25ce:	0010      	movs	r0, r2
    25d0:	40d8      	lsrs	r0, r3
    25d2:	0003      	movs	r3, r0
    25d4:	4658      	mov	r0, fp
    25d6:	4318      	orrs	r0, r3
    25d8:	4663      	mov	r3, ip
    25da:	409a      	lsls	r2, r3
    25dc:	1e53      	subs	r3, r2, #1
    25de:	419a      	sbcs	r2, r3
    25e0:	4653      	mov	r3, sl
    25e2:	4302      	orrs	r2, r0
    25e4:	40d9      	lsrs	r1, r3
    25e6:	e703      	b.n	23f0 <__aeabi_dadd+0x1c0>
    25e8:	0026      	movs	r6, r4
    25ea:	433e      	orrs	r6, r7
    25ec:	d006      	beq.n	25fc <__aeabi_dadd+0x3cc>
    25ee:	43eb      	mvns	r3, r5
    25f0:	4699      	mov	r9, r3
    25f2:	2b00      	cmp	r3, #0
    25f4:	d0c7      	beq.n	2586 <__aeabi_dadd+0x356>
    25f6:	4e94      	ldr	r6, [pc, #592]	; (2848 <__aeabi_dadd+0x618>)
    25f8:	42b0      	cmp	r0, r6
    25fa:	d1ac      	bne.n	2556 <__aeabi_dadd+0x326>
    25fc:	000c      	movs	r4, r1
    25fe:	0017      	movs	r7, r2
    2600:	0006      	movs	r6, r0
    2602:	46d8      	mov	r8, fp
    2604:	e698      	b.n	2338 <__aeabi_dadd+0x108>
    2606:	4b90      	ldr	r3, [pc, #576]	; (2848 <__aeabi_dadd+0x618>)
    2608:	459a      	cmp	sl, r3
    260a:	d00b      	beq.n	2624 <__aeabi_dadd+0x3f4>
    260c:	4682      	mov	sl, r0
    260e:	e6e7      	b.n	23e0 <__aeabi_dadd+0x1b0>
    2610:	2800      	cmp	r0, #0
    2612:	d000      	beq.n	2616 <__aeabi_dadd+0x3e6>
    2614:	e09e      	b.n	2754 <__aeabi_dadd+0x524>
    2616:	0018      	movs	r0, r3
    2618:	4310      	orrs	r0, r2
    261a:	d100      	bne.n	261e <__aeabi_dadd+0x3ee>
    261c:	e0e9      	b.n	27f2 <__aeabi_dadd+0x5c2>
    261e:	001c      	movs	r4, r3
    2620:	0017      	movs	r7, r2
    2622:	46d8      	mov	r8, fp
    2624:	4e88      	ldr	r6, [pc, #544]	; (2848 <__aeabi_dadd+0x618>)
    2626:	e687      	b.n	2338 <__aeabi_dadd+0x108>
    2628:	2500      	movs	r5, #0
    262a:	e772      	b.n	2512 <__aeabi_dadd+0x2e2>
    262c:	2100      	movs	r1, #0
    262e:	e782      	b.n	2536 <__aeabi_dadd+0x306>
    2630:	0023      	movs	r3, r4
    2632:	433b      	orrs	r3, r7
    2634:	2e00      	cmp	r6, #0
    2636:	d000      	beq.n	263a <__aeabi_dadd+0x40a>
    2638:	e0ab      	b.n	2792 <__aeabi_dadd+0x562>
    263a:	2b00      	cmp	r3, #0
    263c:	d100      	bne.n	2640 <__aeabi_dadd+0x410>
    263e:	e0e7      	b.n	2810 <__aeabi_dadd+0x5e0>
    2640:	000b      	movs	r3, r1
    2642:	4313      	orrs	r3, r2
    2644:	d100      	bne.n	2648 <__aeabi_dadd+0x418>
    2646:	e677      	b.n	2338 <__aeabi_dadd+0x108>
    2648:	18ba      	adds	r2, r7, r2
    264a:	42ba      	cmp	r2, r7
    264c:	41bf      	sbcs	r7, r7
    264e:	1864      	adds	r4, r4, r1
    2650:	427f      	negs	r7, r7
    2652:	19e4      	adds	r4, r4, r7
    2654:	0223      	lsls	r3, r4, #8
    2656:	d400      	bmi.n	265a <__aeabi_dadd+0x42a>
    2658:	e0f2      	b.n	2840 <__aeabi_dadd+0x610>
    265a:	4b7c      	ldr	r3, [pc, #496]	; (284c <__aeabi_dadd+0x61c>)
    265c:	0017      	movs	r7, r2
    265e:	401c      	ands	r4, r3
    2660:	0006      	movs	r6, r0
    2662:	e669      	b.n	2338 <__aeabi_dadd+0x108>
    2664:	0020      	movs	r0, r4
    2666:	4338      	orrs	r0, r7
    2668:	2e00      	cmp	r6, #0
    266a:	d1d1      	bne.n	2610 <__aeabi_dadd+0x3e0>
    266c:	2800      	cmp	r0, #0
    266e:	d15b      	bne.n	2728 <__aeabi_dadd+0x4f8>
    2670:	001c      	movs	r4, r3
    2672:	4314      	orrs	r4, r2
    2674:	d100      	bne.n	2678 <__aeabi_dadd+0x448>
    2676:	e0a8      	b.n	27ca <__aeabi_dadd+0x59a>
    2678:	001c      	movs	r4, r3
    267a:	0017      	movs	r7, r2
    267c:	46d8      	mov	r8, fp
    267e:	e65b      	b.n	2338 <__aeabi_dadd+0x108>
    2680:	0006      	movs	r6, r0
    2682:	2400      	movs	r4, #0
    2684:	2700      	movs	r7, #0
    2686:	e697      	b.n	23b8 <__aeabi_dadd+0x188>
    2688:	4650      	mov	r0, sl
    268a:	000b      	movs	r3, r1
    268c:	3820      	subs	r0, #32
    268e:	40c3      	lsrs	r3, r0
    2690:	4699      	mov	r9, r3
    2692:	4653      	mov	r3, sl
    2694:	2b20      	cmp	r3, #32
    2696:	d100      	bne.n	269a <__aeabi_dadd+0x46a>
    2698:	e095      	b.n	27c6 <__aeabi_dadd+0x596>
    269a:	2340      	movs	r3, #64	; 0x40
    269c:	4650      	mov	r0, sl
    269e:	1a1b      	subs	r3, r3, r0
    26a0:	4099      	lsls	r1, r3
    26a2:	430a      	orrs	r2, r1
    26a4:	1e51      	subs	r1, r2, #1
    26a6:	418a      	sbcs	r2, r1
    26a8:	464b      	mov	r3, r9
    26aa:	2100      	movs	r1, #0
    26ac:	431a      	orrs	r2, r3
    26ae:	e69f      	b.n	23f0 <__aeabi_dadd+0x1c0>
    26b0:	2e00      	cmp	r6, #0
    26b2:	d130      	bne.n	2716 <__aeabi_dadd+0x4e6>
    26b4:	0026      	movs	r6, r4
    26b6:	433e      	orrs	r6, r7
    26b8:	d067      	beq.n	278a <__aeabi_dadd+0x55a>
    26ba:	43db      	mvns	r3, r3
    26bc:	469a      	mov	sl, r3
    26be:	2b00      	cmp	r3, #0
    26c0:	d01c      	beq.n	26fc <__aeabi_dadd+0x4cc>
    26c2:	4e61      	ldr	r6, [pc, #388]	; (2848 <__aeabi_dadd+0x618>)
    26c4:	42b0      	cmp	r0, r6
    26c6:	d060      	beq.n	278a <__aeabi_dadd+0x55a>
    26c8:	4653      	mov	r3, sl
    26ca:	2b38      	cmp	r3, #56	; 0x38
    26cc:	dd00      	ble.n	26d0 <__aeabi_dadd+0x4a0>
    26ce:	e096      	b.n	27fe <__aeabi_dadd+0x5ce>
    26d0:	2b1f      	cmp	r3, #31
    26d2:	dd00      	ble.n	26d6 <__aeabi_dadd+0x4a6>
    26d4:	e09f      	b.n	2816 <__aeabi_dadd+0x5e6>
    26d6:	2620      	movs	r6, #32
    26d8:	1af3      	subs	r3, r6, r3
    26da:	0026      	movs	r6, r4
    26dc:	409e      	lsls	r6, r3
    26de:	469c      	mov	ip, r3
    26e0:	46b3      	mov	fp, r6
    26e2:	4653      	mov	r3, sl
    26e4:	003e      	movs	r6, r7
    26e6:	40de      	lsrs	r6, r3
    26e8:	0033      	movs	r3, r6
    26ea:	465e      	mov	r6, fp
    26ec:	431e      	orrs	r6, r3
    26ee:	4663      	mov	r3, ip
    26f0:	409f      	lsls	r7, r3
    26f2:	1e7b      	subs	r3, r7, #1
    26f4:	419f      	sbcs	r7, r3
    26f6:	4653      	mov	r3, sl
    26f8:	40dc      	lsrs	r4, r3
    26fa:	4337      	orrs	r7, r6
    26fc:	18bf      	adds	r7, r7, r2
    26fe:	4297      	cmp	r7, r2
    2700:	4192      	sbcs	r2, r2
    2702:	1864      	adds	r4, r4, r1
    2704:	4252      	negs	r2, r2
    2706:	18a4      	adds	r4, r4, r2
    2708:	0006      	movs	r6, r0
    270a:	e678      	b.n	23fe <__aeabi_dadd+0x1ce>
    270c:	4327      	orrs	r7, r4
    270e:	1e7c      	subs	r4, r7, #1
    2710:	41a7      	sbcs	r7, r4
    2712:	2400      	movs	r4, #0
    2714:	e737      	b.n	2586 <__aeabi_dadd+0x356>
    2716:	4e4c      	ldr	r6, [pc, #304]	; (2848 <__aeabi_dadd+0x618>)
    2718:	42b0      	cmp	r0, r6
    271a:	d036      	beq.n	278a <__aeabi_dadd+0x55a>
    271c:	2680      	movs	r6, #128	; 0x80
    271e:	425b      	negs	r3, r3
    2720:	0436      	lsls	r6, r6, #16
    2722:	469a      	mov	sl, r3
    2724:	4334      	orrs	r4, r6
    2726:	e7cf      	b.n	26c8 <__aeabi_dadd+0x498>
    2728:	0018      	movs	r0, r3
    272a:	4310      	orrs	r0, r2
    272c:	d100      	bne.n	2730 <__aeabi_dadd+0x500>
    272e:	e603      	b.n	2338 <__aeabi_dadd+0x108>
    2730:	1ab8      	subs	r0, r7, r2
    2732:	4684      	mov	ip, r0
    2734:	4567      	cmp	r7, ip
    2736:	41ad      	sbcs	r5, r5
    2738:	1ae0      	subs	r0, r4, r3
    273a:	426d      	negs	r5, r5
    273c:	1b40      	subs	r0, r0, r5
    273e:	0205      	lsls	r5, r0, #8
    2740:	d400      	bmi.n	2744 <__aeabi_dadd+0x514>
    2742:	e62c      	b.n	239e <__aeabi_dadd+0x16e>
    2744:	1bd7      	subs	r7, r2, r7
    2746:	42ba      	cmp	r2, r7
    2748:	4192      	sbcs	r2, r2
    274a:	1b1c      	subs	r4, r3, r4
    274c:	4252      	negs	r2, r2
    274e:	1aa4      	subs	r4, r4, r2
    2750:	46d8      	mov	r8, fp
    2752:	e5f1      	b.n	2338 <__aeabi_dadd+0x108>
    2754:	0018      	movs	r0, r3
    2756:	4310      	orrs	r0, r2
    2758:	d100      	bne.n	275c <__aeabi_dadd+0x52c>
    275a:	e763      	b.n	2624 <__aeabi_dadd+0x3f4>
    275c:	08f8      	lsrs	r0, r7, #3
    275e:	0767      	lsls	r7, r4, #29
    2760:	4307      	orrs	r7, r0
    2762:	2080      	movs	r0, #128	; 0x80
    2764:	08e4      	lsrs	r4, r4, #3
    2766:	0300      	lsls	r0, r0, #12
    2768:	4204      	tst	r4, r0
    276a:	d008      	beq.n	277e <__aeabi_dadd+0x54e>
    276c:	08dd      	lsrs	r5, r3, #3
    276e:	4205      	tst	r5, r0
    2770:	d105      	bne.n	277e <__aeabi_dadd+0x54e>
    2772:	08d2      	lsrs	r2, r2, #3
    2774:	0759      	lsls	r1, r3, #29
    2776:	4311      	orrs	r1, r2
    2778:	000f      	movs	r7, r1
    277a:	002c      	movs	r4, r5
    277c:	46d8      	mov	r8, fp
    277e:	0f7b      	lsrs	r3, r7, #29
    2780:	00e4      	lsls	r4, r4, #3
    2782:	431c      	orrs	r4, r3
    2784:	00ff      	lsls	r7, r7, #3
    2786:	4e30      	ldr	r6, [pc, #192]	; (2848 <__aeabi_dadd+0x618>)
    2788:	e5d6      	b.n	2338 <__aeabi_dadd+0x108>
    278a:	000c      	movs	r4, r1
    278c:	0017      	movs	r7, r2
    278e:	0006      	movs	r6, r0
    2790:	e5d2      	b.n	2338 <__aeabi_dadd+0x108>
    2792:	2b00      	cmp	r3, #0
    2794:	d038      	beq.n	2808 <__aeabi_dadd+0x5d8>
    2796:	000b      	movs	r3, r1
    2798:	4313      	orrs	r3, r2
    279a:	d100      	bne.n	279e <__aeabi_dadd+0x56e>
    279c:	e742      	b.n	2624 <__aeabi_dadd+0x3f4>
    279e:	08f8      	lsrs	r0, r7, #3
    27a0:	0767      	lsls	r7, r4, #29
    27a2:	4307      	orrs	r7, r0
    27a4:	2080      	movs	r0, #128	; 0x80
    27a6:	08e4      	lsrs	r4, r4, #3
    27a8:	0300      	lsls	r0, r0, #12
    27aa:	4204      	tst	r4, r0
    27ac:	d0e7      	beq.n	277e <__aeabi_dadd+0x54e>
    27ae:	08cb      	lsrs	r3, r1, #3
    27b0:	4203      	tst	r3, r0
    27b2:	d1e4      	bne.n	277e <__aeabi_dadd+0x54e>
    27b4:	08d2      	lsrs	r2, r2, #3
    27b6:	0749      	lsls	r1, r1, #29
    27b8:	4311      	orrs	r1, r2
    27ba:	000f      	movs	r7, r1
    27bc:	001c      	movs	r4, r3
    27be:	e7de      	b.n	277e <__aeabi_dadd+0x54e>
    27c0:	2700      	movs	r7, #0
    27c2:	2400      	movs	r4, #0
    27c4:	e5d5      	b.n	2372 <__aeabi_dadd+0x142>
    27c6:	2100      	movs	r1, #0
    27c8:	e76b      	b.n	26a2 <__aeabi_dadd+0x472>
    27ca:	2500      	movs	r5, #0
    27cc:	2700      	movs	r7, #0
    27ce:	e5f3      	b.n	23b8 <__aeabi_dadd+0x188>
    27d0:	464e      	mov	r6, r9
    27d2:	0025      	movs	r5, r4
    27d4:	3e20      	subs	r6, #32
    27d6:	40f5      	lsrs	r5, r6
    27d8:	464b      	mov	r3, r9
    27da:	002e      	movs	r6, r5
    27dc:	2b20      	cmp	r3, #32
    27de:	d02d      	beq.n	283c <__aeabi_dadd+0x60c>
    27e0:	2540      	movs	r5, #64	; 0x40
    27e2:	1aed      	subs	r5, r5, r3
    27e4:	40ac      	lsls	r4, r5
    27e6:	4327      	orrs	r7, r4
    27e8:	1e7c      	subs	r4, r7, #1
    27ea:	41a7      	sbcs	r7, r4
    27ec:	2400      	movs	r4, #0
    27ee:	4337      	orrs	r7, r6
    27f0:	e6c9      	b.n	2586 <__aeabi_dadd+0x356>
    27f2:	2480      	movs	r4, #128	; 0x80
    27f4:	2500      	movs	r5, #0
    27f6:	0324      	lsls	r4, r4, #12
    27f8:	4e13      	ldr	r6, [pc, #76]	; (2848 <__aeabi_dadd+0x618>)
    27fa:	2700      	movs	r7, #0
    27fc:	e5dc      	b.n	23b8 <__aeabi_dadd+0x188>
    27fe:	4327      	orrs	r7, r4
    2800:	1e7c      	subs	r4, r7, #1
    2802:	41a7      	sbcs	r7, r4
    2804:	2400      	movs	r4, #0
    2806:	e779      	b.n	26fc <__aeabi_dadd+0x4cc>
    2808:	000c      	movs	r4, r1
    280a:	0017      	movs	r7, r2
    280c:	4e0e      	ldr	r6, [pc, #56]	; (2848 <__aeabi_dadd+0x618>)
    280e:	e593      	b.n	2338 <__aeabi_dadd+0x108>
    2810:	000c      	movs	r4, r1
    2812:	0017      	movs	r7, r2
    2814:	e590      	b.n	2338 <__aeabi_dadd+0x108>
    2816:	4656      	mov	r6, sl
    2818:	0023      	movs	r3, r4
    281a:	3e20      	subs	r6, #32
    281c:	40f3      	lsrs	r3, r6
    281e:	4699      	mov	r9, r3
    2820:	4653      	mov	r3, sl
    2822:	2b20      	cmp	r3, #32
    2824:	d00e      	beq.n	2844 <__aeabi_dadd+0x614>
    2826:	2340      	movs	r3, #64	; 0x40
    2828:	4656      	mov	r6, sl
    282a:	1b9b      	subs	r3, r3, r6
    282c:	409c      	lsls	r4, r3
    282e:	4327      	orrs	r7, r4
    2830:	1e7c      	subs	r4, r7, #1
    2832:	41a7      	sbcs	r7, r4
    2834:	464b      	mov	r3, r9
    2836:	2400      	movs	r4, #0
    2838:	431f      	orrs	r7, r3
    283a:	e75f      	b.n	26fc <__aeabi_dadd+0x4cc>
    283c:	2400      	movs	r4, #0
    283e:	e7d2      	b.n	27e6 <__aeabi_dadd+0x5b6>
    2840:	0017      	movs	r7, r2
    2842:	e5b2      	b.n	23aa <__aeabi_dadd+0x17a>
    2844:	2400      	movs	r4, #0
    2846:	e7f2      	b.n	282e <__aeabi_dadd+0x5fe>
    2848:	000007ff 	.word	0x000007ff
    284c:	ff7fffff 	.word	0xff7fffff

00002850 <__aeabi_ddiv>:
    2850:	b5f0      	push	{r4, r5, r6, r7, lr}
    2852:	4657      	mov	r7, sl
    2854:	4645      	mov	r5, r8
    2856:	46de      	mov	lr, fp
    2858:	464e      	mov	r6, r9
    285a:	b5e0      	push	{r5, r6, r7, lr}
    285c:	004c      	lsls	r4, r1, #1
    285e:	030e      	lsls	r6, r1, #12
    2860:	b087      	sub	sp, #28
    2862:	4683      	mov	fp, r0
    2864:	4692      	mov	sl, r2
    2866:	001d      	movs	r5, r3
    2868:	4680      	mov	r8, r0
    286a:	0b36      	lsrs	r6, r6, #12
    286c:	0d64      	lsrs	r4, r4, #21
    286e:	0fcf      	lsrs	r7, r1, #31
    2870:	2c00      	cmp	r4, #0
    2872:	d04f      	beq.n	2914 <__aeabi_ddiv+0xc4>
    2874:	4b6f      	ldr	r3, [pc, #444]	; (2a34 <__aeabi_ddiv+0x1e4>)
    2876:	429c      	cmp	r4, r3
    2878:	d035      	beq.n	28e6 <__aeabi_ddiv+0x96>
    287a:	2380      	movs	r3, #128	; 0x80
    287c:	0f42      	lsrs	r2, r0, #29
    287e:	041b      	lsls	r3, r3, #16
    2880:	00f6      	lsls	r6, r6, #3
    2882:	4313      	orrs	r3, r2
    2884:	4333      	orrs	r3, r6
    2886:	4699      	mov	r9, r3
    2888:	00c3      	lsls	r3, r0, #3
    288a:	4698      	mov	r8, r3
    288c:	4b6a      	ldr	r3, [pc, #424]	; (2a38 <__aeabi_ddiv+0x1e8>)
    288e:	2600      	movs	r6, #0
    2890:	469c      	mov	ip, r3
    2892:	2300      	movs	r3, #0
    2894:	4464      	add	r4, ip
    2896:	9303      	str	r3, [sp, #12]
    2898:	032b      	lsls	r3, r5, #12
    289a:	0b1b      	lsrs	r3, r3, #12
    289c:	469b      	mov	fp, r3
    289e:	006b      	lsls	r3, r5, #1
    28a0:	0fed      	lsrs	r5, r5, #31
    28a2:	4650      	mov	r0, sl
    28a4:	0d5b      	lsrs	r3, r3, #21
    28a6:	9501      	str	r5, [sp, #4]
    28a8:	d05e      	beq.n	2968 <__aeabi_ddiv+0x118>
    28aa:	4a62      	ldr	r2, [pc, #392]	; (2a34 <__aeabi_ddiv+0x1e4>)
    28ac:	4293      	cmp	r3, r2
    28ae:	d053      	beq.n	2958 <__aeabi_ddiv+0x108>
    28b0:	465a      	mov	r2, fp
    28b2:	00d1      	lsls	r1, r2, #3
    28b4:	2280      	movs	r2, #128	; 0x80
    28b6:	0f40      	lsrs	r0, r0, #29
    28b8:	0412      	lsls	r2, r2, #16
    28ba:	4302      	orrs	r2, r0
    28bc:	430a      	orrs	r2, r1
    28be:	4693      	mov	fp, r2
    28c0:	4652      	mov	r2, sl
    28c2:	00d1      	lsls	r1, r2, #3
    28c4:	4a5c      	ldr	r2, [pc, #368]	; (2a38 <__aeabi_ddiv+0x1e8>)
    28c6:	4694      	mov	ip, r2
    28c8:	2200      	movs	r2, #0
    28ca:	4463      	add	r3, ip
    28cc:	0038      	movs	r0, r7
    28ce:	4068      	eors	r0, r5
    28d0:	4684      	mov	ip, r0
    28d2:	9002      	str	r0, [sp, #8]
    28d4:	1ae4      	subs	r4, r4, r3
    28d6:	4316      	orrs	r6, r2
    28d8:	2e0f      	cmp	r6, #15
    28da:	d900      	bls.n	28de <__aeabi_ddiv+0x8e>
    28dc:	e0b4      	b.n	2a48 <__aeabi_ddiv+0x1f8>
    28de:	4b57      	ldr	r3, [pc, #348]	; (2a3c <__aeabi_ddiv+0x1ec>)
    28e0:	00b6      	lsls	r6, r6, #2
    28e2:	599b      	ldr	r3, [r3, r6]
    28e4:	469f      	mov	pc, r3
    28e6:	0003      	movs	r3, r0
    28e8:	4333      	orrs	r3, r6
    28ea:	4699      	mov	r9, r3
    28ec:	d16c      	bne.n	29c8 <__aeabi_ddiv+0x178>
    28ee:	2300      	movs	r3, #0
    28f0:	4698      	mov	r8, r3
    28f2:	3302      	adds	r3, #2
    28f4:	2608      	movs	r6, #8
    28f6:	9303      	str	r3, [sp, #12]
    28f8:	e7ce      	b.n	2898 <__aeabi_ddiv+0x48>
    28fa:	46cb      	mov	fp, r9
    28fc:	4641      	mov	r1, r8
    28fe:	9a03      	ldr	r2, [sp, #12]
    2900:	9701      	str	r7, [sp, #4]
    2902:	2a02      	cmp	r2, #2
    2904:	d165      	bne.n	29d2 <__aeabi_ddiv+0x182>
    2906:	9b01      	ldr	r3, [sp, #4]
    2908:	4c4a      	ldr	r4, [pc, #296]	; (2a34 <__aeabi_ddiv+0x1e4>)
    290a:	469c      	mov	ip, r3
    290c:	2300      	movs	r3, #0
    290e:	2200      	movs	r2, #0
    2910:	4698      	mov	r8, r3
    2912:	e06b      	b.n	29ec <__aeabi_ddiv+0x19c>
    2914:	0003      	movs	r3, r0
    2916:	4333      	orrs	r3, r6
    2918:	4699      	mov	r9, r3
    291a:	d04e      	beq.n	29ba <__aeabi_ddiv+0x16a>
    291c:	2e00      	cmp	r6, #0
    291e:	d100      	bne.n	2922 <__aeabi_ddiv+0xd2>
    2920:	e1bc      	b.n	2c9c <__aeabi_ddiv+0x44c>
    2922:	0030      	movs	r0, r6
    2924:	f001 f8ca 	bl	3abc <__clzsi2>
    2928:	0003      	movs	r3, r0
    292a:	3b0b      	subs	r3, #11
    292c:	2b1c      	cmp	r3, #28
    292e:	dd00      	ble.n	2932 <__aeabi_ddiv+0xe2>
    2930:	e1ac      	b.n	2c8c <__aeabi_ddiv+0x43c>
    2932:	221d      	movs	r2, #29
    2934:	1ad3      	subs	r3, r2, r3
    2936:	465a      	mov	r2, fp
    2938:	0001      	movs	r1, r0
    293a:	40da      	lsrs	r2, r3
    293c:	3908      	subs	r1, #8
    293e:	408e      	lsls	r6, r1
    2940:	0013      	movs	r3, r2
    2942:	4333      	orrs	r3, r6
    2944:	4699      	mov	r9, r3
    2946:	465b      	mov	r3, fp
    2948:	408b      	lsls	r3, r1
    294a:	4698      	mov	r8, r3
    294c:	2300      	movs	r3, #0
    294e:	4c3c      	ldr	r4, [pc, #240]	; (2a40 <__aeabi_ddiv+0x1f0>)
    2950:	2600      	movs	r6, #0
    2952:	1a24      	subs	r4, r4, r0
    2954:	9303      	str	r3, [sp, #12]
    2956:	e79f      	b.n	2898 <__aeabi_ddiv+0x48>
    2958:	4651      	mov	r1, sl
    295a:	465a      	mov	r2, fp
    295c:	4311      	orrs	r1, r2
    295e:	d129      	bne.n	29b4 <__aeabi_ddiv+0x164>
    2960:	2200      	movs	r2, #0
    2962:	4693      	mov	fp, r2
    2964:	3202      	adds	r2, #2
    2966:	e7b1      	b.n	28cc <__aeabi_ddiv+0x7c>
    2968:	4659      	mov	r1, fp
    296a:	4301      	orrs	r1, r0
    296c:	d01e      	beq.n	29ac <__aeabi_ddiv+0x15c>
    296e:	465b      	mov	r3, fp
    2970:	2b00      	cmp	r3, #0
    2972:	d100      	bne.n	2976 <__aeabi_ddiv+0x126>
    2974:	e19e      	b.n	2cb4 <__aeabi_ddiv+0x464>
    2976:	4658      	mov	r0, fp
    2978:	f001 f8a0 	bl	3abc <__clzsi2>
    297c:	0003      	movs	r3, r0
    297e:	3b0b      	subs	r3, #11
    2980:	2b1c      	cmp	r3, #28
    2982:	dd00      	ble.n	2986 <__aeabi_ddiv+0x136>
    2984:	e18f      	b.n	2ca6 <__aeabi_ddiv+0x456>
    2986:	0002      	movs	r2, r0
    2988:	4659      	mov	r1, fp
    298a:	3a08      	subs	r2, #8
    298c:	4091      	lsls	r1, r2
    298e:	468b      	mov	fp, r1
    2990:	211d      	movs	r1, #29
    2992:	1acb      	subs	r3, r1, r3
    2994:	4651      	mov	r1, sl
    2996:	40d9      	lsrs	r1, r3
    2998:	000b      	movs	r3, r1
    299a:	4659      	mov	r1, fp
    299c:	430b      	orrs	r3, r1
    299e:	4651      	mov	r1, sl
    29a0:	469b      	mov	fp, r3
    29a2:	4091      	lsls	r1, r2
    29a4:	4b26      	ldr	r3, [pc, #152]	; (2a40 <__aeabi_ddiv+0x1f0>)
    29a6:	2200      	movs	r2, #0
    29a8:	1a1b      	subs	r3, r3, r0
    29aa:	e78f      	b.n	28cc <__aeabi_ddiv+0x7c>
    29ac:	2300      	movs	r3, #0
    29ae:	2201      	movs	r2, #1
    29b0:	469b      	mov	fp, r3
    29b2:	e78b      	b.n	28cc <__aeabi_ddiv+0x7c>
    29b4:	4651      	mov	r1, sl
    29b6:	2203      	movs	r2, #3
    29b8:	e788      	b.n	28cc <__aeabi_ddiv+0x7c>
    29ba:	2300      	movs	r3, #0
    29bc:	4698      	mov	r8, r3
    29be:	3301      	adds	r3, #1
    29c0:	2604      	movs	r6, #4
    29c2:	2400      	movs	r4, #0
    29c4:	9303      	str	r3, [sp, #12]
    29c6:	e767      	b.n	2898 <__aeabi_ddiv+0x48>
    29c8:	2303      	movs	r3, #3
    29ca:	46b1      	mov	r9, r6
    29cc:	9303      	str	r3, [sp, #12]
    29ce:	260c      	movs	r6, #12
    29d0:	e762      	b.n	2898 <__aeabi_ddiv+0x48>
    29d2:	2a03      	cmp	r2, #3
    29d4:	d100      	bne.n	29d8 <__aeabi_ddiv+0x188>
    29d6:	e25c      	b.n	2e92 <__aeabi_ddiv+0x642>
    29d8:	9b01      	ldr	r3, [sp, #4]
    29da:	2a01      	cmp	r2, #1
    29dc:	d000      	beq.n	29e0 <__aeabi_ddiv+0x190>
    29de:	e1e4      	b.n	2daa <__aeabi_ddiv+0x55a>
    29e0:	4013      	ands	r3, r2
    29e2:	469c      	mov	ip, r3
    29e4:	2300      	movs	r3, #0
    29e6:	2400      	movs	r4, #0
    29e8:	2200      	movs	r2, #0
    29ea:	4698      	mov	r8, r3
    29ec:	2100      	movs	r1, #0
    29ee:	0312      	lsls	r2, r2, #12
    29f0:	0b13      	lsrs	r3, r2, #12
    29f2:	0d0a      	lsrs	r2, r1, #20
    29f4:	0512      	lsls	r2, r2, #20
    29f6:	431a      	orrs	r2, r3
    29f8:	0523      	lsls	r3, r4, #20
    29fa:	4c12      	ldr	r4, [pc, #72]	; (2a44 <__aeabi_ddiv+0x1f4>)
    29fc:	4640      	mov	r0, r8
    29fe:	4022      	ands	r2, r4
    2a00:	4313      	orrs	r3, r2
    2a02:	4662      	mov	r2, ip
    2a04:	005b      	lsls	r3, r3, #1
    2a06:	07d2      	lsls	r2, r2, #31
    2a08:	085b      	lsrs	r3, r3, #1
    2a0a:	4313      	orrs	r3, r2
    2a0c:	0019      	movs	r1, r3
    2a0e:	b007      	add	sp, #28
    2a10:	bc3c      	pop	{r2, r3, r4, r5}
    2a12:	4690      	mov	r8, r2
    2a14:	4699      	mov	r9, r3
    2a16:	46a2      	mov	sl, r4
    2a18:	46ab      	mov	fp, r5
    2a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a1c:	2300      	movs	r3, #0
    2a1e:	2280      	movs	r2, #128	; 0x80
    2a20:	469c      	mov	ip, r3
    2a22:	0312      	lsls	r2, r2, #12
    2a24:	4698      	mov	r8, r3
    2a26:	4c03      	ldr	r4, [pc, #12]	; (2a34 <__aeabi_ddiv+0x1e4>)
    2a28:	e7e0      	b.n	29ec <__aeabi_ddiv+0x19c>
    2a2a:	2300      	movs	r3, #0
    2a2c:	4c01      	ldr	r4, [pc, #4]	; (2a34 <__aeabi_ddiv+0x1e4>)
    2a2e:	2200      	movs	r2, #0
    2a30:	4698      	mov	r8, r3
    2a32:	e7db      	b.n	29ec <__aeabi_ddiv+0x19c>
    2a34:	000007ff 	.word	0x000007ff
    2a38:	fffffc01 	.word	0xfffffc01
    2a3c:	00003d80 	.word	0x00003d80
    2a40:	fffffc0d 	.word	0xfffffc0d
    2a44:	800fffff 	.word	0x800fffff
    2a48:	45d9      	cmp	r9, fp
    2a4a:	d900      	bls.n	2a4e <__aeabi_ddiv+0x1fe>
    2a4c:	e139      	b.n	2cc2 <__aeabi_ddiv+0x472>
    2a4e:	d100      	bne.n	2a52 <__aeabi_ddiv+0x202>
    2a50:	e134      	b.n	2cbc <__aeabi_ddiv+0x46c>
    2a52:	2300      	movs	r3, #0
    2a54:	4646      	mov	r6, r8
    2a56:	464d      	mov	r5, r9
    2a58:	469a      	mov	sl, r3
    2a5a:	3c01      	subs	r4, #1
    2a5c:	465b      	mov	r3, fp
    2a5e:	0e0a      	lsrs	r2, r1, #24
    2a60:	021b      	lsls	r3, r3, #8
    2a62:	431a      	orrs	r2, r3
    2a64:	020b      	lsls	r3, r1, #8
    2a66:	0c17      	lsrs	r7, r2, #16
    2a68:	9303      	str	r3, [sp, #12]
    2a6a:	0413      	lsls	r3, r2, #16
    2a6c:	0c1b      	lsrs	r3, r3, #16
    2a6e:	0039      	movs	r1, r7
    2a70:	0028      	movs	r0, r5
    2a72:	4690      	mov	r8, r2
    2a74:	9301      	str	r3, [sp, #4]
    2a76:	f7ff fa3b 	bl	1ef0 <__udivsi3>
    2a7a:	0002      	movs	r2, r0
    2a7c:	9b01      	ldr	r3, [sp, #4]
    2a7e:	4683      	mov	fp, r0
    2a80:	435a      	muls	r2, r3
    2a82:	0028      	movs	r0, r5
    2a84:	0039      	movs	r1, r7
    2a86:	4691      	mov	r9, r2
    2a88:	f7ff fab8 	bl	1ffc <__aeabi_uidivmod>
    2a8c:	0c35      	lsrs	r5, r6, #16
    2a8e:	0409      	lsls	r1, r1, #16
    2a90:	430d      	orrs	r5, r1
    2a92:	45a9      	cmp	r9, r5
    2a94:	d90d      	bls.n	2ab2 <__aeabi_ddiv+0x262>
    2a96:	465b      	mov	r3, fp
    2a98:	4445      	add	r5, r8
    2a9a:	3b01      	subs	r3, #1
    2a9c:	45a8      	cmp	r8, r5
    2a9e:	d900      	bls.n	2aa2 <__aeabi_ddiv+0x252>
    2aa0:	e13a      	b.n	2d18 <__aeabi_ddiv+0x4c8>
    2aa2:	45a9      	cmp	r9, r5
    2aa4:	d800      	bhi.n	2aa8 <__aeabi_ddiv+0x258>
    2aa6:	e137      	b.n	2d18 <__aeabi_ddiv+0x4c8>
    2aa8:	2302      	movs	r3, #2
    2aaa:	425b      	negs	r3, r3
    2aac:	469c      	mov	ip, r3
    2aae:	4445      	add	r5, r8
    2ab0:	44e3      	add	fp, ip
    2ab2:	464b      	mov	r3, r9
    2ab4:	1aeb      	subs	r3, r5, r3
    2ab6:	0039      	movs	r1, r7
    2ab8:	0018      	movs	r0, r3
    2aba:	9304      	str	r3, [sp, #16]
    2abc:	f7ff fa18 	bl	1ef0 <__udivsi3>
    2ac0:	9b01      	ldr	r3, [sp, #4]
    2ac2:	0005      	movs	r5, r0
    2ac4:	4343      	muls	r3, r0
    2ac6:	0039      	movs	r1, r7
    2ac8:	9804      	ldr	r0, [sp, #16]
    2aca:	4699      	mov	r9, r3
    2acc:	f7ff fa96 	bl	1ffc <__aeabi_uidivmod>
    2ad0:	0433      	lsls	r3, r6, #16
    2ad2:	0409      	lsls	r1, r1, #16
    2ad4:	0c1b      	lsrs	r3, r3, #16
    2ad6:	430b      	orrs	r3, r1
    2ad8:	4599      	cmp	r9, r3
    2ada:	d909      	bls.n	2af0 <__aeabi_ddiv+0x2a0>
    2adc:	4443      	add	r3, r8
    2ade:	1e6a      	subs	r2, r5, #1
    2ae0:	4598      	cmp	r8, r3
    2ae2:	d900      	bls.n	2ae6 <__aeabi_ddiv+0x296>
    2ae4:	e11a      	b.n	2d1c <__aeabi_ddiv+0x4cc>
    2ae6:	4599      	cmp	r9, r3
    2ae8:	d800      	bhi.n	2aec <__aeabi_ddiv+0x29c>
    2aea:	e117      	b.n	2d1c <__aeabi_ddiv+0x4cc>
    2aec:	3d02      	subs	r5, #2
    2aee:	4443      	add	r3, r8
    2af0:	464a      	mov	r2, r9
    2af2:	1a9b      	subs	r3, r3, r2
    2af4:	465a      	mov	r2, fp
    2af6:	0412      	lsls	r2, r2, #16
    2af8:	432a      	orrs	r2, r5
    2afa:	9903      	ldr	r1, [sp, #12]
    2afc:	4693      	mov	fp, r2
    2afe:	0c10      	lsrs	r0, r2, #16
    2b00:	0c0a      	lsrs	r2, r1, #16
    2b02:	4691      	mov	r9, r2
    2b04:	0409      	lsls	r1, r1, #16
    2b06:	465a      	mov	r2, fp
    2b08:	0c09      	lsrs	r1, r1, #16
    2b0a:	464e      	mov	r6, r9
    2b0c:	000d      	movs	r5, r1
    2b0e:	0412      	lsls	r2, r2, #16
    2b10:	0c12      	lsrs	r2, r2, #16
    2b12:	4345      	muls	r5, r0
    2b14:	9105      	str	r1, [sp, #20]
    2b16:	4351      	muls	r1, r2
    2b18:	4372      	muls	r2, r6
    2b1a:	4370      	muls	r0, r6
    2b1c:	1952      	adds	r2, r2, r5
    2b1e:	0c0e      	lsrs	r6, r1, #16
    2b20:	18b2      	adds	r2, r6, r2
    2b22:	4295      	cmp	r5, r2
    2b24:	d903      	bls.n	2b2e <__aeabi_ddiv+0x2de>
    2b26:	2580      	movs	r5, #128	; 0x80
    2b28:	026d      	lsls	r5, r5, #9
    2b2a:	46ac      	mov	ip, r5
    2b2c:	4460      	add	r0, ip
    2b2e:	0c15      	lsrs	r5, r2, #16
    2b30:	0409      	lsls	r1, r1, #16
    2b32:	0412      	lsls	r2, r2, #16
    2b34:	0c09      	lsrs	r1, r1, #16
    2b36:	1828      	adds	r0, r5, r0
    2b38:	1852      	adds	r2, r2, r1
    2b3a:	4283      	cmp	r3, r0
    2b3c:	d200      	bcs.n	2b40 <__aeabi_ddiv+0x2f0>
    2b3e:	e0ce      	b.n	2cde <__aeabi_ddiv+0x48e>
    2b40:	d100      	bne.n	2b44 <__aeabi_ddiv+0x2f4>
    2b42:	e0c8      	b.n	2cd6 <__aeabi_ddiv+0x486>
    2b44:	1a1d      	subs	r5, r3, r0
    2b46:	4653      	mov	r3, sl
    2b48:	1a9e      	subs	r6, r3, r2
    2b4a:	45b2      	cmp	sl, r6
    2b4c:	4192      	sbcs	r2, r2
    2b4e:	4252      	negs	r2, r2
    2b50:	1aab      	subs	r3, r5, r2
    2b52:	469a      	mov	sl, r3
    2b54:	4598      	cmp	r8, r3
    2b56:	d100      	bne.n	2b5a <__aeabi_ddiv+0x30a>
    2b58:	e117      	b.n	2d8a <__aeabi_ddiv+0x53a>
    2b5a:	0039      	movs	r1, r7
    2b5c:	0018      	movs	r0, r3
    2b5e:	f7ff f9c7 	bl	1ef0 <__udivsi3>
    2b62:	9b01      	ldr	r3, [sp, #4]
    2b64:	0005      	movs	r5, r0
    2b66:	4343      	muls	r3, r0
    2b68:	0039      	movs	r1, r7
    2b6a:	4650      	mov	r0, sl
    2b6c:	9304      	str	r3, [sp, #16]
    2b6e:	f7ff fa45 	bl	1ffc <__aeabi_uidivmod>
    2b72:	9804      	ldr	r0, [sp, #16]
    2b74:	040b      	lsls	r3, r1, #16
    2b76:	0c31      	lsrs	r1, r6, #16
    2b78:	4319      	orrs	r1, r3
    2b7a:	4288      	cmp	r0, r1
    2b7c:	d909      	bls.n	2b92 <__aeabi_ddiv+0x342>
    2b7e:	4441      	add	r1, r8
    2b80:	1e6b      	subs	r3, r5, #1
    2b82:	4588      	cmp	r8, r1
    2b84:	d900      	bls.n	2b88 <__aeabi_ddiv+0x338>
    2b86:	e107      	b.n	2d98 <__aeabi_ddiv+0x548>
    2b88:	4288      	cmp	r0, r1
    2b8a:	d800      	bhi.n	2b8e <__aeabi_ddiv+0x33e>
    2b8c:	e104      	b.n	2d98 <__aeabi_ddiv+0x548>
    2b8e:	3d02      	subs	r5, #2
    2b90:	4441      	add	r1, r8
    2b92:	9b04      	ldr	r3, [sp, #16]
    2b94:	1acb      	subs	r3, r1, r3
    2b96:	0018      	movs	r0, r3
    2b98:	0039      	movs	r1, r7
    2b9a:	9304      	str	r3, [sp, #16]
    2b9c:	f7ff f9a8 	bl	1ef0 <__udivsi3>
    2ba0:	9b01      	ldr	r3, [sp, #4]
    2ba2:	4682      	mov	sl, r0
    2ba4:	4343      	muls	r3, r0
    2ba6:	0039      	movs	r1, r7
    2ba8:	9804      	ldr	r0, [sp, #16]
    2baa:	9301      	str	r3, [sp, #4]
    2bac:	f7ff fa26 	bl	1ffc <__aeabi_uidivmod>
    2bb0:	9801      	ldr	r0, [sp, #4]
    2bb2:	040b      	lsls	r3, r1, #16
    2bb4:	0431      	lsls	r1, r6, #16
    2bb6:	0c09      	lsrs	r1, r1, #16
    2bb8:	4319      	orrs	r1, r3
    2bba:	4288      	cmp	r0, r1
    2bbc:	d90d      	bls.n	2bda <__aeabi_ddiv+0x38a>
    2bbe:	4653      	mov	r3, sl
    2bc0:	4441      	add	r1, r8
    2bc2:	3b01      	subs	r3, #1
    2bc4:	4588      	cmp	r8, r1
    2bc6:	d900      	bls.n	2bca <__aeabi_ddiv+0x37a>
    2bc8:	e0e8      	b.n	2d9c <__aeabi_ddiv+0x54c>
    2bca:	4288      	cmp	r0, r1
    2bcc:	d800      	bhi.n	2bd0 <__aeabi_ddiv+0x380>
    2bce:	e0e5      	b.n	2d9c <__aeabi_ddiv+0x54c>
    2bd0:	2302      	movs	r3, #2
    2bd2:	425b      	negs	r3, r3
    2bd4:	469c      	mov	ip, r3
    2bd6:	4441      	add	r1, r8
    2bd8:	44e2      	add	sl, ip
    2bda:	9b01      	ldr	r3, [sp, #4]
    2bdc:	042d      	lsls	r5, r5, #16
    2bde:	1ace      	subs	r6, r1, r3
    2be0:	4651      	mov	r1, sl
    2be2:	4329      	orrs	r1, r5
    2be4:	9d05      	ldr	r5, [sp, #20]
    2be6:	464f      	mov	r7, r9
    2be8:	002a      	movs	r2, r5
    2bea:	040b      	lsls	r3, r1, #16
    2bec:	0c08      	lsrs	r0, r1, #16
    2bee:	0c1b      	lsrs	r3, r3, #16
    2bf0:	435a      	muls	r2, r3
    2bf2:	4345      	muls	r5, r0
    2bf4:	437b      	muls	r3, r7
    2bf6:	4378      	muls	r0, r7
    2bf8:	195b      	adds	r3, r3, r5
    2bfa:	0c17      	lsrs	r7, r2, #16
    2bfc:	18fb      	adds	r3, r7, r3
    2bfe:	429d      	cmp	r5, r3
    2c00:	d903      	bls.n	2c0a <__aeabi_ddiv+0x3ba>
    2c02:	2580      	movs	r5, #128	; 0x80
    2c04:	026d      	lsls	r5, r5, #9
    2c06:	46ac      	mov	ip, r5
    2c08:	4460      	add	r0, ip
    2c0a:	0c1d      	lsrs	r5, r3, #16
    2c0c:	0412      	lsls	r2, r2, #16
    2c0e:	041b      	lsls	r3, r3, #16
    2c10:	0c12      	lsrs	r2, r2, #16
    2c12:	1828      	adds	r0, r5, r0
    2c14:	189b      	adds	r3, r3, r2
    2c16:	4286      	cmp	r6, r0
    2c18:	d200      	bcs.n	2c1c <__aeabi_ddiv+0x3cc>
    2c1a:	e093      	b.n	2d44 <__aeabi_ddiv+0x4f4>
    2c1c:	d100      	bne.n	2c20 <__aeabi_ddiv+0x3d0>
    2c1e:	e08e      	b.n	2d3e <__aeabi_ddiv+0x4ee>
    2c20:	2301      	movs	r3, #1
    2c22:	4319      	orrs	r1, r3
    2c24:	4ba0      	ldr	r3, [pc, #640]	; (2ea8 <__aeabi_ddiv+0x658>)
    2c26:	18e3      	adds	r3, r4, r3
    2c28:	2b00      	cmp	r3, #0
    2c2a:	dc00      	bgt.n	2c2e <__aeabi_ddiv+0x3de>
    2c2c:	e099      	b.n	2d62 <__aeabi_ddiv+0x512>
    2c2e:	074a      	lsls	r2, r1, #29
    2c30:	d000      	beq.n	2c34 <__aeabi_ddiv+0x3e4>
    2c32:	e09e      	b.n	2d72 <__aeabi_ddiv+0x522>
    2c34:	465a      	mov	r2, fp
    2c36:	01d2      	lsls	r2, r2, #7
    2c38:	d506      	bpl.n	2c48 <__aeabi_ddiv+0x3f8>
    2c3a:	465a      	mov	r2, fp
    2c3c:	4b9b      	ldr	r3, [pc, #620]	; (2eac <__aeabi_ddiv+0x65c>)
    2c3e:	401a      	ands	r2, r3
    2c40:	2380      	movs	r3, #128	; 0x80
    2c42:	4693      	mov	fp, r2
    2c44:	00db      	lsls	r3, r3, #3
    2c46:	18e3      	adds	r3, r4, r3
    2c48:	4a99      	ldr	r2, [pc, #612]	; (2eb0 <__aeabi_ddiv+0x660>)
    2c4a:	4293      	cmp	r3, r2
    2c4c:	dd68      	ble.n	2d20 <__aeabi_ddiv+0x4d0>
    2c4e:	2301      	movs	r3, #1
    2c50:	9a02      	ldr	r2, [sp, #8]
    2c52:	4c98      	ldr	r4, [pc, #608]	; (2eb4 <__aeabi_ddiv+0x664>)
    2c54:	401a      	ands	r2, r3
    2c56:	2300      	movs	r3, #0
    2c58:	4694      	mov	ip, r2
    2c5a:	4698      	mov	r8, r3
    2c5c:	2200      	movs	r2, #0
    2c5e:	e6c5      	b.n	29ec <__aeabi_ddiv+0x19c>
    2c60:	2280      	movs	r2, #128	; 0x80
    2c62:	464b      	mov	r3, r9
    2c64:	0312      	lsls	r2, r2, #12
    2c66:	4213      	tst	r3, r2
    2c68:	d00a      	beq.n	2c80 <__aeabi_ddiv+0x430>
    2c6a:	465b      	mov	r3, fp
    2c6c:	4213      	tst	r3, r2
    2c6e:	d106      	bne.n	2c7e <__aeabi_ddiv+0x42e>
    2c70:	431a      	orrs	r2, r3
    2c72:	0312      	lsls	r2, r2, #12
    2c74:	0b12      	lsrs	r2, r2, #12
    2c76:	46ac      	mov	ip, r5
    2c78:	4688      	mov	r8, r1
    2c7a:	4c8e      	ldr	r4, [pc, #568]	; (2eb4 <__aeabi_ddiv+0x664>)
    2c7c:	e6b6      	b.n	29ec <__aeabi_ddiv+0x19c>
    2c7e:	464b      	mov	r3, r9
    2c80:	431a      	orrs	r2, r3
    2c82:	0312      	lsls	r2, r2, #12
    2c84:	0b12      	lsrs	r2, r2, #12
    2c86:	46bc      	mov	ip, r7
    2c88:	4c8a      	ldr	r4, [pc, #552]	; (2eb4 <__aeabi_ddiv+0x664>)
    2c8a:	e6af      	b.n	29ec <__aeabi_ddiv+0x19c>
    2c8c:	0003      	movs	r3, r0
    2c8e:	465a      	mov	r2, fp
    2c90:	3b28      	subs	r3, #40	; 0x28
    2c92:	409a      	lsls	r2, r3
    2c94:	2300      	movs	r3, #0
    2c96:	4691      	mov	r9, r2
    2c98:	4698      	mov	r8, r3
    2c9a:	e657      	b.n	294c <__aeabi_ddiv+0xfc>
    2c9c:	4658      	mov	r0, fp
    2c9e:	f000 ff0d 	bl	3abc <__clzsi2>
    2ca2:	3020      	adds	r0, #32
    2ca4:	e640      	b.n	2928 <__aeabi_ddiv+0xd8>
    2ca6:	0003      	movs	r3, r0
    2ca8:	4652      	mov	r2, sl
    2caa:	3b28      	subs	r3, #40	; 0x28
    2cac:	409a      	lsls	r2, r3
    2cae:	2100      	movs	r1, #0
    2cb0:	4693      	mov	fp, r2
    2cb2:	e677      	b.n	29a4 <__aeabi_ddiv+0x154>
    2cb4:	f000 ff02 	bl	3abc <__clzsi2>
    2cb8:	3020      	adds	r0, #32
    2cba:	e65f      	b.n	297c <__aeabi_ddiv+0x12c>
    2cbc:	4588      	cmp	r8, r1
    2cbe:	d200      	bcs.n	2cc2 <__aeabi_ddiv+0x472>
    2cc0:	e6c7      	b.n	2a52 <__aeabi_ddiv+0x202>
    2cc2:	464b      	mov	r3, r9
    2cc4:	07de      	lsls	r6, r3, #31
    2cc6:	085d      	lsrs	r5, r3, #1
    2cc8:	4643      	mov	r3, r8
    2cca:	085b      	lsrs	r3, r3, #1
    2ccc:	431e      	orrs	r6, r3
    2cce:	4643      	mov	r3, r8
    2cd0:	07db      	lsls	r3, r3, #31
    2cd2:	469a      	mov	sl, r3
    2cd4:	e6c2      	b.n	2a5c <__aeabi_ddiv+0x20c>
    2cd6:	2500      	movs	r5, #0
    2cd8:	4592      	cmp	sl, r2
    2cda:	d300      	bcc.n	2cde <__aeabi_ddiv+0x48e>
    2cdc:	e733      	b.n	2b46 <__aeabi_ddiv+0x2f6>
    2cde:	9e03      	ldr	r6, [sp, #12]
    2ce0:	4659      	mov	r1, fp
    2ce2:	46b4      	mov	ip, r6
    2ce4:	44e2      	add	sl, ip
    2ce6:	45b2      	cmp	sl, r6
    2ce8:	41ad      	sbcs	r5, r5
    2cea:	426d      	negs	r5, r5
    2cec:	4445      	add	r5, r8
    2cee:	18eb      	adds	r3, r5, r3
    2cf0:	3901      	subs	r1, #1
    2cf2:	4598      	cmp	r8, r3
    2cf4:	d207      	bcs.n	2d06 <__aeabi_ddiv+0x4b6>
    2cf6:	4298      	cmp	r0, r3
    2cf8:	d900      	bls.n	2cfc <__aeabi_ddiv+0x4ac>
    2cfa:	e07f      	b.n	2dfc <__aeabi_ddiv+0x5ac>
    2cfc:	d100      	bne.n	2d00 <__aeabi_ddiv+0x4b0>
    2cfe:	e0bc      	b.n	2e7a <__aeabi_ddiv+0x62a>
    2d00:	1a1d      	subs	r5, r3, r0
    2d02:	468b      	mov	fp, r1
    2d04:	e71f      	b.n	2b46 <__aeabi_ddiv+0x2f6>
    2d06:	4598      	cmp	r8, r3
    2d08:	d1fa      	bne.n	2d00 <__aeabi_ddiv+0x4b0>
    2d0a:	9d03      	ldr	r5, [sp, #12]
    2d0c:	4555      	cmp	r5, sl
    2d0e:	d9f2      	bls.n	2cf6 <__aeabi_ddiv+0x4a6>
    2d10:	4643      	mov	r3, r8
    2d12:	468b      	mov	fp, r1
    2d14:	1a1d      	subs	r5, r3, r0
    2d16:	e716      	b.n	2b46 <__aeabi_ddiv+0x2f6>
    2d18:	469b      	mov	fp, r3
    2d1a:	e6ca      	b.n	2ab2 <__aeabi_ddiv+0x262>
    2d1c:	0015      	movs	r5, r2
    2d1e:	e6e7      	b.n	2af0 <__aeabi_ddiv+0x2a0>
    2d20:	465a      	mov	r2, fp
    2d22:	08c9      	lsrs	r1, r1, #3
    2d24:	0752      	lsls	r2, r2, #29
    2d26:	430a      	orrs	r2, r1
    2d28:	055b      	lsls	r3, r3, #21
    2d2a:	4690      	mov	r8, r2
    2d2c:	0d5c      	lsrs	r4, r3, #21
    2d2e:	465a      	mov	r2, fp
    2d30:	2301      	movs	r3, #1
    2d32:	9902      	ldr	r1, [sp, #8]
    2d34:	0252      	lsls	r2, r2, #9
    2d36:	4019      	ands	r1, r3
    2d38:	0b12      	lsrs	r2, r2, #12
    2d3a:	468c      	mov	ip, r1
    2d3c:	e656      	b.n	29ec <__aeabi_ddiv+0x19c>
    2d3e:	2b00      	cmp	r3, #0
    2d40:	d100      	bne.n	2d44 <__aeabi_ddiv+0x4f4>
    2d42:	e76f      	b.n	2c24 <__aeabi_ddiv+0x3d4>
    2d44:	4446      	add	r6, r8
    2d46:	1e4a      	subs	r2, r1, #1
    2d48:	45b0      	cmp	r8, r6
    2d4a:	d929      	bls.n	2da0 <__aeabi_ddiv+0x550>
    2d4c:	0011      	movs	r1, r2
    2d4e:	4286      	cmp	r6, r0
    2d50:	d000      	beq.n	2d54 <__aeabi_ddiv+0x504>
    2d52:	e765      	b.n	2c20 <__aeabi_ddiv+0x3d0>
    2d54:	9a03      	ldr	r2, [sp, #12]
    2d56:	4293      	cmp	r3, r2
    2d58:	d000      	beq.n	2d5c <__aeabi_ddiv+0x50c>
    2d5a:	e761      	b.n	2c20 <__aeabi_ddiv+0x3d0>
    2d5c:	e762      	b.n	2c24 <__aeabi_ddiv+0x3d4>
    2d5e:	2101      	movs	r1, #1
    2d60:	4249      	negs	r1, r1
    2d62:	2001      	movs	r0, #1
    2d64:	1ac2      	subs	r2, r0, r3
    2d66:	2a38      	cmp	r2, #56	; 0x38
    2d68:	dd21      	ble.n	2dae <__aeabi_ddiv+0x55e>
    2d6a:	9b02      	ldr	r3, [sp, #8]
    2d6c:	4003      	ands	r3, r0
    2d6e:	469c      	mov	ip, r3
    2d70:	e638      	b.n	29e4 <__aeabi_ddiv+0x194>
    2d72:	220f      	movs	r2, #15
    2d74:	400a      	ands	r2, r1
    2d76:	2a04      	cmp	r2, #4
    2d78:	d100      	bne.n	2d7c <__aeabi_ddiv+0x52c>
    2d7a:	e75b      	b.n	2c34 <__aeabi_ddiv+0x3e4>
    2d7c:	000a      	movs	r2, r1
    2d7e:	1d11      	adds	r1, r2, #4
    2d80:	4291      	cmp	r1, r2
    2d82:	4192      	sbcs	r2, r2
    2d84:	4252      	negs	r2, r2
    2d86:	4493      	add	fp, r2
    2d88:	e754      	b.n	2c34 <__aeabi_ddiv+0x3e4>
    2d8a:	4b47      	ldr	r3, [pc, #284]	; (2ea8 <__aeabi_ddiv+0x658>)
    2d8c:	18e3      	adds	r3, r4, r3
    2d8e:	2b00      	cmp	r3, #0
    2d90:	dde5      	ble.n	2d5e <__aeabi_ddiv+0x50e>
    2d92:	2201      	movs	r2, #1
    2d94:	4252      	negs	r2, r2
    2d96:	e7f2      	b.n	2d7e <__aeabi_ddiv+0x52e>
    2d98:	001d      	movs	r5, r3
    2d9a:	e6fa      	b.n	2b92 <__aeabi_ddiv+0x342>
    2d9c:	469a      	mov	sl, r3
    2d9e:	e71c      	b.n	2bda <__aeabi_ddiv+0x38a>
    2da0:	42b0      	cmp	r0, r6
    2da2:	d839      	bhi.n	2e18 <__aeabi_ddiv+0x5c8>
    2da4:	d06e      	beq.n	2e84 <__aeabi_ddiv+0x634>
    2da6:	0011      	movs	r1, r2
    2da8:	e73a      	b.n	2c20 <__aeabi_ddiv+0x3d0>
    2daa:	9302      	str	r3, [sp, #8]
    2dac:	e73a      	b.n	2c24 <__aeabi_ddiv+0x3d4>
    2dae:	2a1f      	cmp	r2, #31
    2db0:	dc3c      	bgt.n	2e2c <__aeabi_ddiv+0x5dc>
    2db2:	2320      	movs	r3, #32
    2db4:	1a9b      	subs	r3, r3, r2
    2db6:	000c      	movs	r4, r1
    2db8:	4658      	mov	r0, fp
    2dba:	4099      	lsls	r1, r3
    2dbc:	4098      	lsls	r0, r3
    2dbe:	1e4b      	subs	r3, r1, #1
    2dc0:	4199      	sbcs	r1, r3
    2dc2:	465b      	mov	r3, fp
    2dc4:	40d4      	lsrs	r4, r2
    2dc6:	40d3      	lsrs	r3, r2
    2dc8:	4320      	orrs	r0, r4
    2dca:	4308      	orrs	r0, r1
    2dcc:	001a      	movs	r2, r3
    2dce:	0743      	lsls	r3, r0, #29
    2dd0:	d009      	beq.n	2de6 <__aeabi_ddiv+0x596>
    2dd2:	230f      	movs	r3, #15
    2dd4:	4003      	ands	r3, r0
    2dd6:	2b04      	cmp	r3, #4
    2dd8:	d005      	beq.n	2de6 <__aeabi_ddiv+0x596>
    2dda:	0001      	movs	r1, r0
    2ddc:	1d08      	adds	r0, r1, #4
    2dde:	4288      	cmp	r0, r1
    2de0:	419b      	sbcs	r3, r3
    2de2:	425b      	negs	r3, r3
    2de4:	18d2      	adds	r2, r2, r3
    2de6:	0213      	lsls	r3, r2, #8
    2de8:	d53a      	bpl.n	2e60 <__aeabi_ddiv+0x610>
    2dea:	2301      	movs	r3, #1
    2dec:	9a02      	ldr	r2, [sp, #8]
    2dee:	2401      	movs	r4, #1
    2df0:	401a      	ands	r2, r3
    2df2:	2300      	movs	r3, #0
    2df4:	4694      	mov	ip, r2
    2df6:	4698      	mov	r8, r3
    2df8:	2200      	movs	r2, #0
    2dfa:	e5f7      	b.n	29ec <__aeabi_ddiv+0x19c>
    2dfc:	2102      	movs	r1, #2
    2dfe:	4249      	negs	r1, r1
    2e00:	468c      	mov	ip, r1
    2e02:	9d03      	ldr	r5, [sp, #12]
    2e04:	44e3      	add	fp, ip
    2e06:	46ac      	mov	ip, r5
    2e08:	44e2      	add	sl, ip
    2e0a:	45aa      	cmp	sl, r5
    2e0c:	41ad      	sbcs	r5, r5
    2e0e:	426d      	negs	r5, r5
    2e10:	4445      	add	r5, r8
    2e12:	18ed      	adds	r5, r5, r3
    2e14:	1a2d      	subs	r5, r5, r0
    2e16:	e696      	b.n	2b46 <__aeabi_ddiv+0x2f6>
    2e18:	1e8a      	subs	r2, r1, #2
    2e1a:	9903      	ldr	r1, [sp, #12]
    2e1c:	004d      	lsls	r5, r1, #1
    2e1e:	428d      	cmp	r5, r1
    2e20:	4189      	sbcs	r1, r1
    2e22:	4249      	negs	r1, r1
    2e24:	4441      	add	r1, r8
    2e26:	1876      	adds	r6, r6, r1
    2e28:	9503      	str	r5, [sp, #12]
    2e2a:	e78f      	b.n	2d4c <__aeabi_ddiv+0x4fc>
    2e2c:	201f      	movs	r0, #31
    2e2e:	4240      	negs	r0, r0
    2e30:	1ac3      	subs	r3, r0, r3
    2e32:	4658      	mov	r0, fp
    2e34:	40d8      	lsrs	r0, r3
    2e36:	0003      	movs	r3, r0
    2e38:	2a20      	cmp	r2, #32
    2e3a:	d028      	beq.n	2e8e <__aeabi_ddiv+0x63e>
    2e3c:	2040      	movs	r0, #64	; 0x40
    2e3e:	465d      	mov	r5, fp
    2e40:	1a82      	subs	r2, r0, r2
    2e42:	4095      	lsls	r5, r2
    2e44:	4329      	orrs	r1, r5
    2e46:	1e4a      	subs	r2, r1, #1
    2e48:	4191      	sbcs	r1, r2
    2e4a:	4319      	orrs	r1, r3
    2e4c:	2307      	movs	r3, #7
    2e4e:	2200      	movs	r2, #0
    2e50:	400b      	ands	r3, r1
    2e52:	d009      	beq.n	2e68 <__aeabi_ddiv+0x618>
    2e54:	230f      	movs	r3, #15
    2e56:	2200      	movs	r2, #0
    2e58:	400b      	ands	r3, r1
    2e5a:	0008      	movs	r0, r1
    2e5c:	2b04      	cmp	r3, #4
    2e5e:	d1bd      	bne.n	2ddc <__aeabi_ddiv+0x58c>
    2e60:	0001      	movs	r1, r0
    2e62:	0753      	lsls	r3, r2, #29
    2e64:	0252      	lsls	r2, r2, #9
    2e66:	0b12      	lsrs	r2, r2, #12
    2e68:	08c9      	lsrs	r1, r1, #3
    2e6a:	4319      	orrs	r1, r3
    2e6c:	2301      	movs	r3, #1
    2e6e:	4688      	mov	r8, r1
    2e70:	9902      	ldr	r1, [sp, #8]
    2e72:	2400      	movs	r4, #0
    2e74:	4019      	ands	r1, r3
    2e76:	468c      	mov	ip, r1
    2e78:	e5b8      	b.n	29ec <__aeabi_ddiv+0x19c>
    2e7a:	4552      	cmp	r2, sl
    2e7c:	d8be      	bhi.n	2dfc <__aeabi_ddiv+0x5ac>
    2e7e:	468b      	mov	fp, r1
    2e80:	2500      	movs	r5, #0
    2e82:	e660      	b.n	2b46 <__aeabi_ddiv+0x2f6>
    2e84:	9d03      	ldr	r5, [sp, #12]
    2e86:	429d      	cmp	r5, r3
    2e88:	d3c6      	bcc.n	2e18 <__aeabi_ddiv+0x5c8>
    2e8a:	0011      	movs	r1, r2
    2e8c:	e762      	b.n	2d54 <__aeabi_ddiv+0x504>
    2e8e:	2500      	movs	r5, #0
    2e90:	e7d8      	b.n	2e44 <__aeabi_ddiv+0x5f4>
    2e92:	2280      	movs	r2, #128	; 0x80
    2e94:	465b      	mov	r3, fp
    2e96:	0312      	lsls	r2, r2, #12
    2e98:	431a      	orrs	r2, r3
    2e9a:	9b01      	ldr	r3, [sp, #4]
    2e9c:	0312      	lsls	r2, r2, #12
    2e9e:	0b12      	lsrs	r2, r2, #12
    2ea0:	469c      	mov	ip, r3
    2ea2:	4688      	mov	r8, r1
    2ea4:	4c03      	ldr	r4, [pc, #12]	; (2eb4 <__aeabi_ddiv+0x664>)
    2ea6:	e5a1      	b.n	29ec <__aeabi_ddiv+0x19c>
    2ea8:	000003ff 	.word	0x000003ff
    2eac:	feffffff 	.word	0xfeffffff
    2eb0:	000007fe 	.word	0x000007fe
    2eb4:	000007ff 	.word	0x000007ff

00002eb8 <__aeabi_dmul>:
    2eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2eba:	4657      	mov	r7, sl
    2ebc:	4645      	mov	r5, r8
    2ebe:	46de      	mov	lr, fp
    2ec0:	464e      	mov	r6, r9
    2ec2:	b5e0      	push	{r5, r6, r7, lr}
    2ec4:	030c      	lsls	r4, r1, #12
    2ec6:	4698      	mov	r8, r3
    2ec8:	004e      	lsls	r6, r1, #1
    2eca:	0b23      	lsrs	r3, r4, #12
    2ecc:	b087      	sub	sp, #28
    2ece:	0007      	movs	r7, r0
    2ed0:	4692      	mov	sl, r2
    2ed2:	469b      	mov	fp, r3
    2ed4:	0d76      	lsrs	r6, r6, #21
    2ed6:	0fcd      	lsrs	r5, r1, #31
    2ed8:	2e00      	cmp	r6, #0
    2eda:	d06b      	beq.n	2fb4 <__aeabi_dmul+0xfc>
    2edc:	4b6d      	ldr	r3, [pc, #436]	; (3094 <__aeabi_dmul+0x1dc>)
    2ede:	429e      	cmp	r6, r3
    2ee0:	d035      	beq.n	2f4e <__aeabi_dmul+0x96>
    2ee2:	2480      	movs	r4, #128	; 0x80
    2ee4:	465b      	mov	r3, fp
    2ee6:	0f42      	lsrs	r2, r0, #29
    2ee8:	0424      	lsls	r4, r4, #16
    2eea:	00db      	lsls	r3, r3, #3
    2eec:	4314      	orrs	r4, r2
    2eee:	431c      	orrs	r4, r3
    2ef0:	00c3      	lsls	r3, r0, #3
    2ef2:	4699      	mov	r9, r3
    2ef4:	4b68      	ldr	r3, [pc, #416]	; (3098 <__aeabi_dmul+0x1e0>)
    2ef6:	46a3      	mov	fp, r4
    2ef8:	469c      	mov	ip, r3
    2efa:	2300      	movs	r3, #0
    2efc:	2700      	movs	r7, #0
    2efe:	4466      	add	r6, ip
    2f00:	9302      	str	r3, [sp, #8]
    2f02:	4643      	mov	r3, r8
    2f04:	031c      	lsls	r4, r3, #12
    2f06:	005a      	lsls	r2, r3, #1
    2f08:	0fdb      	lsrs	r3, r3, #31
    2f0a:	4650      	mov	r0, sl
    2f0c:	0b24      	lsrs	r4, r4, #12
    2f0e:	0d52      	lsrs	r2, r2, #21
    2f10:	4698      	mov	r8, r3
    2f12:	d100      	bne.n	2f16 <__aeabi_dmul+0x5e>
    2f14:	e076      	b.n	3004 <__aeabi_dmul+0x14c>
    2f16:	4b5f      	ldr	r3, [pc, #380]	; (3094 <__aeabi_dmul+0x1dc>)
    2f18:	429a      	cmp	r2, r3
    2f1a:	d06d      	beq.n	2ff8 <__aeabi_dmul+0x140>
    2f1c:	2380      	movs	r3, #128	; 0x80
    2f1e:	0f41      	lsrs	r1, r0, #29
    2f20:	041b      	lsls	r3, r3, #16
    2f22:	430b      	orrs	r3, r1
    2f24:	495c      	ldr	r1, [pc, #368]	; (3098 <__aeabi_dmul+0x1e0>)
    2f26:	00e4      	lsls	r4, r4, #3
    2f28:	468c      	mov	ip, r1
    2f2a:	431c      	orrs	r4, r3
    2f2c:	00c3      	lsls	r3, r0, #3
    2f2e:	2000      	movs	r0, #0
    2f30:	4462      	add	r2, ip
    2f32:	4641      	mov	r1, r8
    2f34:	18b6      	adds	r6, r6, r2
    2f36:	4069      	eors	r1, r5
    2f38:	1c72      	adds	r2, r6, #1
    2f3a:	9101      	str	r1, [sp, #4]
    2f3c:	4694      	mov	ip, r2
    2f3e:	4307      	orrs	r7, r0
    2f40:	2f0f      	cmp	r7, #15
    2f42:	d900      	bls.n	2f46 <__aeabi_dmul+0x8e>
    2f44:	e0b0      	b.n	30a8 <__aeabi_dmul+0x1f0>
    2f46:	4a55      	ldr	r2, [pc, #340]	; (309c <__aeabi_dmul+0x1e4>)
    2f48:	00bf      	lsls	r7, r7, #2
    2f4a:	59d2      	ldr	r2, [r2, r7]
    2f4c:	4697      	mov	pc, r2
    2f4e:	465b      	mov	r3, fp
    2f50:	4303      	orrs	r3, r0
    2f52:	4699      	mov	r9, r3
    2f54:	d000      	beq.n	2f58 <__aeabi_dmul+0xa0>
    2f56:	e087      	b.n	3068 <__aeabi_dmul+0x1b0>
    2f58:	2300      	movs	r3, #0
    2f5a:	469b      	mov	fp, r3
    2f5c:	3302      	adds	r3, #2
    2f5e:	2708      	movs	r7, #8
    2f60:	9302      	str	r3, [sp, #8]
    2f62:	e7ce      	b.n	2f02 <__aeabi_dmul+0x4a>
    2f64:	4642      	mov	r2, r8
    2f66:	9201      	str	r2, [sp, #4]
    2f68:	2802      	cmp	r0, #2
    2f6a:	d067      	beq.n	303c <__aeabi_dmul+0x184>
    2f6c:	2803      	cmp	r0, #3
    2f6e:	d100      	bne.n	2f72 <__aeabi_dmul+0xba>
    2f70:	e20e      	b.n	3390 <__aeabi_dmul+0x4d8>
    2f72:	2801      	cmp	r0, #1
    2f74:	d000      	beq.n	2f78 <__aeabi_dmul+0xc0>
    2f76:	e162      	b.n	323e <__aeabi_dmul+0x386>
    2f78:	2300      	movs	r3, #0
    2f7a:	2400      	movs	r4, #0
    2f7c:	2200      	movs	r2, #0
    2f7e:	4699      	mov	r9, r3
    2f80:	9901      	ldr	r1, [sp, #4]
    2f82:	4001      	ands	r1, r0
    2f84:	b2cd      	uxtb	r5, r1
    2f86:	2100      	movs	r1, #0
    2f88:	0312      	lsls	r2, r2, #12
    2f8a:	0d0b      	lsrs	r3, r1, #20
    2f8c:	0b12      	lsrs	r2, r2, #12
    2f8e:	051b      	lsls	r3, r3, #20
    2f90:	4313      	orrs	r3, r2
    2f92:	4a43      	ldr	r2, [pc, #268]	; (30a0 <__aeabi_dmul+0x1e8>)
    2f94:	0524      	lsls	r4, r4, #20
    2f96:	4013      	ands	r3, r2
    2f98:	431c      	orrs	r4, r3
    2f9a:	0064      	lsls	r4, r4, #1
    2f9c:	07ed      	lsls	r5, r5, #31
    2f9e:	0864      	lsrs	r4, r4, #1
    2fa0:	432c      	orrs	r4, r5
    2fa2:	4648      	mov	r0, r9
    2fa4:	0021      	movs	r1, r4
    2fa6:	b007      	add	sp, #28
    2fa8:	bc3c      	pop	{r2, r3, r4, r5}
    2faa:	4690      	mov	r8, r2
    2fac:	4699      	mov	r9, r3
    2fae:	46a2      	mov	sl, r4
    2fb0:	46ab      	mov	fp, r5
    2fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2fb4:	4303      	orrs	r3, r0
    2fb6:	4699      	mov	r9, r3
    2fb8:	d04f      	beq.n	305a <__aeabi_dmul+0x1a2>
    2fba:	465b      	mov	r3, fp
    2fbc:	2b00      	cmp	r3, #0
    2fbe:	d100      	bne.n	2fc2 <__aeabi_dmul+0x10a>
    2fc0:	e189      	b.n	32d6 <__aeabi_dmul+0x41e>
    2fc2:	4658      	mov	r0, fp
    2fc4:	f000 fd7a 	bl	3abc <__clzsi2>
    2fc8:	0003      	movs	r3, r0
    2fca:	3b0b      	subs	r3, #11
    2fcc:	2b1c      	cmp	r3, #28
    2fce:	dd00      	ble.n	2fd2 <__aeabi_dmul+0x11a>
    2fd0:	e17a      	b.n	32c8 <__aeabi_dmul+0x410>
    2fd2:	221d      	movs	r2, #29
    2fd4:	1ad3      	subs	r3, r2, r3
    2fd6:	003a      	movs	r2, r7
    2fd8:	0001      	movs	r1, r0
    2fda:	465c      	mov	r4, fp
    2fdc:	40da      	lsrs	r2, r3
    2fde:	3908      	subs	r1, #8
    2fe0:	408c      	lsls	r4, r1
    2fe2:	0013      	movs	r3, r2
    2fe4:	408f      	lsls	r7, r1
    2fe6:	4323      	orrs	r3, r4
    2fe8:	469b      	mov	fp, r3
    2fea:	46b9      	mov	r9, r7
    2fec:	2300      	movs	r3, #0
    2fee:	4e2d      	ldr	r6, [pc, #180]	; (30a4 <__aeabi_dmul+0x1ec>)
    2ff0:	2700      	movs	r7, #0
    2ff2:	1a36      	subs	r6, r6, r0
    2ff4:	9302      	str	r3, [sp, #8]
    2ff6:	e784      	b.n	2f02 <__aeabi_dmul+0x4a>
    2ff8:	4653      	mov	r3, sl
    2ffa:	4323      	orrs	r3, r4
    2ffc:	d12a      	bne.n	3054 <__aeabi_dmul+0x19c>
    2ffe:	2400      	movs	r4, #0
    3000:	2002      	movs	r0, #2
    3002:	e796      	b.n	2f32 <__aeabi_dmul+0x7a>
    3004:	4653      	mov	r3, sl
    3006:	4323      	orrs	r3, r4
    3008:	d020      	beq.n	304c <__aeabi_dmul+0x194>
    300a:	2c00      	cmp	r4, #0
    300c:	d100      	bne.n	3010 <__aeabi_dmul+0x158>
    300e:	e157      	b.n	32c0 <__aeabi_dmul+0x408>
    3010:	0020      	movs	r0, r4
    3012:	f000 fd53 	bl	3abc <__clzsi2>
    3016:	0003      	movs	r3, r0
    3018:	3b0b      	subs	r3, #11
    301a:	2b1c      	cmp	r3, #28
    301c:	dd00      	ble.n	3020 <__aeabi_dmul+0x168>
    301e:	e149      	b.n	32b4 <__aeabi_dmul+0x3fc>
    3020:	211d      	movs	r1, #29
    3022:	1acb      	subs	r3, r1, r3
    3024:	4651      	mov	r1, sl
    3026:	0002      	movs	r2, r0
    3028:	40d9      	lsrs	r1, r3
    302a:	4653      	mov	r3, sl
    302c:	3a08      	subs	r2, #8
    302e:	4094      	lsls	r4, r2
    3030:	4093      	lsls	r3, r2
    3032:	430c      	orrs	r4, r1
    3034:	4a1b      	ldr	r2, [pc, #108]	; (30a4 <__aeabi_dmul+0x1ec>)
    3036:	1a12      	subs	r2, r2, r0
    3038:	2000      	movs	r0, #0
    303a:	e77a      	b.n	2f32 <__aeabi_dmul+0x7a>
    303c:	2501      	movs	r5, #1
    303e:	9b01      	ldr	r3, [sp, #4]
    3040:	4c14      	ldr	r4, [pc, #80]	; (3094 <__aeabi_dmul+0x1dc>)
    3042:	401d      	ands	r5, r3
    3044:	2300      	movs	r3, #0
    3046:	2200      	movs	r2, #0
    3048:	4699      	mov	r9, r3
    304a:	e79c      	b.n	2f86 <__aeabi_dmul+0xce>
    304c:	2400      	movs	r4, #0
    304e:	2200      	movs	r2, #0
    3050:	2001      	movs	r0, #1
    3052:	e76e      	b.n	2f32 <__aeabi_dmul+0x7a>
    3054:	4653      	mov	r3, sl
    3056:	2003      	movs	r0, #3
    3058:	e76b      	b.n	2f32 <__aeabi_dmul+0x7a>
    305a:	2300      	movs	r3, #0
    305c:	469b      	mov	fp, r3
    305e:	3301      	adds	r3, #1
    3060:	2704      	movs	r7, #4
    3062:	2600      	movs	r6, #0
    3064:	9302      	str	r3, [sp, #8]
    3066:	e74c      	b.n	2f02 <__aeabi_dmul+0x4a>
    3068:	2303      	movs	r3, #3
    306a:	4681      	mov	r9, r0
    306c:	270c      	movs	r7, #12
    306e:	9302      	str	r3, [sp, #8]
    3070:	e747      	b.n	2f02 <__aeabi_dmul+0x4a>
    3072:	2280      	movs	r2, #128	; 0x80
    3074:	2300      	movs	r3, #0
    3076:	2500      	movs	r5, #0
    3078:	0312      	lsls	r2, r2, #12
    307a:	4699      	mov	r9, r3
    307c:	4c05      	ldr	r4, [pc, #20]	; (3094 <__aeabi_dmul+0x1dc>)
    307e:	e782      	b.n	2f86 <__aeabi_dmul+0xce>
    3080:	465c      	mov	r4, fp
    3082:	464b      	mov	r3, r9
    3084:	9802      	ldr	r0, [sp, #8]
    3086:	e76f      	b.n	2f68 <__aeabi_dmul+0xb0>
    3088:	465c      	mov	r4, fp
    308a:	464b      	mov	r3, r9
    308c:	9501      	str	r5, [sp, #4]
    308e:	9802      	ldr	r0, [sp, #8]
    3090:	e76a      	b.n	2f68 <__aeabi_dmul+0xb0>
    3092:	46c0      	nop			; (mov r8, r8)
    3094:	000007ff 	.word	0x000007ff
    3098:	fffffc01 	.word	0xfffffc01
    309c:	00003dc0 	.word	0x00003dc0
    30a0:	800fffff 	.word	0x800fffff
    30a4:	fffffc0d 	.word	0xfffffc0d
    30a8:	464a      	mov	r2, r9
    30aa:	4649      	mov	r1, r9
    30ac:	0c17      	lsrs	r7, r2, #16
    30ae:	0c1a      	lsrs	r2, r3, #16
    30b0:	041b      	lsls	r3, r3, #16
    30b2:	0c1b      	lsrs	r3, r3, #16
    30b4:	0408      	lsls	r0, r1, #16
    30b6:	0019      	movs	r1, r3
    30b8:	0c00      	lsrs	r0, r0, #16
    30ba:	4341      	muls	r1, r0
    30bc:	0015      	movs	r5, r2
    30be:	4688      	mov	r8, r1
    30c0:	0019      	movs	r1, r3
    30c2:	437d      	muls	r5, r7
    30c4:	4379      	muls	r1, r7
    30c6:	9503      	str	r5, [sp, #12]
    30c8:	4689      	mov	r9, r1
    30ca:	0029      	movs	r1, r5
    30cc:	0015      	movs	r5, r2
    30ce:	4345      	muls	r5, r0
    30d0:	444d      	add	r5, r9
    30d2:	9502      	str	r5, [sp, #8]
    30d4:	4645      	mov	r5, r8
    30d6:	0c2d      	lsrs	r5, r5, #16
    30d8:	46aa      	mov	sl, r5
    30da:	9d02      	ldr	r5, [sp, #8]
    30dc:	4455      	add	r5, sl
    30de:	45a9      	cmp	r9, r5
    30e0:	d906      	bls.n	30f0 <__aeabi_dmul+0x238>
    30e2:	468a      	mov	sl, r1
    30e4:	2180      	movs	r1, #128	; 0x80
    30e6:	0249      	lsls	r1, r1, #9
    30e8:	4689      	mov	r9, r1
    30ea:	44ca      	add	sl, r9
    30ec:	4651      	mov	r1, sl
    30ee:	9103      	str	r1, [sp, #12]
    30f0:	0c29      	lsrs	r1, r5, #16
    30f2:	9104      	str	r1, [sp, #16]
    30f4:	4641      	mov	r1, r8
    30f6:	0409      	lsls	r1, r1, #16
    30f8:	042d      	lsls	r5, r5, #16
    30fa:	0c09      	lsrs	r1, r1, #16
    30fc:	4688      	mov	r8, r1
    30fe:	0029      	movs	r1, r5
    3100:	0c25      	lsrs	r5, r4, #16
    3102:	0424      	lsls	r4, r4, #16
    3104:	4441      	add	r1, r8
    3106:	0c24      	lsrs	r4, r4, #16
    3108:	9105      	str	r1, [sp, #20]
    310a:	0021      	movs	r1, r4
    310c:	4341      	muls	r1, r0
    310e:	4688      	mov	r8, r1
    3110:	0021      	movs	r1, r4
    3112:	4379      	muls	r1, r7
    3114:	468a      	mov	sl, r1
    3116:	4368      	muls	r0, r5
    3118:	4641      	mov	r1, r8
    311a:	4450      	add	r0, sl
    311c:	4681      	mov	r9, r0
    311e:	0c08      	lsrs	r0, r1, #16
    3120:	4448      	add	r0, r9
    3122:	436f      	muls	r7, r5
    3124:	4582      	cmp	sl, r0
    3126:	d903      	bls.n	3130 <__aeabi_dmul+0x278>
    3128:	2180      	movs	r1, #128	; 0x80
    312a:	0249      	lsls	r1, r1, #9
    312c:	4689      	mov	r9, r1
    312e:	444f      	add	r7, r9
    3130:	0c01      	lsrs	r1, r0, #16
    3132:	4689      	mov	r9, r1
    3134:	0039      	movs	r1, r7
    3136:	4449      	add	r1, r9
    3138:	9102      	str	r1, [sp, #8]
    313a:	4641      	mov	r1, r8
    313c:	040f      	lsls	r7, r1, #16
    313e:	9904      	ldr	r1, [sp, #16]
    3140:	0c3f      	lsrs	r7, r7, #16
    3142:	4688      	mov	r8, r1
    3144:	0400      	lsls	r0, r0, #16
    3146:	19c0      	adds	r0, r0, r7
    3148:	4480      	add	r8, r0
    314a:	4641      	mov	r1, r8
    314c:	9104      	str	r1, [sp, #16]
    314e:	4659      	mov	r1, fp
    3150:	0c0f      	lsrs	r7, r1, #16
    3152:	0409      	lsls	r1, r1, #16
    3154:	0c09      	lsrs	r1, r1, #16
    3156:	4688      	mov	r8, r1
    3158:	4359      	muls	r1, r3
    315a:	468a      	mov	sl, r1
    315c:	0039      	movs	r1, r7
    315e:	4351      	muls	r1, r2
    3160:	4689      	mov	r9, r1
    3162:	4641      	mov	r1, r8
    3164:	434a      	muls	r2, r1
    3166:	4651      	mov	r1, sl
    3168:	0c09      	lsrs	r1, r1, #16
    316a:	468b      	mov	fp, r1
    316c:	437b      	muls	r3, r7
    316e:	18d2      	adds	r2, r2, r3
    3170:	445a      	add	r2, fp
    3172:	4293      	cmp	r3, r2
    3174:	d903      	bls.n	317e <__aeabi_dmul+0x2c6>
    3176:	2380      	movs	r3, #128	; 0x80
    3178:	025b      	lsls	r3, r3, #9
    317a:	469b      	mov	fp, r3
    317c:	44d9      	add	r9, fp
    317e:	4651      	mov	r1, sl
    3180:	0409      	lsls	r1, r1, #16
    3182:	0c09      	lsrs	r1, r1, #16
    3184:	468a      	mov	sl, r1
    3186:	4641      	mov	r1, r8
    3188:	4361      	muls	r1, r4
    318a:	437c      	muls	r4, r7
    318c:	0c13      	lsrs	r3, r2, #16
    318e:	0412      	lsls	r2, r2, #16
    3190:	444b      	add	r3, r9
    3192:	4452      	add	r2, sl
    3194:	46a1      	mov	r9, r4
    3196:	468a      	mov	sl, r1
    3198:	003c      	movs	r4, r7
    319a:	4641      	mov	r1, r8
    319c:	436c      	muls	r4, r5
    319e:	434d      	muls	r5, r1
    31a0:	4651      	mov	r1, sl
    31a2:	444d      	add	r5, r9
    31a4:	0c0f      	lsrs	r7, r1, #16
    31a6:	197d      	adds	r5, r7, r5
    31a8:	45a9      	cmp	r9, r5
    31aa:	d903      	bls.n	31b4 <__aeabi_dmul+0x2fc>
    31ac:	2180      	movs	r1, #128	; 0x80
    31ae:	0249      	lsls	r1, r1, #9
    31b0:	4688      	mov	r8, r1
    31b2:	4444      	add	r4, r8
    31b4:	9f04      	ldr	r7, [sp, #16]
    31b6:	9903      	ldr	r1, [sp, #12]
    31b8:	46b8      	mov	r8, r7
    31ba:	4441      	add	r1, r8
    31bc:	468b      	mov	fp, r1
    31be:	4583      	cmp	fp, r0
    31c0:	4180      	sbcs	r0, r0
    31c2:	4241      	negs	r1, r0
    31c4:	4688      	mov	r8, r1
    31c6:	4651      	mov	r1, sl
    31c8:	0408      	lsls	r0, r1, #16
    31ca:	042f      	lsls	r7, r5, #16
    31cc:	0c00      	lsrs	r0, r0, #16
    31ce:	183f      	adds	r7, r7, r0
    31d0:	4658      	mov	r0, fp
    31d2:	9902      	ldr	r1, [sp, #8]
    31d4:	1810      	adds	r0, r2, r0
    31d6:	4689      	mov	r9, r1
    31d8:	4290      	cmp	r0, r2
    31da:	4192      	sbcs	r2, r2
    31dc:	444f      	add	r7, r9
    31de:	46ba      	mov	sl, r7
    31e0:	4252      	negs	r2, r2
    31e2:	4699      	mov	r9, r3
    31e4:	4693      	mov	fp, r2
    31e6:	44c2      	add	sl, r8
    31e8:	44d1      	add	r9, sl
    31ea:	44cb      	add	fp, r9
    31ec:	428f      	cmp	r7, r1
    31ee:	41bf      	sbcs	r7, r7
    31f0:	45c2      	cmp	sl, r8
    31f2:	4189      	sbcs	r1, r1
    31f4:	4599      	cmp	r9, r3
    31f6:	419b      	sbcs	r3, r3
    31f8:	4593      	cmp	fp, r2
    31fa:	4192      	sbcs	r2, r2
    31fc:	427f      	negs	r7, r7
    31fe:	4249      	negs	r1, r1
    3200:	0c2d      	lsrs	r5, r5, #16
    3202:	4252      	negs	r2, r2
    3204:	430f      	orrs	r7, r1
    3206:	425b      	negs	r3, r3
    3208:	4313      	orrs	r3, r2
    320a:	197f      	adds	r7, r7, r5
    320c:	18ff      	adds	r7, r7, r3
    320e:	465b      	mov	r3, fp
    3210:	193c      	adds	r4, r7, r4
    3212:	0ddb      	lsrs	r3, r3, #23
    3214:	9a05      	ldr	r2, [sp, #20]
    3216:	0264      	lsls	r4, r4, #9
    3218:	431c      	orrs	r4, r3
    321a:	0243      	lsls	r3, r0, #9
    321c:	4313      	orrs	r3, r2
    321e:	1e5d      	subs	r5, r3, #1
    3220:	41ab      	sbcs	r3, r5
    3222:	465a      	mov	r2, fp
    3224:	0dc0      	lsrs	r0, r0, #23
    3226:	4303      	orrs	r3, r0
    3228:	0252      	lsls	r2, r2, #9
    322a:	4313      	orrs	r3, r2
    322c:	01e2      	lsls	r2, r4, #7
    322e:	d556      	bpl.n	32de <__aeabi_dmul+0x426>
    3230:	2001      	movs	r0, #1
    3232:	085a      	lsrs	r2, r3, #1
    3234:	4003      	ands	r3, r0
    3236:	4313      	orrs	r3, r2
    3238:	07e2      	lsls	r2, r4, #31
    323a:	4313      	orrs	r3, r2
    323c:	0864      	lsrs	r4, r4, #1
    323e:	485a      	ldr	r0, [pc, #360]	; (33a8 <__aeabi_dmul+0x4f0>)
    3240:	4460      	add	r0, ip
    3242:	2800      	cmp	r0, #0
    3244:	dd4d      	ble.n	32e2 <__aeabi_dmul+0x42a>
    3246:	075a      	lsls	r2, r3, #29
    3248:	d009      	beq.n	325e <__aeabi_dmul+0x3a6>
    324a:	220f      	movs	r2, #15
    324c:	401a      	ands	r2, r3
    324e:	2a04      	cmp	r2, #4
    3250:	d005      	beq.n	325e <__aeabi_dmul+0x3a6>
    3252:	1d1a      	adds	r2, r3, #4
    3254:	429a      	cmp	r2, r3
    3256:	419b      	sbcs	r3, r3
    3258:	425b      	negs	r3, r3
    325a:	18e4      	adds	r4, r4, r3
    325c:	0013      	movs	r3, r2
    325e:	01e2      	lsls	r2, r4, #7
    3260:	d504      	bpl.n	326c <__aeabi_dmul+0x3b4>
    3262:	2080      	movs	r0, #128	; 0x80
    3264:	4a51      	ldr	r2, [pc, #324]	; (33ac <__aeabi_dmul+0x4f4>)
    3266:	00c0      	lsls	r0, r0, #3
    3268:	4014      	ands	r4, r2
    326a:	4460      	add	r0, ip
    326c:	4a50      	ldr	r2, [pc, #320]	; (33b0 <__aeabi_dmul+0x4f8>)
    326e:	4290      	cmp	r0, r2
    3270:	dd00      	ble.n	3274 <__aeabi_dmul+0x3bc>
    3272:	e6e3      	b.n	303c <__aeabi_dmul+0x184>
    3274:	2501      	movs	r5, #1
    3276:	08db      	lsrs	r3, r3, #3
    3278:	0762      	lsls	r2, r4, #29
    327a:	431a      	orrs	r2, r3
    327c:	0264      	lsls	r4, r4, #9
    327e:	9b01      	ldr	r3, [sp, #4]
    3280:	4691      	mov	r9, r2
    3282:	0b22      	lsrs	r2, r4, #12
    3284:	0544      	lsls	r4, r0, #21
    3286:	0d64      	lsrs	r4, r4, #21
    3288:	401d      	ands	r5, r3
    328a:	e67c      	b.n	2f86 <__aeabi_dmul+0xce>
    328c:	2280      	movs	r2, #128	; 0x80
    328e:	4659      	mov	r1, fp
    3290:	0312      	lsls	r2, r2, #12
    3292:	4211      	tst	r1, r2
    3294:	d008      	beq.n	32a8 <__aeabi_dmul+0x3f0>
    3296:	4214      	tst	r4, r2
    3298:	d106      	bne.n	32a8 <__aeabi_dmul+0x3f0>
    329a:	4322      	orrs	r2, r4
    329c:	0312      	lsls	r2, r2, #12
    329e:	0b12      	lsrs	r2, r2, #12
    32a0:	4645      	mov	r5, r8
    32a2:	4699      	mov	r9, r3
    32a4:	4c43      	ldr	r4, [pc, #268]	; (33b4 <__aeabi_dmul+0x4fc>)
    32a6:	e66e      	b.n	2f86 <__aeabi_dmul+0xce>
    32a8:	465b      	mov	r3, fp
    32aa:	431a      	orrs	r2, r3
    32ac:	0312      	lsls	r2, r2, #12
    32ae:	0b12      	lsrs	r2, r2, #12
    32b0:	4c40      	ldr	r4, [pc, #256]	; (33b4 <__aeabi_dmul+0x4fc>)
    32b2:	e668      	b.n	2f86 <__aeabi_dmul+0xce>
    32b4:	0003      	movs	r3, r0
    32b6:	4654      	mov	r4, sl
    32b8:	3b28      	subs	r3, #40	; 0x28
    32ba:	409c      	lsls	r4, r3
    32bc:	2300      	movs	r3, #0
    32be:	e6b9      	b.n	3034 <__aeabi_dmul+0x17c>
    32c0:	f000 fbfc 	bl	3abc <__clzsi2>
    32c4:	3020      	adds	r0, #32
    32c6:	e6a6      	b.n	3016 <__aeabi_dmul+0x15e>
    32c8:	0003      	movs	r3, r0
    32ca:	3b28      	subs	r3, #40	; 0x28
    32cc:	409f      	lsls	r7, r3
    32ce:	2300      	movs	r3, #0
    32d0:	46bb      	mov	fp, r7
    32d2:	4699      	mov	r9, r3
    32d4:	e68a      	b.n	2fec <__aeabi_dmul+0x134>
    32d6:	f000 fbf1 	bl	3abc <__clzsi2>
    32da:	3020      	adds	r0, #32
    32dc:	e674      	b.n	2fc8 <__aeabi_dmul+0x110>
    32de:	46b4      	mov	ip, r6
    32e0:	e7ad      	b.n	323e <__aeabi_dmul+0x386>
    32e2:	2501      	movs	r5, #1
    32e4:	1a2a      	subs	r2, r5, r0
    32e6:	2a38      	cmp	r2, #56	; 0x38
    32e8:	dd06      	ble.n	32f8 <__aeabi_dmul+0x440>
    32ea:	9b01      	ldr	r3, [sp, #4]
    32ec:	2400      	movs	r4, #0
    32ee:	401d      	ands	r5, r3
    32f0:	2300      	movs	r3, #0
    32f2:	2200      	movs	r2, #0
    32f4:	4699      	mov	r9, r3
    32f6:	e646      	b.n	2f86 <__aeabi_dmul+0xce>
    32f8:	2a1f      	cmp	r2, #31
    32fa:	dc21      	bgt.n	3340 <__aeabi_dmul+0x488>
    32fc:	2520      	movs	r5, #32
    32fe:	0020      	movs	r0, r4
    3300:	1aad      	subs	r5, r5, r2
    3302:	001e      	movs	r6, r3
    3304:	40ab      	lsls	r3, r5
    3306:	40a8      	lsls	r0, r5
    3308:	40d6      	lsrs	r6, r2
    330a:	1e5d      	subs	r5, r3, #1
    330c:	41ab      	sbcs	r3, r5
    330e:	4330      	orrs	r0, r6
    3310:	4318      	orrs	r0, r3
    3312:	40d4      	lsrs	r4, r2
    3314:	0743      	lsls	r3, r0, #29
    3316:	d009      	beq.n	332c <__aeabi_dmul+0x474>
    3318:	230f      	movs	r3, #15
    331a:	4003      	ands	r3, r0
    331c:	2b04      	cmp	r3, #4
    331e:	d005      	beq.n	332c <__aeabi_dmul+0x474>
    3320:	0003      	movs	r3, r0
    3322:	1d18      	adds	r0, r3, #4
    3324:	4298      	cmp	r0, r3
    3326:	419b      	sbcs	r3, r3
    3328:	425b      	negs	r3, r3
    332a:	18e4      	adds	r4, r4, r3
    332c:	0223      	lsls	r3, r4, #8
    332e:	d521      	bpl.n	3374 <__aeabi_dmul+0x4bc>
    3330:	2501      	movs	r5, #1
    3332:	9b01      	ldr	r3, [sp, #4]
    3334:	2401      	movs	r4, #1
    3336:	401d      	ands	r5, r3
    3338:	2300      	movs	r3, #0
    333a:	2200      	movs	r2, #0
    333c:	4699      	mov	r9, r3
    333e:	e622      	b.n	2f86 <__aeabi_dmul+0xce>
    3340:	251f      	movs	r5, #31
    3342:	0021      	movs	r1, r4
    3344:	426d      	negs	r5, r5
    3346:	1a28      	subs	r0, r5, r0
    3348:	40c1      	lsrs	r1, r0
    334a:	0008      	movs	r0, r1
    334c:	2a20      	cmp	r2, #32
    334e:	d01d      	beq.n	338c <__aeabi_dmul+0x4d4>
    3350:	355f      	adds	r5, #95	; 0x5f
    3352:	1aaa      	subs	r2, r5, r2
    3354:	4094      	lsls	r4, r2
    3356:	4323      	orrs	r3, r4
    3358:	1e5c      	subs	r4, r3, #1
    335a:	41a3      	sbcs	r3, r4
    335c:	2507      	movs	r5, #7
    335e:	4303      	orrs	r3, r0
    3360:	401d      	ands	r5, r3
    3362:	2200      	movs	r2, #0
    3364:	2d00      	cmp	r5, #0
    3366:	d009      	beq.n	337c <__aeabi_dmul+0x4c4>
    3368:	220f      	movs	r2, #15
    336a:	2400      	movs	r4, #0
    336c:	401a      	ands	r2, r3
    336e:	0018      	movs	r0, r3
    3370:	2a04      	cmp	r2, #4
    3372:	d1d6      	bne.n	3322 <__aeabi_dmul+0x46a>
    3374:	0003      	movs	r3, r0
    3376:	0765      	lsls	r5, r4, #29
    3378:	0264      	lsls	r4, r4, #9
    337a:	0b22      	lsrs	r2, r4, #12
    337c:	08db      	lsrs	r3, r3, #3
    337e:	432b      	orrs	r3, r5
    3380:	2501      	movs	r5, #1
    3382:	4699      	mov	r9, r3
    3384:	9b01      	ldr	r3, [sp, #4]
    3386:	2400      	movs	r4, #0
    3388:	401d      	ands	r5, r3
    338a:	e5fc      	b.n	2f86 <__aeabi_dmul+0xce>
    338c:	2400      	movs	r4, #0
    338e:	e7e2      	b.n	3356 <__aeabi_dmul+0x49e>
    3390:	2280      	movs	r2, #128	; 0x80
    3392:	2501      	movs	r5, #1
    3394:	0312      	lsls	r2, r2, #12
    3396:	4322      	orrs	r2, r4
    3398:	9901      	ldr	r1, [sp, #4]
    339a:	0312      	lsls	r2, r2, #12
    339c:	0b12      	lsrs	r2, r2, #12
    339e:	400d      	ands	r5, r1
    33a0:	4699      	mov	r9, r3
    33a2:	4c04      	ldr	r4, [pc, #16]	; (33b4 <__aeabi_dmul+0x4fc>)
    33a4:	e5ef      	b.n	2f86 <__aeabi_dmul+0xce>
    33a6:	46c0      	nop			; (mov r8, r8)
    33a8:	000003ff 	.word	0x000003ff
    33ac:	feffffff 	.word	0xfeffffff
    33b0:	000007fe 	.word	0x000007fe
    33b4:	000007ff 	.word	0x000007ff

000033b8 <__aeabi_dsub>:
    33b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    33ba:	4646      	mov	r6, r8
    33bc:	46d6      	mov	lr, sl
    33be:	464f      	mov	r7, r9
    33c0:	030c      	lsls	r4, r1, #12
    33c2:	b5c0      	push	{r6, r7, lr}
    33c4:	0fcd      	lsrs	r5, r1, #31
    33c6:	004e      	lsls	r6, r1, #1
    33c8:	0a61      	lsrs	r1, r4, #9
    33ca:	0f44      	lsrs	r4, r0, #29
    33cc:	430c      	orrs	r4, r1
    33ce:	00c1      	lsls	r1, r0, #3
    33d0:	0058      	lsls	r0, r3, #1
    33d2:	0d40      	lsrs	r0, r0, #21
    33d4:	4684      	mov	ip, r0
    33d6:	468a      	mov	sl, r1
    33d8:	000f      	movs	r7, r1
    33da:	0319      	lsls	r1, r3, #12
    33dc:	0f50      	lsrs	r0, r2, #29
    33de:	0a49      	lsrs	r1, r1, #9
    33e0:	4301      	orrs	r1, r0
    33e2:	48c6      	ldr	r0, [pc, #792]	; (36fc <__aeabi_dsub+0x344>)
    33e4:	0d76      	lsrs	r6, r6, #21
    33e6:	46a8      	mov	r8, r5
    33e8:	0fdb      	lsrs	r3, r3, #31
    33ea:	00d2      	lsls	r2, r2, #3
    33ec:	4584      	cmp	ip, r0
    33ee:	d100      	bne.n	33f2 <__aeabi_dsub+0x3a>
    33f0:	e0d8      	b.n	35a4 <__aeabi_dsub+0x1ec>
    33f2:	2001      	movs	r0, #1
    33f4:	4043      	eors	r3, r0
    33f6:	42ab      	cmp	r3, r5
    33f8:	d100      	bne.n	33fc <__aeabi_dsub+0x44>
    33fa:	e0a6      	b.n	354a <__aeabi_dsub+0x192>
    33fc:	4660      	mov	r0, ip
    33fe:	1a35      	subs	r5, r6, r0
    3400:	2d00      	cmp	r5, #0
    3402:	dc00      	bgt.n	3406 <__aeabi_dsub+0x4e>
    3404:	e105      	b.n	3612 <__aeabi_dsub+0x25a>
    3406:	2800      	cmp	r0, #0
    3408:	d110      	bne.n	342c <__aeabi_dsub+0x74>
    340a:	000b      	movs	r3, r1
    340c:	4313      	orrs	r3, r2
    340e:	d100      	bne.n	3412 <__aeabi_dsub+0x5a>
    3410:	e0d7      	b.n	35c2 <__aeabi_dsub+0x20a>
    3412:	1e6b      	subs	r3, r5, #1
    3414:	2b00      	cmp	r3, #0
    3416:	d000      	beq.n	341a <__aeabi_dsub+0x62>
    3418:	e14b      	b.n	36b2 <__aeabi_dsub+0x2fa>
    341a:	4653      	mov	r3, sl
    341c:	1a9f      	subs	r7, r3, r2
    341e:	45ba      	cmp	sl, r7
    3420:	4180      	sbcs	r0, r0
    3422:	1a64      	subs	r4, r4, r1
    3424:	4240      	negs	r0, r0
    3426:	1a24      	subs	r4, r4, r0
    3428:	2601      	movs	r6, #1
    342a:	e01e      	b.n	346a <__aeabi_dsub+0xb2>
    342c:	4bb3      	ldr	r3, [pc, #716]	; (36fc <__aeabi_dsub+0x344>)
    342e:	429e      	cmp	r6, r3
    3430:	d048      	beq.n	34c4 <__aeabi_dsub+0x10c>
    3432:	2380      	movs	r3, #128	; 0x80
    3434:	041b      	lsls	r3, r3, #16
    3436:	4319      	orrs	r1, r3
    3438:	2d38      	cmp	r5, #56	; 0x38
    343a:	dd00      	ble.n	343e <__aeabi_dsub+0x86>
    343c:	e119      	b.n	3672 <__aeabi_dsub+0x2ba>
    343e:	2d1f      	cmp	r5, #31
    3440:	dd00      	ble.n	3444 <__aeabi_dsub+0x8c>
    3442:	e14c      	b.n	36de <__aeabi_dsub+0x326>
    3444:	2320      	movs	r3, #32
    3446:	000f      	movs	r7, r1
    3448:	1b5b      	subs	r3, r3, r5
    344a:	0010      	movs	r0, r2
    344c:	409a      	lsls	r2, r3
    344e:	409f      	lsls	r7, r3
    3450:	40e8      	lsrs	r0, r5
    3452:	1e53      	subs	r3, r2, #1
    3454:	419a      	sbcs	r2, r3
    3456:	40e9      	lsrs	r1, r5
    3458:	4307      	orrs	r7, r0
    345a:	4317      	orrs	r7, r2
    345c:	4653      	mov	r3, sl
    345e:	1bdf      	subs	r7, r3, r7
    3460:	1a61      	subs	r1, r4, r1
    3462:	45ba      	cmp	sl, r7
    3464:	41a4      	sbcs	r4, r4
    3466:	4264      	negs	r4, r4
    3468:	1b0c      	subs	r4, r1, r4
    346a:	0223      	lsls	r3, r4, #8
    346c:	d400      	bmi.n	3470 <__aeabi_dsub+0xb8>
    346e:	e0c5      	b.n	35fc <__aeabi_dsub+0x244>
    3470:	0264      	lsls	r4, r4, #9
    3472:	0a65      	lsrs	r5, r4, #9
    3474:	2d00      	cmp	r5, #0
    3476:	d100      	bne.n	347a <__aeabi_dsub+0xc2>
    3478:	e0f6      	b.n	3668 <__aeabi_dsub+0x2b0>
    347a:	0028      	movs	r0, r5
    347c:	f000 fb1e 	bl	3abc <__clzsi2>
    3480:	0003      	movs	r3, r0
    3482:	3b08      	subs	r3, #8
    3484:	2b1f      	cmp	r3, #31
    3486:	dd00      	ble.n	348a <__aeabi_dsub+0xd2>
    3488:	e0e9      	b.n	365e <__aeabi_dsub+0x2a6>
    348a:	2220      	movs	r2, #32
    348c:	003c      	movs	r4, r7
    348e:	1ad2      	subs	r2, r2, r3
    3490:	409d      	lsls	r5, r3
    3492:	40d4      	lsrs	r4, r2
    3494:	409f      	lsls	r7, r3
    3496:	4325      	orrs	r5, r4
    3498:	429e      	cmp	r6, r3
    349a:	dd00      	ble.n	349e <__aeabi_dsub+0xe6>
    349c:	e0db      	b.n	3656 <__aeabi_dsub+0x29e>
    349e:	1b9e      	subs	r6, r3, r6
    34a0:	1c73      	adds	r3, r6, #1
    34a2:	2b1f      	cmp	r3, #31
    34a4:	dd00      	ble.n	34a8 <__aeabi_dsub+0xf0>
    34a6:	e10a      	b.n	36be <__aeabi_dsub+0x306>
    34a8:	2220      	movs	r2, #32
    34aa:	0038      	movs	r0, r7
    34ac:	1ad2      	subs	r2, r2, r3
    34ae:	0029      	movs	r1, r5
    34b0:	4097      	lsls	r7, r2
    34b2:	002c      	movs	r4, r5
    34b4:	4091      	lsls	r1, r2
    34b6:	40d8      	lsrs	r0, r3
    34b8:	1e7a      	subs	r2, r7, #1
    34ba:	4197      	sbcs	r7, r2
    34bc:	40dc      	lsrs	r4, r3
    34be:	2600      	movs	r6, #0
    34c0:	4301      	orrs	r1, r0
    34c2:	430f      	orrs	r7, r1
    34c4:	077b      	lsls	r3, r7, #29
    34c6:	d009      	beq.n	34dc <__aeabi_dsub+0x124>
    34c8:	230f      	movs	r3, #15
    34ca:	403b      	ands	r3, r7
    34cc:	2b04      	cmp	r3, #4
    34ce:	d005      	beq.n	34dc <__aeabi_dsub+0x124>
    34d0:	1d3b      	adds	r3, r7, #4
    34d2:	42bb      	cmp	r3, r7
    34d4:	41bf      	sbcs	r7, r7
    34d6:	427f      	negs	r7, r7
    34d8:	19e4      	adds	r4, r4, r7
    34da:	001f      	movs	r7, r3
    34dc:	0223      	lsls	r3, r4, #8
    34de:	d525      	bpl.n	352c <__aeabi_dsub+0x174>
    34e0:	4b86      	ldr	r3, [pc, #536]	; (36fc <__aeabi_dsub+0x344>)
    34e2:	3601      	adds	r6, #1
    34e4:	429e      	cmp	r6, r3
    34e6:	d100      	bne.n	34ea <__aeabi_dsub+0x132>
    34e8:	e0af      	b.n	364a <__aeabi_dsub+0x292>
    34ea:	4b85      	ldr	r3, [pc, #532]	; (3700 <__aeabi_dsub+0x348>)
    34ec:	2501      	movs	r5, #1
    34ee:	401c      	ands	r4, r3
    34f0:	4643      	mov	r3, r8
    34f2:	0762      	lsls	r2, r4, #29
    34f4:	08ff      	lsrs	r7, r7, #3
    34f6:	0264      	lsls	r4, r4, #9
    34f8:	0576      	lsls	r6, r6, #21
    34fa:	4317      	orrs	r7, r2
    34fc:	0b24      	lsrs	r4, r4, #12
    34fe:	0d76      	lsrs	r6, r6, #21
    3500:	401d      	ands	r5, r3
    3502:	2100      	movs	r1, #0
    3504:	0324      	lsls	r4, r4, #12
    3506:	0b23      	lsrs	r3, r4, #12
    3508:	0d0c      	lsrs	r4, r1, #20
    350a:	4a7e      	ldr	r2, [pc, #504]	; (3704 <__aeabi_dsub+0x34c>)
    350c:	0524      	lsls	r4, r4, #20
    350e:	431c      	orrs	r4, r3
    3510:	4014      	ands	r4, r2
    3512:	0533      	lsls	r3, r6, #20
    3514:	4323      	orrs	r3, r4
    3516:	005b      	lsls	r3, r3, #1
    3518:	07ed      	lsls	r5, r5, #31
    351a:	085b      	lsrs	r3, r3, #1
    351c:	432b      	orrs	r3, r5
    351e:	0038      	movs	r0, r7
    3520:	0019      	movs	r1, r3
    3522:	bc1c      	pop	{r2, r3, r4}
    3524:	4690      	mov	r8, r2
    3526:	4699      	mov	r9, r3
    3528:	46a2      	mov	sl, r4
    352a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    352c:	2501      	movs	r5, #1
    352e:	4643      	mov	r3, r8
    3530:	0762      	lsls	r2, r4, #29
    3532:	08ff      	lsrs	r7, r7, #3
    3534:	4317      	orrs	r7, r2
    3536:	08e4      	lsrs	r4, r4, #3
    3538:	401d      	ands	r5, r3
    353a:	4b70      	ldr	r3, [pc, #448]	; (36fc <__aeabi_dsub+0x344>)
    353c:	429e      	cmp	r6, r3
    353e:	d036      	beq.n	35ae <__aeabi_dsub+0x1f6>
    3540:	0324      	lsls	r4, r4, #12
    3542:	0576      	lsls	r6, r6, #21
    3544:	0b24      	lsrs	r4, r4, #12
    3546:	0d76      	lsrs	r6, r6, #21
    3548:	e7db      	b.n	3502 <__aeabi_dsub+0x14a>
    354a:	4663      	mov	r3, ip
    354c:	1af3      	subs	r3, r6, r3
    354e:	2b00      	cmp	r3, #0
    3550:	dc00      	bgt.n	3554 <__aeabi_dsub+0x19c>
    3552:	e094      	b.n	367e <__aeabi_dsub+0x2c6>
    3554:	4660      	mov	r0, ip
    3556:	2800      	cmp	r0, #0
    3558:	d035      	beq.n	35c6 <__aeabi_dsub+0x20e>
    355a:	4868      	ldr	r0, [pc, #416]	; (36fc <__aeabi_dsub+0x344>)
    355c:	4286      	cmp	r6, r0
    355e:	d0b1      	beq.n	34c4 <__aeabi_dsub+0x10c>
    3560:	2780      	movs	r7, #128	; 0x80
    3562:	043f      	lsls	r7, r7, #16
    3564:	4339      	orrs	r1, r7
    3566:	2b38      	cmp	r3, #56	; 0x38
    3568:	dc00      	bgt.n	356c <__aeabi_dsub+0x1b4>
    356a:	e0fd      	b.n	3768 <__aeabi_dsub+0x3b0>
    356c:	430a      	orrs	r2, r1
    356e:	0017      	movs	r7, r2
    3570:	2100      	movs	r1, #0
    3572:	1e7a      	subs	r2, r7, #1
    3574:	4197      	sbcs	r7, r2
    3576:	4457      	add	r7, sl
    3578:	4557      	cmp	r7, sl
    357a:	4180      	sbcs	r0, r0
    357c:	1909      	adds	r1, r1, r4
    357e:	4244      	negs	r4, r0
    3580:	190c      	adds	r4, r1, r4
    3582:	0223      	lsls	r3, r4, #8
    3584:	d53a      	bpl.n	35fc <__aeabi_dsub+0x244>
    3586:	4b5d      	ldr	r3, [pc, #372]	; (36fc <__aeabi_dsub+0x344>)
    3588:	3601      	adds	r6, #1
    358a:	429e      	cmp	r6, r3
    358c:	d100      	bne.n	3590 <__aeabi_dsub+0x1d8>
    358e:	e14b      	b.n	3828 <__aeabi_dsub+0x470>
    3590:	2201      	movs	r2, #1
    3592:	4b5b      	ldr	r3, [pc, #364]	; (3700 <__aeabi_dsub+0x348>)
    3594:	401c      	ands	r4, r3
    3596:	087b      	lsrs	r3, r7, #1
    3598:	4017      	ands	r7, r2
    359a:	431f      	orrs	r7, r3
    359c:	07e2      	lsls	r2, r4, #31
    359e:	4317      	orrs	r7, r2
    35a0:	0864      	lsrs	r4, r4, #1
    35a2:	e78f      	b.n	34c4 <__aeabi_dsub+0x10c>
    35a4:	0008      	movs	r0, r1
    35a6:	4310      	orrs	r0, r2
    35a8:	d000      	beq.n	35ac <__aeabi_dsub+0x1f4>
    35aa:	e724      	b.n	33f6 <__aeabi_dsub+0x3e>
    35ac:	e721      	b.n	33f2 <__aeabi_dsub+0x3a>
    35ae:	0023      	movs	r3, r4
    35b0:	433b      	orrs	r3, r7
    35b2:	d100      	bne.n	35b6 <__aeabi_dsub+0x1fe>
    35b4:	e1b9      	b.n	392a <__aeabi_dsub+0x572>
    35b6:	2280      	movs	r2, #128	; 0x80
    35b8:	0312      	lsls	r2, r2, #12
    35ba:	4314      	orrs	r4, r2
    35bc:	0324      	lsls	r4, r4, #12
    35be:	0b24      	lsrs	r4, r4, #12
    35c0:	e79f      	b.n	3502 <__aeabi_dsub+0x14a>
    35c2:	002e      	movs	r6, r5
    35c4:	e77e      	b.n	34c4 <__aeabi_dsub+0x10c>
    35c6:	0008      	movs	r0, r1
    35c8:	4310      	orrs	r0, r2
    35ca:	d100      	bne.n	35ce <__aeabi_dsub+0x216>
    35cc:	e0ca      	b.n	3764 <__aeabi_dsub+0x3ac>
    35ce:	1e58      	subs	r0, r3, #1
    35d0:	4684      	mov	ip, r0
    35d2:	2800      	cmp	r0, #0
    35d4:	d000      	beq.n	35d8 <__aeabi_dsub+0x220>
    35d6:	e0e7      	b.n	37a8 <__aeabi_dsub+0x3f0>
    35d8:	4452      	add	r2, sl
    35da:	4552      	cmp	r2, sl
    35dc:	4180      	sbcs	r0, r0
    35de:	1864      	adds	r4, r4, r1
    35e0:	4240      	negs	r0, r0
    35e2:	1824      	adds	r4, r4, r0
    35e4:	0017      	movs	r7, r2
    35e6:	2601      	movs	r6, #1
    35e8:	0223      	lsls	r3, r4, #8
    35ea:	d507      	bpl.n	35fc <__aeabi_dsub+0x244>
    35ec:	2602      	movs	r6, #2
    35ee:	e7cf      	b.n	3590 <__aeabi_dsub+0x1d8>
    35f0:	4664      	mov	r4, ip
    35f2:	432c      	orrs	r4, r5
    35f4:	d100      	bne.n	35f8 <__aeabi_dsub+0x240>
    35f6:	e1b3      	b.n	3960 <__aeabi_dsub+0x5a8>
    35f8:	002c      	movs	r4, r5
    35fa:	4667      	mov	r7, ip
    35fc:	077b      	lsls	r3, r7, #29
    35fe:	d000      	beq.n	3602 <__aeabi_dsub+0x24a>
    3600:	e762      	b.n	34c8 <__aeabi_dsub+0x110>
    3602:	0763      	lsls	r3, r4, #29
    3604:	08ff      	lsrs	r7, r7, #3
    3606:	431f      	orrs	r7, r3
    3608:	2501      	movs	r5, #1
    360a:	4643      	mov	r3, r8
    360c:	08e4      	lsrs	r4, r4, #3
    360e:	401d      	ands	r5, r3
    3610:	e793      	b.n	353a <__aeabi_dsub+0x182>
    3612:	2d00      	cmp	r5, #0
    3614:	d178      	bne.n	3708 <__aeabi_dsub+0x350>
    3616:	1c75      	adds	r5, r6, #1
    3618:	056d      	lsls	r5, r5, #21
    361a:	0d6d      	lsrs	r5, r5, #21
    361c:	2d01      	cmp	r5, #1
    361e:	dc00      	bgt.n	3622 <__aeabi_dsub+0x26a>
    3620:	e0f2      	b.n	3808 <__aeabi_dsub+0x450>
    3622:	4650      	mov	r0, sl
    3624:	1a80      	subs	r0, r0, r2
    3626:	4582      	cmp	sl, r0
    3628:	41bf      	sbcs	r7, r7
    362a:	1a65      	subs	r5, r4, r1
    362c:	427f      	negs	r7, r7
    362e:	1bed      	subs	r5, r5, r7
    3630:	4684      	mov	ip, r0
    3632:	0228      	lsls	r0, r5, #8
    3634:	d400      	bmi.n	3638 <__aeabi_dsub+0x280>
    3636:	e08c      	b.n	3752 <__aeabi_dsub+0x39a>
    3638:	4650      	mov	r0, sl
    363a:	1a17      	subs	r7, r2, r0
    363c:	42ba      	cmp	r2, r7
    363e:	4192      	sbcs	r2, r2
    3640:	1b0c      	subs	r4, r1, r4
    3642:	4255      	negs	r5, r2
    3644:	1b65      	subs	r5, r4, r5
    3646:	4698      	mov	r8, r3
    3648:	e714      	b.n	3474 <__aeabi_dsub+0xbc>
    364a:	2501      	movs	r5, #1
    364c:	4643      	mov	r3, r8
    364e:	2400      	movs	r4, #0
    3650:	401d      	ands	r5, r3
    3652:	2700      	movs	r7, #0
    3654:	e755      	b.n	3502 <__aeabi_dsub+0x14a>
    3656:	4c2a      	ldr	r4, [pc, #168]	; (3700 <__aeabi_dsub+0x348>)
    3658:	1af6      	subs	r6, r6, r3
    365a:	402c      	ands	r4, r5
    365c:	e732      	b.n	34c4 <__aeabi_dsub+0x10c>
    365e:	003d      	movs	r5, r7
    3660:	3828      	subs	r0, #40	; 0x28
    3662:	4085      	lsls	r5, r0
    3664:	2700      	movs	r7, #0
    3666:	e717      	b.n	3498 <__aeabi_dsub+0xe0>
    3668:	0038      	movs	r0, r7
    366a:	f000 fa27 	bl	3abc <__clzsi2>
    366e:	3020      	adds	r0, #32
    3670:	e706      	b.n	3480 <__aeabi_dsub+0xc8>
    3672:	430a      	orrs	r2, r1
    3674:	0017      	movs	r7, r2
    3676:	2100      	movs	r1, #0
    3678:	1e7a      	subs	r2, r7, #1
    367a:	4197      	sbcs	r7, r2
    367c:	e6ee      	b.n	345c <__aeabi_dsub+0xa4>
    367e:	2b00      	cmp	r3, #0
    3680:	d000      	beq.n	3684 <__aeabi_dsub+0x2cc>
    3682:	e0e5      	b.n	3850 <__aeabi_dsub+0x498>
    3684:	1c73      	adds	r3, r6, #1
    3686:	469c      	mov	ip, r3
    3688:	055b      	lsls	r3, r3, #21
    368a:	0d5b      	lsrs	r3, r3, #21
    368c:	2b01      	cmp	r3, #1
    368e:	dc00      	bgt.n	3692 <__aeabi_dsub+0x2da>
    3690:	e09f      	b.n	37d2 <__aeabi_dsub+0x41a>
    3692:	4b1a      	ldr	r3, [pc, #104]	; (36fc <__aeabi_dsub+0x344>)
    3694:	459c      	cmp	ip, r3
    3696:	d100      	bne.n	369a <__aeabi_dsub+0x2e2>
    3698:	e0c5      	b.n	3826 <__aeabi_dsub+0x46e>
    369a:	4452      	add	r2, sl
    369c:	4552      	cmp	r2, sl
    369e:	4180      	sbcs	r0, r0
    36a0:	1864      	adds	r4, r4, r1
    36a2:	4240      	negs	r0, r0
    36a4:	1824      	adds	r4, r4, r0
    36a6:	07e7      	lsls	r7, r4, #31
    36a8:	0852      	lsrs	r2, r2, #1
    36aa:	4317      	orrs	r7, r2
    36ac:	0864      	lsrs	r4, r4, #1
    36ae:	4666      	mov	r6, ip
    36b0:	e708      	b.n	34c4 <__aeabi_dsub+0x10c>
    36b2:	4812      	ldr	r0, [pc, #72]	; (36fc <__aeabi_dsub+0x344>)
    36b4:	4285      	cmp	r5, r0
    36b6:	d100      	bne.n	36ba <__aeabi_dsub+0x302>
    36b8:	e085      	b.n	37c6 <__aeabi_dsub+0x40e>
    36ba:	001d      	movs	r5, r3
    36bc:	e6bc      	b.n	3438 <__aeabi_dsub+0x80>
    36be:	0029      	movs	r1, r5
    36c0:	3e1f      	subs	r6, #31
    36c2:	40f1      	lsrs	r1, r6
    36c4:	2b20      	cmp	r3, #32
    36c6:	d100      	bne.n	36ca <__aeabi_dsub+0x312>
    36c8:	e07f      	b.n	37ca <__aeabi_dsub+0x412>
    36ca:	2240      	movs	r2, #64	; 0x40
    36cc:	1ad3      	subs	r3, r2, r3
    36ce:	409d      	lsls	r5, r3
    36d0:	432f      	orrs	r7, r5
    36d2:	1e7d      	subs	r5, r7, #1
    36d4:	41af      	sbcs	r7, r5
    36d6:	2400      	movs	r4, #0
    36d8:	430f      	orrs	r7, r1
    36da:	2600      	movs	r6, #0
    36dc:	e78e      	b.n	35fc <__aeabi_dsub+0x244>
    36de:	002b      	movs	r3, r5
    36e0:	000f      	movs	r7, r1
    36e2:	3b20      	subs	r3, #32
    36e4:	40df      	lsrs	r7, r3
    36e6:	2d20      	cmp	r5, #32
    36e8:	d071      	beq.n	37ce <__aeabi_dsub+0x416>
    36ea:	2340      	movs	r3, #64	; 0x40
    36ec:	1b5d      	subs	r5, r3, r5
    36ee:	40a9      	lsls	r1, r5
    36f0:	430a      	orrs	r2, r1
    36f2:	1e51      	subs	r1, r2, #1
    36f4:	418a      	sbcs	r2, r1
    36f6:	2100      	movs	r1, #0
    36f8:	4317      	orrs	r7, r2
    36fa:	e6af      	b.n	345c <__aeabi_dsub+0xa4>
    36fc:	000007ff 	.word	0x000007ff
    3700:	ff7fffff 	.word	0xff7fffff
    3704:	800fffff 	.word	0x800fffff
    3708:	2e00      	cmp	r6, #0
    370a:	d03e      	beq.n	378a <__aeabi_dsub+0x3d2>
    370c:	4eb3      	ldr	r6, [pc, #716]	; (39dc <__aeabi_dsub+0x624>)
    370e:	45b4      	cmp	ip, r6
    3710:	d045      	beq.n	379e <__aeabi_dsub+0x3e6>
    3712:	2680      	movs	r6, #128	; 0x80
    3714:	0436      	lsls	r6, r6, #16
    3716:	426d      	negs	r5, r5
    3718:	4334      	orrs	r4, r6
    371a:	2d38      	cmp	r5, #56	; 0x38
    371c:	dd00      	ble.n	3720 <__aeabi_dsub+0x368>
    371e:	e0a8      	b.n	3872 <__aeabi_dsub+0x4ba>
    3720:	2d1f      	cmp	r5, #31
    3722:	dd00      	ble.n	3726 <__aeabi_dsub+0x36e>
    3724:	e11f      	b.n	3966 <__aeabi_dsub+0x5ae>
    3726:	2620      	movs	r6, #32
    3728:	0027      	movs	r7, r4
    372a:	4650      	mov	r0, sl
    372c:	1b76      	subs	r6, r6, r5
    372e:	40b7      	lsls	r7, r6
    3730:	40e8      	lsrs	r0, r5
    3732:	4307      	orrs	r7, r0
    3734:	4650      	mov	r0, sl
    3736:	40b0      	lsls	r0, r6
    3738:	1e46      	subs	r6, r0, #1
    373a:	41b0      	sbcs	r0, r6
    373c:	40ec      	lsrs	r4, r5
    373e:	4338      	orrs	r0, r7
    3740:	1a17      	subs	r7, r2, r0
    3742:	42ba      	cmp	r2, r7
    3744:	4192      	sbcs	r2, r2
    3746:	1b0c      	subs	r4, r1, r4
    3748:	4252      	negs	r2, r2
    374a:	1aa4      	subs	r4, r4, r2
    374c:	4666      	mov	r6, ip
    374e:	4698      	mov	r8, r3
    3750:	e68b      	b.n	346a <__aeabi_dsub+0xb2>
    3752:	4664      	mov	r4, ip
    3754:	4667      	mov	r7, ip
    3756:	432c      	orrs	r4, r5
    3758:	d000      	beq.n	375c <__aeabi_dsub+0x3a4>
    375a:	e68b      	b.n	3474 <__aeabi_dsub+0xbc>
    375c:	2500      	movs	r5, #0
    375e:	2600      	movs	r6, #0
    3760:	2700      	movs	r7, #0
    3762:	e6ea      	b.n	353a <__aeabi_dsub+0x182>
    3764:	001e      	movs	r6, r3
    3766:	e6ad      	b.n	34c4 <__aeabi_dsub+0x10c>
    3768:	2b1f      	cmp	r3, #31
    376a:	dc60      	bgt.n	382e <__aeabi_dsub+0x476>
    376c:	2720      	movs	r7, #32
    376e:	1af8      	subs	r0, r7, r3
    3770:	000f      	movs	r7, r1
    3772:	4684      	mov	ip, r0
    3774:	4087      	lsls	r7, r0
    3776:	0010      	movs	r0, r2
    3778:	40d8      	lsrs	r0, r3
    377a:	4307      	orrs	r7, r0
    377c:	4660      	mov	r0, ip
    377e:	4082      	lsls	r2, r0
    3780:	1e50      	subs	r0, r2, #1
    3782:	4182      	sbcs	r2, r0
    3784:	40d9      	lsrs	r1, r3
    3786:	4317      	orrs	r7, r2
    3788:	e6f5      	b.n	3576 <__aeabi_dsub+0x1be>
    378a:	0026      	movs	r6, r4
    378c:	4650      	mov	r0, sl
    378e:	4306      	orrs	r6, r0
    3790:	d005      	beq.n	379e <__aeabi_dsub+0x3e6>
    3792:	43ed      	mvns	r5, r5
    3794:	2d00      	cmp	r5, #0
    3796:	d0d3      	beq.n	3740 <__aeabi_dsub+0x388>
    3798:	4e90      	ldr	r6, [pc, #576]	; (39dc <__aeabi_dsub+0x624>)
    379a:	45b4      	cmp	ip, r6
    379c:	d1bd      	bne.n	371a <__aeabi_dsub+0x362>
    379e:	000c      	movs	r4, r1
    37a0:	0017      	movs	r7, r2
    37a2:	4666      	mov	r6, ip
    37a4:	4698      	mov	r8, r3
    37a6:	e68d      	b.n	34c4 <__aeabi_dsub+0x10c>
    37a8:	488c      	ldr	r0, [pc, #560]	; (39dc <__aeabi_dsub+0x624>)
    37aa:	4283      	cmp	r3, r0
    37ac:	d00b      	beq.n	37c6 <__aeabi_dsub+0x40e>
    37ae:	4663      	mov	r3, ip
    37b0:	e6d9      	b.n	3566 <__aeabi_dsub+0x1ae>
    37b2:	2d00      	cmp	r5, #0
    37b4:	d000      	beq.n	37b8 <__aeabi_dsub+0x400>
    37b6:	e096      	b.n	38e6 <__aeabi_dsub+0x52e>
    37b8:	0008      	movs	r0, r1
    37ba:	4310      	orrs	r0, r2
    37bc:	d100      	bne.n	37c0 <__aeabi_dsub+0x408>
    37be:	e0e2      	b.n	3986 <__aeabi_dsub+0x5ce>
    37c0:	000c      	movs	r4, r1
    37c2:	0017      	movs	r7, r2
    37c4:	4698      	mov	r8, r3
    37c6:	4e85      	ldr	r6, [pc, #532]	; (39dc <__aeabi_dsub+0x624>)
    37c8:	e67c      	b.n	34c4 <__aeabi_dsub+0x10c>
    37ca:	2500      	movs	r5, #0
    37cc:	e780      	b.n	36d0 <__aeabi_dsub+0x318>
    37ce:	2100      	movs	r1, #0
    37d0:	e78e      	b.n	36f0 <__aeabi_dsub+0x338>
    37d2:	0023      	movs	r3, r4
    37d4:	4650      	mov	r0, sl
    37d6:	4303      	orrs	r3, r0
    37d8:	2e00      	cmp	r6, #0
    37da:	d000      	beq.n	37de <__aeabi_dsub+0x426>
    37dc:	e0a8      	b.n	3930 <__aeabi_dsub+0x578>
    37de:	2b00      	cmp	r3, #0
    37e0:	d100      	bne.n	37e4 <__aeabi_dsub+0x42c>
    37e2:	e0de      	b.n	39a2 <__aeabi_dsub+0x5ea>
    37e4:	000b      	movs	r3, r1
    37e6:	4313      	orrs	r3, r2
    37e8:	d100      	bne.n	37ec <__aeabi_dsub+0x434>
    37ea:	e66b      	b.n	34c4 <__aeabi_dsub+0x10c>
    37ec:	4452      	add	r2, sl
    37ee:	4552      	cmp	r2, sl
    37f0:	4180      	sbcs	r0, r0
    37f2:	1864      	adds	r4, r4, r1
    37f4:	4240      	negs	r0, r0
    37f6:	1824      	adds	r4, r4, r0
    37f8:	0017      	movs	r7, r2
    37fa:	0223      	lsls	r3, r4, #8
    37fc:	d400      	bmi.n	3800 <__aeabi_dsub+0x448>
    37fe:	e6fd      	b.n	35fc <__aeabi_dsub+0x244>
    3800:	4b77      	ldr	r3, [pc, #476]	; (39e0 <__aeabi_dsub+0x628>)
    3802:	4666      	mov	r6, ip
    3804:	401c      	ands	r4, r3
    3806:	e65d      	b.n	34c4 <__aeabi_dsub+0x10c>
    3808:	0025      	movs	r5, r4
    380a:	4650      	mov	r0, sl
    380c:	4305      	orrs	r5, r0
    380e:	2e00      	cmp	r6, #0
    3810:	d1cf      	bne.n	37b2 <__aeabi_dsub+0x3fa>
    3812:	2d00      	cmp	r5, #0
    3814:	d14f      	bne.n	38b6 <__aeabi_dsub+0x4fe>
    3816:	000c      	movs	r4, r1
    3818:	4314      	orrs	r4, r2
    381a:	d100      	bne.n	381e <__aeabi_dsub+0x466>
    381c:	e0a0      	b.n	3960 <__aeabi_dsub+0x5a8>
    381e:	000c      	movs	r4, r1
    3820:	0017      	movs	r7, r2
    3822:	4698      	mov	r8, r3
    3824:	e64e      	b.n	34c4 <__aeabi_dsub+0x10c>
    3826:	4666      	mov	r6, ip
    3828:	2400      	movs	r4, #0
    382a:	2700      	movs	r7, #0
    382c:	e685      	b.n	353a <__aeabi_dsub+0x182>
    382e:	001f      	movs	r7, r3
    3830:	0008      	movs	r0, r1
    3832:	3f20      	subs	r7, #32
    3834:	40f8      	lsrs	r0, r7
    3836:	0007      	movs	r7, r0
    3838:	2b20      	cmp	r3, #32
    383a:	d100      	bne.n	383e <__aeabi_dsub+0x486>
    383c:	e08e      	b.n	395c <__aeabi_dsub+0x5a4>
    383e:	2040      	movs	r0, #64	; 0x40
    3840:	1ac3      	subs	r3, r0, r3
    3842:	4099      	lsls	r1, r3
    3844:	430a      	orrs	r2, r1
    3846:	1e51      	subs	r1, r2, #1
    3848:	418a      	sbcs	r2, r1
    384a:	2100      	movs	r1, #0
    384c:	4317      	orrs	r7, r2
    384e:	e692      	b.n	3576 <__aeabi_dsub+0x1be>
    3850:	2e00      	cmp	r6, #0
    3852:	d114      	bne.n	387e <__aeabi_dsub+0x4c6>
    3854:	0026      	movs	r6, r4
    3856:	4650      	mov	r0, sl
    3858:	4306      	orrs	r6, r0
    385a:	d062      	beq.n	3922 <__aeabi_dsub+0x56a>
    385c:	43db      	mvns	r3, r3
    385e:	2b00      	cmp	r3, #0
    3860:	d15c      	bne.n	391c <__aeabi_dsub+0x564>
    3862:	1887      	adds	r7, r0, r2
    3864:	4297      	cmp	r7, r2
    3866:	4192      	sbcs	r2, r2
    3868:	1864      	adds	r4, r4, r1
    386a:	4252      	negs	r2, r2
    386c:	18a4      	adds	r4, r4, r2
    386e:	4666      	mov	r6, ip
    3870:	e687      	b.n	3582 <__aeabi_dsub+0x1ca>
    3872:	4650      	mov	r0, sl
    3874:	4320      	orrs	r0, r4
    3876:	1e44      	subs	r4, r0, #1
    3878:	41a0      	sbcs	r0, r4
    387a:	2400      	movs	r4, #0
    387c:	e760      	b.n	3740 <__aeabi_dsub+0x388>
    387e:	4e57      	ldr	r6, [pc, #348]	; (39dc <__aeabi_dsub+0x624>)
    3880:	45b4      	cmp	ip, r6
    3882:	d04e      	beq.n	3922 <__aeabi_dsub+0x56a>
    3884:	2680      	movs	r6, #128	; 0x80
    3886:	0436      	lsls	r6, r6, #16
    3888:	425b      	negs	r3, r3
    388a:	4334      	orrs	r4, r6
    388c:	2b38      	cmp	r3, #56	; 0x38
    388e:	dd00      	ble.n	3892 <__aeabi_dsub+0x4da>
    3890:	e07f      	b.n	3992 <__aeabi_dsub+0x5da>
    3892:	2b1f      	cmp	r3, #31
    3894:	dd00      	ble.n	3898 <__aeabi_dsub+0x4e0>
    3896:	e08b      	b.n	39b0 <__aeabi_dsub+0x5f8>
    3898:	2620      	movs	r6, #32
    389a:	0027      	movs	r7, r4
    389c:	4650      	mov	r0, sl
    389e:	1af6      	subs	r6, r6, r3
    38a0:	40b7      	lsls	r7, r6
    38a2:	40d8      	lsrs	r0, r3
    38a4:	4307      	orrs	r7, r0
    38a6:	4650      	mov	r0, sl
    38a8:	40b0      	lsls	r0, r6
    38aa:	1e46      	subs	r6, r0, #1
    38ac:	41b0      	sbcs	r0, r6
    38ae:	4307      	orrs	r7, r0
    38b0:	40dc      	lsrs	r4, r3
    38b2:	18bf      	adds	r7, r7, r2
    38b4:	e7d6      	b.n	3864 <__aeabi_dsub+0x4ac>
    38b6:	000d      	movs	r5, r1
    38b8:	4315      	orrs	r5, r2
    38ba:	d100      	bne.n	38be <__aeabi_dsub+0x506>
    38bc:	e602      	b.n	34c4 <__aeabi_dsub+0x10c>
    38be:	4650      	mov	r0, sl
    38c0:	1a80      	subs	r0, r0, r2
    38c2:	4582      	cmp	sl, r0
    38c4:	41bf      	sbcs	r7, r7
    38c6:	1a65      	subs	r5, r4, r1
    38c8:	427f      	negs	r7, r7
    38ca:	1bed      	subs	r5, r5, r7
    38cc:	4684      	mov	ip, r0
    38ce:	0228      	lsls	r0, r5, #8
    38d0:	d400      	bmi.n	38d4 <__aeabi_dsub+0x51c>
    38d2:	e68d      	b.n	35f0 <__aeabi_dsub+0x238>
    38d4:	4650      	mov	r0, sl
    38d6:	1a17      	subs	r7, r2, r0
    38d8:	42ba      	cmp	r2, r7
    38da:	4192      	sbcs	r2, r2
    38dc:	1b0c      	subs	r4, r1, r4
    38de:	4252      	negs	r2, r2
    38e0:	1aa4      	subs	r4, r4, r2
    38e2:	4698      	mov	r8, r3
    38e4:	e5ee      	b.n	34c4 <__aeabi_dsub+0x10c>
    38e6:	000d      	movs	r5, r1
    38e8:	4315      	orrs	r5, r2
    38ea:	d100      	bne.n	38ee <__aeabi_dsub+0x536>
    38ec:	e76b      	b.n	37c6 <__aeabi_dsub+0x40e>
    38ee:	4650      	mov	r0, sl
    38f0:	0767      	lsls	r7, r4, #29
    38f2:	08c0      	lsrs	r0, r0, #3
    38f4:	4307      	orrs	r7, r0
    38f6:	2080      	movs	r0, #128	; 0x80
    38f8:	08e4      	lsrs	r4, r4, #3
    38fa:	0300      	lsls	r0, r0, #12
    38fc:	4204      	tst	r4, r0
    38fe:	d007      	beq.n	3910 <__aeabi_dsub+0x558>
    3900:	08cd      	lsrs	r5, r1, #3
    3902:	4205      	tst	r5, r0
    3904:	d104      	bne.n	3910 <__aeabi_dsub+0x558>
    3906:	002c      	movs	r4, r5
    3908:	4698      	mov	r8, r3
    390a:	08d7      	lsrs	r7, r2, #3
    390c:	0749      	lsls	r1, r1, #29
    390e:	430f      	orrs	r7, r1
    3910:	0f7b      	lsrs	r3, r7, #29
    3912:	00e4      	lsls	r4, r4, #3
    3914:	431c      	orrs	r4, r3
    3916:	00ff      	lsls	r7, r7, #3
    3918:	4e30      	ldr	r6, [pc, #192]	; (39dc <__aeabi_dsub+0x624>)
    391a:	e5d3      	b.n	34c4 <__aeabi_dsub+0x10c>
    391c:	4e2f      	ldr	r6, [pc, #188]	; (39dc <__aeabi_dsub+0x624>)
    391e:	45b4      	cmp	ip, r6
    3920:	d1b4      	bne.n	388c <__aeabi_dsub+0x4d4>
    3922:	000c      	movs	r4, r1
    3924:	0017      	movs	r7, r2
    3926:	4666      	mov	r6, ip
    3928:	e5cc      	b.n	34c4 <__aeabi_dsub+0x10c>
    392a:	2700      	movs	r7, #0
    392c:	2400      	movs	r4, #0
    392e:	e5e8      	b.n	3502 <__aeabi_dsub+0x14a>
    3930:	2b00      	cmp	r3, #0
    3932:	d039      	beq.n	39a8 <__aeabi_dsub+0x5f0>
    3934:	000b      	movs	r3, r1
    3936:	4313      	orrs	r3, r2
    3938:	d100      	bne.n	393c <__aeabi_dsub+0x584>
    393a:	e744      	b.n	37c6 <__aeabi_dsub+0x40e>
    393c:	08c0      	lsrs	r0, r0, #3
    393e:	0767      	lsls	r7, r4, #29
    3940:	4307      	orrs	r7, r0
    3942:	2080      	movs	r0, #128	; 0x80
    3944:	08e4      	lsrs	r4, r4, #3
    3946:	0300      	lsls	r0, r0, #12
    3948:	4204      	tst	r4, r0
    394a:	d0e1      	beq.n	3910 <__aeabi_dsub+0x558>
    394c:	08cb      	lsrs	r3, r1, #3
    394e:	4203      	tst	r3, r0
    3950:	d1de      	bne.n	3910 <__aeabi_dsub+0x558>
    3952:	08d7      	lsrs	r7, r2, #3
    3954:	0749      	lsls	r1, r1, #29
    3956:	430f      	orrs	r7, r1
    3958:	001c      	movs	r4, r3
    395a:	e7d9      	b.n	3910 <__aeabi_dsub+0x558>
    395c:	2100      	movs	r1, #0
    395e:	e771      	b.n	3844 <__aeabi_dsub+0x48c>
    3960:	2500      	movs	r5, #0
    3962:	2700      	movs	r7, #0
    3964:	e5e9      	b.n	353a <__aeabi_dsub+0x182>
    3966:	002e      	movs	r6, r5
    3968:	0027      	movs	r7, r4
    396a:	3e20      	subs	r6, #32
    396c:	40f7      	lsrs	r7, r6
    396e:	2d20      	cmp	r5, #32
    3970:	d02f      	beq.n	39d2 <__aeabi_dsub+0x61a>
    3972:	2640      	movs	r6, #64	; 0x40
    3974:	1b75      	subs	r5, r6, r5
    3976:	40ac      	lsls	r4, r5
    3978:	4650      	mov	r0, sl
    397a:	4320      	orrs	r0, r4
    397c:	1e44      	subs	r4, r0, #1
    397e:	41a0      	sbcs	r0, r4
    3980:	2400      	movs	r4, #0
    3982:	4338      	orrs	r0, r7
    3984:	e6dc      	b.n	3740 <__aeabi_dsub+0x388>
    3986:	2480      	movs	r4, #128	; 0x80
    3988:	2500      	movs	r5, #0
    398a:	0324      	lsls	r4, r4, #12
    398c:	4e13      	ldr	r6, [pc, #76]	; (39dc <__aeabi_dsub+0x624>)
    398e:	2700      	movs	r7, #0
    3990:	e5d3      	b.n	353a <__aeabi_dsub+0x182>
    3992:	4650      	mov	r0, sl
    3994:	4320      	orrs	r0, r4
    3996:	0007      	movs	r7, r0
    3998:	1e78      	subs	r0, r7, #1
    399a:	4187      	sbcs	r7, r0
    399c:	2400      	movs	r4, #0
    399e:	18bf      	adds	r7, r7, r2
    39a0:	e760      	b.n	3864 <__aeabi_dsub+0x4ac>
    39a2:	000c      	movs	r4, r1
    39a4:	0017      	movs	r7, r2
    39a6:	e58d      	b.n	34c4 <__aeabi_dsub+0x10c>
    39a8:	000c      	movs	r4, r1
    39aa:	0017      	movs	r7, r2
    39ac:	4e0b      	ldr	r6, [pc, #44]	; (39dc <__aeabi_dsub+0x624>)
    39ae:	e589      	b.n	34c4 <__aeabi_dsub+0x10c>
    39b0:	001e      	movs	r6, r3
    39b2:	0027      	movs	r7, r4
    39b4:	3e20      	subs	r6, #32
    39b6:	40f7      	lsrs	r7, r6
    39b8:	2b20      	cmp	r3, #32
    39ba:	d00c      	beq.n	39d6 <__aeabi_dsub+0x61e>
    39bc:	2640      	movs	r6, #64	; 0x40
    39be:	1af3      	subs	r3, r6, r3
    39c0:	409c      	lsls	r4, r3
    39c2:	4650      	mov	r0, sl
    39c4:	4320      	orrs	r0, r4
    39c6:	1e44      	subs	r4, r0, #1
    39c8:	41a0      	sbcs	r0, r4
    39ca:	4307      	orrs	r7, r0
    39cc:	2400      	movs	r4, #0
    39ce:	18bf      	adds	r7, r7, r2
    39d0:	e748      	b.n	3864 <__aeabi_dsub+0x4ac>
    39d2:	2400      	movs	r4, #0
    39d4:	e7d0      	b.n	3978 <__aeabi_dsub+0x5c0>
    39d6:	2400      	movs	r4, #0
    39d8:	e7f3      	b.n	39c2 <__aeabi_dsub+0x60a>
    39da:	46c0      	nop			; (mov r8, r8)
    39dc:	000007ff 	.word	0x000007ff
    39e0:	ff7fffff 	.word	0xff7fffff

000039e4 <__aeabi_d2iz>:
    39e4:	b530      	push	{r4, r5, lr}
    39e6:	4d13      	ldr	r5, [pc, #76]	; (3a34 <__aeabi_d2iz+0x50>)
    39e8:	030a      	lsls	r2, r1, #12
    39ea:	004b      	lsls	r3, r1, #1
    39ec:	0b12      	lsrs	r2, r2, #12
    39ee:	0d5b      	lsrs	r3, r3, #21
    39f0:	0fc9      	lsrs	r1, r1, #31
    39f2:	2400      	movs	r4, #0
    39f4:	42ab      	cmp	r3, r5
    39f6:	dd10      	ble.n	3a1a <__aeabi_d2iz+0x36>
    39f8:	4c0f      	ldr	r4, [pc, #60]	; (3a38 <__aeabi_d2iz+0x54>)
    39fa:	42a3      	cmp	r3, r4
    39fc:	dc0f      	bgt.n	3a1e <__aeabi_d2iz+0x3a>
    39fe:	2480      	movs	r4, #128	; 0x80
    3a00:	4d0e      	ldr	r5, [pc, #56]	; (3a3c <__aeabi_d2iz+0x58>)
    3a02:	0364      	lsls	r4, r4, #13
    3a04:	4322      	orrs	r2, r4
    3a06:	1aed      	subs	r5, r5, r3
    3a08:	2d1f      	cmp	r5, #31
    3a0a:	dd0b      	ble.n	3a24 <__aeabi_d2iz+0x40>
    3a0c:	480c      	ldr	r0, [pc, #48]	; (3a40 <__aeabi_d2iz+0x5c>)
    3a0e:	1ac3      	subs	r3, r0, r3
    3a10:	40da      	lsrs	r2, r3
    3a12:	4254      	negs	r4, r2
    3a14:	2900      	cmp	r1, #0
    3a16:	d100      	bne.n	3a1a <__aeabi_d2iz+0x36>
    3a18:	0014      	movs	r4, r2
    3a1a:	0020      	movs	r0, r4
    3a1c:	bd30      	pop	{r4, r5, pc}
    3a1e:	4b09      	ldr	r3, [pc, #36]	; (3a44 <__aeabi_d2iz+0x60>)
    3a20:	18cc      	adds	r4, r1, r3
    3a22:	e7fa      	b.n	3a1a <__aeabi_d2iz+0x36>
    3a24:	4c08      	ldr	r4, [pc, #32]	; (3a48 <__aeabi_d2iz+0x64>)
    3a26:	40e8      	lsrs	r0, r5
    3a28:	46a4      	mov	ip, r4
    3a2a:	4463      	add	r3, ip
    3a2c:	409a      	lsls	r2, r3
    3a2e:	4302      	orrs	r2, r0
    3a30:	e7ef      	b.n	3a12 <__aeabi_d2iz+0x2e>
    3a32:	46c0      	nop			; (mov r8, r8)
    3a34:	000003fe 	.word	0x000003fe
    3a38:	0000041d 	.word	0x0000041d
    3a3c:	00000433 	.word	0x00000433
    3a40:	00000413 	.word	0x00000413
    3a44:	7fffffff 	.word	0x7fffffff
    3a48:	fffffbed 	.word	0xfffffbed

00003a4c <__aeabi_ui2d>:
    3a4c:	b510      	push	{r4, lr}
    3a4e:	1e04      	subs	r4, r0, #0
    3a50:	d028      	beq.n	3aa4 <__aeabi_ui2d+0x58>
    3a52:	f000 f833 	bl	3abc <__clzsi2>
    3a56:	4b15      	ldr	r3, [pc, #84]	; (3aac <__aeabi_ui2d+0x60>)
    3a58:	4a15      	ldr	r2, [pc, #84]	; (3ab0 <__aeabi_ui2d+0x64>)
    3a5a:	1a1b      	subs	r3, r3, r0
    3a5c:	1ad2      	subs	r2, r2, r3
    3a5e:	2a1f      	cmp	r2, #31
    3a60:	dd15      	ble.n	3a8e <__aeabi_ui2d+0x42>
    3a62:	4a14      	ldr	r2, [pc, #80]	; (3ab4 <__aeabi_ui2d+0x68>)
    3a64:	1ad2      	subs	r2, r2, r3
    3a66:	4094      	lsls	r4, r2
    3a68:	2200      	movs	r2, #0
    3a6a:	0324      	lsls	r4, r4, #12
    3a6c:	055b      	lsls	r3, r3, #21
    3a6e:	0b24      	lsrs	r4, r4, #12
    3a70:	0d5b      	lsrs	r3, r3, #21
    3a72:	2100      	movs	r1, #0
    3a74:	0010      	movs	r0, r2
    3a76:	0324      	lsls	r4, r4, #12
    3a78:	0d0a      	lsrs	r2, r1, #20
    3a7a:	0b24      	lsrs	r4, r4, #12
    3a7c:	0512      	lsls	r2, r2, #20
    3a7e:	4322      	orrs	r2, r4
    3a80:	4c0d      	ldr	r4, [pc, #52]	; (3ab8 <__aeabi_ui2d+0x6c>)
    3a82:	051b      	lsls	r3, r3, #20
    3a84:	4022      	ands	r2, r4
    3a86:	4313      	orrs	r3, r2
    3a88:	005b      	lsls	r3, r3, #1
    3a8a:	0859      	lsrs	r1, r3, #1
    3a8c:	bd10      	pop	{r4, pc}
    3a8e:	0021      	movs	r1, r4
    3a90:	4091      	lsls	r1, r2
    3a92:	000a      	movs	r2, r1
    3a94:	210b      	movs	r1, #11
    3a96:	1a08      	subs	r0, r1, r0
    3a98:	40c4      	lsrs	r4, r0
    3a9a:	055b      	lsls	r3, r3, #21
    3a9c:	0324      	lsls	r4, r4, #12
    3a9e:	0b24      	lsrs	r4, r4, #12
    3aa0:	0d5b      	lsrs	r3, r3, #21
    3aa2:	e7e6      	b.n	3a72 <__aeabi_ui2d+0x26>
    3aa4:	2300      	movs	r3, #0
    3aa6:	2400      	movs	r4, #0
    3aa8:	2200      	movs	r2, #0
    3aaa:	e7e2      	b.n	3a72 <__aeabi_ui2d+0x26>
    3aac:	0000041e 	.word	0x0000041e
    3ab0:	00000433 	.word	0x00000433
    3ab4:	00000413 	.word	0x00000413
    3ab8:	800fffff 	.word	0x800fffff

00003abc <__clzsi2>:
    3abc:	211c      	movs	r1, #28
    3abe:	2301      	movs	r3, #1
    3ac0:	041b      	lsls	r3, r3, #16
    3ac2:	4298      	cmp	r0, r3
    3ac4:	d301      	bcc.n	3aca <__clzsi2+0xe>
    3ac6:	0c00      	lsrs	r0, r0, #16
    3ac8:	3910      	subs	r1, #16
    3aca:	0a1b      	lsrs	r3, r3, #8
    3acc:	4298      	cmp	r0, r3
    3ace:	d301      	bcc.n	3ad4 <__clzsi2+0x18>
    3ad0:	0a00      	lsrs	r0, r0, #8
    3ad2:	3908      	subs	r1, #8
    3ad4:	091b      	lsrs	r3, r3, #4
    3ad6:	4298      	cmp	r0, r3
    3ad8:	d301      	bcc.n	3ade <__clzsi2+0x22>
    3ada:	0900      	lsrs	r0, r0, #4
    3adc:	3904      	subs	r1, #4
    3ade:	a202      	add	r2, pc, #8	; (adr r2, 3ae8 <__clzsi2+0x2c>)
    3ae0:	5c10      	ldrb	r0, [r2, r0]
    3ae2:	1840      	adds	r0, r0, r1
    3ae4:	4770      	bx	lr
    3ae6:	46c0      	nop			; (mov r8, r8)
    3ae8:	02020304 	.word	0x02020304
    3aec:	01010101 	.word	0x01010101
	...

00003af8 <__libc_init_array>:
    3af8:	b570      	push	{r4, r5, r6, lr}
    3afa:	2600      	movs	r6, #0
    3afc:	4d0c      	ldr	r5, [pc, #48]	; (3b30 <__libc_init_array+0x38>)
    3afe:	4c0d      	ldr	r4, [pc, #52]	; (3b34 <__libc_init_array+0x3c>)
    3b00:	1b64      	subs	r4, r4, r5
    3b02:	10a4      	asrs	r4, r4, #2
    3b04:	42a6      	cmp	r6, r4
    3b06:	d109      	bne.n	3b1c <__libc_init_array+0x24>
    3b08:	2600      	movs	r6, #0
    3b0a:	f000 f979 	bl	3e00 <_init>
    3b0e:	4d0a      	ldr	r5, [pc, #40]	; (3b38 <__libc_init_array+0x40>)
    3b10:	4c0a      	ldr	r4, [pc, #40]	; (3b3c <__libc_init_array+0x44>)
    3b12:	1b64      	subs	r4, r4, r5
    3b14:	10a4      	asrs	r4, r4, #2
    3b16:	42a6      	cmp	r6, r4
    3b18:	d105      	bne.n	3b26 <__libc_init_array+0x2e>
    3b1a:	bd70      	pop	{r4, r5, r6, pc}
    3b1c:	00b3      	lsls	r3, r6, #2
    3b1e:	58eb      	ldr	r3, [r5, r3]
    3b20:	4798      	blx	r3
    3b22:	3601      	adds	r6, #1
    3b24:	e7ee      	b.n	3b04 <__libc_init_array+0xc>
    3b26:	00b3      	lsls	r3, r6, #2
    3b28:	58eb      	ldr	r3, [r5, r3]
    3b2a:	4798      	blx	r3
    3b2c:	3601      	adds	r6, #1
    3b2e:	e7f2      	b.n	3b16 <__libc_init_array+0x1e>
    3b30:	00003e0c 	.word	0x00003e0c
    3b34:	00003e0c 	.word	0x00003e0c
    3b38:	00003e0c 	.word	0x00003e0c
    3b3c:	00003e10 	.word	0x00003e10

00003b40 <srand>:
    3b40:	4b10      	ldr	r3, [pc, #64]	; (3b84 <srand+0x44>)
    3b42:	b570      	push	{r4, r5, r6, lr}
    3b44:	681c      	ldr	r4, [r3, #0]
    3b46:	0005      	movs	r5, r0
    3b48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3b4a:	2b00      	cmp	r3, #0
    3b4c:	d115      	bne.n	3b7a <srand+0x3a>
    3b4e:	2018      	movs	r0, #24
    3b50:	f000 f860 	bl	3c14 <malloc>
    3b54:	4b0c      	ldr	r3, [pc, #48]	; (3b88 <srand+0x48>)
    3b56:	63a0      	str	r0, [r4, #56]	; 0x38
    3b58:	8003      	strh	r3, [r0, #0]
    3b5a:	4b0c      	ldr	r3, [pc, #48]	; (3b8c <srand+0x4c>)
    3b5c:	2201      	movs	r2, #1
    3b5e:	8043      	strh	r3, [r0, #2]
    3b60:	4b0b      	ldr	r3, [pc, #44]	; (3b90 <srand+0x50>)
    3b62:	8083      	strh	r3, [r0, #4]
    3b64:	4b0b      	ldr	r3, [pc, #44]	; (3b94 <srand+0x54>)
    3b66:	80c3      	strh	r3, [r0, #6]
    3b68:	4b0b      	ldr	r3, [pc, #44]	; (3b98 <srand+0x58>)
    3b6a:	8103      	strh	r3, [r0, #8]
    3b6c:	2305      	movs	r3, #5
    3b6e:	8143      	strh	r3, [r0, #10]
    3b70:	3306      	adds	r3, #6
    3b72:	8183      	strh	r3, [r0, #12]
    3b74:	2300      	movs	r3, #0
    3b76:	6102      	str	r2, [r0, #16]
    3b78:	6143      	str	r3, [r0, #20]
    3b7a:	2200      	movs	r2, #0
    3b7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3b7e:	611d      	str	r5, [r3, #16]
    3b80:	615a      	str	r2, [r3, #20]
    3b82:	bd70      	pop	{r4, r5, r6, pc}
    3b84:	20000038 	.word	0x20000038
    3b88:	0000330e 	.word	0x0000330e
    3b8c:	ffffabcd 	.word	0xffffabcd
    3b90:	00001234 	.word	0x00001234
    3b94:	ffffe66d 	.word	0xffffe66d
    3b98:	ffffdeec 	.word	0xffffdeec

00003b9c <rand>:
    3b9c:	4b15      	ldr	r3, [pc, #84]	; (3bf4 <rand+0x58>)
    3b9e:	b510      	push	{r4, lr}
    3ba0:	681c      	ldr	r4, [r3, #0]
    3ba2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3ba4:	2b00      	cmp	r3, #0
    3ba6:	d115      	bne.n	3bd4 <rand+0x38>
    3ba8:	2018      	movs	r0, #24
    3baa:	f000 f833 	bl	3c14 <malloc>
    3bae:	4b12      	ldr	r3, [pc, #72]	; (3bf8 <rand+0x5c>)
    3bb0:	63a0      	str	r0, [r4, #56]	; 0x38
    3bb2:	8003      	strh	r3, [r0, #0]
    3bb4:	4b11      	ldr	r3, [pc, #68]	; (3bfc <rand+0x60>)
    3bb6:	2201      	movs	r2, #1
    3bb8:	8043      	strh	r3, [r0, #2]
    3bba:	4b11      	ldr	r3, [pc, #68]	; (3c00 <rand+0x64>)
    3bbc:	8083      	strh	r3, [r0, #4]
    3bbe:	4b11      	ldr	r3, [pc, #68]	; (3c04 <rand+0x68>)
    3bc0:	80c3      	strh	r3, [r0, #6]
    3bc2:	4b11      	ldr	r3, [pc, #68]	; (3c08 <rand+0x6c>)
    3bc4:	8103      	strh	r3, [r0, #8]
    3bc6:	2305      	movs	r3, #5
    3bc8:	8143      	strh	r3, [r0, #10]
    3bca:	3306      	adds	r3, #6
    3bcc:	8183      	strh	r3, [r0, #12]
    3bce:	2300      	movs	r3, #0
    3bd0:	6102      	str	r2, [r0, #16]
    3bd2:	6143      	str	r3, [r0, #20]
    3bd4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    3bd6:	4a0d      	ldr	r2, [pc, #52]	; (3c0c <rand+0x70>)
    3bd8:	6920      	ldr	r0, [r4, #16]
    3bda:	6961      	ldr	r1, [r4, #20]
    3bdc:	4b0c      	ldr	r3, [pc, #48]	; (3c10 <rand+0x74>)
    3bde:	f7fe fafd 	bl	21dc <__aeabi_lmul>
    3be2:	2201      	movs	r2, #1
    3be4:	2300      	movs	r3, #0
    3be6:	1880      	adds	r0, r0, r2
    3be8:	4159      	adcs	r1, r3
    3bea:	6120      	str	r0, [r4, #16]
    3bec:	6161      	str	r1, [r4, #20]
    3bee:	0048      	lsls	r0, r1, #1
    3bf0:	0840      	lsrs	r0, r0, #1
    3bf2:	bd10      	pop	{r4, pc}
    3bf4:	20000038 	.word	0x20000038
    3bf8:	0000330e 	.word	0x0000330e
    3bfc:	ffffabcd 	.word	0xffffabcd
    3c00:	00001234 	.word	0x00001234
    3c04:	ffffe66d 	.word	0xffffe66d
    3c08:	ffffdeec 	.word	0xffffdeec
    3c0c:	4c957f2d 	.word	0x4c957f2d
    3c10:	5851f42d 	.word	0x5851f42d

00003c14 <malloc>:
    3c14:	b510      	push	{r4, lr}
    3c16:	4b03      	ldr	r3, [pc, #12]	; (3c24 <malloc+0x10>)
    3c18:	0001      	movs	r1, r0
    3c1a:	6818      	ldr	r0, [r3, #0]
    3c1c:	f000 f804 	bl	3c28 <_malloc_r>
    3c20:	bd10      	pop	{r4, pc}
    3c22:	46c0      	nop			; (mov r8, r8)
    3c24:	20000038 	.word	0x20000038

00003c28 <_malloc_r>:
    3c28:	2303      	movs	r3, #3
    3c2a:	b570      	push	{r4, r5, r6, lr}
    3c2c:	1ccd      	adds	r5, r1, #3
    3c2e:	439d      	bics	r5, r3
    3c30:	3508      	adds	r5, #8
    3c32:	0006      	movs	r6, r0
    3c34:	2d0c      	cmp	r5, #12
    3c36:	d21e      	bcs.n	3c76 <_malloc_r+0x4e>
    3c38:	250c      	movs	r5, #12
    3c3a:	42a9      	cmp	r1, r5
    3c3c:	d81d      	bhi.n	3c7a <_malloc_r+0x52>
    3c3e:	0030      	movs	r0, r6
    3c40:	f000 f862 	bl	3d08 <__malloc_lock>
    3c44:	4a25      	ldr	r2, [pc, #148]	; (3cdc <_malloc_r+0xb4>)
    3c46:	6814      	ldr	r4, [r2, #0]
    3c48:	0021      	movs	r1, r4
    3c4a:	2900      	cmp	r1, #0
    3c4c:	d119      	bne.n	3c82 <_malloc_r+0x5a>
    3c4e:	4c24      	ldr	r4, [pc, #144]	; (3ce0 <_malloc_r+0xb8>)
    3c50:	6823      	ldr	r3, [r4, #0]
    3c52:	2b00      	cmp	r3, #0
    3c54:	d103      	bne.n	3c5e <_malloc_r+0x36>
    3c56:	0030      	movs	r0, r6
    3c58:	f000 f844 	bl	3ce4 <_sbrk_r>
    3c5c:	6020      	str	r0, [r4, #0]
    3c5e:	0029      	movs	r1, r5
    3c60:	0030      	movs	r0, r6
    3c62:	f000 f83f 	bl	3ce4 <_sbrk_r>
    3c66:	1c43      	adds	r3, r0, #1
    3c68:	d12c      	bne.n	3cc4 <_malloc_r+0x9c>
    3c6a:	230c      	movs	r3, #12
    3c6c:	0030      	movs	r0, r6
    3c6e:	6033      	str	r3, [r6, #0]
    3c70:	f000 f84b 	bl	3d0a <__malloc_unlock>
    3c74:	e003      	b.n	3c7e <_malloc_r+0x56>
    3c76:	2d00      	cmp	r5, #0
    3c78:	dadf      	bge.n	3c3a <_malloc_r+0x12>
    3c7a:	230c      	movs	r3, #12
    3c7c:	6033      	str	r3, [r6, #0]
    3c7e:	2000      	movs	r0, #0
    3c80:	bd70      	pop	{r4, r5, r6, pc}
    3c82:	680b      	ldr	r3, [r1, #0]
    3c84:	1b5b      	subs	r3, r3, r5
    3c86:	d41a      	bmi.n	3cbe <_malloc_r+0x96>
    3c88:	2b0b      	cmp	r3, #11
    3c8a:	d903      	bls.n	3c94 <_malloc_r+0x6c>
    3c8c:	600b      	str	r3, [r1, #0]
    3c8e:	18cc      	adds	r4, r1, r3
    3c90:	6025      	str	r5, [r4, #0]
    3c92:	e003      	b.n	3c9c <_malloc_r+0x74>
    3c94:	428c      	cmp	r4, r1
    3c96:	d10e      	bne.n	3cb6 <_malloc_r+0x8e>
    3c98:	6863      	ldr	r3, [r4, #4]
    3c9a:	6013      	str	r3, [r2, #0]
    3c9c:	0030      	movs	r0, r6
    3c9e:	f000 f834 	bl	3d0a <__malloc_unlock>
    3ca2:	0020      	movs	r0, r4
    3ca4:	2207      	movs	r2, #7
    3ca6:	300b      	adds	r0, #11
    3ca8:	1d23      	adds	r3, r4, #4
    3caa:	4390      	bics	r0, r2
    3cac:	1ac3      	subs	r3, r0, r3
    3cae:	d0e7      	beq.n	3c80 <_malloc_r+0x58>
    3cb0:	425a      	negs	r2, r3
    3cb2:	50e2      	str	r2, [r4, r3]
    3cb4:	e7e4      	b.n	3c80 <_malloc_r+0x58>
    3cb6:	684b      	ldr	r3, [r1, #4]
    3cb8:	6063      	str	r3, [r4, #4]
    3cba:	000c      	movs	r4, r1
    3cbc:	e7ee      	b.n	3c9c <_malloc_r+0x74>
    3cbe:	000c      	movs	r4, r1
    3cc0:	6849      	ldr	r1, [r1, #4]
    3cc2:	e7c2      	b.n	3c4a <_malloc_r+0x22>
    3cc4:	2303      	movs	r3, #3
    3cc6:	1cc4      	adds	r4, r0, #3
    3cc8:	439c      	bics	r4, r3
    3cca:	42a0      	cmp	r0, r4
    3ccc:	d0e0      	beq.n	3c90 <_malloc_r+0x68>
    3cce:	1a21      	subs	r1, r4, r0
    3cd0:	0030      	movs	r0, r6
    3cd2:	f000 f807 	bl	3ce4 <_sbrk_r>
    3cd6:	1c43      	adds	r3, r0, #1
    3cd8:	d1da      	bne.n	3c90 <_malloc_r+0x68>
    3cda:	e7c6      	b.n	3c6a <_malloc_r+0x42>
    3cdc:	200000e4 	.word	0x200000e4
    3ce0:	200000e8 	.word	0x200000e8

00003ce4 <_sbrk_r>:
    3ce4:	2300      	movs	r3, #0
    3ce6:	b570      	push	{r4, r5, r6, lr}
    3ce8:	4c06      	ldr	r4, [pc, #24]	; (3d04 <_sbrk_r+0x20>)
    3cea:	0005      	movs	r5, r0
    3cec:	0008      	movs	r0, r1
    3cee:	6023      	str	r3, [r4, #0]
    3cf0:	f7fd feb6 	bl	1a60 <_sbrk>
    3cf4:	1c43      	adds	r3, r0, #1
    3cf6:	d103      	bne.n	3d00 <_sbrk_r+0x1c>
    3cf8:	6823      	ldr	r3, [r4, #0]
    3cfa:	2b00      	cmp	r3, #0
    3cfc:	d000      	beq.n	3d00 <_sbrk_r+0x1c>
    3cfe:	602b      	str	r3, [r5, #0]
    3d00:	bd70      	pop	{r4, r5, r6, pc}
    3d02:	46c0      	nop			; (mov r8, r8)
    3d04:	20000190 	.word	0x20000190

00003d08 <__malloc_lock>:
    3d08:	4770      	bx	lr

00003d0a <__malloc_unlock>:
    3d0a:	4770      	bx	lr
    3d0c:	42002c00 	.word	0x42002c00
    3d10:	42003000 	.word	0x42003000
    3d14:	42003400 	.word	0x42003400
    3d18:	42003800 	.word	0x42003800
    3d1c:	42003c00 	.word	0x42003c00
    3d20:	42000800 	.word	0x42000800
    3d24:	42000c00 	.word	0x42000c00
    3d28:	42001000 	.word	0x42001000
    3d2c:	42001400 	.word	0x42001400
    3d30:	42001800 	.word	0x42001800
    3d34:	42001c00 	.word	0x42001c00
    3d38:	000012ce 	.word	0x000012ce
    3d3c:	000012ca 	.word	0x000012ca
    3d40:	000012ca 	.word	0x000012ca
    3d44:	00001330 	.word	0x00001330
    3d48:	00001330 	.word	0x00001330
    3d4c:	000012e2 	.word	0x000012e2
    3d50:	000012d4 	.word	0x000012d4
    3d54:	000012e8 	.word	0x000012e8
    3d58:	0000131e 	.word	0x0000131e
    3d5c:	00001514 	.word	0x00001514
    3d60:	000014f4 	.word	0x000014f4
    3d64:	000014f4 	.word	0x000014f4
    3d68:	00001580 	.word	0x00001580
    3d6c:	00001506 	.word	0x00001506
    3d70:	00001522 	.word	0x00001522
    3d74:	000014f8 	.word	0x000014f8
    3d78:	00001530 	.word	0x00001530
    3d7c:	00001570 	.word	0x00001570
    3d80:	00002a48 	.word	0x00002a48
    3d84:	00002a2a 	.word	0x00002a2a
    3d88:	000029e4 	.word	0x000029e4
    3d8c:	00002902 	.word	0x00002902
    3d90:	000029e4 	.word	0x000029e4
    3d94:	00002a1c 	.word	0x00002a1c
    3d98:	000029e4 	.word	0x000029e4
    3d9c:	00002902 	.word	0x00002902
    3da0:	00002a2a 	.word	0x00002a2a
    3da4:	00002a2a 	.word	0x00002a2a
    3da8:	00002a1c 	.word	0x00002a1c
    3dac:	00002902 	.word	0x00002902
    3db0:	000028fa 	.word	0x000028fa
    3db4:	000028fa 	.word	0x000028fa
    3db8:	000028fa 	.word	0x000028fa
    3dbc:	00002c60 	.word	0x00002c60
    3dc0:	000030a8 	.word	0x000030a8
    3dc4:	00002f68 	.word	0x00002f68
    3dc8:	00002f68 	.word	0x00002f68
    3dcc:	00002f64 	.word	0x00002f64
    3dd0:	00003080 	.word	0x00003080
    3dd4:	00003080 	.word	0x00003080
    3dd8:	00003072 	.word	0x00003072
    3ddc:	00002f64 	.word	0x00002f64
    3de0:	00003080 	.word	0x00003080
    3de4:	00003072 	.word	0x00003072
    3de8:	00003080 	.word	0x00003080
    3dec:	00002f64 	.word	0x00002f64
    3df0:	00003088 	.word	0x00003088
    3df4:	00003088 	.word	0x00003088
    3df8:	00003088 	.word	0x00003088
    3dfc:	0000328c 	.word	0x0000328c

00003e00 <_init>:
    3e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e02:	46c0      	nop			; (mov r8, r8)
    3e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3e06:	bc08      	pop	{r3}
    3e08:	469e      	mov	lr, r3
    3e0a:	4770      	bx	lr

00003e0c <__init_array_start>:
    3e0c:	000000dd 	.word	0x000000dd

00003e10 <_fini>:
    3e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e12:	46c0      	nop			; (mov r8, r8)
    3e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3e16:	bc08      	pop	{r3}
    3e18:	469e      	mov	lr, r3
    3e1a:	4770      	bx	lr

00003e1c <__fini_array_start>:
    3e1c:	000000b5 	.word	0x000000b5
