m255
K4
z2
!s11e vcom 2024.1 2024.02, Feb  1 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Siemens/HDS_2024.1/bin
Ealu_9bitadder
Z0 w1764874553
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 10
Z4 dH:/CPU_Design/CPU_Design/CPU_Design_lib/modelsim/work
Z5 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_8bitAdder_addition.vhd
Z6 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_8bitAdder_addition.vhd
l0
L5 1
VAR5oBDEIT602]Ond2oV[?0
!s100 28NjzbIVZ3J^<M4>[oWEA1
Z7 OP;C;2024.1;79
31
Z8 !s110 1764874563
!i10b 1
Z9 !s108 1764874563.000000
Z10 !s90 -work|CPU_Design_lib|-nologo|-93|-f|C:/Users/lmb290/AppData/Local/Temp/Files0|
Z11 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_Inversion_Behavioral.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_Or_behavioral.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_And_behavioral.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_8bitAdder_addition.vhd|
!i113 1
Z12 o-nologo -work CPU_Design_lib -93
Z13 tExplicit 1 CvgOpt 0
Aaddition
R1
R2
R3
DEx4 work 13 alu_9bitadder 0 22 AR5oBDEIT602]Ond2oV[?0
!i122 10
l24
L12 25
V6lSCjM]HL@Ygh4_c_m:Lg2
!s100 B2FcQ3[1ZS2f[Ojjd:CMC2
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu_adder
Z14 w1763224293
R1
R2
R3
!i122 9
R4
Z15 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_behavioral.vhd
Z16 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_behavioral.vhd
l0
L5 1
V6ER9iPen;VDz1>T3>a=@J3
!s100 VcOnH^GWD3iEP;=QXPS<`0
R7
31
Z17 !s110 1764874538
!i10b 1
Z18 !s108 1764874538.000000
Z19 !s90 -work|CPU_Design_lib|-nologo|-93|-f|C:/Users/lmb290/AppData/Local/Temp/Files1|
Z20 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_Inversion_Behavioral.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_Or_behavioral.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_And_behavioral.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_8bitAdder_addition.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_behavioral.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/register8x9bits_struct.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 9 alu_adder 0 22 6ER9iPen;VDz1>T3>a=@J3
!i122 9
l13
L11 15
VQ[ef19YZ`mbQf_XWa@bHo1
!s100 2bcQXQK`UzEGkm_geC2OZ2
R7
31
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Ealu_and
Z21 w1764877128
R1
R2
R3
!i122 17
R4
Z22 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_And_behavioral.vhd
Z23 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_And_behavioral.vhd
l0
L5 1
VEdB4d9dD=MMb];]g4b<9G3
!s100 Rgd[1<Fd2BBSB[keZKC]`2
R7
31
Z24 !s110 1764877147
!i10b 1
Z25 !s108 1764877146.000000
R10
Z26 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_And_behavioral.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 7 alu_and 0 22 EdB4d9dD=MMb];]g4b<9G3
!i122 17
l13
L12 6
VU7>iRhAWYX^[LG2@N_6RN1
!s100 ^E@K`MHZHb<nDTH39=G060
R7
31
R24
!i10b 1
R25
R10
R26
!i113 1
R12
R13
Ealu_inversion
Z27 w1763658990
R1
R2
R3
!i122 10
R4
Z28 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_Inversion_Behavioral.vhd
Z29 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_Inversion_Behavioral.vhd
l0
L5 1
Vk0HW2jKfUJN`T^;dYaGJ=2
!s100 zPhGz6`aJRC>SgKY8_Y7o3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 13 alu_inversion 0 22 k0HW2jKfUJN`T^;dYaGJ=2
!i122 10
l13
L12 13
VgkGW]Q1i2<7`6_862O=Cb3
!s100 Pmj]6[@[6i`hWD^B51<Um0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu_or
Z30 w1763659029
R1
R2
R3
!i122 10
R4
Z31 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_Or_behavioral.vhd
Z32 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/ALU_Or_behavioral.vhd
l0
Z33 L14 1
V@WJ>McS9P^8SH6Y2=W:Jh2
!s100 fNXok`DP2f6z_6:;gD:IW0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 6 alu_or 0 22 @WJ>McS9P^8SH6Y2=W:Jh2
!i122 10
l22
L21 14
V;SXP]^_M87@mK6Lc8X<?<0
!s100 ik4NgNUH1oO?Tz@KZTF<V0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu_toplevel
Z34 w1764878734
R1
R2
R3
!i122 25
R4
Z35 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/alu_toplevel_struct.vhd
Z36 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/alu_toplevel_struct.vhd
l0
Z37 L13 1
Veh]DD;c9gK66@XEVDb98D2
!s100 GfMJz[96SaQbG2VfbmN1k0
R7
31
Z38 !s110 1764878735
!i10b 1
Z39 !s108 1764878735.000000
R10
Z40 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/alu_toplevel_struct.vhd|
!i113 1
R12
R13
Astruct
DEx14 cpu_design_lib 13 mux4to1x9bits 0 22 OJAfO]3UjMD8PS:ISJ0j41
DEx14 cpu_design_lib 13 mux2to1x9bits 0 22 P:8CRfYG2bSV]e<`5dK@33
DEx14 cpu_design_lib 6 alu_or 0 22 @WJ>McS9P^8SH6Y2=W:Jh2
DEx14 cpu_design_lib 13 alu_inversion 0 22 k0HW2jKfUJN`T^;dYaGJ=2
DEx14 cpu_design_lib 7 alu_and 0 22 EdB4d9dD=MMb];]g4b<9G3
DEx14 cpu_design_lib 13 alu_9bitadder 0 22 AR5oBDEIT602]Ond2oV[?0
DEx4 work 12 alu_toplevel 0 22 eh]DD;c9gK66@XEVDb98D2
R1
R2
R3
!i122 25
l112
L40 122
Ve_XIUT4kPK1jKKj=KVDhN2
!s100 59kk::Pf?@gDNJ42:6mjB0
R7
31
R38
!i10b 1
R39
R10
R40
!i113 1
R12
R13
Edecoder3to8
Z41 w1763659813
R1
R2
R3
!i122 4
R4
Z42 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/DECODER2to4_behavioral.vhd
Z43 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/DECODER2to4_behavioral.vhd
l0
L5 1
V:5GjfPWRzL6A9P63ANdk81
!s100 KoC^h7C2]KIDU4TOdz??M0
R7
31
Z44 !s110 1764874257
!i10b 1
Z45 !s108 1764874256.000000
Z46 !s90 -work|CPU_Design_lib|-nologo|-93|-f|C:/Users/lmb290/AppData/Local/Temp/Files2|
Z47 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/DECODER2to4_behavioral.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 11 decoder3to8 0 22 :5GjfPWRzL6A9P63ANdk81
!i122 4
l13
L12 23
VolWOOg<NbFPCj340Yc@Ih0
!s100 acSNA_U;?CH1S6S<1AQH@0
R7
31
R44
!i10b 1
R45
R46
R47
!i113 1
R12
R13
Efsm_controller
Z48 w1764876300
R1
R2
R3
!i122 15
R4
Z49 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/fsm_controller_fsm.vhd
Z50 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/fsm_controller_fsm.vhd
l0
R33
Vo1Yg9:iSGDX^]lNQWa5S?3
!s100 0[ZP6<hSc_;P[]2O73?P<3
R7
33
Z51 !s110 1764876338
!i10b 1
Z52 !s108 1764876338.000000
Z53 !s90 -work|CPU_Design_lib|-nologo|-2008|-f|C:/Users/lmb290/AppData/Local/Temp/Files0|
Z54 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/fsm_controller_fsm.vhd|
!i113 1
Z55 o-nologo -work CPU_Design_lib -2008
R13
Afsm
DEx4 work 14 fsm_controller 0 22 o1Yg9:iSGDX^]lNQWa5S?3
R1
R2
R3
!i122 15
l67
L48 197
VC6m2Go4fg@BdgBd4MNi5]1
!s100 A:6DkTC6f4FD<]a3n0kTh3
R7
33
R51
!i10b 1
R52
R53
R54
!i113 1
R55
R13
Efsm_datapath
Z56 w1764878790
R1
R2
R3
!i122 26
R4
Z57 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/fsm_datapath_struct.vhd
Z58 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/fsm_datapath_struct.vhd
l0
R37
Vb<l`=5UbJj]LMmCL0PBX<2
!s100 NFE^>PTBT7oQjRd?9G]lT3
R7
31
Z59 !s110 1764878796
!i10b 1
Z60 !s108 1764878796.000000
R10
Z61 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/fsm_datapath_struct.vhd|
!i113 1
R12
R13
Astruct
Z62 DEx14 cpu_design_lib 15 registerstorage 0 22 7Fh=2bDIgdJEVDDIk:SFg0
Z63 DEx14 cpu_design_lib 15 register8x9bits 0 22 O6o;WIT0[`>4>C65AMNLF3
Z64 DEx14 cpu_design_lib 13 mux3to1x9bits 0 22 Z4L3;JTbVcD32FM`jK@BZ3
Z65 DEx14 cpu_design_lib 14 fsm_controller 0 22 o1Yg9:iSGDX^]lNQWa5S?3
DEx14 cpu_design_lib 12 alu_toplevel 0 22 eh]DD;c9gK66@XEVDb98D2
Z66 DEx4 work 12 fsm_datapath 0 22 b<l`=5UbJj]LMmCL0PBX<2
R1
R2
R3
!i122 26
l128
Z67 L42 157
VVzK@O0D:Y;O^1[EjSn06b1
!s100 h_7^mSX[5lT0zX]nTPWPD3
R7
31
R59
!i10b 1
R60
R10
R61
!i113 1
R12
R13
Emux2to1x9bits
Z68 w1764869673
R1
R2
R3
!i122 11
R4
Z69 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX2to1x9bits_behavioral.vhd
Z70 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX2to1x9bits_behavioral.vhd
l0
L5 1
VP:8CRfYG2bSV]e<`5dK@33
!s100 ;f@E;d>B96=@gY6VKS9iB2
R7
33
Z71 !s110 1764874564
!i10b 1
R9
Z72 !s90 -work|CPU_Design_lib|-nologo|-2008|-f|C:/Users/lmb290/AppData/Local/Temp/Files1|
Z73 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX2to1x9bits_behavioral.vhd|H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX4to1x9bits_behavioral.vhd|
!i113 1
R55
R13
Abehavioral
R1
R2
R3
DEx4 work 13 mux2to1x9bits 0 22 P:8CRfYG2bSV]e<`5dK@33
!i122 11
l14
L13 10
Vmi_BIQW31ljzkE8XZA0<=1
!s100 gj1P323;1MVDZ8B>kWDI<1
R7
33
R71
!i10b 1
R9
R72
R73
!i113 1
R55
R13
Emux3to1x9bits
Z74 w1763659903
R1
R2
R3
!i122 2
R4
Z75 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX4to1x8bits_behavioral.vhd
Z76 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX4to1x8bits_behavioral.vhd
l0
L5 1
VZ4L3;JTbVcD32FM`jK@BZ3
!s100 Ne@9OVLzVOI>jOB5eLJ4_3
R7
31
Z77 !s110 1764874256
!i10b 1
Z78 !s108 1764874255.000000
R10
Z79 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX4to1x8bits_behavioral.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 13 mux3to1x9bits 0 22 Z4L3;JTbVcD32FM`jK@BZ3
!i122 2
l14
L13 12
VQU5`6^<3D@fXEC>3[[YUz3
!s100 ^NB[Kki6gXLP1[Rf9D@Ij3
R7
31
R77
!i10b 1
R78
R10
R79
!i113 1
R12
R13
Emux4to1x9bits
Z80 w1764877666
R1
R2
R3
!i122 21
R4
Z81 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX4to1x9bits_behavioral.vhd
Z82 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX4to1x9bits_behavioral.vhd
l0
L5 1
VOJAfO]3UjMD8PS:ISJ0j41
!s100 ABR2o^Tee>6P_9mTbL]Uc0
R7
33
Z83 !s110 1764877693
!i10b 1
Z84 !s108 1764877693.000000
R53
Z85 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX4to1x9bits_behavioral.vhd|
!i113 1
R55
R13
Abehavioral
R1
R2
R3
DEx4 work 13 mux4to1x9bits 0 22 OJAfO]3UjMD8PS:ISJ0j41
!i122 21
l14
L13 8
VP7ibNKgKMXWP1T2@GfTi20
!s100 YUPXE@dR32;Fcm0LH`:Jb1
R7
33
R83
!i10b 1
R84
R53
R85
!i113 1
R55
R13
Emux8to1x9bits
Z86 w1764874527
R1
R2
R3
!i122 8
R4
Z87 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX8to1x9bits_Multiplex.vhd
Z88 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX8to1x9bits_Multiplex.vhd
l0
R33
V5=oN0jMgjOdBDlUB7K8`72
!s100 30O4W630o5F?elFYj7M;>1
R7
33
Z89 !s110 1764874537
!i10b 1
Z90 !s108 1764874537.000000
R53
Z91 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/MUX8to1x9bits_Multiplex.vhd|
!i113 1
R55
R13
Amultiplex
R1
R2
R3
DEx4 work 13 mux8to1x9bits 0 22 5=oN0jMgjOdBDlUB7K8`72
!i122 8
l23
L22 16
VWMH7N<hejfjiNheVdJ<WQ2
!s100 f=Am]hfE[@5ZA5m05`6?n1
R7
33
R89
!i10b 1
R90
R53
R91
!i113 1
R55
R13
Eregister8x9bits
Z92 w1764874533
R1
R2
R3
!i122 9
R4
Z93 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/register8x9bits_struct.vhd
Z94 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/register8x9bits_struct.vhd
l0
R37
VO6o;WIT0[`>4>C65AMNLF3
!s100 HkeaI[D<g]P@[VZIeK3G>2
R7
31
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Astruct
R62
DEx14 cpu_design_lib 13 mux8to1x9bits 0 22 5=oN0jMgjOdBDlUB7K8`72
DEx14 cpu_design_lib 11 decoder3to8 0 22 :5GjfPWRzL6A9P63ANdk81
DEx4 work 15 register8x9bits 0 22 O6o;WIT0[`>4>C65AMNLF3
R1
R2
R3
!i122 9
l97
L42 142
VQ3;@kGQQNMT`1dc4_D6Q20
!s100 @GVQXOFLm30zXPOUfjeIC1
R7
31
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Eregisterstorage
Z95 w1763659314
R1
R2
R3
!i122 1
R4
Z96 8H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/registerStorage_behavioral.vhd
Z97 FH:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/registerStorage_behavioral.vhd
l0
L5 1
V7Fh=2bDIgdJEVDDIk:SFg0
!s100 gA94f<JShQdYZK66m0Sf93
R7
31
Z98 !s110 1764874156
!i10b 1
Z99 !s108 1764874155.000000
R10
Z100 !s107 H:/CPU_Design/CPU_Design/CPU_Design_lib/hdl/registerStorage_behavioral.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 15 registerstorage 0 22 7Fh=2bDIgdJEVDDIk:SFg0
!i122 1
l14
L13 11
VF7aYbj4=PdaLgngUYRi5O3
!s100 FPXf2VkaGBgj11j>o74lz0
R7
31
R98
!i10b 1
R99
R10
R100
!i113 1
R12
R13
