// Seed: 3536299571
module module_0 (
    input tri id_0,
    output wire id_1,
    output uwire id_2,
    input wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6
);
  assign id_2 = 1;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    output wor id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wand id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_1, id_2, id_3, id_1, id_3, id_2, id_1
  );
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
