TOOL:	xrun	22.03-s012: Started on Apr 18, 2024 at 19:37:07 CDT
xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create top -all -memories -depth all -tasks -functions -all -database waves -waveform
xmsim: *W,PRFRTNEV: (-FUNCTION) Database must be opened in -EVENT mode to capture calling scope data.
xmsim: *W,PRLDYN: The design contains dynamic objects. The "-all" option excludes dynamic objects to improve performance. To enable probing of dynamic objects the "-all -dynamic" options should be added to the probe command.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_var" of 2097152 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 2097152' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_proc_contr" of 2097152 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 2097152' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_controller_lv2.inst_lru_block_lv2.lru_var" of 262144 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 262144' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
Created probe 1
xcelium> 
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(140) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test write_miss_dcache...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                write_miss_dcache        -     @2724     
  tb                        env                      -     @2833     
    cpu[0]                  cpu_agent_c              -     @2865     
      driver                cpu_driver_c             -     @4676     
        rsp_port            uvm_analysis_port        -     @4827     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @4778     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4004     
        mon_out             uvm_analysis_port        -     @4059     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4090     
        rsp_export          uvm_analysis_export      -     @4147     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @4697     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @2864     
      driver                cpu_driver_c             -     @5537     
        rsp_port            uvm_analysis_port        -     @5682     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5634     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4883     
        mon_out             uvm_analysis_port        -     @4931     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4961     
        rsp_export          uvm_analysis_export      -     @5017     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5557     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @2894     
      driver                cpu_driver_c             -     @6385     
        rsp_port            uvm_analysis_port        -     @6530     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6482     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5731     
        mon_out             uvm_analysis_port        -     @5779     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5809     
        rsp_export          uvm_analysis_export      -     @5865     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6405     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @2924     
      driver                cpu_driver_c             -     @7233     
        rsp_port            uvm_analysis_port        -     @7378     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7330     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6579     
        mon_out             uvm_analysis_port        -     @6627     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6657     
        rsp_export          uvm_analysis_export      -     @6713     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7253     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @3707     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @3773     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @3824     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @3873     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @3922     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @3971     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @3572     
      sbus_out              uvm_analysis_port        -     @3674     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @2954     
      rsp_export            uvm_analysis_export      -     @3043     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @3593     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/write_miss_dcache.sv(26) @ 0: uvm_test_top [write_miss_dcache] Executing write_miss_dcache test
SDI/Verilog Transaction Recording Facility Version 22.03-s012
SDI2 Transaction Recording API Version 22.03-s012
UVM_INFO ../uvm/system_bus_monitor_c.sv(74) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(50) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(50) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(50) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(50) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@write_miss_dcache_seq [write_miss_dcache_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@write_miss_dcache_seq [write_miss_dcache_seq] Main Processor=0	SP1=2	SP2=3
xmsim: *W,OLDURR: The default algorithm for $urandom_range and randcase is used. It can have distribution problems..
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7847                                           
  data                         integral           32    'he0a74b89                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    0                                               
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 65: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,149): (time 85 NS) Assertion top.inst_system_bus_if.assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 85: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 95: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 105: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 115: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 125: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 135: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 145: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7761     
  dat           integral          32    'he0a74b89
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7771     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 185: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 185: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7671                                           
  data                         integral           32    'he2dea6ed                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    185                                             
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,149): (time 385 NS) Assertion top.inst_system_bus_if.assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 385: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 395: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 405: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 415: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7659     
  dat           integral          32    'he2dea6ed
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 435: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'he0a74b89 : rhs = 'haaaa5555
UVM_INFO @ 435: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7794 vs. expected@7653
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 435: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 435: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7653     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'he0a74b89
  wr_data_snoop              integral        32    'he0a74b89
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 435: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7794     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 455: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 455: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7727                                           
  data                         integral           32    'h15b71199                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    455                                             
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,149): (time 635 NS) Assertion top.inst_system_bus_if.assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 635: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 645: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 655: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 665: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7624     
  dat           integral          32    'h15b71199
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 685: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'he2dea6ed : rhs = 'haaaa5555
UVM_INFO @ 685: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7686 vs. expected@7619
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 685: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7619     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'he2dea6ed
  wr_data_snoop              integral        32    'he2dea6ed
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 685: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7686     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 705: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7722                                           
  data                         integral           32    'h2d4b1cb4                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    705                                             
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,149): (time 895 NS) Assertion top.inst_system_bus_if.assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 895: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 905: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 915: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 925: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7595     
  dat           integral          32    'h2d4b1cb4
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 945: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h15b71199 : rhs = 'haaaa5555
UVM_INFO @ 945: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7819 vs. expected@7730
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7730     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h15b71199
  wr_data_snoop              integral        32    'h15b71199
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 945: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7695                                           
  data                         integral           32    'h26039fdb                                      
  address                      integral           32    'h40010000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    965                                             
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 1005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,149): (time 1025 NS) Assertion top.inst_system_bus_if.assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1025: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1035: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1045: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1055: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1065: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 1075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1075: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 1085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1085: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1105: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7571     
  dat           integral          32    'h26039fdb
  address       integral          32    'h40010000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1105: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1105: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1105: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7593     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40010000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7581                                           
  data                         integral           32    'h43415310                                      
  address                      integral           32    'h40020000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    1125                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 1355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,149): (time 1375 NS) Assertion top.inst_system_bus_if.assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1375: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1385: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1395: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1405: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1415: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 1425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1425: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 1435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1435: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7644     
  dat           integral          32    'h43415310
  address       integral          32    'h40020000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1455: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1455: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7573     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40020000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1475: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7596                                           
  data                         integral           32    'hf7c1826c                                      
  address                      integral           32    'h40030000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    1475                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 1545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,149): (time 1565 NS) Assertion top.inst_system_bus_if.assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1565: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1575: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1585: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1595: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1605: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(128) @ 1615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1615: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 1625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_ERROR ../uvm/system_bus_interface.sv(151) @ 1625: reporter [cpu_lv1_interface] Assertion assert_no_lv2_rd_assert_without_bus_rd_or_bus_rdx Failed: no_lv2_rd_assert_without_bus_rd_or_bus_rdx
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7579     
  dat           integral          32    'hf7c1826c
  address       integral          32    'h40030000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7705     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40030000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1665: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7633                                           
  data                         integral           32    'headc03ba                                      
  address                      integral           32    'h40040000                                      
  request_type                 request_t          1     WRITE_REQ                                       
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    1665                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(82) @ 1785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2895: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2895: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7605                                           
  data                         integral           32    'haaaa5555                                      
  address                      integral           32    'h40010000                                      
  request_type                 request_t          1     READ_REQ                                        
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    2895                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7590     
  dat           integral          32    'h26039fdb
  address       integral          32    'h40040000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 2935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 2935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7568     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h40040000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h40000000
  proc_evict_dirty_blk_data  integral        32    'h2d4b1cb4
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7500                                           
  data                         integral           32    'haaaa5555                                      
  address                      integral           32    'h40020000                                      
  request_type                 request_t          1     READ_REQ                                        
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    2955                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 3025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7583     
  dat           integral          32    'h43415310
  address       integral          32    'h40020000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 43415310 received = 43415310
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7715                                           
  data                         integral           32    'haaaa5555                                      
  address                      integral           32    'h40030000                                      
  request_type                 request_t          1     READ_REQ                                        
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    3045                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7534     
  dat           integral          32    'hf7c1826c
  address       integral          32    'h40030000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = f7c1826c received = f7c1826c
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3125: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7502                                           
  data                         integral           32    'haaaa5555                                      
  address                      integral           32    'h40040000                                      
  request_type                 request_t          1     READ_REQ                                        
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    3125                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3245 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3245: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3285 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3285: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3325 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3325: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3365 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3365: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3405 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3405: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3445 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3445: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3485 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3485: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3525 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3525: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3565 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3565: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3605 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3605: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3645 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3645: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3685 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3685: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3725 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3725: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3765 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3765: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3805 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3805: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3845 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3845: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3885 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3885: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3925 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3925: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 3965 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 3965: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4005 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4005: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4045 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4045: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4085 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4085: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4125 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4125: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4165 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4165: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4205 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4205: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4245 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4245: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4285 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4285: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
UVM_INFO ../uvm/system_bus_monitor_c.sv(159) @ 4325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
xmsim: *E,ASRTST (../uvm/system_bus_interface.sv,139): (time 4325 NS) Assertion top.inst_system_bus_if.assert_no_lv2_wr_without_cp_in_cache_deassert has failed 
UVM_ERROR ../uvm/system_bus_interface.sv(141) @ 4325: reporter [cpu_lv1_interface] Assertion assert_no_lv2_wr_without_cp_in_cache_deassert Failed: no_lv2_wr_without_cp_in_cache_deassert
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7730                                           
  data                         integral           32    'haaaa5555                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     READ_REQ                                        
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    4335                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                
--------------------------------------------------------------------------------------------------------

          $rose(cpu_rd) |-> ##[1:$] $fell(cpu_rd) |=> $fell(data_in_bus_cpu_lv1);
                                                          |
xmsim: *E,ASRTST (../uvm/cpu_lv1_interface.sv,46): (time 4335 NS) Assertion top.inst_cpu_lv1_if[0].assert_data_in_bus_cpu_lv1_deassert_one_cycle_after_cpu_rd_deassert has failed (142 cycles, starting 2925 NS)
UVM_ERROR ../uvm/cpu_lv1_interface.sv(48) @ 4335: reporter [cpu_lv1_interface] Assertion assert_data_in_bus_cpu_lv1_deassert_one_cycle_after_cpu_rd_deassert Failed: data_in_bus_cpu_lv1 did not deassert one cycle after cpu_rd deassert
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7483     
  dat           integral          32    'h2d4b1cb4
  address       integral          32    'h40040000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_ERROR ../uvm/cache_scoreboard_c.sv(297) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] Data MISMATCH!!! expected = 26039fdb received = 2d4b1cb4
UVM_ERROR ../uvm/cache_scoreboard_c.sv(419) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] Additional activity is observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(421) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7595     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h0       
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h0       
  wr_data_snoop              integral        32    'hf7c1826c
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4415: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7911                                           
  data                         integral           32    'haaaa5555                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     READ_REQ                                        
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    4415                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7583     
  dat           integral          32    'h15b71199
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_ERROR ../uvm/cache_scoreboard_c.sv(297) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] Data MISMATCH!!! expected = 2d4b1cb4 received = 15b71199
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7466     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h2d4b1cb4
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4645: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4645: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7931                                           
  data                         integral           32    'haaaa5555                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     READ_REQ                                        
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    4645                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 4685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7527     
  dat           integral          32    'he2dea6ed
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_ERROR ../uvm/cache_scoreboard_c.sv(297) @ 4685: uvm_test_top.tb.sb [cache_scoreboard_c] Data MISMATCH!!! expected = 15b71199 received = e2dea6ed
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 4685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 4685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7933     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'h15b71199
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4705: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4705: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
--------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                           
--------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7474                                           
  data                         integral           32    'haaaa5555                                      
  address                      integral           32    'h40000000                                      
  request_type                 request_t          1     READ_REQ                                        
  access_cache_type            access_cache_t     1     DCACHE_ACC                                      
  begin_time                   time               64    4705                                            
  depth                        int                32    'd2                                             
  parent sequence (name)       string             21    write_miss_dcache_seq                           
  parent sequence (full name)  string             48    uvm_test_top.tb.vsequencer.write_miss_dcache_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                
--------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7926     
  dat           integral          32    'he0a74b89
  address       integral          32    'h40000000
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_ERROR ../uvm/cache_scoreboard_c.sv(297) @ 4795: uvm_test_top.tb.sb [cache_scoreboard_c] Data MISMATCH!!! expected = 15b71199 received = e0a74b89
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 4795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 4795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7606     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h40000000
  bus_req_snoop              integral        4     'h6       
  req_serviced_by            serv_by_t       32    SERV_NONE 
  rd_data                    integral        32    'he2dea6ed
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h1       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 5815: uvm_test_top.tb.vsequencer@@write_miss_dcache_seq [write_miss_dcache_seq] drop_objection
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 5815: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test FAIL
xmsim: *E,ERRSEV (../test/base_test.sv,65): (time 5815 NS).
top.base_test.report_phase
 _____ _    ___ _
|  ___/ \  |_ _| |
| |_ / _ \  | || |
|  _/ ___ \ | || |___
|_|/_/   \_\___|_____|


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  130
UVM_WARNING :    0
UVM_ERROR :   81
UVM_FATAL :    0
** Report counts by id
[MISCMP]     6
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]    64
[cpu_driver_c]    36
[cpu_lv1_interface]    69
[cpu_monitor_c]     4
[system_bus_monitor_c]    24
[write_miss_dcache]     1
[write_miss_dcache_seq]     3
Simulation complete via $finish(1) at time 5815 NS + 49
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_1404b416_505495ac.ucm (reused)
  data               :  ./cov_work/scope/test/icc_1404b416_505495ac.ucd
TOOL:	xrun	22.03-s012: Exiting on Apr 18, 2024 at 19:37:09 CDT  (total: 00:00:02)
