// Seed: 1319082783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7,
    input supply1 id_8,
    output wand id_9,
    input wor id_10,
    input wor id_11
    , id_20,
    output uwire id_12,
    output supply1 id_13,
    input tri1 id_14,
    output wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input wire id_18
    , id_21
);
  assign id_20 = id_16 - 1 ^ id_11;
  module_0(
      id_21, id_20, id_21, id_20, id_20, id_21, id_21, id_20, id_21
  );
endmodule
