###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 10:22:23 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_12_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                -0.023
  Arrival Time                  0.115
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.274 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.272 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.231 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.226 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.226 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.172 | 
     | test_pe/inp_code_reg_12_                  |              | DFCNQD1BWP40                    | 0.040 | 0.002 |  -0.032 |   -0.171 | 
     | test_pe/inp_code_reg_12_                  | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.019 | 0.100 |   0.068 |   -0.070 | 
     | test_pe/test_opt_reg_f/U4                 |              | OAI21D0BWP40                    | 0.019 | 0.000 |   0.068 |   -0.070 | 
     | test_pe/test_opt_reg_f/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.023 | 0.020 |   0.088 |   -0.050 | 
     | test_pe/test_opt_reg_f/U5                 |              | ND2D0BWP40                      | 0.023 | 0.000 |   0.088 |   -0.050 | 
     | test_pe/test_opt_reg_f/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.033 | 0.027 |   0.115 |   -0.023 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.033 | 0.000 |   0.115 |   -0.023 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.070 |       |  -0.125 |    0.013 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.015 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.081 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.085 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.053 | 0.005 |  -0.053 |    0.085 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.083 | 0.073 |   0.020 |    0.158 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.083 | 0.000 |   0.020 |    0.158 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_10_/Q                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                -0.023
  Arrival Time                  0.119
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.277 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.276 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.234 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.230 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.230 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.175 | 
     | test_pe/inp_code_reg_10_                  |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.032 |   -0.174 | 
     | test_pe/inp_code_reg_10_                  | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.020 | 0.101 |   0.069 |   -0.073 | 
     | test_pe/test_opt_reg_e/U4                 |              | OAI21D0BWP40                    | 0.020 | 0.000 |   0.069 |   -0.073 | 
     | test_pe/test_opt_reg_e/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.025 | 0.022 |   0.091 |   -0.051 | 
     | test_pe/test_opt_reg_e/U5                 |              | ND2D0BWP40                      | 0.025 | 0.000 |   0.091 |   -0.051 | 
     | test_pe/test_opt_reg_e/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.032 | 0.028 |   0.119 |   -0.023 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.032 | 0.000 |   0.119 |   -0.023 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.070 |       |  -0.125 |    0.017 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.018 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.084 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.089 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.053 | 0.005 |  -0.053 |    0.089 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.083 | 0.073 |   0.020 |    0.161 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.083 | 0.000 |   0.020 |    0.162 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/E (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_8_/Q                   (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.020
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                -0.024
  Arrival Time                  0.124
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.283 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.281 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.240 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.235 | 
     | test_pe/clk_gate_op_code_reg/latch        |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.235 | 
     | test_pe/clk_gate_op_code_reg/latch        | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.181 | 
     | test_pe/inp_code_reg_8_                   |              | DFCNQD1BWP40                    | 0.040 | 0.002 |  -0.032 |   -0.179 | 
     | test_pe/inp_code_reg_8_                   | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.076 | 
     | test_pe/test_opt_reg_d/U4                 |              | OAI21D0BWP40                    | 0.023 | 0.000 |   0.071 |   -0.076 | 
     | test_pe/test_opt_reg_d/U4                 | B v -> ZN ^  | OAI21D0BWP40                    | 0.025 | 0.022 |   0.093 |   -0.054 | 
     | test_pe/test_opt_reg_d/U5                 |              | ND2D0BWP40                      | 0.025 | 0.000 |   0.093 |   -0.054 | 
     | test_pe/test_opt_reg_d/U5                 | A2 ^ -> ZN v | ND2D0BWP40                      | 0.036 | 0.030 |   0.123 |   -0.024 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | EDFCNQD0BWP40                   | 0.036 | 0.000 |   0.124 |   -0.024 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.070 |       |  -0.125 |    0.022 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.024 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.090 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.053 |    0.094 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.053 | 0.005 |  -0.053 |    0.094 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.083 | 0.073 |   0.020 |    0.167 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | EDFCNQD0BWP40                   | 0.083 | 0.000 |   0.020 |    0.167 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.233
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.290 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.285 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.285 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.231 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.230 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.126 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.126 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.021 | 
     | test_pe/test_opt_reg_file/U6                    |              | AO22D0BWP40                     | 0.145 | 0.001 |   0.177 |   -0.020 | 
     | test_pe/test_opt_reg_file/U6                    | A1 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.056 |   0.233 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.233 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.072 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.074 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.139 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.143 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.143 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.225 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.226 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.234
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.331 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.290 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.285 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.285 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.231 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.230 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.127 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.127 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.021 | 
     | test_pe/test_opt_reg_file/U13                   |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.178 |   -0.020 | 
     | test_pe/test_opt_reg_file/U13                   | A1 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.056 |   0.234 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.234 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.072 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.074 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.139 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.143 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.143 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.225 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.226 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.234
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.333 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.332 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.290 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.231 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.230 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.127 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.127 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.022 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.178 |   -0.020 | 
     | test_pe/test_opt_reg_file/U18                    | A1 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.056 |   0.234 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.234 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.073 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.074 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.140 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.144 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.144 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.226 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.234
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.332 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.290 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.231 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.230 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.127 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.127 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.022 | 
     | test_pe/test_opt_reg_file/U9                    |              | AO22D0BWP40                     | 0.145 | 0.001 |   0.177 |   -0.020 | 
     | test_pe/test_opt_reg_file/U9                    | A1 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.057 |   0.234 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.234 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.073 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.074 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.140 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.144 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.144 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.226 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.234
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.332 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.290 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.286 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.231 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.231 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.127 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.127 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.022 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.177 |   -0.020 | 
     | test_pe/test_opt_reg_file/U10                   | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.056 |   0.234 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.234 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.073 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.075 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.140 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.144 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.144 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.227 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.235
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.334 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.291 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.232 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.232 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.128 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.128 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.023 | 
     | test_pe/test_opt_reg_file/U15                   |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.178 |   -0.021 | 
     | test_pe/test_opt_reg_file/U15                   | A1 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.057 |   0.235 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.235 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.074 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.076 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.141 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.145 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.145 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.235
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.335 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.333 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.292 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.233 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.232 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.129 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.129 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.024 | 
     | test_pe/test_opt_reg_file/U17                    |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.178 |   -0.021 | 
     | test_pe/test_opt_reg_file/U17                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.058 |   0.235 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.235 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.074 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.076 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.142 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.146 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.146 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.035
  Arrival Time                  0.235
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.292 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.233 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.232 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.129 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.129 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.024 | 
     | test_pe/test_opt_reg_file/U22                   |              | MUX2D0BWP40                     | 0.145 | 0.001 |   0.176 |   -0.023 | 
     | test_pe/test_opt_reg_file/U22                   | S v -> Z v   | MUX2D0BWP40                     | 0.018 | 0.058 |   0.235 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.235 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.074 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.076 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.142 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.146 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.146 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.077 | 0.000 |   0.028 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.035
  Arrival Time                  0.235
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.333 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.292 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.287 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.233 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.232 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.129 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.129 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.024 | 
     | test_pe/test_opt_reg_file/U23                   |              | MUX2D0BWP40                     | 0.145 | 0.000 |   0.176 |   -0.023 | 
     | test_pe/test_opt_reg_file/U23                   | S v -> Z v   | MUX2D0BWP40                     | 0.019 | 0.059 |   0.235 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.235 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.074 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.076 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.142 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.146 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.146 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.077 | 0.000 |   0.028 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
12_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.236
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.335 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.334 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.292 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.233 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.232 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.129 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.129 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.024 | 
     | test_pe/test_opt_reg_file/U16                    |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.178 |   -0.022 | 
     | test_pe/test_opt_reg_file/U16                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.058 |   0.236 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.236 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.075 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.076 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.142 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.146 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.146 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.228 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.228 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.236
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.336 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.334 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.293 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.288 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.234 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.233 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.130 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.130 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.024 | 
     | test_pe/test_opt_reg_file/U19                    |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.177 |   -0.023 | 
     | test_pe/test_opt_reg_file/U19                    | A1 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.058 |   0.236 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.236 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.075 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.077 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.142 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.146 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.146 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.228 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.229 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.036
  Arrival Time                  0.236
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.336 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.335 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.293 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.234 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.233 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.130 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.130 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.025 | 
     | test_pe/test_opt_reg_file/U12                    |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.178 |   -0.023 | 
     | test_pe/test_opt_reg_file/U12                    | A1 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.059 |   0.236 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.236 |    0.036 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.076 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.077 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.143 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.147 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.147 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.229 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.229 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.035
  Arrival Time                  0.236
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.337 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.294 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.235 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.234 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.130 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.130 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.025 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.145 | 0.001 |   0.177 |   -0.024 | 
     | test_pe/test_opt_reg_file/U11                   | A1 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.059 |   0.236 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.236 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.076 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.078 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.143 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.147 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.147 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.229 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.077 | 0.000 |   0.028 |    0.229 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.035
  Arrival Time                  0.237
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.337 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.335 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.294 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.235 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.234 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.131 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.131 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.026 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40                     | 0.145 | 0.001 |   0.177 |   -0.024 | 
     | test_pe/test_opt_reg_file/U8                    | A1 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.060 |   0.237 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.237 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.076 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.078 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.144 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.148 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.148 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.229 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.230 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                           (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.035
  Arrival Time                  0.237
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.337 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.335 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.294 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch               |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.289 | 
     | test_pe/clk_gate_op_code_reg/latch               | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.235 | 
     | test_pe/op_code_reg_9_                           |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.234 | 
     | test_pe/op_code_reg_9_                           | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.131 | 
     | test_pe/U34                                      |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.131 | 
     | test_pe/U34                                      | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.026 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.178 |   -0.024 | 
     | test_pe/test_opt_reg_file/U14                    | A1 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.059 |   0.237 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.237 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.076 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.078 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.144 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.148 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.148 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.230 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.230 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q                          (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.035
  Arrival Time                  0.238
  Slack Time                    0.203
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.338 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.337 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.295 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.291 | 
     | test_pe/clk_gate_op_code_reg/latch              | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.236 | 
     | test_pe/op_code_reg_9_                          |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.236 | 
     | test_pe/op_code_reg_9_                          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.023 | 0.103 |   0.071 |   -0.132 | 
     | test_pe/U34                                     |              | IOA21D1BWP40                    | 0.023 | 0.000 |   0.071 |   -0.132 | 
     | test_pe/U34                                     | A1 v -> ZN v | IOA21D1BWP40                    | 0.145 | 0.105 |   0.176 |   -0.027 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40                     | 0.145 | 0.002 |   0.177 |   -0.025 | 
     | test_pe/test_opt_reg_file/U7                    | A1 v -> Z v  | AO22D0BWP40                     | 0.022 | 0.060 |   0.238 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.238 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.070 |       |  -0.125 |    0.078 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.070 | 0.002 |  -0.123 |    0.079 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.052 | 0.066 |  -0.058 |    0.145 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.149 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.053 | 0.004 |  -0.054 |    0.149 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.077 | 0.082 |   0.028 |    0.231 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.077 | 0.001 |   0.029 |    0.232 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.023
  Arrival Time                  0.280
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.393 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.391 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.350 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.345 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.345 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.291 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.290 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.191 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.191 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.173 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.173 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.130 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.129 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.049 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.213 |   -0.044 | 
     | sb_1b/U143                         |              | AOI21D1BWP40                    | 0.085 | 0.005 |   0.213 |   -0.044 | 
     | sb_1b/U143                         | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.027 | 0.042 |   0.255 |   -0.002 | 
     | sb_1b/FE_RC_5_0                    |              | OAI21D2BWP40                    | 0.027 | 0.000 |   0.255 |   -0.002 | 
     | sb_1b/FE_RC_5_0                    | A2 ^ -> ZN v | OAI21D2BWP40                    | 0.020 | 0.025 |   0.280 |    0.023 | 
     | sb_1b/out_3_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.020 | 0.000 |   0.280 |    0.023 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.132 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.134 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.199 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.203 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.282 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.283 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.018
  Arrival Time                  0.286
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.404 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.402 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.361 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.302 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.301 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.202 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.202 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.184 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.184 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.141 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.140 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.060 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.212 |   -0.056 | 
     | sb_1b/U60                          |              | AOI22D1BWP40                    | 0.085 | 0.004 |   0.212 |   -0.056 | 
     | sb_1b/U60                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.036 | 0.045 |   0.257 |   -0.012 | 
     | sb_1b/U26                          |              | AOI22D1BWP40                    | 0.036 | 0.000 |   0.257 |   -0.011 | 
     | sb_1b/U26                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.031 | 0.029 |   0.286 |    0.018 | 
     | sb_1b/out_1_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.031 | 0.000 |   0.286 |    0.018 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.143 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.145 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.210 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.214 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.293 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.294 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.020
  Arrival Time                  0.288
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.404 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.402 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.361 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.356 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.302 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.301 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.202 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.202 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.184 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.184 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.141 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.140 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.060 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.214 |   -0.054 | 
     | sb_1b/U65                          |              | AOI22D0BWP40                    | 0.085 | 0.006 |   0.214 |   -0.054 | 
     | sb_1b/U65                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.043 | 0.046 |   0.260 |   -0.008 | 
     | sb_1b/U16                          |              | AOI22D1BWP40                    | 0.043 | 0.000 |   0.260 |   -0.008 | 
     | sb_1b/U16                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.026 | 0.028 |   0.288 |    0.020 | 
     | sb_1b/out_1_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.026 | 0.000 |   0.288 |    0.020 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.143 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.145 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.210 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.214 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.293 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.294 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.020
  Arrival Time                  0.291
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.407 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.405 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.364 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.305 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.304 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.205 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.205 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.187 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.187 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.144 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.143 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.063 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.056 | 
     | sb_1b/U75                          |              | AOI22D1BWP40                    | 0.085 | 0.007 |   0.215 |   -0.056 | 
     | sb_1b/U75                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.044 | 0.049 |   0.265 |   -0.006 | 
     | sb_1b/U6                           |              | AOI22D3BWP40                    | 0.044 | 0.000 |   0.265 |   -0.006 | 
     | sb_1b/U6                           | A2 ^ -> ZN v | AOI22D3BWP40                    | 0.025 | 0.026 |   0.291 |    0.020 | 
     | sb_1b/out_1_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.025 | 0.000 |   0.291 |    0.020 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.146 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.148 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.213 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.217 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.296 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.297 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.020
  Arrival Time                  0.291
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.407 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.405 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.364 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.359 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.305 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.304 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.205 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.205 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.188 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.188 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.144 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.144 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.063 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.214 |   -0.057 | 
     | sb_1b/U35                          |              | AOI22D0BWP40                    | 0.085 | 0.006 |   0.214 |   -0.057 | 
     | sb_1b/U35                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.041 | 0.048 |   0.262 |   -0.009 | 
     | sb_1b/U51                          |              | AOI22D2BWP40                    | 0.041 | 0.000 |   0.262 |   -0.009 | 
     | sb_1b/U51                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.028 | 0.029 |   0.291 |    0.020 | 
     | sb_1b/out_2_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.028 | 0.000 |   0.291 |    0.020 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.146 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.149 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.213 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.217 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.296 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.297 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_1b/out_2_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.020
  Arrival Time                  0.293
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.408 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.406 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.365 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.360 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.360 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.306 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.305 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.206 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.206 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.189 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.189 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.145 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.145 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.065 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.058 | 
     | sb_1b/U30                          |              | AOI22D0BWP40                    | 0.085 | 0.007 |   0.215 |   -0.058 | 
     | sb_1b/U30                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.044 | 0.050 |   0.265 |   -0.008 | 
     | sb_1b/U57                          |              | AOI22D2BWP40                    | 0.044 | 0.000 |   0.265 |   -0.008 | 
     | sb_1b/U57                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.026 | 0.028 |   0.293 |    0.020 | 
     | sb_1b/out_2_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.026 | 0.000 |   0.293 |    0.020 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.147 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.150 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.214 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.218 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.298 | 
     | sb_1b/out_2_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.019
  Arrival Time                  0.292
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.409 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.407 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.366 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.361 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.307 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.306 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.207 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.207 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.190 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.190 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.146 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.146 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.065 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.058 | 
     | sb_1b/U70                          |              | AOI22D1BWP40                    | 0.085 | 0.007 |   0.215 |   -0.058 | 
     | sb_1b/U70                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.043 | 0.048 |   0.263 |   -0.011 | 
     | sb_1b/U21                          |              | AOI22D2BWP40                    | 0.043 | 0.000 |   0.263 |   -0.010 | 
     | sb_1b/U21                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.029 | 0.029 |   0.292 |    0.018 | 
     | sb_1b/out_1_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.029 | 0.000 |   0.292 |    0.019 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.148 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.150 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.215 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.219 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.298 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.299 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.017
  Arrival Time                  0.292
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.410 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.408 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.367 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.362 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.308 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.307 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.208 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.208 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.191 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.191 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.147 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.147 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.066 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.060 | 
     | sb_1b/U55                          |              | AOI22D1BWP40                    | 0.085 | 0.007 |   0.215 |   -0.060 | 
     | sb_1b/U55                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.037 | 0.046 |   0.261 |   -0.014 | 
     | sb_1b/U32                          |              | AOI22D2BWP40                    | 0.037 | 0.000 |   0.261 |   -0.014 | 
     | sb_1b/U32                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.033 | 0.031 |   0.292 |    0.017 | 
     | sb_1b/out_1_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.033 | 0.000 |   0.292 |    0.017 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.149 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.152 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.216 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.220 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.300 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.300 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.014
  Arrival Time                  0.296
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.418 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.416 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.375 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.370 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.370 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.316 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.315 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.216 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.216 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.198 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.198 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.155 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.154 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.074 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.067 | 
     | sb_1b/U45                          |              | AOI22D0BWP40                    | 0.085 | 0.007 |   0.215 |   -0.067 | 
     | sb_1b/U45                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.038 | 0.045 |   0.261 |   -0.022 | 
     | sb_1b/U44                          |              | AOI22D1BWP40                    | 0.038 | 0.000 |   0.261 |   -0.022 | 
     | sb_1b/U44                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.043 | 0.035 |   0.296 |    0.014 | 
     | sb_1b/out_2_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.043 | 0.000 |   0.296 |    0.014 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.157 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.159 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.224 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.228 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.307 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.308 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.019
  Arrival Time                  0.306
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.423 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.421 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.380 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.375 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.375 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.321 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.320 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.221 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.221 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.204 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.204 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.160 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.160 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.079 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.214 |   -0.073 | 
     | sb_1b/U40                          |              | AOI22D1BWP40                    | 0.085 | 0.006 |   0.214 |   -0.073 | 
     | sb_1b/U40                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.030 | 0.041 |   0.255 |   -0.032 | 
     | sb_1b/FE_RC_4_0                    |              | MUX2ND1BWP40                    | 0.030 | 0.000 |   0.255 |   -0.032 | 
     | sb_1b/FE_RC_4_0                    | I1 ^ -> ZN v | MUX2ND1BWP40                    | 0.030 | 0.051 |   0.306 |    0.019 | 
     | sb_1b/out_2_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.030 | 0.000 |   0.306 |    0.019 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.162 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.164 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.229 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.233 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.312 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.313 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.016
  Arrival Time                  0.310
  Slack Time                    0.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.430 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.429 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.387 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.383 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.383 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.328 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.328 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.228 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.228 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.211 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.211 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.167 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.167 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.087 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.080 | 
     | sb_1b/U50                          |              | AOI22D0BWP40                    | 0.085 | 0.007 |   0.215 |   -0.080 | 
     | sb_1b/U50                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.056 | 0.057 |   0.272 |   -0.023 | 
     | sb_1b/U11                          |              | AOI22D2BWP40                    | 0.056 | 0.000 |   0.272 |   -0.022 | 
     | sb_1b/U11                          | A2 ^ -> ZN v | AOI22D2BWP40                    | 0.038 | 0.038 |   0.310 |    0.015 | 
     | sb_1b/out_2_0_id1_reg_0_           |              | EDFQD2BWP40                     | 0.038 | 0.000 |   0.310 |    0.016 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.170 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.172 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.237 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.240 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.320 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD2BWP40 | 0.094 | 0.001 |   0.026 |    0.321 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.016
  Arrival Time                  0.316
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.436 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.434 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.393 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.388 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.388 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.334 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.333 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.234 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.234 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.216 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.216 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.173 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.172 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.092 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.214 |   -0.086 | 
     | sb_1b/U74                          |              | MUX4D0BWP40                     | 0.085 | 0.006 |   0.214 |   -0.086 | 
     | sb_1b/U74                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.038 | 0.102 |   0.316 |    0.016 | 
     | sb_1b/out_3_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.038 | 0.000 |   0.316 |    0.016 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.175 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.177 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.242 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.246 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.325 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.326 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.015
  Arrival Time                  0.318
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.439 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.437 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.396 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.391 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.391 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.337 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.336 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.237 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.237 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.220 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.220 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.176 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.176 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.095 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.088 | 
     | sb_1b/U91                          |              | MUX4D0BWP40                     | 0.085 | 0.007 |   0.215 |   -0.088 | 
     | sb_1b/U91                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.040 | 0.103 |   0.318 |    0.015 | 
     | sb_1b/out_0_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.040 | 0.000 |   0.318 |    0.015 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.178 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.181 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.245 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.249 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.329 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.330 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.017
  Arrival Time                  0.322
  Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.441 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.439 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.397 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.393 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.393 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.339 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.338 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.238 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.238 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.221 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.221 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.177 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.177 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.097 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.090 | 
     | sb_1b/U77                          |              | MUX4D1BWP40                     | 0.085 | 0.007 |   0.215 |   -0.090 | 
     | sb_1b/U77                          | I3 v -> Z v  | MUX4D1BWP40                     | 0.034 | 0.107 |   0.322 |    0.017 | 
     | sb_1b/out_3_0_id1_reg_0_           |              | EDFQD1BWP40                     | 0.034 | 0.000 |   0.322 |    0.017 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.180 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.182 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.247 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.250 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.330 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.331 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.014
  Arrival Time                  0.320
  Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.441 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.439 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.398 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.393 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.393 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.339 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.338 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.239 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.239 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.222 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.222 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.178 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.178 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.098 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.213 |   -0.092 | 
     | sb_1b/U85                          |              | MUX4D0BWP40                     | 0.085 | 0.005 |   0.213 |   -0.092 | 
     | sb_1b/U85                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.041 | 0.106 |   0.320 |    0.014 | 
     | sb_1b/out_3_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.041 | 0.000 |   0.320 |    0.014 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.180 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.183 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.247 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.251 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.331 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.332 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_1b/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.015
  Arrival Time                  0.325
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.445 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.443 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.402 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.397 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.397 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.343 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.342 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.243 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.243 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.225 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.225 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.182 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.181 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.101 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.094 | 
     | sb_1b/U83                          |              | MUX4D1BWP40                     | 0.085 | 0.007 |   0.215 |   -0.094 | 
     | sb_1b/U83                          | I3 v -> Z v  | MUX4D1BWP40                     | 0.038 | 0.109 |   0.324 |    0.015 | 
     | sb_1b/out_3_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.038 | 0.000 |   0.325 |    0.015 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.184 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.186 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.251 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.255 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.334 | 
     | sb_1b/out_3_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.335 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.014
  Arrival Time                  0.324
  Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.445 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.443 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.402 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.397 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.397 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.343 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.342 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.243 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.243 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.226 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.226 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.182 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.182 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.101 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.212 |   -0.098 | 
     | sb_1b/U87                          |              | MUX4D1BWP40                     | 0.085 | 0.004 |   0.212 |   -0.098 | 
     | sb_1b/U87                          | I3 v -> Z v  | MUX4D1BWP40                     | 0.041 | 0.111 |   0.323 |    0.014 | 
     | sb_1b/out_0_1_id1_reg_0_           |              | EDFQD1BWP40                     | 0.041 | 0.000 |   0.324 |    0.014 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.184 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.187 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.251 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.255 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.335 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.335 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.013
  Arrival Time                  0.323
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.446 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.444 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.403 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.398 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.398 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.344 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.343 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.244 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.244 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.227 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.227 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.183 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.183 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.102 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.215 |   -0.095 | 
     | sb_1b/U79                          |              | MUX4D0BWP40                     | 0.085 | 0.007 |   0.215 |   -0.095 | 
     | sb_1b/U79                          | I3 v -> Z v  | MUX4D0BWP40                     | 0.046 | 0.108 |   0.323 |    0.012 | 
     | sb_1b/out_0_4_id1_reg_0_           |              | EDFQD1BWP40                     | 0.046 | 0.000 |   0.323 |    0.013 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.185 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.187 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.252 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.256 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.335 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.336 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.013
  Arrival Time                  0.325
  Slack Time                    0.313
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.448 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.446 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.405 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.400 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.400 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.346 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.345 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.246 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.246 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.229 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.229 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.185 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.185 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.105 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.213 |   -0.099 | 
     | sb_1b/U89                          |              | MUX4D1BWP40                     | 0.085 | 0.005 |   0.213 |   -0.099 | 
     | sb_1b/U89                          | I3 v -> Z v  | MUX4D1BWP40                     | 0.044 | 0.112 |   0.325 |    0.013 | 
     | sb_1b/out_0_3_id1_reg_0_           |              | EDFQD1BWP40                     | 0.044 | 0.000 |   0.325 |    0.013 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.188 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.190 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.255 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.258 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.338 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.338 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_1b/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_2_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/op_code_reg_15_/Q  (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.010
  Arrival Time                  0.333
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                    |              |                                 |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                    | clk_in ^     |                                 | 0.048 |       |  -0.136 |   -0.459 | 
     | CTS_ccl_a_buf_00011                |              | CKBD20BWP40                     | 0.048 | 0.002 |  -0.134 |   -0.458 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^   | CKBD20BWP40                     | 0.036 | 0.041 |  -0.092 |   -0.416 | 
     | test_pe                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.088 |   -0.412 | 
     | test_pe/clk_gate_op_code_reg/latch |              | CKLNQD10BWP40                   | 0.037 | 0.005 |  -0.088 |   -0.412 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^  | CKLNQD10BWP40                   | 0.040 | 0.054 |  -0.034 |   -0.357 | 
     | test_pe/op_code_reg_15_            |              | DFCNQD1BWP40                    | 0.040 | 0.001 |  -0.033 |   -0.356 | 
     | test_pe/op_code_reg_15_            | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.099 |   0.067 |   -0.257 | 
     | test_pe/U15                        |              | CKND1BWP40                      | 0.017 | 0.000 |   0.067 |   -0.257 | 
     | test_pe/U15                        | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.084 |   -0.240 | 
     | test_pe/U22                        |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.084 |   -0.240 | 
     | test_pe/U22                        | B1 ^ -> ZN v | AOI22D0BWP40                    | 0.073 | 0.044 |   0.128 |   -0.196 | 
     | test_pe/FE_OFC0_pe_out_res_p       |              | BUFFD2BWP40                     | 0.073 | 0.000 |   0.128 |   -0.196 | 
     | test_pe/FE_OFC0_pe_out_res_p       | I v -> Z v   | BUFFD2BWP40                     | 0.084 | 0.080 |   0.208 |   -0.116 | 
     | test_pe                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.212 |   -0.111 | 
     | sb_1b/U81                          |              | MUX4D1BWP40                     | 0.085 | 0.004 |   0.212 |   -0.111 | 
     | sb_1b/U81                          | I3 v -> Z v  | MUX4D1BWP40                     | 0.054 | 0.120 |   0.333 |    0.009 | 
     | sb_1b/out_0_2_id1_reg_0_           |              | EDFQD1BWP40                     | 0.054 | 0.001 |   0.333 |    0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.070 |       |  -0.125 |    0.199 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.070 | 0.002 |  -0.123 |    0.201 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.065 |  -0.058 |    0.266 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.050 | 0.004 |  -0.054 |    0.269 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.094 | 0.080 |   0.025 |    0.349 | 
     | sb_1b/out_0_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.094 | 0.001 |   0.026 |    0.350 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.054
  Arrival Time                  0.385
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.466 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.464 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.423 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.418 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.418 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.364 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.363 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.260 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.260 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.138 | 
     | test_pe/U53                        |                  | MAOI22D0BWP40                   | 0.209 |  0.003 |   0.195 |   -0.135 | 
     | test_pe/U53                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.040 |  0.065 |   0.260 |   -0.070 | 
     | test_pe/FE_OFC60_pe_out_res_13     |                  | BUFFD3BWP40                     | 0.040 |  0.000 |   0.260 |   -0.070 | 
     | test_pe/FE_OFC60_pe_out_res_13     | I ^ -> Z ^       | BUFFD3BWP40                     | 0.120 |  0.079 |   0.339 |    0.009 | 
     | test_pe                            | res[13] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.344 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.104 |  0.005 |   0.344 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  | I3_5 ^ -> ZN_5 v | nem_ohmux_invd1_4i_8b           | 0.058 |  0.052 |   0.396 |    0.066 | 
     | sb_wide/out_1_4_id1_bar_reg_13_    |                  | DFQD2BWP40                      | 0.065 | -0.012 |   0.385 |    0.054 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.205 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.208 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.272 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.050 | 0.004 |  -0.054 |    0.276 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.028 |    0.359 | 
     | sb_wide/out_1_4_id1_bar_reg_13_            |             | DFQD2BWP40   | 0.080 | 0.001 |   0.029 |    0.359 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_10_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.049
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.067
  Arrival Time                  0.411
  Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.480 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.478 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.437 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.432 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.432 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.378 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.377 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.274 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.274 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.152 | 
     | test_pe/U67                        |                  | MAOI22D0BWP40                   | 0.209 |  0.003 |   0.195 |   -0.149 | 
     | test_pe/U67                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.047 |  0.069 |   0.264 |   -0.080 | 
     | test_pe/FE_OFC62_pe_out_res_10     |                  | CKBD5BWP40                      | 0.047 |  0.000 |   0.264 |   -0.080 | 
     | test_pe/FE_OFC62_pe_out_res_10     | I ^ -> Z ^       | CKBD5BWP40                      | 0.201 |  0.084 |   0.348 |    0.004 | 
     | test_pe                            | res[10] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.378 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.192 |  0.030 |   0.378 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  | I3_2 ^ -> ZN_2 v | nem_ohmux_invd1_4i_8b           | 0.020 |  0.008 |   0.387 |    0.042 | 
     | sb_wide/FE_OFC397_out_1_4_i_bar_10 |                  | BUFFD1BWP40                     | 0.023 | -0.009 |   0.378 |    0.034 | 
     | sb_wide/FE_OFC397_out_1_4_i_bar_10 | I v -> Z v       | BUFFD1BWP40                     | 0.018 |  0.033 |   0.411 |    0.067 | 
     | sb_wide/out_1_4_id1_bar_reg_10_    |                  | DFQD4BWP40                      | 0.018 |  0.000 |   0.411 |    0.067 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.219 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.286 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.050 | 0.004 |  -0.054 |    0.290 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.028 |    0.373 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            |             | DFQD4BWP40   | 0.080 | 0.001 |   0.029 |    0.373 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.047
  Arrival Time                  0.396
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.484 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.482 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.441 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.436 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.436 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.382 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.381 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.278 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.278 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.156 | 
     | test_pe/U57                        |                  | MAOI22D0BWP40                   | 0.209 |  0.002 |   0.194 |   -0.154 | 
     | test_pe/U57                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.036 |  0.062 |   0.256 |   -0.092 | 
     | test_pe/FE_OFC2_pe_out_res_15      |                  | BUFFD3BWP40                     | 0.036 |  0.000 |   0.256 |   -0.092 | 
     | test_pe/FE_OFC2_pe_out_res_15      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.151 |  0.098 |   0.354 |    0.006 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.354 |    0.006 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.130 |  0.000 |   0.354 |    0.006 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b           | 0.057 |  0.053 |   0.407 |    0.059 | 
     | sb_wide/out_1_4_id1_bar_reg_15_    |                  | DFQD0BWP40                      | 0.063 | -0.011 |   0.396 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.223 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.226 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.290 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.050 | 0.004 |  -0.054 |    0.294 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.028 |    0.377 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.080 | 0.000 |   0.029 |    0.377 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.065
  Arrival Time                  0.416
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.486 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.485 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.443 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.439 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.439 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.384 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.383 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.280 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.280 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.158 | 
     | test_pe/U47                        |                  | MAOI22D0BWP40                   | 0.209 |  0.001 |   0.194 |   -0.157 | 
     | test_pe/U47                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.046 |  0.068 |   0.262 |   -0.089 | 
     | test_pe/FE_OFC67_pe_out_res_0      |                  | CKBD4BWP40                      | 0.046 |  0.000 |   0.262 |   -0.089 | 
     | test_pe/FE_OFC67_pe_out_res_0      | I ^ -> Z ^       | CKBD4BWP40                      | 0.200 |  0.109 |   0.370 |    0.020 | 
     | test_pe                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.376 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7   |                  | nem_ohmux_invd1_4i_8b           | 0.171 |  0.005 |   0.376 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd1_4i_8b           | 0.022 |  0.002 |   0.378 |    0.027 | 
     | sb_wide/FE_PHC164_out_1_3_i_bar_0  |                  | BUFFD1BWP40                     | 0.025 | -0.008 |   0.369 |    0.019 | 
     | sb_wide/FE_PHC164_out_1_3_i_bar_0  | I v -> Z v       | BUFFD1BWP40                     | 0.039 |  0.046 |   0.416 |    0.065 | 
     | sb_wide/out_1_3_id1_bar_reg_0_     |                  | DFQD2BWP40                      | 0.039 |  0.000 |   0.416 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.226 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.228 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.293 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.050 | 0.002 |  -0.056 |    0.294 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.086 |   0.030 |    0.381 | 
     | sb_wide/out_1_3_id1_bar_reg_0_             |             | DFQD2BWP40   | 0.098 | 0.001 |   0.031 |    0.381 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.025
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.044
  Arrival Time                  0.398
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.490 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.488 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.447 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.443 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.004 |  -0.088 |   -0.443 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.052 |  0.053 |  -0.035 |   -0.390 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.052 |  0.001 |  -0.035 |   -0.389 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.042 |  0.101 |   0.067 |   -0.287 | 
     | test_pe/test_opt_reg_file/U37                      |                  | CKMUX2D1BWP40                   | 0.042 |  0.000 |   0.067 |   -0.287 | 
     | test_pe/test_opt_reg_file/U37                      | I0 ^ -> Z ^      | CKMUX2D1BWP40                   | 0.177 |  0.128 |   0.195 |   -0.159 | 
     | test_pe/U59                                        |                  | MAOI22D0BWP40                   | 0.177 |  0.000 |   0.195 |   -0.159 | 
     | test_pe/U59                                        | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.075 |  0.074 |   0.269 |   -0.086 | 
     | test_pe/FE_OFC59_pe_out_res_14                     |                  | BUFFD3BWP40                     | 0.075 |  0.000 |   0.269 |   -0.086 | 
     | test_pe/FE_OFC59_pe_out_res_14                     | I ^ -> Z ^       | BUFFD3BWP40                     | 0.119 |  0.088 |   0.356 |    0.002 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.359 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd1_4i_8b           | 0.103 |  0.002 |   0.359 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b           | 0.078 |  0.052 |   0.411 |    0.056 | 
     | sb_wide/out_1_4_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.086 | -0.013 |   0.398 |    0.044 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.229 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.232 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.296 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.050 | 0.004 |  -0.054 |    0.300 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.028 |    0.383 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.080 | 0.001 |   0.029 |    0.383 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.058
  Arrival Time                  0.413
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.490 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.488 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.447 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.442 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.442 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.388 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.387 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.284 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.284 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.162 | 
     | test_pe/U63                        |                  | MAOI22D0BWP40                   | 0.209 |  0.002 |   0.195 |   -0.160 | 
     | test_pe/U63                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.035 |  0.062 |   0.257 |   -0.098 | 
     | test_pe/FE_OFC63_pe_out_res_8      |                  | BUFFD3BWP40                     | 0.035 |  0.000 |   0.257 |   -0.098 | 
     | test_pe/FE_OFC63_pe_out_res_8      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.156 |  0.099 |   0.355 |    0.001 | 
     | test_pe                            | res[8] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.357 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.134 |  0.002 |   0.357 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15  | I3_0 ^ -> ZN_0 v | nem_ohmux_invd1_4i_8b           | 0.025 |  0.011 |   0.367 |    0.013 | 
     | sb_wide/FE_PHC183_out_0_4_i_bar_8  |                  | BUFFD0BWP40                     | 0.028 | -0.009 |   0.359 |    0.004 | 
     | sb_wide/FE_PHC183_out_0_4_i_bar_8  | I v -> Z v       | BUFFD0BWP40                     | 0.061 |  0.054 |   0.413 |    0.058 | 
     | sb_wide/out_0_4_id1_bar_reg_8_     |                  | DFQD0BWP40                      | 0.061 |  0.000 |   0.413 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.229 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.232 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.296 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.050 | 0.004 |  -0.054 |    0.300 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.102 | 0.088 |   0.034 |    0.388 | 
     | sb_wide/out_0_4_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.102 | 0.001 |   0.035 |    0.389 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.059
  Arrival Time                  0.415
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.492 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.490 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.449 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.444 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.444 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.390 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.389 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.286 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.286 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.164 | 
     | test_pe/U53                        |                  | MAOI22D0BWP40                   | 0.209 |  0.003 |   0.195 |   -0.161 | 
     | test_pe/U53                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.040 |  0.065 |   0.260 |   -0.096 | 
     | test_pe/FE_OFC60_pe_out_res_13     |                  | BUFFD3BWP40                     | 0.040 |  0.000 |   0.260 |   -0.096 | 
     | test_pe/FE_OFC60_pe_out_res_13     | I ^ -> Z ^       | BUFFD3BWP40                     | 0.120 |  0.079 |   0.339 |   -0.017 | 
     | test_pe                            | res[13] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.344 |   -0.012 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.104 |  0.005 |   0.344 |   -0.012 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15  | I3_5 ^ -> ZN_5 v | nem_ohmux_invd1_4i_8b           | 0.033 |  0.032 |   0.376 |    0.020 | 
     | sb_wide/FE_OFC388_out_3_3_i_bar_13 |                  | CKBD1BWP40                      | 0.037 | -0.010 |   0.366 |    0.010 | 
     | sb_wide/FE_OFC388_out_3_3_i_bar_13 | I v -> Z v       | CKBD1BWP40                      | 0.043 |  0.048 |   0.414 |    0.058 | 
     | sb_wide/out_3_3_id1_bar_reg_13_    |                  | DFQD2BWP40                      | 0.043 |  0.001 |   0.415 |    0.059 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.231 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.234 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.298 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.050 | 0.004 |  -0.054 |    0.302 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.028 |    0.385 | 
     | sb_wide/out_3_3_id1_bar_reg_13_            |             | DFQD2BWP40   | 0.079 | 0.001 |   0.029 |    0.386 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.054
  Arrival Time                  0.412
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.493 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.492 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.450 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.446 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.446 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.391 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.391 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.287 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.287 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.165 | 
     | test_pe/U63                        |                  | MAOI22D0BWP40                   | 0.209 |  0.002 |   0.195 |   -0.163 | 
     | test_pe/U63                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.035 |  0.062 |   0.257 |   -0.101 | 
     | test_pe/FE_OFC63_pe_out_res_8      |                  | BUFFD3BWP40                     | 0.035 |  0.000 |   0.257 |   -0.101 | 
     | test_pe/FE_OFC63_pe_out_res_8      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.156 |  0.099 |   0.355 |   -0.003 | 
     | test_pe                            | res[8] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.358 |   -0.000 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.134 |  0.002 |   0.358 |   -0.000 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15  | I3_0 ^ -> ZN_0 v | nem_ohmux_invd1_4i_8b           | 0.059 |  0.066 |   0.423 |    0.065 | 
     | sb_wide/out_1_4_id1_bar_reg_8_     |                  | DFQD2BWP40                      | 0.066 | -0.011 |   0.412 |    0.054 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.233 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.235 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.300 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.050 | 0.004 |  -0.054 |    0.304 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.083 |   0.028 |    0.386 | 
     | sb_wide/out_1_4_id1_bar_reg_8_             |             | DFQD2BWP40   | 0.080 | 0.001 |   0.029 |    0.387 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.035
= Required Time                 0.028
  Arrival Time                  0.389
  Slack Time                    0.361
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.497 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.495 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.454 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.449 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.449 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.395 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.394 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.291 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.291 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.169 | 
     | test_pe/U57                        |                  | MAOI22D0BWP40                   | 0.209 |  0.002 |   0.194 |   -0.167 | 
     | test_pe/U57                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.036 |  0.062 |   0.256 |   -0.105 | 
     | test_pe/FE_OFC2_pe_out_res_15      |                  | BUFFD3BWP40                     | 0.036 |  0.000 |   0.256 |   -0.105 | 
     | test_pe/FE_OFC2_pe_out_res_15      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.151 |  0.098 |   0.354 |   -0.007 | 
     | test_pe                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.348 |   -0.013 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15  |                  | nem_ohmux_invd1_4i_8b           | 0.130 | -0.006 |   0.348 |   -0.013 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd1_4i_8b           | 0.066 |  0.052 |   0.400 |    0.039 | 
     | sb_wide/out_2_2_id1_bar_reg_15_    |                  | DFQD0BWP40                      | 0.074 | -0.011 |   0.389 |    0.028 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.236 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.238 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD20BWP40  | 0.052 | 0.066 |  -0.058 |    0.303 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.052 | 0.002 |  -0.056 |    0.305 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.087 |   0.031 |    0.392 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.001 |   0.032 |    0.393 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_1_3_id1_bar_reg_6_/CP 
Endpoint:   sb_wide/out_1_3_id1_bar_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.065
  Arrival Time                  0.427
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.498 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.496 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.455 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.450 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.450 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.396 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.395 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.292 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.292 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.170 | 
     | test_pe/U43                        |                  | MAOI22D0BWP40                   | 0.209 |  0.002 |   0.195 |   -0.168 | 
     | test_pe/U43                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.047 |  0.069 |   0.263 |   -0.099 | 
     | test_pe/FE_OFC8_pe_out_res_6       |                  | CKBD4BWP40                      | 0.047 |  0.000 |   0.263 |   -0.099 | 
     | test_pe/FE_OFC8_pe_out_res_6       | I ^ -> Z ^       | CKBD4BWP40                      | 0.221 |  0.100 |   0.364 |    0.001 | 
     | test_pe                            | res[6] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.385 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7   |                  | nem_ohmux_invd1_4i_8b           | 0.194 |  0.021 |   0.385 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7   | I3_6 ^ -> ZN_6 v | nem_ohmux_invd1_4i_8b           | 0.023 |  0.004 |   0.389 |    0.027 | 
     | sb_wide/FE_PHC166_out_1_3_i_bar_6  |                  | BUFFD1BWP40                     | 0.026 | -0.009 |   0.380 |    0.018 | 
     | sb_wide/FE_PHC166_out_1_3_i_bar_6  | I v -> Z v       | BUFFD1BWP40                     | 0.039 |  0.047 |   0.427 |    0.065 | 
     | sb_wide/out_1_3_id1_bar_reg_6_     |                  | DFQD2BWP40                      | 0.039 |  0.000 |   0.427 |    0.065 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.237 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.240 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.304 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.050 | 0.002 |  -0.056 |    0.306 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.086 |   0.030 |    0.393 | 
     | sb_wide/out_1_3_id1_bar_reg_6_             |             | DFQD2BWP40   | 0.098 | 0.001 |   0.031 |    0.393 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: test_pe/op_code_reg_9_/Q         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.010
= Required Time                 0.057
  Arrival Time                  0.420
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.024
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.136
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                    |                  |                                 |       |        |  Time   |   Time   | 
     |------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                    | clk_in ^         |                                 | 0.048 |        |  -0.136 |   -0.499 | 
     | CTS_ccl_a_buf_00011                |                  | CKBD20BWP40                     | 0.048 |  0.002 |  -0.134 |   -0.497 | 
     | CTS_ccl_a_buf_00011                | I ^ -> Z ^       | CKBD20BWP40                     | 0.036 |  0.041 |  -0.092 |   -0.455 | 
     | test_pe                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.088 |   -0.451 | 
     | test_pe/clk_gate_op_code_reg/latch |                  | CKLNQD10BWP40                   | 0.037 |  0.005 |  -0.088 |   -0.451 | 
     | test_pe/clk_gate_op_code_reg/latch | CP ^ -> Q ^      | CKLNQD10BWP40                   | 0.040 |  0.054 |  -0.034 |   -0.397 | 
     | test_pe/op_code_reg_9_             |                  | DFCNQD1BWP40                    | 0.040 |  0.001 |  -0.033 |   -0.396 | 
     | test_pe/op_code_reg_9_             | CP ^ -> Q v      | DFCNQD1BWP40                    | 0.023 |  0.103 |   0.071 |   -0.292 | 
     | test_pe/U203                       |                  | CKND1BWP40                      | 0.023 |  0.000 |   0.071 |   -0.292 | 
     | test_pe/U203                       | I v -> ZN ^      | CKND1BWP40                      | 0.209 |  0.122 |   0.193 |   -0.170 | 
     | test_pe/U45                        |                  | MAOI22D0BWP40                   | 0.209 |  0.001 |   0.194 |   -0.169 | 
     | test_pe/U45                        | B1 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.068 |   0.261 |   -0.102 | 
     | test_pe/FE_OFC66_pe_out_res_1      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.261 |   -0.102 | 
     | test_pe/FE_OFC66_pe_out_res_1      | I ^ -> Z ^       | CKBD4BWP40                      | 0.210 |  0.109 |   0.370 |    0.007 | 
     | test_pe                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.378 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7   |                  | nem_ohmux_invd1_4i_8b           | 0.180 |  0.008 |   0.378 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd1_4i_8b           | 0.026 | -0.001 |   0.377 |    0.014 | 
     | sb_wide/FE_OFC1608_out_3_3_i_bar_1 |                  | BUFFD1BWP40                     | 0.029 | -0.008 |   0.369 |    0.006 | 
     | sb_wide/FE_OFC1608_out_3_3_i_bar_1 | I v -> Z v       | BUFFD1BWP40                     | 0.050 |  0.050 |   0.419 |    0.056 | 
     | sb_wide/out_3_3_id1_bar_reg_1_     |                  | DFQD2BWP40                      | 0.050 |  0.001 |   0.420 |    0.057 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     + Source Insertion Delay            -0.160
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.070 |       |  -0.125 |    0.238 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD20BWP40  | 0.070 | 0.002 |  -0.123 |    0.240 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD20BWP40  | 0.050 | 0.065 |  -0.058 |    0.305 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.050 | 0.004 |  -0.054 |    0.309 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.082 |   0.028 |    0.391 | 
     | sb_wide/out_3_3_id1_bar_reg_1_             |             | DFQD2BWP40   | 0.079 | 0.001 |   0.029 |    0.392 | 
     +--------------------------------------------------------------------------------------------------------------+ 

