--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml datapath.twx datapath.ncd -o datapath.twr datapath.pcf

Design file:              datapath.ncd
Physical constraint file: datapath.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
cargaRDM     |    1.246(R)|      FAST  |   -0.375(R)|      SLOW  |clk_BUFGP         |   0.000|
cargaREM     |    0.893(R)|      FAST  |    0.070(R)|      SLOW  |clk_BUFGP         |   0.000|
cargaRI      |    1.855(R)|      SLOW  |   -0.364(R)|      SLOW  |clk_BUFGP         |   0.000|
cargaZ       |    0.499(R)|      FAST  |    0.246(R)|      SLOW  |clk_BUFGP         |   0.000|
read_write<0>|    1.120(R)|      FAST  |    0.265(R)|      SLOW  |clk_BUFGP         |   0.000|
reset        |    1.088(R)|      FAST  |    0.107(R)|      SLOW  |clk_BUFGP         |   0.000|
selMux       |    1.183(R)|      FAST  |   -0.249(R)|      SLOW  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
decoder<4>  |         7.082(R)|      SLOW  |         3.727(R)|      FAST  |clk_BUFGP         |   0.000|
decoder<5>  |         7.035(R)|      SLOW  |         3.705(R)|      FAST  |clk_BUFGP         |   0.000|
decoder<6>  |         7.198(R)|      SLOW  |         3.797(R)|      FAST  |clk_BUFGP         |   0.000|
decoder<7>  |         7.096(R)|      SLOW  |         3.739(R)|      FAST  |clk_BUFGP         |   0.000|
outNZ<0>    |         6.631(R)|      SLOW  |         3.376(R)|      FAST  |clk_BUFGP         |   0.000|
outRDM<0>   |         7.229(R)|      SLOW  |         3.752(R)|      FAST  |clk_BUFGP         |   0.000|
outRDM<1>   |         7.195(R)|      SLOW  |         3.744(R)|      FAST  |clk_BUFGP         |   0.000|
outRDM<2>   |         7.119(R)|      SLOW  |         3.706(R)|      FAST  |clk_BUFGP         |   0.000|
outRDM<3>   |         7.116(R)|      SLOW  |         3.703(R)|      FAST  |clk_BUFGP         |   0.000|
outRDM<4>   |         7.176(R)|      SLOW  |         3.775(R)|      FAST  |clk_BUFGP         |   0.000|
outRDM<5>   |         7.076(R)|      SLOW  |         3.706(R)|      FAST  |clk_BUFGP         |   0.000|
outRDM<6>   |         6.974(R)|      SLOW  |         3.606(R)|      FAST  |clk_BUFGP         |   0.000|
outRDM<7>   |         7.017(R)|      SLOW  |         3.693(R)|      FAST  |clk_BUFGP         |   0.000|
outREM<0>   |         6.792(R)|      SLOW  |         3.486(R)|      FAST  |clk_BUFGP         |   0.000|
outREM<1>   |         6.707(R)|      SLOW  |         3.444(R)|      FAST  |clk_BUFGP         |   0.000|
outREM<2>   |         6.677(R)|      SLOW  |         3.450(R)|      FAST  |clk_BUFGP         |   0.000|
outREM<3>   |         7.329(R)|      SLOW  |         3.952(R)|      FAST  |clk_BUFGP         |   0.000|
outREM<4>   |         7.021(R)|      SLOW  |         3.618(R)|      FAST  |clk_BUFGP         |   0.000|
outREM<5>   |         7.154(R)|      SLOW  |         3.789(R)|      FAST  |clk_BUFGP         |   0.000|
outREM<6>   |         6.797(R)|      SLOW  |         3.544(R)|      FAST  |clk_BUFGP         |   0.000|
outREM<7>   |         6.550(R)|      SLOW  |         3.363(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.221|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 15 18:05:27 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



