Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 22 21:44:26 2025
| Host         : chonkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file da_timing_summary_routed.rpt -pb da_timing_summary_routed.pb -rpx da_timing_summary_routed.rpx -warn_on_violation
| Design       : da
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.231        0.000                      0                   27        0.172        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           7.231        0.000                      0                   27        0.172        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin_p                   
(none)                      clk_pin_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        7.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid_p1_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.743ns (32.273%)  route 1.559ns (67.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 f  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.879     5.938    count_p1[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.324     6.262 r  NEXT_IN_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.680     6.942    NEXT_IN_OBUF
    SLICE_X1Y11          FDRE                                         r  valid_p1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  valid_p1_reg/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X1Y11          FDRE (Setup_fdre_C_CE)      -0.407    14.174    valid_p1_reg
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.743ns (30.986%)  route 1.655ns (69.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 r  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.888     5.947    count_p1[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.324     6.271 r  acc_p2[9]_i_1/O
                         net (fo=1, routed)           0.767     7.038    p_0_in[9]
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[9]/C
                         clock pessimism              0.336    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)       -0.245    14.334    acc_p2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  7.296    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.743ns (32.840%)  route 1.520ns (67.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 r  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.890     5.949    count_p1[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.324     6.273 r  acc_p2[1]_i_1/O
                         net (fo=2, routed)           0.630     6.902    p_0_in[1]
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.517    14.281    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[1]_lopt_replica/C
                         clock pessimism              0.336    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X1Y10          FDRE (Setup_fdre_C_D)       -0.275    14.307    acc_p2_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.743ns (33.209%)  route 1.494ns (66.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 r  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.897     5.956    count_p1[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.324     6.280 r  acc_p2[5]_i_1/O
                         net (fo=2, routed)           0.597     6.877    p_0_in[5]
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]_lopt_replica/C
                         clock pessimism              0.336    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.294    14.285    acc_p2_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.743ns (33.256%)  route 1.491ns (66.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 r  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.897     5.956    count_p1[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.324     6.280 r  acc_p2[5]_i_1/O
                         net (fo=2, routed)           0.594     6.874    p_0_in[5]
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]/C
                         clock pessimism              0.336    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.295    14.284    acc_p2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.743ns (33.586%)  route 1.469ns (66.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 r  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.890     5.949    count_p1[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.324     6.273 r  acc_p2[7]_i_1/O
                         net (fo=2, routed)           0.579     6.852    p_0_in[7]
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
                         clock pessimism              0.336    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.248    14.331    acc_p2_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.715ns (30.095%)  route 1.661ns (69.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 r  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.888     5.947    count_p1[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.296     6.243 r  acc_p2[8]_i_1/O
                         net (fo=2, routed)           0.773     7.016    p_0_in[8]
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[8]_lopt_replica/C
                         clock pessimism              0.336    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)       -0.058    14.521    acc_p2_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.743ns (35.056%)  route 1.376ns (64.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 r  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.890     5.949    count_p1[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.324     6.273 r  acc_p2[1]_i_1/O
                         net (fo=2, routed)           0.487     6.759    p_0_in[1]
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[1]/C
                         clock pessimism              0.339    14.618    
                         clock uncertainty           -0.035    14.583    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.275    14.308    acc_p2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.715ns (31.321%)  route 1.568ns (68.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 r  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.897     5.956    count_p1[1]
    SLICE_X0Y13          LUT4 (Prop_lut4_I2_O)        0.296     6.252 r  acc_p2[4]_i_1/O
                         net (fo=2, routed)           0.671     6.923    p_0_in[4]
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[4]/C
                         clock pessimism              0.336    14.614    
                         clock uncertainty           -0.035    14.579    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.081    14.498    acc_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 data_0_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.608ns (30.119%)  route 1.411ns (69.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  data_0_p1_reg[3]/Q
                         net (fo=10, routed)          0.839     5.936    data_0_p1_reg_n_0_[3]
    SLICE_X0Y12          LUT4 (Prop_lut4_I0_O)        0.152     6.088 r  acc_p2[2]_i_1/O
                         net (fo=2, routed)           0.572     6.660    p_0_in[2]
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[2]/C
                         clock pessimism              0.336    14.615    
                         clock uncertainty           -0.035    14.580    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.310    14.270    acc_p2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  7.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  acc_p2_reg[1]/Q
                         net (fo=1, routed)           0.097     1.657    DATA_OUT_OBUF[1]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.048     1.705 r  acc_p2[2]_i_1/O
                         net (fo=2, routed)           0.000     1.705    p_0_in[2]
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[2]_lopt_replica/C
                         clock pessimism             -0.503     1.432    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.101     1.533    acc_p2_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_p1_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.184ns (44.957%)  route 0.225ns (55.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.225     1.786    valid_p1
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.043     1.829 r  count_p1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    count_p1[1]_i_1_n_0
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X0Y12          FDSE (Hold_fdse_C_D)         0.107     1.541    count_p1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_p1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.225%)  route 0.225ns (54.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.225     1.786    valid_p1
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  count_p1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    count_p1[0]_i_1_n_0
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[0]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X0Y12          FDSE (Hold_fdse_C_D)         0.092     1.526    count_p1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 acc_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.396%)  route 0.274ns (59.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  acc_p2_reg[2]/Q
                         net (fo=1, routed)           0.146     1.706    DATA_OUT_OBUF[2]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.751 r  acc_p2[3]_i_1/O
                         net (fo=2, routed)           0.128     1.879    p_0_in[3]
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[3]/C
                         clock pessimism             -0.501     1.433    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.070     1.503    acc_p2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 data_0_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.789%)  route 0.294ns (61.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  data_0_p1_reg[3]/Q
                         net (fo=10, routed)          0.133     1.694    data_0_p1_reg_n_0_[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  acc_p2[0]_i_1/O
                         net (fo=2, routed)           0.161     1.899    p_0_in[0]
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[0]_lopt_replica/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.070     1.506    acc_p2_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 data_0_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.684%)  route 0.321ns (63.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  data_0_p1_reg[3]/Q
                         net (fo=10, routed)          0.133     1.694    data_0_p1_reg_n_0_[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  acc_p2[0]_i_1/O
                         net (fo=2, routed)           0.188     1.927    p_0_in[0]
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[0]/C
                         clock pessimism             -0.501     1.433    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.070     1.503    acc_p2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 acc_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.581%)  route 0.322ns (63.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  acc_p2_reg[2]/Q
                         net (fo=1, routed)           0.146     1.706    DATA_OUT_OBUF[2]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.751 r  acc_p2[3]_i_1/O
                         net (fo=2, routed)           0.176     1.927    p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C
                         clock pessimism             -0.501     1.436    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.066     1.502    acc_p2_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 acc_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.230ns (50.543%)  route 0.225ns (49.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  acc_p2_reg[6]/Q
                         net (fo=1, routed)           0.101     1.647    DATA_OUT_OBUF[6]
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.102     1.749 r  acc_p2[7]_i_1/O
                         net (fo=2, routed)           0.124     1.873    p_0_in[7]
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[7]/C
                         clock pessimism             -0.503     1.431    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)        -0.001     1.430    acc_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 acc_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.874%)  route 0.347ns (65.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  acc_p2_reg[5]/Q
                         net (fo=1, routed)           0.221     1.780    DATA_OUT_OBUF[5]
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  acc_p2[6]_i_1/O
                         net (fo=2, routed)           0.126     1.951    p_0_in[6]
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[6]_lopt_replica/C
                         clock pessimism             -0.501     1.434    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.070     1.504    acc_p2_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 acc_p2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.131%)  route 0.315ns (62.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  acc_p2_reg[7]/Q
                         net (fo=1, routed)           0.142     1.701    DATA_OUT_OBUF[7]
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.746 r  acc_p2[8]_i_1/O
                         net (fo=2, routed)           0.173     1.919    p_0_in[8]
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[8]/C
                         clock pessimism             -0.516     1.418    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.047     1.465    acc_p2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.454    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    acc_p2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    acc_p2_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    acc_p2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    acc_p2_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    acc_p2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    acc_p2_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    acc_p2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    acc_p2_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    acc_p2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    acc_p2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    acc_p2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    acc_p2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    acc_p2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    acc_p2_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    acc_p2_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    acc_p2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    acc_p2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    acc_p2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    acc_p2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    acc_p2_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    acc_p2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    acc_p2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    acc_p2_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    acc_p2_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    acc_p2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    acc_p2_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin_p
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NEXT_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 3.544ns (57.546%)  route 2.615ns (42.454%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDSE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.419     5.059 f  count_p1_reg[1]/Q
                         net (fo=14, routed)          0.879     5.938    count_p1[1]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.324     6.262 r  NEXT_IN_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.735     7.997    NEXT_IN_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.801    10.798 r  NEXT_IN_OBUF_inst/O
                         net (fo=0)                   0.000    10.798    NEXT_IN
    T17                                                               r  NEXT_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 3.070ns (62.144%)  route 1.870ns (37.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     5.096 r  acc_p2_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.870     6.966    acc_p2_reg[2]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.580 r  DATA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.580    DATA_OUT[2]
    V15                                                               r  DATA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.884ns  (logic 3.063ns (62.708%)  route 1.821ns (37.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.098 r  acc_p2_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.821     6.919    acc_p2_reg[0]_lopt_replica_1
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.526 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.526    DATA_OUT[0]
    W13                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.876ns  (logic 3.183ns (65.285%)  route 1.693ns (34.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     4.639    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.419     5.058 r  acc_p2_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.693     6.751    acc_p2_reg[7]_lopt_replica_1
    U18                  OBUF (Prop_obuf_I_O)         2.764     9.515 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.515    DATA_OUT[7]
    U18                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 3.057ns (62.747%)  route 1.815ns (37.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     4.639    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.095 r  acc_p2_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.815     6.910    acc_p2_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.510 r  DATA_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.510    DATA_OUT[5]
    V17                                                               r  DATA_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.869ns  (logic 3.194ns (65.590%)  route 1.675ns (34.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.419     5.058 r  acc_p2_reg[9]/Q
                         net (fo=1, routed)           1.675     6.733    DATA_OUT_OBUF[9]
    T18                  OBUF (Prop_obuf_I_O)         2.775     9.508 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.508    DATA_OUT[9]
    T18                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.780ns  (logic 3.055ns (63.902%)  route 1.726ns (36.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456     5.098 r  acc_p2_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.726     6.823    acc_p2_reg[1]_lopt_replica_1
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.422 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.422    DATA_OUT[1]
    W15                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.771ns  (logic 3.055ns (64.030%)  route 1.716ns (35.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     4.639    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.095 r  valid_p2_reg/Q
                         net (fo=1, routed)           1.716     6.811    OUT_VALID_OBUF
    W19                  OBUF (Prop_obuf_I_O)         2.599     9.410 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     9.410    OUT_VALID
    W19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.742ns  (logic 3.052ns (64.362%)  route 1.690ns (35.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.098 r  acc_p2_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.690     6.788    acc_p2_reg[3]_lopt_replica_1
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.384 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.384    DATA_OUT[3]
    W17                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 3.068ns (64.748%)  route 1.670ns (35.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.098 r  acc_p2_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.670     6.768    acc_p2_reg[4]_lopt_replica_1
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.380 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.380    DATA_OUT[4]
    W16                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_p2_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.258ns (79.287%)  route 0.329ns (20.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  acc_p2_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.329     1.888    acc_p2_reg[8]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.117     3.005 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.005    DATA_OUT[8]
    U17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 1.254ns (78.474%)  route 0.344ns (21.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.344     1.905    acc_p2_reg[3]_lopt_replica_1
    W17                  OBUF (Prop_obuf_I_O)         1.113     3.018 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.018    DATA_OUT[3]
    W17                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.602ns  (logic 1.267ns (79.083%)  route 0.335ns (20.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  acc_p2_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  acc_p2_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.335     1.895    acc_p2_reg[6]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.126     3.021 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.021    DATA_OUT[6]
    V16                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.605ns  (logic 1.270ns (79.115%)  route 0.335ns (20.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.335     1.896    acc_p2_reg[4]_lopt_replica_1
    W16                  OBUF (Prop_obuf_I_O)         1.129     3.025 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.025    DATA_OUT[4]
    W16                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.257ns (78.093%)  route 0.353ns (21.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.353     1.913    acc_p2_reg[1]_lopt_replica_1
    W15                  OBUF (Prop_obuf_I_O)         1.116     3.029 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.029    DATA_OUT[1]
    W15                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.257ns (77.681%)  route 0.361ns (22.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  valid_p2_reg/Q
                         net (fo=1, routed)           0.361     1.920    OUT_VALID_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.116     3.036 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     3.036    OUT_VALID
    W19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.287ns (78.260%)  route 0.358ns (21.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  acc_p2_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.358     1.903    acc_p2_reg[7]_lopt_replica_1
    U18                  OBUF (Prop_obuf_I_O)         1.159     3.063 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.063    DATA_OUT[7]
    U18                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 1.300ns (78.955%)  route 0.346ns (21.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  acc_p2_reg[9]/Q
                         net (fo=1, routed)           0.346     1.892    DATA_OUT_OBUF[9]
    T18                  OBUF (Prop_obuf_I_O)         1.172     3.064 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.064    DATA_OUT[9]
    T18                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.659ns  (logic 1.259ns (75.853%)  route 0.401ns (24.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  acc_p2_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.401     1.960    acc_p2_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.118     3.077 r  DATA_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.077    DATA_OUT[5]
    V17                                                               r  DATA_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.265ns (75.683%)  route 0.406ns (24.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.406     1.967    acc_p2_reg[0]_lopt_replica_1
    W13                  OBUF (Prop_obuf_I_O)         1.124     3.091 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.091    DATA_OUT[0]
    W13                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin_p

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.059ns (32.236%)  route 2.226ns (67.764%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  RST_IBUF_inst/O
                         net (fo=24, routed)          1.706     2.641    RST_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.765 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.519     3.284    data_0_p1
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516     4.280    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.059ns (32.236%)  route 2.226ns (67.764%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  RST_IBUF_inst/O
                         net (fo=24, routed)          1.706     2.641    RST_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.765 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.519     3.284    data_0_p1
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516     4.280    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.059ns (32.236%)  route 2.226ns (67.764%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  RST_IBUF_inst/O
                         net (fo=24, routed)          1.706     2.641    RST_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.765 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.519     3.284    data_0_p1
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516     4.280    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.059ns (32.236%)  route 2.226ns (67.764%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  RST_IBUF_inst/O
                         net (fo=24, routed)          1.706     2.641    RST_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.765 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.519     3.284    data_0_p1
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.516     4.280    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            valid_p2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.805ns  (logic 0.935ns (33.325%)  route 1.870ns (66.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=24, routed)          1.870     2.805    RST_IBUF
    SLICE_X0Y14          FDRE                                         r  valid_p2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  valid_p2_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.667ns  (logic 0.935ns (35.055%)  route 1.732ns (64.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=24, routed)          1.732     2.667    RST_IBUF
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.667ns  (logic 0.935ns (35.055%)  route 1.732ns (64.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=24, routed)          1.732     2.667    RST_IBUF
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.667ns  (logic 0.935ns (35.055%)  route 1.732ns (64.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=24, routed)          1.732     2.667    RST_IBUF
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[5]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.667ns  (logic 0.935ns (35.055%)  route 1.732ns (64.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=24, routed)          1.732     2.667    RST_IBUF
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.667ns  (logic 0.935ns (35.055%)  route 1.732ns (64.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=24, routed)          1.732     2.667    RST_IBUF
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.278    CLK_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  acc_p2_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            valid_p1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.174ns (28.235%)  route 0.442ns (71.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           0.442     0.615    IN_VALID_IBUF
    SLICE_X1Y11          FDRE                                         r  valid_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  valid_p1_reg/C

Slack:                    inf
  Source:                 DATA_IN_0[2]
                            (input port)
  Destination:            data_0_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.163ns (26.133%)  route 0.462ns (73.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  DATA_IN_0[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  DATA_IN_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.462     0.625    DATA_IN_0_IBUF[2]
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[2]/C

Slack:                    inf
  Source:                 DATA_IN_0[3]
                            (input port)
  Destination:            data_0_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.546%)  route 0.478ns (74.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DATA_IN_0[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  DATA_IN_0_IBUF[3]_inst/O
                         net (fo=1, routed)           0.478     0.642    DATA_IN_0_IBUF[3]
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[3]/C

Slack:                    inf
  Source:                 DATA_IN_0[1]
                            (input port)
  Destination:            data_0_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.160ns (23.998%)  route 0.507ns (76.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  DATA_IN_0[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  DATA_IN_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.507     0.667    DATA_IN_0_IBUF[1]
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[1]/C

Slack:                    inf
  Source:                 DATA_IN_0[0]
                            (input port)
  Destination:            data_0_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.165ns (24.268%)  route 0.516ns (75.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  DATA_IN_0[0] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  DATA_IN_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.516     0.682    DATA_IN_0_IBUF[0]
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  data_0_p1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.164ns (24.008%)  route 0.519ns (75.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=24, routed)          0.519     0.683    RST_IBUF
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  acc_p2_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.856%)  route 0.523ns (76.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=24, routed)          0.523     0.687    RST_IBUF
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.856%)  route 0.523ns (76.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=24, routed)          0.523     0.687    RST_IBUF
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.856%)  route 0.523ns (76.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=24, routed)          0.523     0.687    RST_IBUF
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  acc_p2_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            valid_p1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.164ns (21.971%)  route 0.582ns (78.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=24, routed)          0.582     0.746    RST_IBUF
    SLICE_X1Y11          FDRE                                         r  valid_p1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  valid_p1_reg/C





