
ubuntu-preinstalled/sed:     file format elf32-littlearm


Disassembly of section .init:

00001e50 <.init>:
    1e50:	push	{r3, lr}
    1e54:	bl	2820 <pclose@plt+0x454>
    1e58:	pop	{r3, pc}

Disassembly of section .plt:

00001e5c <fdopen@plt-0x14>:
    1e5c:	push	{lr}		; (str lr, [sp, #-4]!)
    1e60:	ldr	lr, [pc, #4]	; 1e6c <fdopen@plt-0x4>
    1e64:	add	lr, pc, lr
    1e68:	ldr	pc, [lr, #8]!
    1e6c:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>

00001e70 <fdopen@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #126976	; 0x1f000
    1e78:	ldr	pc, [ip, #3900]!	; 0xf3c

00001e7c <calloc@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #126976	; 0x1f000
    1e84:	ldr	pc, [ip, #3892]!	; 0xf34

00001e88 <fputs_unlocked@plt>:
    1e88:			; <UNDEFINED> instruction: 0x46c04778
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #126976	; 0x1f000
    1e94:	ldr	pc, [ip, #3880]!	; 0xf28

00001e98 <strstr@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #126976	; 0x1f000
    1ea0:	ldr	pc, [ip, #3872]!	; 0xf20

00001ea4 <raise@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #126976	; 0x1f000
    1eac:	ldr	pc, [ip, #3864]!	; 0xf18

00001eb0 <wcrtomb@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #126976	; 0x1f000
    1eb8:	ldr	pc, [ip, #3856]!	; 0xf10

00001ebc <strverscmp@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #126976	; 0x1f000
    1ec4:	ldr	pc, [ip, #3848]!	; 0xf08

00001ec8 <acl_set_fd@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #126976	; 0x1f000
    1ed0:	ldr	pc, [ip, #3840]!	; 0xf00

00001ed4 <is_selinux_enabled@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #126976	; 0x1f000
    1edc:	ldr	pc, [ip, #3832]!	; 0xef8

00001ee0 <strcmp@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #126976	; 0x1f000
    1ee8:	ldr	pc, [ip, #3824]!	; 0xef0

00001eec <__cxa_finalize@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #126976	; 0x1f000
    1ef4:	ldr	pc, [ip, #3816]!	; 0xee8

00001ef8 <acl_entries@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #126976	; 0x1f000
    1f00:	ldr	pc, [ip, #3808]!	; 0xee0

00001f04 <strtol@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #126976	; 0x1f000
    1f0c:	ldr	pc, [ip, #3800]!	; 0xed8

00001f10 <memmove@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #126976	; 0x1f000
    1f18:	ldr	pc, [ip, #3792]!	; 0xed0

00001f1c <free@plt>:
    1f1c:			; <UNDEFINED> instruction: 0x46c04778
    1f20:	add	ip, pc, #0, 12
    1f24:	add	ip, ip, #126976	; 0x1f000
    1f28:	ldr	pc, [ip, #3780]!	; 0xec4

00001f2c <memcpy@plt>:
    1f2c:			; <UNDEFINED> instruction: 0x46c04778
    1f30:	add	ip, pc, #0, 12
    1f34:	add	ip, ip, #126976	; 0x1f000
    1f38:	ldr	pc, [ip, #3768]!	; 0xeb8

00001f3c <towlower@plt>:
    1f3c:	add	ip, pc, #0, 12
    1f40:	add	ip, ip, #126976	; 0x1f000
    1f44:	ldr	pc, [ip, #3760]!	; 0xeb0

00001f48 <mbsinit@plt>:
    1f48:	add	ip, pc, #0, 12
    1f4c:	add	ip, ip, #126976	; 0x1f000
    1f50:	ldr	pc, [ip, #3752]!	; 0xea8

00001f54 <ftell@plt>:
    1f54:	add	ip, pc, #0, 12
    1f58:	add	ip, ip, #126976	; 0x1f000
    1f5c:	ldr	pc, [ip, #3744]!	; 0xea0

00001f60 <fwrite_unlocked@plt>:
    1f60:			; <UNDEFINED> instruction: 0x46c04778
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #126976	; 0x1f000
    1f6c:	ldr	pc, [ip, #3732]!	; 0xe94

00001f70 <memcmp@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #126976	; 0x1f000
    1f78:	ldr	pc, [ip, #3724]!	; 0xe8c

00001f7c <fputc_unlocked@plt>:
    1f7c:	add	ip, pc, #0, 12
    1f80:	add	ip, ip, #126976	; 0x1f000
    1f84:	ldr	pc, [ip, #3716]!	; 0xe84

00001f88 <dcgettext@plt>:
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #126976	; 0x1f000
    1f90:	ldr	pc, [ip, #3708]!	; 0xe7c

00001f94 <acl_delete_def_file@plt>:
    1f94:			; <UNDEFINED> instruction: 0x46c04778
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #126976	; 0x1f000
    1fa0:	ldr	pc, [ip, #3696]!	; 0xe70

00001fa4 <strdup@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #126976	; 0x1f000
    1fac:	ldr	pc, [ip, #3688]!	; 0xe68

00001fb0 <__stack_chk_fail@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #126976	; 0x1f000
    1fb8:	ldr	pc, [ip, #3680]!	; 0xe60

00001fbc <rewind@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #126976	; 0x1f000
    1fc4:	ldr	pc, [ip, #3672]!	; 0xe58

00001fc8 <unlink@plt>:
    1fc8:			; <UNDEFINED> instruction: 0x46c04778
    1fcc:	add	ip, pc, #0, 12
    1fd0:	add	ip, ip, #126976	; 0x1f000
    1fd4:	ldr	pc, [ip, #3660]!	; 0xe4c

00001fd8 <realloc@plt>:
    1fd8:	add	ip, pc, #0, 12
    1fdc:	add	ip, ip, #126976	; 0x1f000
    1fe0:	ldr	pc, [ip, #3652]!	; 0xe44

00001fe4 <fgetfilecon@plt>:
    1fe4:	add	ip, pc, #0, 12
    1fe8:	add	ip, ip, #126976	; 0x1f000
    1fec:	ldr	pc, [ip, #3644]!	; 0xe3c

00001ff0 <textdomain@plt>:
    1ff0:	add	ip, pc, #0, 12
    1ff4:	add	ip, ip, #126976	; 0x1f000
    1ff8:	ldr	pc, [ip, #3636]!	; 0xe34

00001ffc <fflush_unlocked@plt>:
    1ffc:	add	ip, pc, #0, 12
    2000:	add	ip, ip, #126976	; 0x1f000
    2004:	ldr	pc, [ip, #3628]!	; 0xe2c

00002008 <iswprint@plt>:
    2008:	add	ip, pc, #0, 12
    200c:	add	ip, ip, #126976	; 0x1f000
    2010:	ldr	pc, [ip, #3620]!	; 0xe24

00002014 <acl_get_tag_type@plt>:
    2014:	add	ip, pc, #0, 12
    2018:	add	ip, ip, #126976	; 0x1f000
    201c:	ldr	pc, [ip, #3612]!	; 0xe1c

00002020 <__fxstat64@plt>:
    2020:	add	ip, pc, #0, 12
    2024:	add	ip, ip, #126976	; 0x1f000
    2028:	ldr	pc, [ip, #3604]!	; 0xe14

0000202c <readlink@plt>:
    202c:	add	ip, pc, #0, 12
    2030:	add	ip, ip, #126976	; 0x1f000
    2034:	ldr	pc, [ip, #3596]!	; 0xe0c

00002038 <mkostemp64@plt>:
    2038:	add	ip, pc, #0, 12
    203c:	add	ip, ip, #126976	; 0x1f000
    2040:	ldr	pc, [ip, #3588]!	; 0xe04

00002044 <fwrite@plt>:
    2044:	add	ip, pc, #0, 12
    2048:	add	ip, ip, #126976	; 0x1f000
    204c:	ldr	pc, [ip, #3580]!	; 0xdfc

00002050 <regfree@plt>:
    2050:	add	ip, pc, #0, 12
    2054:	add	ip, ip, #126976	; 0x1f000
    2058:	ldr	pc, [ip, #3572]!	; 0xdf4

0000205c <__ctype_get_mb_cur_max@plt>:
    205c:	add	ip, pc, #0, 12
    2060:	add	ip, ip, #126976	; 0x1f000
    2064:	ldr	pc, [ip, #3564]!	; 0xdec

00002068 <strcpy@plt>:
    2068:	add	ip, pc, #0, 12
    206c:	add	ip, ip, #126976	; 0x1f000
    2070:	ldr	pc, [ip, #3556]!	; 0xde4

00002074 <mbrtowc@plt>:
    2074:	add	ip, pc, #0, 12
    2078:	add	ip, ip, #126976	; 0x1f000
    207c:	ldr	pc, [ip, #3548]!	; 0xddc

00002080 <error@plt>:
    2080:	add	ip, pc, #0, 12
    2084:	add	ip, ip, #126976	; 0x1f000
    2088:	ldr	pc, [ip, #3540]!	; 0xdd4

0000208c <getenv@plt>:
    208c:	add	ip, pc, #0, 12
    2090:	add	ip, ip, #126976	; 0x1f000
    2094:	ldr	pc, [ip, #3532]!	; 0xdcc

00002098 <lgetfilecon@plt>:
    2098:	add	ip, pc, #0, 12
    209c:	add	ip, ip, #126976	; 0x1f000
    20a0:	ldr	pc, [ip, #3524]!	; 0xdc4

000020a4 <acl_set_file@plt>:
    20a4:			; <UNDEFINED> instruction: 0x46c04778
    20a8:	add	ip, pc, #0, 12
    20ac:	add	ip, ip, #126976	; 0x1f000
    20b0:	ldr	pc, [ip, #3512]!	; 0xdb8

000020b4 <puts@plt>:
    20b4:	add	ip, pc, #0, 12
    20b8:	add	ip, ip, #126976	; 0x1f000
    20bc:	ldr	pc, [ip, #3504]!	; 0xdb0

000020c0 <acl_from_mode@plt>:
    20c0:	add	ip, pc, #0, 12
    20c4:	add	ip, ip, #126976	; 0x1f000
    20c8:	ldr	pc, [ip, #3496]!	; 0xda8

000020cc <malloc@plt>:
    20cc:	add	ip, pc, #0, 12
    20d0:	add	ip, ip, #126976	; 0x1f000
    20d4:	ldr	pc, [ip, #3488]!	; 0xda0

000020d8 <acl_get_fd@plt>:
    20d8:	add	ip, pc, #0, 12
    20dc:	add	ip, ip, #126976	; 0x1f000
    20e0:	ldr	pc, [ip, #3480]!	; 0xd98

000020e4 <__libc_start_main@plt>:
    20e4:	add	ip, pc, #0, 12
    20e8:	add	ip, ip, #126976	; 0x1f000
    20ec:	ldr	pc, [ip, #3472]!	; 0xd90

000020f0 <strerror@plt>:
    20f0:	add	ip, pc, #0, 12
    20f4:	add	ip, ip, #126976	; 0x1f000
    20f8:	ldr	pc, [ip, #3464]!	; 0xd88

000020fc <__vfprintf_chk@plt>:
    20fc:	add	ip, pc, #0, 12
    2100:	add	ip, ip, #126976	; 0x1f000
    2104:	ldr	pc, [ip, #3456]!	; 0xd80

00002108 <__ctype_toupper_loc@plt>:
    2108:	add	ip, pc, #0, 12
    210c:	add	ip, ip, #126976	; 0x1f000
    2110:	ldr	pc, [ip, #3448]!	; 0xd78

00002114 <__gmon_start__@plt>:
    2114:	add	ip, pc, #0, 12
    2118:	add	ip, ip, #126976	; 0x1f000
    211c:	ldr	pc, [ip, #3440]!	; 0xd70

00002120 <__fwriting@plt>:
    2120:	add	ip, pc, #0, 12
    2124:	add	ip, ip, #126976	; 0x1f000
    2128:	ldr	pc, [ip, #3432]!	; 0xd68

0000212c <rename@plt>:
    212c:	add	ip, pc, #0, 12
    2130:	add	ip, ip, #126976	; 0x1f000
    2134:	ldr	pc, [ip, #3424]!	; 0xd60

00002138 <getopt_long@plt>:
    2138:	add	ip, pc, #0, 12
    213c:	add	ip, ip, #126976	; 0x1f000
    2140:	ldr	pc, [ip, #3416]!	; 0xd58

00002144 <__ctype_b_loc@plt>:
    2144:	add	ip, pc, #0, 12
    2148:	add	ip, ip, #126976	; 0x1f000
    214c:	ldr	pc, [ip, #3408]!	; 0xd50

00002150 <exit@plt>:
    2150:	add	ip, pc, #0, 12
    2154:	add	ip, ip, #126976	; 0x1f000
    2158:	ldr	pc, [ip, #3400]!	; 0xd48

0000215c <wctob@plt>:
    215c:	add	ip, pc, #0, 12
    2160:	add	ip, ip, #126976	; 0x1f000
    2164:	ldr	pc, [ip, #3392]!	; 0xd40

00002168 <getfilecon@plt>:
    2168:	add	ip, pc, #0, 12
    216c:	add	ip, ip, #126976	; 0x1f000
    2170:	ldr	pc, [ip, #3384]!	; 0xd38

00002174 <strlen@plt>:
    2174:	add	ip, pc, #0, 12
    2178:	add	ip, ip, #126976	; 0x1f000
    217c:	ldr	pc, [ip, #3376]!	; 0xd30

00002180 <strchr@plt>:
    2180:	add	ip, pc, #0, 12
    2184:	add	ip, ip, #126976	; 0x1f000
    2188:	ldr	pc, [ip, #3368]!	; 0xd28

0000218c <re_search@plt>:
    218c:	add	ip, pc, #0, 12
    2190:	add	ip, ip, #126976	; 0x1f000
    2194:	ldr	pc, [ip, #3360]!	; 0xd20

00002198 <memrchr@plt>:
    2198:	add	ip, pc, #0, 12
    219c:	add	ip, ip, #126976	; 0x1f000
    21a0:	ldr	pc, [ip, #3352]!	; 0xd18

000021a4 <fchown@plt>:
    21a4:	add	ip, pc, #0, 12
    21a8:	add	ip, ip, #126976	; 0x1f000
    21ac:	ldr	pc, [ip, #3344]!	; 0xd10

000021b0 <setfscreatecon@plt>:
    21b0:	add	ip, pc, #0, 12
    21b4:	add	ip, ip, #126976	; 0x1f000
    21b8:	ldr	pc, [ip, #3336]!	; 0xd08

000021bc <ungetc@plt>:
    21bc:			; <UNDEFINED> instruction: 0x46c04778
    21c0:	add	ip, pc, #0, 12
    21c4:	add	ip, ip, #126976	; 0x1f000
    21c8:	ldr	pc, [ip, #3324]!	; 0xcfc

000021cc <acl_get_file@plt>:
    21cc:	add	ip, pc, #0, 12
    21d0:	add	ip, ip, #126976	; 0x1f000
    21d4:	ldr	pc, [ip, #3316]!	; 0xcf4

000021d8 <__errno_location@plt>:
    21d8:	add	ip, pc, #0, 12
    21dc:	add	ip, ip, #126976	; 0x1f000
    21e0:	ldr	pc, [ip, #3308]!	; 0xcec

000021e4 <__sprintf_chk@plt>:
    21e4:	add	ip, pc, #0, 12
    21e8:	add	ip, ip, #126976	; 0x1f000
    21ec:	ldr	pc, [ip, #3300]!	; 0xce4

000021f0 <__cxa_atexit@plt>:
    21f0:			; <UNDEFINED> instruction: 0x46c04778
    21f4:	add	ip, pc, #0, 12
    21f8:	add	ip, ip, #126976	; 0x1f000
    21fc:	ldr	pc, [ip, #3288]!	; 0xcd8

00002200 <setvbuf@plt>:
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #126976	; 0x1f000
    2208:	ldr	pc, [ip, #3280]!	; 0xcd0

0000220c <memset@plt>:
    220c:			; <UNDEFINED> instruction: 0x46c04778
    2210:	add	ip, pc, #0, 12
    2214:	add	ip, ip, #126976	; 0x1f000
    2218:	ldr	pc, [ip, #3268]!	; 0xcc4

0000221c <btowc@plt>:
    221c:	add	ip, pc, #0, 12
    2220:	add	ip, ip, #126976	; 0x1f000
    2224:	ldr	pc, [ip, #3260]!	; 0xcbc

00002228 <__printf_chk@plt>:
    2228:			; <UNDEFINED> instruction: 0x46c04778
    222c:	add	ip, pc, #0, 12
    2230:	add	ip, ip, #126976	; 0x1f000
    2234:	ldr	pc, [ip, #3248]!	; 0xcb0

00002238 <fileno@plt>:
    2238:	add	ip, pc, #0, 12
    223c:	add	ip, ip, #126976	; 0x1f000
    2240:	ldr	pc, [ip, #3240]!	; 0xca8

00002244 <acl_get_entry@plt>:
    2244:	add	ip, pc, #0, 12
    2248:	add	ip, ip, #126976	; 0x1f000
    224c:	ldr	pc, [ip, #3232]!	; 0xca0

00002250 <__fprintf_chk@plt>:
    2250:			; <UNDEFINED> instruction: 0x46c04778
    2254:	add	ip, pc, #0, 12
    2258:	add	ip, ip, #126976	; 0x1f000
    225c:	ldr	pc, [ip, #3220]!	; 0xc94

00002260 <memchr@plt>:
    2260:	add	ip, pc, #0, 12
    2264:	add	ip, ip, #126976	; 0x1f000
    2268:	ldr	pc, [ip, #3212]!	; 0xc8c

0000226c <fclose@plt>:
    226c:	add	ip, pc, #0, 12
    2270:	add	ip, ip, #126976	; 0x1f000
    2274:	ldr	pc, [ip, #3204]!	; 0xc84

00002278 <__uflow@plt>:
    2278:	add	ip, pc, #0, 12
    227c:	add	ip, ip, #126976	; 0x1f000
    2280:	ldr	pc, [ip, #3196]!	; 0xc7c

00002284 <__overflow@plt>:
    2284:			; <UNDEFINED> instruction: 0x46c04778
    2288:	add	ip, pc, #0, 12
    228c:	add	ip, ip, #126976	; 0x1f000
    2290:	ldr	pc, [ip, #3184]!	; 0xc70

00002294 <setlocale@plt>:
    2294:	add	ip, pc, #0, 12
    2298:	add	ip, ip, #126976	; 0x1f000
    229c:	ldr	pc, [ip, #3176]!	; 0xc68

000022a0 <popen@plt>:
    22a0:	add	ip, pc, #0, 12
    22a4:	add	ip, ip, #126976	; 0x1f000
    22a8:	ldr	pc, [ip, #3168]!	; 0xc60

000022ac <strrchr@plt>:
    22ac:	add	ip, pc, #0, 12
    22b0:	add	ip, ip, #126976	; 0x1f000
    22b4:	ldr	pc, [ip, #3160]!	; 0xc58

000022b8 <nl_langinfo@plt>:
    22b8:	add	ip, pc, #0, 12
    22bc:	add	ip, ip, #126976	; 0x1f000
    22c0:	ldr	pc, [ip, #3152]!	; 0xc50

000022c4 <clearerr_unlocked@plt>:
    22c4:	add	ip, pc, #0, 12
    22c8:	add	ip, ip, #126976	; 0x1f000
    22cc:	ldr	pc, [ip, #3144]!	; 0xc48

000022d0 <fopen64@plt>:
    22d0:	add	ip, pc, #0, 12
    22d4:	add	ip, ip, #126976	; 0x1f000
    22d8:	ldr	pc, [ip, #3136]!	; 0xc40

000022dc <qsort@plt>:
    22dc:	add	ip, pc, #0, 12
    22e0:	add	ip, ip, #126976	; 0x1f000
    22e4:	ldr	pc, [ip, #3128]!	; 0xc38

000022e8 <freecon@plt>:
    22e8:	add	ip, pc, #0, 12
    22ec:	add	ip, ip, #126976	; 0x1f000
    22f0:	ldr	pc, [ip, #3120]!	; 0xc30

000022f4 <bindtextdomain@plt>:
    22f4:	add	ip, pc, #0, 12
    22f8:	add	ip, ip, #126976	; 0x1f000
    22fc:	ldr	pc, [ip, #3112]!	; 0xc28

00002300 <fread_unlocked@plt>:
    2300:	add	ip, pc, #0, 12
    2304:	add	ip, ip, #126976	; 0x1f000
    2308:	ldr	pc, [ip, #3104]!	; 0xc20

0000230c <getfscreatecon@plt>:
    230c:	add	ip, pc, #0, 12
    2310:	add	ip, ip, #126976	; 0x1f000
    2314:	ldr	pc, [ip, #3096]!	; 0xc18

00002318 <getdelim@plt>:
    2318:	add	ip, pc, #0, 12
    231c:	add	ip, ip, #126976	; 0x1f000
    2320:	ldr	pc, [ip, #3088]!	; 0xc10

00002324 <umask@plt>:
    2324:	add	ip, pc, #0, 12
    2328:	add	ip, ip, #126976	; 0x1f000
    232c:	ldr	pc, [ip, #3080]!	; 0xc08

00002330 <chmod@plt>:
    2330:			; <UNDEFINED> instruction: 0x46c04778
    2334:	add	ip, pc, #0, 12
    2338:	add	ip, ip, #126976	; 0x1f000
    233c:	ldr	pc, [ip, #3068]!	; 0xbfc

00002340 <isatty@plt>:
    2340:	add	ip, pc, #0, 12
    2344:	add	ip, ip, #126976	; 0x1f000
    2348:	ldr	pc, [ip, #3060]!	; 0xbf4

0000234c <re_compile_pattern@plt>:
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #126976	; 0x1f000
    2354:	ldr	pc, [ip, #3052]!	; 0xbec

00002358 <towupper@plt>:
    2358:	add	ip, pc, #0, 12
    235c:	add	ip, ip, #126976	; 0x1f000
    2360:	ldr	pc, [ip, #3044]!	; 0xbe4

00002364 <strncmp@plt>:
    2364:	add	ip, pc, #0, 12
    2368:	add	ip, ip, #126976	; 0x1f000
    236c:	ldr	pc, [ip, #3036]!	; 0xbdc

00002370 <re_set_syntax@plt>:
    2370:	add	ip, pc, #0, 12
    2374:	add	ip, ip, #126976	; 0x1f000
    2378:	ldr	pc, [ip, #3028]!	; 0xbd4

0000237c <abort@plt>:
    237c:	add	ip, pc, #0, 12
    2380:	add	ip, ip, #126976	; 0x1f000
    2384:	ldr	pc, [ip, #3020]!	; 0xbcc

00002388 <__lxstat64@plt>:
    2388:	add	ip, pc, #0, 12
    238c:	add	ip, ip, #126976	; 0x1f000
    2390:	ldr	pc, [ip, #3012]!	; 0xbc4

00002394 <dcngettext@plt>:
    2394:	add	ip, pc, #0, 12
    2398:	add	ip, ip, #126976	; 0x1f000
    239c:	ldr	pc, [ip, #3004]!	; 0xbbc

000023a0 <__assert_fail@plt>:
    23a0:	add	ip, pc, #0, 12
    23a4:	add	ip, ip, #126976	; 0x1f000
    23a8:	ldr	pc, [ip, #2996]!	; 0xbb4

000023ac <acl_free@plt>:
    23ac:			; <UNDEFINED> instruction: 0x46c04778
    23b0:	add	ip, pc, #0, 12
    23b4:	add	ip, ip, #126976	; 0x1f000
    23b8:	ldr	pc, [ip, #2984]!	; 0xba8

000023bc <fchmod@plt>:
    23bc:			; <UNDEFINED> instruction: 0x46c04778
    23c0:	add	ip, pc, #0, 12
    23c4:	add	ip, ip, #126976	; 0x1f000
    23c8:	ldr	pc, [ip, #2972]!	; 0xb9c

000023cc <pclose@plt>:
    23cc:	add	ip, pc, #0, 12
    23d0:	add	ip, ip, #126976	; 0x1f000
    23d4:	ldr	pc, [ip, #2964]!	; 0xb94

Disassembly of section .text:

000023d8 <_obstack_begin@@Base-0xcb48>:
    23d8:	svcmi	0x00f0e92d
    23dc:	ldmmi	r1, {r1, r2, r9, sl, lr}^
    23e0:	strmi	fp, [sp], -fp, lsl #1
    23e4:	movtls	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    23e8:	cfldrdmi	mvd4, [r0], {120}	; 0x78
    23ec:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    23f0:	ldrbtmi	r4, [ip], #-1273	; 0xfffffb07
    23f4:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    23f8:	ldc2	0, cr15, [lr, #-40]	; 0xffffffd8
    23fc:	andcs	r4, r6, ip, asr #19
    2400:			; <UNDEFINED> instruction: 0xf7ff4479
    2404:			; <UNDEFINED> instruction: 0xf005ef48
    2408:	blmi	ff2c0c14 <__bss_end__@@Base+0xff29e3c0>
    240c:	andeq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2410:	mrrc2	0, 0, pc, sl, cr10	; <UNPREDICTABLE>
    2414:	ldrbtmi	r4, [r8], #-2248	; 0xfffff738
    2418:	blx	fe9be454 <__bss_end__@@Base+0xfe99bc00>
    241c:	strtmi	r4, [r0], -r7, asr #19
    2420:			; <UNDEFINED> instruction: 0xf7ff4479
    2424:	strtmi	lr, [r0], -r8, ror #30
    2428:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    242c:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
    2430:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2434:			; <UNDEFINED> instruction: 0xf8594bc3
    2438:	movwls	r3, #32771	; 0x8003
    243c:	svclt	0x00183000
    2440:	andsvs	r2, r8, r1
    2444:			; <UNDEFINED> instruction: 0x4638b157
    2448:	tstcs	r0, sl, lsl #4
    244c:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    2450:	stmdble	r3, {r0, fp, sp}
    2454:	stmdacc	r1, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
    2458:	andsvs	r4, r8, fp, ror r4
    245c:	rschi	pc, ip, #14614528	; 0xdf0000
    2460:			; <UNDEFINED> instruction: 0xf8df4fbb
    2464:	ldrbtmi	fp, [r8], #752	; 0x2f0
    2468:	ldrbtmi	r4, [fp], #1151	; 0x47f
    246c:	strcs	r4, [r0], #-1603	; 0xfffff9bd
    2470:	strls	r4, [r0], #-1594	; 0xfffff9c6
    2474:	ldrtmi	r4, [r0], -r9, lsr #12
    2478:	mrc	7, 2, APSR_nzcv, cr14, cr15, {7}
    247c:			; <UNDEFINED> instruction: 0xf0001c43
    2480:	stmdacs	lr!, {r1, r3, r4, r5, r6, r7, pc}^
    2484:	sbchi	pc, pc, r0
    2488:	ldmdacs	r5!, {r4, r8, sl, fp, ip, lr, pc}^
    248c:	rschi	pc, lr, r0
    2490:	adcshi	pc, r5, r0, asr #6
    2494:			; <UNDEFINED> instruction: 0xf000287a
    2498:	ldclle	0, cr8, [pc, #-916]	; 210c <__ctype_toupper_loc@plt+0x4>
    249c:	svcvc	0x0080f5b0
    24a0:	blmi	feb76948 <__bss_end__@@Base+0xfeb540f4>
    24a4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    24a8:	bfi	r7, sl, #12, #20
    24ac:			; <UNDEFINED> instruction: 0xf0002865
    24b0:	stclle	0, cr8, [r5, #-760]	; 0xfffffd08
    24b4:			; <UNDEFINED> instruction: 0xf0002868
    24b8:	ldfled	f0, [r4, #-200]!	; 0xffffff38
    24bc:			; <UNDEFINED> instruction: 0xd1232869
    24c0:	smlatbcs	r1, r6, sl, r4
    24c4:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
    24c8:			; <UNDEFINED> instruction: 0xf8597351
    24cc:			; <UNDEFINED> instruction: 0xf8daa003
    24d0:	stccs	0, cr4, [r0], {-0}
    24d4:	tsthi	fp, r0	; <UNPREDICTABLE>
    24d8:	strtmi	r2, [r0], -sl, lsr #2
    24dc:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
    24e0:			; <UNDEFINED> instruction: 0xf0002800
    24e4:	strtmi	r8, [r0], -sp, ror #1
    24e8:	ldc2	0, cr15, [r6], {12}
    24ec:	ldrbtmi	r4, [fp], #-2973	; 0xfffff463
    24f0:			; <UNDEFINED> instruction: 0xe7bb6118
    24f4:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    24f8:			; <UNDEFINED> instruction: 0xf0404298
    24fc:	blmi	fe6a2730 <__bss_end__@@Base+0xfe67fedc>
    2500:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2504:	sbfx	r7, sl, #12, #18
    2508:			; <UNDEFINED> instruction: 0xf040286c
    250c:	blmi	fe522720 <__bss_end__@@Base+0xfe4ffecc>
    2510:	andcs	r4, sl, #34603008	; 0x2100000
    2514:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2518:			; <UNDEFINED> instruction: 0xf7ff6818
    251c:	blmi	fe4fd8f4 <__bss_end__@@Base+0xfe4db0a0>
    2520:	andsvs	r4, r8, fp, ror r4
    2524:	stmdacs	r6!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}^
    2528:	blmi	fe376b00 <__bss_end__@@Base+0xfe3542ac>
    252c:			; <UNDEFINED> instruction: 0xf8594c90
    2530:	ldrbtmi	r3, [ip], #-3
    2534:	ldmdavs	r9, {r5, r7, fp, sp, lr}
    2538:			; <UNDEFINED> instruction: 0xf954f002
    253c:	ldr	r6, [r5, r0, lsr #1]
    2540:			; <UNDEFINED> instruction: 0xf0002846
    2544:	stmdacs	r2!, {r0, r2, r7, pc}^
    2548:	blmi	fe2b6ad8 <__bss_end__@@Base+0xfe294284>
    254c:	ldrbtmi	r4, [fp], #-2442	; 0xfffff676
    2550:	ldrbtmi	r4, [r9], #-2698	; 0xfffff576
    2554:	stmib	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2558:	str	r1, [r7, r0, lsl #4]
    255c:	cmple	r9, r6, ror r8
    2560:	andcs	r4, r5, #8640	; 0x21c0
    2564:	strtmi	r4, [r0], -r7, lsl #19
    2568:			; <UNDEFINED> instruction: 0xf8594b87
    256c:			; <UNDEFINED> instruction: 0xf8596005
    2570:			; <UNDEFINED> instruction: 0xf8595001
    2574:	stmibmi	r5, {r0, r1, ip, sp}
    2578:	ldrdge	pc, [r0], -r5
    257c:			; <UNDEFINED> instruction: 0xf8d34479
    2580:	ldmdavs	r6!, {ip, sp, pc}
    2584:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    2588:	andcs	r4, r5, #2113536	; 0x204000
    258c:	andls	r4, r8, r9, ror r4
    2590:			; <UNDEFINED> instruction: 0xf7ff4620
    2594:	ldmdbmi	pc!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    2598:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    259c:	strtmi	r4, [r0], -r5, lsl #12
    25a0:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    25a4:	andcs	r4, r5, #124, 18	; 0x1f0000
    25a8:			; <UNDEFINED> instruction: 0x46074479
    25ac:			; <UNDEFINED> instruction: 0xf7ff4620
    25b0:	ldmdbmi	sl!, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}^
    25b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    25b8:	strtmi	r4, [r0], -r0, lsl #13
    25bc:	stcl	7, cr15, [r4], #1020	; 0x3fc
    25c0:	andcs	r4, r5, #1949696	; 0x1dc000
    25c4:	sxtab16mi	r4, r1, r9, ror #8
    25c8:			; <UNDEFINED> instruction: 0xf7ff4620
    25cc:	blls	23d94c <__bss_end__@@Base+0x21b0f8>
    25d0:			; <UNDEFINED> instruction: 0x46514a74
    25d4:	stmdbhi	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    25d8:	movwls	r4, #1146	; 0x47a
    25dc:	strpl	lr, [r1, -sp, asr #19]
    25e0:	strls	r4, [r6], #-1627	; 0xfffff9a5
    25e4:	ldrtmi	r9, [r0], -r5
    25e8:	blx	193e620 <__bss_end__@@Base+0x191bdcc>
    25ec:			; <UNDEFINED> instruction: 0xf0054620
    25f0:			; <UNDEFINED> instruction: 0x4620fc39
    25f4:			; <UNDEFINED> instruction: 0xffe4f005
    25f8:			; <UNDEFINED> instruction: 0xf7ff4620
    25fc:	ldmdacs	r2!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
    2600:	ldmdacs	r3!, {r0, r1, r3, r5, ip, lr, pc}^
    2604:	blmi	1a36a30 <__bss_end__@@Base+0x1a141dc>
    2608:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    260c:			; <UNDEFINED> instruction: 0xe72d735a
    2610:	eorle	r2, r2, r5, asr #16
    2614:			; <UNDEFINED> instruction: 0xf0052001
    2618:	ldmdacs	r0!, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}^
    261c:	bls	236e0c <__bss_end__@@Base+0x2145b8>
    2620:	andsvs	r2, r3, r2, lsl #6
    2624:	movwcs	lr, #5922	; 0x1722
    2628:	andcc	pc, r4, fp, lsl #17
    262c:	blmi	133c2ac <__bss_end__@@Base+0x1319a58>
    2630:			; <UNDEFINED> instruction: 0xf8594c5e
    2634:	ldrbtmi	r3, [ip], #-3
    2638:	ldrdge	pc, [r0], -r3
    263c:			; <UNDEFINED> instruction: 0xf7ff4650
    2640:			; <UNDEFINED> instruction: 0x4651ed9a
    2644:	stmiavs	r0!, {r1, r9, sl, lr}
    2648:			; <UNDEFINED> instruction: 0xf8b0f002
    264c:	str	r6, [sp, -r0, lsr #1]
    2650:	andcs	r4, r1, #89088	; 0x15c00
    2654:	tstvc	sl, #2063597568	; 0x7b000000
    2658:	blmi	15bc280 <__bss_end__@@Base+0x1599a2c>
    265c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2660:	smlsd	r3, sl, r1, r6
    2664:	ldrbtmi	r4, [fp], #-2900	; 0xfffff4ac
    2668:	usat	r7, #31, ip, lsl #2
    266c:	andcs	r4, r1, #84992	; 0x14c00
    2670:			; <UNDEFINED> instruction: 0x769a447b
    2674:	mrrcmi	6, 15, lr, r2, cr10
    2678:	ldrbtmi	r4, [ip], #-2898	; 0xfffff4ae
    267c:	ldrdhi	pc, [r8], -r4
    2680:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2684:	svceq	0x0000f1b8
    2688:	mcrrmi	0, 2, sp, pc, cr12
    268c:	stmiavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    2690:			; <UNDEFINED> instruction: 0xf8ecf002
    2694:	blcs	22028 <quoting_style_args@@Base+0x458>
    2698:	stfmip	f5, [ip], {53}	; 0x35
    269c:	ldrbtmi	r6, [ip], #-2105	; 0xfffff7c7
    26a0:	orreq	lr, r1, r5, lsl #22
    26a4:			; <UNDEFINED> instruction: 0xf00468a0
    26a8:			; <UNDEFINED> instruction: 0x4605ffd7
    26ac:			; <UNDEFINED> instruction: 0xf00268a0
    26b0:	andcs	pc, r0, r3, ror r9	; <UNPREDICTABLE>
    26b4:			; <UNDEFINED> instruction: 0xff84f005
    26b8:	andlt	r4, fp, r8, lsr #12
    26bc:	svchi	0x00f0e8bd
    26c0:	strtcs	r4, [sl], #-1568	; 0xfffff9e0
    26c4:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    26c8:			; <UNDEFINED> instruction: 0xf00c3002
    26cc:	blmi	10412c0 <__bss_end__@@Base+0x101ea6c>
    26d0:	ldrdne	pc, [r0], -sl
    26d4:			; <UNDEFINED> instruction: 0x4602447b
    26d8:	blmi	806e0 <__bss_end__@@Base+0x5de8c>
    26dc:			; <UNDEFINED> instruction: 0xf7ff611a
    26e0:	strb	lr, [r3], r4, asr #25
    26e4:	adcsmi	r6, r3, #3866624	; 0x3b0000
    26e8:			; <UNDEFINED> instruction: 0xf855da94
    26ec:	movwcc	r6, #4131	; 0x1023
    26f0:			; <UNDEFINED> instruction: 0x4630603b
    26f4:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    26f8:			; <UNDEFINED> instruction: 0x46024631
    26fc:			; <UNDEFINED> instruction: 0xf0024640
    2700:	adcvs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    2704:	stmiavs	r0!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    2708:	cdp2	0, 14, cr15, cr14, cr2, {0}
    270c:	ldmdami	r1!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    2710:	ldrbtmi	r9, [r8], #-521	; 0xfffffdf7
    2714:	blx	3e74e <__bss_end__@@Base+0x1befa>
    2718:	tstvs	r0, r9, lsl #20
    271c:	strtmi	lr, [r0], -r6, lsr #13
    2720:	blx	ff83e73e <__bss_end__@@Base+0xff81beea>
    2724:	andeq	lr, r0, ip, lsl r5
    2728:			; <UNDEFINED> instruction: 0x0001f9b4
    272c:	muleq	r0, r2, r5
    2730:	muleq	r0, r8, lr
    2734:	strdeq	r0, [r0], -r4
    2738:	andeq	r5, r0, r7, lsr sl
    273c:	andeq	lr, r0, ip, ror #9
    2740:	andeq	sp, r0, r6, lsr sp
    2744:	ldrdeq	r0, [r0], -r4
    2748:	andeq	pc, r1, ip, lsl #24
    274c:	andeq	pc, r1, r6, lsr r6	; <UNPREDICTABLE>
    2750:	andeq	lr, r0, r0, lsr #10
    2754:	andeq	pc, r1, r6, ror sp	; <UNPREDICTABLE>
    2758:	andeq	pc, r1, sl, lsr sp	; <UNPREDICTABLE>
    275c:	andeq	pc, r1, sl, lsl sp	; <UNPREDICTABLE>
    2760:	andeq	r0, r0, r4, asr r2
    2764:	strdeq	pc, [r1], -r2
    2768:	ldrdeq	pc, [r1], -lr
    276c:	andeq	pc, r1, r4, asr #22
    2770:	andeq	pc, r1, lr, lsr #25
    2774:	andeq	pc, r1, lr, lsl fp	; <UNPREDICTABLE>
    2778:	andeq	lr, r0, lr, asr #7
    277c:	ldrdeq	lr, [r0], -r0
    2780:	andeq	r0, r0, ip, lsl r2
    2784:	andeq	r0, r0, r0, lsr r2
    2788:	strdeq	r0, [r0], -r8
    278c:	andeq	lr, r0, ip, lsr #7
    2790:	andeq	lr, r0, ip, lsr #7
    2794:	andeq	lr, r0, sl, lsr #7
    2798:	andeq	lr, r0, r8, lsr #7
    279c:	andeq	lr, r0, sl, lsr #7
    27a0:	andeq	lr, r0, ip, lsr #7
    27a4:	andeq	lr, r0, r8, lsr #7
    27a8:	ldrdeq	pc, [r1], -r6
    27ac:	andeq	pc, r1, sl, lsr #23
    27b0:	andeq	pc, r1, ip, lsl #23
    27b4:	andeq	pc, r1, r2, lsl #23
    27b8:	strdeq	pc, [r1], -lr
    27bc:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
    27c0:	andeq	pc, r1, r6, ror #22
    27c4:	andeq	r0, r0, r4, ror #3
    27c8:	andeq	pc, r1, r4, asr fp	; <UNPREDICTABLE>
    27cc:	andeq	pc, r1, r2, asr #22
    27d0:	andeq	pc, r1, ip, lsl #22
    27d4:	andeq	sp, r0, sl, lsl #17
    27d8:	bleq	3e91c <__bss_end__@@Base+0x1c0c8>
    27dc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    27e0:	strbtmi	fp, [sl], -r2, lsl #24
    27e4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    27e8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    27ec:	ldrmi	sl, [sl], #776	; 0x308
    27f0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    27f4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    27f8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    27fc:			; <UNDEFINED> instruction: 0xf85a4b06
    2800:	stmdami	r6, {r0, r1, ip, sp}
    2804:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2808:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    280c:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    2810:	muleq	r1, r8, r5
    2814:	andeq	r0, r0, r4, asr #3
    2818:	andeq	r0, r0, r4, lsl r2
    281c:	andeq	r0, r0, r0, lsr #4
    2820:	ldr	r3, [pc, #20]	; 283c <pclose@plt+0x470>
    2824:	ldr	r2, [pc, #20]	; 2840 <pclose@plt+0x474>
    2828:	add	r3, pc, r3
    282c:	ldr	r2, [r3, r2]
    2830:	cmp	r2, #0
    2834:	bxeq	lr
    2838:	b	2114 <__gmon_start__@plt>
    283c:	andeq	pc, r1, r8, ror r5	; <UNPREDICTABLE>
    2840:	andeq	r0, r0, r8, lsl #4
    2844:	blmi	1d4864 <__bss_end__@@Base+0x1b2010>
    2848:	bmi	1d3a30 <__bss_end__@@Base+0x1b11dc>
    284c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2850:	andle	r4, r3, sl, ror r4
    2854:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2858:	ldrmi	fp, [r8, -r3, lsl #2]
    285c:	svclt	0x00004770
    2860:	andeq	pc, r1, r8, ror r8	; <UNPREDICTABLE>
    2864:	andeq	pc, r1, r4, ror r8	; <UNPREDICTABLE>
    2868:	andeq	pc, r1, r4, asr r5	; <UNPREDICTABLE>
    286c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2870:	blmi	254898 <__bss_end__@@Base+0x232044>
    2874:	bmi	253a5c <__bss_end__@@Base+0x231208>
    2878:	bne	653a6c <__bss_end__@@Base+0x631218>
    287c:	addne	r4, r9, sl, ror r4
    2880:	bicsvc	lr, r1, r1, lsl #22
    2884:	andle	r1, r3, r9, asr #32
    2888:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    288c:	ldrmi	fp, [r8, -r3, lsl #2]
    2890:	svclt	0x00004770
    2894:	andeq	pc, r1, ip, asr #16
    2898:	andeq	pc, r1, r8, asr #16
    289c:	andeq	pc, r1, r8, lsr #10
    28a0:	andeq	r0, r0, r8, asr #4
    28a4:	blmi	2afccc <__bss_end__@@Base+0x28d478>
    28a8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    28ac:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    28b0:	blmi	270e64 <__bss_end__@@Base+0x24e610>
    28b4:	ldrdlt	r5, [r3, -r3]!
    28b8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    28bc:			; <UNDEFINED> instruction: 0xf7ff6818
    28c0:			; <UNDEFINED> instruction: 0xf7ffeb16
    28c4:	blmi	1c27c8 <__bss_end__@@Base+0x19ff74>
    28c8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    28cc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    28d0:	andeq	pc, r1, r6, lsl r8	; <UNPREDICTABLE>
    28d4:	strdeq	pc, [r1], -r8
    28d8:	andeq	r0, r0, ip, asr #3
    28dc:	andeq	pc, r1, r6, asr #14
    28e0:	strdeq	pc, [r1], -r6
    28e4:	svclt	0x0000e7c4
    28e8:	mvnsmi	lr, sp, lsr #18
    28ec:			; <UNDEFINED> instruction: 0xf8df4616
    28f0:			; <UNDEFINED> instruction: 0x46058074
    28f4:	ldrbtmi	r4, [r8], #1548	; 0x60c
    28f8:			; <UNDEFINED> instruction: 0x3703e9d8
    28fc:	bcs	4c94ec <__bss_end__@@Base+0x4a6c98>
    2900:	bmi	678da8 <__bss_end__@@Base+0x656554>
    2904:	ldrbtmi	r3, [sl], #-788	; 0xfffffcec
    2908:	addmi	r6, fp, #9502720	; 0x910000
    290c:			; <UNDEFINED> instruction: 0xf892bf02
    2910:			; <UNDEFINED> instruction: 0xf0400028
    2914:			; <UNDEFINED> instruction: 0xf8820002
    2918:	bmi	5029c0 <__bss_end__@@Base+0x4e016c>
    291c:			; <UNDEFINED> instruction: 0xf8d2447a
    2920:	ldmdavs	r0, {r3, r4, lr, pc}^
    2924:	b	8d3ab8 <__bss_end__@@Base+0x8b1264>
    2928:	bl	fe9c3560 <__bss_end__@@Base+0xfe9a0d0c>
    292c:	bne	605934 <__bss_end__@@Base+0x5e30e0>
    2930:	strbmi	r6, [r0, #-211]!	; 0xffffff2d
    2934:	sbcsvs	fp, r7, r8, lsl #31
    2938:	strmi	r4, [r8], -sp, lsl #20
    293c:	ldrtmi	fp, [fp], -r8, lsl #31
    2940:	ldrbtmi	r6, [sl], #-206	; 0xffffff32
    2944:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    2948:	stmib	r1, {r0, r1, r4, r7, sp, lr}^
    294c:	addvs	r5, lr, r0, lsl #8
    2950:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2954:			; <UNDEFINED> instruction: 0x46402114
    2958:	blx	fff3e990 <__bss_end__@@Base+0xfff1c13c>
    295c:			; <UNDEFINED> instruction: 0x3703e9d8
    2960:	svclt	0x0000e7cf
    2964:	andeq	pc, r1, lr, asr #15
    2968:			; <UNDEFINED> instruction: 0x0001f7be
    296c:	andeq	pc, r1, r8, lsr #15
    2970:	andeq	pc, r1, r2, lsl #15
    2974:	mvnsmi	lr, sp, lsr #18
    2978:	ldcmi	6, cr4, [pc], {6}
    297c:	ldrmi	r4, [sp], -pc, lsl #12
    2980:	ldrbtmi	r4, [ip], #-1680	; 0xfffff970
    2984:	ldrdne	lr, [r3], -r4
    2988:	blcs	5c929c <__bss_end__@@Base+0x5a6a48>
    298c:	blmi	6f8e48 <__bss_end__@@Base+0x6d65f4>
    2990:	ldrbtmi	r3, [fp], #-280	; 0xfffffee8
    2994:	adcmi	r6, r1, #156, 16	; 0x9c0000
    2998:			; <UNDEFINED> instruction: 0xf893bf02
    299c:			; <UNDEFINED> instruction: 0xf0422028
    29a0:			; <UNDEFINED> instruction: 0xf8830202
    29a4:	bmi	58aa4c <__bss_end__@@Base+0x5681f8>
    29a8:			; <UNDEFINED> instruction: 0xf8d2447a
    29ac:	ldmdavs	r3, {r3, r4, lr, pc}^
    29b0:	b	853b3c <__bss_end__@@Base+0x8312e8>
    29b4:	bl	fe802dec <__bss_end__@@Base+0xfe7e0598>
    29b8:	bne	ff2c59cc <__bss_end__@@Base+0xff2a3178>
    29bc:	strbmi	r6, [r3, #-209]!	; 0xffffff2f
    29c0:	svclt	0x00884b10
    29c4:	ldrbtmi	r6, [fp], #-208	; 0xffffff30
    29c8:	strmi	fp, [r1], -r8, lsl #31
    29cc:	stmib	r4, {r0, r3, r4, r7, sp, lr}^
    29d0:	teqlt	r5, r0, lsl #16
    29d4:			; <UNDEFINED> instruction: 0xf104462b
    29d8:	blgt	1c3e00 <__bss_end__@@Base+0x1a15ac>
    29dc:	rsbvs	r6, r9, r0, lsr #1
    29e0:	cmnvs	r6, sl, lsr #1
    29e4:	pop	{r5, r9, sl, lr}
    29e8:			; <UNDEFINED> instruction: 0x211881f0
    29ec:			; <UNDEFINED> instruction: 0xf00c4620
    29f0:	ldmib	r4, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    29f4:	strb	r1, [sl, r3]
    29f8:	andeq	pc, r1, r2, asr #14
    29fc:	andeq	pc, r1, r2, lsr r7	; <UNPREDICTABLE>
    2a00:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
    2a04:	strdeq	pc, [r1], -lr
    2a08:	strlt	r4, [r8, #-2579]	; 0xfffff5ed
    2a0c:	blvs	4d3bfc <__bss_end__@@Base+0x4b13a8>
    2a10:	blvs	146efe4 <__bss_end__@@Base+0x144c790>
    2a14:	andsle	r4, fp, #-1342177272	; 0xb0000008
    2a18:	mrrcne	8, 1, r7, r9, cr8
    2a1c:	stmdacs	sl, {r0, r4, r8, r9, sp, lr}
    2a20:	stclt	0, cr13, [r8, #-0]
    2a24:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    2a28:	movwcc	r6, #7187	; 0x1c13
    2a2c:	cfstrslt	mvf6, [r8, #-76]	; 0xffffffb4
    2a30:			; <UNDEFINED> instruction: 0xb1686b90
    2a34:	ldrbeq	r6, [fp], r3, lsl #16
    2a38:	ldmib	r0, {r1, r3, sl, ip, lr, pc}^
    2a3c:	addsmi	r3, r3, #268435456	; 0x10000000
    2a40:	mrrcne	15, 3, fp, sl, cr14
    2a44:	ldmdavc	r8, {r1, r6, sp, lr}
    2a48:			; <UNDEFINED> instruction: 0xf7ffd3e9
    2a4c:			; <UNDEFINED> instruction: 0xe7e6ec16
    2a50:	rscscc	pc, pc, pc, asr #32
    2a54:	svclt	0x0000bd08
    2a58:			; <UNDEFINED> instruction: 0x0001f6b8
    2a5c:	muleq	r1, lr, r6
    2a60:			; <UNDEFINED> instruction: 0xf7ffb510
    2a64:			; <UNDEFINED> instruction: 0x4604eb70
    2a68:			; <UNDEFINED> instruction: 0xffcef7ff
    2a6c:			; <UNDEFINED> instruction: 0xf8336823
    2a70:	bfieq	r3, r0, #0, #28
    2a74:	cfldrslt	mvf13, [r0, #-992]	; 0xfffffc20
    2a78:	andsle	r1, r8, r2, asr #24
    2a7c:	strlt	r2, [r8, #-2058]	; 0xfffff7f6
    2a80:	bmi	436abc <__bss_end__@@Base+0x414268>
    2a84:	blvs	4d3c74 <__bss_end__@@Base+0x4b1420>
    2a88:	bvs	ff46f0dc <__bss_end__@@Base+0xff44c888>
    2a8c:	ldmdble	r4, {r0, r1, r3, r7, r9, lr}
    2a90:	stcne	8, cr15, [r1], {19}
    2a94:	tstvs	r3, #1024	; 0x400
    2a98:	smlabble	lr, r1, r2, r4
    2a9c:	bmi	2b1ec4 <__bss_end__@@Base+0x28f670>
    2aa0:	cfldrsvs	mvf4, [r3], {122}	; 0x7a
    2aa4:	rscle	r2, ip, r0, lsl #22
    2aa8:	ldrvs	r3, [r3], #-2817	; 0xfffff4ff
    2aac:	ldrbmi	lr, [r0, -r9, ror #15]!
    2ab0:	pop	{r0, r4, r7, r8, r9, fp, sp, lr}
    2ab4:			; <UNDEFINED> instruction: 0xf7ff4008
    2ab8:	strmi	fp, [r1], -r1, lsl #23
    2abc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    2ac0:	blx	feabeade <__bss_end__@@Base+0xfea9c28a>
    2ac4:	andeq	pc, r1, r0, asr #12
    2ac8:	andeq	pc, r1, r4, lsr #12
    2acc:	andeq	sp, r0, r2, lsl #5
    2ad0:			; <UNDEFINED> instruction: 0xf005b570
    2ad4:			; <UNDEFINED> instruction: 0x4605feb7
    2ad8:			; <UNDEFINED> instruction: 0xffc2f7ff
    2adc:	svclt	0x0018280a
    2ae0:	svccc	0x00fff1b0
    2ae4:	andsle	r4, sl, r4, lsl #12
    2ae8:	bl	b40aec <__bss_end__@@Base+0xb1e298>
    2aec:	and	r4, pc, r6, lsl #12
    2af0:	svclt	0x00182c3b
    2af4:	andsle	r2, r2, sp, ror ip
    2af8:	andsle	r2, r0, r3, lsr #24
    2afc:	cdp2	0, 13, cr15, cr0, cr5, {0}
    2b00:			; <UNDEFINED> instruction: 0xff82f7ff
    2b04:	svccc	0x00fff1b0
    2b08:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2b0c:	andle	r4, r6, r4, lsl #12
    2b10:			; <UNDEFINED> instruction: 0x46216833
    2b14:			; <UNDEFINED> instruction: 0xf8334628
    2b18:	bfieq	r3, r4, #0, #28
    2b1c:	strtmi	sp, [r0], -r8, ror #11
    2b20:			; <UNDEFINED> instruction: 0xffaaf7ff
    2b24:	strtmi	r2, [r8], -r0, lsl #2
    2b28:	cdp2	0, 11, cr15, cr10, cr5, {0}
    2b2c:			; <UNDEFINED> instruction: 0xf0054628
    2b30:			; <UNDEFINED> instruction: 0xf00cfe99
    2b34:			; <UNDEFINED> instruction: 0x4604f8f1
    2b38:			; <UNDEFINED> instruction: 0xf0054628
    2b3c:	strtmi	pc, [r0], -pc, asr #29
    2b40:	svclt	0x0000bd70
    2b44:			; <UNDEFINED> instruction: 0x4604b5f8
    2b48:	b	fff40b4c <__bss_end__@@Base+0xfff1e2f8>
    2b4c:	strcs	r2, [sl], -r0, lsl #10
    2b50:	and	r4, r4, r7, lsl #12
    2b54:	ldreq	pc, [r0, #-417]!	; 0xfffffe5f
    2b58:			; <UNDEFINED> instruction: 0xff56f7ff
    2b5c:	ldmdavs	sl!, {r2, r9, sl, lr}
    2b60:	blx	1af6f6 <__bss_end__@@Base+0x18cea2>
    2b64:			; <UNDEFINED> instruction: 0xf8324105
    2b68:	ldreq	r3, [fp, #-19]	; 0xffffffed
    2b6c:			; <UNDEFINED> instruction: 0x4620d4f2
    2b70:			; <UNDEFINED> instruction: 0xff82f7ff
    2b74:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    2b78:			; <UNDEFINED> instruction: 0x46064d1b
    2b7c:	andcs	r4, r5, #6912	; 0x1b00
    2b80:	ldrbtmi	r4, [sp], #-2843	; 0xfffff4e5
    2b84:	strlt	r4, [r0, #1148]	; 0x47c
    2b88:	stmiapl	fp!, {r2, r7, ip, sp, pc}^
    2b8c:	ldmdavs	pc, {r5, r6, r7, r8, r9, fp, sp, lr}	; <UNPREDICTABLE>
    2b90:	ldmdbmi	r8, {r3, r5, r7, r8, ip, sp, pc}
    2b94:	ldrbtmi	r2, [r9], #-0
    2b98:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b9c:	blvs	ff8957fc <__bss_end__@@Base+0xff872fa8>
    2ba0:			; <UNDEFINED> instruction: 0xf8d42101
    2ba4:	stmiapl	fp!, {r6, lr, pc}^
    2ba8:	strgt	lr, [r1], -sp, asr #19
    2bac:	andls	r6, r0, #1769472	; 0x1b0000
    2bb0:	ldrtmi	r4, [r8], -r2, lsl #12
    2bb4:	bl	13c0bb8 <__bss_end__@@Base+0x139e364>
    2bb8:			; <UNDEFINED> instruction: 0xf7ff2001
    2bbc:	stmdbmi	pc, {r1, r3, r6, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2bc0:			; <UNDEFINED> instruction: 0xf7ff4479
    2bc4:	blmi	33d354 <__bss_end__@@Base+0x31ab00>
    2bc8:	ldrdgt	pc, [r4], #-132	; 0xffffff7c
    2bcc:	ldmib	r4, {r0, r8, sp}^
    2bd0:	stmiapl	fp!, {r0, r1, r3, r9, lr}^
    2bd4:	ldmdavs	fp, {r1, r4, r8, r9, fp, ip}
    2bd8:	andgt	lr, r0, #3358720	; 0x334000
    2bdc:	strmi	r9, [r2], -r2, lsl #12
    2be0:			; <UNDEFINED> instruction: 0xf7ff4638
    2be4:			; <UNDEFINED> instruction: 0xe7e7eb38
    2be8:	andeq	pc, r1, r2, lsr #4
    2bec:	andeq	pc, r1, r0, asr #10
    2bf0:	strdeq	r0, [r0], -ip
    2bf4:	ldrdeq	sp, [r0], -sl
    2bf8:	andeq	r0, r0, r0, lsr r2
    2bfc:	andeq	sp, r0, ip, asr #3
    2c00:	bmi	59585c <__bss_end__@@Base+0x573008>
    2c04:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    2c08:	ldmdavc	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    2c0c:			; <UNDEFINED> instruction: 0xf005b9d3
    2c10:			; <UNDEFINED> instruction: 0x4604fe19
    2c14:			; <UNDEFINED> instruction: 0xff24f7ff
    2c18:	svccc	0x00fff1b0
    2c1c:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2c20:	strmi	sp, [r1], -sl
    2c24:			; <UNDEFINED> instruction: 0xf0054620
    2c28:			; <UNDEFINED> instruction: 0xf7fffe3b
    2c2c:			; <UNDEFINED> instruction: 0xf1b0feed
    2c30:	svclt	0x00183fff
    2c34:	mvnsle	r2, sl, lsl #16
    2c38:	strtmi	r2, [r0], -r0, lsl #2
    2c3c:	cdp2	0, 3, cr15, cr0, cr5, {0}
    2c40:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    2c44:	andcs	r4, r5, #98304	; 0x18000
    2c48:	ldrbtmi	r2, [r9], #-0
    2c4c:	cmpvc	sp, r1, lsl #10	; <UNPREDICTABLE>
    2c50:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c54:			; <UNDEFINED> instruction: 0xff90f7ff
    2c58:	andeq	pc, r1, r0, lsr #3
    2c5c:	andeq	r0, r0, r8, lsr r2
    2c60:	andeq	ip, r0, sl, lsr sp
    2c64:	ldrbmi	lr, [r0, sp, lsr #18]!
    2c68:	ldrmi	r4, [r2], r9, lsl #13
    2c6c:			; <UNDEFINED> instruction: 0xf7ff4607
    2c70:	cdpmi	15, 5, cr15, cr2, cr7, {6}
    2c74:	sxtab16mi	r4, r0, lr, ror #8
    2c78:	ldc2l	0, cr15, [r4, #20]!
    2c7c:	stmdavc	r0, {r0, r2, r9, sl, lr}
    2c80:			; <UNDEFINED> instruction: 0xf0002800
    2c84:	ldmdavs	ip!, {r1, r4, r7, pc}
    2c88:	ands	fp, r2, r4, lsl r9
    2c8c:	orrlt	r6, r4, r4, ror #17
    2c90:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}
    2c94:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c98:	mvnsle	r2, r0, lsl #16
    2c9c:	ldmpl	r3!, {r3, r6, r8, r9, fp, lr}^
    2ca0:	blcs	1cd14 <version_etc_copyright@@Base+0xba7c>
    2ca4:	strbmi	sp, [r0], -r6, rrx
    2ca8:	cdp2	0, 1, cr15, cr8, cr5, {0}
    2cac:	pop	{r5, r9, sl, lr}
    2cb0:	blmi	10e4c78 <__bss_end__@@Base+0x10c2424>
    2cb4:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2cb8:	bmi	10b19d0 <__bss_end__@@Base+0x108f17c>
    2cbc:	stmdbmi	r3, {r1, r6, r8, r9, fp, lr}^
    2cc0:	ldrbtmi	r5, [fp], #-2224	; 0xfffff750
    2cc4:	stmdavs	r0, {r1, r6, r9, fp, lr}
    2cc8:	ldmdapl	r1!, {r3, r4, r7, sl, sp, lr}^
    2ccc:	stmdavs	r9, {r0, r6, fp, lr}
    2cd0:	stmdavs	r0, {r3, r4, r5, r6, sl, lr}
    2cd4:	ldmpl	r2!, {r0, r3, r4, r6, r7, sl, sp, lr}
    2cd8:	ldrvs	r6, [sl, #-2066]	; 0xfffff7ee
    2cdc:	mrcmi	1, 1, fp, cr14, cr0, {5}
    2ce0:	and	r4, r2, lr, ror r4
    2ce4:	svceq	0x0014f856
    2ce8:			; <UNDEFINED> instruction: 0x4629b170
    2cec:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cf0:	mvnsle	r2, r0, lsl #16
    2cf4:			; <UNDEFINED> instruction: 0x46406933
    2cf8:	ldmdavs	fp, {r2, r4, r5, r9, sl, lr}
    2cfc:			; <UNDEFINED> instruction: 0xf00560b3
    2d00:	strtmi	pc, [r0], -sp, ror #27
    2d04:			; <UNDEFINED> instruction: 0x87f0e8bd
    2d08:	bicle	r2, ip, r0, lsl #24
    2d0c:	ldrbtmi	r4, [ip], #-3123	; 0xfffff3cd
    2d10:	ldrdcc	lr, [r3], -r4
    2d14:	bcs	3c9824 <__bss_end__@@Base+0x3a6fd0>
    2d18:	bmi	c79220 <__bss_end__@@Base+0xc569cc>
    2d1c:	ldrbtmi	r3, [sl], #-784	; 0xfffffcf0
    2d20:	adcmi	r6, r3, #148, 16	; 0x940000
    2d24:			; <UNDEFINED> instruction: 0xf892bf02
    2d28:			; <UNDEFINED> instruction: 0xf0411028
    2d2c:			; <UNDEFINED> instruction: 0xf8820102
    2d30:	stmdbmi	ip!, {r3, r5, ip}
    2d34:	stmibvs	lr, {r0, r3, r4, r5, r6, sl, lr}
    2d38:	ldrtmi	r6, [r3], #-2122	; 0xfffff7b6
    2d3c:	movweq	lr, #27171	; 0x6a23
    2d40:	bne	fe689760 <__bss_end__@@Base+0xfe666f0c>
    2d44:	adcsmi	r6, r2, #203	; 0xcb
    2d48:	svclt	0x00884a27
    2d4c:	ldrbtmi	r6, [sl], #-200	; 0xffffff38
    2d50:	strmi	fp, [r3], -r8, lsl #31
    2d54:	addsvs	r4, r3, r8, lsr #12
    2d58:			; <UNDEFINED> instruction: 0xffdef00b
    2d5c:			; <UNDEFINED> instruction: 0x46494652
    2d60:			; <UNDEFINED> instruction: 0xf0056020
    2d64:	ldmdavs	fp!, {r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    2d68:			; <UNDEFINED> instruction: 0x71222200
    2d6c:	movweq	lr, #10692	; 0x29c4
    2d70:			; <UNDEFINED> instruction: 0xe798603c
    2d74:	blmi	7555c8 <__bss_end__@@Base+0x732d74>
    2d78:	ldmpl	r0!, {r2, r4, r8, fp, lr}
    2d7c:	bmi	513f70 <__bss_end__@@Base+0x4f171c>
    2d80:	ldrvs	r6, [r8], #2048	; 0x800
    2d84:	ldmdami	sl, {r0, r4, r5, r6, fp, ip, lr}
    2d88:	ldrbtmi	r6, [r8], #-2057	; 0xfffff7f7
    2d8c:	ldrbvs	r6, [r9], #2048	; 0x800
    2d90:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    2d94:	stmdacs	r0, {r1, r3, r4, r8, sl, sp, lr}
    2d98:	str	sp, [r4, r1, lsr #3]
    2d9c:	tstcs	r0, r0, lsr #12
    2da0:			; <UNDEFINED> instruction: 0xf8d8f00c
    2da4:	ldrdcc	lr, [r3], -r4
    2da8:	blmi	4bcc8c <__bss_end__@@Base+0x49a438>
    2dac:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
    2db0:	cmpvc	r7, r3, lsl #10	; <UNPREDICTABLE>
    2db4:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2db8:	mrc2	7, 6, pc, cr14, cr15, {7}
    2dbc:	andeq	pc, r1, r0, lsr r1	; <UNPREDICTABLE>
    2dc0:	ldrdeq	r0, [r0], -r4
    2dc4:	andeq	r0, r0, r0, lsl r2
    2dc8:	andeq	pc, r1, r2, lsl #8
    2dcc:	andeq	r0, r0, ip, lsl r2
    2dd0:	strdeq	r0, [r0], -ip
    2dd4:	andeq	pc, r1, r8, lsr r3	; <UNPREDICTABLE>
    2dd8:	andeq	pc, r1, r8, lsr #6
    2ddc:			; <UNDEFINED> instruction: 0x0001f3b6
    2de0:	andeq	pc, r1, r6, lsr #7
    2de4:	muleq	r1, r0, r3
    2de8:	andeq	pc, r1, r6, ror r3	; <UNPREDICTABLE>
    2dec:	andeq	pc, r1, r8, asr #6
    2df0:	andeq	pc, r1, lr, ror r2	; <UNPREDICTABLE>
    2df4:	ldrdeq	ip, [r0], -r6
    2df8:	push	{r1, r7, r8, r9, fp, lr}
    2dfc:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    2e00:	strmi	r4, [r8], r1, lsl #25
    2e04:	bmi	fe06f028 <__bss_end__@@Base+0xfe04c7d4>
    2e08:	strcs	sl, [r0, #-3843]	; 0xfffff0fd
    2e0c:	pkhbtmi	r5, r1, r9, lsl #18
    2e10:	strls	r6, [r3, #-125]	; 0xffffff83
    2e14:	stmdavs	r9, {r8, ip, pc}
    2e18:	ldmpl	sp, {r0, r2, r8, ip, pc}
    2e1c:	blcs	5ced0 <__bss_end__@@Base+0x3a67c>
    2e20:	ldrtmi	sp, [r9], -r5
    2e24:	ldc2	0, cr15, [r6], #16
    2e28:			; <UNDEFINED> instruction: 0xf0402800
    2e2c:	movwcs	r8, #228	; 0xe4
    2e30:	rsbsvs	r9, fp, r3, lsl #6
    2e34:	stc2	0, cr15, [r6, #-20]	; 0xffffffec
    2e38:	beq	7f060 <__bss_end__@@Base+0x5c80c>
    2e3c:	stmdaeq	r1, {r3, ip, sp, lr, pc}
    2e40:	movweq	pc, #4106	; 0x100a	; <UNPREDICTABLE>
    2e44:	strmi	r9, [r4], -r1, lsl #6
    2e48:	ldrtmi	lr, [r1], -r3
    2e4c:			; <UNDEFINED> instruction: 0xf0054620
    2e50:			; <UNDEFINED> instruction: 0xf7fffd27
    2e54:	mcrrne	13, 13, pc, r3, cr9	; <UNPREDICTABLE>
    2e58:	rsble	r4, r8, r6, lsl #12
    2e5c:			; <UNDEFINED> instruction: 0xf000280a
    2e60:	stmdavs	fp!, {r1, r6, r7, pc}
    2e64:	andle	r2, r4, r1, lsl #22
    2e68:			; <UNDEFINED> instruction: 0xf0044639
    2e6c:	stmdacs	r0, {r0, r1, r4, r7, sl, fp, ip, sp, lr, pc}
    2e70:	ldrmi	sp, [r1, #491]!	; 0x1eb
    2e74:	mrccs	0, 2, sp, cr12, cr15, {2}
    2e78:	mrccs	0, 2, sp, cr11, cr14, {3}
    2e7c:	movwcs	fp, #3860	; 0xf14
    2e80:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
    2e84:	rscle	r2, r0, r0, lsl #22
    2e88:			; <UNDEFINED> instruction: 0x4620215b
    2e8c:	stc2	0, cr15, [r8, #-20]	; 0xffffffec
    2e90:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    2e94:	pkhtbmi	r2, r2, lr, asr #16
    2e98:	addshi	pc, sp, r0
    2e9c:	svceq	0x005df1ba
    2ea0:	addshi	pc, r1, r0
    2ea4:	strcs	r6, [r0], -sl, lsr #16
    2ea8:	andsle	r2, r8, r1, lsl #20
    2eac:			; <UNDEFINED> instruction: 0x46504639
    2eb0:	ldc2l	0, cr15, [r0], #-16
    2eb4:	svceq	0x003af1ba
    2eb8:	stclle	0, cr13, [pc, #-292]	; 2d9c <pclose@plt+0x9d0>
    2ebc:	svceq	0x005bf1ba
    2ec0:			; <UNDEFINED> instruction: 0xf1bad06e
    2ec4:	teqle	pc, sp, asr pc	; <UNPREDICTABLE>
    2ec8:			; <UNDEFINED> instruction: 0x4651b198
    2ecc:			; <UNDEFINED> instruction: 0xf0054620
    2ed0:			; <UNDEFINED> instruction: 0xf7fffce7
    2ed4:	stmdavs	sl!, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2ed8:	strmi	r2, [r2], r1, lsl #20
    2edc:			; <UNDEFINED> instruction: 0xf1bad1e6
    2ee0:	andsle	r0, r2, sl, lsr pc
    2ee4:			; <UNDEFINED> instruction: 0xf1badd1a
    2ee8:	suble	r0, r0, fp, asr pc
    2eec:	svceq	0x005df1ba
    2ef0:	mvfcss	f5, #0.0
    2ef4:	mcrcs	13, 0, sp, cr3, cr11, {3}
    2ef8:	strcs	fp, [r0], -r8, lsl #30
    2efc:			; <UNDEFINED> instruction: 0xf026d0e5
    2f00:	strb	r0, [r2, r1, lsl #12]!
    2f04:	svceq	0x003df1ba
    2f08:	mcrcs	1, 0, sp, cr1, cr9, {7}
    2f0c:	cdpcs	0, 0, cr13, cr2, cr3, {1}
    2f10:	ldrbmi	fp, [sl, #3848]	; 0xf08
    2f14:	strcs	fp, [r3], -r8, lsl #30
    2f18:			; <UNDEFINED> instruction: 0xe7d6d1f1
    2f1c:	svceq	0x000af1ba
    2f20:			; <UNDEFINED> instruction: 0xf1bad061
    2f24:	rscsle	r0, r0, lr, lsr #30
    2f28:	svccc	0x00fff1ba
    2f2c:	strtmi	sp, [r0], -r7, ror #3
    2f30:			; <UNDEFINED> instruction: 0xf0052400
    2f34:	blls	42288 <__bss_end__@@Base+0x1fa34>
    2f38:	bls	1547c0 <__bss_end__@@Base+0x131f6c>
    2f3c:	addsmi	r6, sl, #1769472	; 0x1b0000
    2f40:	andlt	sp, r7, r7, asr r1
    2f44:	svchi	0x00f0e8bd
    2f48:	svceq	0x003df1ba
    2f4c:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2f50:	mcrcs	1, 0, sp, cr1, cr11, {5}
    2f54:			; <UNDEFINED> instruction: 0x46d3d1db
    2f58:	ldr	r2, [r6, r2, lsl #12]!
    2f5c:	svceq	0x000af1ba
    2f60:			; <UNDEFINED> instruction: 0xf1bad041
    2f64:	bicsle	r0, pc, lr, lsr #30
    2f68:			; <UNDEFINED> instruction: 0xd1ae2800
    2f6c:			; <UNDEFINED> instruction: 0x4630e7f1
    2f70:	svclt	0x00082800
    2f74:	str	r2, [r8, r1, lsl #12]!
    2f78:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    2f7c:	strmi	r1, [r6], -r2, asr #24
    2f80:	stmdacs	lr!, {r0, r2, r4, r6, r7, ip, lr, pc}^
    2f84:	movwcs	fp, #3860	; 0xf14
    2f88:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
    2f8c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    2f90:	svclt	0x000c280a
    2f94:			; <UNDEFINED> instruction: 0xf0032300
    2f98:	ldmdblt	fp, {r0, r8, r9}
    2f9c:	ldrb	r2, [r4, -sl, lsl #12]
    2fa0:			; <UNDEFINED> instruction: 0xe7e54330
    2fa4:	smlabble	r9, r1, r5, r4
    2fa8:			; <UNDEFINED> instruction: 0xf1b99b01
    2fac:	svclt	0x00140f26
    2fb0:			; <UNDEFINED> instruction: 0xf0032300
    2fb4:	blcs	3bc0 <pclose@plt+0x17f4>
    2fb8:	svcge	0x0047f43f
    2fbc:			; <UNDEFINED> instruction: 0x4620215c
    2fc0:	stc2l	0, cr15, [lr], #-20	; 0xffffffec
    2fc4:	ldrbmi	lr, [r1], -r1, asr #14
    2fc8:			; <UNDEFINED> instruction: 0xf0054620
    2fcc:			; <UNDEFINED> instruction: 0xf7fffc69
    2fd0:	pkhbtmi	pc, r2, fp, lsl #26	; <UNPREDICTABLE>
    2fd4:	strmi	lr, [r1], -r6, ror #14
    2fd8:			; <UNDEFINED> instruction: 0xf0054620
    2fdc:			; <UNDEFINED> instruction: 0xf7fffc61
    2fe0:	pkhbtmi	pc, r2, r3, lsl #26	; <UNPREDICTABLE>
    2fe4:	andcs	lr, sl, sl, asr r7
    2fe8:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    2fec:			; <UNDEFINED> instruction: 0x265de79f
    2ff0:			; <UNDEFINED> instruction: 0xf7fee72b
    2ff4:	stmdami	r6, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2ff8:			; <UNDEFINED> instruction: 0xf5004478
    2ffc:			; <UNDEFINED> instruction: 0xf00c7018
    3000:	svclt	0x0000fcbb
    3004:	andeq	lr, r1, r6, lsr #31
    3008:	ldrdeq	r0, [r0], -ip
    300c:	andeq	r0, r0, r8, ror #3
    3010:	andeq	ip, r0, ip, lsl #19
    3014:	mvnsmi	lr, sp, lsr #18
    3018:	svclt	0x0018295c
    301c:	vmlami.f16	s5, s28, s31	; <UNPREDICTABLE>
    3020:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3024:	rscscc	pc, pc, #79	; 0x4f
    3028:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    302c:	stmib	r0, {r2, r3, r9, sl, lr}^
    3030:	svclt	0x00083200
    3034:	stmib	r0, {r0, r8, r9, sl, sp}^
    3038:	svclt	0x00183302
    303c:			; <UNDEFINED> instruction: 0xd12c2700
    3040:			; <UNDEFINED> instruction: 0xf04f295c
    3044:	andvs	r0, r3, r1, lsl #6
    3048:			; <UNDEFINED> instruction: 0x4620d051
    304c:			; <UNDEFINED> instruction: 0xf7ff2101
    3050:	pkhtbmi	pc, r0, r3, asr #29	; <UNPREDICTABLE>
    3054:	rsbsle	r2, r5, r0, lsl #16
    3058:	strcs	r4, [r0], #-2880	; 0xfffff4c0
    305c:			; <UNDEFINED> instruction: 0xf7ff58f6
    3060:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    3064:	andle	r2, sl, r2, lsl #22
    3068:	eorsle	r2, sp, r9, asr #16
    306c:	tstle	r6, sp, asr #16
    3070:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
    3074:			; <UNDEFINED> instruction: 0xf0446833
    3078:	blcs	84090 <__bss_end__@@Base+0x6183c>
    307c:			; <UNDEFINED> instruction: 0xf7ffd1f4
    3080:			; <UNDEFINED> instruction: 0x4621fcfb
    3084:	strbmi	r2, [r0], -r0, lsl #4
    3088:	ldc2l	0, cr15, [r4], {4}
    308c:	strbmi	r6, [r0], -r8, ror #1
    3090:	stc2	0, cr15, [r4], #-20	; 0xffffffec
    3094:	pop	{r3, r4, r5, r9, sl, lr}
    3098:			; <UNDEFINED> instruction: 0xf7ff81f0
    309c:	rsclt	lr, r3, #84, 16	; 0x540000
    30a0:			; <UNDEFINED> instruction: 0xf8326802
    30a4:	ldreq	r3, [fp, #-19]	; 0xffffffed
    30a8:	cfldrdcs	mvd13, [lr], #-148	; 0xffffff6c
    30ac:	stccs	15, cr11, [fp], #-96	; 0xffffffa0
    30b0:			; <UNDEFINED> instruction: 0xf04fbf0c
    30b4:			; <UNDEFINED> instruction: 0xf04f0801
    30b8:	tstle	ip, r0, lsl #16
    30bc:	ldmpl	r3!, {r0, r1, r2, r5, r8, r9, fp, lr}^
    30c0:	blcs	9d134 <__bss_end__@@Base+0x7a8e0>
    30c4:			; <UNDEFINED> instruction: 0xf7ffd007
    30c8:			; <UNDEFINED> instruction: 0xf7fffccb
    30cc:	adcvs	pc, r8, fp, lsr sp	; <UNPREDICTABLE>
    30d0:	strcs	fp, [r1, -r8, lsl #23]
    30d4:	stccs	7, cr14, [r4], #-888	; 0xfffffc88
    30d8:	strcs	fp, [r1, -r4, lsl #30]
    30dc:	ldrtmi	r2, [r8], -r6, lsl #6
    30e0:	eorvs	fp, fp, r8, lsl #30
    30e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    30e8:	streq	pc, [r2], #-68	; 0xffffffbc
    30ec:			; <UNDEFINED> instruction: 0xf7ffe7b7
    30f0:	strmi	pc, [r4], -fp, lsl #25
    30f4:	strtmi	lr, [r0], -r9, lsr #15
    30f8:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    30fc:	stmib	r5, {r1, r8, r9, sp}^
    3100:			; <UNDEFINED> instruction: 0xf7ff3000
    3104:	ldmdacs	lr!, {r0, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
    3108:	blmi	537520 <__bss_end__@@Base+0x514ccc>
    310c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3110:	tstle	r5, r2, lsl #22
    3114:			; <UNDEFINED> instruction: 0xf7ff2701
    3118:	ldrtmi	pc, [r8], -pc, lsr #25	; <UNPREDICTABLE>
    311c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3120:	ldc2	7, cr15, [lr], {255}	; 0xff
    3124:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    3128:	sbcsle	r2, r2, r0, lsl #16
    312c:	adcvs	r2, r8, r3, lsl #6
    3130:	eorvs	r2, fp, r1, lsl #14
    3134:	stccs	7, cr14, [fp], #-696	; 0xfffffd48
    3138:	svclt	0x000c4647
    313c:	movwcs	r2, #21252	; 0x5304
    3140:	str	r6, [r7, fp, lsr #32]!
    3144:	andcs	r4, r5, #98304	; 0x18000
    3148:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q0.5>
    314c:			; <UNDEFINED> instruction: 0xf7fe1133
    3150:			; <UNDEFINED> instruction: 0xf7ffef1c
    3154:	svclt	0x0000fd11
    3158:	andeq	lr, r1, sl, ror sp
    315c:	ldrdeq	r0, [r0], -r4
    3160:	andeq	ip, r0, ip, lsr r8
    3164:			; <UNDEFINED> instruction: 0xf7ffb508
    3168:	stmdacs	r3!, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    316c:	ldmdacs	sp!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    3170:	tstcs	r1, ip, lsl #30
    3174:	andle	r2, sp, r0, lsl #2
    3178:	svccc	0x00fff1b0
    317c:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3180:	andcs	fp, r1, #20, 30	; 0x50
    3184:	ldmdacs	fp!, {r9, sp}
    3188:	movwcs	fp, #3852	; 0xf0c
    318c:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
    3190:	vstrlt.16	s22, [r8, #-54]	; 0xffffffca	; <UNPREDICTABLE>
    3194:			; <UNDEFINED> instruction: 0x4008e8bd
    3198:	blmi	17c358 <__bss_end__@@Base+0x159b04>
    319c:	andcs	r4, r5, #8, 12	; 0x800000
    31a0:			; <UNDEFINED> instruction: 0x4619447b
    31a4:			; <UNDEFINED> instruction: 0xf7fe3165
    31a8:			; <UNDEFINED> instruction: 0xf7ffeef0
    31ac:	svclt	0x0000fce5
    31b0:	andeq	ip, r0, r4, ror #15
    31b4:	andcs	r4, r5, #212992	; 0x34000
    31b8:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    31bc:	vhadd.s8	d11, d17, d2
    31c0:			; <UNDEFINED> instruction: 0x460621d1
    31c4:			; <UNDEFINED> instruction: 0xf7fe2000
    31c8:	strmi	lr, [r5], -r0, ror #29
    31cc:	svc	0x00d2f7fe
    31d0:	ldc2l	0, cr15, [sl], {11}
    31d4:	strtmi	r9, [fp], -r0, lsl #12
    31d8:	rscscc	pc, pc, #79	; 0x4f
    31dc:	strmi	r2, [r4], -r1, lsl #2
    31e0:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31e4:			; <UNDEFINED> instruction: 0xf7ff4620
    31e8:	svclt	0x0000fcc7
    31ec:	andeq	ip, r0, sl, asr #15
    31f0:	svcmi	0x00f0e92d
    31f4:			; <UNDEFINED> instruction: 0xf8dfb08b
    31f8:	stmdane	r6, {r2, r5, r6, sl, sp, pc}^
    31fc:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3200:	ldrbtmi	r4, [sl], #1540	; 0x604
    3204:			; <UNDEFINED> instruction: 0xf10d9002
    3208:	adcsmi	r0, r4, #28, 22	; 0x7000
    320c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3210:	andeq	pc, r0, pc, asr #32
    3214:	andeq	pc, r4, fp, asr #17
    3218:	movwls	r9, #4103	; 0x1007
    321c:	movwls	r6, #38939	; 0x981b
    3220:			; <UNDEFINED> instruction: 0x4691d23a
    3224:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3228:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    322c:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
    3230:			; <UNDEFINED> instruction: 0xf8df9203
    3234:			; <UNDEFINED> instruction: 0x46252438
    3238:	andls	r4, r0, #2046820352	; 0x7a000000
    323c:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3240:			; <UNDEFINED> instruction: 0x465be015
    3244:			; <UNDEFINED> instruction: 0x46211b32
    3248:			; <UNDEFINED> instruction: 0xf00b2000
    324c:	stmdacs	r1, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3250:	andle	r4, pc, r3, lsl #12
    3254:	strtmi	r1, [r1], -r2, asr #28
    3258:	strtmi	r3, [r8], -r4, lsl #4
    325c:	movwcs	fp, #8072	; 0x1f88
    3260:			; <UNDEFINED> instruction: 0x461a441c
    3264:			; <UNDEFINED> instruction: 0xf7fe441d
    3268:	adcsmi	lr, r4, #84, 28	; 0x540
    326c:	ldmdavs	fp!, {r1, r4, r9, ip, lr, pc}
    3270:	mvnle	r2, r1, lsl #22
    3274:			; <UNDEFINED> instruction: 0xf8124622
    3278:	blcs	1711e84 <__bss_end__@@Base+0x16ef630>
    327c:			; <UNDEFINED> instruction: 0xf1b9d015
    3280:			; <UNDEFINED> instruction: 0xf1050f02
    3284:			; <UNDEFINED> instruction: 0xf0000101
    3288:			; <UNDEFINED> instruction: 0x46148091
    328c:	strhtvc	r4, [fp], -r4
    3290:	mvnle	r4, #13631488	; 0xd00000
    3294:	bne	ffa29ea4 <__bss_end__@@Base+0xffa07650>
    3298:	bls	269ea4 <__bss_end__@@Base+0x247650>
    329c:	addsmi	r6, sl, #1769472	; 0x1b0000
    32a0:	bicshi	pc, r9, r0, asr #32
    32a4:	pop	{r0, r1, r3, ip, sp, pc}
    32a8:	addsmi	r8, r6, #240, 30	; 0x3c0
    32ac:			; <UNDEFINED> instruction: 0x2100bf94
    32b0:			; <UNDEFINED> instruction: 0xf1b82101
    32b4:	svclt	0x00180f00
    32b8:	stmdbcs	r0, {r8, sp}
    32bc:	stmdavc	r3!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
    32c0:	andeq	pc, sl, #-1073741784	; 0xc0000028
    32c4:	vpmax.s8	q1, q0, q15
    32c8:	ldm	pc, {r0, r1, r2, r3, r7, r8, pc}^	; <UNPREDICTABLE>
    32cc:	cmpeq	r1, r2, lsl r0	; <UNPREDICTABLE>
    32d0:	orreq	r0, sp, sp, lsl #3
    32d4:	orreq	r0, sp, sp, lsl #3
    32d8:	orreq	r0, sp, sp, lsl #3
    32dc:	orreq	r0, sp, sp, lsl #3
    32e0:	orreq	r0, sp, sp, lsl #3
    32e4:	orreq	r0, sp, sp, lsl #3
    32e8:	orreq	r0, sp, sp, lsl #3
    32ec:	orreq	r0, sp, sp, lsl #3
    32f0:	orreq	r0, sp, sp, lsl #3
    32f4:	orreq	r0, sp, sp, lsl #3
    32f8:	orreq	r0, sp, sp, lsl #3
    32fc:	orreq	r0, sp, sp, lsl #3
    3300:	orreq	r0, sp, sp, lsl #3
    3304:	orreq	r0, sp, sp, lsl #3
    3308:	orreq	r0, sp, sp, lsl #3
    330c:	orreq	r0, sp, sp, lsl #3
    3310:	orreq	r0, sp, sp, lsl #3
    3314:	orreq	r0, sp, sp, lsl #3
    3318:	orreq	r0, sp, sp, lsl #3
    331c:	orreq	r0, sp, sp, lsl #3
    3320:	orreq	r0, sp, sp, lsl #3
    3324:	orreq	r0, sp, sp, lsl #3
    3328:	orreq	r0, sp, sp, lsl #3
    332c:	orreq	r0, sp, sp, lsl #3
    3330:	orreq	r0, sp, sp, lsl #3
    3334:	orreq	r0, sp, sp, lsl #3
    3338:	orreq	r0, sp, sp, lsl #3
    333c:	orreq	r0, sp, sp, lsl #3
    3340:	orreq	r0, sp, sp, lsl #3
    3344:	orreq	r0, sp, sp, lsl #3
    3348:	orreq	r0, sp, sp, lsl #3
    334c:	orreq	r0, sp, sp, lsl #3
    3350:	orreq	r0, sp, sp, lsl #3
    3354:	orreq	r0, sp, sp, lsl #3
    3358:	orreq	r0, sp, sp, lsl #3
    335c:	orreq	r0, sp, sp, lsl #3
    3360:	orreq	r0, sp, sp, lsl #3
    3364:	orreq	r0, sp, sp, lsl #3
    3368:	orreq	r0, sp, sp, lsl #3
    336c:	orreq	r0, sp, sp, lsl #3
    3370:	orreq	r0, sp, sp, lsl #3
    3374:	orreq	r0, sp, sp, lsl #3
    3378:	orreq	r0, sp, sp, lsl #3
    337c:	orreq	r0, sp, r8, asr r1
    3380:	cmneq	fp, pc, asr r1
    3384:	smlalbbeq	r0, sl, sp, r1
    3388:	orreq	r0, sp, sp, lsl #3
    338c:	orreq	r0, sp, sp, lsl #3
    3390:	orreq	r0, sp, sp, lsl #3
    3394:	cmpeq	r1, sp, lsl #3
    3398:	orreq	r0, sp, r4, lsl #2
    339c:	cmneq	pc, sp, lsl #3
    33a0:	smlalbbeq	r0, r3, sp, r1
    33a4:	orreq	r0, r6, sp, lsl #3
    33a8:	cmneq	sp, sp, lsl #3
    33ac:			; <UNDEFINED> instruction: 0xf85a48b0
    33b0:	stmdavs	r0, {}	; <UNPREDICTABLE>
    33b4:			; <UNDEFINED> instruction: 0xf43f2800
    33b8:			; <UNDEFINED> instruction: 0xf1a3af68
    33bc:	stmdacs	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    33c0:	svcge	0x0063f63f
    33c4:	sfmeq	f7, 1, [r8], {15}
    33c8:	eoreq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    33cc:	strbmi	r4, [r0, -r4, lsl #9]!
    33d0:	ldrdeq	r0, [r0], -fp
    33d4:			; <UNDEFINED> instruction: 0xfffffebb
    33d8:			; <UNDEFINED> instruction: 0xfffffebb
    33dc:			; <UNDEFINED> instruction: 0xfffffebb
    33e0:			; <UNDEFINED> instruction: 0xfffffebb
    33e4:			; <UNDEFINED> instruction: 0xfffffebb
    33e8:			; <UNDEFINED> instruction: 0xfffffebb
    33ec:			; <UNDEFINED> instruction: 0xfffffebb
    33f0:			; <UNDEFINED> instruction: 0xfffffebb
    33f4:			; <UNDEFINED> instruction: 0xfffffebb
    33f8:			; <UNDEFINED> instruction: 0xfffffebb
    33fc:			; <UNDEFINED> instruction: 0xfffffebb
    3400:	ldrdeq	r0, [r0], -fp
    3404:			; <UNDEFINED> instruction: 0xfffffebb
    3408:			; <UNDEFINED> instruction: 0xfffffebb
    340c:	ldrdeq	r0, [r0], -fp
    3410:			; <UNDEFINED> instruction: 0xfffffebb
    3414:			; <UNDEFINED> instruction: 0xfffffebb
    3418:			; <UNDEFINED> instruction: 0xfffffebb
    341c:			; <UNDEFINED> instruction: 0xfffffebb
    3420:			; <UNDEFINED> instruction: 0xfffffebb
    3424:			; <UNDEFINED> instruction: 0xfffffebb
    3428:			; <UNDEFINED> instruction: 0xfffffebb
    342c:			; <UNDEFINED> instruction: 0xfffffebb
    3430:			; <UNDEFINED> instruction: 0xfffffebb
    3434:			; <UNDEFINED> instruction: 0xfffffebb
    3438:			; <UNDEFINED> instruction: 0xfffffebb
    343c:			; <UNDEFINED> instruction: 0xfffffebb
    3440:			; <UNDEFINED> instruction: 0xfffffebb
    3444:			; <UNDEFINED> instruction: 0xfffffebb
    3448:			; <UNDEFINED> instruction: 0xfffffebb
    344c:			; <UNDEFINED> instruction: 0xfffffebb
    3450:			; <UNDEFINED> instruction: 0xfffffebb
    3454:			; <UNDEFINED> instruction: 0xfffffebb
    3458:			; <UNDEFINED> instruction: 0xfffffebb
    345c:			; <UNDEFINED> instruction: 0xfffffebb
    3460:			; <UNDEFINED> instruction: 0xfffffebb
    3464:			; <UNDEFINED> instruction: 0xfffffebb
    3468:			; <UNDEFINED> instruction: 0xfffffebb
    346c:			; <UNDEFINED> instruction: 0xfffffebb
    3470:			; <UNDEFINED> instruction: 0xfffffebb
    3474:			; <UNDEFINED> instruction: 0xfffffebb
    3478:			; <UNDEFINED> instruction: 0xfffffebb
    347c:			; <UNDEFINED> instruction: 0xfffffebb
    3480:			; <UNDEFINED> instruction: 0xfffffebb
    3484:	andeq	r0, r0, pc, asr #1
    3488:			; <UNDEFINED> instruction: 0xfffffebb
    348c:	andeq	r0, r0, r1, asr #1
    3490:	andeq	pc, r1, r8, lsl #2
    3494:	ldmdale	r2, {r0, fp, sp}
    3498:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    349c:			; <UNDEFINED> instruction: 0xf1b8e6f5
    34a0:	svclt	0x00080f00
    34a4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    34a8:			; <UNDEFINED> instruction: 0xf1b8e6ef
    34ac:			; <UNDEFINED> instruction: 0xf47f3fff
    34b0:			; <UNDEFINED> instruction: 0xf814aeec
    34b4:	ldmdacs	fp, {r0, sl, fp}^
    34b8:	ldrmi	fp, [r8], r8, lsl #30
    34bc:			; <UNDEFINED> instruction: 0xf814e6e5
    34c0:	strbmi	r0, [r0, #-3074]	; 0xfffff3fe
    34c4:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    34c8:	stceq	8, cr15, [r1], {20}
    34cc:	svclt	0x00084540
    34d0:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    34d4:	ldrdcs	lr, [r8], -r9
    34d8:	andls	r1, r4, #41472	; 0xa200
    34dc:	stmdble	lr!, {r1, r2, r4, r7, r9, lr}
    34e0:	bcc	c21770 <__bss_end__@@Base+0xbfef1c>
    34e4:	bcs	db0034 <__bss_end__@@Base+0xd8d7e0>
    34e8:	stmdbls	r3, {r0, r3, r5, fp, ip, lr, pc}
    34ec:			; <UNDEFINED> instruction: 0xf992440a
    34f0:	svceq	0x00d12384
    34f4:	svclt	0x00d84290
    34f8:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    34fc:	strcc	fp, [r3], #-2553	; 0xfffff607
    3500:	smlabbcs	r1, ip, r6, r4
    3504:	blx	28122 <__bss_end__@@Base+0x58ce>
    3508:	adcmi	pc, r6, #1073741824	; 0x40000000
    350c:			; <UNDEFINED> instruction: 0x2c00fb0c
    3510:	andcs	fp, r0, #148, 30	; 0x250
    3514:	ldmibcs	pc!, {r0, r9, sp}^	; <UNPREDICTABLE>
    3518:	svclt	0x00c846a6
    351c:	teqlt	r2, r0, lsl #4
    3520:	mulcs	r0, lr, r8
    3524:	bcc	c10530 <__bss_end__@@Base+0xbedcdc>
    3528:	bcs	db0078 <__bss_end__@@Base+0xd8d824>
    352c:	ldmib	sp, {r0, r4, r5, r6, r8, fp, ip, lr, pc}^
    3530:	ldrbmi	r2, [r2, #-772]!	; 0xfffffcfc
    3534:			; <UNDEFINED> instruction: 0xf8cdbf1c
    3538:	blx	17fb580 <__bss_end__@@Base+0x17d8d2c>
    353c:			; <UNDEFINED> instruction: 0xf1b9f38c
    3540:			; <UNDEFINED> instruction: 0xf1050f01
    3544:	rsbsle	r0, r3, r1, lsl #4
    3548:			; <UNDEFINED> instruction: 0xf04f702b
    354c:	stcls	8, cr0, [r4], {-0}
    3550:	pkhbt	r4, sl, r5, lsl #12
    3554:	strcc	r2, [r2], #-777	; 0xfffffcf7
    3558:	blcc	81574 <__bss_end__@@Base+0x5ed20>
    355c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3560:	movwcs	lr, #50819	; 0xc683
    3564:			; <UNDEFINED> instruction: 0xf8053402
    3568:			; <UNDEFINED> instruction: 0xf04f3b01
    356c:	ldrbt	r0, [ip], -r0, lsl #16
    3570:	strcc	r2, [r2], #-778	; 0xfffffcf6
    3574:	blcc	81590 <__bss_end__@@Base+0x5ed3c>
    3578:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    357c:	movwcs	lr, #30325	; 0x7675
    3580:			; <UNDEFINED> instruction: 0xf8053402
    3584:			; <UNDEFINED> instruction: 0xf04f3b01
    3588:	strbt	r0, [lr], -r0, lsl #16
    358c:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    3590:	ldmdble	r8, {r1, r2, r6, r8, sl, lr}^
    3594:	ldc	7, cr15, [r8, #1016]!	; 0x3f8
    3598:	stmdavs	r3, {r1, r5, r7, fp, ip, sp, lr}
    359c:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    35a0:	movteq	pc, #131	; 0x83	; <UNPREDICTABLE>
    35a4:	blcc	815c0 <__bss_end__@@Base+0x5ed6c>
    35a8:	blcs	172183c <__bss_end__@@Base+0x16fefe8>
    35ac:	stmiavc	r3!, {r2, r3, r5, r8, ip, lr, pc}^
    35b0:	stmdaeq	r3, {r2, r8, ip, sp, lr, pc}
    35b4:	eorle	r2, r7, ip, asr fp
    35b8:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    35bc:	subvc	pc, r3, r0, lsl #10
    35c0:	blx	ff6c15c4 <__bss_end__@@Base+0xff69ed70>
    35c4:	str	r2, [r7, sl]
    35c8:	usada8	r5, r0, r0, r2
    35cc:	strcc	r2, [r2], #-781	; 0xfffffcf3
    35d0:	blcc	815ec <__bss_end__@@Base+0x5ed98>
    35d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    35d8:	movwcs	lr, #46663	; 0xb647
    35dc:			; <UNDEFINED> instruction: 0xf8053402
    35e0:			; <UNDEFINED> instruction: 0xf04f3b01
    35e4:	strb	r0, [r0], -r0, lsl #16
    35e8:	stcne	12, cr1, [r2], #420	; 0x1a4
    35ec:	svceq	0x0000f1b9
    35f0:	svcge	0x0052f43f
    35f4:	cmpcs	ip, #40, 12	; 0x2800000
    35f8:			; <UNDEFINED> instruction: 0xf800460d
    35fc:			; <UNDEFINED> instruction: 0xf04f3b02
    3600:	stmdavc	r3!, {fp}^
    3604:	strb	r4, [r0], -r1, lsl #12
    3608:	streq	pc, [r1], #-264	; 0xfffffef8
    360c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3610:	blls	3cec4 <__bss_end__@@Base+0x1a670>
    3614:			; <UNDEFINED> instruction: 0xf992441a
    3618:	addsmi	r2, r0, #132, 6	; 0x10000002
    361c:			; <UNDEFINED> instruction: 0xf04fbfcc
    3620:			; <UNDEFINED> instruction: 0xf04f0800
    3624:	b	1605630 <__bss_end__@@Base+0x15e2ddc>
    3628:			; <UNDEFINED> instruction: 0xf43f73d2
    362c:	ldrb	sl, [lr, -ip, ror #30]!
    3630:	svclt	0x00182b5c
    3634:	orrle	r2, r7, r6, lsr #22
    3638:	subscs	r4, ip, r9, lsr #12
    363c:			; <UNDEFINED> instruction: 0xf8014615
    3640:	strmi	r0, [sl], -r2, lsl #22
    3644:			; <UNDEFINED> instruction: 0xf1b9e780
    3648:			; <UNDEFINED> instruction: 0xf43f0f00
    364c:	cmpcs	ip, #560	; 0x230
    3650:	blcc	8166c <__bss_end__@@Base+0x5ee18>
    3654:			; <UNDEFINED> instruction: 0xf7fee61e
    3658:	svclt	0x0000ecac
    365c:	andeq	lr, r1, r2, lsr #23
    3660:	ldrdeq	r0, [r0], -ip
    3664:	andeq	ip, r0, r6, asr r7
    3668:	andeq	r0, r0, r8, ror #3
    366c:	andeq	ip, r0, ip, asr #14
    3670:	ldrdeq	r0, [r0], -r4
    3674:	andeq	ip, r0, sl, asr #7
    3678:			; <UNDEFINED> instruction: 0x460cb5f8
    367c:	cmnlt	r0, r6, lsl #12
    3680:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    3684:	tstlt	r8, r8, asr sp
    3688:			; <UNDEFINED> instruction: 0xf928f005
    368c:			; <UNDEFINED> instruction: 0xf8daf005
    3690:	andcs	r4, r0, #52, 22	; 0xd000
    3694:	andcs	lr, r0, #3244032	; 0x318000
    3698:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    369c:	stclne	6, cr0, [r1], #-84	; 0xffffffac
    36a0:	stccs	0, cr13, [sl], {91}	; 0x5b
    36a4:			; <UNDEFINED> instruction: 0xf7ffd12e
    36a8:	stmdacs	sl, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    36ac:			; <UNDEFINED> instruction: 0xf1b0bf18
    36b0:			; <UNDEFINED> instruction: 0x46043fff
    36b4:	svcmi	0x002cd02d
    36b8:	ldrbtmi	r4, [pc], #-3372	; 36c0 <pclose@plt+0x12f4>
    36bc:	and	r4, sp, sp, ror r4
    36c0:	andsle	r1, r3, r3, ror #24
    36c4:	stclvs	6, cr4, [r8, #-132]!	; 0xffffff7c
    36c8:			; <UNDEFINED> instruction: 0xf8eaf005
    36cc:			; <UNDEFINED> instruction: 0xf99cf7ff
    36d0:	svccc	0x00fff1b0
    36d4:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    36d8:	andsle	r4, sl, r4, lsl #12
    36dc:	mvnle	r2, ip, asr ip
    36e0:			; <UNDEFINED> instruction: 0xf992f7ff
    36e4:	stfnee	f2, [r2], {92}	; 0x5c
    36e8:	tstle	r7, r4, lsl #12
    36ec:	tstcs	sl, r0, lsr #22
    36f0:	cfldrdvs	mvd4, [r8, #-492]	; 0xfffffe14
    36f4:	ldrhtmi	lr, [r8], #141	; 0x8d
    36f8:	ldmlt	r2, {r0, r2, ip, sp, lr, pc}^
    36fc:			; <UNDEFINED> instruction: 0xf0056d78
    3700:	ldrb	pc, [pc, pc, asr #17]	; <UNPREDICTABLE>
    3704:			; <UNDEFINED> instruction: 0x46214b1b
    3708:	cfldrdvs	mvd4, [r8, #-492]	; 0xfffffe14
    370c:			; <UNDEFINED> instruction: 0xf8c8f005
    3710:	ldcmi	7, cr14, [r9], {201}	; 0xc9
    3714:	ldrbtmi	r2, [ip], #-266	; 0xfffffef6
    3718:			; <UNDEFINED> instruction: 0xf0056d60
    371c:	mvnlt	pc, r1, asr #17
    3720:	ldrbtmi	r4, [ip], #-3094	; 0xfffff3ea
    3724:	strtmi	r6, [r8], -r5, ror #26
    3728:			; <UNDEFINED> instruction: 0xf89cf005
    372c:	strtmi	r4, [r8], -r7, lsl #12
    3730:			; <UNDEFINED> instruction: 0xf89af005
    3734:	strmi	r2, [r1], -r0, lsl #4
    3738:			; <UNDEFINED> instruction: 0xf7ff4638
    373c:			; <UNDEFINED> instruction: 0x4605fd59
    3740:	rsbsvs	r6, r5, r0, ror #26
    3744:			; <UNDEFINED> instruction: 0xf88ef005
    3748:			; <UNDEFINED> instruction: 0xf00b4629
    374c:	ldrsbtvs	pc, [r0], -r9	; <UNPREDICTABLE>
    3750:			; <UNDEFINED> instruction: 0xf0056d60
    3754:	movwcs	pc, #2243	; 0x8c3	; <UNPREDICTABLE>
    3758:	cfldr64lt	mvdx6, [r8, #396]!	; 0x18c
    375c:	ldrb	r6, [pc, r6, lsr #27]
    3760:	andeq	lr, r1, r2, asr #20
    3764:	andeq	lr, r1, ip, lsr #20
    3768:	andeq	lr, r1, sl, lsl #20
    376c:	andeq	lr, r1, r8, lsl #20
    3770:	ldrdeq	lr, [r1], -r4
    3774:			; <UNDEFINED> instruction: 0x0001e9bc
    3778:	andeq	lr, r1, lr, lsr #19
    377c:	andeq	lr, r1, r2, lsr #19
    3780:	blcc	b41b04 <__bss_end__@@Base+0xb1f2b0>
    3784:	svcmi	0x00f0e92d
    3788:	addslt	r4, pc, fp, ror r4	; <UNPREDICTABLE>
    378c:	ldrmi	r4, [sl], -r2, lsl #13
    3790:			; <UNDEFINED> instruction: 0xf8df9303
    3794:	ldmpl	r3, {r5, r8, r9, fp, ip, sp}^
    3798:	ldmdavs	fp, {r4, r8, r9, ip, pc}
    379c:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, ip, pc}
    37a0:	ldrthi	pc, [r0], r0	; <UNPREDICTABLE>
    37a4:	blcc	441b28 <__bss_end__@@Base+0x41f2d4>
    37a8:	cfldrdvs	mvd4, [fp, #-492]	; 0xfffffe14
    37ac:	tstcs	sl, fp, lsl r1
    37b0:			; <UNDEFINED> instruction: 0xf7ff2000
    37b4:			; <UNDEFINED> instruction: 0xf7feff61
    37b8:			; <UNDEFINED> instruction: 0xf8dfecc6
    37bc:			; <UNDEFINED> instruction: 0xf8df2b00
    37c0:	ldrbtmi	r3, [sl], #-2816	; 0xfffff500
    37c4:	bne	fff41b48 <__bss_end__@@Base+0xfff1f2f4>
    37c8:	andsls	r3, r1, #108, 4	; 0xc0000006
    37cc:	bcs	ffe41b50 <__bss_end__@@Base+0xffe1f2fc>
    37d0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    37d4:	ldrbtmi	r3, [sl], #-876	; 0xfffffc94
    37d8:	andls	r9, sp, #12, 2
    37dc:	strmi	r9, [r3], sl, lsl #6
    37e0:			; <UNDEFINED> instruction: 0xf912f7ff
    37e4:			; <UNDEFINED> instruction: 0x4605283b
    37e8:			; <UNDEFINED> instruction: 0xf8dbd0fa
    37ec:			; <UNDEFINED> instruction: 0xf8333000
    37f0:			; <UNDEFINED> instruction: 0xf4133010
    37f4:	mvnsle	r5, r0, lsl #6
    37f8:			; <UNDEFINED> instruction: 0xf0001c42
    37fc:	ldmib	sl, {r0, r1, r4, r5, r9, sl, pc}^
    3800:			; <UNDEFINED> instruction: 0xf8da3101
    3804:	addsmi	r2, r9, #0
    3808:	ldrbhi	pc, [r4], #-0	; <UNPREDICTABLE>
    380c:	ldcge	3, cr2, [r2], {24}
    3810:	vqrdmulh.s<illegal width 8>	d15, d1, d3
    3814:	strtmi	r2, [r0], -r0, lsl #14
    3818:	ldmne	r6, {r0, r3, r5, r9, sl, lr}^
    381c:	stmib	r6, {r0, r1, r2, r4, r6, r7, ip, lr}^
    3820:			; <UNDEFINED> instruction: 0x81b77701
    3824:	blx	ffdc182a <__bss_end__@@Base+0xffd9efd6>
    3828:	blls	4afeb0 <__bss_end__@@Base+0x48d65c>
    382c:	blcs	52444 <__bss_end__@@Base+0x2fbf0>
    3830:	strthi	pc, [r1], r0, asr #4
    3834:			; <UNDEFINED> instruction: 0x46202110
    3838:	blx	18bf86c <__bss_end__@@Base+0x189d018>
    383c:			; <UNDEFINED> instruction: 0xf7ff6030
    3840:	stmdacs	ip!, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
    3844:			; <UNDEFINED> instruction: 0xf0004605
    3848:	ldmdavs	r3!, {r1, r2, r4, r5, r6, sl, pc}
    384c:	bcs	9d8bc <__bss_end__@@Base+0x7b068>
    3850:	strbhi	pc, [fp], #-0	; <UNPREDICTABLE>
    3854:			; <UNDEFINED> instruction: 0xf0002d21
    3858:			; <UNDEFINED> instruction: 0xf8df845e
    385c:	bls	d2224 <__bss_end__@@Base+0xaf9d0>
    3860:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}
    3864:			; <UNDEFINED> instruction: 0xf0002b02
    3868:	stclne	3, cr8, [fp], #-580	; 0xfffffdbc
    386c:	cmnvc	r5, #-805306354	; 0xd000000e
    3870:	vpadd.i8	q1, q0, q15
    3874:	ldm	pc, {r1, r3, r4, r5, r6, r9, sl, pc}^	; <UNPREDICTABLE>
    3878:			; <UNDEFINED> instruction: 0x066ef013
    387c:			; <UNDEFINED> instruction: 0x06780678
    3880:			; <UNDEFINED> instruction: 0x06780678
    3884:			; <UNDEFINED> instruction: 0x06780678
    3888:			; <UNDEFINED> instruction: 0x06780678
    388c:			; <UNDEFINED> instruction: 0x06780678
    3890:			; <UNDEFINED> instruction: 0x06780678
    3894:			; <UNDEFINED> instruction: 0x06780678
    3898:			; <UNDEFINED> instruction: 0x06780678
    389c:			; <UNDEFINED> instruction: 0x06780678
    38a0:			; <UNDEFINED> instruction: 0x06780678
    38a4:			; <UNDEFINED> instruction: 0x06780678
    38a8:			; <UNDEFINED> instruction: 0x06780678
    38ac:			; <UNDEFINED> instruction: 0x06780678
    38b0:			; <UNDEFINED> instruction: 0x06780678
    38b4:			; <UNDEFINED> instruction: 0x06780678
    38b8:			; <UNDEFINED> instruction: 0x06780678
    38bc:			; <UNDEFINED> instruction: 0x06780678
    38c0:	addseq	r0, sp, r8, ror r6
    38c4:			; <UNDEFINED> instruction: 0x06780678
    38c8:			; <UNDEFINED> instruction: 0x06780678
    38cc:			; <UNDEFINED> instruction: 0x06780678
    38d0:			; <UNDEFINED> instruction: 0x06780678
    38d4:			; <UNDEFINED> instruction: 0x06780678
    38d8:			; <UNDEFINED> instruction: 0x06780678
    38dc:			; <UNDEFINED> instruction: 0x06780678
    38e0:			; <UNDEFINED> instruction: 0x06780678
    38e4:			; <UNDEFINED> instruction: 0x06780678
    38e8:			; <UNDEFINED> instruction: 0x06780678
    38ec:			; <UNDEFINED> instruction: 0x06780678
    38f0:			; <UNDEFINED> instruction: 0x067800d1
    38f4:	addseq	r0, r5, r8, ror r6
    38f8:			; <UNDEFINED> instruction: 0x06780678
    38fc:			; <UNDEFINED> instruction: 0x06780678
    3900:			; <UNDEFINED> instruction: 0x06780678
    3904:			; <UNDEFINED> instruction: 0x06780095
    3908:	umullseq	r0, r5, r5, r0
    390c:			; <UNDEFINED> instruction: 0x06780095
    3910:			; <UNDEFINED> instruction: 0x06780678
    3914:	ldrbteq	r0, [r8], -r3, lsl #1
    3918:			; <UNDEFINED> instruction: 0x06780095
    391c:			; <UNDEFINED> instruction: 0x007f0095
    3920:	ldrbteq	r0, [r8], -r3, lsl #2
    3924:			; <UNDEFINED> instruction: 0x067800f3
    3928:	hvceq	49256	; 0xc068
    392c:			; <UNDEFINED> instruction: 0x06780678
    3930:			; <UNDEFINED> instruction: 0x06780678
    3934:			; <UNDEFINED> instruction: 0x06780678
    3938:			; <UNDEFINED> instruction: 0x06780678
    393c:	teqeq	r9, r8, ror r6
    3940:	ldrsheq	r0, [r9, -r3]!
    3944:			; <UNDEFINED> instruction: 0x01210095
    3948:	addseq	r0, r5, r8, ror r6
    394c:			; <UNDEFINED> instruction: 0x01390095
    3950:			; <UNDEFINED> instruction: 0x06780678
    3954:	ldrbteq	r0, [r8], -r3, lsl #1
    3958:			; <UNDEFINED> instruction: 0x06780095
    395c:			; <UNDEFINED> instruction: 0x007f0095
    3960:	andeq	r0, r1, #1073741828	; 0x40000004
    3964:			; <UNDEFINED> instruction: 0x067800f3
    3968:	smlaltteq	r0, ip, fp, r1
    396c:			; <UNDEFINED> instruction: 0x01690095
    3970:			; <UNDEFINED> instruction: 0x01570095
    3974:	adcseq	r0, r4, r8, ror r6
    3978:	blcs	1db4c <version_etc_copyright@@Base+0xc8b4>
    397c:	strbthi	pc, [lr], -r0, asr #32	; <UNPREDICTABLE>
    3980:			; <UNDEFINED> instruction: 0xf86ef7ff
    3984:	ldrdcs	pc, [r0], -fp
    3988:	strmi	fp, [r3], -r1, asr #5
    398c:	andscs	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    3990:			; <UNDEFINED> instruction: 0xf1400515
    3994:	stmdavs	r2!, {r0, r1, r5, r6, r7, r8, r9, pc}
    3998:			; <UNDEFINED> instruction: 0xf0002a02
    399c:			; <UNDEFINED> instruction: 0xf7ff83df
    39a0:	teqvs	r0, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    39a4:	blx	ff7c19aa <__bss_end__@@Base+0xff79f156>
    39a8:	ldrdcc	pc, [r8], -sl
    39ac:			; <UNDEFINED> instruction: 0xf8ca3301
    39b0:	ldr	r3, [r5, -r8]
    39b4:	blcs	1da88 <version_etc_copyright@@Base+0xc7f0>
    39b8:	ldrbhi	pc, [r0, #64]!	; 0x40	; <UNPREDICTABLE>
    39bc:			; <UNDEFINED> instruction: 0xf824f7ff
    39c0:			; <UNDEFINED> instruction: 0xf000286e
    39c4:	stmdacs	sl, {r2, r4, r5, r8, sl, pc}
    39c8:			; <UNDEFINED> instruction: 0xf1b0bf18
    39cc:			; <UNDEFINED> instruction: 0xf43f3fff
    39d0:			; <UNDEFINED> instruction: 0xf7ffaf07
    39d4:			; <UNDEFINED> instruction: 0xf1b0f819
    39d8:	svclt	0x00183fff
    39dc:	mvnsle	r2, sl, lsl #16
    39e0:			; <UNDEFINED> instruction: 0xf8dfe6fe
    39e4:	ldrbtmi	r4, [ip], #-2284	; 0xfffff714
    39e8:	stmdacs	r0, {r5, r6, r7, r8, sl, fp, sp, lr}
    39ec:	ldrhi	pc, [r0], -r0
    39f0:	blcs	1dac4 <version_etc_copyright@@Base+0xc82c>
    39f4:	strbhi	pc, [r4, #64]!	; 0x40	; <UNPREDICTABLE>
    39f8:	blx	fed419fe <__bss_end__@@Base+0xfed1f1aa>
    39fc:			; <UNDEFINED> instruction: 0xf8da6de2
    3a00:	ldrcs	r5, [r8, -r0]
    3a04:	ldrdne	pc, [r8], -sl
    3a08:	ldmdbvs	r6, {r0, r1, r4, fp, sp, lr}^
    3a0c:	blx	1ddb56 <__bss_end__@@Base+0x1bb302>
    3a10:	tstvs	r9, r3, lsl #6
    3a14:	b	fe141a14 <__bss_end__@@Base+0xfe11f1c0>
    3a18:	strb	r6, [r5, r6, ror #11]
    3a1c:	svccs	0x00006837
    3a20:	strthi	pc, [r8], -r0, asr #32
    3a24:			; <UNDEFINED> instruction: 0xf854f7ff
    3a28:	stmdavc	r0, {r0, r2, r9, sl, lr}
    3a2c:			; <UNDEFINED> instruction: 0xf0002800
    3a30:			; <UNDEFINED> instruction: 0xf8df8618
    3a34:	ldrtmi	r4, [fp], -r0, lsr #17
    3a38:			; <UNDEFINED> instruction: 0xf8da462a
    3a3c:	ldrbtmi	r1, [ip], #-8
    3a40:			; <UNDEFINED> instruction: 0xf7fe6e20
    3a44:			; <UNDEFINED> instruction: 0xf8dfff97
    3a48:	bls	d1c90 <__bss_end__@@Base+0xaf43c>
    3a4c:	ldmpl	r3, {r5, r9, sl, sp, lr}^
    3a50:	blcs	21ac4 <version_etc_copyright@@Base+0x1082c>
    3a54:	strtmi	sp, [r8], -r8, lsr #1
    3a58:	b	fe941a58 <__bss_end__@@Base+0xfe91f204>
    3a5c:			; <UNDEFINED> instruction: 0xe7a36130
    3a60:	ldmdami	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3a64:	ldrdvs	pc, [r8], -sl
    3a68:	mcrvs	4, 3, r4, cr5, cr12, {3}
    3a6c:			; <UNDEFINED> instruction: 0xf830f7ff
    3a70:	movwcs	r4, #1585	; 0x631
    3a74:	strtmi	r4, [r8], -r2, lsl #12
    3a78:			; <UNDEFINED> instruction: 0xff7cf7fe
    3a7c:	ldr	r6, [r3, r0, ror #12]
    3a80:	andcs	r9, r0, #49152	; 0xc000
    3a84:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3a88:	ldmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3a8c:	ldrbtmi	r5, [r8], #-2251	; 0xfffff735
    3a90:	ldmdavs	r9, {r3, r5, r6, ip, sp}
    3a94:			; <UNDEFINED> instruction: 0xf8e6f7ff
    3a98:			; <UNDEFINED> instruction: 0xe7856130
    3a9c:			; <UNDEFINED> instruction: 0xf8b0f7ff
    3aa0:			; <UNDEFINED> instruction: 0xf0044604
    3aa4:	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3aa8:			; <UNDEFINED> instruction: 0xf0002b00
    3aac:			; <UNDEFINED> instruction: 0xf00b85cd
    3ab0:	teqvs	r0, r3, lsr r9	; <UNPREDICTABLE>
    3ab4:			; <UNDEFINED> instruction: 0xf0044620
    3ab8:			; <UNDEFINED> instruction: 0xe775ff11
    3abc:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3ac0:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3ac4:	stccs	8, cr7, [r0, #-116]	; 0xffffff8c
    3ac8:	ldrhi	pc, [r4, #64]!	; 0x40
    3acc:			; <UNDEFINED> instruction: 0xffc8f7fe
    3ad0:	svclt	0x0018280a
    3ad4:	svccc	0x00fff1b0
    3ad8:	cmnvs	r5, r8, lsl #30
    3adc:	svcge	0x0064f43f
    3ae0:	tstle	sl, ip, asr r8
    3ae4:			; <UNDEFINED> instruction: 0xff90f7fe
    3ae8:	and	r4, sp, r1, lsl #12
    3aec:			; <UNDEFINED> instruction: 0xffb8f7fe
    3af0:			; <UNDEFINED> instruction: 0xf0001c47
    3af4:	ldmdacs	ip, {r1, r2, r4, r7, r8, sl, pc}^
    3af8:	stmdavs	r3!, {r2, r4, r5, r6, r7, ip, lr, pc}
    3afc:			; <UNDEFINED> instruction: 0xf0002b02
    3b00:			; <UNDEFINED> instruction: 0xf7fe85fb
    3b04:			; <UNDEFINED> instruction: 0x210affb9
    3b08:	andseq	pc, r0, r6, lsl #2
    3b0c:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
    3b10:	stmdbls	r3, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    3b14:			; <UNDEFINED> instruction: 0xf8df2201
    3b18:	stmdals	sl, {r2, r4, r6, r7, r8, r9, sl, ip, sp}
    3b1c:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
    3b20:			; <UNDEFINED> instruction: 0xf8a0f7ff
    3b24:			; <UNDEFINED> instruction: 0xe73f6130
    3b28:			; <UNDEFINED> instruction: 0x47c4f8df
    3b2c:			; <UNDEFINED> instruction: 0xf8da2200
    3b30:	ldrbtmi	r1, [ip], #-8
    3b34:	teqeq	ip, #4, 2	; <UNPREDICTABLE>
    3b38:			; <UNDEFINED> instruction: 0xf7fe6de0
    3b3c:	blvc	d037b0 <__bss_end__@@Base+0xce0f5c>
    3b40:			; <UNDEFINED> instruction: 0xf383fab3
    3b44:	teqvc	r3, #1490944	; 0x16c000
    3b48:	str	r6, [sp, -r0, ror #11]!
    3b4c:			; <UNDEFINED> instruction: 0xff5cf7fe
    3b50:	strmi	r2, [r5], -r0, lsl #2
    3b54:			; <UNDEFINED> instruction: 0xf950f7ff
    3b58:	stmdacs	r0, {r3, ip, pc}
    3b5c:	ldrhi	pc, [r3]
    3b60:	cdp2	0, 8, cr15, cr0, cr4, {0}
    3b64:	stmdals	r8, {r0, r7, r9, sl, lr}
    3b68:	cdp2	0, 7, cr15, cr14, cr4, {0}
    3b6c:	strmi	r2, [r1], -r0, lsl #4
    3b70:			; <UNDEFINED> instruction: 0xf7ff4648
    3b74:	tstcs	r0, sp, lsr fp	; <UNPREDICTABLE>
    3b78:	strtmi	r4, [r8], -r4, lsl #12
    3b7c:			; <UNDEFINED> instruction: 0xf93cf7ff
    3b80:	stmdacs	r0, {r0, r3, ip, pc}
    3b84:	ldrhi	pc, [fp, #-0]!
    3b88:	cdp2	0, 6, cr15, cr12, cr4, {0}
    3b8c:	andls	r4, r5, r5, lsl #12
    3b90:			; <UNDEFINED> instruction: 0xf0049809
    3b94:	andcs	pc, r0, #1680	; 0x690
    3b98:	strtmi	r4, [r8], -r1, lsl #12
    3b9c:	blx	a41ba2 <__bss_end__@@Base+0xa1f34e>
    3ba0:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
    3ba4:	andls	r9, r4, r3, lsl #20
    3ba8:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3bac:	ldrdcc	pc, [r0], -r8
    3bb0:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    3bb4:	blls	324954 <__bss_end__@@Base+0x302100>
    3bb8:	ldmvs	fp, {r0, r2, r3, r4, r8, fp, sp, lr}^
    3bbc:	bcs	fffca76c <__bss_end__@@Base+0xfffa7f18>
    3bc0:	strbthi	pc, [r8], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    3bc4:			; <UNDEFINED> instruction: 0xf5039a0d
    3bc8:	ldmvs	r0, {r7, r8, r9, ip, sp, lr}
    3bcc:	sbcsvs	r4, r3, r1, lsl r6
    3bd0:	svclt	0x00024283
    3bd4:	mlacs	r8, r2, r8, pc	; <UNPREDICTABLE>
    3bd8:	andeq	pc, r2, #66	; 0x42
    3bdc:	eorcs	pc, r8, r1, lsl #17
    3be0:			; <UNDEFINED> instruction: 0x1714f8df
    3be4:	stmibvs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3be8:	ldrtmi	r6, [fp], #-2122	; 0xfffff7b6
    3bec:	movweq	lr, #31267	; 0x7a23
    3bf0:	bne	fe68a6b4 <__bss_end__@@Base+0xfe667e60>
    3bf4:	adcsmi	r6, sl, #203	; 0xcb
    3bf8:			; <UNDEFINED> instruction: 0x2700f8df
    3bfc:	sbcvs	fp, sp, r8, lsl #31
    3c00:	svclt	0x0088447a
    3c04:	addsvs	r4, r3, fp, lsr #12
    3c08:	addsmi	r9, ip, #4, 22	; 0x1000
    3c0c:	ldrbthi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
    3c10:	movwcs	r1, #3650	; 0xe42
    3c14:	svccc	0x0001f802
    3c18:			; <UNDEFINED> instruction: 0xf5b33301
    3c1c:	mvnsle	r7, r0, lsl #31
    3c20:	cmplt	fp, r4, lsl #22
    3c24:	blls	16a43c <__bss_end__@@Base+0x147be8>
    3c28:	blcc	54d58 <__bss_end__@@Base+0x32504>
    3c2c:			; <UNDEFINED> instruction: 0xf8194614
    3c30:			; <UNDEFINED> instruction: 0xf8132b01
    3c34:	strmi	r1, [r1, #3841]!	; 0xf01
    3c38:	mvnsle	r5, r1, lsl #9
    3c3c:			; <UNDEFINED> instruction: 0xf7ff6130
    3c40:	stmdals	r8, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
    3c44:	cdp2	0, 4, cr15, cr10, cr4, {0}
    3c48:			; <UNDEFINED> instruction: 0xf0049809
    3c4c:	strt	pc, [fp], r7, asr #28
    3c50:			; <UNDEFINED> instruction: 0xff3ef7fe
    3c54:	strmi	r7, [r5], -r3, lsl #16
    3c58:			; <UNDEFINED> instruction: 0xf8dfb913
    3c5c:	ldrbtmi	r0, [r8], #-1700	; 0xfffff95c
    3c60:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    3c64:			; <UNDEFINED> instruction: 0xf7fe4479
    3c68:	stmdacs	r0, {r1, r3, r5, r8, fp, sp, lr, pc}
    3c6c:	ldrthi	pc, [sl], #768	; 0x300	; <UNPREDICTABLE>
    3c70:			; <UNDEFINED> instruction: 0xf7fe4628
    3c74:	movwcs	lr, #2390	; 0x956
    3c78:	ldr	r6, [r1, #35]!	; 0x23
    3c7c:	mcr2	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3c80:	strmi	r2, [r5], -r1, lsl #2
    3c84:			; <UNDEFINED> instruction: 0xf8b8f7ff
    3c88:	stmdacs	r0, {r1, r2, ip, pc}
    3c8c:	strthi	pc, [r1], #0
    3c90:	tstcs	r0, r8, lsr #12
    3c94:			; <UNDEFINED> instruction: 0xf8b0f7ff
    3c98:	stmdacs	r0, {r0, r2, ip, pc}
    3c9c:	strhi	pc, [r7], #0
    3ca0:			; <UNDEFINED> instruction: 0x5664f8df
    3ca4:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3ca8:	bne	ff2900bc <__bss_end__@@Base+0xff26d868>
    3cac:	vpmin.s8	d18, d0, d3
    3cb0:			; <UNDEFINED> instruction: 0xf8df83ea
    3cb4:	tstcc	r4, #88, 12	; 0x5800000
    3cb8:	ldmvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3cbc:	andls	r4, r4, r3, lsl #5
    3cc0:			; <UNDEFINED> instruction: 0xf892bf02
    3cc4:			; <UNDEFINED> instruction: 0xf0400028
    3cc8:			; <UNDEFINED> instruction: 0xf8820002
    3ccc:			; <UNDEFINED> instruction: 0xf8df0028
    3cd0:	ldrbtmi	r0, [r8], #-1600	; 0xfffff9c0
    3cd4:	stmdavs	r2, {r0, r2, r7, r8, fp, sp, lr}^
    3cd8:	b	8d4d8c <__bss_end__@@Base+0x8b2538>
    3cdc:	bne	fe3448f8 <__bss_end__@@Base+0xfe3220a4>
    3ce0:	smullvs	r1, r3, sl, sl
    3ce4:	sfmls	f4, 4, [r5, #-680]	; 0xfffffd58
    3ce8:	sbcvs	fp, r1, r4, lsl #31
    3cec:			; <UNDEFINED> instruction: 0xf8df460b
    3cf0:	stmdbls	r4, {r2, r5, r9, sl, sp}
    3cf4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    3cf8:	addsvs	r6, r3, r1, lsr r1
    3cfc:	ldc2	0, cr15, [r2, #16]!
    3d00:	strtmi	r4, [r8], -r7, lsl #12
    3d04:	ldc2	0, cr15, [r0, #16]!
    3d08:			; <UNDEFINED> instruction: 0x7c139a04
    3d0c:	movwne	pc, #29551	; 0x736f	; <UNPREDICTABLE>
    3d10:			; <UNDEFINED> instruction: 0x46057413
    3d14:			; <UNDEFINED> instruction: 0x46294638
    3d18:			; <UNDEFINED> instruction: 0xfff2f00a
    3d1c:	andcs	r4, r1, #42991616	; 0x2900000
    3d20:			; <UNDEFINED> instruction: 0xf7ff4680
    3d24:	bl	2426c0 <__bss_end__@@Base+0x21fe6c>
    3d28:	strbmi	r0, [r8, #2304]	; 0x900
    3d2c:	bicshi	pc, sl, #128	; 0x80
    3d30:	strls	r2, [r7], -r0, lsl #6
    3d34:	blge	5955a0 <__bss_end__@@Base+0x572d4c>
    3d38:	eorge	pc, r0, sp, asr #17
    3d3c:	strbmi	r4, [r7], -sl, lsl #12
    3d40:	ldrmi	r4, [sl], lr, lsl #12
    3d44:	stmdbcs	r6!, {r0, r2, sp, lr, pc}
    3d48:	andhi	pc, pc, #0
    3d4c:	strtmi	r4, [pc], -r9, lsr #11
    3d50:			; <UNDEFINED> instruction: 0x463dd970
    3d54:	blne	81db0 <__bss_end__@@Base+0x5f55c>
    3d58:	mvnsle	r2, ip, asr r9
    3d5c:	smlatbeq	r8, r7, fp, lr
    3d60:			; <UNDEFINED> instruction: 0xf7fe4640
    3d64:	strmi	pc, [r9, #3521]!	; 0xdc1
    3d68:	andseq	pc, r0, sl, asr #17
    3d6c:	addhi	pc, r4, #0
    3d70:	ldmdavc	sl!, {r0, r1, r5, fp, sp, lr}^
    3d74:	suble	r2, fp, r2, lsl #22
    3d78:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    3d7c:	stmdale	sp, {r0, r2, r6, r8, r9, fp, sp}^
    3d80:			; <UNDEFINED> instruction: 0xf013e8df
    3d84:			; <UNDEFINED> instruction: 0x03a103a1
    3d88:			; <UNDEFINED> instruction: 0x03a103a1
    3d8c:			; <UNDEFINED> instruction: 0x03a103a1
    3d90:			; <UNDEFINED> instruction: 0x03a103a1
    3d94:			; <UNDEFINED> instruction: 0x03a103a1
    3d98:	subeq	r0, ip, ip, asr #32
    3d9c:	subeq	r0, ip, ip, asr #32
    3da0:	subeq	r0, ip, ip, asr #32
    3da4:	subeq	r0, ip, ip, asr #32
    3da8:	subeq	r0, ip, ip, asr #32
    3dac:	orrseq	r0, r5, #76	; 0x4c
    3db0:	subeq	r0, ip, ip, asr #32
    3db4:	subeq	r0, ip, ip, asr #32
    3db8:	subeq	r0, ip, ip, asr #32
    3dbc:	umaaleq	r0, ip, r2, r3
    3dc0:	subeq	r0, ip, ip, asr #32
    3dc4:	subeq	r0, ip, ip, asr #32
    3dc8:	subeq	r0, ip, ip, asr #32
    3dcc:	orrseq	r0, fp, #76	; 0x4c
    3dd0:	subeq	r0, ip, ip, asr #32
    3dd4:	subeq	r0, ip, ip, asr #32
    3dd8:	subeq	r0, ip, ip, asr #32
    3ddc:	subeq	r0, ip, ip, asr #32
    3de0:	subeq	r0, ip, ip, asr #32
    3de4:	subeq	r0, ip, ip, asr #32
    3de8:	subeq	r0, ip, ip, asr #32
    3dec:	subeq	r0, ip, ip, asr #32
    3df0:	subeq	r0, ip, ip, asr #32
    3df4:	subeq	r0, ip, ip, asr #32
    3df8:	subeq	r0, ip, ip, asr #32
    3dfc:	umaaleq	r0, ip, r8, r3
    3e00:	subeq	r0, ip, ip, asr #32
    3e04:	subeq	r0, ip, ip, asr #32
    3e08:	subeq	r0, ip, ip, asr #32
    3e0c:	orrseq	r0, lr, #76	; 0x4c
    3e10:	ldrdcc	pc, [r0], -fp
    3e14:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    3e18:	strtle	r0, [sp], #1305	; 0x519
    3e1c:			; <UNDEFINED> instruction: 0x4632703a
    3e20:	movwcc	r6, #6211	; 0x1843
    3e24:			; <UNDEFINED> instruction: 0xf1076043
    3e28:	strmi	r0, [r2], r2, lsl #16
    3e2c:	strmi	r4, [r9, #1605]!	; 0x645
    3e30:	stmle	lr, {r0, r1, r2, r3, r5, r9, sl, lr}
    3e34:	ldrbmi	r4, [r3], -r1, asr #11
    3e38:			; <UNDEFINED> instruction: 0xf8dd9e07
    3e3c:	stmdble	r8, {r5, sp, pc}
    3e40:	smlatbeq	r8, r9, fp, lr
    3e44:	movwls	r4, #30272	; 0x7640
    3e48:	stc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
    3e4c:	tstvs	r8, r7, lsl #22
    3e50:			; <UNDEFINED> instruction: 0xf04f4603
    3e54:			; <UNDEFINED> instruction: 0xf8c30900
    3e58:	blls	6a7ea0 <__bss_end__@@Base+0x68564c>
    3e5c:	bls	115798 <__bss_end__@@Base+0xf2f44>
    3e60:	stmdals	r5, {r0, r8, r9, sl, sp}
    3e64:			; <UNDEFINED> instruction: 0xf0046053
    3e68:			; <UNDEFINED> instruction: 0xf8d6fd39
    3e6c:			; <UNDEFINED> instruction: 0xf8988010
    3e70:	stmib	r8, {r4, ip, sp}^
    3e74:			; <UNDEFINED> instruction: 0xf0239902
    3e78:			; <UNDEFINED> instruction: 0xf888030f
    3e7c:			; <UNDEFINED> instruction: 0xf7fe3010
    3e80:	mcrrne	13, 14, pc, r3, cr15	; <UNPREDICTABLE>
    3e84:	vpadd.i8	q1, q0, q15
    3e88:	ldm	pc, {r2, r4, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    3e8c:	orreq	pc, r5, r3, lsl r0	; <UNPREDICTABLE>
    3e90:	ldrsheq	r0, [r2, #18]!
    3e94:	ldrsheq	r0, [r2, #18]!
    3e98:	ldrsheq	r0, [r2, #18]!
    3e9c:	ldrsheq	r0, [r2, #18]!
    3ea0:	ldrsheq	r0, [r2, #18]!
    3ea4:	mvnseq	r0, r5, lsl #3
    3ea8:	strdeq	r0, [lr, #18]!
    3eac:	ldrsheq	r0, [r2, #18]!
    3eb0:	ldrsheq	r0, [r2, #18]!
    3eb4:	ldrsheq	r0, [r2, #18]!
    3eb8:	ldrsheq	r0, [r2, #18]!
    3ebc:	ldrsheq	r0, [r2, #18]!
    3ec0:	ldrsheq	r0, [r2, #18]!
    3ec4:	ldrsheq	r0, [r2, #18]!
    3ec8:	ldrsheq	r0, [r2, #18]!
    3ecc:	ldrsheq	r0, [r2, #18]!
    3ed0:	ldrsheq	r0, [r2, #18]!
    3ed4:	strdeq	r0, [fp, #18]!
    3ed8:	ldrsheq	r0, [r2, #18]!
    3edc:	ldrsheq	r0, [r2, #18]!
    3ee0:	ldrsheq	r0, [r2, #18]!
    3ee4:	ldrsheq	r0, [r2, #18]!
    3ee8:	ldrsheq	r0, [r2, #18]!
    3eec:	ldrsheq	r0, [r2, #18]!
    3ef0:	ldrsbeq	r0, [r6, #22]
    3ef4:	ldrsbeq	r0, [r6, #22]
    3ef8:	ldrsbeq	r0, [r6, #22]
    3efc:	ldrsbeq	r0, [r6, #22]
    3f00:	ldrsbeq	r0, [r6, #22]
    3f04:	strdeq	r0, [r5, r2]
    3f08:	ldrsheq	r0, [r2, #18]!
    3f0c:	ldrsheq	r0, [r2, #18]!
    3f10:	ldrsheq	r0, [r2, #18]!
    3f14:	ldrsheq	r0, [r2, #18]!
    3f18:	ldrsheq	r0, [r2, #18]!
    3f1c:	ldrsheq	r0, [r2, #18]!
    3f20:	strdeq	r0, [pc, #18]	; 3f3a <pclose@plt+0x1b6e>
    3f24:	ldrsheq	r0, [r2, #18]!
    3f28:	strdeq	r0, [r8, #18]
    3f2c:	ldrsheq	r0, [r2, #18]!
    3f30:	ldrsheq	r0, [r2, #18]!
    3f34:	ldrsheq	r0, [r2, #18]!
    3f38:	ldrsheq	r0, [r2, #18]!
    3f3c:	ldrsheq	r0, [r2, #18]!
    3f40:	ldrsheq	r0, [r2, #18]!
    3f44:	ldrsheq	r0, [r2, #18]!
    3f48:	ldrsheq	r0, [r2, #18]!
    3f4c:	ldrsheq	r0, [r2, #18]!
    3f50:	ldrsheq	r0, [r2, #18]!
    3f54:	ldrsheq	r0, [r2, #18]!
    3f58:			; <UNDEFINED> instruction: 0x01bd01f2
    3f5c:			; <UNDEFINED> instruction: 0x01b301f2
    3f60:	strdeq	r0, [pc, #18]	; 3f7a <pclose@plt+0x1bae>
    3f64:	ldrsheq	r0, [r2, #18]!
    3f68:	strdeq	r0, [r8, #18]
    3f6c:	ldrsheq	r0, [r2, #18]!
    3f70:	mvnseq	r0, r1, lsr #3
    3f74:	ldrsheq	r0, [r2, #18]!
    3f78:	ldrsheq	r0, [r2, #18]!
    3f7c:	ldrsheq	r0, [fp, #-18]!	; 0xffffffee
    3f80:	ldrsheq	r0, [r2, #18]!
    3f84:	ldrsheq	r0, [r2, #18]!
    3f88:	strdeq	r0, [fp, #18]!
    3f8c:	teqeq	sp, #1073741865	; 0x40000029	; <UNPREDICTABLE>
    3f90:			; <UNDEFINED> instruction: 0xf63f2b3d
    3f94:	andge	sl, r2, #27136	; 0x6a00
    3f98:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3f9c:			; <UNDEFINED> instruction: 0x4710441a
    3fa0:	strdeq	r0, [r0], -r9
    3fa4:			; <UNDEFINED> instruction: 0xfffff8cb
    3fa8:			; <UNDEFINED> instruction: 0xfffff8cb
    3fac:			; <UNDEFINED> instruction: 0xfffff8cb
    3fb0:			; <UNDEFINED> instruction: 0xfffff8cb
    3fb4:			; <UNDEFINED> instruction: 0xfffff8cb
    3fb8:			; <UNDEFINED> instruction: 0xfffff8cb
    3fbc:			; <UNDEFINED> instruction: 0xfffff8cb
    3fc0:			; <UNDEFINED> instruction: 0xfffff8cb
    3fc4:	ldrdeq	r0, [r0], -r1
    3fc8:			; <UNDEFINED> instruction: 0xfffff8cb
    3fcc:			; <UNDEFINED> instruction: 0xfffff8cb
    3fd0:			; <UNDEFINED> instruction: 0xfffff8cb
    3fd4:			; <UNDEFINED> instruction: 0xfffff8cb
    3fd8:			; <UNDEFINED> instruction: 0xfffff8cb
    3fdc:	ldrdeq	r0, [r0], -r1
    3fe0:			; <UNDEFINED> instruction: 0xfffff8cb
    3fe4:			; <UNDEFINED> instruction: 0xfffff8cb
    3fe8:			; <UNDEFINED> instruction: 0xfffff8cb
    3fec:			; <UNDEFINED> instruction: 0xfffff8cb
    3ff0:	ldrdeq	r0, [r0], -r1
    3ff4:	ldrdeq	r0, [r0], -r1
    3ff8:			; <UNDEFINED> instruction: 0xfffff8cb
    3ffc:	ldrdeq	r0, [r0], -r1
    4000:			; <UNDEFINED> instruction: 0xfffff8cb
    4004:			; <UNDEFINED> instruction: 0xfffff8cb
    4008:	ldrdeq	r0, [r0], -r1
    400c:			; <UNDEFINED> instruction: 0xfffff8cb
    4010:			; <UNDEFINED> instruction: 0xfffff8cb
    4014:			; <UNDEFINED> instruction: 0xfffff8cb
    4018:			; <UNDEFINED> instruction: 0xfffff8cb
    401c:			; <UNDEFINED> instruction: 0xfffff8cb
    4020:			; <UNDEFINED> instruction: 0xfffff8cb
    4024:			; <UNDEFINED> instruction: 0xfffff8cb
    4028:			; <UNDEFINED> instruction: 0xfffff8cb
    402c:			; <UNDEFINED> instruction: 0xfffff8cb
    4030:	strdeq	r0, [r0], -r9
    4034:			; <UNDEFINED> instruction: 0xfffff8cb
    4038:			; <UNDEFINED> instruction: 0xfffff8cb
    403c:			; <UNDEFINED> instruction: 0xfffff8cb
    4040:	ldrdeq	r0, [r0], -r1
    4044:			; <UNDEFINED> instruction: 0xfffff8cb
    4048:			; <UNDEFINED> instruction: 0xfffff8cb
    404c:			; <UNDEFINED> instruction: 0xfffff8cb
    4050:	strdeq	r0, [r0], -r9
    4054:			; <UNDEFINED> instruction: 0xfffff8cb
    4058:			; <UNDEFINED> instruction: 0xfffff8cb
    405c:	strdeq	r0, [r0], -r9
    4060:			; <UNDEFINED> instruction: 0xfffff8cb
    4064:			; <UNDEFINED> instruction: 0xfffff8cb
    4068:			; <UNDEFINED> instruction: 0xfffff8cb
    406c:			; <UNDEFINED> instruction: 0xfffff8cb
    4070:			; <UNDEFINED> instruction: 0xfffff8cb
    4074:	strdeq	r0, [r0], -r9
    4078:			; <UNDEFINED> instruction: 0xfffff8cb
    407c:			; <UNDEFINED> instruction: 0xfffff8cb
    4080:			; <UNDEFINED> instruction: 0xfffff8cb
    4084:	ldrdeq	r0, [r0], -r1
    4088:			; <UNDEFINED> instruction: 0xfffff8cb
    408c:			; <UNDEFINED> instruction: 0xfffff8cb
    4090:			; <UNDEFINED> instruction: 0xfffff8cb
    4094:	ldrdeq	r0, [r0], -r1
    4098:	blcs	1e26c <version_etc_copyright@@Base+0xcfd4>
    409c:	blge	ff9811a0 <__bss_end__@@Base+0xff95e94c>
    40a0:	ldrbtmi	r4, [r9], #-2461	; 0xfffff663
    40a4:	vhsub.s8	d2, d1, d5
    40a8:	andcs	r1, r0, r5, lsl r1
    40ac:	svc	0x006cf7fd
    40b0:	stc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    40b4:	tstcs	r8, #40, 2
    40b8:	andne	pc, r4, sl, asr #17
    40bc:	strvs	pc, [r3, -r1, lsr #23]
    40c0:	svclt	0x00181c38
    40c4:	cdpcs	0, 0, cr2, cr0, cr1, {0}
    40c8:	msrhi	CPSR_sxc, #192, 4
    40cc:			; <UNDEFINED> instruction: 0xf0402800
    40d0:	blx	e4d6a <__bss_end__@@Base+0xc2516>
    40d4:	ldrmi	pc, [r0], -r1, lsl #2
    40d8:	ldc2l	0, cr15, [sl, #-40]!	; 0xffffffd8
    40dc:	ldrdne	pc, [r8], -sl
    40e0:			; <UNDEFINED> instruction: 0xf8ca4602
    40e4:			; <UNDEFINED> instruction: 0xf7ff0000
    40e8:	ldmdavs	fp, {r0, r4, r7, r8, r9, fp, ip, sp, pc}^
    40ec:			; <UNDEFINED> instruction: 0xf47f2b00
    40f0:	ldmdavs	r3!, {r0, r4, r5, r7, r8, r9, fp, sp, pc}^
    40f4:			; <UNDEFINED> instruction: 0xf0002b00
    40f8:	ldmdavs	fp, {r0, r2, r4, r5, r6, r7, r9, pc}
    40fc:			; <UNDEFINED> instruction: 0xf0402b01
    4100:	blmi	1ca4ccc <__bss_end__@@Base+0x1c82478>
    4104:	ldmpl	r4, {r0, r1, r9, fp, ip, pc}^
    4108:	blcs	9e19c <__bss_end__@@Base+0x7b948>
    410c:	rschi	pc, sl, #0
    4110:			; <UNDEFINED> instruction: 0xf47f2d21
    4114:	movwcs	sl, #7082	; 0x1baa
    4118:			; <UNDEFINED> instruction: 0xf7fe7333
    411c:	stmdacs	r1!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
    4120:			; <UNDEFINED> instruction: 0xf47f4605
    4124:	ldmdbmi	sp!, {r1, r3, r4, r7, r8, r9, fp, sp, pc}^
    4128:	andcs	r2, r0, r5, lsl #4
    412c:			; <UNDEFINED> instruction: 0xf7fd4479
    4130:			; <UNDEFINED> instruction: 0xf7feef2c
    4134:			; <UNDEFINED> instruction: 0xf7fefd21
    4138:			; <UNDEFINED> instruction: 0x4601fc93
    413c:			; <UNDEFINED> instruction: 0xf7fe4620
    4140:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4144:	sbchi	pc, r6, #0
    4148:			; <UNDEFINED> instruction: 0x46202110
    414c:	ldc2l	0, cr15, [r8, #40]	; 0x28
    4150:			; <UNDEFINED> instruction: 0xf7fe6070
    4154:	strmi	pc, [r5], -r5, lsl #25
    4158:	bllt	1e0215c <__bss_end__@@Base+0x1ddf908>
    415c:			; <UNDEFINED> instruction: 0xf04f4618
    4160:	teqvs	r3, pc	; <illegal shifter operand>
    4164:	stc2	7, cr15, [r8], {254}	; 0xfe
    4168:	bl	fe9fd1e0 <__bss_end__@@Base+0xfe9da98c>
    416c:	strbmi	r0, [r0], -r8, lsl #2
    4170:	blx	feec2172 <__bss_end__@@Base+0xfee9f91e>
    4174:	movwcs	r4, #1704	; 0x6a8
    4178:			; <UNDEFINED> instruction: 0xf8ca4632
    417c:	pkhbtmi	r0, r2, r0
    4180:	strb	r6, [r3, #131]!	; 0x83
    4184:	andcs	r9, r1, #49152	; 0xc000
    4188:	ldmdals	r1, {r3, r4, r6, r8, r9, fp, lr}
    418c:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
    4190:	stc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
    4194:	andeq	pc, ip, r8, asr #17
    4198:			; <UNDEFINED> instruction: 0x46296934
    419c:	stcvc	13, cr9, [r2], #-24	; 0xffffffe8
    41a0:	ldmdbeq	r2, {r3, r5, r9, sl, lr}
    41a4:			; <UNDEFINED> instruction: 0xf0033201
    41a8:	eorvs	pc, r0, r5, asr #24
    41ac:			; <UNDEFINED> instruction: 0xf0044628
    41b0:	ldmdbvs	r3!, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    41b4:			; <UNDEFINED> instruction: 0x071b7c1b
    41b8:	blge	ffdc17bc <__bss_end__@@Base+0xffd9ef68>
    41bc:	bls	d6eec <__bss_end__@@Base+0xb4698>
    41c0:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    41c4:			; <UNDEFINED> instruction: 0xf43f2b00
    41c8:	ldmdbmi	r5, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, pc}^
    41cc:	eors	r4, r3, #2030043136	; 0x79000000
    41d0:	mulscc	r0, r8, r8
    41d4:	svceq	0x0006f013
    41d8:	rsbshi	pc, r2, #64	; 0x40
    41dc:	sbceq	pc, r0, #201326595	; 0xc000003
    41e0:	smlalbteq	pc, r1, r3, r3	; <UNPREDICTABLE>
    41e4:	vpmax.s8	d15, d2, d7
    41e8:	vcgt.u32	d20, d2, d10
    41ec:			; <UNDEFINED> instruction: 0xf8880342
    41f0:			; <UNDEFINED> instruction: 0xe6443010
    41f4:	mulscc	r0, r8, r8
    41f8:			; <UNDEFINED> instruction: 0xf10007da
    41fc:			; <UNDEFINED> instruction: 0xf0438257
    4200:			; <UNDEFINED> instruction: 0xf8880301
    4204:			; <UNDEFINED> instruction: 0xe63a3010
    4208:	blcs	9e29c <__bss_end__@@Base+0x7ba48>
    420c:	subhi	pc, r4, #0
    4210:	mulscc	r0, r8, r8
    4214:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    4218:	andscc	pc, r0, r8, lsl #17
    421c:	stmdavs	r3!, {r0, r1, r2, r3, r5, r9, sl, sp, lr, pc}
    4220:			; <UNDEFINED> instruction: 0xf0002b02
    4224:			; <UNDEFINED> instruction: 0xf0458239
    4228:	strt	r0, [r8], -r4, lsl #10
    422c:	blcs	9e2c0 <__bss_end__@@Base+0x7ba6c>
    4230:	eorshi	pc, r2, #0
    4234:	streq	pc, [r2, #-69]	; 0xffffffbb
    4238:			; <UNDEFINED> instruction: 0xf8d8e621
    423c:	blcs	10264 <_IO_stdin_used@@Base+0x8e0>
    4240:	subshi	pc, pc, #64	; 0x40
    4244:	ldc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    4248:	andeq	pc, r8, r8, asr #17
    424c:			; <UNDEFINED> instruction: 0xf47f2800
    4250:	ldmdbmi	r4!, {r1, r2, r4, r9, sl, fp, sp, pc}
    4254:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4258:	tstcs	r5, r1, lsl #4	; <UNPREDICTABLE>
    425c:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    4260:	stc2	7, cr15, [sl], {254}	; 0xfe
    4264:	stc2	7, cr15, [r8], {254}	; 0xfe
    4268:			; <UNDEFINED> instruction: 0xf7fee796
    426c:	stmdacs	sl, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    4270:	pushmi	{r1, r4, r7, ip, lr, pc}
    4274:	ands	r4, r1, #2030043136	; 0x79000000
    4278:	ldrtmi	r6, [r2], -r3, asr #16
    427c:	subvs	r3, r3, r1, lsl #6
    4280:	bge	6fd9cc <__bss_end__@@Base+0x6db178>
    4284:	strtmi	r2, [r0], -r4, lsl #2
    4288:	ldrmi	r9, [r5], -r7, lsl #4
    428c:	stc2	0, cr15, [r4, #-40]!	; 0xffffffd8
    4290:	strtmi	r2, [sl], -r0, lsl #6
    4294:	tstls	fp, #107	; 0x6b
    4298:			; <UNDEFINED> instruction: 0xf0002c00
    429c:	svcne	0x0007814b
    42a0:			; <UNDEFINED> instruction: 0xf8cd960b
    42a4:			; <UNDEFINED> instruction: 0x461da03c
    42a8:	ldrmi	r9, [lr], -lr, lsl #14
    42ac:	mlas	lr, r2, r6, r4
    42b0:	andeq	lr, r1, ip, lsl r6
    42b4:	ldrdeq	r0, [r0], -ip
    42b8:	andeq	lr, r1, ip, lsl r9
    42bc:	andeq	lr, r1, r2, lsl #18
    42c0:	strdeq	lr, [r1], -r4
    42c4:	strdeq	lr, [r1], -r2
    42c8:	andeq	lr, r1, lr, ror #17
    42cc:	ldrdeq	r0, [r0], -r4
    42d0:	ldrdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    42d4:	andeq	lr, r1, r6, lsl #13
    42d8:	andeq	r0, r0, ip, ror #3
    42dc:	andeq	lr, r1, ip, asr r6
    42e0:	andeq	r0, r0, r0, ror #3
    42e4:	andeq	lr, r1, r6, lsr r6
    42e8:	andeq	r0, r0, r8, lsr r2
    42ec:	andeq	r0, r0, r0, asr r2
    42f0:	muleq	r1, r2, r5
    42f4:	andeq	r0, r0, r8, ror #3
    42f8:	andeq	lr, r1, r0, ror #9
    42fc:	andeq	lr, r1, r4, asr #9
    4300:	andeq	ip, r0, r6, asr r1
    4304:	andeq	ip, r0, r4, asr r1
    4308:	andeq	lr, r1, r0, lsr #8
    430c:	andeq	lr, r1, ip, lsl #8
    4310:	strdeq	lr, [r1], -r2
    4314:	andeq	lr, r1, lr, asr #7
    4318:	andeq	fp, r0, r2, ror #17
    431c:	andeq	fp, r0, r8, asr r8
    4320:			; <UNDEFINED> instruction: 0x0000b7b8
    4324:	andeq	fp, r0, lr, lsr #14
    4328:	andeq	fp, r0, r0, lsl r7
    432c:			; <UNDEFINED> instruction: 0xf8d8461e
    4330:	blcs	50338 <__bss_end__@@Base+0x2dae4>
    4334:	ldrbmi	sp, [r3], -r9
    4338:	bl	24b0c8 <__bss_end__@@Base+0x228874>
    433c:	andcs	r0, r0, r5, lsl #2
    4340:	ldc2l	0, cr15, [r0, #-40]	; 0xffffffd8
    4344:	movwcc	r1, #20035	; 0x4e43
    4348:	andcs	sp, r1, r0, lsl #18
    434c:			; <UNDEFINED> instruction: 0xf8474405
    4350:	adcmi	r0, ip, #4, 30
    4354:	movweq	pc, #4358	; 0x1106	; <UNPREDICTABLE>
    4358:	subseq	sp, fp, r8, ror #17
    435c:	cfldrdne	mvd2, [r8], {-0}
    4360:	tstcs	r4, r7, lsl #22
    4364:			; <UNDEFINED> instruction: 0xf8dd9606
    4368:	andsvs	sl, ip, ip, lsr r0
    436c:	mcrls	0, 0, r6, cr11, cr12, {2}
    4370:	ldc2	0, cr15, [r2], #40	; 0x28
    4374:	andls	r9, fp, r4, lsl #22
    4378:	blcs	1c840 <version_etc_copyright@@Base+0xb5a8>
    437c:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    4380:	strtmi	r9, [r7], -fp, lsl #22
    4384:	eorslt	pc, ip, sp, asr #17
    4388:			; <UNDEFINED> instruction: 0xf8dd1d1e
    438c:			; <UNDEFINED> instruction: 0xf8cdb038
    4390:	and	sl, r5, r8, lsr r0
    4394:	strcc	r9, [r8], -r4, lsl #20
    4398:	vhsub.s8	d20, d16, d18
    439c:			; <UNDEFINED> instruction: 0x461f80f5
    43a0:	svcpl	0x0004f85b
    43a4:			; <UNDEFINED> instruction: 0x1c689b05
    43a8:	beq	13efbc <__bss_end__@@Base+0x11c768>
    43ac:	stc2	0, cr15, [sl], {10}
    43b0:	strtmi	r4, [sl], -r9, asr #12
    43b4:			; <UNDEFINED> instruction: 0xf84644a9
    43b8:			; <UNDEFINED> instruction: 0xf7fd0c04
    43bc:			; <UNDEFINED> instruction: 0xf8d8edba
    43c0:			; <UNDEFINED> instruction: 0xf04f2000
    43c4:	bcs	447cc <__bss_end__@@Base+0x21f78>
    43c8:	andle	r5, fp, r1, asr #10
    43cc:	ldrbmi	r9, [r1], -r4, lsl #20
    43d0:	andcs	r9, r0, r7, lsl #22
    43d4:			; <UNDEFINED> instruction: 0xf00a1b12
    43d8:	cdpne	13, 4, cr15, cr3, cr5, {0}
    43dc:	movwcc	r4, #17925	; 0x4605
    43e0:	orrshi	pc, r9, r0, asr #4
    43e4:	strcs	r2, [r1, #-2]
    43e8:	stc2l	0, cr15, [ip], #-40	; 0xffffffd8
    43ec:	ldrbmi	r4, [r1], -sl, lsr #12
    43f0:	eorsvs	r4, r0, ip, lsr #8
    43f4:	ldc	7, cr15, [ip, #1012]	; 0x3f4
    43f8:	andeq	pc, r0, #79	; 0x4f
    43fc:	strbpl	r1, [r2, #-3195]	; 0xfffff385
    4400:	adcsmi	r9, sl, #24576	; 0x6000
    4404:	bls	2f8b24 <__bss_end__@@Base+0x2d62d0>
    4408:	blge	3beb84 <__bss_end__@@Base+0x39c330>
    440c:	biceq	lr, r3, #2048	; 0x800
    4410:	andsvs	r2, r8, r0
    4414:	adcmi	r9, r3, #4, 22	; 0x1000
    4418:	cfldrsge	mvf15, [r1], {63}	; 0x3f
    441c:	andcs	r4, r5, #192, 22	; 0x30000
    4420:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q1.5>
    4424:			; <UNDEFINED> instruction: 0xf7fd2132
    4428:			; <UNDEFINED> instruction: 0xf7feedb0
    442c:	blmi	fef832c8 <__bss_end__@@Base+0xfef60a74>
    4430:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4434:			; <UNDEFINED> instruction: 0xf43f2b00
    4438:	blmi	feeeef70 <__bss_end__@@Base+0xfeecc71c>
    443c:	cfldrsvs	mvf4, [sl], {123}	; 0x7b
    4440:			; <UNDEFINED> instruction: 0xf63f2a01
    4444:	bvs	ff6aef64 <__bss_end__@@Base+0xff68c710>
    4448:	rsbsle	r2, sl, r0, lsl #20
    444c:	andcc	r6, r2, #27648	; 0x6c00
    4450:			; <UNDEFINED> instruction: 0xf47f4293
    4454:	blmi	fed6ef54 <__bss_end__@@Base+0xfed4c700>
    4458:	stmdbls	r3, {r0, r9, sp}
    445c:	andsvc	r5, sl, fp, asr #17
    4460:	blt	fee02464 <__bss_end__@@Base+0xfeddfc10>
    4464:	bls	d5ccc <__bss_end__@@Base+0xb3478>
    4468:	ldmpl	r3, {r0, r4, r5, r7, r8, r9, fp, lr}^
    446c:	blcs	9e4e0 <__bss_end__@@Base+0x7bc8c>
    4470:	blls	438560 <__bss_end__@@Base+0x415d0c>
    4474:	bls	755dbc <__bss_end__@@Base+0x733568>
    4478:	addsmi	r6, sl, #1769472	; 0x1b0000
    447c:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    4480:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    4484:			; <UNDEFINED> instruction: 0x21148ff0
    4488:			; <UNDEFINED> instruction: 0xf00a4628
    448c:	ldmib	r5, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    4490:	str	r3, [lr], #-259	; 0xfffffefd
    4494:			; <UNDEFINED> instruction: 0xf44f9d0c
    4498:	strtmi	r7, [r8], -r0, lsl #3
    449c:	ldc2l	0, cr15, [sl, #-40]	; 0xffffffd8
    44a0:	pushvs	{r0, r1, r3, r5, r6, r7, fp, sp, lr}
    44a4:	bllt	fe3c24a8 <__bss_end__@@Base+0xfe39fc54>
    44a8:	ldrtmi	r2, [r2], -r2, lsl #12
    44ac:			; <UNDEFINED> instruction: 0x2600e4bb
    44b0:	ldrt	r4, [r8], #1586	; 0x632
    44b4:	andeq	pc, r8, #70	; 0x46
    44b8:			; <UNDEFINED> instruction: 0x2601e4b5
    44bc:	ldrt	r4, [r2], #1586	; 0x632
    44c0:	andeq	pc, r4, #70	; 0x46
    44c4:	cfstrsls	mvf14, [r4, #-700]	; 0xfffffd44
    44c8:	addvs	r7, r3, sl, lsr #24
    44cc:	svcne	0x0012ebb3
    44d0:			; <UNDEFINED> instruction: 0x4632bfd8
    44d4:	stcge	7, cr15, [r7], #508	; 0x1fc
    44d8:			; <UNDEFINED> instruction: 0x46324611
    44dc:	tstne	r7, r3, ror #6	; <UNPREDICTABLE>
    44e0:	strt	r7, [r0], #1065	; 0x429
    44e4:	ldrt	sl, [r4], #2838	; 0xb16
    44e8:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
    44ec:	blcs	1fa60 <version_etc_copyright@@Base+0xe7c8>
    44f0:	blmi	fe4787f4 <__bss_end__@@Base+0xfe455fa0>
    44f4:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
    44f8:	mvncs	pc, r3, lsl #4
    44fc:	stcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    4500:	blx	ec2502 <__bss_end__@@Base+0xe9fcae>
    4504:	andcs	r2, r1, ip, lsl #2
    4508:	blx	ff9c053a <__bss_end__@@Base+0xff99dce6>
    450c:	strtmi	r2, [r2], -r0, lsl #8
    4510:	blmi	fe295d9c <__bss_end__@@Base+0xfe273548>
    4514:	stmmi	sl, {r1, r7, r9, sl, lr}
    4518:	andmi	pc, r0, sl, asr #17
    451c:	strmi	lr, [r1], #-2506	; 0xfffff636
    4520:	stmiapl	r3!, {r0, r1, sl, fp, ip, pc}^
    4524:	stmmi	r7, {r2, r5, fp, ip, lr}
    4528:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    452c:	ldc2l	0, cr15, [r8], #40	; 0x28
    4530:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4534:	andcs	r2, r1, r4, lsl #2
    4538:	blx	ff3c056a <__bss_end__@@Base+0xff39dd16>
    453c:	teqvs	r0, r3, lsl #12
    4540:	blvs	fe63e2e0 <__bss_end__@@Base+0xfe61ba8c>
    4544:			; <UNDEFINED> instruction: 0xf43f2800
    4548:			; <UNDEFINED> instruction: 0xf7fdaa44
    454c:	stmdacs	r2, {r2, r8, sl, fp, sp, lr, pc}
    4550:	bge	1001754 <__bss_end__@@Base+0xfdef00>
    4554:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    4558:	andcs	r2, r0, r5, lsl #4
    455c:	vqshl.s8	q2, <illegal reg q12.5>, <illegal reg q0.5>
    4560:			; <UNDEFINED> instruction: 0xf7fd1105
    4564:			; <UNDEFINED> instruction: 0xf7feed12
    4568:	strtmi	pc, [r8], -r7, lsl #22
    456c:	mcr2	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    4570:			; <UNDEFINED> instruction: 0xf7feb2e8
    4574:	ldmdbmi	r5!, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
    4578:	ldrtmi	r2, [r8], -r5, lsl #4
    457c:	tstcc	sp, r9, ror r4
    4580:	stc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    4584:	blx	ffe42584 <__bss_end__@@Base+0xffe1fd30>
    4588:	ldrbtmi	r4, [r9], #-2417	; 0xfffff68f
    458c:	vhsub.s8	d2, d1, d5
    4590:	andcs	r2, r0, r2, lsr r1
    4594:	ldcl	7, cr15, [r8], #1012	; 0x3f4
    4598:	blx	ffbc2598 <__bss_end__@@Base+0xffb9fd44>
    459c:	andcs	r4, r5, #1785856	; 0x1b4000
    45a0:	ldrbtmi	r2, [r9], #-0
    45a4:			; <UNDEFINED> instruction: 0xf7fd31e1
    45a8:			; <UNDEFINED> instruction: 0xf7feecf0
    45ac:	stmdbmi	sl!, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    45b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    45b4:			; <UNDEFINED> instruction: 0x71a7f501
    45b8:	stcl	7, cr15, [r6], #1012	; 0x3f4
    45bc:	blx	ff7425bc <__bss_end__@@Base+0xff71fd68>
    45c0:	andcs	r4, r5, #1671168	; 0x198000
    45c4:	ldrbtmi	r2, [r9], #-0
    45c8:			; <UNDEFINED> instruction: 0xf7fd31a5
    45cc:			; <UNDEFINED> instruction: 0xf7feecde
    45d0:	stmdbmi	r3!, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    45d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    45d8:			; <UNDEFINED> instruction: 0x71a7f501
    45dc:	ldcl	7, cr15, [r4], {253}	; 0xfd
    45e0:	blx	ff2c25e0 <__bss_end__@@Base+0xff29fd8c>
    45e4:	andcs	r4, r5, #1556480	; 0x17c000
    45e8:	ldrbtmi	r2, [r9], #-0
    45ec:	orrscs	pc, r3, r1, lsl #4
    45f0:	stcl	7, cr15, [sl], {253}	; 0xfd
    45f4:	blx	ff0425f4 <__bss_end__@@Base+0xff01fda0>
    45f8:	ldrbtmi	r4, [r9], #-2395	; 0xfffff6a5
    45fc:	ldmdbmi	fp, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    4600:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4604:	msrne	(UNDEF: 103), r1
    4608:	ldc	7, cr15, [lr], #1012	; 0x3f4
    460c:	blx	fed4260c <__bss_end__@@Base+0xfed1fdb8>
    4610:	andcs	r4, r5, #89088	; 0x15c00
    4614:			; <UNDEFINED> instruction: 0xf103447b
    4618:			; <UNDEFINED> instruction: 0xf7fd0156
    461c:			; <UNDEFINED> instruction: 0xf7feecb6
    4620:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
    4624:	andcs	r4, r5, #2030043136	; 0x79000000
    4628:	andcs	r3, r0, r4, lsl #3
    462c:	stc	7, cr15, [ip], #1012	; 0x3f4
    4630:	blx	fe8c2630 <__bss_end__@@Base+0xfe89fddc>
    4634:	ldrbtmi	r4, [r9], #-2384	; 0xfffff6b0
    4638:			; <UNDEFINED> instruction: 0xf5012205
    463c:	andcs	r7, r0, sp, asr #2
    4640:	stc	7, cr15, [r2], #1012	; 0x3f4
    4644:	blx	fe642644 <__bss_end__@@Base+0xfe61fdf0>
    4648:	ldrmi	r4, [r8], -ip, asr #18
    464c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4650:	cmpvc	r7, r1, lsl #10	; <UNPREDICTABLE>
    4654:	ldc	7, cr15, [r8], {253}	; 0xfd
    4658:	blx	fe3c2658 <__bss_end__@@Base+0xfe39fe04>
    465c:	ldrbtmi	r4, [r9], #-2376	; 0xfffff6b8
    4660:	blmi	123dae8 <__bss_end__@@Base+0x121b294>
    4664:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
    4668:	mvnscs	pc, r3, lsl #4
    466c:	stc	7, cr15, [ip], {253}	; 0xfd
    4670:	blx	fe0c2670 <__bss_end__@@Base+0xfe09fe1c>
    4674:	andcs	r4, r5, #68, 18	; 0x110000
    4678:	ldrbtmi	r2, [r9], #-0
    467c:			; <UNDEFINED> instruction: 0xf7fd31c4
    4680:			; <UNDEFINED> instruction: 0xf7feec84
    4684:	stmdbmi	r1, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    4688:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    468c:	msrne	(UNDEF: 103), r1
    4690:	ldcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    4694:	blx	1c42694 <__bss_end__@@Base+0x1c1fe40>
    4698:	ldrbtmi	r4, [r9], #-2365	; 0xfffff6c3
    469c:			; <UNDEFINED> instruction: 0xf5012205
    46a0:	andcs	r7, r0, r0, asr #3
    46a4:	ldcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    46a8:	blx	19c26a8 <__bss_end__@@Base+0x199fe54>
    46ac:	andcs	r4, r5, #933888	; 0xe4000
    46b0:	ldrbtmi	r2, [r9], #-0
    46b4:	bicsvc	pc, sp, r1, lsl #10
    46b8:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    46bc:	blx	17426bc <__bss_end__@@Base+0x171fe68>
    46c0:	andcs	r4, r5, #868352	; 0xd4000
    46c4:	ldrbtmi	r2, [r9], #-0
    46c8:	bicvc	pc, fp, r1, lsl #10
    46cc:	mrrc	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    46d0:	blx	14c26d0 <__bss_end__@@Base+0x149fe7c>
    46d4:	andcs	r4, r5, #802816	; 0xc4000
    46d8:	tstcc	lr, r9, ror r4
    46dc:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    46e0:	blx	12c26e0 <__bss_end__@@Base+0x129fe8c>
    46e4:	andcs	r4, r5, #753664	; 0xb8000
    46e8:	ldrbtmi	r2, [r9], #-0
    46ec:			; <UNDEFINED> instruction: 0x21b1f201
    46f0:	mcrr	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    46f4:	blx	10426f4 <__bss_end__@@Base+0x101fea0>
    46f8:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
    46fc:			; <UNDEFINED> instruction: 0xf7fde793
    4700:	stmdbmi	r9!, {r3, r4, r6, sl, fp, sp, lr, pc}
    4704:	andcs	r2, r0, r5, lsl #4
    4708:			; <UNDEFINED> instruction: 0xf5014479
    470c:			; <UNDEFINED> instruction: 0xf7fd71ef
    4710:			; <UNDEFINED> instruction: 0xf7feec3c
    4714:	andcc	pc, r1, r1, lsr sl	; <UNPREDICTABLE>
    4718:			; <UNDEFINED> instruction: 0xf00ae666
    471c:	svclt	0x0000fb07
    4720:	andeq	fp, r0, r4, ror #10
    4724:	ldrdeq	sp, [r1], -r4
    4728:	andeq	sp, r1, r8, lsl #25
    472c:	andeq	r0, r0, r0, lsl #4
    4730:	ldrdeq	r0, [r0], -r4
    4734:	ldrdeq	sp, [r1], -sl
    4738:	andeq	fp, r0, lr, lsl #9
    473c:	andeq	r0, r0, r4, lsr r2
    4740:	ldrdeq	r0, [r0], -r8
    4744:	muleq	r1, sl, fp
    4748:	andeq	fp, r0, r8, lsr #8
    474c:	andeq	fp, r0, r8, lsl #8
    4750:	strdeq	fp, [r0], -sl
    4754:	andeq	fp, r0, r2, ror #7
    4758:	ldrdeq	fp, [r0], -r2
    475c:			; <UNDEFINED> instruction: 0x0000b3be
    4760:	andeq	fp, r0, lr, lsr #7
    4764:	muleq	r0, sl, r3
    4768:	andeq	fp, r0, sl, lsl #7
    476c:	andeq	fp, r0, r2, lsl #7
    4770:	andeq	fp, r0, r0, ror r3
    4774:	andeq	fp, r0, r0, ror #6
    4778:	andeq	fp, r0, lr, asr #6
    477c:	andeq	fp, r0, r6, lsr r3
    4780:	andeq	fp, r0, r6, lsr #6
    4784:	andeq	fp, r0, lr, lsl r3
    4788:	andeq	fp, r0, sl, lsl #6
    478c:	strdeq	fp, [r0], -sl
    4790:	andeq	fp, r0, sl, ror #5
    4794:	ldrdeq	fp, [r0], -r2
    4798:			; <UNDEFINED> instruction: 0x0000b2be
    479c:	andeq	fp, r0, ip, lsr #5
    47a0:	muleq	r0, sl, r2
    47a4:	andeq	fp, r0, sl, lsl #5
    47a8:	andeq	fp, r0, ip, ror r2
    47ac:	strmi	fp, [sl], #-1336	; 0xfffffac8
    47b0:	strcs	r4, [r0, #-3082]	; 0xfffff3f6
    47b4:	svcvs	0x0023447c
    47b8:	movwcc	r6, #4962	; 0x1362
    47bc:	strvs	r6, [r3, -r1, ror #5]!
    47c0:			; <UNDEFINED> instruction: 0x63216463
    47c4:	stmib	r4, {r0, r2, r5, r7, r8, r9, sp, lr}^
    47c8:			; <UNDEFINED> instruction: 0xf7fe550f
    47cc:	blmi	144738 <__bss_end__@@Base+0x121ee4>
    47d0:	strpl	lr, [fp, #-2500]	; 0xfffff63c
    47d4:	cmnvs	r5, #2063597568	; 0x7b000000
    47d8:	ldclt	0, cr7, [r8, #-116]!	; 0xffffff8c
    47dc:	andeq	sp, r1, r0, lsl r9
    47e0:	andeq	sp, r1, r0, lsr r8
    47e4:			; <UNDEFINED> instruction: 0x460db5f8
    47e8:			; <UNDEFINED> instruction: 0x46064b18
    47ec:	ldrbtmi	r4, [fp], #-2328	; 0xfffff6e8
    47f0:	stmdavc	r8!, {r3, r4, r9, fp, lr}
    47f4:	ldrbtmi	r5, [sl], #-2143	; 0xfffff7a1
    47f8:	ldmdavs	r9!, {r0, r2, r3, r5, fp, sp}
    47fc:			; <UNDEFINED> instruction: 0xd11b6391
    4800:	stmiblt	fp, {r0, r1, r3, r5, r6, fp, ip, sp, lr}^
    4804:			; <UNDEFINED> instruction: 0x46304c14
    4808:	andcs	r2, r1, #0, 6
    480c:	stmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    4810:	strbtvs	r5, [r3], #-527	; 0xfffffdf1
    4814:			; <UNDEFINED> instruction: 0xffb4f7fe
    4818:			; <UNDEFINED> instruction: 0x4605683b
    481c:	addsmi	r6, r8, #160, 22	; 0x28000
    4820:			; <UNDEFINED> instruction: 0xf003d001
    4824:	bmi	384360 <__bss_end__@@Base+0x361b0c>
    4828:	blmi	34cc30 <__bss_end__@@Base+0x32a3dc>
    482c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4830:	orrsvs	r4, r1, #2063597568	; 0x7b000000
    4834:	ldcllt	0, cr7, [r8, #100]!	; 0x64
    4838:	andcs	r4, r1, #163840	; 0x28000
    483c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4840:	stc2l	0, cr15, [ip, #-12]!
    4844:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4848:	bfi	r6, r8, #7, #21
    484c:			; <UNDEFINED> instruction: 0x0001d5b6
    4850:	andeq	r0, r0, r0, lsl r2
    4854:	andeq	sp, r1, lr, asr #17
    4858:			; <UNDEFINED> instruction: 0x0001d8b8
    485c:	muleq	r1, r6, r8
    4860:	ldrdeq	sp, [r1], -r4
    4864:	andeq	fp, r0, lr, ror r5
    4868:	andeq	sp, r1, lr, ror r8
    486c:	mvnsmi	lr, #737280	; 0xb4000
    4870:	ldrbtmi	r4, [ip], #-3130	; 0xfffff3c6
    4874:	blcs	20008 <version_etc_copyright@@Base+0xed70>
    4878:	stfvsp	f5, [r5, #-348]!	; 0xfffffea4
    487c:	cmnlt	r5, r0, lsl #13
    4880:	stcvs	6, cr4, [r7, #160]!	; 0xa0
    4884:			; <UNDEFINED> instruction: 0xfff0f003
    4888:	rsbsvs	r4, r8, r6, lsl #12
    488c:	cmple	r3, r0, lsl #16
    4890:			; <UNDEFINED> instruction: 0xf0044628
    4894:	blmi	cc2928 <__bss_end__@@Base+0xca00d4>
    4898:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    489c:	blmi	c5de0c <__bss_end__@@Base+0xc3b5b8>
    48a0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    48a4:	bicslt	r7, r6, r8, lsl r6
    48a8:	ldmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    48ac:	movtlt	r6, #30837	; 0x7875
    48b0:	and	r4, r1, ip, lsr r6
    48b4:			; <UNDEFINED> instruction: 0xb3246964
    48b8:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}^
    48bc:	bl	4428b8 <__bss_end__@@Base+0x420064>
    48c0:	mvnsle	r2, r0, lsl #16
    48c4:			; <UNDEFINED> instruction: 0xf8d86833
    48c8:	stmdavs	r2!, {ip}
    48cc:	movwne	pc, #15113	; 0x3b09	; <UNPREDICTABLE>
    48d0:	ldmdbvs	r6!, {r1, r3, r4, r8, sp, lr}^
    48d4:			; <UNDEFINED> instruction: 0xf7fd4628
    48d8:	vmlacs.f64	d14, d0, d20
    48dc:	blmi	8b907c <__bss_end__@@Base+0x896828>
    48e0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    48e4:	teqlt	r7, sl, asr r6
    48e8:	ldmdavs	r8!, {r2, r3, r4, r5, r6, r8, fp, sp, lr}^
    48ec:	bl	6428e8 <__bss_end__@@Base+0x620094>
    48f0:	stccs	6, cr4, [r0], {39}	; 0x27
    48f4:	blmi	7790dc <__bss_end__@@Base+0x756888>
    48f8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    48fc:	pop	{r1, r3, r4, r9, sl, sp, lr}
    4900:	stmdavc	fp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4904:	ldmdavs	r3!, {r0, r1, r3, r8, r9, fp, ip, sp, pc}
    4908:	ldrdne	pc, [r0], -r8
    490c:	ldrdcs	pc, [r8], -r8
    4910:	movwne	pc, #15113	; 0x3b09	; <UNPREDICTABLE>
    4914:	bfi	r6, sl, #2, #27
    4918:			; <UNDEFINED> instruction: 0xf0034628
    491c:	ldrtmi	pc, [r1], -r3, lsr #31	; <UNPREDICTABLE>
    4920:			; <UNDEFINED> instruction: 0xf9eef00a
    4924:	eorsvs	r6, r8, r5, ror #26
    4928:			; <UNDEFINED> instruction: 0xf853e7b2
    492c:	ldrtcc	r0, [ip], #-3848	; 0xfffff0f8
    4930:	ldmdavs	r9, {r0, r1, r2, r3, r8, sl, fp, lr}^
    4934:	ldmvs	sl, {r0, r2, r3, r4, r5, r6, sl, lr}
    4938:	strtmi	ip, [r9], -r7, lsl #8
    493c:	cmpcc	r8, r5, lsl #4
    4940:			; <UNDEFINED> instruction: 0xf7fd2000
    4944:			; <UNDEFINED> instruction: 0xf7feeb22
    4948:	stmdbmi	sl, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}
    494c:	andcs	r2, r0, r5, lsl #4
    4950:			; <UNDEFINED> instruction: 0xf7fd4479
    4954:	ldmdavs	r1!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}^
    4958:	mrrc2	0, 0, pc, lr, cr3	; <UNPREDICTABLE>
    495c:	andeq	sp, r1, r2, asr r8
    4960:	andeq	sp, r1, sl, lsr #16
    4964:	andeq	sp, r1, r4, lsr #16
    4968:	andeq	sp, r1, r2, ror #15
    496c:	andeq	sp, r1, sl, asr #15
    4970:	andeq	fp, r0, r0, asr r0
    4974:	andeq	fp, r0, r0, ror r4
    4978:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    497c:	mrcvs	4, 4, r4, cr12, cr11, {3}
    4980:	stmiavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
    4984:	tstlt	fp, r8, lsl r6
    4988:	bl	642984 <__bss_end__@@Base+0x620130>
    498c:	stccs	8, cr6, [r0], {228}	; 0xe4
    4990:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
    4994:	andeq	sp, r1, r8, asr #14
    4998:	blmi	8b1e80 <__bss_end__@@Base+0x88f62c>
    499c:	mrcvs	4, 4, r4, cr12, cr11, {3}
    49a0:	eorsle	r2, r6, r0, lsl #24
    49a4:	stmdavs	r3!, {r8, sl, sp}
    49a8:	tstlt	r3, r8, lsl r6
    49ac:	b	fee429a8 <__bss_end__@@Base+0xfee20154>
    49b0:	stmiavs	r4!, {r0, r2, r5, sp, lr}^
    49b4:	mvnsle	r2, r0, lsl #24
    49b8:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    49bc:	stccs	14, cr6, [r0], {220}	; 0xdc
    49c0:	strcs	sp, [r0, #-43]	; 0xffffffd5
    49c4:	ldrmi	r6, [r8], -r3, lsr #16
    49c8:			; <UNDEFINED> instruction: 0xf7fdb113
    49cc:	eorvs	lr, r5, sl, lsr #21
    49d0:	stccs	8, cr6, [r0], {228}	; 0xe4
    49d4:	blmi	5791b4 <__bss_end__@@Base+0x556960>
    49d8:	mrcvs	4, 4, r4, cr12, cr11, {3}
    49dc:	stmiavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
    49e0:	tstlt	fp, r8, lsl r6
    49e4:	stc2l	0, cr15, [ip, #12]!
    49e8:	stccs	8, cr6, [r0], {228}	; 0xe4
    49ec:	blmi	4391d0 <__bss_end__@@Base+0x41697c>
    49f0:	mrcvs	4, 6, r4, cr12, cr11, {3}
    49f4:	stmiavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
    49f8:	tstlt	fp, r8, lsl r6
    49fc:	stc2l	0, cr15, [r0, #12]!
    4a00:	stccs	8, cr6, [r0], {228}	; 0xe4
    4a04:	blmi	2f91e8 <__bss_end__@@Base+0x2d6994>
    4a08:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    4a0c:	andscs	lr, sl, #3194880	; 0x30c000
    4a10:	mrcvs	13, 6, fp, cr12, cr8, {1}
    4a14:	bicsle	r2, r4, r0, lsl #24
    4a18:	mrcvs	7, 4, lr, cr12, cr5, {7}
    4a1c:	bicsle	r2, lr, r0, lsl #24
    4a20:	svclt	0x0000e7f1
    4a24:	andeq	sp, r1, r8, lsr #14
    4a28:	andeq	sp, r1, sl, lsl #14
    4a2c:	andeq	sp, r1, ip, ror #13
    4a30:	ldrdeq	sp, [r1], -r4
    4a34:			; <UNDEFINED> instruction: 0x0001d6ba
    4a38:	mrcmi	5, 0, fp, cr8, cr0, {3}
    4a3c:			; <UNDEFINED> instruction: 0xb320447e
    4a40:	strmi	r6, [r4], -r3, lsl #20
    4a44:	ldreq	r4, [sl, sp, lsl #12]
    4a48:	blmi	579e88 <__bss_end__@@Base+0x557634>
    4a4c:	svclt	0x00142900
    4a50:	cmncs	r9, r9, asr #2
    4a54:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4a58:	andcc	lr, r5, #208, 18	; 0x340000
    4a5c:	andsle	r4, r9, #805306377	; 0x30000009
    4a60:	cmpvs	r2, sl, asr ip
    4a64:	bvs	8e0ad0 <__bss_end__@@Base+0x8be27c>
    4a68:	strle	r0, [lr, #-1883]	; 0xfffff8a5
    4a6c:	vstrcs	d4, [r0, #-48]	; 0xffffffd0
    4a70:	cmpcs	sp, r4, lsl pc
    4a74:	ldmpl	r3!, {r0, r2, r3, r5, r6, r8, sp}^
    4a78:	ldmib	r0, {r3, r4, fp, sp, lr}^
    4a7c:	addsmi	r3, r3, #1342177280	; 0x50000000
    4a80:	mrrcne	15, 3, fp, sl, cr14
    4a84:	andsvc	r6, r9, r2, asr #2
    4a88:	lfmlt	f5, 3, [r0, #-0]
    4a8c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4a90:	bllt	ffe42a8c <__bss_end__@@Base+0xffe20238>
    4a94:	bl	ffe42a90 <__bss_end__@@Base+0xffe2023c>
    4a98:	strb	r6, [r5, r3, lsr #20]!
    4a9c:	andeq	sp, r1, r8, ror #6
    4aa0:	andeq	r0, r0, ip, lsl r2
    4aa4:	blmi	1172b8 <__bss_end__@@Base+0xf4a64>
    4aa8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4aac:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ab0:	stmiblt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ab4:	strdeq	sp, [r1], -ip
    4ab8:	andeq	r0, r0, ip, lsl r2
    4abc:			; <UNDEFINED> instruction: 0x4604b570
    4ac0:	bl	1042abc <__bss_end__@@Base+0x1020268>
    4ac4:			; <UNDEFINED> instruction: 0xf1b44b53
    4ac8:	bmi	14c6440 <__bss_end__@@Base+0x14a3bec>
    4acc:	svclt	0x0018447b
    4ad0:	ldmpl	sp, {r0, r9, sl, sp}
    4ad4:	ldmib	r3, {r0, r1, r3, r5, fp, sp, lr}^
    4ad8:	stmdavs	r0, {r0, r2, r8, sp}
    4adc:	andseq	pc, r4, r0, lsr r8	; <UNPREDICTABLE>
    4ae0:	addscc	lr, r0, r6, lsl sl
    4ae4:	addsmi	sp, r1, #1073741835	; 0x4000000b
    4ae8:	mrrcne	15, 8, fp, r1, cr1
    4aec:	cmpcs	ip, #1073741846	; 0x40000016
    4af0:	vqadd.s8	d23, d0, d3
    4af4:	stccs	0, cr8, [fp], {133}	; 0x85
    4af8:	stmdale	pc, {r2, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    4afc:	subsle	r2, r2, r9, lsl #24
    4b00:	stccs	8, cr13, [r7], {43}	; 0x2b
    4b04:	stmdavs	r8!, {r0, r1, r2, r6, r8, ip, lr, pc}
    4b08:	andcc	lr, r5, #208, 18	; 0x340000
    4b0c:	svclt	0x003f4293
    4b10:	cmpvs	r1, r9, asr ip
    4b14:	andsvc	r2, sl, r1, ror #4
    4b18:	lfmlt	f5, 3, [r0, #-476]!	; 0xfffffe24
    4b1c:	rsble	r2, r0, sp, lsl #24
    4b20:	mrrccs	3, 2, sp, ip, cr10
    4b24:	stmdavs	r8!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}
    4b28:	andcc	lr, r5, #208, 18	; 0x340000
    4b2c:	svclt	0x003e4293
    4b30:	cmpvs	r2, sl, asr ip
    4b34:	mvnsle	r7, #28
    4b38:	pop	{r0, r5, r9, sl, lr}
    4b3c:			; <UNDEFINED> instruction: 0xf7fd4070
    4b40:	addsmi	fp, r1, #164864	; 0x28400
    4b44:	mrrcne	15, 8, fp, r1, cr2
    4b48:	andsvc	r6, r4, r9, asr r1
    4b4c:	strtmi	sp, [r1], -r5, ror #17
    4b50:	pop	{r3, r4, r9, sl, lr}
    4b54:			; <UNDEFINED> instruction: 0xf7fd4070
    4b58:	stmdavs	r8!, {r0, r2, r4, r7, r8, r9, fp, ip, sp, pc}
    4b5c:	andcc	lr, r5, #208, 18	; 0x340000
    4b60:	svclt	0x003f4293
    4b64:	cmpvs	r1, r9, asr ip
    4b68:	andsvc	r2, sl, lr, ror #4
    4b6c:	ldrdcs	sp, [lr, #-53]!	; 0xffffffcb
    4b70:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4b74:	bllt	fe1c2b70 <__bss_end__@@Base+0xfe1a031c>
    4b78:	ldmib	r0, {r3, r5, fp, sp, lr}^
    4b7c:	addsmi	r3, r3, #1342177280	; 0x50000000
    4b80:	mrrcne	15, 3, fp, r9, cr15
    4b84:	rsbcs	r6, r6, #1073741840	; 0x40000010
    4b88:	bicle	r7, r6, #26
    4b8c:	pop	{r1, r2, r5, r6, r8, sp}
    4b90:			; <UNDEFINED> instruction: 0xf7fd4070
    4b94:	stmdbmi	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    4b98:	andcs	r4, r1, r2, lsr #12
    4b9c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    4ba0:			; <UNDEFINED> instruction: 0xf7fd4070
    4ba4:	stmdavs	r8!, {r0, r6, r8, r9, fp, ip, sp, pc}
    4ba8:	andcc	lr, r5, #208, 18	; 0x340000
    4bac:	svclt	0x003f4293
    4bb0:	cmpvs	r1, r9, asr ip
    4bb4:	andsvc	r2, sl, r4, ror r2
    4bb8:	cmncs	r4, pc, lsr #7
    4bbc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4bc0:	bllt	1842bbc <__bss_end__@@Base+0x1820368>
    4bc4:	ldmib	r0, {r3, r5, fp, sp, lr}^
    4bc8:	addsmi	r3, r3, #1342177280	; 0x50000000
    4bcc:	mrrcne	15, 3, fp, r9, cr15
    4bd0:	rsbscs	r6, r6, #1073741840	; 0x40000010
    4bd4:	movle	r7, #26
    4bd8:	pop	{r1, r2, r4, r5, r6, r8, sp}
    4bdc:			; <UNDEFINED> instruction: 0xf7fd4070
    4be0:	stmdavs	r8!, {r0, r4, r6, r8, r9, fp, ip, sp, pc}
    4be4:	andcc	lr, r5, #208, 18	; 0x340000
    4be8:	svclt	0x003f4293
    4bec:	cmpvs	r1, r9, asr ip
    4bf0:	andsvc	r2, sl, r2, ror r2
    4bf4:			; <UNDEFINED> instruction: 0x2172d391
    4bf8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4bfc:	bllt	10c2bf8 <__bss_end__@@Base+0x10a03a4>
    4c00:	cmpcs	ip, r8, lsl r6
    4c04:	bl	1042c00 <__bss_end__@@Base+0x10203ac>
    4c08:	smccs	7797	; 0x1e75
    4c0c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4c10:	bllt	e42c0c <__bss_end__@@Base+0xe203b8>
    4c14:	ldrdeq	sp, [r1], -r8
    4c18:	andeq	r0, r0, ip, lsl r2
    4c1c:	andeq	fp, r0, r4, lsl #5
    4c20:	bmi	9178b4 <__bss_end__@@Base+0x8f5060>
    4c24:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    4c28:	ldmpl	lr, {r4, r5, r6, r7, r8, lr}
    4c2c:	cmnlt	r8, #3342336	; 0x330000
    4c30:	ldrdcs	lr, [r5, -r3]
    4c34:	addmi	r4, sl, #4, 12	; 0x400000
    4c38:	mrrcne	15, 3, fp, r1, cr15
    4c3c:			; <UNDEFINED> instruction: 0x232f6159
    4c40:	eorle	r7, fp, #19
    4c44:			; <UNDEFINED> instruction: 0xb1b36a63
    4c48:	strtmi	r4, [r3], #-3867	; 0xfffff0e5
    4c4c:	streq	pc, [sp, #-259]!	; 0xfffffefd
    4c50:	ldrbtmi	r3, [pc], #-1069	; 4c58 <pclose@plt+0x288c>
    4c54:			; <UNDEFINED> instruction: 0xf7ffe003
    4c58:	adcmi	pc, r5, #49, 30	; 0xc4
    4c5c:			; <UNDEFINED> instruction: 0xf814d00b
    4c60:	stmdacs	pc!, {r0, r8, r9, sl, fp}	; <UNPREDICTABLE>
    4c64:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4c68:	tstcs	r1, r2, lsl #4
    4c6c:			; <UNDEFINED> instruction: 0xf7fd4638
    4c70:	adcmi	lr, r5, #1998848	; 0x1e8000
    4c74:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    4c78:	andcc	lr, r5, #208, 18	; 0x340000
    4c7c:	andsle	r4, r2, #805306377	; 0x30000009
    4c80:	eorcs	r1, pc, #22784	; 0x5900
    4c84:	andsvc	r6, sl, r1, asr #2
    4c88:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4c8c:	andcs	r4, r2, #720896	; 0xb0000
    4c90:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4c94:	ldrhmi	lr, [r0, #141]!	; 0x8d
    4c98:	stmdblt	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c9c:			; <UNDEFINED> instruction: 0x212f4618
    4ca0:	b	ffcc2c9c <__bss_end__@@Base+0xffca0448>
    4ca4:	smlawtcs	pc, lr, r7, lr	; <UNPREDICTABLE>
    4ca8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    4cac:	blt	ffac2ca8 <__bss_end__@@Base+0xffaa0454>
    4cb0:	andeq	sp, r1, r0, lsl #3
    4cb4:	andeq	r0, r0, ip, lsl r2
    4cb8:	ldrdeq	fp, [r0], -sl
    4cbc:	muleq	r0, r6, r1
    4cc0:	cfstr32mi	mvfx11, [sl], #-64	; 0xffffffc0
    4cc4:			; <UNDEFINED> instruction: 0xb1a8447c
    4cc8:	strmi	r6, [r2], -r3, lsl #16
    4ccc:	ldmdale	r1, {r1, r2, r8, r9, fp, sp}
    4cd0:			; <UNDEFINED> instruction: 0xf003e8df
    4cd4:	stccs	12, cr1, [r5, #-68]!	; 0xffffffbc
    4cd8:	andeq	r3, r4, r6, lsr lr
    4cdc:	stmiapl	r3!, {r2, r5, r8, r9, fp, lr}^
    4ce0:	ldmib	r0, {r3, r4, fp, sp, lr}^
    4ce4:	addsmi	r3, r3, #1342177280	; 0x50000000
    4ce8:	mrrcne	15, 3, fp, r9, cr15
    4cec:	eorcs	r6, r4, #1073741840	; 0x40000010
    4cf0:	eorsle	r7, r5, #26
    4cf4:	blmi	7b413c <__bss_end__@@Base+0x7918e8>
    4cf8:	ldmdami	lr, {r0, r1, r3, r9, sp}
    4cfc:	stmiapl	r3!, {r0, r8, sp}^
    4d00:	pop	{r3, r4, r5, r6, sl, lr}
    4d04:	ldmdavs	fp, {r4, lr}
    4d08:	stmdblt	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d0c:	stmiavs	r0, {r2, r9, sl, lr}^
    4d10:			; <UNDEFINED> instruction: 0xff86f7ff
    4d14:	smlattcs	r1, r0, r8, r6
    4d18:			; <UNDEFINED> instruction: 0x4010e8bd
    4d1c:	ldmdbmi	r6, {r2, r3, r7, r9, sl, sp, lr, pc}
    4d20:	andcs	r6, r1, r2, asr #16
    4d24:	pop	{r0, r3, r4, r5, r6, sl, lr}
    4d28:			; <UNDEFINED> instruction: 0xf7fd4010
    4d2c:	ldmdbmi	r3, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, pc}
    4d30:	andcs	r6, r1, r3, lsl #17
    4d34:	ldrbtmi	r6, [r9], #-2130	; 0xfffff7ae
    4d38:			; <UNDEFINED> instruction: 0x4010e8bd
    4d3c:	blt	1d42d38 <__bss_end__@@Base+0x1d204e4>
    4d40:	stmvs	r2, {r0, r1, r2, r3, r8, fp, lr}
    4d44:	ldrbtmi	r2, [r9], #-1
    4d48:			; <UNDEFINED> instruction: 0x4010e8bd
    4d4c:	blt	1b42d48 <__bss_end__@@Base+0x1b204f4>
    4d50:	stmvs	r2, {r2, r3, r8, fp, lr}
    4d54:	ldrbtmi	r2, [r9], #-1
    4d58:			; <UNDEFINED> instruction: 0x4010e8bd
    4d5c:	blt	1942d58 <__bss_end__@@Base+0x1920504>
    4d60:	pop	{r2, r5, r8, sp}
    4d64:			; <UNDEFINED> instruction: 0xf7fd4010
    4d68:	svclt	0x0000ba8d
    4d6c:	andeq	sp, r1, r0, ror #1
    4d70:	andeq	r0, r0, ip, lsl r2
    4d74:	andeq	fp, r0, r0, lsr r1
    4d78:	andeq	fp, r0, ip, lsl r1
    4d7c:	andeq	fp, r0, r6, lsl #2
    4d80:	strdeq	fp, [r0], -lr
    4d84:	strdeq	fp, [r0], -r6
    4d88:	svcmi	0x00f8e92d
    4d8c:			; <UNDEFINED> instruction: 0x9704f8df
    4d90:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
    4d94:	sbcshi	pc, r4, r0
    4d98:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    4d9c:	blvc	13167a4 <__bss_end__@@Base+0x12f3f50>
    4da0:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    4da4:	ldmdavs	r3, {r0, r2, r3, r4, r5, r6, sl, fp, sp}
    4da8:			; <UNDEFINED> instruction: 0xf103bf04
    4dac:			; <UNDEFINED> instruction: 0x601333ff
    4db0:			; <UNDEFINED> instruction: 0xf8df2b00
    4db4:	vmax.u8	<illegal reg q9.5>, q8, q12
    4db8:			; <UNDEFINED> instruction: 0xf8df81fe
    4dbc:	strcs	sl, [r0], #-1764	; 0xfffff91c
    4dc0:	usatvc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    4dc4:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4dc8:	ldrbtmi	r4, [pc], #-1274	; 4dd0 <pclose@plt+0x2a04>
    4dcc:	andcs	r6, r2, #3342336	; 0x330000
    4dd0:	ldrbmi	r2, [r0], -r1, lsl #2
    4dd4:	stmia	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dd8:	strcc	r6, [r1], #-2107	; 0xfffff7c5
    4ddc:	lfmle	f4, 2, [r5], #652	; 0x28c
    4de0:			; <UNDEFINED> instruction: 0xf7ff6828
    4de4:	stmdavs	r8!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    4de8:	ldmdavs	r0!, {r4, r6, r8, ip, sp, pc}
    4dec:	andcc	lr, r5, #208, 18	; 0x340000
    4df0:			; <UNDEFINED> instruction: 0xf0804293
    4df4:	ldfnep	f0, [sl], {241}	; 0xf1
    4df8:	eorcs	r6, ip, #-2147483632	; 0x80000010
    4dfc:	stmdavs	r8!, {r1, r3, r4, ip, sp, lr}^
    4e00:			; <UNDEFINED> instruction: 0xff5ef7ff
    4e04:	blvc	aa3bb8 <__bss_end__@@Base+0xa81364>
    4e08:			; <UNDEFINED> instruction: 0xf0002b7b
    4e0c:	andcc	r8, r0, #174	; 0xae
    4e10:	andcs	fp, r1, #24, 30	; 0x60
    4e14:	ldmib	r0, {r4, r5, fp, sp, lr}^
    4e18:	bcs	11e34 <version_etc_copyright@@Base+0xb9c>
    4e1c:	addshi	pc, r2, r0, asr #32
    4e20:	bcs	1eed0 <version_etc_copyright@@Base+0xdc38>
    4e24:	addshi	pc, ip, r0
    4e28:	vqsub.s8	d20, d16, d12
    4e2c:	ldfnep	f0, [sl], {203}	; 0xcb
    4e30:	eorcs	r6, r0, #-2147483632	; 0x80000010
    4e34:	ldmdavs	r0!, {r1, r3, r4, ip, sp, lr}
    4e38:	strcc	lr, [r5], #-2512	; 0xfffff630
    4e3c:	addsmi	r7, ip, #107520	; 0x1a400
    4e40:	mrrcne	15, 8, fp, sl, cr2
    4e44:	andsvc	r6, r9, r2, asr #2
    4e48:	bichi	pc, r3, r0, asr #4
    4e4c:	blcc	8e3c00 <__bss_end__@@Base+0x8c13ac>
    4e50:	vpadd.i8	q1, q0, q5
    4e54:	ldm	pc, {r8, r9, pc}^	; <UNPREDICTABLE>
    4e58:	tsteq	r2, #19	; <UNPREDICTABLE>
    4e5c:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e60:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e64:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e68:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e6c:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e70:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e74:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e78:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e7c:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e80:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e84:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e88:	rscseq	r0, lr, #199	; 0xc7
    4e8c:	ldrsheq	r0, [pc], #-46	; <UNPREDICTABLE>
    4e90:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e94:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e98:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4e9c:	rscseq	r0, lr, #95	; 0x5f
    4ea0:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
    4ea4:	rscseq	r0, lr, #95	; 0x5f
    4ea8:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4eac:	rscseq	r0, lr, #91	; 0x5b
    4eb0:	rscseq	r0, lr, #95	; 0x5f
    4eb4:	subseq	r0, fp, pc, asr r0
    4eb8:	rscseq	r0, lr, #-2147483616	; 0x80000020
    4ebc:	rscseq	r0, lr, #-2147483611	; 0x80000025
    4ec0:	strdeq	r0, [ip], lr
    4ec4:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4ec8:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4ecc:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4ed0:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4ed4:	ldrshteq	r0, [sp], lr
    4ed8:	umlalseq	r0, sp, r6, r1
    4edc:	addseq	r0, r5, pc, asr r0
    4ee0:	ldrsheq	r0, [pc], #-46	; <UNPREDICTABLE>
    4ee4:	adcseq	r0, sp, pc, asr r0
    4ee8:	rscseq	r0, lr, #-536870897	; 0xe000000f
    4eec:	rscseq	r0, lr, #91	; 0x5b
    4ef0:	rscseq	r0, lr, #95	; 0x5f
    4ef4:	subseq	r0, fp, pc, asr r0
    4ef8:	tsteq	r9, sl, lsr #1
    4efc:	rscseq	r0, lr, #-2147483611	; 0x80000025
    4f00:	addeq	r0, ip, r8, lsl #6
    4f04:	sbcseq	r0, r2, pc, asr r0
    4f08:	subseq	r0, pc, pc, asr r0	; <UNPREDICTABLE>
    4f0c:	ldrsheq	r0, [pc], #-46	; <UNPREDICTABLE>
    4f10:	mrrcne	9, 2, r6, r4, cr10	; <UNPREDICTABLE>
    4f14:	msrhi	SPSR_sc, r0, asr #32
    4f18:	ldmib	r0, {r4, r5, fp, sp, lr}^
    4f1c:	addsmi	r3, r3, #1342177280	; 0x50000000
    4f20:	mrrcne	15, 3, fp, r9, cr15
    4f24:	andcs	r6, sl, #1073741840	; 0x40000010
    4f28:			; <UNDEFINED> instruction: 0xf080701a
    4f2c:	blvc	1ae5450 <__bss_end__@@Base+0x1ac2bfc>
    4f30:	tstle	r5, fp, ror fp
    4f34:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4f38:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    4f3c:	andsvs	r3, r3, r1, lsl #6
    4f40:	svchi	0x00f8e8bd
    4f44:	vqsub.s8	d20, d16, d12
    4f48:	ldfnep	f0, [sl], {121}	; 0x79
    4f4c:	eorcs	r6, r1, #-2147483632	; 0x80000010
    4f50:	ldmdavs	r0!, {r1, r3, r4, ip, sp, lr}
    4f54:	ldmib	r0, {r1, r3, r5, fp, sp, lr}^
    4f58:	bcs	11f74 <version_etc_copyright@@Base+0xcdc>
    4f5c:	svcge	0x0064f47f
    4f60:	bcs	1f110 <version_etc_copyright@@Base+0xde78>
    4f64:	svcge	0x0060f47f
    4f68:	blx	fecbed10 <__bss_end__@@Base+0xfec9c4bc>
    4f6c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    4f70:	stmdbvs	r8!, {r4, r6, r8, r9, sl, sp, lr, pc}
    4f74:	sbcle	r2, pc, r0, lsl #16
    4f78:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
    4f7c:	ldmib	r0, {r4, r5, fp, sp, lr}^
    4f80:	strb	r3, [ip, r5, lsl #4]
    4f84:	ldmib	r0, {r4, r5, fp, sp, lr}^
    4f88:	addsmi	r3, r3, #1342177280	; 0x50000000
    4f8c:	mrrcne	15, 3, fp, sl, cr15
    4f90:	eorcs	r6, r0, #-2147483632	; 0x80000010
    4f94:			; <UNDEFINED> instruction: 0xf080701a
    4f98:	ldmdavs	r3!, {r0, r1, r4, r9, pc}
    4f9c:	stmdbvs	sl!, {r0, r8, sp}^
    4fa0:			; <UNDEFINED> instruction: 0xf7fc6928
    4fa4:	ldmdavs	r0!, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4fa8:	andcc	lr, r5, #208, 18	; 0x340000
    4fac:	ldmdavs	r0!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4fb0:	andcc	lr, r5, #208, 18	; 0x340000
    4fb4:	svclt	0x003f4293
    4fb8:	cmpvs	r2, sl, asr ip
    4fbc:	andsvc	r2, sl, r0, lsr #4
    4fc0:	mvnshi	pc, r0, lsl #1
    4fc4:	stmdbvs	r8!, {r0, r4, r5, fp, sp, lr}
    4fc8:	svc	0x0060f7fc
    4fcc:	ldmib	r0, {r4, r5, fp, sp, lr}^
    4fd0:	str	r3, [r4, r5, lsl #4]!
    4fd4:	subscs	r6, ip, r1, lsr r8
    4fd8:	svc	0x00d0f7fc
    4fdc:	bcs	1f58c <version_etc_copyright@@Base+0xe2f4>
    4fe0:	ldmdavs	r3!, {r1, r3, r4, r7, ip, lr, pc}
    4fe4:	ldrb	r2, [fp, r1, lsl #2]
    4fe8:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4fec:	stmdbvs	sl!, {r0, sp}
    4ff0:			; <UNDEFINED> instruction: 0xf7fd4479
    4ff4:	ldmdavs	r0!, {r2, r3, r4, r8, fp, sp, lr, pc}
    4ff8:	andcc	lr, r5, #208, 18	; 0x340000
    4ffc:			; <UNDEFINED> instruction: 0xf8dfe78f
    5000:	ldmdavs	r0!, {r4, r5, r7, sl, ip, sp}
    5004:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5008:	andcc	lr, r5, #208, 18	; 0x340000
    500c:	stmdbcs	r1, {r0, r3, fp, sp, lr}
    5010:	rschi	pc, sl, r0, asr #6
    5014:	svclt	0x0081429a
    5018:	cmpvs	r2, sl, asr ip
    501c:	andsvc	r2, sl, pc, lsr #4
    5020:	mvnhi	pc, r0, asr #4
    5024:	strcs	r6, [r8], #-2347	; 0xfffff6d5
    5028:	teqlt	r8, r8, lsl r8
    502c:			; <UNDEFINED> instruction: 0xf7fc6831
    5030:	stmdbvs	fp!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    5034:	strcc	r5, [r8], #-2328	; 0xfffff6e8
    5038:	mvnsle	r2, r0, lsl #16
    503c:	ldmib	r0, {r4, r5, fp, sp, lr}^
    5040:	addsmi	r3, r3, #1342177280	; 0x50000000
    5044:	mrrcne	15, 3, fp, sl, cr15
    5048:	eorcs	r6, pc, #-2147483632	; 0x80000010
    504c:			; <UNDEFINED> instruction: 0xf080701a
    5050:	stmdbvs	fp!, {r1, r3, r6, r7, r8, pc}
    5054:	ldmdavs	sl, {r3, sl, sp}
    5058:	strtmi	fp, [r3], #-338	; 0xfffffeae
    505c:			; <UNDEFINED> instruction: 0xf8536831
    5060:			; <UNDEFINED> instruction: 0xf7fc0c04
    5064:	stmdbvs	fp!, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    5068:	strcc	r5, [r8], #-2330	; 0xfffff6e6
    506c:	mvnsle	r2, r0, lsl #20
    5070:	ldmib	r0, {r4, r5, fp, sp, lr}^
    5074:	addsmi	r3, r3, #1342177280	; 0x50000000
    5078:			; <UNDEFINED> instruction: 0x81aaf080
    507c:	cmpvs	r2, sl, asr ip
    5080:	andsvc	r2, sl, pc, lsr #4
    5084:	ldmib	r0, {r4, r5, fp, sp, lr}^
    5088:	strb	r3, [r8, -r5, lsl #4]
    508c:			; <UNDEFINED> instruction: 0x8010f8d5
    5090:	svceq	0x0000f1b8
    5094:	svcge	0x0040f43f
    5098:	ldrdeq	pc, [r0], -r8
    509c:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
    50a0:	ldrdmi	pc, [r4], -r8
    50a4:			; <UNDEFINED> instruction: 0xf0002c00
    50a8:			; <UNDEFINED> instruction: 0xf8df80d0
    50ac:	strcs	r9, [r0, -r8, lsl #8]
    50b0:	bleq	1b411f4 <__bss_end__@@Base+0x1b1e9a0>
    50b4:	beq	1d811f8 <__bss_end__@@Base+0x1d5e9a4>
    50b8:	strd	r4, [r6], -r9	; <UNPREDICTABLE>
    50bc:	ldmib	r0, {r4, r5, fp, sp, lr}^
    50c0:	addsmi	r3, r3, #1342177280	; 0x50000000
    50c4:	cmnhi	r3, r0, lsl #1	; <UNPREDICTABLE>
    50c8:	cmpvs	r2, sl, asr ip
    50cc:	andsvc	r2, sl, r5, asr #4
    50d0:	stmdavs	r2!, {r0, r1, r2, r5, r6, r7, fp, sp, lr}^
    50d4:	ldmdavs	r3!, {r1, r5, r8, ip, sp, pc}
    50d8:	stmdavs	r0!, {r0, r8, sp}
    50dc:	svc	0x0042f7fc
    50e0:	mrrcne	8, 10, r6, r0, cr2
    50e4:	bcs	39120 <__bss_end__@@Base+0x168cc>
    50e8:	adchi	pc, r3, r0, asr #32
    50ec:	ldmib	r0, {r4, r5, fp, sp, lr}^
    50f0:	addsmi	r3, r3, #1342177280	; 0x50000000
    50f4:	mrrcne	15, 3, fp, sl, cr15
    50f8:	eorcs	r6, r6, #-2147483632	; 0x80000010
    50fc:			; <UNDEFINED> instruction: 0xf080701a
    5100:	stmdbvs	r4!, {r1, r4, r6, r8, pc}
    5104:			; <UNDEFINED> instruction: 0xf0002c00
    5108:	stmiavs	r3!, {r5, r7, pc}^
    510c:	strhtle	r4, [r0], #43	; 0x2b
    5110:	ldmib	r0, {r4, r5, fp, sp, lr}^
    5114:	addsmi	r3, r3, #1342177280	; 0x50000000
    5118:	mrrcne	15, 3, fp, sl, cr15
    511c:	subscs	r6, ip, #-2147483632	; 0x80000010
    5120:			; <UNDEFINED> instruction: 0xf080701a
    5124:	stmiavs	r7!, {r0, r1, r3, r5, r8, pc}^
    5128:	sbcle	r2, r7, r0, lsl #30
    512c:			; <UNDEFINED> instruction: 0xf0002f01
    5130:	svccs	0x000280e2
    5134:	tsthi	r7, r0	; <UNPREDICTABLE>
    5138:	movweq	pc, #49159	; 0xc007	; <UNPREDICTABLE>
    513c:			; <UNDEFINED> instruction: 0xf0002b04
    5140:	blcs	2255cc <__bss_end__@@Base+0x202d78>
    5144:	ldmdavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}
    5148:	andcc	lr, r5, #208, 18	; 0x340000
    514c:			; <UNDEFINED> instruction: 0xf0804293
    5150:	ldfnep	f0, [sl], {125}	; 0x7d
    5154:			; <UNDEFINED> instruction: 0xf8836142
    5158:	stmiavs	r7!, {ip, sp, pc}^
    515c:	ldmdavs	r0!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5160:	andcc	lr, r5, #208, 18	; 0x340000
    5164:	svclt	0x003f4293
    5168:	cmpvs	r2, sl, asr ip
    516c:	andsvc	r2, sl, r0, lsr #4
    5170:	smlawbhi	sl, r0, r0, pc	; <UNPREDICTABLE>
    5174:	ldmdavs	r1!, {r0, r1, r3, r5, r8, fp, sp, lr}
    5178:			; <UNDEFINED> instruction: 0xf7fc6818
    517c:	ldmdavs	r0!, {r3, r7, r9, sl, fp, sp, lr, pc}
    5180:	andcc	lr, r5, #208, 18	; 0x340000
    5184:	stmdbvs	fp!, {r0, r1, r3, r6, r7, r9, sl, sp, lr, pc}
    5188:	ldrdcs	pc, [r8], -r8
    518c:			; <UNDEFINED> instruction: 0xf4bf4293
    5190:			; <UNDEFINED> instruction: 0xf8d8aec3
    5194:	tstcs	r8, r0
    5198:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    519c:	bcs	1f60c <version_etc_copyright@@Base+0xe374>
    51a0:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {1}
    51a4:	ldrbtmi	r4, [r9], #-2500	; 0xfffff63c
    51a8:			; <UNDEFINED> instruction: 0xf7fd2001
    51ac:	ldmdavs	r0!, {r6, fp, sp, lr, pc}
    51b0:	andcc	lr, r5, #208, 18	; 0x340000
    51b4:			; <UNDEFINED> instruction: 0xf859e6b3
    51b8:	ldr	r6, [r1], -r3
    51bc:			; <UNDEFINED> instruction: 0xf7fd210a
    51c0:	ldrt	lr, [r4], r4, ror #16
    51c4:			; <UNDEFINED> instruction: 0xf7fd2120
    51c8:	ldmdavs	r0!, {r5, r6, fp, sp, lr, pc}
    51cc:	strcc	lr, [r5], #-2512	; 0xfffff630
    51d0:			; <UNDEFINED> instruction: 0xf7fde634
    51d4:			; <UNDEFINED> instruction: 0xe639e85a
    51d8:			; <UNDEFINED> instruction: 0xf7fd212c
    51dc:	stmdavs	r8!, {r1, r2, r4, r6, fp, sp, lr, pc}^
    51e0:	ldmibmi	r6!, {r1, r2, r3, r9, sl, sp, lr, pc}
    51e4:			; <UNDEFINED> instruction: 0xe7df4479
    51e8:	svclt	0x0081429a
    51ec:	cmpvs	r2, sl, asr ip
    51f0:	andsvc	r2, sl, pc, lsr #4
    51f4:	tsthi	r7, r0, asr #4	; <UNPREDICTABLE>
    51f8:	strcs	r6, [r0], #-2096	; 0xfffff7d0
    51fc:			; <UNDEFINED> instruction: 0x2705e9d0
    5200:	mrrcne	0, 0, lr, r1, cr9
    5204:	andsvc	r6, r3, r1, asr #2
    5208:	ldmib	r0, {r4, r5, fp, sp, lr}^
    520c:	strcc	r2, [r1], #-1797	; 0xfffff8fb
    5210:	svcvc	0x0080f5b4
    5214:	stmdbvs	r9!, {r1, r3, r4, r5, r6, ip, lr, pc}
    5218:	sfmpl	f3, 1, [r9, #-908]	; 0xfffffc74
    521c:	smlalsle	r4, r6, r9, r2
    5220:	mvnle	r4, #-1610612725	; 0xa000000b
    5224:			; <UNDEFINED> instruction: 0xf7fd4621
    5228:	ldmdavs	r0!, {r4, r5, fp, sp, lr, pc}
    522c:			; <UNDEFINED> instruction: 0x2705e9d0
    5230:	strbmi	lr, [r9], -sp, ror #15
    5234:			; <UNDEFINED> instruction: 0xf7fc2001
    5238:			; <UNDEFINED> instruction: 0xe762effa
    523c:			; <UNDEFINED> instruction: 0xf7fd2121
    5240:	ldmdavs	r0!, {r2, r5, fp, sp, lr, pc}
    5244:	strcc	lr, [r5], #-2512	; 0xfffff630
    5248:	ldmdavs	r0!, {r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}
    524c:	andcc	lr, r5, #208, 18	; 0x340000
    5250:	svclt	0x003f4293
    5254:	cmpvs	r2, sl, asr ip
    5258:	andsvc	r2, sl, pc, lsr #4
    525c:	adcshi	pc, pc, r0, lsl #1
    5260:			; <UNDEFINED> instruction: 0xf8d82100
    5264:			; <UNDEFINED> instruction: 0xf7ff0000
    5268:			; <UNDEFINED> instruction: 0xf898fbe7
    526c:	bfieq	r3, r0, #0, #26
    5270:	ldmdavs	r0!, {r0, r1, r3, r8, sl, ip, lr, pc}
    5274:	andcc	lr, r5, #208, 18	; 0x340000
    5278:			; <UNDEFINED> instruction: 0xf0804293
    527c:	mrrcne	0, 12, r8, sl, cr9
    5280:	rsbcs	r6, r7, #-2147483632	; 0x80000010
    5284:			; <UNDEFINED> instruction: 0xf898701a
    5288:			; <UNDEFINED> instruction: 0x071a3010
    528c:	ldmdavs	r0!, {r0, r1, r3, r8, sl, ip, lr, pc}
    5290:	andcc	lr, r5, #208, 18	; 0x340000
    5294:			; <UNDEFINED> instruction: 0xf0804293
    5298:	mrrcne	0, 12, r8, sl, cr10
    529c:	rsbcs	r6, r5, #-2147483632	; 0x80000010
    52a0:			; <UNDEFINED> instruction: 0xf898701a
    52a4:			; <UNDEFINED> instruction: 0xf0133010
    52a8:	andle	r0, sl, r6, lsl #30
    52ac:	ldmib	r0, {r4, r5, fp, sp, lr}^
    52b0:	addsmi	r3, r3, #1342177280	; 0x50000000
    52b4:	mrrcne	15, 3, fp, sl, cr15
    52b8:	rsbscs	r6, r0, #-2147483632	; 0x80000010
    52bc:			; <UNDEFINED> instruction: 0xf080701a
    52c0:			; <UNDEFINED> instruction: 0xf8d880bc
    52c4:	bcs	d2ec <pclose@plt+0xaf20>
    52c8:	ldmdavs	r0!, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
    52cc:	ldrdne	pc, [ip], -r8
    52d0:	andcc	lr, r5, #208, 18	; 0x340000
    52d4:			; <UNDEFINED> instruction: 0xf43f2900
    52d8:	addsmi	sl, r3, #544	; 0x220
    52dc:	mrrcne	15, 3, fp, sl, cr15
    52e0:	rsbscs	r6, r7, #-2147483632	; 0x80000010
    52e4:			; <UNDEFINED> instruction: 0xf080701a
    52e8:			; <UNDEFINED> instruction: 0xf8d8808b
    52ec:	stmdacs	r0, {r2, r3}
    52f0:	mcrge	4, 2, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    52f4:	ldmdavs	r0!, {r4, r9, sl, sp, lr, pc}
    52f8:	andcc	lr, r5, #208, 18	; 0x340000
    52fc:	rsbsle	r4, sl, #805306377	; 0x30000009
    5300:	cmpvs	r2, sl, asr ip
    5304:	andsvc	r2, sl, r5, asr r2
    5308:	strbt	r6, [r2], r7, ror #17
    530c:	svclt	0x00814297
    5310:	cmpvs	r3, r3, asr ip
    5314:	andsvc	r2, r3, pc, lsr #6
    5318:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r8, fp, ip, lr, pc}
    531c:	ldmib	r0, {sl, sp}^
    5320:	and	r2, r9, r5, lsl #14
    5324:	cmpvs	r3, r3, asr ip
    5328:	ldmdavs	r0!, {r0, r4, ip, sp, lr}
    532c:			; <UNDEFINED> instruction: 0x2705e9d0
    5330:			; <UNDEFINED> instruction: 0xf5b43401
    5334:	andle	r7, ip, r0, lsl #31
    5338:	rsclt	r6, r3, #671744	; 0xa4000
    533c:	addsmi	r5, r9, #576	; 0x240
    5340:	adcsmi	sp, sl, #246	; 0xf6
    5344:			; <UNDEFINED> instruction: 0xf7fcd3ee
    5348:	ldmdavs	r0!, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    534c:			; <UNDEFINED> instruction: 0x2705e9d0
    5350:	adcsmi	lr, sl, #62390272	; 0x3b80000
    5354:	lfmne	f5, 3, [r3], {60}	; 0x3c
    5358:			; <UNDEFINED> instruction: 0x232f6143
    535c:	ldmdavs	r0!, {r0, r1, r4, ip, sp, lr}
    5360:	andcc	lr, r5, #208, 18	; 0x340000
    5364:	ldmdavs	r0!, {r0, r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}
    5368:	andcc	lr, r5, #208, 18	; 0x340000
    536c:	subsle	r4, r5, #805306377	; 0x30000009
    5370:	cmpvs	r2, sl, asr ip
    5374:	andsvc	r2, sl, ip, asr #4
    5378:	strt	r6, [sl], r7, ror #17
    537c:			; <UNDEFINED> instruction: 0xf7fc215c
    5380:	ldrb	lr, [r0], r4, lsl #31
    5384:	ldmib	r0, {r4, r5, fp, sp, lr}^
    5388:	addsmi	r3, r3, #1342177280	; 0x50000000
    538c:	lfmne	f5, 3, [sl], {89}	; 0x59
    5390:			; <UNDEFINED> instruction: 0xf8836142
    5394:	stmiavs	r7!, {sp, pc}^
    5398:	stmdbmi	r9, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
    539c:	ldrbtmi	r2, [r9], #-1
    53a0:	svc	0x0044f7fc
    53a4:			; <UNDEFINED> instruction: 0x2126e791
    53a8:	svc	0x006ef7fc
    53ac:	smlaltbcs	lr, r5, r9, r6
    53b0:	svc	0x006af7fc
    53b4:	str	r6, [ip], r7, ror #17
    53b8:			; <UNDEFINED> instruction: 0xf7fc2120
    53bc:	str	lr, [r1], -r6, ror #30
    53c0:			; <UNDEFINED> instruction: 0xf7fc2120
    53c4:	strb	lr, [r8, #3938]!	; 0xf62
    53c8:			; <UNDEFINED> instruction: 0xf7fc2120
    53cc:			; <UNDEFINED> instruction: 0xe6d1ef5e
    53d0:			; <UNDEFINED> instruction: 0xf7fc212f
    53d4:	ldmdavs	r0!, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    53d8:	andcc	lr, r5, #208, 18	; 0x340000
    53dc:			; <UNDEFINED> instruction: 0x212fe59f
    53e0:	svc	0x0052f7fc
    53e4:			; <UNDEFINED> instruction: 0x212fe73c
    53e8:	svc	0x004ef7fc
    53ec:			; <UNDEFINED> instruction: 0x212fe631
    53f0:	svc	0x004af7fc
    53f4:	cmpcs	r5, r6, lsl r6
    53f8:	svc	0x0046f7fc
    53fc:	strbt	r6, [r8], -r7, ror #17
    5400:			; <UNDEFINED> instruction: 0xf7fc2177
    5404:	ldrb	lr, [r0, -r2, asr #30]!
    5408:			; <UNDEFINED> instruction: 0xf7fc212f
    540c:			; <UNDEFINED> instruction: 0xe784ef3e
    5410:			; <UNDEFINED> instruction: 0xf7fc2167
    5414:			; <UNDEFINED> instruction: 0xf898ef3a
    5418:			; <UNDEFINED> instruction: 0xe7363010
    541c:			; <UNDEFINED> instruction: 0xf7fc214c
    5420:	stmiavs	r7!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    5424:			; <UNDEFINED> instruction: 0x212fe655
    5428:	svc	0x002ef7fc
    542c:	cmncs	r5, r4, ror #13
    5430:	svc	0x002af7fc
    5434:	mulscc	r0, r8, r8
    5438:	cmncs	r0, r5, lsr r7
    543c:	svc	0x0024f7fc
    5440:	cmncs	r5, pc, lsr r7
    5444:	svc	0x0020f7fc
    5448:	strb	r6, [r2], -r7, ror #17
    544c:			; <UNDEFINED> instruction: 0xf7fc216c
    5450:	stmiavs	r7!, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    5454:	blmi	6fed50 <__bss_end__@@Base+0x6dc4fc>
    5458:	sbcvc	pc, sl, #1325400064	; 0x4f000000
    545c:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
    5460:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5464:			; <UNDEFINED> instruction: 0xf7fc4478
    5468:	blmi	6812e0 <__bss_end__@@Base+0x65ea8c>
    546c:	adcsvc	pc, pc, #1325400064	; 0x4f000000
    5470:	ldmdami	r9, {r3, r4, r8, fp, lr}
    5474:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5478:			; <UNDEFINED> instruction: 0xf7fc4478
    547c:	blmi	6012cc <__bss_end__@@Base+0x5dea78>
    5480:	eorne	pc, r3, #64, 4
    5484:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    5488:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    548c:			; <UNDEFINED> instruction: 0xf7fc4478
    5490:	svclt	0x0000ef88
    5494:	andeq	sp, r1, r4, lsl r0
    5498:	muleq	r1, r6, r3
    549c:	andeq	r0, r0, ip, lsl r2
    54a0:	andeq	fp, r0, ip, lsl #1
    54a4:	andeq	sp, r1, lr, ror #6
    54a8:	andeq	sp, r1, r0, lsl #4
    54ac:	muleq	r0, ip, fp
    54b0:	andeq	r0, r0, r8, ror #3
    54b4:			; <UNDEFINED> instruction: 0x0000adb4
    54b8:	strdeq	sl, [r0], -r2
    54bc:	andeq	sl, r0, r4, lsl #25
    54c0:	andeq	sl, r0, r2, lsr #21
    54c4:	andeq	sl, r0, r8, lsr #19
    54c8:	strdeq	sl, [r0], -r6
    54cc:	andeq	sl, r0, r0, lsl #20
    54d0:	muleq	r0, r4, r9
    54d4:	andeq	sl, r0, r2, ror #19
    54d8:	andeq	sl, r0, ip, ror #19
    54dc:	andeq	sl, r0, r0, lsl #19
    54e0:	andeq	sl, r0, lr, asr #19
    54e4:	ldrdeq	sl, [r0], -r8
    54e8:	blmi	3f1c70 <__bss_end__@@Base+0x3cf41c>
    54ec:	ldrblt	r2, [r0, #-513]!	; 0xfffffdff
    54f0:	stmdami	lr, {r2, r9, sl, lr}
    54f4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    54f8:			; <UNDEFINED> instruction: 0xf7fc601a
    54fc:	stmiavs	r3!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    5500:	strcs	fp, [r0, #-347]	; 0xfffffea5
    5504:	stmdavs	r1!, {r1, r2, r3, r5, r9, sl, lr}
    5508:	strcc	r4, [r1], -r0, lsr #12
    550c:	ldrcc	r4, [r8, #-1065]	; 0xfffffbd7
    5510:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
    5514:	adcsmi	r6, r3, #10682368	; 0xa30000
    5518:	blmi	17b8f4 <__bss_end__@@Base+0x1590a0>
    551c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    5520:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
    5524:	svclt	0x00004770
    5528:	andeq	ip, r1, r4, asr #24
    552c:	andeq	sl, r0, sl, ror r9
    5530:	andeq	ip, r1, sl, lsl ip
    5534:	ldrbmi	r2, [r0, -r0]!
    5538:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}^
    553c:	ldrbtmi	r4, [lr], #-3606	; 0xfffff1ea
    5540:	blmi	5b1d38 <__bss_end__@@Base+0x58f4e4>
    5544:	ldrbtmi	r6, [fp], #-2181	; 0xfffff77b
    5548:	mulsle	ip, r8, r2
    554c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    5550:	andcs	r4, r9, #20, 22	; 0x5000
    5554:	ldmpl	r6!, {r0, r8, sp}^
    5558:			; <UNDEFINED> instruction: 0xf7fc6833
    555c:	teqlt	r5, r4, lsl #26
    5560:			; <UNDEFINED> instruction: 0xf8144425
    5564:			; <UNDEFINED> instruction: 0xf7ff0b01
    5568:	adcmi	pc, ip, #692224	; 0xa9000
    556c:	ldmdavs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5570:	andcc	lr, r5, #208, 18	; 0x340000
    5574:	andle	r4, r9, #805306377	; 0x30000009
    5578:	andcs	r1, sl, #22784	; 0x5900
    557c:	andsvc	r6, sl, r1, asr #2
    5580:	stmdavs	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5584:	stmdami	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5588:			; <UNDEFINED> instruction: 0xe7e14478
    558c:	pop	{r1, r3, r8, sp}
    5590:			; <UNDEFINED> instruction: 0xf7fc4070
    5594:	svclt	0x0000be77
    5598:	andeq	ip, r1, r6, ror #16
    559c:	strdeq	ip, [r1], -r6
    55a0:	andeq	sl, r0, lr, lsr r9
    55a4:	andeq	r0, r0, ip, lsl r2
    55a8:	strdeq	sl, [r0], -r8
    55ac:	ldrblt	r6, [r0, #-2243]!	; 0xfffff73d
    55b0:	strmi	r4, [lr], -r4, lsl #12
    55b4:	ldrdeq	lr, [r0, -r0]
    55b8:	bne	34572c <__bss_end__@@Base+0x322ed8>
    55bc:	tstle	r2, #-1342177270	; 0xb000000a
    55c0:	svclt	0x0092429e
    55c4:	rscvs	r6, r6, r3, ror #1
    55c8:	blcs	c56e9c <__bss_end__@@Base+0xc34648>
    55cc:	mrrcne	15, 8, fp, r9, cr15
    55d0:	teqcs	r3, r2, lsr r3
    55d4:	stmdane	r9!, {r0, r1, r5, r6, r7, sp, lr}^
    55d8:			; <UNDEFINED> instruction: 0xf009d414
    55dc:	strmi	pc, [r5], #-2809	; 0xfffff507
    55e0:	streq	lr, [r0, #-2500]	; 0xfffff63c
    55e4:	stmiavs	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    55e8:	ldc	7, cr15, [r2], {252}	; 0xfc
    55ec:	movweq	lr, #2516	; 0x9d4
    55f0:	bne	6df97c <__bss_end__@@Base+0x6bd128>
    55f4:	rsbvs	r4, r0, fp, lsl #8
    55f8:	strhtvs	r4, [r3], #35	; 0x23
    55fc:	ldrsheq	sp, [fp], #-130	; 0xffffff7e
    5600:	ldrb	r2, [sp, r0, lsl #10]
    5604:	blx	fe4c1632 <__bss_end__@@Base+0xfe49edde>
    5608:	tstcs	r4, r8, lsl #10
    560c:			; <UNDEFINED> instruction: 0xf0092001
    5610:	andcs	pc, r0, #101376	; 0x18c00
    5614:	stmdami	r8, {r0, r1, r9, sl, lr}
    5618:	andcs	lr, r0, #3194880	; 0x30c000
    561c:	stmib	r3, {r3, r4, r5, r6, sl, lr}^
    5620:	ldrvc	r2, [sl], #-514	; 0xfffffdfe
    5624:	smlawtlt	r9, r1, r9, r6
    5628:	bmi	11d95c <__bss_end__@@Base+0xfb108>
    562c:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    5630:	stflts	f6, [r8, #-844]	; 0xfffffcb4
    5634:	ldrb	r6, [r8, r3, lsl #4]!
    5638:	andeq	ip, r1, r0, lsr #22
    563c:	andeq	ip, r1, lr, lsl #22
    5640:	svcmi	0x00f0e92d
    5644:	stclmi	6, cr4, [r3, #48]	; 0x30
    5648:	bmi	ff0cda50 <__bss_end__@@Base+0xff0ab1fc>
    564c:	ldrbtmi	fp, [sp], #-137	; 0xffffff77
    5650:	strmi	r4, [r6], -r2, asr #23
    5654:	ldrbtmi	r5, [fp], #-2223	; 0xfffff751
    5658:	sbcsvs	r6, r9, #160, 2	; 0x28
    565c:	ldmdavs	sl!, {r0, r1, fp, ip, sp, lr}
    5660:	andls	r2, r7, #46080	; 0xb400
    5664:	blmi	fefb985c <__bss_end__@@Base+0xfef97008>
    5668:	ldmdavc	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    566c:			; <UNDEFINED> instruction: 0xf0402b00
    5670:	blmi	fef258a8 <__bss_end__@@Base+0xfef03054>
    5674:	ldrtmi	r2, [r0], -r0, lsl #4
    5678:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    567c:	cdp2	0, 4, cr15, cr14, cr2, {0}
    5680:	addeq	pc, r8, r4, asr #17
    5684:			; <UNDEFINED> instruction: 0xf0002800
    5688:	blmi	fede5a68 <__bss_end__@@Base+0xfedc3214>
    568c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5690:	ldrbtmi	r4, [sl], #-2742	; 0xfffff54a
    5694:	blcs	1db24 <version_etc_copyright@@Base+0xc88c>
    5698:	stmibvs	r0!, {r1, r4, r6, ip, lr, pc}
    569c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    56a0:	andshi	pc, r4, sp, asr #17
    56a4:	blx	e416d2 <__bss_end__@@Base+0xe1ee7e>
    56a8:	strmi	r2, [r6], -pc, lsr #2
    56ac:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    56b0:			; <UNDEFINED> instruction: 0xf0002800
    56b4:			; <UNDEFINED> instruction: 0xf8808105
    56b8:			; <UNDEFINED> instruction: 0xf8d48000
    56bc:			; <UNDEFINED> instruction: 0xf7fc0088
    56c0:			; <UNDEFINED> instruction: 0xf7fcedbc
    56c4:			; <UNDEFINED> instruction: 0x4680ee3e
    56c8:			; <UNDEFINED> instruction: 0xf0402800
    56cc:			; <UNDEFINED> instruction: 0xf8d48120
    56d0:			; <UNDEFINED> instruction: 0xf7fc0088
    56d4:			; <UNDEFINED> instruction: 0xf104edb2
    56d8:	strmi	r0, [r1], -r0, lsr #4
    56dc:			; <UNDEFINED> instruction: 0xf7fc2003
    56e0:	blvs	900968 <__bss_end__@@Base+0x8de114>
    56e4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    56e8:	svcmi	0x0000f5b3
    56ec:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    56f0:	bl	ffc436e8 <__bss_end__@@Base+0xffc20e94>
    56f4:	ldmdbeq	r4, {r2, r8, ip, sp, lr, pc}
    56f8:	mcrrle	8, 0, r2, fp, cr0
    56fc:			; <UNDEFINED> instruction: 0x46314b9c
    5700:			; <UNDEFINED> instruction: 0x46484a9c
    5704:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    5708:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, sl, fp, lr}
    570c:			; <UNDEFINED> instruction: 0xf002447d
    5710:	strtvs	pc, [r8], #3655	; 0xe47
    5714:			; <UNDEFINED> instruction: 0xf0026960
    5718:	ldrtmi	pc, [r0], -r5, ror #25	; <UNPREDICTABLE>
    571c:	subhi	pc, r4, r5, lsl #17
    5720:	bl	fffc3718 <__bss_end__@@Base+0xfffa0ec4>
    5724:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
    5728:	stmdacs	r0, {r3, r4, r7, sl, fp, sp, lr}
    572c:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    5730:	ldmdavs	fp!, {r0, r1, r2, r9, fp, ip, pc}
    5734:			; <UNDEFINED> instruction: 0xf040429a
    5738:	andlt	r8, r9, r8, ror #1
    573c:	svchi	0x00f0e8bd
    5740:	ldrdeq	pc, [r8], r4
    5744:	bmi	fe3b1bec <__bss_end__@@Base+0xfe38f398>
    5748:	ldmdavc	r2, {r1, r3, r5, r7, fp, ip, lr}
    574c:			; <UNDEFINED> instruction: 0xf0402a00
    5750:	blmi	fe32598c <__bss_end__@@Base+0xfe303138>
    5754:	stmiapl	fp!, {r2, r3, r7, r9, fp, lr}^
    5758:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    575c:			; <UNDEFINED> instruction: 0xe7e76493
    5760:	blcs	23874 <__bss_end__@@Base+0x1020>
    5764:	svcge	0x007ff47f
    5768:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    576c:	bcs	1f7dc <version_etc_copyright@@Base+0xe544>
    5770:	svcge	0x0079f47f
    5774:	movwls	r4, #10885	; 0x2a85
    5778:	ldmdavs	r0!, {r1, r2, r3, r5, r7, fp, ip, lr}
    577c:	stc	7, cr15, [r2, #1008]!	; 0x3f0
    5780:	blls	9f850 <__bss_end__@@Base+0x7cffc>
    5784:	addcs	pc, r8, r4, asr #17
    5788:	ldrtmi	lr, [r0], -r1, lsl #15
    578c:			; <UNDEFINED> instruction: 0xff60f002
    5790:	strb	r6, [lr, -r0, lsr #3]!
    5794:	stmibvs	r0!, {r1, r2, r8, fp, sp, pc}
    5798:	blx	5417c6 <__bss_end__@@Base+0x51ef72>
    579c:	teqle	r9, r1
    57a0:	ldc	7, cr15, [sl, #-1008]	; 0xfffffc10
    57a4:	strmi	r6, [r2], r3, lsl #16
    57a8:	andsle	r2, sp, r6, lsr #22
    57ac:			; <UNDEFINED> instruction: 0x46404b78
    57b0:	andcs	r4, r5, #120, 18	; 0x1e0000
    57b4:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    57b8:	ldrdhi	pc, [r0], -r3
    57bc:	bl	ff9437b4 <__bss_end__@@Base+0xff920f60>
    57c0:	blmi	1d5fe50 <__bss_end__@@Base+0x1d3d5fc>
    57c4:	stmiapl	fp!, {r1, r9, ip, pc}^
    57c8:			; <UNDEFINED> instruction: 0xf8da4683
    57cc:			; <UNDEFINED> instruction: 0xf8d30000
    57d0:			; <UNDEFINED> instruction: 0xf7fca000
    57d4:	bls	c0a14 <__bss_end__@@Base+0x9e1c0>
    57d8:	ldrbmi	r2, [r3], -r1, lsl #2
    57dc:	ldrbmi	r9, [sl], -r0, lsl #4
    57e0:	strbmi	r9, [r0], -r1
    57e4:	ldc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    57e8:	ldrtmi	r4, [r1], -r1, ror #22
    57ec:	strbmi	r4, [r8], -fp, ror #20
    57f0:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    57f4:	ldmdavs	fp, {r1, r3, r5, r6, r8, sl, fp, lr}
    57f8:			; <UNDEFINED> instruction: 0xf002447d
    57fc:	strtvs	pc, [r8], #3537	; 0xdd1
    5800:			; <UNDEFINED> instruction: 0xf0026960
    5804:	ldrtmi	pc, [r0], -pc, ror #24	; <UNPREDICTABLE>
    5808:			; <UNDEFINED> instruction: 0xf8852300
    580c:			; <UNDEFINED> instruction: 0xf7fc3044
    5810:	str	lr, [r7, r8, lsl #23]
    5814:			; <UNDEFINED> instruction: 0xf7fca805
    5818:			; <UNDEFINED> instruction: 0x4682ed7a
    581c:			; <UNDEFINED> instruction: 0xf7fc9806
    5820:	stmdacs	r0, {r3, r6, r7, sl, fp, sp, lr, pc}
    5824:	stmdals	r6, {r0, r4, r6, r8, r9, fp, ip, lr, pc}
    5828:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    582c:	bmi	1758574 <__bss_end__@@Base+0x1735d20>
    5830:			; <UNDEFINED> instruction: 0x46484631
    5834:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    5838:	ldmdavs	fp, {r0, r1, r3, r4, r6, r8, sl, fp, lr}
    583c:			; <UNDEFINED> instruction: 0xf002447d
    5840:	strtvs	pc, [r8], #3503	; 0xdaf
    5844:			; <UNDEFINED> instruction: 0xf0026960
    5848:	ldrtmi	pc, [r0], -sp, asr #24	; <UNPREDICTABLE>
    584c:			; <UNDEFINED> instruction: 0xf8852300
    5850:			; <UNDEFINED> instruction: 0xf7fc3044
    5854:			; <UNDEFINED> instruction: 0xf1baeb66
    5858:			; <UNDEFINED> instruction: 0xf6ff0f00
    585c:	stmdals	r5, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}
    5860:	stc	7, cr15, [r6], #1008	; 0x3f0
    5864:			; <UNDEFINED> instruction: 0xf7fc9805
    5868:	ldrb	lr, [fp, -r0, asr #26]
    586c:	andcs	r4, r2, #26214400	; 0x1900000
    5870:	stcl	7, cr15, [r6], {252}	; 0xfc
    5874:	andls	lr, r2, sp, ror #14
    5878:	stc	7, cr15, [lr], #1008	; 0x3f0
    587c:			; <UNDEFINED> instruction: 0xf7fc6800
    5880:			; <UNDEFINED> instruction: 0xf8dfec38
    5884:	blls	b5cbc <__bss_end__@@Base+0x93468>
    5888:	stmdbmi	r8, {r0, r2, r9, sp}^
    588c:	sxtab16mi	r4, r0, r9, ror #8
    5890:			; <UNDEFINED> instruction: 0xf8554618
    5894:			; <UNDEFINED> instruction: 0xf8d3300c
    5898:			; <UNDEFINED> instruction: 0xf7fc9000
    589c:	blmi	fc067c <__bss_end__@@Base+0xf9de28>
    58a0:	stmiapl	fp!, {r0, r8, sp}^
    58a4:	stmdavs	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    58a8:			; <UNDEFINED> instruction: 0x4602681b
    58ac:			; <UNDEFINED> instruction: 0xf7fc4648
    58b0:	stmdavs	r3!, {r1, r4, r6, r7, sl, fp, sp, lr, pc}^
    58b4:	movwcc	r4, #6718	; 0x1a3e
    58b8:	ldrbtmi	r6, [sl], #-99	; 0xffffff9d
    58bc:	ldr	r6, [r7, -r2, lsr #2]!
    58c0:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
    58c4:	eorshi	r8, r3, fp, lsl r8
    58c8:	blmi	c7f4ac <__bss_end__@@Base+0xc5cc58>
    58cc:	ldmdbmi	sl!, {r6, r9, sl, lr}
    58d0:	stmiapl	fp!, {r0, r2, r9, sp}^
    58d4:			; <UNDEFINED> instruction: 0xf8d34479
    58d8:			; <UNDEFINED> instruction: 0xf7fc8000
    58dc:	bls	1c063c <__bss_end__@@Base+0x19dde8>
    58e0:	andls	r4, r3, #46080	; 0xb400
    58e4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    58e8:	strmi	r9, [r3], r2, lsl #6
    58ec:	ldcl	7, cr15, [r4], #-1008	; 0xfffffc10
    58f0:			; <UNDEFINED> instruction: 0xf7fc6800
    58f4:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    58f8:	tstcs	r1, r2, lsl #4
    58fc:	ldrbmi	r9, [sl], -r0, lsl #4
    5900:	strbmi	r9, [r0], -r1
    5904:	stc	7, cr15, [r6], #1008	; 0x3f0
    5908:			; <UNDEFINED> instruction: 0xf7fce78d
    590c:	stmdbmi	fp!, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
    5910:	andcs	r2, r0, r5, lsl #4
    5914:			; <UNDEFINED> instruction: 0xf7fc4479
    5918:	stmibvs	r1!, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    591c:	ldc2l	0, cr15, [ip], #-8
    5920:	strbmi	r4, [r0], -r7, lsr #18
    5924:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5928:	bl	bc3920 <__bss_end__@@Base+0xba10cc>
    592c:			; <UNDEFINED> instruction: 0xf00269a1
    5930:	stmdbmi	r4!, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    5934:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5938:	bl	9c3930 <__bss_end__@@Base+0x9a10dc>
    593c:			; <UNDEFINED> instruction: 0xf7fc4605
    5940:	stmdbvs	r4!, {r2, r3, r6, sl, fp, sp, lr, pc}^
    5944:			; <UNDEFINED> instruction: 0xf7fc6800
    5948:			; <UNDEFINED> instruction: 0x4621ebd4
    594c:	strtmi	r4, [r8], -r2, lsl #12
    5950:	stc2l	0, cr15, [r2], #-8
    5954:	andeq	ip, r1, r6, asr r7
    5958:	ldrdeq	r0, [r0], -ip
    595c:	andeq	ip, r1, r6, ror #21
    5960:	andeq	r0, r0, r4, lsr #4
    5964:	andeq	r0, r0, r0, ror #3
    5968:	andeq	r0, r0, ip, lsl #4
    596c:	andeq	r0, r0, r7, lsl #11
    5970:	andeq	r0, r0, r0, asr r2
    5974:	andeq	fp, r0, lr, ror r2
    5978:	andeq	ip, r1, r0, lsr sl
    597c:	andeq	ip, r1, r6, lsl sl
    5980:	andeq	r0, r0, r4, lsl #4
    5984:	andeq	r0, r0, ip, lsl r2
    5988:	andeq	ip, r1, r4, ror #19
    598c:	andeq	r0, r0, r0, lsl r2
    5990:	strdeq	r0, [r0], -ip
    5994:	andeq	sl, r0, sl, lsl #15
    5998:	andeq	r0, r0, r0, lsr r2
    599c:	muleq	r0, r2, r1
    59a0:	andeq	ip, r1, r4, asr #18
    59a4:	andeq	fp, r0, lr, asr #2
    59a8:	andeq	ip, r1, r0, lsl #18
    59ac:	andeq	sl, r0, ip, lsl #12
    59b0:			; <UNDEFINED> instruction: 0xfffffc77
    59b4:	andeq	sl, r0, lr, ror #11
    59b8:	andeq	sl, r0, r8, lsr #12
    59bc:	andeq	sl, r0, r0, lsr #11
    59c0:	andeq	sl, r0, lr, lsr #11
    59c4:	andeq	sl, r0, r2, asr #12
    59c8:	ldrbmi	lr, [r0, sp, lsr #18]!
    59cc:			; <UNDEFINED> instruction: 0xf8d04604
    59d0:	addlt	r0, r2, r8, lsl #1
    59d4:	bmi	11986f0 <__bss_end__@@Base+0x1175e9c>
    59d8:			; <UNDEFINED> instruction: 0x6123447b
    59dc:	stmdacs	r0, {r1, r3, r4, r5, r6, sl, lr}
    59e0:	blmi	1139ad8 <__bss_end__@@Base+0x1117284>
    59e4:	ldmdavs	r3!, {r1, r2, r4, r6, r7, fp, ip, lr}
    59e8:	eorsle	r2, sl, r0, lsl #22
    59ec:	ldrbtmi	r4, [sp], #-3394	; 0xfffff2be
    59f0:	blcs	20ca4 <version_etc_copyright@@Base+0xfa0c>
    59f4:	stmibvs	r7!, {r0, r2, r4, r5, ip, lr, pc}
    59f8:	ldc	7, cr15, [lr], {252}	; 0xfc
    59fc:	stcvs	6, cr4, [r8], #516	; 0x204
    5a00:	ldc	7, cr15, [sl], {252}	; 0xfc
    5a04:	andne	lr, lr, #212, 18	; 0x350000
    5a08:			; <UNDEFINED> instruction: 0xf7fc4680
    5a0c:	mcrrne	11, 12, lr, r3, cr12
    5a10:	blvs	979bac <__bss_end__@@Base+0x957358>
    5a14:	ldmib	r4, {r0, r3, r6, r9, sl, lr}^
    5a18:	strbmi	r2, [r3], -r5
    5a1c:			; <UNDEFINED> instruction: 0xf0029500
    5a20:			; <UNDEFINED> instruction: 0xf8d4ff69
    5a24:			; <UNDEFINED> instruction: 0xf0020088
    5a28:	blmi	d4515c <__bss_end__@@Base+0xd22908>
    5a2c:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    5a30:	stc2l	0, cr15, [r6, #8]
    5a34:	ldmdbmi	r2!, {r0, r2, r4, r5, fp, sp, lr}
    5a38:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    5a3c:	b	1443a34 <__bss_end__@@Base+0x14211e0>
    5a40:	stmdbvs	r2!, {r4, r7, r8, fp, ip, sp, pc}^
    5a44:			; <UNDEFINED> instruction: 0x46104639
    5a48:	cdp2	0, 12, cr15, cr0, cr2, {0}
    5a4c:	blx	1441a5e <__bss_end__@@Base+0x141f20a>
    5a50:			; <UNDEFINED> instruction: 0xf7fc6960
    5a54:	movwcs	lr, #2662	; 0xa66
    5a58:	addcc	pc, r8, r4, asr #17
    5a5c:	pop	{r1, ip, sp, pc}
    5a60:			; <UNDEFINED> instruction: 0xf00287f0
    5a64:	ldrb	pc, [r6, sp, lsr #27]!	; <UNPREDICTABLE>
    5a68:			; <UNDEFINED> instruction: 0xf7fc4638
    5a6c:	strmi	lr, [r0], r4, lsl #23
    5a70:			; <UNDEFINED> instruction: 0xf7fc4628
    5a74:			; <UNDEFINED> instruction: 0xf108eb80
    5a78:			; <UNDEFINED> instruction: 0x46813aff
    5a7c:	ldrbmi	lr, [r1], #0
    5a80:			; <UNDEFINED> instruction: 0x212a4628
    5a84:	bl	1f43a7c <__bss_end__@@Base+0x1f21228>
    5a88:	stmdacs	r0, {r0, r2, r6, sl, fp, ip}
    5a8c:			; <UNDEFINED> instruction: 0xf109d1f7
    5a90:			; <UNDEFINED> instruction: 0xf0090001
    5a94:	ldmdavs	r5!, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    5a98:	strmi	r4, [r6], -r1, lsl #13
    5a9c:	mrrcne	0, 0, lr, sp, cr8
    5aa0:	b	11c3a98 <__bss_end__@@Base+0x11a1244>
    5aa4:			; <UNDEFINED> instruction: 0x46504639
    5aa8:	streq	lr, [r8], -sl, lsl #22
    5aac:	b	ff743aa4 <__bss_end__@@Base+0xff721250>
    5ab0:	strtmi	r2, [r8], -sl, lsr #2
    5ab4:	bl	1943aac <__bss_end__@@Base+0x1921258>
    5ab8:	blne	1097364 <__bss_end__@@Base+0x1074b10>
    5abc:	bl	1972d0 <__bss_end__@@Base+0x174a7c>
    5ac0:	ldrtmi	r0, [r0], -r2, lsl #20
    5ac4:	mvnle	r2, r0, lsl #22
    5ac8:	b	ff3c3ac0 <__bss_end__@@Base+0xff3a126c>
    5acc:	stmdbvs	r2!, {r3, r4, r5, r9, sl, lr}^
    5ad0:			; <UNDEFINED> instruction: 0xf0024649
    5ad4:			; <UNDEFINED> instruction: 0x4648fe7b
    5ad8:	b	8c3ad0 <__bss_end__@@Base+0x8a127c>
    5adc:			; <UNDEFINED> instruction: 0x4601e7b1
    5ae0:	strbmi	r6, [r0], -r2, ror #23
    5ae4:	bl	17c3adc <__bss_end__@@Base+0x17a1288>
    5ae8:	svclt	0x0000e793
    5aec:			; <UNDEFINED> instruction: 0xfffffb59
    5af0:	andeq	ip, r1, r8, asr #7
    5af4:	andeq	r0, r0, ip, lsl #4
    5af8:	andeq	ip, r1, lr, asr #14
    5afc:	andeq	ip, r1, r0, lsl r7
    5b00:	andeq	sl, r0, r2, ror #10
    5b04:			; <UNDEFINED> instruction: 0x4604b510
    5b08:	eorvs	lr, r2, r5
    5b0c:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
    5b10:	ldrdne	pc, [r8], r4
    5b14:			; <UNDEFINED> instruction: 0x4620b959
    5b18:			; <UNDEFINED> instruction: 0xff56f7ff
    5b1c:	strtmi	r6, [r1], -r3, lsr #16
    5b20:	ldmdavs	fp, {r1, r3, r4, r8, sl, fp, ip}
    5b24:	blcs	1738c <version_etc_copyright@@Base+0x60f4>
    5b28:	andcs	sp, r1, pc, ror #3
    5b2c:	ldmib	r1, {r4, r8, sl, fp, ip, sp, pc}^
    5b30:	addsmi	r3, r3, #268435456	; 0x10000000
    5b34:	lfmne	f5, 3, [sl], {6}
    5b38:	ldmdavc	r8, {r1, r3, r6, sp, lr}
    5b3c:	bl	1043b34 <__bss_end__@@Base+0x10212e0>
    5b40:	ldclt	0, cr2, [r0, #-0]
    5b44:			; <UNDEFINED> instruction: 0xf7fc4608
    5b48:	mcrrne	11, 9, lr, r3, cr8
    5b4c:			; <UNDEFINED> instruction: 0xf8d4d0e3
    5b50:	ldrb	r1, [r3, r8, lsl #1]!
    5b54:			; <UNDEFINED> instruction: 0x4604b570
    5b58:			; <UNDEFINED> instruction: 0x46161c50
    5b5c:			; <UNDEFINED> instruction: 0xf009460d
    5b60:			; <UNDEFINED> instruction: 0x2100f8b1
    5b64:	rscvs	r2, r6, r1, lsl #6
    5b68:	andseq	pc, r4, #4, 2
    5b6c:	strtvc	r6, [r3], #-161	; 0xffffff5f
    5b70:	rsbvs	r6, r0, r0, lsr #32
    5b74:			; <UNDEFINED> instruction: 0xf105b12d
    5b78:	blgt	c67d0 <__bss_end__@@Base+0xa3f7c>
    5b7c:	subsvs	r6, r1, r0, ror #2
    5b80:	smcvs	23504	; 0x5bd0
    5b84:	ldcllt	0, cr6, [r0, #-340]!	; 0xfffffeac
    5b88:	mvnsmi	lr, #737280	; 0xb4000
    5b8c:	stmvs	r3, {r0, r2, r4, r9, sl, lr}
    5b90:	stmiavs	r2, {r0, r1, r2, r9, sl, lr}^
    5b94:	ldmdbne	ip, {r1, r2, r3, r9, sl, lr}^
    5b98:	ldrsbtls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5b9c:	ldrbtmi	r4, [r9], #674	; 0x2a2
    5ba0:	ldmdavs	r8!, {r0, r4, r5, r8, r9, ip, lr, pc}^
    5ba4:	ldrtmi	r4, [r1], -sl, lsr #12
    5ba8:			; <UNDEFINED> instruction: 0xf7fc4418
    5bac:	blmi	6802bc <__bss_end__@@Base+0x65da68>
    5bb0:			; <UNDEFINED> instruction: 0xf85960bc
    5bb4:			; <UNDEFINED> instruction: 0xf8d88003
    5bb8:	stccs	0, cr4, [r1], {-0}
    5bbc:	blmi	5bd048 <__bss_end__@@Base+0x59a7f4>
    5bc0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5bc4:	stmiblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}^
    5bc8:			; <UNDEFINED> instruction: 0x3714b1dd
    5bcc:	mul	r4, r9, r6
    5bd0:	strtmi	r1, [r6], #-2861	; 0xfffff4d3
    5bd4:			; <UNDEFINED> instruction: 0xf8d8d015
    5bd8:	stccs	0, cr4, [r1], {-0}
    5bdc:	ldrtmi	r4, [r1], -sl, lsr #12
    5be0:			; <UNDEFINED> instruction: 0xf04f463b
    5be4:	rscsle	r0, r3, r0
    5be8:			; <UNDEFINED> instruction: 0xf8fcf009
    5bec:	strmi	r1, [r4], -r3, lsl #25
    5bf0:			; <UNDEFINED> instruction: 0xf8c7bf22
    5bf4:	strcs	r9, [r1], #-0
    5bf8:	andls	pc, r4, r7, asr #17
    5bfc:	sfmcs	f5, 1, [r0], {232}	; 0xe8
    5c00:	pop	{r1, r2, r5, r6, r7, r8, ip, lr, pc}
    5c04:			; <UNDEFINED> instruction: 0x462183f8
    5c08:	ldc2l	7, cr15, [r0], {255}	; 0xff
    5c0c:			; <UNDEFINED> instruction: 0xe7c868bb
    5c10:	andeq	ip, r1, r6, lsl #4
    5c14:	andeq	r0, r0, r8, ror #3
    5c18:	andeq	r0, r0, r8, asr #3
    5c1c:	bmi	558074 <__bss_end__@@Base+0x535820>
    5c20:	ldrlt	r4, [r8, #-1145]!	; 0xfffffb87
    5c24:	stmpl	sp, {r2, r4, sl, fp, lr}
    5c28:			; <UNDEFINED> instruction: 0xf8d0447c
    5c2c:			; <UNDEFINED> instruction: 0xf1043088
    5c30:	cps	#16
    5c34:	stmdavc	sl!, {r2, r4, r6}
    5c38:	stc2l	0, cr15, [r0], #-8
    5c3c:	svclt	0x00d81e02
    5c40:	ldcle	0, cr2, [r4, #-0]
    5c44:	stmdavc	fp!, {r0, r5, r6, r8, sl, fp, sp, lr}
    5c48:			; <UNDEFINED> instruction: 0xf8101888
    5c4c:	addsmi	r0, r8, #256	; 0x100
    5c50:	svclt	0x0008480a
    5c54:	rscscc	pc, pc, #-2147483648	; 0x80000000
    5c58:	svclt	0x00184478
    5c5c:			; <UNDEFINED> instruction: 0xf1002300
    5c60:	svclt	0x00180058
    5c64:	rsbcc	pc, r8, r4, lsl #17
    5c68:			; <UNDEFINED> instruction: 0xff8ef7ff
    5c6c:	ldclt	0, cr2, [r8, #-4]!
    5c70:	andeq	ip, r1, r4, lsl #3
    5c74:	andeq	r0, r0, r8, lsl r2
    5c78:	andeq	ip, r1, r4, lsl r5
    5c7c:	andeq	ip, r1, r4, ror #9
    5c80:	ldrdne	pc, [r8], r0
    5c84:	cfldr32mi	mvfx11, [r5, #-224]	; 0xffffff20
    5c88:	cmnlt	r9, sp, ror r4
    5c8c:	ldrbeq	r6, [r2], sl, lsl #16
    5c90:	ldmib	r1, {r2, r3, sl, ip, lr, pc}^
    5c94:	addsmi	r3, r3, #268435456	; 0x10000000
    5c98:	mrrcne	15, 3, fp, sl, cr14
    5c9c:	ldmdavc	r8, {r1, r3, r6, sp, lr}
    5ca0:			; <UNDEFINED> instruction: 0xf7fcd20c
    5ca4:	movwcs	lr, #2702	; 0xa8e
    5ca8:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    5cac:	stmiapl	fp!, {r2, r3, r8, r9, fp, lr}^
    5cb0:	blcs	23d24 <__bss_end__@@Base+0x14d0>
    5cb4:	pop	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
    5cb8:			; <UNDEFINED> instruction: 0xe7234038
    5cbc:	strmi	r4, [r8], -r4, lsl #12
    5cc0:	b	ff6c3cb8 <__bss_end__@@Base+0xff6a1464>
    5cc4:	tstle	r6, r3, asr #24
    5cc8:	stmiapl	fp!, {r0, r2, r8, r9, fp, lr}^
    5ccc:	blcs	23d40 <__bss_end__@@Base+0x14ec>
    5cd0:	strtmi	sp, [r0], -sl, ror #3
    5cd4:			; <UNDEFINED> instruction: 0xf8d4e7ef
    5cd8:	strb	r1, [r2, r8, lsl #1]!
    5cdc:	andeq	ip, r1, ip, lsl r1
    5ce0:	andeq	r0, r0, ip, asr #4
    5ce4:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
    5ce8:	blcs	1b1ef8 <__bss_end__@@Base+0x18f6a4>
    5cec:	ldm	pc, {r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5cf0:	streq	pc, [r4, -r3]
    5cf4:	blcs	acd958 <__bss_end__@@Base+0xaab104>
    5cf8:	andcs	r0, r1, r3, lsr r0
    5cfc:	ldclt	0, cr11, [r0, #-8]
    5d00:	strcs	r4, [r0], #-2333	; 0xfffff6e3
    5d04:	strtmi	r6, [r3], -r0, asr #17
    5d08:	strls	r4, [r1], #-1145	; 0xfffffb87
    5d0c:	andsne	lr, r7, #3424256	; 0x344000
    5d10:			; <UNDEFINED> instruction: 0xf0019400
    5d14:	blne	45830 <__bss_end__@@Base+0x22fdc>
    5d18:	andcs	fp, r1, r8, lsl pc
    5d1c:	ldclt	0, cr11, [r0, #-8]
    5d20:	stmvs	r8, {r0, r1, r6, fp, sp, lr}
    5d24:	blx	fec0c58c <__bss_end__@@Base+0xfebe9d38>
    5d28:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    5d2c:	ldclt	0, cr11, [r0, #-8]
    5d30:	stmdavs	r3, {r1, r3, r7, fp, sp, lr}^
    5d34:	tstle	r8, #-1610612727	; 0xa0000009
    5d38:	bne	ff41ff44 <__bss_end__@@Base+0xff3fd6f0>
    5d3c:	stc2	0, cr15, [r6], {9}
    5d40:			; <UNDEFINED> instruction: 0xf081fab1
    5d44:	ldrb	r0, [r9, r0, asr #18]
    5d48:	stmvs	r8, {r0, r1, r6, fp, sp, lr}
    5d4c:	svclt	0x008c4283
    5d50:	andcs	r2, r1, r0
    5d54:	ldclt	0, cr11, [r0, #-8]
    5d58:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    5d5c:	stmdblt	r3!, {r0, r1, r3, r4, r6, r7, r9, fp, sp, lr}
    5d60:	andlt	r4, r2, r8, lsl #12
    5d64:			; <UNDEFINED> instruction: 0x4010e8bd
    5d68:	andcs	lr, r0, sl, lsl #15
    5d6c:	ldclt	0, cr11, [r0, #-8]
    5d70:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    5d74:	blx	1441d84 <__bss_end__@@Base+0x141f530>
    5d78:	andeq	ip, r1, r4, lsr r4
    5d7c:	andeq	ip, r1, r2, ror #7
    5d80:	andeq	sl, r0, lr, lsr #4
    5d84:	ldrbmi	lr, [r0, sp, lsr #18]!
    5d88:	ldcmi	6, cr4, [r6], {5}
    5d8c:	cdpmi	0, 1, cr11, cr6, cr8, {4}
    5d90:			; <UNDEFINED> instruction: 0xf8df447c
    5d94:	ldrbcc	r8, [r8], #-88	; 0xffffffa8
    5d98:			; <UNDEFINED> instruction: 0x466f447e
    5d9c:			; <UNDEFINED> instruction: 0xf85646a6
    5da0:	stcgt	0, cr8, [pc], {8}
    5da4:			; <UNDEFINED> instruction: 0x462e46bc
    5da8:	ldrdge	pc, [r0], -r8
    5dac:	stcgt	7, cr12, [pc, #-60]	; 5d78 <pclose@plt+0x39ac>
    5db0:	ldrdls	pc, [r0], -r4
    5db4:	andsge	pc, ip, sp, asr #17
    5db8:	andeq	lr, pc, lr, lsr #17
    5dbc:	andls	pc, r0, r7, asr #17
    5dc0:			; <UNDEFINED> instruction: 0x000fe8bc
    5dc4:	eorvs	r6, r7, pc, lsr #16
    5dc8:			; <UNDEFINED> instruction: 0xf8c5c60f
    5dcc:	bls	1e9dd4 <__bss_end__@@Base+0x1c7580>
    5dd0:	ldrdcc	pc, [r0], -r8
    5dd4:			; <UNDEFINED> instruction: 0xd102429a
    5dd8:	pop	{r3, ip, sp, pc}
    5ddc:			; <UNDEFINED> instruction: 0xf7fc87f0
    5de0:	svclt	0x0000e8e8
    5de4:	andeq	ip, r1, ip, lsr #7
    5de8:	andeq	ip, r1, ip
    5dec:	ldrdeq	r0, [r0], -ip
    5df0:			; <UNDEFINED> instruction: 0x460db538
    5df4:	strmi	r4, [r4], -ip, lsl #22
    5df8:	andcs	r4, r1, #12, 18	; 0x30000
    5dfc:			; <UNDEFINED> instruction: 0x4628447b
    5e00:			; <UNDEFINED> instruction: 0xf7ff5859
    5e04:	ldmib	r4, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    5e08:	strtmi	r1, [r8], -r1, lsl #4
    5e0c:			; <UNDEFINED> instruction: 0xf7ff3414
    5e10:			; <UNDEFINED> instruction: 0xf814febb
    5e14:			; <UNDEFINED> instruction: 0xf1052c04
    5e18:	strtvc	r0, [sl], #-788	; 0xfffffcec
    5e1c:	muleq	r3, r4, r8
    5e20:	andeq	lr, r3, r3, lsl #17
    5e24:	svclt	0x0000bd38
    5e28:	andeq	fp, r1, r8, lsr #31
    5e2c:	andeq	r0, r0, r8, lsl r2
    5e30:			; <UNDEFINED> instruction: 0x4605b538
    5e34:	movwcs	lr, #2513	; 0x9d1
    5e38:	stmiavs	r8, {r2, r3, r9, sl, lr}^
    5e3c:	stmiavs	r9!, {r0, r1, r3, r4, r7, r9, fp, ip}
    5e40:	rscvs	r4, r3, r3, lsl #8
    5e44:	andsle	r4, r3, #-1342177272	; 0xb0000008
    5e48:			; <UNDEFINED> instruction: 0x4610005b
    5e4c:	svclt	0x00964299
    5e50:	rscvs	r6, r1, r3, ror #1
    5e54:	ldmdbcs	r1!, {r0, r3, r4, r9, sl, lr}
    5e58:	teqcs	r2, #156, 30	; 0x270
    5e5c:			; <UNDEFINED> instruction: 0xf7fc60e3
    5e60:	stmiavs	r0!, {r5, r6, fp, sp, lr, pc}^
    5e64:			; <UNDEFINED> instruction: 0xf0083001
    5e68:	stmiavs	r9!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    5e6c:	eorvs	r4, r0, r2, lsl #12
    5e70:	ldrmi	r7, [r0], -fp, lsr #24
    5e74:	smlabtcs	r1, r4, r9, lr
    5e78:	ldmib	r5, {r2, r4, sl, ip, sp}^
    5e7c:	ldrcc	r1, [r4, #-513]	; 0xfffffdff
    5e80:	stccc	8, cr15, [r4], {4}
    5e84:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e88:	muleq	r3, r5, r8
    5e8c:	andeq	lr, r3, r4, lsl #17
    5e90:	svclt	0x0000bd38
    5e94:	svcmi	0x00f0e92d
    5e98:			; <UNDEFINED> instruction: 0xf8dfb08b
    5e9c:	strmi	fp, [r6], -r4, lsr #4
    5ea0:	strmi	r4, [ip], -r8, lsl #23
    5ea4:			; <UNDEFINED> instruction: 0xf85b44fb
    5ea8:	movwls	r3, #8195	; 0x2003
    5eac:	movwls	r6, #38939	; 0x981b
    5eb0:			; <UNDEFINED> instruction: 0xf0002a00
    5eb4:	blmi	fe126184 <__bss_end__@@Base+0xfe103930>
    5eb8:	stmmi	r4, {r0, r2, r4, r9, sl, lr}
    5ebc:	andhi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    5ec0:	ldmib	r0, {r3, r4, r5, r6, sl, lr}^
    5ec4:			; <UNDEFINED> instruction: 0xf8d8121f
    5ec8:	bne	1491ed0 <__bss_end__@@Base+0x146f67c>
    5ecc:	vqrdmulh.s<illegal width 8>	d15, d4, d3
    5ed0:			; <UNDEFINED> instruction: 0xf0c0429a
    5ed4:	blmi	1fa6150 <__bss_end__@@Base+0x1f838fc>
    5ed8:	beq	742314 <__bss_end__@@Base+0x71fac0>
    5edc:	orrcc	r4, r8, #2063597568	; 0x7b000000
    5ee0:	muleq	r3, r3, r8
    5ee4:	andeq	lr, r3, sl, lsl #17
    5ee8:	eorsle	r2, sl, r0, lsl #24
    5eec:	ldrdls	pc, [r4, #143]!	; 0x8f
    5ef0:	svcmi	0x0079ab06
    5ef4:	ldrbtmi	r9, [r9], #769	; 0x301
    5ef8:	ldrbtmi	r4, [pc], #-2936	; 5f00 <pclose@plt+0x3b34>
    5efc:	addeq	pc, r8, #-1073741823	; 0xc0000001
    5f00:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    5f04:	cmncc	r4, #201326592	; 0xc000000
    5f08:	blcc	140644 <__bss_end__@@Base+0x11ddf0>
    5f0c:	ldrdlt	pc, [r0], -r8
    5f10:	svceq	0x0001f1bb
    5f14:	ldmdavc	r0!, {r1, r2, r3, r5, r8, ip, lr, pc}
    5f18:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f1c:	svceq	0x000cf015
    5f20:	ldrmi	r4, [lr], #-1627	; 0xfffff9a5
    5f24:	streq	lr, [r3], #-2980	; 0xfffff45c
    5f28:	eorsle	r9, r8, r6
    5f2c:	ldrble	r0, [r0, #-1898]	; 0xfffff896
    5f30:	b	4c3f28 <__bss_end__@@Base+0x4a16d4>
    5f34:	streq	pc, [ip, #-53]	; 0xffffffcb
    5f38:	rsbsle	r9, lr, r6
    5f3c:	ldrdcc	pc, [r0], -r8
    5f40:	eorsle	r2, r5, r1, lsl #22
    5f44:			; <UNDEFINED> instruction: 0x46016fbb
    5f48:	bls	21f30 <getdelim@GLIBC_2.4>
    5f4c:			; <UNDEFINED> instruction: 0xf7fb4418
    5f50:	svcvs	0x00fbefb0
    5f54:	andcc	r4, r2, r3, lsl #8
    5f58:			; <UNDEFINED> instruction: 0xf08067fb
    5f5c:	stccs	0, cr8, [r0], {150}	; 0x96
    5f60:	blls	ba6b8 <__bss_end__@@Base+0x97e64>
    5f64:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    5f68:			; <UNDEFINED> instruction: 0xf040429a
    5f6c:	andlt	r8, fp, r1, lsr #1
    5f70:	svchi	0x00f0e8bd
    5f74:			; <UNDEFINED> instruction: 0x46314653
    5f78:	stmdals	r1, {r1, r5, r9, sl, lr}
    5f7c:			; <UNDEFINED> instruction: 0xff32f008
    5f80:	strmi	r1, [r3], -r1, asr #24
    5f84:			; <UNDEFINED> instruction: 0xf110d028
    5f88:	svclt	0x00180f02
    5f8c:	suble	r2, ip, r0, lsl #16
    5f90:	svceq	0x000cf015
    5f94:	ldrmi	r9, [lr], #-2054	; 0xfffff7fa
    5f98:	streq	lr, [r3], #-2980	; 0xfffff45c
    5f9c:	strbeq	sp, [fp, r6, asr #3]!
    5fa0:			; <UNDEFINED> instruction: 0xf7fcd513
    5fa4:			; <UNDEFINED> instruction: 0xf8d8e9da
    5fa8:	blcs	51fb0 <__bss_end__@@Base+0x2f75c>
    5fac:	bicle	r9, r9, r6
    5fb0:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5fb4:	tstcs	lr, #3555328	; 0x364000
    5fb8:			; <UNDEFINED> instruction: 0xf8d954d0
    5fbc:	movwcc	r3, #4220	; 0x107c
    5fc0:	rsbscc	pc, ip, r9, asr #17
    5fc4:			; <UNDEFINED> instruction: 0xd1a12c00
    5fc8:			; <UNDEFINED> instruction: 0xf7fbe7cb
    5fcc:			; <UNDEFINED> instruction: 0x9006efb8
    5fd0:			; <UNDEFINED> instruction: 0xf7fbe7b4
    5fd4:			; <UNDEFINED> instruction: 0xe7adefb4
    5fd8:	streq	pc, [ip, #-53]	; 0xffffffcb
    5fdc:	stmdami	r0, {r0, r1, r2, r8, ip, lr, pc}^
    5fe0:	ldrtmi	r4, [r1], -r2, lsr #12
    5fe4:	rsbscc	r4, r4, r8, ror r4
    5fe8:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
    5fec:			; <UNDEFINED> instruction: 0x4631e7b9
    5ff0:	stmdals	r4, {r0, r9, sp}
    5ff4:			; <UNDEFINED> instruction: 0xf7ff3c01
    5ff8:	stmdbls	r3, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5ffc:	strcc	r2, [r1], -r0, lsl #4
    6000:	addcs	pc, r8, r1, asr #17
    6004:	addcs	pc, ip, r1, asr #17
    6008:			; <UNDEFINED> instruction: 0xf47f2c00
    600c:			; <UNDEFINED> instruction: 0xe7a8af7f
    6010:	rsbscc	r4, r4, r9, lsl r4
    6014:	blx	ff2c4018 <__bss_end__@@Base+0xff2a17c4>
    6018:	ldmdami	r2!, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    601c:	ldrtmi	r4, [r1], -sl, lsl #12
    6020:	rsbscc	r4, r4, r8, ror r4
    6024:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
    6028:	stmdami	pc!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    602c:	ldrtmi	r4, [r1], -r2, lsr #12
    6030:	rsbscc	r4, r4, r8, ror r4
    6034:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
    6038:			; <UNDEFINED> instruction: 0xf8d8e793
    603c:			; <UNDEFINED> instruction: 0xf8dd3000
    6040:	blcs	72098 <__bss_end__@@Base+0x4f844>
    6044:	svcmi	0x0029d016
    6048:	ldrbtmi	r4, [pc], #-1537	; 6050 <pclose@plt+0x3c84>
    604c:	addeq	pc, r8, #-1073741823	; 0xc0000001
    6050:	tsteq	lr, #3522560	; 0x35c000
    6054:			; <UNDEFINED> instruction: 0xf7fb4418
    6058:	svcvs	0x00fbef2c
    605c:	andcc	r4, r2, r3, lsl #8
    6060:	eorle	r6, r7, #65798144	; 0x3ec0000
    6064:	strtmi	r4, [r2], -r2, lsr #16
    6068:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    606c:			; <UNDEFINED> instruction: 0xf7ff3074
    6070:	ldrb	pc, [r6, -fp, lsl #27]!	; <UNPREDICTABLE>
    6074:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6078:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    607c:	andsne	lr, lr, #3457024	; 0x34c000
    6080:	svcvs	0x00da5488
    6084:	ldrbvs	r3, [sl, r1, lsl #4]
    6088:	ldmdbmi	fp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    608c:			; <UNDEFINED> instruction: 0xf8dd2205
    6090:	andcs	fp, r0, r4, lsl r0
    6094:	ldrbtmi	r4, [r9], #-2841	; 0xfffff4e7
    6098:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    609c:			; <UNDEFINED> instruction: 0xf7fb681c
    60a0:	tstcs	r1, r4, ror pc
    60a4:	strtmi	r4, [r0], -r2, lsl #12
    60a8:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60ac:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60b0:	svc	0x007ef7fb
    60b4:			; <UNDEFINED> instruction: 0x46284912
    60b8:	andcs	r4, r5, #16, 22	; 0x4000
    60bc:			; <UNDEFINED> instruction: 0xe7eb4479
    60c0:	andeq	fp, r1, r0, lsl #30
    60c4:	ldrdeq	r0, [r0], -ip
    60c8:	andeq	r0, r0, r8, ror #3
    60cc:	andeq	ip, r1, ip, ror r2
    60d0:	andeq	ip, r1, r0, ror #4
    60d4:	andeq	ip, r1, r6, asr #4
    60d8:	andeq	ip, r1, r2, asr #4
    60dc:	andeq	ip, r1, sl, lsr r2
    60e0:	andeq	ip, r1, r8, asr r1
    60e4:	andeq	ip, r1, ip, lsl r1
    60e8:	andeq	ip, r1, ip, lsl #2
    60ec:	strdeq	ip, [r1], -r2
    60f0:	ldrdeq	ip, [r1], -r2
    60f4:	andeq	ip, r1, r2, asr #1
    60f8:	andeq	r9, r0, lr, lsr #30
    60fc:	strdeq	r0, [r0], -ip
    6100:	andeq	r9, r0, r8, lsl #30
    6104:	mvnsmi	lr, #737280	; 0xb4000
    6108:	ldcmi	0, cr11, [sl], {137}	; 0x89
    610c:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6110:	ldrbtmi	r4, [ip], #-1646	; 0xfffff992
    6114:	ldrd	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6118:	ldrbeq	pc, [r8, -r4, lsl #2]	; <UNPREDICTABLE>
    611c:			; <UNDEFINED> instruction: 0xf10444f8
    6120:			; <UNDEFINED> instruction: 0x46ec0574
    6124:			; <UNDEFINED> instruction: 0xf858cf0f
    6128:			; <UNDEFINED> instruction: 0xf104800e
    612c:			; <UNDEFINED> instruction: 0x462c0e58
    6130:	ldm	r7, {r0, r1, r2, r3, r9, sl, lr, pc}
    6134:			; <UNDEFINED> instruction: 0xf8d80007
    6138:	stm	r6, {ip, pc}
    613c:	stcgt	0, cr0, [pc, #-28]	; 6128 <pclose@plt+0x3d5c>
    6140:	andsls	pc, ip, sp, asr #17
    6144:	andeq	lr, pc, lr, lsr #17
    6148:	muleq	r7, r5, r8
    614c:	andeq	lr, r7, r7, lsl #17
    6150:			; <UNDEFINED> instruction: 0x000fe8bc
    6154:			; <UNDEFINED> instruction: 0xc01cf8dd
    6158:	ldrdvc	pc, [r0], -r8
    615c:	ldrmi	ip, [ip, #1039]!	; 0x40f
    6160:	muleq	r7, r6, r8
    6164:	andeq	lr, r7, r5, lsl #17
    6168:	andlt	sp, r9, r2, lsl #2
    616c:	mvnshi	lr, #12386304	; 0xbd0000
    6170:	svc	0x001ef7fb
    6174:	andeq	ip, r1, sl, lsr #32
    6178:	andeq	fp, r1, r8, lsl #25
    617c:	ldrdeq	r0, [r0], -ip
    6180:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    6184:	ldrdcs	pc, [r0], r3
    6188:	andcs	fp, r0, #-2147483626	; 0x80000016
    618c:	ldrdlt	r6, [r8, -sl]!
    6190:	orrcc	r3, r8, #20
    6194:	stm	r3, {r0, r1, fp, lr, pc}
    6198:	ldrbmi	r0, [r0, -r3]!
    619c:	eoreq	lr, r2, r3, asr #19
    61a0:			; <UNDEFINED> instruction: 0x46014770
    61a4:			; <UNDEFINED> instruction: 0xf1032232
    61a8:	ldrb	r0, [r3], #116	; 0x74
    61ac:			; <UNDEFINED> instruction: 0x0001bfba
    61b0:	mvnsmi	lr, sp, lsr #18
    61b4:	ldrbtmi	r4, [pc], #-3869	; 61bc <pclose@plt+0x3df0>
    61b8:	ldrmi	fp, [r0], r0, lsl #3
    61bc:			; <UNDEFINED> instruction: 0x461c791a
    61c0:	strmi	r4, [sp], -r6, lsl #12
    61c4:	bllt	aa0438 <__bss_end__@@Base+0xa7dbe4>
    61c8:			; <UNDEFINED> instruction: 0xf1b8b955
    61cc:	tstle	r0, r0, lsl #30
    61d0:			; <UNDEFINED> instruction: 0x71222201
    61d4:	ldmpl	sl!, {r1, r2, r4, r9, fp, lr}
    61d8:	ldmiblt	r2!, {r1, r4, fp, ip, sp, lr}
    61dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    61e0:	ldrtmi	r4, [r0], -sl, lsr #12
    61e4:			; <UNDEFINED> instruction: 0xf0022101
    61e8:	stmiavs	r3!, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
    61ec:	svceq	0x0000f1b8
    61f0:	ldmdami	r0, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
    61f4:	ldrmi	r2, [r1], -r1, lsl #4
    61f8:			; <UNDEFINED> instruction: 0xf0025838
    61fc:	bmi	344680 <__bss_end__@@Base+0x321e2c>
    6200:	ldmpl	sl!, {r0, r1, r5, r7, fp, sp, lr}
    6204:	bcs	24254 <__bss_end__@@Base+0x1a00>
    6208:	ldrmi	sp, [r8], -r8, ror #1
    620c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6210:	ldmiblt	r6, {r1, ip, sp, lr, pc}
    6214:	andcs	r4, r1, #458752	; 0x70000
    6218:	ldmdapl	r8!, {r0, r4, r9, sl, lr}
    621c:			; <UNDEFINED> instruction: 0xf90ef002
    6220:	stmiavs	r3!, {r9, sp}
    6224:	stfcss	f7, [r0, #-136]	; 0xffffff78
    6228:	ldrb	sp, [r9, pc, asr #1]
    622c:	andeq	fp, r1, lr, ror #23
    6230:	andeq	r0, r0, r4, lsl #4
    6234:	andeq	r0, r0, r8, lsl r2
    6238:	ldrbmi	lr, [r0, sp, lsr #18]!
    623c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    6240:	ldrdhi	pc, [ip, -pc]!	; <UNPREDICTABLE>
    6244:	blmi	12f2454 <__bss_end__@@Base+0x12cfc00>
    6248:	tstpl	r0, sp, lsl #10	; <UNPREDICTABLE>
    624c:	cfstrdmi	mvd4, [sl], {248}	; 0xf8
    6250:			; <UNDEFINED> instruction: 0xf8583104
    6254:	ldrbtmi	r9, [ip], #-3
    6258:	umaalcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    625c:	ldrdcs	pc, [r0], -r9
    6260:	blcs	1e290 <version_etc_copyright@@Base+0xcff8>
    6264:	blmi	117a80c <__bss_end__@@Base+0x1157fb8>
    6268:	bvs	71745c <__bss_end__@@Base+0x6f4c08>
    626c:	rsbsle	r2, r5, r0, lsl #24
    6270:	ldrdge	pc, [ip, -pc]
    6274:	ldrbtmi	r4, [sl], #3907	; 0xf43
    6278:	and	r4, r1, pc, ror r4
    627c:	biclt	r6, r4, r4, ror #17
    6280:			; <UNDEFINED> instruction: 0xb1286860
    6284:	ldrdcc	pc, [r8], #-138	; 0xffffff76
    6288:	stmiavs	r2!, {r0, r8, sp}
    628c:			; <UNDEFINED> instruction: 0xf8d6f002
    6290:	stmdacs	r0, {r5, fp, sp, lr}
    6294:	blmi	f3a664 <__bss_end__@@Base+0xf17e10>
    6298:	sfmge	f2, 4, [r1, #-0]
    629c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    62a0:			; <UNDEFINED> instruction: 0xf0026819
    62a4:			; <UNDEFINED> instruction: 0x4606f83b
    62a8:	teqle	r8, r0, lsl #16
    62ac:	stccs	8, cr6, [r0], {228}	; 0xe4
    62b0:	blmi	dbaa50 <__bss_end__@@Base+0xd981fc>
    62b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    62b8:	blcs	2432c <__bss_end__@@Base+0x1ad8>
    62bc:	blmi	d3a7e4 <__bss_end__@@Base+0xd17f90>
    62c0:	bvs	7174b4 <__bss_end__@@Base+0x6f4c60>
    62c4:	ands	fp, r2, r4, lsr r9
    62c8:	strtmi	r6, [r0], -r5, ror #17
    62cc:	mcr	7, 1, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    62d0:	cmnlt	r5, ip, lsr #12
    62d4:	blcs	25368 <__bss_end__@@Base+0x2b14>
    62d8:	stmdavs	r0!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}^
    62dc:	mcr	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    62e0:	strtmi	r6, [r0], -r5, ror #17
    62e4:	mrc	7, 0, APSR_nzcv, cr12, cr11, {7}
    62e8:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
    62ec:			; <UNDEFINED> instruction: 0xf50dd1f2
    62f0:	blmi	a1a6f8 <__bss_end__@@Base+0x9f7ea4>
    62f4:	andcs	r3, r0, #4, 2
    62f8:	ldrbtmi	r6, [fp], #-2056	; 0xfffff7f8
    62fc:	ldrdne	pc, [r0], -r9
    6300:	andcs	lr, r7, #3194880	; 0x30c000
    6304:	teqle	r0, r8, lsl #5
    6308:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    630c:	pop	{r1, ip, sp, pc}
    6310:			; <UNDEFINED> instruction: 0x460287f0
    6314:			; <UNDEFINED> instruction: 0x21016cbb
    6318:			; <UNDEFINED> instruction: 0xf0024628
    631c:	ldrtmi	pc, [r3], -pc, lsl #17	; <UNPREDICTABLE>
    6320:	andpl	pc, r0, #1325400064	; 0x4f000000
    6324:	strtmi	r2, [r8], -r1, lsl #2
    6328:			; <UNDEFINED> instruction: 0xf8bcf002
    632c:	mvnsle	r2, r0, lsl #16
    6330:			; <UNDEFINED> instruction: 0xf0024630
    6334:	str	pc, [r1, r5, asr #18]!
    6338:	andcs	r4, r1, #1507328	; 0x170000
    633c:	ldrmi	r6, [r1], -r3, lsr #25
    6340:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    6344:			; <UNDEFINED> instruction: 0xf87af002
    6348:			; <UNDEFINED> instruction: 0xf8842300
    634c:	str	r3, [sl, r4, asr #32]
    6350:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    6354:			; <UNDEFINED> instruction: 0xf0026c98
    6358:			; <UNDEFINED> instruction: 0xe7b0f8f3
    635c:			; <UNDEFINED> instruction: 0xf8584a0b
    6360:	ldmdavc	r2, {r1, sp}
    6364:	sbcle	r2, r2, r0, lsl #20
    6368:			; <UNDEFINED> instruction: 0xf7fbe7f4
    636c:	svclt	0x0000ee22
    6370:	andeq	fp, r1, r8, asr fp
    6374:	ldrdeq	r0, [r0], -ip
    6378:	andeq	fp, r1, r6, ror #29
    637c:	ldrdeq	fp, [r1], -r4
    6380:	andeq	fp, r1, r6, asr #29
    6384:	andeq	fp, r1, r4, asr #29
    6388:	andeq	r0, r0, r0, ror #3
    638c:	andeq	r0, r0, r4, lsl #4
    6390:	andeq	fp, r1, ip, ror lr
    6394:	andeq	fp, r1, r2, asr #28
    6398:	andeq	r0, r0, r8, lsl r2
    639c:	andeq	fp, r1, sl, ror #27
    63a0:	mvnsmi	lr, #737280	; 0xb4000
    63a4:	blmi	d17bbc <__bss_end__@@Base+0xcf5368>
    63a8:	ldcmi	6, cr4, [r4, #-56]!	; 0xffffffc8
    63ac:	ldrbtmi	r4, [fp], #-1559	; 0xfffff9e9
    63b0:	bvs	6d75ac <__bss_end__@@Base+0x6b4d58>
    63b4:			; <UNDEFINED> instruction: 0xf7ffb10b
    63b8:	blmi	c860bc <__bss_end__@@Base+0xc63868>
    63bc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    63c0:	addscs	pc, r0, r3, lsl #17
    63c4:	ldrvs	fp, [pc], -r7, lsl #18
    63c8:	andcs	r4, r1, #47104	; 0xb800
    63cc:			; <UNDEFINED> instruction: 0xf04f4f2e
    63d0:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    63d4:			; <UNDEFINED> instruction: 0xf883447f
    63d8:	and	r2, r4, r8, rrx
    63dc:	strtmi	r3, [r1], -r4, lsl #6
    63e0:			; <UNDEFINED> instruction: 0xf7ff6023
    63e4:	stmdbvs	r3!, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    63e8:	ldrmi	r4, [r8, r0, lsr #12]
    63ec:	stmdacs	r0, {r0, r7, r9, sl, lr}
    63f0:			; <UNDEFINED> instruction: 0x4620d13c
    63f4:	blx	ffa443f8 <__bss_end__@@Base+0xffa21ba4>
    63f8:	ldmdavs	r8, {r0, r1, r5, fp, sp, lr}
    63fc:	eorsle	r2, r8, r0, lsl #16
    6400:	bcs	25090 <__bss_end__@@Base+0x283c>
    6404:			; <UNDEFINED> instruction: 0xf8c4d0ea
    6408:			; <UNDEFINED> instruction: 0xf8c79008
    640c:	ldmvs	r2!, {r3, ip, pc}
    6410:			; <UNDEFINED> instruction: 0xf1026833
    6414:	tstcc	r8, #65280	; 0xff00
    6418:	ands	fp, r6, r2, lsl #19
    641c:	stmdbcs	r2, {r0, fp, sp, lr}
    6420:	stmdavs	r2, {r0, r1, r8, ip, lr, pc}^
    6424:			; <UNDEFINED> instruction: 0xf282fab2
    6428:			; <UNDEFINED> instruction: 0xf10c0952
    642c:			; <UNDEFINED> instruction: 0xf8433cff
    6430:			; <UNDEFINED> instruction: 0xf1bc2c10
    6434:			; <UNDEFINED> instruction: 0xf1033fff
    6438:	andle	r0, r6, r8, lsl r3
    643c:	ldceq	8, cr15, [r8], {83}	; 0x53
    6440:	stmdacs	r0, {r9, sp}
    6444:	strmi	sp, [r2], -sl, ror #3
    6448:			; <UNDEFINED> instruction: 0xf7fee7ef
    644c:	blmi	404ea8 <__bss_end__@@Base+0x3e2654>
    6450:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    6454:	blmi	3b28c8 <__bss_end__@@Base+0x390074>
    6458:			; <UNDEFINED> instruction: 0xf883447b
    645c:	bmi	366574 <__bss_end__@@Base+0x343d20>
    6460:	stmiapl	sl!, {r0, r1, r5, fp, sp, lr}
    6464:	ldmdavc	r2, {r3, r4, fp, sp, lr}
    6468:	ldr	r7, [r7, r2, lsr #6]!
    646c:	movwcc	r6, #6307	; 0x18a3
    6470:	strbmi	r6, [r8], -r3, lsr #1
    6474:	mvnshi	lr, #12386304	; 0xbd0000
    6478:	andeq	fp, r1, lr, lsl #27
    647c:	strdeq	fp, [r1], -r4
    6480:	andeq	fp, r1, lr, ror sp
    6484:	andeq	fp, r1, sl, ror #26
    6488:	andeq	fp, r1, r8, ror #26
    648c:	andeq	r0, r0, ip, lsl #4
    6490:	andeq	fp, r1, r4, ror #25
    6494:	andeq	r0, r0, ip, asr #4
    6498:	svcmi	0x00f0e92d
    649c:			; <UNDEFINED> instruction: 0xf5ad4602
    64a0:			; <UNDEFINED> instruction: 0xf8df5d82
    64a4:	addlt	sl, r7, r4, lsl #23
    64a8:	ldrdlt	pc, [r0], -r2
    64ac:	blcc	1f44830 <__bss_end__@@Base+0x1f21fdc>
    64b0:	ldmvs	r2, {r1, r3, r4, r5, r6, r7, sl, lr}
    64b4:	andls	r4, r5, r9, lsl #13
    64b8:			; <UNDEFINED> instruction: 0xf85a2018
    64bc:	blx	a4d2 <pclose@plt+0x8106>
    64c0:			; <UNDEFINED> instruction: 0xf8dfb002
    64c4:	tstls	r6, ip, ror #22
    64c8:			; <UNDEFINED> instruction: 0xf50d680a
    64cc:	tstcc	r4, r2, lsl #3
    64d0:	andls	r4, r3, r3, lsl #11
    64d4:			; <UNDEFINED> instruction: 0xf85a600a
    64d8:	movwls	r3, #8195	; 0x2003
    64dc:			; <UNDEFINED> instruction: 0xf080781b
    64e0:			; <UNDEFINED> instruction: 0xf8df80cd
    64e4:			; <UNDEFINED> instruction: 0xf8cd2b50
    64e8:			; <UNDEFINED> instruction: 0x46daa010
    64ec:	andls	r4, r8, #2046820352	; 0x7a000000
    64f0:	ldrmi	r4, [r1], -fp, asr #13
    64f4:	blcs	1044878 <__bss_end__@@Base+0x1022024>
    64f8:	tstls	r9, r8, asr r1
    64fc:	rsbscc	r4, r4, #2046820352	; 0x7a000000
    6500:	cmnlt	fp, sl, lsl #4
    6504:	tstcs	r1, r4, lsl #24
    6508:	blcc	c4488c <__bss_end__@@Base+0xc22038>
    650c:			; <UNDEFINED> instruction: 0xf8df2209
    6510:	stmiapl	r3!, {r4, r5, r8, r9, fp}^
    6514:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    6518:	stc	7, cr15, [r4, #-1004]!	; 0xfffffc14
    651c:	stmdals	r5, {r0, r4, r6, r9, sl, lr}
    6520:	ldc2	7, cr15, [r2], #-1016	; 0xfffffc08
    6524:	ldrdeq	pc, [r0], -sl
    6528:	ldmib	sl, {r3, r4, r5, r8, r9, ip, sp, pc}^
    652c:	blcs	57138 <__bss_end__@@Base+0x348e4>
    6530:	sbcshi	pc, r2, r0
    6534:			; <UNDEFINED> instruction: 0xf0002c00
    6538:	stmdavs	r2, {r3, r4, r8, pc}
    653c:			; <UNDEFINED> instruction: 0xf0402a02
    6540:	blcs	a68b0 <__bss_end__@@Base+0x8405c>
    6544:	sbcshi	pc, lr, r0
    6548:			; <UNDEFINED> instruction: 0xf8db6843
    654c:	addsmi	r2, sl, #8
    6550:	sbcshi	pc, r8, r0, asr #1
    6554:	andcs	r6, r1, #2293760	; 0x230000
    6558:	andcs	pc, r8, sl, asr #17
    655c:	blcs	115168 <__bss_end__@@Base+0xf2914>
    6560:	adchi	pc, lr, r0, lsl #4
    6564:			; <UNDEFINED> instruction: 0xf003e8df
    6568:	strge	r0, [ip, #777]!	; 0x309
    656c:	stmdavs	r3!, {r1, r4, r5, r6}^
    6570:	ldrdcs	pc, [r8], -fp
    6574:			; <UNDEFINED> instruction: 0xf080429a
    6578:	andcs	r8, r1, r7, asr #1
    657c:	mulcc	ip, sl, r8
    6580:	rsbsle	r4, r1, r3, lsl #5
    6584:	mulne	sp, sl, r8
    6588:	msreq	CPSR_xc, #1073741864	; 0x40000028
    658c:	vpadd.i8	q1, q0, q5
    6590:	ldm	pc, {r0, r1, r2, r3, r4, r5, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    6594:	rsbeq	pc, r9, r3, lsl r0	; <UNPREDICTABLE>
    6598:			; <UNDEFINED> instruction: 0x073d073d
    659c:			; <UNDEFINED> instruction: 0x073d073d
    65a0:			; <UNDEFINED> instruction: 0x073d073d
    65a4:			; <UNDEFINED> instruction: 0x073d073d
    65a8:			; <UNDEFINED> instruction: 0x073d073d
    65ac:			; <UNDEFINED> instruction: 0x073d073d
    65b0:			; <UNDEFINED> instruction: 0x073d073d
    65b4:			; <UNDEFINED> instruction: 0x073d073d
    65b8:			; <UNDEFINED> instruction: 0x073d073d
    65bc:			; <UNDEFINED> instruction: 0x073d073d
    65c0:			; <UNDEFINED> instruction: 0x073d073d
    65c4:	ldreq	r0, [sp, -r9, rrx]!
    65c8:	adcseq	r0, r9, #15990784	; 0xf40000
    65cc:			; <UNDEFINED> instruction: 0x073d073d
    65d0:			; <UNDEFINED> instruction: 0x073d073d
    65d4:			; <UNDEFINED> instruction: 0x073d073d
    65d8:	ldreq	r0, [sp, -sl, lsr #6]!
    65dc:	tsteq	r8, #240, 4
    65e0:			; <UNDEFINED> instruction: 0x073d0352
    65e4:			; <UNDEFINED> instruction: 0x073d073d
    65e8:			; <UNDEFINED> instruction: 0x073d073d
    65ec:			; <UNDEFINED> instruction: 0x073d0358
    65f0:	rsceq	r0, lr, r2, lsl #7
    65f4:	ldreq	r0, [sp, -fp, ror #4]!
    65f8:			; <UNDEFINED> instruction: 0x073d0292
    65fc:	mvneq	r0, #15990784	; 0xf40000
    6600:			; <UNDEFINED> instruction: 0x073d073d
    6604:			; <UNDEFINED> instruction: 0x073d073d
    6608:			; <UNDEFINED> instruction: 0x073d073d
    660c:			; <UNDEFINED> instruction: 0x073d073d
    6610:	streq	r0, [r5], #-1853	; 0xfffff8c3
    6614:	sbceq	r0, r5, r1, asr #2
    6618:	orrseq	r0, pc, #213	; 0xd5
    661c:	adceq	r0, r0, #15990784	; 0xf40000
    6620:	ldrteq	r0, [sl], #-1199	; 0xfffffb51
    6624:			; <UNDEFINED> instruction: 0x073d073d
    6628:	ldreq	r0, [sp, -r8, asr #8]!
    662c:			; <UNDEFINED> instruction: 0x073d00f5
    6630:			; <UNDEFINED> instruction: 0x0126011a
    6634:	biceq	r0, lr, r4, lsr r1
    6638:	ldreq	r0, [sp, -r6, lsr #8]!
    663c:	streq	r0, [lr], #-1853	; 0xfffff8c3
    6640:	cmpeq	fp, r7, lsl r4
    6644:	smlaltteq	r0, r1, r3, r2
    6648:	rsbeq	r0, r9, sp, lsr r7
    664c:	ldrdpl	pc, [r8], -fp
    6650:	strtmi	r6, [r8], -r1, lsr #17
    6654:			; <UNDEFINED> instruction: 0xf008440d
    6658:	strdcs	pc, [r1], -r9
    665c:	rsbvs	r1, r1, r9, ror #20
    6660:	mulcc	ip, sl, r8
    6664:	orrle	r4, sp, r3, lsl #5
    6668:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    666c:	beq	642a9c <__bss_end__@@Base+0x620248>
    6670:	ldrbmi	r9, [r2, #-2563]	; 0xfffff5fd
    6674:	svcge	0x0045f63f
    6678:			; <UNDEFINED> instruction: 0xa010f8dd
    667c:			; <UNDEFINED> instruction: 0xf8dfb123
    6680:	ldrbtmi	r0, [r8], #-2500	; 0xfffff63c
    6684:	ldc	7, cr15, [r6, #-1004]	; 0xfffffc14
    6688:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    668c:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6690:	blcs	24724 <__bss_end__@@Base+0x1ed0>
    6694:			; <UNDEFINED> instruction: 0xf8dfd159
    6698:	ldrbtmi	r0, [r8], #-2484	; 0xfffff64c
    669c:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    66a0:	mlscs	r8, r0, r8, pc	; <UNPREDICTABLE>
    66a4:			; <UNDEFINED> instruction: 0x0117e9d0
    66a8:	stc2	7, cr15, [r2, #1020]	; 0x3fc
    66ac:	rscscc	pc, pc, pc, asr #32
    66b0:			; <UNDEFINED> instruction: 0xf8dbe04d
    66b4:	andcs	r3, r1, r8
    66b8:	ldrmi	r6, [r3], #-2210	; 0xfffff75e
    66bc:	ldrb	r6, [sp, -r3, rrx]
    66c0:	ldrbmi	r4, [r9], -r0, lsr #12
    66c4:	blx	3c46ca <__bss_end__@@Base+0x3a1e76>
    66c8:			; <UNDEFINED> instruction: 0xf43f2800
    66cc:	movwcs	sl, #12118	; 0x2f56
    66d0:			; <UNDEFINED> instruction: 0xf8ca2001
    66d4:	ldrb	r3, [r1, -r8]
    66d8:	blcs	a076c <__bss_end__@@Base+0x7df18>
    66dc:			; <UNDEFINED> instruction: 0xf8dbd1f0
    66e0:	stmdavs	r2!, {r3}^
    66e4:	svclt	0x00284290
    66e8:	andcc	pc, r8, sl, asr #17
    66ec:	svclt	0x008c4290
    66f0:	andcs	r2, r1, r0
    66f4:	ldrbmi	lr, [r9], -r2, asr #14
    66f8:	blx	ffd446fc <__bss_end__@@Base+0xffd21ea8>
    66fc:			; <UNDEFINED> instruction: 0xf8dab110
    6700:	str	r4, [r7, -r4]!
    6704:	ldr	r2, [r9, -r0]!
    6708:	movweq	pc, #8271	; 0x204f	; <UNPREDICTABLE>
    670c:	andcc	pc, r8, sl, asr #17
    6710:	svcge	0x0033f43f
    6714:			; <UNDEFINED> instruction: 0xf8da4659
    6718:			; <UNDEFINED> instruction: 0xf7ff0000
    671c:	str	pc, [sp, -r3, ror #21]!
    6720:	ldrdcc	pc, [r8], -sl
    6724:	andle	r2, fp, r1, lsl #22
    6728:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    672c:			; <UNDEFINED> instruction: 0xf8da2201
    6730:	ldrbtmi	r1, [fp], #-20	; 0xffffffec
    6734:			; <UNDEFINED> instruction: 0x0010f8da
    6738:	stmdbcc	r1, {r6, r8, r9, ip, sp}
    673c:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    6740:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    6744:			; <UNDEFINED> instruction: 0xf0402b00
    6748:			; <UNDEFINED> instruction: 0xf04f855b
    674c:			; <UNDEFINED> instruction: 0xf50d30ff
    6750:	tstcc	r4, #134217730	; 0x8000002
    6754:	blls	1a07c4 <__bss_end__@@Base+0x17df70>
    6758:	addsmi	r6, sl, #1769472	; 0x1b0000
    675c:	strhi	pc, [r1, -r0, asr #32]!
    6760:	cfstr32pl	mvfx15, [r2, #52]	; 0x34
    6764:	pop	{r0, r1, r2, ip, sp, pc}
    6768:	usub8mi	r8, r9, r0
    676c:	blx	feec4770 <__bss_end__@@Base+0xfeea1f1c>
    6770:	ldrbmi	lr, [r3], r4, lsl #14
    6774:			; <UNDEFINED> instruction: 0x0010f8db
    6778:	svclt	0x00081c47
    677c:	strb	r2, [r6, r0]!
    6780:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6784:	ldmpl	r4, {r2, r9, fp, ip, pc}^
    6788:	blcs	2481c <__bss_end__@@Base+0x1fc8>
    678c:	ldrhi	pc, [r2, #0]!
    6790:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6794:	bvs	ff6d7988 <__bss_end__@@Base+0xff6b5134>
    6798:	ldrbmi	fp, [r8], -r3, lsr #18
    679c:	blx	1c447a0 <__bss_end__@@Base+0x1c21f4c>
    67a0:	bicle	r2, sp, r0, lsl #16
    67a4:	stmdbls	r5, {r9, sp}
    67a8:			; <UNDEFINED> instruction: 0xf7ff4658
    67ac:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    67b0:	blls	baad0 <__bss_end__@@Base+0x9827c>
    67b4:	blcs	24828 <__bss_end__@@Base+0x1fd4>
    67b8:	strbhi	pc, [sl, #64]	; 0x40	; <UNPREDICTABLE>
    67bc:			; <UNDEFINED> instruction: 0xf10a9b03
    67c0:	ldrbmi	r0, [r3, #-2584]	; 0xfffff5e8
    67c4:	mcrge	6, 5, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    67c8:			; <UNDEFINED> instruction: 0xf8dfe762
    67cc:	ldrbtmi	r0, [r8], #-2188	; 0xfffff774
    67d0:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    67d4:	mlscs	r8, r0, r8, pc	; <UNPREDICTABLE>
    67d8:			; <UNDEFINED> instruction: 0x0117e9d0
    67dc:	stc2l	7, cr15, [r8], #1020	; 0x3fc
    67e0:	ldrbmi	lr, [r3], r2, asr #14
    67e4:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    67e8:			; <UNDEFINED> instruction: 0xa010f8dd
    67ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    67f0:	blcs	24864 <__bss_end__@@Base+0x2010>
    67f4:	strhi	pc, [sl]
    67f8:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    67fc:			; <UNDEFINED> instruction: 0xf8dae7ba
    6800:	blcs	12848 <version_etc_copyright@@Base+0x15b0>
    6804:	svcge	0x0030f43f
    6808:	mrc2	7, 7, pc, cr14, cr14, {7}
    680c:			; <UNDEFINED> instruction: 0x2010f8da
    6810:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    6814:	str	r6, [r9, -r2]!
    6818:	andscs	r9, r8, r5, lsl #22
    681c:			; <UNDEFINED> instruction: 0x1010f8da
    6820:	blls	a0890 <__bss_end__@@Base+0x7e03c>
    6824:	bcs	8542c <__bss_end__@@Base+0x62bd8>
    6828:			; <UNDEFINED> instruction: 0xe721781b
    682c:			; <UNDEFINED> instruction: 0xf8df9a04
    6830:			; <UNDEFINED> instruction: 0xf8df382c
    6834:	ldmpl	r3, {r2, r3, r5, fp, ip}^
    6838:	mcrvs	4, 0, r4, cr10, cr9, {3}
    683c:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
    6840:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    6844:	tstcs	r0, r4, lsr #10
    6848:			; <UNDEFINED> instruction: 0xf8daac13
    684c:	strls	r7, [ip], #-16
    6850:	tstne	r3, sp, asr #19
    6854:			; <UNDEFINED> instruction: 0xf0002a00
    6858:			; <UNDEFINED> instruction: 0xf8df8469
    685c:	strmi	r0, [r8], r8, lsl #16
    6860:	blge	380f9c <__bss_end__@@Base+0x35e748>
    6864:			; <UNDEFINED> instruction: 0xf8dd4478
    6868:	strmi	sl, [r3], r0, lsr #32
    686c:	andle	r2, ip, r1, lsl #22
    6870:	ldrsbne	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
    6874:	andeq	lr, r8, #165888	; 0x28800
    6878:	andcs	r9, r0, ip, lsl #22
    687c:			; <UNDEFINED> instruction: 0xf0084441
    6880:			; <UNDEFINED> instruction: 0x1e43fab1
    6884:	movwcc	r4, #17925	; 0x4605
    6888:	strcs	sp, [r1, #-2304]	; 0xfffff700
    688c:	stmdbcs	r0, {r0, r3, r4, r5, fp, sp, lr}
    6890:			; <UNDEFINED> instruction: 0xf8dfd044
    6894:	strcs	r3, [r0], #-2004	; 0xfffff82c
    6898:			; <UNDEFINED> instruction: 0xf8d3447b
    689c:	bl	26aa14 <__bss_end__@@Base+0x2481c0>
    68a0:	and	r0, r3, r8, lsl #12
    68a4:	ldmdbpl	r9!, {r3, sl, ip, sp}
    68a8:	eorsle	r2, r7, r0, lsl #18
    68ac:	ldrtmi	r4, [r0], -sl, lsr #12
    68b0:	ldcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    68b4:	mvnsle	r2, r0, lsl #16
    68b8:	ldmdbpl	r9!, {r2, sl, ip, sp}
    68bc:	blcs	248f0 <__bss_end__@@Base+0x209c>
    68c0:			; <UNDEFINED> instruction: 0x83a8f000
    68c4:	tstls	fp, r8, lsl #12
    68c8:	mrrc	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    68cc:	addmi	r9, r5, #180224	; 0x2c000
    68d0:			; <UNDEFINED> instruction: 0xf0804603
    68d4:	ldmib	sl, {r5, r7, r8, r9, pc}^
    68d8:	andcc	r2, r1, #24
    68dc:	ldrmi	r1, [r9], #-2897	; 0xfffff4af
    68e0:	vhsub.s8	d4, d16, d1
    68e4:	bl	227c14 <__bss_end__@@Base+0x2053c0>
    68e8:	bl	1468fc <__bss_end__@@Base+0x1240a8>
    68ec:	bne	1486d14 <__bss_end__@@Base+0x14644c0>
    68f0:	strbmi	r4, [r9], #-1096	; 0xfffffbb8
    68f4:	bl	fe8eb528 <__bss_end__@@Base+0xfe8c8cd4>
    68f8:			; <UNDEFINED> instruction: 0xf7fb0905
    68fc:			; <UNDEFINED> instruction: 0xf8dfeb0a
    6900:	blls	2c86b8 <__bss_end__@@Base+0x2a5e64>
    6904:	ldmdbpl	r9!, {r3, r4, r5, r6, sl, lr}
    6908:	andsvs	lr, r7, #208, 18	; 0x340000
    690c:	strbmi	r4, [r8], #1094	; 0x446
    6910:	strvs	r4, [r2], -sl, asr #8
    6914:			; <UNDEFINED> instruction: 0x4630461a
    6918:	bl	2c490c <__bss_end__@@Base+0x2a20b8>
    691c:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
    6920:	ldrbtmi	r4, [fp], #-1192	; 0xfffffb58
    6924:	strbmi	r6, [r2, #-3610]	; 0xfffff1e6
    6928:	mvnshi	pc, #64, 4
    692c:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    6930:			; <UNDEFINED> instruction: 0xf8dfe79c
    6934:			; <UNDEFINED> instruction: 0xf8da5740
    6938:	ldrbtmi	r9, [sp], #-16
    693c:	subseq	pc, r8, r5, lsl #2
    6940:	ldreq	pc, [r4], r5, lsl #2
    6944:	ldc2	7, cr15, [ip], {255}	; 0xff
    6948:	mulsmi	r0, r9, r8
    694c:	movwcs	r6, #3626	; 0xe2a
    6950:	ldrdeq	pc, [r0], -r9
    6954:			; <UNDEFINED> instruction: 0x6de90924
    6958:	strls	r3, [r0], -r1, lsl #8
    695c:			; <UNDEFINED> instruction: 0xf0019401
    6960:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    6964:	ldrhi	pc, [r8], #-0
    6968:			; <UNDEFINED> instruction: 0xf8d59b02
    696c:	ldmdavc	fp, {r3, r4, r7, sp}
    6970:			; <UNDEFINED> instruction: 0xb1236816
    6974:			; <UNDEFINED> instruction: 0x3094f8d5
    6978:			; <UNDEFINED> instruction: 0xf0402b00
    697c:			; <UNDEFINED> instruction: 0xf8df84f5
    6980:			; <UNDEFINED> instruction: 0xf8d916f8
    6984:	ldrbtmi	r2, [r9], #-4
    6988:			; <UNDEFINED> instruction: 0x409cf8d1
    698c:	bcs	20a20 <version_etc_copyright@@Base+0xf788>
    6990:	strbhi	pc, [r5, #-0]	; <UNPREDICTABLE>
    6994:	ldrmi	r2, [r0], r0, lsl #4
    6998:			; <UNDEFINED> instruction: 0x46154614
    699c:			; <UNDEFINED> instruction: 0x16dcf8df
    69a0:			; <UNDEFINED> instruction: 0x26dcf8df
    69a4:			; <UNDEFINED> instruction: 0xf8df4479
    69a8:			; <UNDEFINED> instruction: 0xf8df06dc
    69ac:	ldrbtmi	r7, [sl], #-1756	; 0xfffff924
    69b0:	andls	r4, ip, #120, 8	; 0x78000000
    69b4:	blge	3c10f0 <__bss_end__@@Base+0x39e89c>
    69b8:	andls	r3, r7, r4, ror r2
    69bc:	andls	r4, sp, #2130706432	; 0x7f000000
    69c0:	sub	r4, r6, sl, lsl #13
    69c4:	svclt	0x009442a6
    69c8:	strcs	r2, [r1], #-1024	; 0xfffffc00
    69cc:	svceq	0x0000f1b8
    69d0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    69d4:	svceq	0x0000f1bb
    69d8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    69dc:			; <UNDEFINED> instruction: 0xf8d9b14c
    69e0:			; <UNDEFINED> instruction: 0xf1083008
    69e4:	ldrmi	r0, [r8, #2049]	; 0x801
    69e8:	adchi	pc, sp, #128	; 0x80
    69ec:	svceq	0x0000f1bb
    69f0:	blls	1fae10 <__bss_end__@@Base+0x1d85bc>
    69f4:	adcmi	r6, fp, #432	; 0x1b0
    69f8:			; <UNDEFINED> instruction: 0x83a4f240
    69fc:	bleq	82b40 <__bss_end__@@Base+0x602ec>
    6a00:	ldrsbne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    6a04:			; <UNDEFINED> instruction: 0xf10a465a
    6a08:	ldmne	r5!, {r2, r4, r5, r6}
    6a0c:			; <UNDEFINED> instruction: 0xf7ff4431
    6a10:			; <UNDEFINED> instruction: 0xf8daf8bb
    6a14:	ldmdavs	ip, {r2, r3, r4, r7, ip, sp}
    6a18:			; <UNDEFINED> instruction: 0x6670f8df
    6a1c:	mrcvs	4, 1, r4, cr2, cr14, {3}
    6a20:	vqsub.s8	d4, d16, d5
    6a24:			; <UNDEFINED> instruction: 0xf899838f
    6a28:			; <UNDEFINED> instruction: 0xf1063010
    6a2c:			; <UNDEFINED> instruction: 0xf8d90c94
    6a30:	ldclvs	0, cr0, [r1]
    6a34:			; <UNDEFINED> instruction: 0xf8cd091b
    6a38:	movwcc	ip, #4096	; 0x1000
    6a3c:	strtmi	r9, [fp], -r1, lsl #6
    6a40:			; <UNDEFINED> instruction: 0xf82ef001
    6a44:			; <UNDEFINED> instruction: 0xf0002800
    6a48:	ldmib	r6, {r0, r1, r4, r5, r6, r7, sl, pc}^
    6a4c:	ldmdavs	r6, {r1, r2, r5, r8, r9, sp}
    6a50:	adcmi	r6, lr, #1769472	; 0x1b0000
    6a54:	bleq	1c18e8 <__bss_end__@@Base+0x19f094>
    6a58:	blls	33d130 <__bss_end__@@Base+0x31a8dc>
    6a5c:	stmdals	sp, {r1, r4, r5, r6, r8, r9, fp, ip}
    6a60:	strtmi	r6, [r9], #-3545	; 0xfffff227
    6a64:			; <UNDEFINED> instruction: 0xf7ff4635
    6a68:	str	pc, [fp, pc, lsl #17]!
    6a6c:			; <UNDEFINED> instruction: 0x3010f8da
    6a70:	blcs	20ce4 <version_etc_copyright@@Base+0xfa4c>
    6a74:	cfldrdge	mvd15, [r8, #252]!	; 0xfc
    6a78:			; <UNDEFINED> instruction: 0xf012681a
    6a7c:			; <UNDEFINED> instruction: 0xf47f0210
    6a80:	ldcge	13, cr10, [r6, #-972]	; 0xfffffc34
    6a84:			; <UNDEFINED> instruction: 0x4608f8df
    6a88:	ldccs	8, cr15, [r0], {69}	; 0x45
    6a8c:	tsteq	r4, r5, lsr #3	; <UNPREDICTABLE>
    6a90:			; <UNDEFINED> instruction: 0xf1a59a04
    6a94:	strls	r0, [lr, #-16]
    6a98:	ldmdavc	r2, {r1, r4, r8, fp, ip, lr}
    6a9c:	stc2	0, cr15, [lr, #-4]!
    6aa0:	strmi	r1, [r4], -r6, asr #24
    6aa4:	ldrhi	pc, [r7, #-0]!
    6aa8:	stc2	7, cr15, [lr, #1016]!	; 0x3f8
    6aac:	ldccc	8, cr15, [r0], {85}	; 0x55
    6ab0:	addvs	r2, r4, r1, lsl #4
    6ab4:	subvs	r7, r3, r2, lsl #8
    6ab8:			; <UNDEFINED> instruction: 0xf8dfe5d6
    6abc:	blls	90224 <__bss_end__@@Base+0x6d9d0>
    6ac0:			; <UNDEFINED> instruction: 0xf892447a
    6ac4:	ldmdavc	fp, {r4, r7, ip}
    6ac8:			; <UNDEFINED> instruction: 0xf0002900
    6acc:	tstcs	r0, fp, lsr #8
    6ad0:	addsne	pc, r0, r2, lsl #17
    6ad4:			; <UNDEFINED> instruction: 0xf8dfe5ca
    6ad8:	ldrbtmi	r4, [ip], #-1472	; 0xfffffa40
    6adc:	cmpeq	r8, r4, lsl #2	; <UNPREDICTABLE>
    6ae0:			; <UNDEFINED> instruction: 0xf7ff4620
    6ae4:	blls	c5180 <__bss_end__@@Base+0xa292c>
    6ae8:	blcs	24b5c <__bss_end__@@Base+0x2308>
    6aec:			; <UNDEFINED> instruction: 0xf10ad177
    6af0:	blls	c9358 <__bss_end__@@Base+0xa6b04>
    6af4:			; <UNDEFINED> instruction: 0xf63f4553
    6af8:			; <UNDEFINED> instruction: 0xf8ddad15
    6afc:			; <UNDEFINED> instruction: 0xf8dfa010
    6b00:			; <UNDEFINED> instruction: 0xf85a3548
    6b04:	strb	r4, [r3, #3]
    6b08:	ldrmi	pc, [r0, #2271]	; 0x8df
    6b0c:			; <UNDEFINED> instruction: 0xf894447c
    6b10:	stcvs	0, cr3, [r0], #272	; 0x110
    6b14:			; <UNDEFINED> instruction: 0xf0402b00
    6b18:			; <UNDEFINED> instruction: 0xf8df83c8
    6b1c:	bls	1140f4 <__bss_end__@@Base+0xf18a0>
    6b20:	movwls	r5, #30931	; 0x78d3
    6b24:	tstcs	r1, r7, lsl #22
    6b28:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6b2c:	ldrbtmi	r7, [sl], #-2076	; 0xfffff7e4
    6b30:	ldrdcc	pc, [r8], -fp
    6b34:			; <UNDEFINED> instruction: 0xf7fb9400
    6b38:			; <UNDEFINED> instruction: 0xf8dfeb8e
    6b3c:	bls	1140e4 <__bss_end__@@Base+0xf1890>
    6b40:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b44:			; <UNDEFINED> instruction: 0xf43f2b00
    6b48:			; <UNDEFINED> instruction: 0xf8dfad8f
    6b4c:	ldrbtmi	r3, [fp], #-1372	; 0xfffffaa4
    6b50:			; <UNDEFINED> instruction: 0xf0016c98
    6b54:	blls	c5f30 <__bss_end__@@Base+0xa36dc>
    6b58:	str	r7, [r7, #2075]	; 0x81b
    6b5c:	andcs	r9, r0, #2048	; 0x800
    6b60:	strbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    6b64:	ldrbtmi	r7, [r8], #-2075	; 0xfffff7e5
    6b68:	blcs	20378 <version_etc_copyright@@Base+0xf0e0>
    6b6c:	ldrhcc	sp, [r8], #-15
    6b70:	stc2l	7, cr15, [r2], #1016	; 0x3f8
    6b74:			; <UNDEFINED> instruction: 0xf8dfe578
    6b78:	ldrbtmi	r4, [ip], #-1336	; 0xfffffac8
    6b7c:	umaalcc	pc, r4, r4, r8	; <UNPREDICTABLE>
    6b80:	blcs	21e08 <fputc_unlocked@GLIBC_2.4>
    6b84:	orrshi	pc, pc, #64	; 0x40
    6b88:	strcc	pc, [r4, #-2271]	; 0xfffff721
    6b8c:	ldmpl	r3, {r2, r9, fp, ip, pc}^
    6b90:	blls	1eb7b4 <__bss_end__@@Base+0x1c8f60>
    6b94:			; <UNDEFINED> instruction: 0xf8df2101
    6b98:	ldmdavc	ip, {r2, r3, r4, r8, sl, sp}
    6b9c:			; <UNDEFINED> instruction: 0xf8db447a
    6ba0:	strls	r3, [r0], #-24	; 0xffffffe8
    6ba4:	bl	15c4b98 <__bss_end__@@Base+0x15a2344>
    6ba8:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    6bac:	ldmpl	r3, {r2, r9, fp, ip, pc}^
    6bb0:	blcs	24c24 <__bss_end__@@Base+0x23d0>
    6bb4:	cfldrdge	mvd15, [r8, #-252]	; 0xffffff04
    6bb8:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6bbc:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    6bc0:	ldc2	0, cr15, [lr], #4
    6bc4:			; <UNDEFINED> instruction: 0xf8dfe550
    6bc8:	ldrbtmi	r0, [r8], #-1268	; 0xfffffb0c
    6bcc:	ldrbeq	pc, [r8], #-256	; 0xffffff00	; <UNPREDICTABLE>
    6bd0:			; <UNDEFINED> instruction: 0xf7ff4621
    6bd4:	blls	c5010 <__bss_end__@@Base+0xa27bc>
    6bd8:	blcs	24c4c <__bss_end__@@Base+0x23f8>
    6bdc:	strtmi	sp, [r0], -r7, lsl #1
    6be0:	stc2	7, cr15, [sl], #1016	; 0x3f8
    6be4:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    6be8:			; <UNDEFINED> instruction: 0xf8dfe540
    6bec:	bls	117f44 <__bss_end__@@Base+0xf56f0>
    6bf0:	ldrcc	pc, [ip], #2271	; 0x8df
    6bf4:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    6bf8:	ldmpl	r1, {r0, r1, r2, r4, r9, sl, ip, lr}^
    6bfc:	ldrtmi	r4, [r2], -r8, lsr #12
    6c00:			; <UNDEFINED> instruction: 0xf7fb7809
    6c04:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
    6c08:	cfldrsge	mvf15, [pc, #252]	; 6d0c <pclose@plt+0x4940>
    6c0c:	andcc	r9, r1, r2, lsl #22
    6c10:	strbvs	r1, [r0, #2885]!	; 0xb45
    6c14:			; <UNDEFINED> instruction: 0x66261b76
    6c18:	mcrvs	8, 3, r7, cr3, cr10, {0}
    6c1c:	blls	14d998 <__bss_end__@@Base+0x12b144>
    6c20:	ldrdge	pc, [r0], -r3
    6c24:	bcs	205c0 <version_etc_copyright@@Base+0xf328>
    6c28:	svcge	0x0063f43f
    6c2c:	subseq	pc, r8, r4, lsl #2
    6c30:	stc2	7, cr15, [r2], {254}	; 0xfe
    6c34:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    6c38:			; <UNDEFINED> instruction: 0xf8dfe51a
    6c3c:	ldrbtmi	r4, [ip], #-1160	; 0xfffffb78
    6c40:	subseq	pc, r8, r4, lsl #2
    6c44:			; <UNDEFINED> instruction: 0xf8dfe7c4
    6c48:	andcs	r3, r1, #72, 8	; 0x48000000
    6c4c:			; <UNDEFINED> instruction: 0xf8df9904
    6c50:	ldrbtmi	r4, [ip], #-1144	; 0xfffffb88
    6c54:			; <UNDEFINED> instruction: 0xf10458c9
    6c58:			; <UNDEFINED> instruction: 0xf7fe0058
    6c5c:	bvs	ff906ab8 <__bss_end__@@Base+0xff8e4264>
    6c60:	ldrbmi	fp, [r8], -fp, lsr #18
    6c64:			; <UNDEFINED> instruction: 0xf80cf7ff
    6c68:			; <UNDEFINED> instruction: 0xf0402800
    6c6c:	andcs	r8, r1, #1526726656	; 0x5b000000
    6c70:	ldrbmi	r9, [r8], -r5, lsl #18
    6c74:	blx	fe544c7a <__bss_end__@@Base+0xfe522426>
    6c78:			; <UNDEFINED> instruction: 0xf0002800
    6c7c:	blls	a7dd0 <__bss_end__@@Base+0x8557c>
    6c80:	blcs	24cf4 <__bss_end__@@Base+0x24a0>
    6c84:	svcge	0x0033f43f
    6c88:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6c8c:	subscc	r4, r8, r8, ror r4
    6c90:	mrrc2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    6c94:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    6c98:			; <UNDEFINED> instruction: 0xf8dfe4e8
    6c9c:	bls	11fd74 <__bss_end__@@Base+0xfd520>
    6ca0:	ldrbtmi	r4, [lr], #-3067	; 0xfffff405
    6ca4:	ldrmi	lr, [r7, #-2518]	; 0xfffff62a
    6ca8:			; <UNDEFINED> instruction: 0x462058d3
    6cac:	ldmdavc	r9, {r1, r3, r5, r9, sl, lr}
    6cb0:	b	ff5c4ca4 <__bss_end__@@Base+0xff5a2450>
    6cb4:			; <UNDEFINED> instruction: 0xf0002800
    6cb8:	blne	167a10 <__bss_end__@@Base+0x1451bc>
    6cbc:			; <UNDEFINED> instruction: 0xf8df2201
    6cc0:			; <UNDEFINED> instruction: 0x46293414
    6cc4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    6cc8:			; <UNDEFINED> instruction: 0xf7ff3340
    6ccc:	blls	c5698 <__bss_end__@@Base+0xa2e44>
    6cd0:	strb	r7, [fp], #2075	; 0x81b
    6cd4:			; <UNDEFINED> instruction: 0x5014f8da
    6cd8:			; <UNDEFINED> instruction: 0xf7ff2000
    6cdc:	vstrcs	s30, [r0, #-324]	; 0xfffffebc
    6ce0:	adchi	pc, r4, #64	; 0x40
    6ce4:	andcs	r4, r1, #252, 24	; 0xfc00
    6ce8:	ldrbtmi	r4, [ip], #-2556	; 0xfffff604
    6cec:	subseq	pc, r8, r4, lsl #2
    6cf0:			; <UNDEFINED> instruction: 0xf7fe4479
    6cf4:	ldmibmi	sl!, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    6cf8:	ldrbtmi	r6, [r9], #-3552	; 0xfffff220
    6cfc:	b	ff444cf0 <__bss_end__@@Base+0xff42249c>
    6d00:	stccs	6, cr4, [r0], {4}
    6d04:	strbhi	pc, [pc], #-0	; 6d0c <pclose@plt+0x4940>	; <UNPREDICTABLE>
    6d08:	bicshi	pc, r8, #14614528	; 0xdf0000
    6d0c:	svcmi	0x00f6ae15
    6d10:	ldrbtmi	r4, [pc], #-1272	; 6d18 <pclose@plt+0x494c>
    6d14:	ldmdaeq	r4!, {r3, r8, ip, sp, lr, pc}^
    6d18:	strtmi	lr, [r3], -r9
    6d1c:	addpl	pc, r0, #1325400064	; 0x4f000000
    6d20:	ldrtmi	r2, [r0], -r1, lsl #2
    6d24:	b	ffb44d18 <__bss_end__@@Base+0xffb224c4>
    6d28:	vsub.i8	d2, d0, d0
    6d2c:	stmdavs	r3!, {r0, r5, r6, r9, pc}
    6d30:	ldrble	r0, [r2, #1753]!	; 0x6d9
    6d34:			; <UNDEFINED> instruction: 0xf7fb4620
    6d38:	vstrcs	d14, [r0, #-296]	; 0xfffffed8
    6d3c:	rsbhi	pc, r8, #64	; 0x40
    6d40:	ldrbtmi	r4, [sl], #-2794	; 0xfffff516
    6d44:	ldrdlt	r6, [fp, #-243]	; 0xffffff0d
    6d48:	blcc	59494 <__bss_end__@@Base+0x36c40>
    6d4c:	svcvs	0x00909c04
    6d50:	stclpl	8, cr5, [r0], {97}	; 0x61
    6d54:	addmi	r7, r8, #589824	; 0x90000
    6d58:	ldrbvs	fp, [r3, r8, lsl #30]
    6d5c:			; <UNDEFINED> instruction: 0xf9d2f7ff
    6d60:			; <UNDEFINED> instruction: 0xf8dae482
    6d64:	stmiavs	r3!, {r4, lr}
    6d68:			; <UNDEFINED> instruction: 0xf43f2b00
    6d6c:	svcmi	0x00e0ac7d
    6d70:	blmi	ff1ed588 <__bss_end__@@Base+0xff1cad34>
    6d74:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6d78:	ldmpl	r3, {r0, r1, r2, r4, r9, sl, ip, lr}^
    6d7c:	ldrtmi	r4, [r2], -r8, lsr #12
    6d80:			; <UNDEFINED> instruction: 0xf7fb7819
    6d84:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    6d88:	movthi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
    6d8c:	andcs	r1, r1, #71680	; 0x11800
    6d90:	ldrtmi	r4, [r1], -r3, lsr #12
    6d94:			; <UNDEFINED> instruction: 0xf7ff4628
    6d98:	blls	c55cc <__bss_end__@@Base+0xa2d78>
    6d9c:	strbt	r7, [r5], #-2075	; 0xfffff7e5
    6da0:	ldc2	7, cr15, [r2], #-1016	; 0xfffffc08
    6da4:	movwcs	lr, #18906	; 0x49da
    6da8:	movwcs	lr, #6592	; 0x19c0
    6dac:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    6db0:			; <UNDEFINED> instruction: 0xf8dae45c
    6db4:	ldmvs	sl, {r4, ip, sp}
    6db8:			; <UNDEFINED> instruction: 0xf43f2a00
    6dbc:	stmiami	sp, {r0, r2, r4, r6, sl, fp, sp, pc}^
    6dc0:	str	r4, [r7, #-1144]	; 0xfffffb88
    6dc4:	ldrbtmi	r4, [ip], #-3276	; 0xfffff334
    6dc8:			; <UNDEFINED> instruction: 0xf7fe4620
    6dcc:	blls	c6d40 <__bss_end__@@Base+0xa44ec>
    6dd0:	blcs	24e44 <__bss_end__@@Base+0x25f0>
    6dd4:	mcrge	4, 4, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    6dd8:	subseq	pc, r8, r4, lsl #2
    6ddc:	blx	feb44dde <__bss_end__@@Base+0xfeb2258a>
    6de0:	bmi	ff1c09dc <__bss_end__@@Base+0xff19e188>
    6de4:	ldrbtmi	r9, [sl], #-2818	; 0xfffff4fe
    6de8:	umullsne	pc, r0, r2, r8	; <UNPREDICTABLE>
    6dec:	stmdbcs	r0, {r0, r1, r3, r4, fp, ip, sp, lr}
    6df0:	cfldrsge	mvf15, [ip], #-252	; 0xffffff04
    6df4:	ldrcs	r9, [r8], #-2309	; 0xfffff6fb
    6df8:			; <UNDEFINED> instruction: 0x0010f8da
    6dfc:			; <UNDEFINED> instruction: 0xf8822500
    6e00:	stmdavs	r9, {r4, r7, ip, lr}
    6e04:	bne	45a1c <__bss_end__@@Base+0x231c8>
    6e08:	blmi	fef7fed8 <__bss_end__@@Base+0xfef5d684>
    6e0c:			; <UNDEFINED> instruction: 0xf8da2201
    6e10:	ldrbtmi	r1, [fp], #-20	; 0xffffffec
    6e14:			; <UNDEFINED> instruction: 0x0010f8da
    6e18:	stmdbcc	r1, {r6, r8, r9, ip, sp}
    6e1c:			; <UNDEFINED> instruction: 0xf9c8f7ff
    6e20:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    6e24:			; <UNDEFINED> instruction: 0xf8dae422
    6e28:			; <UNDEFINED> instruction: 0xf1b99010
    6e2c:	strdle	r3, [r4, -pc]
    6e30:	bls	119d08 <__bss_end__@@Base+0xf74b4>
    6e34:			; <UNDEFINED> instruction: 0xf8d358d3
    6e38:	ldcmi	0, cr9, [r3]
    6e3c:			; <UNDEFINED> instruction: 0xf894447c
    6e40:	ldmib	r4, {r2, r6, ip, sp}^
    6e44:			; <UNDEFINED> instruction: 0xf8d46517
    6e48:	blcs	26f70 <__bss_end__@@Base+0x471c>
    6e4c:	rsbshi	pc, r3, #64	; 0x40
    6e50:	bls	119c94 <__bss_end__@@Base+0xf7440>
    6e54:	movwls	r5, #30931	; 0x78d3
    6e58:	stccs	14, cr1, [r0, #-428]	; 0xfffffe54
    6e5c:			; <UNDEFINED> instruction: 0x81adf000
    6e60:			; <UNDEFINED> instruction: 0xf1b94aaa
    6e64:	ldrtmi	r0, [r3], #-3840	; 0xfffff100
    6e68:	ldrbtmi	sl, [sl], #-2326	; 0xfffff6ea
    6e6c:	bmi	fea2b6b0 <__bss_end__@@Base+0xfea08e5c>
    6e70:	ldrbtcc	pc, [pc], #262	; 6e78 <pclose@plt+0x4aac>	; <UNPREDICTABLE>
    6e74:	eorsge	pc, r0, sp, asr #17
    6e78:	ldrbtmi	sl, [sl], #-3861	; 0xfffff0eb
    6e7c:	svclt	0x00d4920b
    6e80:	andcs	r2, r1, #0, 4
    6e84:	eorslt	pc, r4, sp, asr #17
    6e88:	tstls	lr, r0, lsl #10
    6e8c:			; <UNDEFINED> instruction: 0x4693469a
    6e90:			; <UNDEFINED> instruction: 0xf7fbe01f
    6e94:	stmdavs	r3, {r3, r4, r6, r8, fp, sp, lr, pc}
    6e98:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
    6e9c:	ldrle	r0, [ip, #-1115]	; 0xfffffba5
    6ea0:	eorsvc	r2, lr, ip, asr lr
    6ea4:	rsbsvc	fp, lr, r4, lsl #30
    6ea8:	andle	r2, r0, r2, lsl #12
    6eac:	ldrtmi	r2, [r5], #-1537	; 0xfffff9ff
    6eb0:	svclt	0x0034454d
    6eb4:			; <UNDEFINED> instruction: 0xf00b2300
    6eb8:	blcs	7ac4 <pclose@plt+0x56f8>
    6ebc:	addshi	pc, r5, r0, asr #32
    6ec0:			; <UNDEFINED> instruction: 0x46434632
    6ec4:	ldrtmi	r2, [r8], -r1, lsl #2
    6ec8:	blx	fee42ed4 <__bss_end__@@Base+0xfee20680>
    6ecc:			; <UNDEFINED> instruction: 0xf0004554
    6ed0:			; <UNDEFINED> instruction: 0xf8148172
    6ed4:	ldrteq	r6, [r2], -r1, lsl #30
    6ed8:	cmpcs	ip, #918552576	; 0x36c00000
    6edc:	stmdavc	r2!, {r0, r1, r3, r4, r5, ip, sp, lr}
    6ee0:	blcs	18ee34 <__bss_end__@@Base+0x16c5e0>
    6ee4:	msrhi	SPSR_sxc, #0, 4
    6ee8:			; <UNDEFINED> instruction: 0xf003e8df
    6eec:	cfstr32ne	mvfx2, [r1, #-164]!	; 0xffffff5c
    6ef0:	andseq	r1, r1, r9, lsl r5
    6ef4:	ldrbtmi	r4, [ip], #-3207	; 0xfffff379
    6ef8:	subseq	pc, r8, r4, lsl #2
    6efc:			; <UNDEFINED> instruction: 0xf7fe4621
    6f00:	blls	c6d64 <__bss_end__@@Base+0xa4510>
    6f04:	blcs	24f78 <__bss_end__@@Base+0x2724>
    6f08:	cfldrdge	mvd15, [r1, #252]!	; 0xfc
    6f0c:	cmncs	r2, #108003328	; 0x6700000
    6f10:	rsbsvc	r2, fp, r2, lsl #12
    6f14:	cmncs	r6, #53215232	; 0x32c0000
    6f18:	rsbsvc	r2, fp, r2, lsl #12
    6f1c:	cmncs	r6, #52166656	; 0x31c0000
    6f20:	rsbsvc	r2, fp, r2, lsl #12
    6f24:	cmncs	lr, #51118080	; 0x30c0000
    6f28:	rsbsvc	r2, fp, r2, lsl #12
    6f2c:	cmncs	r4, #50069504	; 0x2fc0000
    6f30:	rsbsvc	r2, fp, r2, lsl #12
    6f34:	cmncs	r2, #49020928	; 0x2ec0000
    6f38:	rsbsvc	r2, fp, r2, lsl #12
    6f3c:	cmncs	r1, #47972352	; 0x2dc0000
    6f40:	rsbsvc	r2, fp, r2, lsl #12
    6f44:	blmi	1d40e18 <__bss_end__@@Base+0x1d1e5c4>
    6f48:			; <UNDEFINED> instruction: 0xf8d92201
    6f4c:	ldrbtmi	r4, [fp], #-4
    6f50:	addscs	pc, r0, r3, lsl #17
    6f54:	andcs	fp, r0, #52, 6	; 0xd0000000
    6f58:	ands	r9, r4, fp, lsl #12
    6f5c:			; <UNDEFINED> instruction: 0x2094f8d7
    6f60:	ldmdble	sl, {r1, r4, r5, r7, r9, lr}
    6f64:	ldrdcs	lr, [r6, -r7]!
    6f68:	eorne	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    6f6c:	eorvs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    6f70:	strhle	r4, [r8], #-33	; 0xffffffdf
    6f74:			; <UNDEFINED> instruction: 0x462a6df8
    6f78:	ldrtmi	r1, [r0], #-2953	; 0xfffff477
    6f7c:			; <UNDEFINED> instruction: 0xff8af7fe
    6f80:	stmdbvs	r4!, {r9, sp}
    6f84:	ldmib	r4, {r2, r3, r5, r6, r8, ip, sp, pc}^
    6f88:	stmdavs	r1!, {r1, r8, sl, sp, lr}^
    6f8c:	svceq	0x000cf015
    6f90:	tstmi	r5, #8, 30
    6f94:	vmovcs.32	d0[0], fp
    6f98:	stmdbvs	r4!, {r5, r6, r7, r9, fp, ip, lr, pc}
    6f9c:	sfmcs	f2, 4, [r0], {-0}
    6fa0:	mcrls	1, 0, sp, cr11, cr1, {7}
    6fa4:	bl	199d20 <__bss_end__@@Base+0x1774cc>
    6fa8:			; <UNDEFINED> instruction: 0xf899050b
    6fac:	ldrbtmi	r2, [fp], #-16
    6fb0:			; <UNDEFINED> instruction: 0xf8d307d6
    6fb4:	stmdavs	ip, {r2, r3, r4, r7, ip}
    6fb8:	cfstr32ge	mvfx15, [lr, #-252]!	; 0xffffff04
    6fbc:	blge	3c1738 <__bss_end__@@Base+0x39eee4>
    6fc0:	addsmi	r6, r5, #416	; 0x1a0
    6fc4:	sbchi	pc, r0, r0, lsl #1
    6fc8:	blne	1499d24 <__bss_end__@@Base+0x14774d0>
    6fcc:			; <UNDEFINED> instruction: 0xf103447b
    6fd0:	ldclvs	0, cr0, [r9, #464]	; 0x1d0
    6fd4:			; <UNDEFINED> instruction: 0xf7fe4429
    6fd8:	ldrsbt	pc, [r5], r7	; <UNPREDICTABLE>
    6fdc:	stmdavs	r0!, {r1, r3, r5, r9, sl, lr}
    6fe0:	streq	pc, [ip, #-37]	; 0xffffffdb
    6fe4:			; <UNDEFINED> instruction: 0xff56f7fe
    6fe8:	andcs	lr, r1, #55836672	; 0x3540000
    6fec:	ldrmi	r4, [r1], -r3, asr #12
    6ff0:			; <UNDEFINED> instruction: 0xf001980b
    6ff4:	andcs	pc, r1, #143360	; 0x23000
    6ff8:	stmdals	r7, {r0, r1, r6, r9, sl, lr}
    6ffc:			; <UNDEFINED> instruction: 0x46354611
    7000:	blx	74300c <__bss_end__@@Base+0x7207b8>
    7004:	stmiavs	r2!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    7008:	andeq	pc, ip, #18
    700c:			; <UNDEFINED> instruction: 0xf005bf18
    7010:	ldr	r0, [r6, ip, lsl #4]!
    7014:	addsmi	r2, sp, #67108864	; 0x4000000
    7018:	ldclge	6, cr15, [ip], #-508	; 0xfffffe04
    701c:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
    7020:	andcc	r6, r1, #288	; 0x120
    7024:	svclt	0x0000e45f
    7028:	strdeq	fp, [r1], -r4
    702c:	ldrdeq	r0, [r0], -ip
    7030:	andeq	r0, r0, ip, ror #3
    7034:	andeq	fp, r1, r0, asr ip
    7038:	andeq	fp, r1, r0, asr #24
    703c:	andeq	r0, r0, ip, lsl r2
    7040:	andeq	r9, r0, r0, ror #21
    7044:	andeq	r9, r0, lr, ror r9
    7048:	andeq	r0, r0, r0, lsl #4
    704c:	andeq	fp, r1, r2, lsr #21
    7050:	andeq	fp, r1, sl, lsl #20
    7054:	andeq	fp, r1, r8, lsr #19
    7058:	andeq	fp, r1, lr, ror #18
    705c:	andeq	r0, r0, r8, ror #3
    7060:	andeq	fp, r1, r4, lsl #18
    7064:	ldrdeq	fp, [r1], -r8
    7068:	andeq	fp, r1, r4, lsr #17
    706c:	andeq	fp, r1, r8, lsr r8
    7070:	andeq	fp, r1, sl, lsl r8
    7074:	andeq	fp, r1, r2, lsl #16
    7078:			; <UNDEFINED> instruction: 0x0001b7b6
    707c:	muleq	r1, r8, r7
    7080:	andeq	fp, r1, lr, lsl #15
    7084:	andeq	fp, r1, ip, lsl #15
    7088:	andeq	fp, r1, r0, lsl #15
    708c:	andeq	fp, r1, r0, lsr #14
    7090:	andeq	r0, r0, r8, lsl r2
    7094:	andeq	fp, r1, ip, ror r6
    7098:	andeq	fp, r1, r2, ror #12
    709c:	andeq	fp, r1, r0, lsr r6
    70a0:	andeq	r9, r0, r6, lsr r5
    70a4:	andeq	r0, r0, r4, lsl #4
    70a8:	andeq	fp, r1, lr, ror #11
    70ac:	ldrdeq	fp, [r1], -r6
    70b0:	andeq	fp, r1, r2, asr #11
    70b4:	ldrdeq	r9, [r0], -r0
    70b8:	andeq	fp, r1, r0, lsl #11
    70bc:	andeq	fp, r1, r2, ror r5
    70c0:	andeq	fp, r1, r8, asr #10
    70c4:	strdeq	fp, [r1], -lr
    70c8:	andeq	fp, r1, sl, ror #9
    70cc:			; <UNDEFINED> instruction: 0x0001b4b0
    70d0:	muleq	r1, sl, r4
    70d4:	andeq	fp, r1, r6, ror r4
    70d8:	andeq	fp, r1, r2, asr r4
    70dc:	andeq	r9, r0, r8, lsr #11
    70e0:	andeq	r9, r0, r6, ror #31
    70e4:	andeq	fp, r1, ip, lsr #8
    70e8:	andeq	fp, r1, sl, lsr #8
    70ec:	strdeq	fp, [r1], -sl
    70f0:	andeq	fp, r1, r8, asr #7
    70f4:	andeq	fp, r1, ip, ror r3
    70f8:	andeq	fp, r1, r6, ror r3
    70fc:	andeq	fp, r1, r6, asr r3
    7100:	andeq	fp, r1, sl, lsr #6
    7104:	andeq	r0, r0, r0, asr #4
    7108:	andeq	fp, r1, r0, lsl #6
    710c:			; <UNDEFINED> instruction: 0x000091ba
    7110:			; <UNDEFINED> instruction: 0x000091b2
    7114:	andeq	fp, r1, r6, asr #4
    7118:	andeq	fp, r1, lr, ror #3
    711c:	andeq	fp, r1, lr, lsl #3
    7120:	andeq	fp, r1, r0, ror r1
    7124:	andeq	fp, r1, lr, lsl r1
    7128:	blge	3818a4 <__bss_end__@@Base+0x35f050>
    712c:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    7130:			; <UNDEFINED> instruction: 0xf0402b00
    7134:	blls	e7494 <__bss_end__@@Base+0xc4c40>
    7138:	beq	643568 <__bss_end__@@Base+0x620d14>
    713c:			; <UNDEFINED> instruction: 0xf4ff459a
    7140:	ldrb	sl, [sl], #2545	; 0x9f1
    7144:	blge	3c18c0 <__bss_end__@@Base+0x39f06c>
    7148:	strcc	pc, [r8], #2271	; 0x8df
    714c:			; <UNDEFINED> instruction: 0xf103447b
    7150:			; <UNDEFINED> instruction: 0xf8930074
    7154:			; <UNDEFINED> instruction: 0xf8832068
    7158:			; <UNDEFINED> instruction: 0xf7fe2084
    715c:			; <UNDEFINED> instruction: 0xf8d9fe13
    7160:	strbmi	r3, [r3, #-8]
    7164:			; <UNDEFINED> instruction: 0xf899d818
    7168:			; <UNDEFINED> instruction: 0x07942010
    716c:			; <UNDEFINED> instruction: 0x81a4f100
    7170:			; <UNDEFINED> instruction: 0xf1000710
    7174:	vmla.f<illegal width 8>	q12, q1, d1[4]
    7178:	ldreq	r0, [r3, r1, asr #4]
    717c:			; <UNDEFINED> instruction: 0x81a9f100
    7180:	ldrdcc	pc, [ip], -r9
    7184:			; <UNDEFINED> instruction: 0xf8dfb143
    7188:	ldrbtmi	r0, [r8], #-1104	; 0xfffffbb0
    718c:	mlscs	r8, r0, r8, pc	; <UNPREDICTABLE>
    7190:			; <UNDEFINED> instruction: 0x0117e9d0
    7194:			; <UNDEFINED> instruction: 0xf80cf7ff
    7198:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    719c:			; <UNDEFINED> instruction: 0xf43f2b00
    71a0:			; <UNDEFINED> instruction: 0xf8dfaca6
    71a4:	ldrbtmi	r0, [r8], #-1080	; 0xfffffbc8
    71a8:			; <UNDEFINED> instruction: 0xf7fe3058
    71ac:	blls	c58c8 <__bss_end__@@Base+0xa3074>
    71b0:			; <UNDEFINED> instruction: 0xf7ff781b
    71b4:	ldmib	sp, {r0, r1, r3, r4, r6, r9, fp, ip, sp, pc}^
    71b8:			; <UNDEFINED> instruction: 0xf8dfab0c
    71bc:	andcs	r0, r1, #36, 8	; 0x24000000
    71c0:			; <UNDEFINED> instruction: 0x46434611
    71c4:			; <UNDEFINED> instruction: 0xf0014478
    71c8:	andcs	pc, r1, #933888	; 0xe4000
    71cc:	ldrmi	r4, [r1], -r3, asr #12
    71d0:			; <UNDEFINED> instruction: 0xf0019807
    71d4:			; <UNDEFINED> instruction: 0xf8dff933
    71d8:	bls	114210 <__bss_end__@@Base+0xf19bc>
    71dc:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    71e0:			; <UNDEFINED> instruction: 0xf43f2b00
    71e4:	strbmi	sl, [r0], -r1, asr #20
    71e8:			; <UNDEFINED> instruction: 0xf9aaf001
    71ec:	blt	f451f0 <__bss_end__@@Base+0xf2299c>
    71f0:	stccs	6, cr4, [r0, #-8]
    71f4:			; <UNDEFINED> instruction: 0x4631d13b
    71f8:			; <UNDEFINED> instruction: 0xf7fe4640
    71fc:	ldr	pc, [r6, #3269]	; 0xcc5
    7200:	ldrbtmi	r4, [r8], #-2297	; 0xfffff707
    7204:	svc	0x0056f7fa
    7208:	rscscc	pc, pc, pc, asr #32
    720c:	blt	fe805210 <__bss_end__@@Base+0xfe7e29bc>
    7210:	bls	11a1e8 <__bss_end__@@Base+0xf7994>
    7214:	ldmdavc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7218:			; <UNDEFINED> instruction: 0xf43f2b00
    721c:	blmi	ffcf1ab8 <__bss_end__@@Base+0xffccf264>
    7220:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    7224:			; <UNDEFINED> instruction: 0xf98cf001
    7228:	blt	7c522c <__bss_end__@@Base+0x7a29d8>
    722c:			; <UNDEFINED> instruction: 0x3010f8da
    7230:	stmibmi	pc!, {r8, r9, sl, sp}^	; <UNPREDICTABLE>
    7234:	cdpmi	4, 14, cr4, cr15, cr11, {1}
    7238:			; <UNDEFINED> instruction: 0xf8034479
    723c:	ldrbtmi	r7, [lr], #-3073	; 0xfffff3ff
    7240:			; <UNDEFINED> instruction: 0x0010f8da
    7244:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7248:	umaalcc	pc, r4, r6, r8	; <UNPREDICTABLE>
    724c:	blcs	18a64 <version_etc_copyright@@Base+0x77cc>
    7250:	cfldrdge	mvd15, [r7, #-252]	; 0xffffff04
    7254:	andcs	r4, r1, #232, 16	; 0xe80000
    7258:	ldcvs	6, cr4, [r3], #68	; 0x44
    725c:	stmdals	r4, {r2, r7, r9, sl, lr}
    7260:	andeq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
    7264:			; <UNDEFINED> instruction: 0xf8eaf001
    7268:	subvc	pc, r4, r6, lsl #17
    726c:	cfldr32vs	mvfx14, [fp], #292	; 0x124
    7270:	ldrtmi	r2, [r0], -r1, lsl #2
    7274:			; <UNDEFINED> instruction: 0xf8e2f001
    7278:	stmdals	r9, {r0, r3, r4, r6, r8, sl, sp, lr, pc}
    727c:			; <UNDEFINED> instruction: 0xf7fe930b
    7280:	ldmib	sl, {r0, r2, r4, r7, r8, fp, ip, sp, lr, pc}^
    7284:	blls	2ebae8 <__bss_end__@@Base+0x2c9294>
    7288:			; <UNDEFINED> instruction: 0xf7ff3201
    728c:	vstrvs	d27, [fp, #176]	; 0xb0
    7290:	addsmi	r4, r3, #436207616	; 0x1a000000
    7294:	svcge	0x004af4bf
    7298:			; <UNDEFINED> instruction: 0xf8da7819
    729c:	mcrrpl	0, 1, r0, r1, cr0
    72a0:	blne	852b4 <__bss_end__@@Base+0x62a60>
    72a4:			; <UNDEFINED> instruction: 0xd1f7429a
    72a8:	strmi	lr, [r3], -r0, asr #14
    72ac:	stmdals	r4, {r1, r4, r6, r7, r8, sl, fp, lr}
    72b0:	ldrmi	r2, [r1], -r1, lsl #4
    72b4:	andls	r5, r7, r0, asr #18
    72b8:			; <UNDEFINED> instruction: 0xf8c0f001
    72bc:	stcvs	3, cr2, [r0]
    72c0:	subcc	pc, r4, r4, lsl #17
    72c4:	strmi	lr, [r3], -lr, lsr #8
    72c8:	stmdals	r4, {r0, r1, r3, r6, r7, r8, sl, fp, lr}
    72cc:	ldrmi	r2, [r1], -r1, lsl #4
    72d0:	andls	r5, r7, r0, asr #18
    72d4:			; <UNDEFINED> instruction: 0xf8b2f001
    72d8:	stcvs	3, cr2, [r0]
    72dc:	subcc	pc, r4, r4, lsl #17
    72e0:	stmiami	r6, {r0, r1, r2, r4, r6, sl, sp, lr, pc}^
    72e4:	subscc	r4, r8, r8, ror r4
    72e8:			; <UNDEFINED> instruction: 0xf926f7fe
    72ec:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}
    72f0:	ldmiblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72f4:	ldrbtmi	r4, [r8], #-2242	; 0xfffff73e
    72f8:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    72fc:	mlscs	r8, r0, r8, pc	; <UNPREDICTABLE>
    7300:			; <UNDEFINED> instruction: 0x0117e9d0
    7304:			; <UNDEFINED> instruction: 0xff54f7fe
    7308:	blt	10c530c <__bss_end__@@Base+0x10a2ab8>
    730c:	ldrbtmi	r4, [r8], #-2237	; 0xfffff743
    7310:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    7314:	mlscs	r8, r0, r8, pc	; <UNPREDICTABLE>
    7318:			; <UNDEFINED> instruction: 0x0117e9d0
    731c:			; <UNDEFINED> instruction: 0xff48f7fe
    7320:	blt	1ac5324 <__bss_end__@@Base+0x1aa2ad0>
    7324:	andscs	r9, r8, r5, lsl #20
    7328:			; <UNDEFINED> instruction: 0x1010f8da
    732c:	blx	2137e <version_etc_copyright@@Base+0x100e6>
    7330:			; <UNDEFINED> instruction: 0xf7ff2a01
    7334:	svcls	0x0004b99d
    7338:	stmiami	pc!, {r0, r9, sp}	; <UNPREDICTABLE>
    733c:	ldrmi	r4, [r1], -r3, asr #12
    7340:	andls	r5, r7, r8, lsr r8
    7344:			; <UNDEFINED> instruction: 0xf87af001
    7348:			; <UNDEFINED> instruction: 0xf8842300
    734c:	str	r3, [r3, #68]	; 0x44
    7350:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
    7354:			; <UNDEFINED> instruction: 0xf7fe3058
    7358:	blls	c571c <__bss_end__@@Base+0xa2ec8>
    735c:			; <UNDEFINED> instruction: 0xf7ff781b
    7360:			; <UNDEFINED> instruction: 0xf896b985
    7364:	strt	r2, [sl], #104	; 0x68
    7368:			; <UNDEFINED> instruction: 0xf43f1c70
    736c:	stmiami	r7!, {r3, r8, r9, fp, sp, pc}
    7370:			; <UNDEFINED> instruction: 0xf7fa4478
    7374:			; <UNDEFINED> instruction: 0xf8d5eea0
    7378:	blcs	135d0 <version_etc_copyright@@Base+0x2338>
    737c:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    7380:			; <UNDEFINED> instruction: 0x3098f8d5
    7384:	ldclne	8, cr6, [r3], #-120	; 0xffffff88
    7388:	bge	ffe8448c <__bss_end__@@Base+0xffe61c38>
    738c:	addhi	pc, r0, #14614528	; 0xdf0000
    7390:	svcmi	0x00a02400
    7394:			; <UNDEFINED> instruction: 0xf8cd4633
    7398:	ldrbtmi	r9, [r8], #44	; 0x2c
    739c:			; <UNDEFINED> instruction: 0xf8dd447f
    73a0:	smladls	r7, r0, r0, r9
    73a4:			; <UNDEFINED> instruction: 0xf8d3e006
    73a8:	ldrmi	r2, [r6], #-152	; 0xffffff68
    73ac:	mrrcne	8, 7, r6, r9, cr3
    73b0:	addshi	pc, sl, r0
    73b4:			; <UNDEFINED> instruction: 0x609cf8d5
    73b8:	strbmi	r4, [r1], -r2, lsr #12
    73bc:			; <UNDEFINED> instruction: 0xf8562001
    73c0:	strls	r6, [r0], -r4, lsr #32
    73c4:			; <UNDEFINED> instruction: 0xf7fa00a6
    73c8:	ldmib	r5, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    73cc:			; <UNDEFINED> instruction: 0xf8522326
    73d0:			; <UNDEFINED> instruction: 0xf8530024
    73d4:	addmi	r1, r8, #36	; 0x24
    73d8:	blmi	fe3fb404 <__bss_end__@@Base+0xfe3d8bb0>
    73dc:			; <UNDEFINED> instruction: 0x6def1a09
    73e0:			; <UNDEFINED> instruction: 0xf8592201
    73e4:	ldrtmi	r3, [r8], #-3
    73e8:			; <UNDEFINED> instruction: 0xf7fa681b
    73ec:	stmdals	r7, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    73f0:			; <UNDEFINED> instruction: 0xf7fa3401
    73f4:	blmi	fe282d7c <__bss_end__@@Base+0xfe260528>
    73f8:			; <UNDEFINED> instruction: 0xf8d3447b
    73fc:	adcmi	r2, r2, #148	; 0x94
    7400:			; <UNDEFINED> instruction: 0xf8d3d8d1
    7404:			; <UNDEFINED> instruction: 0xf8dd3098
    7408:	ldmdavs	lr, {r2, r3, r5, ip, pc}
    740c:	blt	fee05410 <__bss_end__@@Base+0xfede2bbc>
    7410:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    7414:			; <UNDEFINED> instruction: 0xff00f000
    7418:	mlscs	r8, r7, r8, pc	; <UNPREDICTABLE>
    741c:			; <UNDEFINED> instruction: 0xf8d9e4b8
    7420:	stmdacs	r1, {r3}
    7424:	ldrmi	sp, [r5], -r5, ror #18
    7428:			; <UNDEFINED> instruction: 0x46144690
    742c:	blt	fedc5430 <__bss_end__@@Base+0xfeda2bdc>
    7430:	blge	3c1bac <__bss_end__@@Base+0x39f358>
    7434:	strb	r6, [r4, #3634]	; 0xe32
    7438:	ldclmi	0, cr2, [sl], #-0
    743c:	mcr2	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    7440:	ldrbtmi	r4, [ip], #-2425	; 0xfffff687
    7444:			; <UNDEFINED> instruction: 0xf1042201
    7448:	ldrbtmi	r0, [r9], #-88	; 0xffffffa8
    744c:	blx	fe74544e <__bss_end__@@Base+0xfe722bfa>
    7450:			; <UNDEFINED> instruction: 0x6de04976
    7454:			; <UNDEFINED> instruction: 0xf7fa4479
    7458:	strmi	lr, [r4], -r4, lsr #30
    745c:			; <UNDEFINED> instruction: 0xf0002800
    7460:	stmdavs	r3, {r2, r4, r7, pc}
    7464:	ldrle	r0, [r1], #-1753	; 0xfffff927
    7468:	ldcge	14, cr9, [r5, #-40]	; 0xffffffd8
    746c:	addpl	pc, r0, #1325400064	; 0x4f000000
    7470:	tstcs	r1, r3, lsr #12
    7474:			; <UNDEFINED> instruction: 0xf7fa4628
    7478:	cdpne	15, 0, cr14, cr2, cr4, {2}
    747c:	strtmi	sp, [r9], -r3, lsl #26
    7480:			; <UNDEFINED> instruction: 0xf7fe4630
    7484:	stmdavs	r3!, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
    7488:	strble	r0, [pc, #1754]!	; 7b6a <pclose@plt+0x579e>
    748c:			; <UNDEFINED> instruction: 0xf7fa4620
    7490:			; <UNDEFINED> instruction: 0xf7feef9e
    7494:	bmi	19c6d78 <__bss_end__@@Base+0x19a4524>
    7498:	mrcvs	4, 0, r4, cr3, cr10, {3}
    749c:	ldmdbmi	r6, {r0, r1, r3, r6, r8, ip, sp, pc}^
    74a0:			; <UNDEFINED> instruction: 0x9c043b01
    74a4:	stmdapl	r1!, {r4, r6, r7, r8, sl, fp, sp, lr}^
    74a8:	stmdavc	r9, {r6, r7, sl, fp, ip, lr}
    74ac:	svclt	0x00084288
    74b0:			; <UNDEFINED> instruction: 0xf8996613
    74b4:			; <UNDEFINED> instruction: 0xe65e2010
    74b8:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    74bc:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    74c0:	mlscs	r8, r0, r8, pc	; <UNPREDICTABLE>
    74c4:			; <UNDEFINED> instruction: 0x0117e9d0
    74c8:	mrc2	7, 3, pc, cr2, cr14, {7}
    74cc:	mulscs	r0, r9, r8
    74d0:	ldmdami	r9, {r1, r2, r3, r6, r9, sl, sp, lr, pc}^
    74d4:			; <UNDEFINED> instruction: 0xf1004478
    74d8:			; <UNDEFINED> instruction: 0xf8900340
    74dc:	ldmib	r0, {r3, r5, r6, sp}^
    74e0:			; <UNDEFINED> instruction: 0xf7fe0117
    74e4:	strb	pc, [fp], -r5, ror #28	; <UNPREDICTABLE>
    74e8:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    74ec:			; <UNDEFINED> instruction: 0xf7ff6816
    74f0:	vmlsvs.f32	s22, s16, s12
    74f4:			; <UNDEFINED> instruction: 0xf899b91e
    74f8:	bfieq	r2, r0, #0, #24
    74fc:	addmi	sp, r3, #213909504	; 0xcc00000
    7500:	bge	1244704 <__bss_end__@@Base+0x1221eb0>
    7504:	tstcs	r1, sp, asr #22
    7508:	mulscs	r0, r9, r8
    750c:			; <UNDEFINED> instruction: 0x661e447b
    7510:	addsne	pc, r0, r3, lsl #17
    7514:	blls	3c0dc0 <__bss_end__@@Base+0x39e56c>
    7518:	ldceq	8, cr15, [r0], {83}	; 0x53
    751c:	stc	7, cr15, [r0, #-1000]	; 0xfffffc18
    7520:	stmialt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7524:			; <UNDEFINED> instruction: 0xf8dd9b02
    7528:	ldmdavc	fp, {r4, sp, pc}
    752c:	stmdami	r4, {r0, r1, r6, r8, r9, fp, ip, sp, pc}^
    7530:	ldrbtmi	r4, [r8], #-2884	; 0xfffff4bc
    7534:	stmdbcc	r1, {r0, r9, sl, fp, sp, lr}
    7538:			; <UNDEFINED> instruction: 0xf85a6601
    753c:	ldmdavs	fp, {r0, r1, ip, sp}
    7540:			; <UNDEFINED> instruction: 0xf47f2b00
    7544:	blmi	1031954 <__bss_end__@@Base+0x100f100>
    7548:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    754c:	blcs	255c0 <__bss_end__@@Base+0x2d6c>
    7550:	ldmge	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    7554:	movteq	pc, #256	; 0x100	; <UNPREDICTABLE>
    7558:	mlscs	r8, r0, r8, pc	; <UNPREDICTABLE>
    755c:			; <UNDEFINED> instruction: 0xf7fe6dc0
    7560:			; <UNDEFINED> instruction: 0xf7fffe27
    7564:	bne	ff035934 <__bss_end__@@Base+0xff0130e0>
    7568:	cdpvs	6, 4, cr6, cr8, cr8, {0}
    756c:	stmdavs	r5!, {r0, r9, sl, sp}
    7570:	blne	1022ca8 <__bss_end__@@Base+0x1000454>
    7574:	addsvs	pc, r0, r1, lsl #17
    7578:	strbvs	r4, [r8], -r3, lsr #8
    757c:	ldrb	r6, [r4, #1483]!	; 0x5cb
    7580:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    7584:	ldc	7, cr15, [r6, #1000]	; 0x3e8
    7588:	ldmdbmi	r1!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    758c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7590:	ldcl	7, cr15, [sl], #1000	; 0x3e8
    7594:	cdp2	0, 4, cr15, cr0, cr0, {0}
    7598:			; <UNDEFINED> instruction: 0x3098f8d5
    759c:			; <UNDEFINED> instruction: 0xf7ff681e
    75a0:			; <UNDEFINED> instruction: 0xf7fab9ee
    75a4:	stmdbmi	fp!, {r1, r2, r8, sl, fp, sp, lr, pc}
    75a8:	strtmi	r2, [r0], -r5, lsl #4
    75ac:			; <UNDEFINED> instruction: 0xf7fa4479
    75b0:			; <UNDEFINED> instruction: 0xf000ecec
    75b4:	blls	3c6e80 <__bss_end__@@Base+0x3a462c>
    75b8:	andls	r2, r0, #1073741824	; 0x40000000
    75bc:	mrcne	2, 6, r2, cr14, cr3, {5}
    75c0:	ldrtmi	r9, [r0], -pc, lsl #22
    75c4:	mcr	7, 0, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    75c8:			; <UNDEFINED> instruction: 0xf7fa4630
    75cc:	strmi	lr, [r6], #-3540	; 0xfffff22c
    75d0:	strbt	r1, [ip], #-3062	; 0xfffff40a
    75d4:	strdeq	sl, [r1], -r0
    75d8:			; <UNDEFINED> instruction: 0x0001afb2
    75dc:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    75e0:	andeq	r8, r0, ip, ror #28
    75e4:	andeq	r0, r0, r4, lsl #4
    75e8:	strdeq	r8, [r0], -lr
    75ec:	andeq	sl, r1, ip, lsl pc
    75f0:	andeq	r9, r0, r8, lsr #21
    75f4:	strdeq	sl, [r1], -lr
    75f8:	andeq	r0, r0, r8, lsl r2
    75fc:	andeq	sl, r1, r8, asr lr
    7600:	andeq	sl, r1, r6, asr #28
    7604:	andeq	sl, r1, lr, lsr #28
    7608:	andeq	sl, r1, sl, ror #27
    760c:	andeq	r8, r0, r4, asr #25
    7610:			; <UNDEFINED> instruction: 0x00008cb2
    7614:	andeq	r8, r0, r4, asr #25
    7618:	andeq	r0, r0, ip, lsl r2
    761c:	andeq	sl, r1, r4, asr #26
    7620:	andeq	r8, r0, r2, ror #24
    7624:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    7628:	andeq	r8, r0, lr, asr #28
    762c:	andeq	r9, r0, ip, lsl #17
    7630:	andeq	sl, r1, r4, lsr #25
    7634:	andeq	sl, r1, r2, lsl #25
    7638:	andeq	sl, r1, r8, ror #24
    763c:	andeq	sl, r1, r0, lsr ip
    7640:	andeq	sl, r1, sl, lsl #24
    7644:	ldrdeq	r0, [r0], -r4
    7648:	andeq	r0, r0, r0, lsl #4
    764c:	andeq	r8, r0, lr, ror sl
    7650:	andeq	r8, r0, r2, lsl #21
    7654:	andeq	r8, r0, r4, ror #20
    7658:	ldrbmi	lr, [r0, sp, lsr #18]!
    765c:	svcmi	0x0042b0a6
    7660:	blmi	108ff30 <__bss_end__@@Base+0x106d6dc>
    7664:	ldrbtmi	r4, [pc], #-1542	; 766c <pclose@plt+0x52a0>
    7668:	strmi	r4, [sp], -r1, asr #24
    766c:			; <UNDEFINED> instruction: 0xf8572100
    7670:	ldrbtmi	sl, [ip], #-3
    7674:	subseq	pc, r8, r4, lsl #2
    7678:	ldrdcc	pc, [r0], -sl
    767c:			; <UNDEFINED> instruction: 0xf7fe9325
    7680:	andcs	pc, r0, #430080	; 0x69000
    7684:	ldrmi	r4, [r1], -r0, lsr #12
    7688:	blx	1945688 <__bss_end__@@Base+0x1922e34>
    768c:			; <UNDEFINED> instruction: 0xf1042200
    7690:	ldrmi	r0, [r1], -r4, lsr #32
    7694:	blx	17c5694 <__bss_end__@@Base+0x17a2e40>
    7698:			; <UNDEFINED> instruction: 0xf88d2301
    769c:	tstlt	sp, ip
    76a0:	tstlt	fp, fp, lsr #16
    76a4:	and	r9, r7, r0, lsl #10
    76a8:	ldmpl	fp!, {r1, r4, r5, r8, r9, fp, lr}^
    76ac:	blcs	21720 <version_etc_copyright@@Base+0x10488>
    76b0:	blmi	c7bbfc <__bss_end__@@Base+0xc593a8>
    76b4:	movwls	r4, #1147	; 0x47b
    76b8:	ldrdhi	pc, [r0], #143	; 0x8f
    76bc:	bmi	c102c4 <__bss_end__@@Base+0xbeda70>
    76c0:			; <UNDEFINED> instruction: 0xf8df466d
    76c4:	ldrbtmi	r9, [r8], #192	; 0xc0
    76c8:	movwls	r4, #5242	; 0x147a
    76cc:			; <UNDEFINED> instruction: 0xf1089204
    76d0:	movwls	r0, #10328	; 0x2858
    76d4:			; <UNDEFINED> instruction: 0x932244f9
    76d8:	strtmi	lr, [r9], -r6
    76dc:			; <UNDEFINED> instruction: 0xf7fe4630
    76e0:	mcrrne	14, 13, pc, r3, cr11	; <UNPREDICTABLE>
    76e4:			; <UNDEFINED> instruction: 0xd1204604
    76e8:	ldrtmi	r2, [r1], -r0, lsl #4
    76ec:			; <UNDEFINED> instruction: 0xf7fe4628
    76f0:	msrlt	SPSR_, #1392	; 0x570
    76f4:	ldmpl	fp!, {r2, r5, r8, r9, fp, lr}^
    76f8:	blcs	2576c <__bss_end__@@Base+0x2f18>
    76fc:	stmdals	r2!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
    7700:			; <UNDEFINED> instruction: 0xf7fab318
    7704:	bllt	42d74 <__bss_end__@@Base+0x20520>
    7708:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
    770c:	strbmi	r9, [r9], -r2, lsl #22
    7710:			; <UNDEFINED> instruction: 0xf7fa2001
    7714:	strbmi	lr, [r0], -ip, lsl #27
    7718:			; <UNDEFINED> instruction: 0xff0ef7fd
    771c:	ldrtmi	r4, [r0], -r9, lsr #12
    7720:	mrc2	7, 5, pc, cr10, cr14, {7}
    7724:	strmi	r1, [r4], -r3, asr #24
    7728:			; <UNDEFINED> instruction: 0x4628d0de
    772c:			; <UNDEFINED> instruction: 0xf94cf7fe
    7730:	bls	96db3c <__bss_end__@@Base+0x94b2e8>
    7734:			; <UNDEFINED> instruction: 0xf8da2900
    7738:	svclt	0x000c3000
    773c:	andcs	r4, r2, r0, lsr #12
    7740:			; <UNDEFINED> instruction: 0xd106429a
    7744:	pop	{r1, r2, r5, ip, sp, pc}
    7748:	bls	1a9710 <__bss_end__@@Base+0x186ebc>
    774c:			; <UNDEFINED> instruction: 0x4604e7de
    7750:			; <UNDEFINED> instruction: 0xf7fae7eb
    7754:	stmdbmi	lr, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    7758:	andcs	r2, r0, r5, lsl #4
    775c:			; <UNDEFINED> instruction: 0xf7fa4479
    7760:			; <UNDEFINED> instruction: 0xf000ec14
    7764:	svclt	0x0000fd59
    7768:	andeq	sl, r1, lr, lsr r7
    776c:	ldrdeq	r0, [r0], -ip
    7770:	andeq	sl, r1, sl, asr #21
    7774:	andeq	r0, r0, ip, lsl #4
    7778:	andeq	sl, r1, r8, lsr #19
    777c:	andeq	sl, r1, r6, ror sl
    7780:			; <UNDEFINED> instruction: 0xffffde69
    7784:	ldrdeq	r8, [r0], -r4
    7788:	andeq	r0, r0, ip, ror #3
    778c:	andeq	r8, r0, r6, lsl #19
    7790:	andeq	r8, r0, ip, lsr r9
    7794:	bmi	6da404 <__bss_end__@@Base+0x6b7bb0>
    7798:	ldrblt	r4, [r0, #1147]!	; 0x47b
    779c:	ldmpl	pc, {r0, r1, r7, ip, sp, pc}	; <UNPREDICTABLE>
    77a0:	strmi	r4, [r8], -r6, lsl #12
    77a4:			; <UNDEFINED> instruction: 0xf88d460d
    77a8:	ldmdavs	fp!, {r0, r1, sp, lr}
    77ac:			; <UNDEFINED> instruction: 0xf7fa9301
    77b0:	strtmi	lr, [fp], -ip, asr #23
    77b4:			; <UNDEFINED> instruction: 0xf10d2201
    77b8:	strmi	r0, [r4], -r3, lsl #2
    77bc:			; <UNDEFINED> instruction: 0xf0072000
    77c0:	fstmiaxne	r3, {d15-d22}	;@ Deprecated
    77c4:	ldmdale	r4, {r0, r1, r8, r9, fp, sp}
    77c8:			; <UNDEFINED> instruction: 0xf003e8df
    77cc:	stmdbeq	r2, {r1, r8, sl, fp}
    77d0:	bls	4f7dc <__bss_end__@@Base+0x2cf88>
    77d4:	addsmi	r6, sl, #3866624	; 0x3b0000
    77d8:	andlt	sp, r3, r9, lsl #2
    77dc:	blx	fed36fa4 <__bss_end__@@Base+0xfed14750>
    77e0:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
    77e4:	strdcs	lr, [r0], -r5
    77e8:	rsbvs	r6, r8, r8, lsr #32
    77ec:			; <UNDEFINED> instruction: 0xf7fae7f1
    77f0:	strmi	lr, [r2], -r0, ror #23
    77f4:	ldrtmi	r4, [r1], -r4, lsl #16
    77f8:			; <UNDEFINED> instruction: 0xf0004478
    77fc:	svclt	0x0000fd0d
    7800:	andeq	sl, r1, ip, lsl #12
    7804:	ldrdeq	r0, [r0], -ip
    7808:	andeq	r8, r0, r8, asr #17
    780c:			; <UNDEFINED> instruction: 0xf005b510
    7810:	stmdbmi	r9, {r0, r8, r9, fp, ip, sp, lr, pc}
    7814:	ldrbtmi	r4, [r9], #-3081	; 0xfffff3f7
    7818:	bl	18c5808 <__bss_end__@@Base+0x18a2fb4>
    781c:	ldrbtmi	r4, [ip], #-2824	; 0xfffff4f8
    7820:	blx	fec1dbb4 <__bss_end__@@Base+0xfebfb360>
    7824:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    7828:			; <UNDEFINED> instruction: 0xf7fa7018
    782c:	blmi	182894 <__bss_end__@@Base+0x160040>
    7830:	andsvs	r5, r8, r3, ror #17
    7834:	svclt	0x0000bd10
    7838:	ldrdeq	r8, [r0], -r2
    783c:	andeq	sl, r1, r6, lsl #11
    7840:	andeq	r0, r0, r8, asr #3
    7844:	andeq	r0, r0, r8, ror #3
    7848:	ldrbmi	lr, [r0, sp, lsr #18]!
    784c:	mcrmi	0, 3, fp, cr7, cr6, {5}
    7850:	bmi	19d9068 <__bss_end__@@Base+0x19b6814>
    7854:	ldrbtmi	r4, [lr], #-1551	; 0xfffff9f1
    7858:			; <UNDEFINED> instruction: 0xf8564b66
    785c:			; <UNDEFINED> instruction: 0xf8d88002
    7860:	eorsls	r2, r5, #0
    7864:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7868:	strble	r0, [r3, #-2011]!	; 0xfffff825
    786c:	vqdmulh.s<illegal width 8>	q10, <illegal reg q5.5>, q9
    7870:			; <UNDEFINED> instruction: 0xf856257c
    7874:			; <UNDEFINED> instruction: 0xf8daa003
    7878:	blcs	53880 <__bss_end__@@Base+0x3102c>
    787c:	adchi	pc, r7, r0
    7880:			; <UNDEFINED> instruction: 0xf0002b00
    7884:			; <UNDEFINED> instruction: 0xf8d480ae
    7888:	strtmi	r9, [sl], -r0, lsr #32
    788c:	streq	pc, [pc, #-704]	; 75d4 <pclose@plt+0x5208>
    7890:	andeq	pc, r7, #192, 4
    7894:	svclt	0x00182b02
    7898:			; <UNDEFINED> instruction: 0xf0194615
    789c:	svclt	0x00180f02
    78a0:	streq	pc, [r0, #1093]	; 0x445
    78a4:	stmdblt	pc, {r1, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
    78a8:	strvc	pc, [r0, #-69]	; 0xffffffbb
    78ac:	svceq	0x0004f019
    78b0:	stmdbeq	lr!, {r2, r8, ip, sp, lr, pc}
    78b4:			; <UNDEFINED> instruction: 0xf025bf1c
    78b8:	vst3.16	{d16,d18,d20}, [r5], r0
    78bc:	strtmi	r7, [r8], -r0, lsl #11
    78c0:	ldcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    78c4:	strtmi	r6, [r2], -r1, ror #20
    78c8:			; <UNDEFINED> instruction: 0xf7fa4648
    78cc:	blmi	1302dd4 <__bss_end__@@Base+0x12e0580>
    78d0:	stceq	0, cr15, [r0], {79}	; 0x4f
    78d4:			; <UNDEFINED> instruction: 0xf8c458f3
    78d8:	ldmdavc	sl, {r2, r4, lr, pc}
    78dc:	bcs	2a7570 <__bss_end__@@Base+0x284d1c>
    78e0:	bvs	877510 <__bss_end__@@Base+0x854cbc>
    78e4:	vaddw.u8	q9, <illegal reg q0.5>, d0
    78e8:	vrhadd.u32	d16, d17, d0
    78ec:	strvc	r1, [r3, -r7, asr #7]!
    78f0:	cmple	r7, r0, lsl #16
    78f4:	teqle	pc, r0, lsl #30
    78f8:	svclt	0x000c2a0a
    78fc:	strcs	r2, [r2, -r0, lsl #14]
    7900:			; <UNDEFINED> instruction: 0xf918f005
    7904:			; <UNDEFINED> instruction: 0x462a493e
    7908:	adcvs	r4, r0, #61865984	; 0x3b00000
    790c:			; <UNDEFINED> instruction: 0xf0055871
    7910:	movwcs	pc, #6421	; 0x1915	; <UNPREDICTABLE>
    7914:	ldmib	r4, {r3, r6, r9, sl, lr}^
    7918:			; <UNDEFINED> instruction: 0xf0041209
    791c:	bvs	1906880 <__bss_end__@@Base+0x18e402c>
    7920:	suble	r2, r1, r1, lsl #22
    7924:			; <UNDEFINED> instruction: 0xf8d89a35
    7928:	addsmi	r3, sl, #0
    792c:	eorslt	sp, r6, ip, asr r1
    7930:			; <UNDEFINED> instruction: 0x87f0e8bd
    7934:			; <UNDEFINED> instruction: 0xf8564b30
    7938:			; <UNDEFINED> instruction: 0xf8daa003
    793c:	blcs	53944 <__bss_end__@@Base+0x310f0>
    7940:	blcs	3ba70 <__bss_end__@@Base+0x1921c>
    7944:	vqadd.s8	d29, d0, d28
    7948:	vrshl.s8	q11, q3, q0
    794c:	vmlal.s<illegal width 8>	q9, d0, d2[1]
    7950:	vabal.s8	<illegal reg q8.5>, d0, d15
    7954:	blcs	8c170 <__bss_end__@@Base+0x6991c>
    7958:	sadd16mi	fp, r5, r8
    795c:	ldrdls	pc, [r0], -r4	; <UNPREDICTABLE>
    7960:	svceq	0x0002f019
    7964:			; <UNDEFINED> instruction: 0xf445bf18
    7968:	orrsle	r0, ip, r0, lsl #11
    796c:	addvc	pc, r0, pc, asr #8
    7970:	bl	feb45960 <__bss_end__@@Base+0xfeb2310c>
    7974:	ldr	r6, [r6, r0, lsr #2]
    7978:	svccc	0x000169a3
    797c:	adcsle	r4, fp, #-1342177269	; 0xb000000b
    7980:	ldrdcc	pc, [r0], -sl
    7984:			; <UNDEFINED> instruction: 0xd1b72b00
    7988:	andcs	r4, r5, #491520	; 0x78000
    798c:	ldrbtmi	sl, [r9], #-3075	; 0xfffff3fd
    7990:	b	ffec5980 <__bss_end__@@Base+0xffea312c>
    7994:	sbccs	r9, r8, #0, 14
    7998:	strmi	r2, [r3], -r1, lsl #2
    799c:			; <UNDEFINED> instruction: 0xf7fa4620
    79a0:	strtmi	lr, [r0], -r2, lsr #24
    79a4:			; <UNDEFINED> instruction: 0xf8e8f7fb
    79a8:	mlacs	lr, r4, r8, pc	; <UNPREDICTABLE>
    79ac:	svclt	0x00082a5e
    79b0:	eorcc	pc, ip, r4, lsl #17
    79b4:	bcs	93bc94 <__bss_end__@@Base+0x919440>
    79b8:			; <UNDEFINED> instruction: 0xf884bf08
    79bc:	ldr	r3, [r1, sp, lsr #32]!
    79c0:	strbcs	pc, [r6, #-576]	; 0xfffffdc0	; <UNPREDICTABLE>
    79c4:	strne	pc, [r5, #-704]	; 0xfffffd40
    79c8:	strcc	pc, [r0, #-1061]	; 0xfffffbdb
    79cc:	vqdmlsl.s<illegal width 8>	q15, d16, d2[1]
    79d0:	vst3.8	{d16,d18,d20}, [r5], r3
    79d4:	strb	r2, [r1, r0, asr #11]
    79d8:	strbcs	pc, [r6, #-576]	; 0xfffffdc0	; <UNPREDICTABLE>
    79dc:	strne	pc, [r1, #-704]	; 0xfffffd40
    79e0:	vqshl.s64	q15, <illegal reg q11.5>, #0
    79e4:	strb	r0, [pc, r7, lsl #10]!
    79e8:	b	ff8c59d8 <__bss_end__@@Base+0xff8a3184>
    79ec:	andeq	sl, r1, lr, asr #10
    79f0:	ldrdeq	r0, [r0], -ip
    79f4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    79f8:	ldrdeq	r0, [r0], -r4
    79fc:	andeq	r0, r0, r8, lsl r2
    7a00:	strdeq	r0, [r0], -r4
    7a04:	andeq	r8, r0, sl, lsr #15
    7a08:	stmdami	r2, {r0, r9, sl, lr}
    7a0c:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    7a10:	stc2	0, cr15, [r2], {-0}
    7a14:	andeq	r9, r0, lr, ror r1
    7a18:			; <UNDEFINED> instruction: 0x4604b510
    7a1c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    7a20:	bl	d45a10 <__bss_end__@@Base+0xd231bc>
    7a24:	ldfltd	f3, [r0, #-0]
    7a28:			; <UNDEFINED> instruction: 0xf7ff4620
    7a2c:	svclt	0x0000ffed
    7a30:	andeq	r8, r0, r6, asr #14
    7a34:	mvnsmi	lr, sp, lsr #18
    7a38:	ldrmi	r4, [r7], -lr, lsl #12
    7a3c:			; <UNDEFINED> instruction: 0xf0004680
    7a40:			; <UNDEFINED> instruction: 0x4605ff13
    7a44:			; <UNDEFINED> instruction: 0x2e00b930
    7a48:			; <UNDEFINED> instruction: 0x4604bfd8
    7a4c:			; <UNDEFINED> instruction: 0x4620dc1e
    7a50:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7a54:			; <UNDEFINED> instruction: 0xf007302f
    7a58:			; <UNDEFINED> instruction: 0x4604f935
    7a5c:	strbmi	r6, [r0], -r6, lsl #4
    7a60:	strteq	pc, [lr], -r4, lsl #2
    7a64:	cdp2	0, 15, cr15, cr14, cr0, {0}
    7a68:	strmi	r4, [r1], -sl, lsr #12
    7a6c:			; <UNDEFINED> instruction: 0xf7fa4630
    7a70:	strtmi	lr, [r9], -r0, ror #20
    7a74:	ldrtmi	r2, [r0], -r2, lsl #4
    7a78:	blx	feec5a6e <__bss_end__@@Base+0xfeea321a>
    7a7c:	rsbvs	r4, r0, #59768832	; 0x3900000
    7a80:			; <UNDEFINED> instruction: 0xf7ff4620
    7a84:	strtmi	pc, [r0], -r1, ror #29
    7a88:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7a8c:	andcs	r4, r5, #49152	; 0xc000
    7a90:	tstcc	pc, r9, ror r4	; <UNPREDICTABLE>
    7a94:	b	1e45a84 <__bss_end__@@Base+0x1e23230>
    7a98:			; <UNDEFINED> instruction: 0xf86ef7fb
    7a9c:	andeq	r8, r0, r0, ror #12
    7aa0:	svcmi	0x00f0e92d
    7aa4:	stclmi	6, cr4, [r3, #552]!	; 0x228
    7aa8:	stmibmi	r3!, {r0, r3, r4, r7, r9, sl, lr}^
    7aac:	ldrbtmi	fp, [sp], #-137	; 0xffffff77
    7ab0:			; <UNDEFINED> instruction: 0xf8dd4616
    7ab4:	stmdapl	fp!, {r3, r6, pc}^
    7ab8:	ldmdavs	fp, {r1, r8, r9, ip, pc}
    7abc:	stmdacs	r0, {r0, r1, r2, r8, r9, ip, pc}
    7ac0:	rscshi	pc, fp, r0
    7ac4:			; <UNDEFINED> instruction: 0x46044bdd
    7ac8:	andsvs	r4, r8, fp, ror r4
    7acc:	mvnsvc	pc, #82837504	; 0x4f00000
    7ad0:	mvnsvc	pc, #208666624	; 0xc700000
    7ad4:	vqsub.s8	d4, d16, d14
    7ad8:	blls	4e8160 <__bss_end__@@Base+0x4c590c>
    7adc:	movwcc	r7, #3874	; 0xf22
    7ae0:	movwcs	fp, #7960	; 0x1f18
    7ae4:	tstne	r2, #77824	; 0x13000
    7ae8:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    7aec:			; <UNDEFINED> instruction: 0xf04f8da3
    7af0:	svcvc	0x00220b01
    7af4:	subeq	pc, r2, #-1409286143	; 0xac000001
    7af8:	blcs	25788 <__bss_end__@@Base+0x2f34>
    7afc:			; <UNDEFINED> instruction: 0xf894d046
    7b00:	blcs	13bbc <version_etc_copyright@@Base+0x2924>
    7b04:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
    7b08:	svceq	0x0000f1b9
    7b0c:	bvs	8fbb70 <__bss_end__@@Base+0x8d931c>
    7b10:			; <UNDEFINED> instruction: 0xf140075a
    7b14:	blmi	ff2a7fe0 <__bss_end__@@Base+0xff28578c>
    7b18:	andeq	lr, r9, sl, lsl #22
    7b1c:	stccs	8, cr15, [r1], {16}
    7b20:	ldmdavc	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7b24:	andle	r4, sl, sl, lsl #5
    7b28:	andeq	lr, r9, #169984	; 0x29800
    7b2c:	bl	fe645b1c <__bss_end__@@Base+0xfe6232c8>
    7b30:			; <UNDEFINED> instruction: 0xf0002800
    7b34:	bl	fe827fc0 <__bss_end__@@Base+0xfe80576c>
    7b38:			; <UNDEFINED> instruction: 0xf103030a
    7b3c:	blls	4c9f48 <__bss_end__@@Base+0x4a76f4>
    7b40:			; <UNDEFINED> instruction: 0xf8d8b1d3
    7b44:	bcs	fb5c <_IO_stdin_used@@Base+0x1d8>
    7b48:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    7b4c:	ldrdeq	pc, [r8], -r8
    7b50:	andls	pc, r0, r2, asr #17
    7b54:	andls	pc, r0, r0, asr #17
    7b58:	ldrdcc	pc, [r0], -r8
    7b5c:	stmdble	fp, {r0, r8, r9, fp, sp}
    7b60:			; <UNDEFINED> instruction: 0xf04f2301
    7b64:			; <UNDEFINED> instruction: 0xf84031ff
    7b68:	movwcc	r1, #7940	; 0x1f04
    7b6c:	svcne	0x0004f842
    7b70:	ldrdmi	pc, [r0], -r8
    7b74:	ldmle	r6!, {r2, r3, r4, r7, r9, lr}^
    7b78:	blls	8fb84 <__bss_end__@@Base+0x6d330>
    7b7c:	ldmdavs	fp, {r0, r1, r2, r9, fp, ip, pc}
    7b80:			; <UNDEFINED> instruction: 0xf040429a
    7b84:	andlt	r8, r9, r8, asr #2
    7b88:	svchi	0x00f0e8bd
    7b8c:	svceq	0x0000f1b9
    7b90:	adchi	pc, r5, r0, asr #32
    7b94:	ldrtmi	r6, [r8], -r7, lsr #21
    7b98:	blx	4c3bb0 <__bss_end__@@Base+0x4a135c>
    7b9c:			; <UNDEFINED> instruction: 0xf0002800
    7ba0:	bl	2a7ec4 <__bss_end__@@Base+0x285670>
    7ba4:	stmib	sp, {r1, r2, r8, r9}^
    7ba8:	movwls	r9, #14592	; 0x3900
    7bac:			; <UNDEFINED> instruction: 0x461a4651
    7bb0:			; <UNDEFINED> instruction: 0xf004465b
    7bb4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    7bb8:	sbcshi	pc, lr, r0
    7bbc:	bvs	8ee410 <__bss_end__@@Base+0x8cbbbc>
    7bc0:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    7bc4:			; <UNDEFINED> instruction: 0xf0002a00
    7bc8:	blcs	28054 <__bss_end__@@Base+0x5800>
    7bcc:	rschi	pc, pc, r0
    7bd0:	stmiapl	fp!, {r0, r1, r3, r4, r7, r8, r9, fp, lr}^
    7bd4:	movwls	r7, #22559	; 0x581f
    7bd8:			; <UNDEFINED> instruction: 0xf0002f0a
    7bdc:			; <UNDEFINED> instruction: 0xf1b98086
    7be0:			; <UNDEFINED> instruction: 0xf0000f00
    7be4:	strbmi	r8, [sl], -r2, ror #1
    7be8:			; <UNDEFINED> instruction: 0x46504639
    7bec:	b	ff545bdc <__bss_end__@@Base+0xff523388>
    7bf0:	stmdacs	r0, {r0, r2, r6, sl, fp, ip}
    7bf4:	sbcshi	pc, r9, r0
    7bf8:	bl	2ae84c <__bss_end__@@Base+0x28bff8>
    7bfc:	ldrbmi	r0, [r6], #-2825	; 0xfffff4f7
    7c00:	blcs	194ec <version_etc_copyright@@Base+0x8254>
    7c04:	andshi	pc, r0, sp, asr #17
    7c08:			; <UNDEFINED> instruction: 0x9014f8dd
    7c0c:			; <UNDEFINED> instruction: 0x4643bf14
    7c10:	movwls	r2, #13056	; 0x3300
    7c14:	blls	ffc6c <__bss_end__@@Base+0xdd418>
    7c18:	andeq	lr, fp, #160, 22	; 0x28000
    7c1c:	andls	r4, r0, #42991616	; 0x2900000
    7c20:	strtmi	r1, [r0], -r2, asr #22
    7c24:	bl	feaec830 <__bss_end__@@Base+0xfeac9fdc>
    7c28:			; <UNDEFINED> instruction: 0xf7fa0305
    7c2c:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr, pc}
    7c30:	rscshi	pc, fp, r0, lsl #5
    7c34:	strhtle	r4, [r7], #-39	; 0xffffffd9
    7c38:			; <UNDEFINED> instruction: 0xf8991c7d
    7c3c:	strtmi	r1, [fp], r0
    7c40:	stmdaeq	r5, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    7c44:	strbmi	r4, [r2], -r8, lsr #12
    7c48:	bl	2c5c38 <__bss_end__@@Base+0x2a33e4>
    7c4c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    7c50:	blls	fc3dc <__bss_end__@@Base+0xd9b88>
    7c54:	bl	fe999760 <__bss_end__@@Base+0xfe976f0c>
    7c58:	strbmi	r0, [sl], -fp, lsl #12
    7c5c:	strtmi	r4, [r9], -r0, lsr #12
    7c60:	movwvs	lr, #2509	; 0x9cd
    7c64:	movweq	lr, #23467	; 0x5bab
    7c68:			; <UNDEFINED> instruction: 0x8010f8dd
    7c6c:	b	fe3c5c5c <__bss_end__@@Base+0xfe3a3408>
    7c70:	blle	1251c78 <__bss_end__@@Base+0x122f424>
    7c74:	bl	fe96e8c8 <__bss_end__@@Base+0xfe94c074>
    7c78:	strtmi	r0, [r8], #-1290	; 0xfffffaf6
    7c7c:	suble	r2, r3, r0, lsl #22
    7c80:	ldrdcc	pc, [r0], -r8
    7c84:	eorsle	r2, pc, r0, lsl #22
    7c88:	ldrdne	pc, [r4], -r8
    7c8c:			; <UNDEFINED> instruction: 0xf8d82300
    7c90:	stmdbcc	r4, {r3, lr}
    7c94:	svccs	0x0004f851
    7c98:	svclt	0x00a42a00
    7c9c:	andvs	r1, sl, r2, asr r9
    7ca0:	eorcs	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    7ca4:	svclt	0x00a42a00
    7ca8:			; <UNDEFINED> instruction: 0xf8441952
    7cac:			; <UNDEFINED> instruction: 0xf8d82023
    7cb0:	movwcc	r2, #4096	; 0x1000
    7cb4:	stmiale	sp!, {r1, r3, r4, r7, r9, lr}^
    7cb8:	blmi	18bfd58 <__bss_end__@@Base+0x189d504>
    7cbc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    7cc0:			; <UNDEFINED> instruction: 0xf47f2c00
    7cc4:	stmdbmi	r0!, {r0, r1, r8, r9, sl, fp, sp, pc}^
    7cc8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7ccc:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cd0:			; <UNDEFINED> instruction: 0xff52f7fa
    7cd4:			; <UNDEFINED> instruction: 0xf0044638
    7cd8:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    7cdc:	bvs	8fc28c <__bss_end__@@Base+0x8d9a38>
    7ce0:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    7ce4:			; <UNDEFINED> instruction: 0xf47f2b00
    7ce8:	blls	4f3abc <__bss_end__@@Base+0x4d1268>
    7cec:	strbmi	r2, [fp], -r0, lsl #22
    7cf0:	andeq	lr, r3, #169984	; 0x29800
    7cf4:			; <UNDEFINED> instruction: 0xf04fbf08
    7cf8:	stmib	sp, {fp}^
    7cfc:	ldrbmi	r2, [r1], -r0, lsl #16
    7d00:			; <UNDEFINED> instruction: 0x46204632
    7d04:	b	10c5cf4 <__bss_end__@@Base+0x10a34a0>
    7d08:	svceq	0x00c043c0
    7d0c:	bvs	fe8419e8 <__bss_end__@@Base+0xfe81f194>
    7d10:			; <UNDEFINED> instruction: 0xf004b130
    7d14:	bvs	fe846290 <__bss_end__@@Base+0xfe823a3c>
    7d18:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d1c:	adcvs	r2, r3, #0, 6
    7d20:			; <UNDEFINED> instruction: 0xf7fa4620
    7d24:	ldmdbls	r3, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    7d28:			; <UNDEFINED> instruction: 0xf7ff4620
    7d2c:	ldrb	pc, [sp], sp, lsl #27	; <UNPREDICTABLE>
    7d30:	blcs	2e984 <__bss_end__@@Base+0xc130>
    7d34:	bvs	8bc474 <__bss_end__@@Base+0x899c20>
    7d38:	strble	r0, [fp, #1875]	; 0x753
    7d3c:	movweq	lr, #27402	; 0x6b0a
    7d40:			; <UNDEFINED> instruction: 0xf10d9303
    7d44:			; <UNDEFINED> instruction: 0x4638011b
    7d48:	strcs	r9, [r0, -r1, lsl #2]
    7d4c:	movwcs	r9, #6659	; 0x1a03
    7d50:	ldrbmi	r9, [r1], -r0, lsl #14
    7d54:	andsvc	pc, fp, sp, lsl #17
    7d58:			; <UNDEFINED> instruction: 0xf92af004
    7d5c:	bvs	8b42e4 <__bss_end__@@Base+0x891a90>
    7d60:	movweq	pc, #16402	; 0x4012	; <UNPREDICTABLE>
    7d64:			; <UNDEFINED> instruction: 0xf89dd0c1
    7d68:	bcs	fddc <_IO_stdin_used@@Base+0x458>
    7d6c:	svcge	0x0004f43f
    7d70:			; <UNDEFINED> instruction: 0xf47f2b00
    7d74:	ldr	sl, [r8, sp, lsr #30]!
    7d78:	ldrbt	r2, [lr], r0
    7d7c:	ldrbeq	r6, [r9, -r3, lsr #20]
    7d80:	blmi	bfd1bc <__bss_end__@@Base+0xbda968>
    7d84:	andeq	lr, r9, #169984	; 0x29800
    7d88:	andeq	lr, r9, sl, lsl #22
    7d8c:	ldmdavc	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7d90:	b	19c5d80 <__bss_end__@@Base+0x19a352c>
    7d94:	stmdbeq	sl, {r5, r7, r8, r9, fp, sp, lr, pc}
    7d98:			; <UNDEFINED> instruction: 0xf47f2800
    7d9c:	blls	4f38e4 <__bss_end__@@Base+0x4d1090>
    7da0:	blcs	1986c <version_etc_copyright@@Base+0x85d4>
    7da4:	mcrge	4, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    7da8:	ldrbmi	lr, [r5], -r6, ror #13
    7dac:	strbmi	lr, [fp], -r4, lsr #14
    7db0:			; <UNDEFINED> instruction: 0xe7a24632
    7db4:	tsteq	fp, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    7db8:	movwls	r4, #5688	; 0x1638
    7dbc:	movwcs	r2, #5888	; 0x1700
    7dc0:	bl	2ad9c8 <__bss_end__@@Base+0x28b174>
    7dc4:	ldrbmi	r0, [r1], -r6, lsl #4
    7dc8:	andsvc	pc, fp, sp, lsl #17
    7dcc:			; <UNDEFINED> instruction: 0xf8f0f004
    7dd0:	sbcsle	r2, r1, r0, lsl #16
    7dd4:	bvs	8ae228 <__bss_end__@@Base+0x88b9d4>
    7dd8:	movweq	pc, #16386	; 0x4002	; <UNPREDICTABLE>
    7ddc:	adcsle	r2, pc, r0, lsl #18
    7de0:			; <UNDEFINED> instruction: 0xf47f2b00
    7de4:			; <UNDEFINED> instruction: 0xe780aef5
    7de8:	andcs	r2, r1, r4, lsl #2
    7dec:			; <UNDEFINED> instruction: 0xff74f006
    7df0:			; <UNDEFINED> instruction: 0xf8c82104
    7df4:	andcs	r0, r1, r4
    7df8:			; <UNDEFINED> instruction: 0xff6ef006
    7dfc:			; <UNDEFINED> instruction: 0xf8d82301
    7e00:			; <UNDEFINED> instruction: 0xf8c82004
    7e04:			; <UNDEFINED> instruction: 0xf8c83000
    7e08:	strt	r0, [r1], r8
    7e0c:	blls	4f6420 <__bss_end__@@Base+0x4d3bcc>
    7e10:			; <UNDEFINED> instruction: 0x46984632
    7e14:			; <UNDEFINED> instruction: 0xf7fae771
    7e18:	stmdbmi	ip, {r2, r3, r6, r7, fp, sp, lr, pc}
    7e1c:	andcs	r2, r0, r5, lsl #4
    7e20:			; <UNDEFINED> instruction: 0xf7fa4479
    7e24:			; <UNDEFINED> instruction: 0xf000e8b2
    7e28:			; <UNDEFINED> instruction: 0xf8ddf9f7
    7e2c:			; <UNDEFINED> instruction: 0xe7218010
    7e30:	str	r6, [r6, r7, lsr #21]
    7e34:	strdeq	sl, [r1], -r6
    7e38:	ldrdeq	r0, [r0], -ip
    7e3c:	andeq	sl, r1, r4, lsl r7
    7e40:	andeq	r0, r0, r8, lsl r2
    7e44:	andeq	sl, r1, r0, lsr #10
    7e48:	andeq	r8, r0, r6, lsr #8
    7e4c:	andeq	r8, r0, r4, asr r3
    7e50:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    7e54:	tstlt	r8, r8, lsl r8
    7e58:	ldmlt	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e5c:	svclt	0x00004770
    7e60:	andeq	sl, r1, lr, lsl #7
    7e64:	ldrblt	r4, [r0, #-2840]!	; 0xfffff4e8
    7e68:	cmnlt	r8, fp, ror r4
    7e6c:	andcs	r4, r5, #5888	; 0x1700
    7e70:	andcs	r4, r0, r7, lsl r9
    7e74:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    7e78:			; <UNDEFINED> instruction: 0xf7fa681c
    7e7c:	smlabbcs	r1, r6, r8, lr
    7e80:	strtmi	r4, [r0], -r2, lsl #12
    7e84:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7e88:	stmiblt	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e8c:	andcs	r4, r5, #4352	; 0x1100
    7e90:			; <UNDEFINED> instruction: 0x46054911
    7e94:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    7e98:			; <UNDEFINED> instruction: 0xf7fa681c
    7e9c:	tstcs	r1, r6, ror r8
    7ea0:	strtmi	r4, [r0], -r2, lsl #12
    7ea4:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ea8:	strtmi	r4, [r8], -ip, lsl #18
    7eac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7eb0:	stmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7eb4:	tstcs	r1, sl, lsl #22
    7eb8:			; <UNDEFINED> instruction: 0x4602447b
    7ebc:	pop	{r5, r9, sl, lr}
    7ec0:			; <UNDEFINED> instruction: 0xf7fa4070
    7ec4:	svclt	0x0000b9c5
    7ec8:	andeq	r9, r1, ip, lsr pc
    7ecc:	strdeq	r0, [r0], -ip
    7ed0:	andeq	r8, r0, lr, lsr #6
    7ed4:	andeq	r0, r0, ip, lsl r2
    7ed8:	andeq	r8, r0, lr, lsl #6
    7edc:	andeq	r8, r0, r2, ror r3
    7ee0:	andeq	r8, r0, r8, lsl #7
    7ee4:	strmi	r4, [r5], -sl, ror #28
    7ee8:	ldrbtmi	fp, [lr], #-1288	; 0xfffffaf8
    7eec:			; <UNDEFINED> instruction: 0xf0002800
    7ef0:	blmi	1a28220 <__bss_end__@@Base+0x1a059cc>
    7ef4:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7ef8:	andcs	r4, r5, #1687552	; 0x19c000
    7efc:	ldrbtmi	r2, [r9], #-0
    7f00:	stmda	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f04:	tstcs	r1, r5, ror #22
    7f08:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7f0c:	strtmi	r4, [r0], -r2, lsl #12
    7f10:	stmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f14:	andcs	r4, r5, #1605632	; 0x188000
    7f18:	ldrbtmi	r2, [r9], #-0
    7f1c:	ldmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f20:	strmi	r2, [r2], -r1, lsl #2
    7f24:			; <UNDEFINED> instruction: 0xf7fa4620
    7f28:	ldmdbmi	lr, {r1, r2, r4, r7, r8, fp, sp, lr, pc}^
    7f2c:	andcs	r2, r0, r5, lsl #4
    7f30:			; <UNDEFINED> instruction: 0xf7fa4479
    7f34:	tstcs	r1, sl, lsr #16
    7f38:	strtmi	r4, [r0], -r2, lsl #12
    7f3c:	stmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f40:	andcs	r4, r5, #1458176	; 0x164000
    7f44:	ldrbtmi	r2, [r9], #-0
    7f48:	ldmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f4c:	strmi	r2, [r2], -r1, lsl #2
    7f50:			; <UNDEFINED> instruction: 0xf7fa4620
    7f54:	ldmdbmi	r5, {r7, r8, fp, sp, lr, pc}^
    7f58:	andcs	r2, r0, r5, lsl #4
    7f5c:			; <UNDEFINED> instruction: 0xf7fa4479
    7f60:	tstcs	r1, r4, lsl r8
    7f64:	strtmi	r4, [r0], -r2, lsl #12
    7f68:	ldmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f6c:	andcs	r4, r5, #80, 18	; 0x140000
    7f70:	ldrbtmi	r2, [r9], #-0
    7f74:	stmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f78:	strmi	r2, [r2], -r1, lsl #2
    7f7c:			; <UNDEFINED> instruction: 0xf7fa4620
    7f80:	stmdbmi	ip, {r1, r3, r5, r6, r8, fp, sp, lr, pc}^
    7f84:	andcs	r2, r0, r5, lsl #4
    7f88:			; <UNDEFINED> instruction: 0xf7f94479
    7f8c:	strdcs	lr, [r1, -lr]
    7f90:	strtmi	r4, [r0], -r2, lsl #12
    7f94:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f98:	andcs	r4, r5, #1163264	; 0x11c000
    7f9c:	ldrbtmi	r2, [r9], #-0
    7fa0:	svc	0x00f2f7f9
    7fa4:	strmi	r2, [r2], -r1, lsl #2
    7fa8:			; <UNDEFINED> instruction: 0xf7fa4620
    7fac:	stmdbmi	r3, {r2, r4, r6, r8, fp, sp, lr, pc}^
    7fb0:	andcs	r2, r0, r5, lsl #4
    7fb4:			; <UNDEFINED> instruction: 0xf7f94479
    7fb8:	smlattcs	r1, r8, pc, lr	; <UNPREDICTABLE>
    7fbc:	strtmi	r4, [r0], -r2, lsl #12
    7fc0:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7fc4:	andcs	r4, r5, #1015808	; 0xf8000
    7fc8:	ldrbtmi	r2, [r9], #-0
    7fcc:	svc	0x00dcf7f9
    7fd0:	strmi	r2, [r2], -r1, lsl #2
    7fd4:			; <UNDEFINED> instruction: 0xf7fa4620
    7fd8:	ldmdbmi	sl!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    7fdc:	andcs	r2, r0, r5, lsl #4
    7fe0:			; <UNDEFINED> instruction: 0xf7f94479
    7fe4:	ldrdcs	lr, [r1, -r2]
    7fe8:	strtmi	r4, [r0], -r2, lsl #12
    7fec:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ff0:	andcs	r4, r5, #868352	; 0xd4000
    7ff4:	ldrbtmi	r2, [r9], #-0
    7ff8:	svc	0x00c6f7f9
    7ffc:	strmi	r2, [r2], -r1, lsl #2
    8000:			; <UNDEFINED> instruction: 0xf7fa4620
    8004:	ldmdbmi	r1!, {r3, r5, r8, fp, sp, lr, pc}
    8008:	andcs	r2, r0, r5, lsl #4
    800c:			; <UNDEFINED> instruction: 0xf7f94479
    8010:			; <UNDEFINED> instruction: 0x2101efbc
    8014:	strtmi	r4, [r0], -r2, lsl #12
    8018:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    801c:	andcs	r4, r5, #44, 18	; 0xb0000
    8020:	ldrbtmi	r2, [r9], #-0
    8024:	svc	0x00b0f7f9
    8028:	strmi	r2, [r2], -r1, lsl #2
    802c:			; <UNDEFINED> instruction: 0xf7fa4620
    8030:	stmdbmi	r8!, {r1, r4, r8, fp, sp, lr, pc}
    8034:	andcs	r2, r0, r5, lsl #4
    8038:			; <UNDEFINED> instruction: 0xf7f94479
    803c:	smlatbcs	r1, r6, pc, lr	; <UNPREDICTABLE>
    8040:	strtmi	r4, [r0], -r2, lsl #12
    8044:	stmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8048:	andcs	r4, r5, #573440	; 0x8c000
    804c:	ldrbtmi	r2, [r9], #-0
    8050:	svc	0x009af7f9
    8054:	strmi	r2, [r2], -r1, lsl #2
    8058:			; <UNDEFINED> instruction: 0xf7fa4620
    805c:	ldmdbmi	pc, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    8060:	andcs	r2, r0, r5, lsl #4
    8064:			; <UNDEFINED> instruction: 0xf7f94479
    8068:			; <UNDEFINED> instruction: 0x2101ef90
    806c:	strtmi	r4, [r0], -r2, lsl #12
    8070:	ldm	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8074:			; <UNDEFINED> instruction: 0xf7ff4628
    8078:	strdcs	pc, [r0], -r5
    807c:	blx	fe844084 <__bss_end__@@Base+0xfe821830>
    8080:			; <UNDEFINED> instruction: 0xf7fa4628
    8084:	blmi	5c2224 <__bss_end__@@Base+0x59f9d0>
    8088:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    808c:	svclt	0x0000e734
    8090:			; <UNDEFINED> instruction: 0x00019eba
    8094:	strdeq	r0, [r0], -ip
    8098:	andeq	r8, r0, r2, asr r3
    809c:	andeq	r0, r0, r0, lsr r2
    80a0:	andeq	r8, r0, r2, lsl #7
    80a4:	andeq	r8, r0, r4, asr #7
    80a8:	andeq	r8, r0, sl, ror #7
    80ac:	andeq	r8, r0, r8, lsr r4
    80b0:	muleq	r0, sl, r4
    80b4:	ldrdeq	r8, [r0], -r4
    80b8:	andeq	r8, r0, sl, lsr #10
    80bc:	andeq	r8, r0, r8, ror r5
    80c0:	muleq	r0, sl, r5
    80c4:	andeq	r8, r0, r4, lsl r6
    80c8:	andeq	r8, r0, lr, ror r6
    80cc:			; <UNDEFINED> instruction: 0x000086bc
    80d0:	andeq	r8, r0, r6, lsr r7
    80d4:	andeq	r8, r0, r8, ror #14
    80d8:	andeq	r8, r0, r2, lsl #15
    80dc:	andeq	r8, r0, r4, lsr #15
    80e0:	andeq	r0, r0, ip, lsl r2
    80e4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    80e8:			; <UNDEFINED> instruction: 0x47706018
    80ec:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    80f0:	andcs	r4, r0, #2048	; 0x800
    80f4:	andsvs	r4, sl, fp, ror r4
    80f8:	svclt	0x00004770
    80fc:	andeq	sl, r1, ip, ror #1
    8100:	ldrblt	r4, [r0, #-2836]!	; 0xfffff4ec
    8104:			; <UNDEFINED> instruction: 0x4605447b
    8108:	ldmdavs	ip, {r1, r2, r3, r9, sl, lr}
    810c:	stmdavs	r3!, {r2, r3, r6, r8, ip, sp, pc}
    8110:			; <UNDEFINED> instruction: 0xd1034298
    8114:	stmdavs	r3!, {r4, sp, lr, pc}
    8118:	andle	r4, sp, fp, lsr #5
    811c:	stccs	8, cr6, [r0], {164}	; 0xa4
    8120:			; <UNDEFINED> instruction: 0x2110d1f9
    8124:			; <UNDEFINED> instruction: 0xf0062001
    8128:	blmi	30788c <__bss_end__@@Base+0x2e5038>
    812c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    8130:	andsvs	r4, r8, r4, lsl #12
    8134:	and	r6, r2, r2, lsl #1
    8138:			; <UNDEFINED> instruction: 0xf7f96860
    813c:			; <UNDEFINED> instruction: 0x4630eef2
    8140:	stc2l	0, cr15, [sl, #24]!
    8144:	eorvs	r7, r5, r3, lsr #22
    8148:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
    814c:	rsbvs	r7, r0, r3, lsr #6
    8150:	svclt	0x0000bd70
    8154:	strdeq	sl, [r1], -r8
    8158:	ldrdeq	sl, [r1], -r0
    815c:	ldmdbmi	r7, {r1, r2, r4, r8, r9, fp, lr}
    8160:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8164:	cmplt	fp, fp, lsl r8
    8168:	addsmi	r6, r0, #1703936	; 0x1a0000
    816c:	ands	sp, r7, r3, lsl #2
    8170:	addmi	r6, r2, #1703936	; 0x1a0000
    8174:	ldmvs	fp, {r2, r4, ip, lr, pc}
    8178:	mvnsle	r2, r0, lsl #22
    817c:	stmiapl	fp, {r4, r8, r9, fp, lr}^
    8180:	addmi	r6, r3, #1769472	; 0x1b0000
    8184:	blmi	3fc1c4 <__bss_end__@@Base+0x3d9970>
    8188:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    818c:	mulle	ip, r8, r2
    8190:	stmiapl	fp, {r0, r2, r3, r8, r9, fp, lr}^
    8194:	addsmi	r6, r8, #1769472	; 0x1b0000
    8198:	stmdami	ip, {r1, r3, ip, lr, pc}
    819c:			; <UNDEFINED> instruction: 0x47704478
    81a0:			; <UNDEFINED> instruction: 0x47706858
    81a4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    81a8:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    81ac:			; <UNDEFINED> instruction: 0x47704478
    81b0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    81b4:	svclt	0x00004770
    81b8:	muleq	r1, ip, r0
    81bc:	andeq	r9, r1, r2, asr #24
    81c0:	andeq	r0, r0, r0, lsl r2
    81c4:	andeq	r0, r0, ip, lsl r2
    81c8:	strdeq	r0, [r0], -ip
    81cc:	andeq	r8, r0, ip, asr #17
    81d0:			; <UNDEFINED> instruction: 0x000088ba
    81d4:	andeq	r8, r0, ip, lsr #17
    81d8:	andeq	r8, r0, r2, asr #17
    81dc:	stmdavs	r5, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    81e0:	andle	r4, sp, #1342177289	; 0x50000009
    81e4:	strmi	r0, [r6], -sp, rrx
    81e8:	strmi	r4, [pc], -sl, lsr #5
    81ec:	stmdavs	r8, {r2, r4, r9, sl, lr}
    81f0:	stccs	3, cr13, [r0], {7}
    81f4:	strtmi	sp, [r1], -sp, lsl #22
    81f8:	stc2l	0, cr15, [sl], #24
    81fc:	eorsvs	r6, r8, r4, lsr r0
    8200:			; <UNDEFINED> instruction: 0x4629bdf8
    8204:	mcr	7, 7, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    8208:	strtmi	fp, [ip], -r8, lsl #2
    820c:	ldmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8210:			; <UNDEFINED> instruction: 0xf006e7ef
    8214:	svclt	0x0000fd8b
    8218:	tstcs	r1, pc, lsl #8
    821c:	bmi	d9aef8 <__bss_end__@@Base+0xd786a4>
    8220:	ldmdami	r6!, {r0, r1, r3, r4, r5, r6, sl, lr}
    8224:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    8228:	ldmpl	lr, {r0, r2, r7, ip, sp, pc}
    822c:	ldcmi	12, cr10, [r4, #-32]!	; 0xffffffe0
    8230:	blvc	146388 <__bss_end__@@Base+0x123b34>
    8234:	bmi	ce2314 <__bss_end__@@Base+0xcbfac0>
    8238:	ldrbtmi	r9, [sl], #-1539	; 0xfffff9fd
    823c:	ldmdbpl	sp, {r1, r2, r3, r4, fp, ip, lr}^
    8240:	stmdavs	fp!, {r4, r5, fp, sp, lr}
    8244:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8248:	ldrtmi	r2, [sl], -r1, lsl #2
    824c:	ldmdavs	r0!, {r0, r1, r5, r9, sl, lr}
    8250:			; <UNDEFINED> instruction: 0xf7f99402
    8254:	ldmdavs	r0!, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    8258:	andcc	lr, r5, #208, 18	; 0x340000
    825c:	svclt	0x003f4293
    8260:	andcs	r1, sl, #22784	; 0x5900
    8264:	andsvc	r6, sl, r1, asr #2
    8268:	blmi	9fcb70 <__bss_end__@@Base+0x9da31c>
    826c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8270:	eorsle	r2, r8, r0, lsl #22
    8274:			; <UNDEFINED> instruction: 0xf8df4f25
    8278:	stcmi	0, cr8, [r6, #-608]!	; 0xfffffda0
    827c:	ldrbtmi	r4, [r8], #1151	; 0x47f
    8280:	and	r4, r5, sp, ror r4
    8284:	bmi	92233c <__bss_end__@@Base+0x8ffae8>
    8288:	ldrbtmi	r6, [sl], #-2211	; 0xfffff75d
    828c:	cmplt	r3, #19
    8290:	bfieq	r7, sl, (invalid: 22:18)
    8294:	ldmdavs	r8, {r1, r2, r4, r5, r6, r7, r8, sl, ip, lr, pc}
    8298:	beq	443dc <__bss_end__@@Base+0x21b88>
    829c:	svc	0x00e6f7f9
    82a0:	svc	0x009af7f9
    82a4:			; <UNDEFINED> instruction: 0x4681683c
    82a8:	andge	pc, r0, r0, asr #17
    82ac:			; <UNDEFINED> instruction: 0xf7f96860
    82b0:			; <UNDEFINED> instruction: 0xf8d9ee8e
    82b4:	blcs	142bc <version_etc_copyright@@Base+0x3024>
    82b8:	andcs	sp, r5, #229	; 0xe5
    82bc:	ldrbmi	r4, [r0], -r1, asr #12
    82c0:	ldrdge	pc, [r0], -r6
    82c4:	mcr	7, 3, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    82c8:	strmi	r6, [r3], r4, ror #16
    82cc:	ldrdeq	pc, [r0], -r9
    82d0:	svc	0x000ef7f9
    82d4:	ldrbmi	r4, [sl], -r3, lsr #12
    82d8:	andls	r2, r0, r1, lsl #2
    82dc:			; <UNDEFINED> instruction: 0xf7f94650
    82e0:	ldmdavs	ip!, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    82e4:	andcs	lr, r4, pc, asr #15
    82e8:	svc	0x0032f7f9
    82ec:			; <UNDEFINED> instruction: 0xf7f9210a
    82f0:	ldr	lr, [sl, ip, asr #31]!
    82f4:	andeq	r9, r1, r4, lsl #23
    82f8:	ldrdeq	r0, [r0], -ip
    82fc:	strdeq	r0, [r0], -ip
    8300:	andeq	r0, r0, r0, lsr r2
    8304:	andeq	r8, r0, r2, asr #16
    8308:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    830c:	andeq	r9, r1, r0, lsl #31
    8310:	andeq	r8, r0, r6, lsl #16
    8314:	andeq	r9, r1, ip, ror pc
    8318:	andeq	r9, r1, r2, ror pc
    831c:			; <UNDEFINED> instruction: 0x4616b570
    8320:			; <UNDEFINED> instruction: 0xf7f94605
    8324:			; <UNDEFINED> instruction: 0x4604efd6
    8328:	strtmi	fp, [r9], -r0, lsr #2
    832c:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    8330:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    8334:	rscsle	r2, fp, r0, lsl #28
    8338:	andcs	r4, r5, #114688	; 0x1c000
    833c:			; <UNDEFINED> instruction: 0xf7f94479
    8340:	strmi	lr, [r4], -r4, lsr #28
    8344:	svc	0x0048f7f9
    8348:			; <UNDEFINED> instruction: 0xf7f96800
    834c:			; <UNDEFINED> instruction: 0x4629eed2
    8350:	strtmi	r4, [r0], -r2, lsl #12
    8354:			; <UNDEFINED> instruction: 0xff60f7ff
    8358:	andeq	r8, r0, r0, ror #14
    835c:			; <UNDEFINED> instruction: 0x460db570
    8360:			; <UNDEFINED> instruction: 0x461e4611
    8364:	stc	7, cr15, [r4, #996]	; 0x3e4
    8368:			; <UNDEFINED> instruction: 0xb1204604
    836c:			; <UNDEFINED> instruction: 0xf7ff4629
    8370:	strtmi	pc, [r0], -r7, asr #29
    8374:	mcrcs	13, 0, fp, cr0, cr0, {3}
    8378:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}
    837c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8380:	mcr	7, 0, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    8384:			; <UNDEFINED> instruction: 0xf7f94604
    8388:	stmdavs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    838c:	mrc	7, 5, APSR_nzcv, cr0, cr9, {7}
    8390:	strmi	r4, [r2], -r9, lsr #12
    8394:			; <UNDEFINED> instruction: 0xf7ff4620
    8398:	svclt	0x0000ff3f
    839c:	andeq	r8, r0, sl, lsr r7
    83a0:	mvnsmi	lr, sp, lsr #18
    83a4:	addlt	r4, r2, r0, lsl #13
    83a8:	ldrmi	r4, [r6], -r8, lsl #12
    83ac:	ldrmi	r4, [pc], -sp, lsl #12
    83b0:	mcr	7, 7, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    83b4:	ldrtmi	r4, [r0], -r4, lsl #12
    83b8:	mrc	7, 6, APSR_nzcv, cr12, cr9, {7}
    83bc:	andcc	r4, r8, r0, lsr #8
    83c0:	blx	ff8c43e2 <__bss_end__@@Base+0xff8a1b8e>
    83c4:			; <UNDEFINED> instruction: 0xf04f4b1b
    83c8:	strdcs	r3, [r1, -pc]
    83cc:			; <UNDEFINED> instruction: 0x9601447b
    83d0:	strmi	r9, [r4], -r0, lsl #10
    83d4:	svc	0x0006f7f9
    83d8:	rscvc	pc, r0, pc, asr #8
    83dc:	svc	0x00a2f7f9
    83e0:	strmi	r2, [r6], -r0, lsl #2
    83e4:			; <UNDEFINED> instruction: 0xf7f94620
    83e8:	strmi	lr, [r5], -r8, lsr #28
    83ec:			; <UNDEFINED> instruction: 0xf7f94630
    83f0:	stclne	15, cr14, [fp], #-616	; 0xfffffd98
    83f4:	ldrtmi	sp, [r9], -sp
    83f8:	andmi	pc, r0, r8, asr #17
    83fc:			; <UNDEFINED> instruction: 0xf7f94628
    8400:			; <UNDEFINED> instruction: 0x4621ed38
    8404:			; <UNDEFINED> instruction: 0xf7ff4605
    8408:			; <UNDEFINED> instruction: 0x4628fe7b
    840c:	pop	{r1, ip, sp, pc}
    8410:	stmdbmi	r9, {r4, r5, r6, r7, r8, pc}
    8414:	andcs	r2, r0, r5, lsl #4
    8418:			; <UNDEFINED> instruction: 0xf7f94479
    841c:			; <UNDEFINED> instruction: 0x4605edb6
    8420:	mrc	7, 6, APSR_nzcv, cr10, cr9, {7}
    8424:			; <UNDEFINED> instruction: 0xf7f96800
    8428:	strtmi	lr, [r1], -r4, ror #28
    842c:	strtmi	r4, [r8], -r2, lsl #12
    8430:	mrc2	7, 7, pc, cr2, cr15, {7}
    8434:	andeq	r8, r0, r8, lsl #14
    8438:	andeq	r7, r0, r0, ror #22
    843c:			; <UNDEFINED> instruction: 0x4607b5f0
    8440:	strmi	fp, [sp], -r3, lsl #1
    8444:			; <UNDEFINED> instruction: 0x461c4618
    8448:			; <UNDEFINED> instruction: 0xf7f94616
    844c:	teqlt	sp, ip, lsr pc
    8450:	ldrtmi	r4, [r8], -r9, lsr #12
    8454:	ldrtmi	r4, [r2], -r3, lsr #12
    8458:	stc	7, cr15, [r4, #996]	; 0x3e4
    845c:	smlabble	r1, r6, r2, r4
    8460:	ldcllt	0, cr11, [r0, #12]!
    8464:	stmdbmi	sp, {r0, r2, r9, sp}
    8468:	ldrtmi	r9, [r3], -r0, lsl #4
    846c:	ldrbtmi	r4, [r9], #-2572	; 0xfffff5f4
    8470:	ldrbtmi	r2, [sl], #-0
    8474:	svc	0x008ef7f9
    8478:	strtmi	r4, [r0], -r5, lsl #12
    847c:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    8480:			; <UNDEFINED> instruction: 0xf7f94604
    8484:	stmdavs	r0, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    8488:	mrc	7, 1, APSR_nzcv, cr2, cr9, {7}
    848c:	ldrtmi	r9, [r2], -r0, lsl #8
    8490:	andls	r2, r1, r0, lsl #6
    8494:			; <UNDEFINED> instruction: 0xf7ff4628
    8498:	svclt	0x0000febf
    849c:	muleq	r0, r6, r6
    84a0:	andeq	r8, r0, lr, ror #12
    84a4:			; <UNDEFINED> instruction: 0x4607b5f8
    84a8:	ldrmi	r4, [r8], -lr, lsl #12
    84ac:			; <UNDEFINED> instruction: 0x4614461d
    84b0:	svc	0x0008f7f9
    84b4:			; <UNDEFINED> instruction: 0x4622b156
    84b8:			; <UNDEFINED> instruction: 0x46384631
    84bc:			; <UNDEFINED> instruction: 0xf7f9462b
    84c0:	strmi	lr, [r4], -r0, lsr #30
    84c4:	stmdavs	fp!, {r4, r8, fp, ip, sp, pc}
    84c8:	strle	r0, [r1], #-1691	; 0xfffff965
    84cc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    84d0:	andcs	r4, r5, #147456	; 0x24000
    84d4:			; <UNDEFINED> instruction: 0xf7f94479
    84d8:			; <UNDEFINED> instruction: 0x4604ed58
    84dc:			; <UNDEFINED> instruction: 0xf7ff4628
    84e0:			; <UNDEFINED> instruction: 0x4605fe3d
    84e4:	mrc	7, 3, APSR_nzcv, cr8, cr9, {7}
    84e8:			; <UNDEFINED> instruction: 0xf7f96800
    84ec:	strtmi	lr, [r9], -r2, lsl #28
    84f0:	strtmi	r4, [r0], -r2, lsl #12
    84f4:	mrc2	7, 4, pc, cr0, cr15, {7}
    84f8:	andeq	r8, r0, r4, asr r6
    84fc:			; <UNDEFINED> instruction: 0x461cb538
    8500:	ssateq	r6, #14, sp, lsl #16
    8504:	stmdbmi	sp, {r2, r4, r8, sl, ip, lr, pc}
    8508:	andcs	r2, r0, r5, lsl #4
    850c:			; <UNDEFINED> instruction: 0xf7f94479
    8510:			; <UNDEFINED> instruction: 0x4605ed3c
    8514:			; <UNDEFINED> instruction: 0xf7ff4620
    8518:	strmi	pc, [r4], -r1, lsr #28
    851c:	mrc	7, 2, APSR_nzcv, cr12, cr9, {7}
    8520:			; <UNDEFINED> instruction: 0xf7f96800
    8524:	strtmi	lr, [r1], -r6, ror #27
    8528:	strtmi	r4, [r8], -r2, lsl #12
    852c:	mrc2	7, 3, pc, cr4, cr15, {7}
    8530:	mrc	7, 7, APSR_nzcv, cr2, cr9, {7}
    8534:	ldreq	r6, [fp], r3, lsr #16
    8538:	cfldrslt	mvf13, [r8, #-916]!	; 0xfffffc6c
    853c:	andeq	r8, r0, ip, lsl r6
    8540:			; <UNDEFINED> instruction: 0x4604b538
    8544:	stcl	7, cr15, [ip, #996]!	; 0x3e4
    8548:			; <UNDEFINED> instruction: 0xbd38b900
    854c:			; <UNDEFINED> instruction: 0xf7f94620
    8550:			; <UNDEFINED> instruction: 0x4620eeba
    8554:	ldcl	7, cr15, [r2, #-996]	; 0xfffffc1c
    8558:	mvnsle	r3, r1
    855c:	mrc	7, 1, APSR_nzcv, cr12, cr9, {7}
    8560:	stccs	8, cr6, [r9, #-20]	; 0xffffffec
    8564:			; <UNDEFINED> instruction: 0x4620d0f1
    8568:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    856c:	strtmi	r4, [r8], -r4, lsl #12
    8570:	ldc	7, cr15, [lr, #996]!	; 0x3e4
    8574:	strmi	r4, [r2], -r1, lsr #12
    8578:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    857c:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    8580:	andeq	r8, r0, r6, asr #11
    8584:			; <UNDEFINED> instruction: 0x4604b510
    8588:			; <UNDEFINED> instruction: 0xffdaf7ff
    858c:			; <UNDEFINED> instruction: 0xf7f94620
    8590:			; <UNDEFINED> instruction: 0x4620ee9a
    8594:	mcr	7, 3, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    8598:	andle	r3, r0, r1
    859c:			; <UNDEFINED> instruction: 0x4620bd10
    85a0:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    85a4:			; <UNDEFINED> instruction: 0xf7f94604
    85a8:	stmdavs	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
    85ac:	stc	7, cr15, [r0, #996]!	; 0x3e4
    85b0:	strmi	r4, [r2], -r1, lsr #12
    85b4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    85b8:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    85bc:	andeq	r8, r0, r2, lsr #11
    85c0:	mvnsmi	lr, sp, lsr #18
    85c4:	svcmi	0x001db086
    85c8:	bmi	759de8 <__bss_end__@@Base+0x737594>
    85cc:	ldrbtmi	sl, [pc], #-3329	; 85d4 <pclose@plt+0x6208>
    85d0:			; <UNDEFINED> instruction: 0xf8574b1c
    85d4:	ldrbtmi	r8, [fp], #-2
    85d8:			; <UNDEFINED> instruction: 0xf8d8681c
    85dc:	strls	r3, [r3], #-0
    85e0:	cmplt	r4, r5, lsl #6
    85e4:	orrslt	r6, lr, r0, lsr #16
    85e8:	svclt	0x00184286
    85ec:	andle	r4, pc, r5, lsr #12
    85f0:	stccs	8, cr6, [r0], {172}	; 0xac
    85f4:	blmi	53cdd4 <__bss_end__@@Base+0x51a580>
    85f8:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
    85fc:	bls	16066c <__bss_end__@@Base+0x13de18>
    8600:	ldrdcc	pc, [r0], -r8
    8604:	addsmi	fp, sl, #-2147483617	; 0x8000001f
    8608:	andlt	sp, r6, r6, lsl r1
    860c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8610:			; <UNDEFINED> instruction: 0xffb8f7ff
    8614:	movweq	lr, #6612	; 0x19d4
    8618:			; <UNDEFINED> instruction: 0xf7f960ab
    861c:	strtmi	lr, [r0], -r2, lsl #25
    8620:	ldcl	7, cr15, [lr], #-996	; 0xfffffc1c
    8624:	addsmi	lr, sl, #228, 14	; 0x3900000
    8628:	blmi	23ca48 <__bss_end__@@Base+0x21a1f4>
    862c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    8630:	pop	{r1, r2, ip, sp, pc}
    8634:			; <UNDEFINED> instruction: 0xe7a541f0
    8638:	ldc	7, cr15, [sl], #996	; 0x3e4
    863c:	ldrdeq	r9, [r1], -r6
    8640:	ldrdeq	r0, [r0], -ip
    8644:	andeq	r9, r1, r6, lsr #24
    8648:	andeq	r9, r1, r2, lsl #24
    864c:	andeq	r0, r0, ip, lsl r2
    8650:	bmi	161b3b4 <__bss_end__@@Base+0x15f8b60>
    8654:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    8658:			; <UNDEFINED> instruction: 0xb09f4ff0
    865c:	pkhbtmi	r5, r0, fp, lsl #17
    8660:	ldrbtmi	r4, [ip], #-3157	; 0xfffff3ab
    8664:	movwls	r4, #5658	; 0x161a
    8668:	stmdavs	r3!, {r1, r4, fp, sp, lr}^
    866c:	blcs	2cee8 <__bss_end__@@Base+0xa694>
    8670:			; <UNDEFINED> instruction: 0xf10dd078
    8674:	strbmi	r0, [r1], -r8, lsl #22
    8678:			; <UNDEFINED> instruction: 0xf8df2003
    867c:	ldrbmi	sl, [sl], -r0, asr #2
    8680:			; <UNDEFINED> instruction: 0xf7f94d4f
    8684:	ldrbtmi	lr, [sl], #3714	; 0xe82
    8688:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    868c:	blls	1bcbc0 <__bss_end__@@Base+0x19a36c>
    8690:	msrmi	CPSR_, #50331648	; 0x3000000
    8694:	svcmi	0x0020f5b3
    8698:			; <UNDEFINED> instruction: 0xf8dad146
    869c:	strbmi	r6, [r6, #-12]
    86a0:	sub	sp, sl, ip, lsl #2
    86a4:	stmiavs	r8!, {r0, r5, r6}
    86a8:			; <UNDEFINED> instruction: 0xf0066069
    86ac:	stmdavs	r9!, {r0, r4, r7, r9, fp, ip, sp, lr, pc}^
    86b0:	stmiavs	r8!, {r3, r5, r7, sp, lr}^
    86b4:	blx	fe3446d4 <__bss_end__@@Base+0xfe321e80>
    86b8:	rscvs	r4, r8, r6, lsl #12
    86bc:	ldrtmi	r6, [r1], -ip, ror #16
    86c0:	strtmi	r4, [r2], -r0, asr #12
    86c4:	ldc	7, cr15, [r2], #996	; 0x3e4
    86c8:	strmi	r4, [r7], -r4, lsl #5
    86cc:	stmdacs	r0, {r1, r3, r5, r6, r7, ip, lr, pc}
    86d0:	movwcs	sp, #2921	; 0xb69
    86d4:	ldmdavc	r3!, {r0, r1, r4, r5, sl, ip, lr}
    86d8:	andsle	r2, ip, pc, lsr #22
    86dc:	strbmi	r2, [r0], -pc, lsr #2
    86e0:	stcl	7, cr15, [r4, #996]!	; 0x3e4
    86e4:	bl	fe834dcc <__bss_end__@@Base+0xfe812578>
    86e8:	stmiavs	fp!, {r3}
    86ec:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    86f0:	tsteq	r7, r9, lsl #22
    86f4:	sfmle	f4, 4, [r7, #-560]!	; 0xfffffdd0
    86f8:	mulle	r5, r8, r5
    86fc:			; <UNDEFINED> instruction: 0x46414618
    8700:			; <UNDEFINED> instruction: 0xf7f9464a
    8704:			; <UNDEFINED> instruction: 0x4603ec16
    8708:	ldclne	6, cr4, [sl], #-196	; 0xffffff3c
    870c:	andeq	lr, r9, r3, lsl #22
    8710:			; <UNDEFINED> instruction: 0xf7f9461e
    8714:	ldrtmi	lr, [r0], lr, lsl #24
    8718:			; <UNDEFINED> instruction: 0x4641465a
    871c:			; <UNDEFINED> instruction: 0xf7f92003
    8720:	stmdacs	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    8724:	blle	afc9f8 <__bss_end__@@Base+0xada1a4>
    8728:	strbmi	r9, [r0], -r1, lsl #22
    872c:	ldmdavs	fp, {r0, r2, r3, r4, r9, fp, ip, pc}
    8730:	teqle	r6, sl	; <illegal shifter operand>
    8734:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    8738:			; <UNDEFINED> instruction: 0xf8da8ff0
    873c:	strbmi	r0, [r1], -r8
    8740:			; <UNDEFINED> instruction: 0xf7f94680
    8744:			; <UNDEFINED> instruction: 0xe7b9ec92
    8748:	ldrmi	r3, [r8], -r1, lsl #2
    874c:			; <UNDEFINED> instruction: 0xf0066069
    8750:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}^
    8754:	stmiavs	r8!, {r3, r5, r7, sp, lr}^
    8758:	blx	ec4778 <__bss_end__@@Base+0xea1f24>
    875c:	strmi	r6, [r6], -fp, lsr #17
    8760:	strb	r6, [r9, r8, ror #1]
    8764:	andeq	pc, r1, r1, asr #4
    8768:	blx	feb44788 <__bss_end__@@Base+0xfeb21f34>
    876c:	vhadd.s8	d22, d17, d16
    8770:			; <UNDEFINED> instruction: 0xf0060001
    8774:	vpmax.s8	d31, d17, d23
    8778:	rsbvs	r0, r3, r1, lsl #6
    877c:	ldrb	r6, [r8, -r0, ror #1]!
    8780:	andcs	r4, r5, #16, 18	; 0x40000
    8784:	andcs	r4, r0, r9, ror r4
    8788:	bl	fffc6774 <__bss_end__@@Base+0xfffa3f20>
    878c:			; <UNDEFINED> instruction: 0xf7f94604
    8790:	stmdavs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
    8794:	stc	7, cr15, [ip], #996	; 0x3e4
    8798:	strmi	r4, [r2], -r1, asr #12
    879c:			; <UNDEFINED> instruction: 0xf7ff4620
    87a0:			; <UNDEFINED> instruction: 0xf7f9fd3b
    87a4:	stmdbmi	r8, {r1, r2, sl, fp, sp, lr, pc}
    87a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    87ac:	svclt	0x0000e7eb
    87b0:	andeq	r9, r1, r0, asr r7
    87b4:	ldrdeq	r0, [r0], -ip
    87b8:	muleq	r1, sl, fp
    87bc:	andeq	r9, r1, r6, ror fp
    87c0:	andeq	r9, r1, r4, ror fp
    87c4:	andeq	r8, r0, ip, lsl #8
    87c8:	andeq	r8, r0, r6, asr #7
    87cc:	mvnsmi	lr, sp, lsr #18
    87d0:			; <UNDEFINED> instruction: 0x46064615
    87d4:	stc	7, cr15, [sl], #996	; 0x3e4
    87d8:	tstle	sp, r1
    87dc:	ldcl	7, cr15, [ip], #996	; 0x3e4
    87e0:	cmplt	r5, r4, lsl #12
    87e4:	ldrdhi	pc, [r0], -r0
    87e8:	strtmi	r2, [r8], -r0, lsl #14
    87ec:			; <UNDEFINED> instruction: 0xf7f96027
    87f0:	stmdavs	r3!, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    87f4:			; <UNDEFINED> instruction: 0xf8c4b993
    87f8:	ldmdbmi	r0, {pc}
    87fc:	andcs	r2, r0, r5, lsl #4
    8800:			; <UNDEFINED> instruction: 0xf7f94479
    8804:	strmi	lr, [r5], -r2, asr #23
    8808:			; <UNDEFINED> instruction: 0xf7f96820
    880c:			; <UNDEFINED> instruction: 0x4631ec72
    8810:	strtmi	r4, [r8], -r2, lsl #12
    8814:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    8818:	ldrhhi	lr, [r0, #141]!	; 0x8d
    881c:	andcs	r4, r5, #8, 18	; 0x20000
    8820:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8824:	bl	fec46810 <__bss_end__@@Base+0xfec23fbc>
    8828:	stmdavs	r0!, {r1, r2, r9, sl, lr}
    882c:	stcl	7, cr15, [r0], #-996	; 0xfffffc1c
    8830:	strmi	r4, [r2], -r9, lsr #12
    8834:			; <UNDEFINED> instruction: 0xf7ff4630
    8838:	svclt	0x0000fcef
    883c:	andeq	r8, r0, r4, lsr #7
    8840:	andeq	r8, r0, r2, ror #4
    8844:	tstcs	ip, r0, lsl r5
    8848:			; <UNDEFINED> instruction: 0xf0062001
    884c:	strmi	pc, [r4], -r5, asr #20
    8850:			; <UNDEFINED> instruction: 0xf0062032
    8854:	eorscs	pc, r2, #225280	; 0x37000
    8858:	stmib	r4, {r8, r9, sp}^
    885c:	adcvs	r2, r0, r0, lsl #6
    8860:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8864:	ldrbmi	r6, [r0, -r0, lsl #17]!
    8868:	ldrbmi	r6, [r0, -r0, asr #16]!
    886c:			; <UNDEFINED> instruction: 0x4604b5f8
    8870:	strmi	r6, [pc], -r6, asr #16
    8874:	ldrmi	r6, [r5], -r3, lsl #16
    8878:	addsmi	r1, r3, #158720	; 0x26c00
    887c:	stmiavs	r0!, {r0, r3, r8, r9, ip, lr, pc}
    8880:	ldrtmi	r4, [r9], -sl, lsr #12
    8884:			; <UNDEFINED> instruction: 0xf7f94430
    8888:	stmdavs	r3!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}^
    888c:	rsbvs	r4, r5, sp, lsl r4
    8890:	ldmne	r2!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8894:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    8898:	stc2	7, cr15, [r0], #1020	; 0x3fc
    889c:	strb	r6, [lr, r6, ror #16]!
    88a0:	andle	r1, sp, sl, asr #24
    88a4:			; <UNDEFINED> instruction: 0x460db538
    88a8:	movwne	lr, #2512	; 0x9d0
    88ac:	addsmi	r4, r9, #4, 12	; 0x400000
    88b0:	andeq	pc, r1, #-1073741824	; 0xc0000000
    88b4:	stmiavs	r1!, {r1, r2, ip, lr, pc}
    88b8:	stmiane	r8, {r1, r5, r6, sp, lr}^
    88bc:	cfldrslt	mvf5, [r8, #-820]!	; 0xfffffccc
    88c0:	ldrbmi	r2, [r0, -r0]!
    88c4:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    88c8:	stc2	7, cr15, [r8], {255}	; 0xff
    88cc:	stmiavs	r1!, {r0, r1, r5, r6, fp, sp, lr}
    88d0:	rsbvs	r1, r2, sl, asr ip
    88d4:	strbpl	r1, [sp], #2248	; 0x8c8
    88d8:	svclt	0x0000bd38
    88dc:			; <UNDEFINED> instruction: 0x4604b510
    88e0:	stmvs	r0, {r4, r8, ip, sp, pc}
    88e4:	bl	7468d0 <__bss_end__@@Base+0x72407c>
    88e8:	pop	{r5, r9, sl, lr}
    88ec:			; <UNDEFINED> instruction: 0xf7f94010
    88f0:	svclt	0x0000bb15
    88f4:	strdlt	fp, [r3], r0
    88f8:	ldrmi	r4, [r5], -r6, lsl #12
    88fc:	strls	r9, [r0], #-3080	; 0xfffff3f8
    8900:	blx	ff7c4918 <__bss_end__@@Base+0xff7a20c4>
    8904:	andcc	r4, r2, r4, lsl #12
    8908:	stclne	0, cr13, [r3], #-92	; 0xffffffa4
    890c:			; <UNDEFINED> instruction: 0xf7f9d112
    8910:	ldmdbmi	r2, {r2, r5, r6, sl, fp, sp, lr, pc}
    8914:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8918:	andcs	r6, r0, r6, lsl #16
    891c:	bl	d46908 <__bss_end__@@Base+0xd240b4>
    8920:	strtmi	r4, [r8], -r7, lsl #12
    8924:			; <UNDEFINED> instruction: 0xff4af005
    8928:			; <UNDEFINED> instruction: 0x4631463a
    892c:	andcs	r4, r0, r3, lsl #12
    8930:	bl	fe9c691c <__bss_end__@@Base+0xfe9a40c8>
    8934:	andlt	r4, r3, r0, lsr #12
    8938:			; <UNDEFINED> instruction: 0xf7f9bdf0
    893c:	stmdavs	r5, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    8940:			; <UNDEFINED> instruction: 0xf0054630
    8944:	bmi	1c8638 <__bss_end__@@Base+0x1a5de4>
    8948:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    894c:	andcs	r4, r0, r3, lsl #12
    8950:	bl	fe5c693c <__bss_end__@@Base+0xfe5a40e8>
    8954:	andlt	r4, r3, r0, lsr #12
    8958:	svclt	0x0000bdf0
    895c:	andeq	r8, r0, r6, lsr #5
    8960:	andeq	r8, r0, r2, asr #4
    8964:	mvnsmi	lr, sp, lsr #18
    8968:			; <UNDEFINED> instruction: 0xf8d0460a
    896c:			; <UNDEFINED> instruction: 0x46068298
    8970:			; <UNDEFINED> instruction: 0xf06f2400
    8974:	ldmibne	r3, {r6, r8, r9, sl, lr}^
    8978:			; <UNDEFINED> instruction: 0xf46f1e55
    897c:	strcc	r7, [r1], #-3200	; 0xfffff380
    8980:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8984:			; <UNDEFINED> instruction: 0x46294630
    8988:	blcs	159b1c <__bss_end__@@Base+0x1372c8>
    898c:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8990:	stmdaeq	r8, {r0, r1, ip, sp, lr, pc}
    8994:	movweq	r0, #14856	; 0x3a08
    8998:			; <UNDEFINED> instruction: 0xffe4f7ff
    899c:	strmi	r1, [r4], #-2602	; 0xfffff5d6
    89a0:	bcc	8294c <__bss_end__@@Base+0x600f8>
    89a4:	strtmi	lr, [r0], -r7, ror #15
    89a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    89ac:	stmdavs	fp, {fp, sp, lr}
    89b0:	ldrbmi	r1, [r0, -r0, asr #21]!
    89b4:	andcs	r9, r1, #1024	; 0x400
    89b8:	andsvc	r4, sl, r8, lsl #12
    89bc:	svclt	0x00004770
    89c0:	mvnsmi	lr, sp, lsr #18
    89c4:	ldcmi	6, cr4, [r6], {7}
    89c8:	ldcmi	6, cr4, [r6, #-120]	; 0xffffff88
    89cc:	stmdavc	r8, {r1, r7, ip, sp, pc}
    89d0:			; <UNDEFINED> instruction: 0x4623447c
    89d4:	bl	19ef6c <__bss_end__@@Base+0x17c718>
    89d8:			; <UNDEFINED> instruction: 0xf8d30380
    89dc:	stmdavs	r0!, {r2, r4, r5, sl, ip, lr}
    89e0:	andls	r1, r1, fp, ror #24
    89e4:	andcs	sp, r1, r8
    89e8:	bls	60ae4 <__bss_end__@@Base+0x3e290>
    89ec:	addsmi	r6, sl, #2293760	; 0x230000
    89f0:	andlt	sp, r2, r4, lsl r1
    89f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    89f8:	ldmdavc	r2!, {r1, r2, r8, sl, ip, sp, lr, pc}
    89fc:	strbmi	r4, [r3], -r8, ror #12
    8a00:			; <UNDEFINED> instruction: 0xf9f0f006
    8a04:	movwcc	r1, #20035	; 0x4e43
    8a08:	blls	3ea18 <__bss_end__@@Base+0x1c1c4>
    8a0c:			; <UNDEFINED> instruction: 0xe7ec603b
    8a10:			; <UNDEFINED> instruction: 0xf8c62300
    8a14:			; <UNDEFINED> instruction: 0xf8c832c8
    8a18:	strb	r3, [r4, r4]!
    8a1c:	b	ff246a08 <__bss_end__@@Base+0xff2241b4>
    8a20:	ldrdeq	r9, [r1], -r4
    8a24:	ldrdeq	r0, [r0], -ip
    8a28:			; <UNDEFINED> instruction: 0x4604b510
    8a2c:	addsne	lr, r6, #212, 18	; 0x350000
    8a30:			; <UNDEFINED> instruction: 0xf5004623
    8a34:			; <UNDEFINED> instruction: 0xf7ff701c
    8a38:			; <UNDEFINED> instruction: 0xf8d4ffc3
    8a3c:			; <UNDEFINED> instruction: 0xf8d42258
    8a40:	stmdacs	r1, {r2, r3, r4, r6, r9, ip}
    8a44:			; <UNDEFINED> instruction: 0xf8c44603
    8a48:	svclt	0x00140274
    8a4c:	rscscc	pc, pc, pc, asr #32
    8a50:	ldrmi	r7, [sl], #-2064	; 0xfffff7f0
    8a54:			; <UNDEFINED> instruction: 0xf8c41acb
    8a58:			; <UNDEFINED> instruction: 0xf8c42258
    8a5c:	lfmlt	f3, 4, [r0, #-368]	; 0xfffffe90
    8a60:	svcmi	0x00f8e92d
    8a64:	stmdavs	sp, {r0, r3, r7, r9, sl, lr}
    8a68:	ldrmi	r4, [r2], r0, lsl #13
    8a6c:	mcrls	6, 0, r4, cr10, cr15, {0}
    8a70:	stmdbne	ip!, {r2, r3, r5, r6, ip}
    8a74:			; <UNDEFINED> instruction: 0xf1b3d63c
    8a78:	svclt	0x00183fff
    8a7c:	svclt	0x00c8429c
    8a80:	blx	fe11a2fa <__bss_end__@@Base+0xfe0f7aa6>
    8a84:	bl	fecd16a4 <__bss_end__@@Base+0xfecaee50>
    8a88:			; <UNDEFINED> instruction: 0xd12c7fe2
    8a8c:			; <UNDEFINED> instruction: 0x46112a3f
    8a90:			; <UNDEFINED> instruction: 0xf1b8dd1a
    8a94:	eorle	r0, r3, r0, lsl #30
    8a98:	ldrbmi	r1, [r3, #-2915]	; 0xfffff49d
    8a9c:	bl	57f2d8 <__bss_end__@@Base+0x55ca84>
    8aa0:	strtle	r0, [r3], -sl, lsl #8
    8aa4:	svccc	0x00fff1b7
    8aa8:	adcsmi	fp, ip, #24, 30	; 0x60
    8aac:	blx	fe13fb2e <__bss_end__@@Base+0xfe11d2da>
    8ab0:	bl	fede26d0 <__bss_end__@@Base+0xfedbfe7c>
    8ab4:	ldrtmi	r7, [r1], -r6, ror #31
    8ab8:			; <UNDEFINED> instruction: 0x4640d118
    8abc:			; <UNDEFINED> instruction: 0xf888f006
    8ac0:	andmi	pc, r0, r9, asr #17
    8ac4:	svchi	0x00f8e8bd
    8ac8:	bleq	1044c0c <__bss_end__@@Base+0x10223b8>
    8acc:			; <UNDEFINED> instruction: 0x46584631
    8ad0:			; <UNDEFINED> instruction: 0xff14f006
    8ad4:	bl	feada2ec <__bss_end__@@Base+0xfeab7a98>
    8ad8:			; <UNDEFINED> instruction: 0xf1b80101
    8adc:	bicsle	r0, fp, r0, lsl #30
    8ae0:	andhi	pc, r0, r9, asr #17
    8ae4:			; <UNDEFINED> instruction: 0xf06fe7d8
    8ae8:	strb	r4, [pc, r0, lsl #22]!
    8aec:			; <UNDEFINED> instruction: 0xf91ef006
    8af0:	rscsle	r3, r8, r1, lsl #6
    8af4:			; <UNDEFINED> instruction: 0xe7c4463c
    8af8:			; <UNDEFINED> instruction: 0x4604b5f8
    8afc:	adcpl	pc, r0, #208, 16	; 0xd00000
    8b00:			; <UNDEFINED> instruction: 0xf8d0460e
    8b04:			; <UNDEFINED> instruction: 0x4617329c
    8b08:	mlasle	r5, sp, r2, r4
    8b0c:	teqne	r0, #148, 16	; 0x940000	; <UNPREDICTABLE>
    8b10:			; <UNDEFINED> instruction: 0xf8d4b1d9
    8b14:	ldrbpl	r2, [r7], #720	; 0x2d0
    8b18:	addseq	pc, r8, #212, 16	; 0xd40000
    8b1c:	addscc	pc, ip, #212, 16	; 0xd40000
    8b20:	addvc	pc, r0, #696254464	; 0x29800000
    8b24:			; <UNDEFINED> instruction: 0xf8c41c59
    8b28:			; <UNDEFINED> instruction: 0xf840129c
    8b2c:	bcs	4a0bc0 <__bss_end__@@Base+0x47e36c>
    8b30:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8b34:	tstpl	r5, r2	; <UNPREDICTABLE>
    8b38:	ldrmi	r5, [r0, #-337]	; 0xfffffeaf
    8b3c:	andsne	r1, r0, r5, asr #32
    8b40:	andsne	r1, r0, r0, lsl r0
    8b44:	andsne	r1, r0, r0, lsl r0
    8b48:			; <UNDEFINED> instruction: 0xf8d4000d
    8b4c:			; <UNDEFINED> instruction: 0xe7e70298
    8b50:			; <UNDEFINED> instruction: 0xf8842300
    8b54:			; <UNDEFINED> instruction: 0xf8d432b0
    8b58:	movwcc	r3, #4776	; 0x12a8
    8b5c:	adccc	pc, r8, #196, 16	; 0xc40000
    8b60:	addscc	pc, r4, #212, 16	; 0xd40000
    8b64:	adccs	pc, r4, #212, 16	; 0xd40000
    8b68:			; <UNDEFINED> instruction: 0xf8c43301
    8b6c:	addsmi	r3, sl, #148, 4	; 0x40000009
    8b70:			; <UNDEFINED> instruction: 0xf8c4bf38
    8b74:	lfmlt	f3, 2, [r8, #656]!	; 0x290
    8b78:	addseq	pc, r8, #208, 16	; 0xd00000
    8b7c:	vcgt.s8	d27, d21, d24
    8b80:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
    8b84:	addsmi	r5, sp, #1409286145	; 0x54000001
    8b88:	stclne	8, cr13, [fp], #-224	; 0xffffff20
    8b8c:	ldrbeq	lr, [r5, #-2819]	; 0xfffff4fd
    8b90:			; <UNDEFINED> instruction: 0xf8c400a9
    8b94:			; <UNDEFINED> instruction: 0xf00652a0
    8b98:			; <UNDEFINED> instruction: 0xf894f81b
    8b9c:			; <UNDEFINED> instruction: 0xf8c43330
    8ba0:	blcs	9608 <pclose@plt+0x723c>
    8ba4:			; <UNDEFINED> instruction: 0xf8d4d0ba
    8ba8:			; <UNDEFINED> instruction: 0xf8d412a0
    8bac:	stmdbcs	r0, {r4, r6, r7, r9}
    8bb0:			; <UNDEFINED> instruction: 0xf006db24
    8bb4:			; <UNDEFINED> instruction: 0xf8d4f80d
    8bb8:			; <UNDEFINED> instruction: 0xf8c4329c
    8bbc:	sbfx	r0, r0, #5, #6
    8bc0:	addscc	pc, r4, #212, 16	; 0xd40000
    8bc4:	adccs	pc, r4, #212, 16	; 0xd40000
    8bc8:			; <UNDEFINED> instruction: 0xf8c43b01
    8bcc:	addsmi	r3, sl, #148, 4	; 0x40000009
    8bd0:			; <UNDEFINED> instruction: 0xf8c4bf38
    8bd4:	lfmlt	f3, 2, [r8, #656]!	; 0x290
    8bd8:	addscc	pc, r4, #212, 16	; 0xd40000
    8bdc:	adccs	pc, r4, #212, 16	; 0xd40000
    8be0:	svclt	0x0038429a
    8be4:	adccc	pc, r4, #196, 16	; 0xc40000
    8be8:	strdlt	fp, [sp, #-216]	; 0xffffff28
    8bec:	svclt	0x00140fab
    8bf0:	movwcs	r2, #769	; 0x301
    8bf4:	strle	r0, [r1], #-169	; 0xffffff57
    8bf8:	sbcle	r2, sl, r0, lsl #22
    8bfc:			; <UNDEFINED> instruction: 0xf896f006
    8c00:	ldrcs	r2, [r0, #-320]	; 0xfffffec0
    8c04:	svclt	0x0000e7c5
    8c08:	stmdbmi	ip, {r0, r1, r3, r6, r8, r9, fp, lr}^
    8c0c:			; <UNDEFINED> instruction: 0xf8d0447b
    8c10:	push	{r2, r3, r4, r6, r7, r9, sp}
    8c14:	strdlt	r4, [r4], r0
    8c18:			; <UNDEFINED> instruction: 0xf8d0585e
    8c1c:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r9, lr}
    8c20:	movwls	r4, #12962	; 0x32a2
    8c24:			; <UNDEFINED> instruction: 0x4605dd77
    8c28:	movweq	pc, #2256	; 0x8d0	; <UNPREDICTABLE>
    8c2c:	rsbsle	r2, r9, r0, lsl #16
    8c30:	svclt	0x00183808
    8c34:	rsbsle	r1, r5, r7, lsr #25
    8c38:	movwcs	r1, #19218	; 0x4b12
    8c3c:	movwls	sl, #2306	; 0x902
    8c40:	mvnscc	pc, #79	; 0x4f
    8c44:			; <UNDEFINED> instruction: 0xf7ff9702
    8c48:	stmdbls	r2, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    8c4c:			; <UNDEFINED> instruction: 0xf1a12300
    8c50:	b	17cac60 <__bss_end__@@Base+0x17a840c>
    8c54:			; <UNDEFINED> instruction: 0x46027198
    8c58:			; <UNDEFINED> instruction: 0xf8426043
    8c5c:	svclt	0x00183b08
    8c60:	b	17d186c <__bss_end__@@Base+0x17af018>
    8c64:			; <UNDEFINED> instruction: 0xf8c50788
    8c68:			; <UNDEFINED> instruction: 0xf8c52300
    8c6c:			; <UNDEFINED> instruction: 0xf8d582f4
    8c70:	ldrble	r0, [ip], #-772	; 0xfffffcfc
    8c74:	cmple	sl, r0, lsl #22
    8c78:			; <UNDEFINED> instruction: 0xf0054639
    8c7c:			; <UNDEFINED> instruction: 0xf1b8ffa9
    8c80:			; <UNDEFINED> instruction: 0xf8d50f00
    8c84:			; <UNDEFINED> instruction: 0xf8c53308
    8c88:	blle	14098a0 <__bss_end__@@Base+0x13e704c>
    8c8c:			; <UNDEFINED> instruction: 0x46414618
    8c90:			; <UNDEFINED> instruction: 0xff9ef005
    8c94:			; <UNDEFINED> instruction: 0xf8c54639
    8c98:			; <UNDEFINED> instruction: 0xf8d50308
    8c9c:			; <UNDEFINED> instruction: 0xf005030c
    8ca0:			; <UNDEFINED> instruction: 0xf895ff97
    8ca4:			; <UNDEFINED> instruction: 0xf8c53330
    8ca8:	orrlt	r0, fp, ip, lsl #6
    8cac:	msreq	CPSR_, #13959168	; 0xd50000
    8cb0:	stmdacc	r8, {r8, ip, sp, pc}
    8cb4:	svceq	0x008b9902
    8cb8:	movwcs	fp, #7956	; 0x1f14
    8cbc:	addeq	r2, r9, r0, lsl #6
    8cc0:	bllt	fe8fdd9c <__bss_end__@@Base+0xfe8db548>
    8cc4:			; <UNDEFINED> instruction: 0xff84f005
    8cc8:	andcc	fp, r8, r4, ror r3
    8ccc:	msreq	CPSR_, #12910592	; 0xc50000
    8cd0:	cfstr32le	mvfx4, [r0, #-640]!	; 0xfffffd80
    8cd4:	strmi	pc, [r0], #260	; 0x104
    8cd8:	movwne	pc, #18645	; 0x48d5	; <UNPREDICTABLE>
    8cdc:			; <UNDEFINED> instruction: 0xf8d53c01
    8ce0:	svcne	0x00382300
    8ce4:	teqgt	r0, #9764864	; 0x950000	; <UNPREDICTABLE>
    8ce8:	ldrmi	r0, [r0], #-164	; 0xffffff5c
    8cec:	ldmdbne	r3, {r0, r1, r2, r5, r8, sl, fp, ip}
    8cf0:			; <UNDEFINED> instruction: 0xf1c24439
    8cf4:	andcs	r0, r0, #4, 8	; 0x4000000
    8cf8:	vmlaeq.f64	d14, d3, d4
    8cfc:	svccs	0x0004f843
    8d00:	blcs	146e0c <__bss_end__@@Base+0x1245b8>
    8d04:	svceq	0x0000f1bc
    8d08:			; <UNDEFINED> instruction: 0xf8d5d003
    8d0c:			; <UNDEFINED> instruction: 0xf8477320
    8d10:	addmi	r2, r3, #14
    8d14:	bls	fd4dc <__bss_end__@@Base+0xdac88>
    8d18:	addsmi	r6, sl, #3342336	; 0x330000
    8d1c:	andlt	sp, r4, r9, lsl #2
    8d20:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8d24:	str	r4, [r7, r7, lsl #12]
    8d28:	strmi	lr, [r0], #-2496	; 0xfffff640
    8d2c:			; <UNDEFINED> instruction: 0xf005e7cd
    8d30:			; <UNDEFINED> instruction: 0xf7f9fffd
    8d34:	svclt	0x0000e93e
    8d38:	muleq	r1, r8, r1
    8d3c:	ldrdeq	r0, [r0], -ip
    8d40:			; <UNDEFINED> instruction: 0x4605b5f8
    8d44:			; <UNDEFINED> instruction: 0xf7f9460f
    8d48:			; <UNDEFINED> instruction: 0xf105e9e0
    8d4c:	smlabbcs	r1, r0, r3, r0
    8d50:	svcvc	0x00c0f5b3
    8d54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8d58:	svclt	0x00386802
    8d5c:	eorpl	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    8d60:			; <UNDEFINED> instruction: 0xf8523a04
    8d64:	addmi	r0, r5, #4, 30
    8d68:	ldmdbeq	lr, {r0, r3, r8, ip, lr, pc}^
    8d6c:	andseq	pc, pc, r3
    8d70:	vst1.8	{d15-d16}, [r0], r1
    8d74:	eoreq	pc, r6, r7, asr r8	; <UNPREDICTABLE>
    8d78:			; <UNDEFINED> instruction: 0xf8474320
    8d7c:	movwcc	r0, #4134	; 0x1026
    8d80:	svcvc	0x0080f5b3
    8d84:	ldfltp	f5, [r8, #948]!	; 0x3b4
    8d88:	strdlt	fp, [r9], r0
    8d8c:	blge	5be1c <__bss_end__@@Base+0x395c8>
    8d90:	cdpge	15, 0, cr4, cr3, cr2, {1}
    8d94:			; <UNDEFINED> instruction: 0x461a447c
    8d98:	ldrtmi	r4, [r0], -r5, lsl #12
    8d9c:	strcs	r5, [r0], #-2535	; 0xfffff619
    8da0:	strmi	lr, [r1], #-2509	; 0xfffff633
    8da4:	movwls	r6, #30779	; 0x783b
    8da8:	stm	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8dac:	eorle	r1, r8, r3, asr #24
    8db0:			; <UNDEFINED> instruction: 0xf89d2801
    8db4:			; <UNDEFINED> instruction: 0xf8c5100c
    8db8:	svclt	0x000c0274
    8dbc:	andcs	r2, r1, #805306368	; 0x30000000
    8dc0:			; <UNDEFINED> instruction: 0xf7ff4628
    8dc4:			; <UNDEFINED> instruction: 0xf8d5fe99
    8dc8:	bcs	517a0 <__bss_end__@@Base+0x2ef4c>
    8dcc:	strcs	sp, [r1], #-3347	; 0xfffff2ed
    8dd0:	vldmdbpl	r1!, {s6}
    8dd4:	svclt	0x000c42a2
    8dd8:	andcs	r2, r0, #536870912	; 0x20000000
    8ddc:			; <UNDEFINED> instruction: 0xf7ff4628
    8de0:	vceq.f32	d31, d16, d11
    8de4:	strtmi	r1, [r8], -r5, lsl #2
    8de8:			; <UNDEFINED> instruction: 0xf0003401
    8dec:			; <UNDEFINED> instruction: 0xf8d5f819
    8df0:	adcmi	r2, r2, #116, 4	; 0x40000007
    8df4:	bls	2001ac <__bss_end__@@Base+0x1dd958>
    8df8:	addsmi	r6, sl, #3866624	; 0x3b0000
    8dfc:	andlt	sp, r9, r9, lsl #2
    8e00:	movwcs	fp, #7664	; 0x1df0
    8e04:	andcs	r4, r3, #34603008	; 0x2100000
    8e08:	andmi	pc, ip, sp, lsl #17
    8e0c:	rsbscc	pc, r4, #12910592	; 0xc50000
    8e10:			; <UNDEFINED> instruction: 0xf7f9e7d6
    8e14:	svclt	0x0000e8ce
    8e18:	andeq	r9, r1, r0, lsl r0
    8e1c:	ldrdeq	r0, [r0], -ip
    8e20:			; <UNDEFINED> instruction: 0x4604b538
    8e24:	teqeq	r0, #144, 16	; 0x900000	; <UNPREDICTABLE>
    8e28:	andsne	pc, r3, #64, 4
    8e2c:	addsmi	r2, r1, #0, 10
    8e30:	movwcs	fp, #3860	; 0xf14
    8e34:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    8e38:			; <UNDEFINED> instruction: 0xf8d4b37b
    8e3c:	blcs	15854 <version_etc_copyright@@Base+0x45bc>
    8e40:			; <UNDEFINED> instruction: 0xf8d4dd30
    8e44:	strtmi	r3, [r0], -r0, lsl #5
    8e48:	strcc	r2, [r1, #-1280]	; 0xfffffb00
    8e4c:			; <UNDEFINED> instruction: 0xf7ff6819
    8e50:			; <UNDEFINED> instruction: 0xf8d4ff9b
    8e54:	strtmi	r3, [r0], -r4, lsl #5
    8e58:	lfmle	f4, 4, [r0, #-684]	; 0xfffffd54
    8e5c:	addcc	pc, r0, #212, 16	; 0xd40000
    8e60:	eorne	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    8e64:			; <UNDEFINED> instruction: 0xf7ff3501
    8e68:	strtmi	pc, [r0], -pc, lsl #31
    8e6c:	orrvc	pc, r3, pc, asr #8
    8e70:			; <UNDEFINED> instruction: 0xffd6f7ff
    8e74:	addcc	pc, r4, #212, 16	; 0xd40000
    8e78:	adcmi	r4, fp, #32, 12	; 0x2000000
    8e7c:			; <UNDEFINED> instruction: 0xf8d4dcee
    8e80:	movwcs	r1, #632	; 0x278
    8e84:	addcc	pc, r4, #196, 16	; 0xc40000
    8e88:	andsle	r1, r3, fp, asr #24
    8e8c:	orrvc	pc, sl, r1, lsl #10
    8e90:			; <UNDEFINED> instruction: 0xf7ff4620
    8e94:			; <UNDEFINED> instruction: 0xf44fffc5
    8e98:	strtmi	r7, [r0], -r3, lsl #3
    8e9c:	pop	{r0, r1, r9, sp}
    8ea0:			; <UNDEFINED> instruction: 0xe6294038
    8ea4:	rsbsne	pc, r8, #212, 16	; 0xd40000
    8ea8:	addpl	pc, r4, #196, 16	; 0xc40000
    8eac:			; <UNDEFINED> instruction: 0xf5011c4b
    8eb0:			; <UNDEFINED> instruction: 0xd1bc718a
    8eb4:	svclt	0x0000bd38
    8eb8:			; <UNDEFINED> instruction: 0x4605b538
    8ebc:	stmdavs	r0!, {r2, fp, sp, lr}
    8ec0:			; <UNDEFINED> instruction: 0xf7f9b130
    8ec4:			; <UNDEFINED> instruction: 0xf854e82e
    8ec8:	stmdacs	r0, {r2, r8, r9, sl, fp}
    8ecc:	stmdavs	ip!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8ed0:			; <UNDEFINED> instruction: 0xf7f94620
    8ed4:	stmdavs	r8!, {r1, r2, r5, fp, sp, lr, pc}^
    8ed8:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8edc:			; <UNDEFINED> instruction: 0xf7f968a8
    8ee0:	stmiavs	r8!, {r5, fp, sp, lr, pc}^
    8ee4:	ldmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ee8:	pop	{r3, r5, r9, sl, lr}
    8eec:			; <UNDEFINED> instruction: 0xf7f94038
    8ef0:	svclt	0x0000b815
    8ef4:	ldrblt	r0, [r0, #-3915]!	; 0xfffff0b5
    8ef8:	svclt	0x00144605
    8efc:	strcs	r2, [r0], -r1, lsl #12
    8f00:	strle	r0, [r7], #-200	; 0xffffff38
    8f04:			; <UNDEFINED> instruction: 0x460cb936
    8f08:	cdp2	0, 3, cr15, cr14, cr5, {0}
    8f0c:	strvs	lr, [r1], #-2501	; 0xfffff63b
    8f10:	ldcllt	0, cr6, [r0, #-160]!	; 0xffffff60
    8f14:			; <UNDEFINED> instruction: 0xff0af005
    8f18:			; <UNDEFINED> instruction: 0x4604b5f8
    8f1c:	strmi	r4, [lr], -r8, lsl #12
    8f20:	stmdb	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f24:	stfnep	f3, [r5], {112}	; 0x70
    8f28:			; <UNDEFINED> instruction: 0xf7f94620
    8f2c:	strmi	lr, [r7], -r4, lsr #18
    8f30:	ldmdbne	r9!, {r5, r9, sl, lr}^
    8f34:	cdp2	0, 4, cr15, cr12, cr5, {0}
    8f38:	ldrtmi	r4, [r1], -sl, lsr #12
    8f3c:	ldrtmi	r4, [r8], #-1540	; 0xfffff9fc
    8f40:	svc	0x00f6f7f8
    8f44:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    8f48:			; <UNDEFINED> instruction: 0x4606b570
    8f4c:			; <UNDEFINED> instruction: 0x460d2018
    8f50:	cdp2	0, 1, cr15, cr10, cr5, {0}
    8f54:	andcs	r4, r4, r4, lsl #12
    8f58:	cdp2	0, 11, cr15, cr4, cr5, {0}
    8f5c:	strtmi	r6, [r8], -r0, lsr #32
    8f60:	cdp2	0, 11, cr15, cr0, cr5, {0}
    8f64:	strtmi	r6, [r8], -r0, rrx
    8f68:	cdp2	0, 10, cr15, cr12, cr5, {0}
    8f6c:	strtmi	r6, [r8], -r0, lsr #1
    8f70:	cdp2	0, 10, cr15, cr8, cr5, {0}
    8f74:	cmnvs	r6, r0, lsl #6
    8f78:	rscvs	r8, r0, r3, lsr #4
    8f7c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    8f80:	mvnsmi	lr, #737280	; 0xb4000
    8f84:			; <UNDEFINED> instruction: 0x460d4614
    8f88:	mrrcne	6, 0, r4, r0, cr7
    8f8c:	ldc2l	0, cr15, [ip, #20]!
    8f90:	strtmi	r4, [r2], -r9, lsr #12
    8f94:			; <UNDEFINED> instruction: 0xf7f82500
    8f98:	ldmdavs	lr!, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8f9c:	strpl	r4, [r5, #-1664]	; 0xfffff980
    8fa0:	suble	r2, r7, r0, lsl #28
    8fa4:			; <UNDEFINED> instruction: 0x4630463c
    8fa8:			; <UNDEFINED> instruction: 0xf854e003
    8fac:	strcc	r0, [r1, #-3844]	; 0xfffff0fc
    8fb0:			; <UNDEFINED> instruction: 0x4641b150
    8fb4:	svc	0x0070f7f8
    8fb8:	rscsle	r2, r6, r0, lsl #16
    8fbc:			; <UNDEFINED> instruction: 0xf7f84640
    8fc0:			; <UNDEFINED> instruction: 0x4638efb0
    8fc4:	mvnshi	lr, #12386304	; 0xbd0000
    8fc8:	strmi	r4, [r1], r4, lsl #12
    8fcc:			; <UNDEFINED> instruction: 0x4630e010
    8fd0:	svc	0x00a6f7f8
    8fd4:	adcmi	r1, r3, #1712	; 0x6b0
    8fd8:			; <UNDEFINED> instruction: 0xf857d029
    8fdc:	bl	1cd070 <__bss_end__@@Base+0x1aa81c>
    8fe0:	ldrmi	r0, [sp], -r4, lsl #5
    8fe4:	eorne	pc, r4, r7, asr #16
    8fe8:	eorls	pc, r3, r7, asr #16
    8fec:	cmplt	lr, r6, lsl r8
    8ff0:			; <UNDEFINED> instruction: 0x46404631
    8ff4:	svc	0x0050f7f8
    8ff8:	mvnle	r2, r0, lsl #16
    8ffc:	bl	1d6008 <__bss_end__@@Base+0x1b37b4>
    9000:	ldmdavs	r6, {r2, r7, r9}
    9004:	mvnsle	r2, r0, lsl #28
    9008:	svceq	0x008b1ca9
    900c:	movwcs	fp, #7956	; 0x1f14
    9010:	addeq	r2, r9, r0, lsl #6
    9014:	stmiblt	r3, {r0, r4, sl, ip, lr, pc}
    9018:			; <UNDEFINED> instruction: 0xf0054638
    901c:	andcs	pc, r0, #13888	; 0x3640
    9020:	orreq	lr, r5, #0, 22
    9024:	eorhi	pc, r5, r0, asr #16
    9028:	pop	{r1, r3, r4, r6, sp, lr}
    902c:	stclne	3, cr8, [r9], #-992	; 0xfffffc20
    9030:	strb	r4, [sl, r5, lsr #12]!
    9034:	tstcs	r8, r5, lsr r6
    9038:			; <UNDEFINED> instruction: 0xf005e7ee
    903c:	svclt	0x0000fe77
    9040:			; <UNDEFINED> instruction: 0x4605b570
    9044:	cmnlt	ip, ip, lsl #16
    9048:	strtmi	r4, [r0], -lr, lsl #12
    904c:	ldm	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9050:	strmi	r4, [r2], -r1, lsr #12
    9054:			; <UNDEFINED> instruction: 0xf7ff4628
    9058:			; <UNDEFINED> instruction: 0xf856ff93
    905c:	strmi	r4, [r5], -r4, lsl #30
    9060:	mvnsle	r2, r0, lsl #24
    9064:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    9068:	ldmdavs	r2, {r2, r4, r7, r9, sl, lr}
    906c:	cmplt	sl, #240, 10	; 0x3c000000
    9070:	strcs	r4, [r0], #-1557	; 0xfffff9eb
    9074:	ldmdaeq	fp, {r0, r1, r3, r5, r8, fp, ip}^
    9078:	eorsvc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    907c:	strbeq	lr, [r3], r1, lsl #22
    9080:	svclt	0x00384287
    9084:	movwle	r1, #7260	; 0x1c5c
    9088:	andle	r4, r4, sp, lsl r6
    908c:	mvnsle	r4, #172, 4	; 0xc000000a
    9090:	ldrtmi	r2, [r8], -r0, lsl #14
    9094:			; <UNDEFINED> instruction: 0xf103bdf0
    9098:	ldmdavs	r7!, {r0, r9, sl, fp}^
    909c:	stmdble	pc, {r1, r4, r5, r6, r8, sl, lr}	; <UNPREDICTABLE>
    90a0:	ldrtmi	r3, [r5], -r8, lsl #18
    90a4:	strbeq	lr, [r2], #2817	; 0xb01
    90a8:	streq	pc, [r8], -r5, lsl #2
    90ac:	ldm	r6, {r1, r2, r5, r7, r9, lr}
    90b0:	stm	r5, {r0, r1}
    90b4:	ldrtmi	r0, [r5], -r3
    90b8:	bcc	bd898 <__bss_end__@@Base+0x9b044>
    90bc:	bne	ff4da28c <__bss_end__@@Base+0xff4b7a38>
    90c0:	andcc	pc, r0, ip, asr #17
    90c4:	ldcllt	6, cr4, [r0, #224]!	; 0xe0
    90c8:			; <UNDEFINED> instruction: 0xe7e24617
    90cc:	andcs	r4, r5, #4, 18	; 0x10000
    90d0:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    90d4:			; <UNDEFINED> instruction: 0xf7f82000
    90d8:			; <UNDEFINED> instruction: 0xf7feef58
    90dc:	svclt	0x0000fc95
    90e0:	andeq	r7, r0, r6, ror #23
    90e4:			; <UNDEFINED> instruction: 0x4605b5f8
    90e8:	teqvs	r0, #144, 16	; 0x900000	; <UNPREDICTABLE>
    90ec:	ldrmi	r4, [r7], -ip, lsl #12
    90f0:	addeq	fp, ip, lr, ror #18
    90f4:			; <UNDEFINED> instruction: 0xf8d5b152
    90f8:			; <UNDEFINED> instruction: 0x36013298
    90fc:	strtmi	r2, [r8], -r3, lsl #4
    9100:	strcc	r5, [r4], #-2329	; 0xfffff6e7
    9104:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    9108:	ldrhle	r4, [r4, #39]!	; 0x27
    910c:	bcs	388f4 <__bss_end__@@Base+0x160a0>
    9110:	strmi	sp, [pc], #-252	; 9118 <pclose@plt+0x6d4c>
    9114:	sbcscs	pc, r0, #13959168	; 0xd50000
    9118:			; <UNDEFINED> instruction: 0xf8d54628
    911c:	lfmpl	f3, 4, [r2, #-608]	; 0xfffffda0
    9120:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    9124:			; <UNDEFINED> instruction: 0xf7ff3401
    9128:	adcmi	pc, r7, #59136	; 0xe700
    912c:	ldfltp	f5, [r8, #968]!	; 0x3c8
    9130:			; <UNDEFINED> instruction: 0x4614b5f0
    9134:	addlt	r6, r3, r3, lsr #17
    9138:	strmi	r6, [r6], -sl, lsl #16
    913c:	blle	d9b90 <__bss_end__@@Base+0xb733c>
    9140:	ldmiblt	r2!, {r1, r5, r6, sp, lr}
    9144:	ldcllt	0, cr11, [r0, #12]!
    9148:	strmi	r6, [sp], -r0, lsr #16
    914c:	mcr	7, 7, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    9150:			; <UNDEFINED> instruction: 0xf8514621
    9154:	andcs	r2, r8, r8, lsl #30
    9158:			; <UNDEFINED> instruction: 0xf04f682f
    915c:	strdls	r3, [r0], -pc	; <UNPREDICTABLE>
    9160:	bne	fee91168 <__bss_end__@@Base+0xfee6e914>
    9164:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
    9168:	rsbvs	r6, r2, sl, lsr #16
    916c:	bcs	211f4 <version_etc_copyright@@Base+0xff5c>
    9170:	sbcseq	sp, r2, r8, ror #1
    9174:	stmdavs	r0!, {r0, r4, r5, fp, sp, lr}
    9178:	pop	{r0, r1, ip, sp, pc}
    917c:			; <UNDEFINED> instruction: 0xf7f840f0
    9180:	svclt	0x0000bed5
    9184:	svcmi	0x00f0e92d
    9188:	strmi	fp, [fp], -r7, lsl #1
    918c:			; <UNDEFINED> instruction: 0x91034693
    9190:	stmdavs	r9, {r1, r7, r9, sl, lr}^
    9194:			; <UNDEFINED> instruction: 0x2cb6e9d0
    9198:	andls	r2, r4, #0, 18
    919c:	sbchi	pc, r4, r0, asr #6
    91a0:	strcs	r6, [r0, #-2079]	; 0xfffff7e1
    91a4:	strbeq	lr, [r1], #2823	; 0xb07
    91a8:	ldmib	r3, {r0, r1, r3, r4, r5, r9, sl, lr}^
    91ac:	movwcc	r2, #32768	; 0x8000
    91b0:	strmi	r4, [r2], #-675	; 0xfffffd5d
    91b4:	streq	lr, [r2, #-2693]	; 0xfffff57b
    91b8:			; <UNDEFINED> instruction: 0xf1bcd1f7
    91bc:	svclt	0x00de0f00
    91c0:	movwls	r2, #21248	; 0x5300
    91c4:	stclle	6, cr4, [r0, #-112]	; 0xffffff90
    91c8:	strcs	r9, [r0], #-2820	; 0xfffff4fc
    91cc:	strcc	lr, [r1], #-3
    91d0:	strmi	r3, [r4, #808]!	; 0x328
    91d4:	ldmdavs	sl, {r0, r4, r5, r8, sl, fp, ip, lr, pc}
    91d8:	mvnsle	r4, sl, lsr #5
    91dc:	addmi	r6, sl, #10092544	; 0x9a0000
    91e0:	ldfvcd	f5, [sl], {245}	; 0xf5
    91e4:	mvnsle	r4, sl, asr r5
    91e8:	vmls.i8	d18, d0, d0
    91ec:	bls	e945c <__bss_end__@@Base+0xc6c08>
    91f0:	ldmdavs	r7, {r1, r2, r3, r4, r6, fp, sp, lr}
    91f4:	ldmdavs	r8!, {r1, r4, r5, r6, fp, sp, lr}^
    91f8:			; <UNDEFINED> instruction: 0xd1e84290
    91fc:	ldmdavs	sl!, {r4, r5, fp, sp, lr}
    9200:			; <UNDEFINED> instruction: 0xd1e44290
    9204:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    9208:	stmdbeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    920c:	stmdaeq	r4, {r1, r2, r8, ip, sp, lr, pc}
    9210:			; <UNDEFINED> instruction: 0xf859e00b
    9214:			; <UNDEFINED> instruction: 0xf858003e
    9218:	addsmi	r2, r0, #62	; 0x3e
    921c:			; <UNDEFINED> instruction: 0xf857d1d7
    9220:			; <UNDEFINED> instruction: 0xf856003e
    9224:	addsmi	r2, r0, #62	; 0x3e
    9228:			; <UNDEFINED> instruction: 0xf10ed1d1
    922c:	strmi	r0, [lr, #3585]	; 0xe01
    9230:	strtmi	sp, [r0], -pc, ror #3
    9234:	pop	{r0, r1, r2, ip, sp, pc}
    9238:			; <UNDEFINED> instruction: 0x23288ff0
    923c:	blx	d3646 <__bss_end__@@Base+0xb0df2>
    9240:	movwls	pc, #21252	; 0x5304	; <UNPREDICTABLE>
    9244:	blls	10083c <__bss_end__@@Base+0xddfe8>
    9248:	andcs	r6, r0, #2031616	; 0x1f0000
    924c:	rsc	pc, ip, #14286848	; 0xda0000
    9250:			; <UNDEFINED> instruction: 0x46164690
    9254:	ands	r4, r1, r1, lsr #13
    9258:	mvneq	lr, #274432	; 0x43000
    925c:	b	d9ef0 <__bss_end__@@Base+0xb769c>
    9260:	ldrbeq	r0, [fp, -fp, lsl #6]
    9264:			; <UNDEFINED> instruction: 0x4326bf18
    9268:	svceq	0x0000f1b8
    926c:			; <UNDEFINED> instruction: 0xf8dad103
    9270:			; <UNDEFINED> instruction: 0xf8533298
    9274:	andcc	r8, r1, #32
    9278:	ble	4d9ca8 <__bss_end__@@Base+0x4b7454>
    927c:	eorseq	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    9280:	eormi	pc, r0, lr, asr r8	; <UNPREDICTABLE>
    9284:	stfcss	f1, [r0], {163}	; 0xa3
    9288:			; <UNDEFINED> instruction: 0xf8dad1e6
    928c:	andcc	r3, r1, #152, 4	; 0x80000009
    9290:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    9294:	rscsne	pc, pc, r0, asr #4
    9298:	svcvc	0x0089f5b3
    929c:	strmi	fp, [r6], -r8, lsl #30
    92a0:	blle	ffad9cd0 <__bss_end__@@Base+0xffab747c>
    92a4:			; <UNDEFINED> instruction: 0x464cb2b6
    92a8:	rsccc	pc, r0, #14286848	; 0xda0000
    92ac:	ldrmi	r9, [ip, #3843]	; 0xf03
    92b0:	ldmib	sp, {r1, r3, r5, r9, fp, ip, lr, pc}^
    92b4:	ldmne	r0, {r2, r8, r9, sp}^
    92b8:			; <UNDEFINED> instruction: 0xf8ca4694
    92bc:	ldrdcc	r2, [r4], -r8
    92c0:	andpl	pc, r3, ip, asr #16
    92c4:	mrc2	7, 0, pc, cr6, cr15, {7}
    92c8:			; <UNDEFINED> instruction: 0xf8da9d05
    92cc:	lfmne	f2, 4, [r9, #-864]!	; 0xfffffca0
    92d0:	strtmi	r4, [sl], #-1592	; 0xfffff9c8
    92d4:			; <UNDEFINED> instruction: 0xf7ff3204
    92d8:			; <UNDEFINED> instruction: 0xf8daff2b
    92dc:			; <UNDEFINED> instruction: 0xf04f32d8
    92e0:	strdcs	r3, [r0, -pc]
    92e4:			; <UNDEFINED> instruction: 0xf883442b
    92e8:			; <UNDEFINED> instruction: 0xf8dab010
    92ec:	subsvs	r2, r8, #220, 4	; 0xc000000d
    92f0:	subshi	r4, lr, #32, 12	; 0x2000000
    92f4:			; <UNDEFINED> instruction: 0xf8c33201
    92f8:	stmib	r3, {r2, r4, pc}^
    92fc:			; <UNDEFINED> instruction: 0xf8ca1106
    9300:	ldrdlt	r2, [r7], -ip
    9304:	svchi	0x00f0e8bd
    9308:			; <UNDEFINED> instruction: 0xf50a2228
    930c:	andls	r7, r0, #56, 2
    9310:	mvnscc	pc, #79	; 0x4f
    9314:	andcs	r9, r1, #4, 16	; 0x40000
    9318:	blx	fe8c731e <__bss_end__@@Base+0xfe8a4aca>
    931c:	andls	r6, r4, r9, ror r8
    9320:			; <UNDEFINED> instruction: 0xf47fe7c7
    9324:			; <UNDEFINED> instruction: 0xe784af54
    9328:	svceq	0x0000f1bc
    932c:	strcs	fp, [r0, #-4040]	; 0xfffff038
    9330:	svcge	0x004af73f
    9334:	strls	r2, [r5], -r0, lsl #12
    9338:			; <UNDEFINED> instruction: 0x46344635
    933c:			; <UNDEFINED> instruction: 0xe7b346b0
    9340:	ldrtmi	r2, [r0], r0, lsl #12
    9344:	svclt	0x0000e7b0
    9348:	svcmi	0x00f0e92d
    934c:	strmi	fp, [lr], -r5, lsl #1
    9350:	stcls	6, cr4, [pc], {128}	; 0x80
    9354:	stmdavs	r9, {r0, r2, r3, r4, r9, sl, lr}
    9358:	ldmdavs	fp, {r0, r1, r2, r4, r9, sl, lr}
    935c:	bne	10635e4 <__bss_end__@@Base+0x1040d90>
    9360:	blle	1659dcc <__bss_end__@@Base+0x1637578>
    9364:	rsbvs	r2, r2, r0, lsl #4
    9368:	ldrdgt	pc, [r0], -r6
    936c:	stmdavs	r8!, {r0, r1, r4, r9, sl, lr}
    9370:	strbmi	r9, [r3, #-1795]!	; 0xfffff8fd
    9374:	addmi	sp, r2, #29696	; 0x7400
    9378:	stmdbls	r3, {r0, r1, r3, r6, r9, fp, ip, lr, pc}
    937c:	bl	633a8 <__bss_end__@@Base+0x40b54>
    9380:	svcls	0x000e01c2
    9384:	stmdavs	pc, {r1, r2, r3, r4, r5, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    9388:			; <UNDEFINED> instruction: 0x0e07ea1e
    938c:	ldmib	r4, {r0, r2, r3, ip, lr, pc}^
    9390:	stmdavs	r9, {lr, pc}
    9394:	stmibeq	r0, {r2, r3, r8, r9, fp, sp, lr, pc}^
    9398:	eorsne	pc, r0, ip, asr #16
    939c:	rsbvs	r1, r1, r1, asr #24
    93a0:	and	pc, r4, r9, asr #17
    93a4:	ldrdgt	pc, [r0], -r6
    93a8:	strbmi	r6, [r3, #-2088]!	; 0xfffff7d8
    93ac:	andeq	pc, r1, #-2147483648	; 0x80000000
    93b0:			; <UNDEFINED> instruction: 0xf8d8dae1
    93b4:	addmi	r1, r2, #0
    93b8:	stmibeq	r3, {r0, r8, r9, fp, sp, lr, pc}^
    93bc:	eors	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    93c0:			; <UNDEFINED> instruction: 0xf04fdb17
    93c4:	stmdavs	r0!, {r8, r9, fp}^
    93c8:			; <UNDEFINED> instruction: 0xf8d43301
    93cc:			; <UNDEFINED> instruction: 0xf8d9c000
    93d0:			; <UNDEFINED> instruction: 0xf1001004
    93d4:	bl	30bbe0 <__bss_end__@@Base+0x2e938c>
    93d8:			; <UNDEFINED> instruction: 0xf84c09c0
    93dc:	b	10814a4 <__bss_end__@@Base+0x105ec50>
    93e0:			; <UNDEFINED> instruction: 0xf8c4010b
    93e4:			; <UNDEFINED> instruction: 0xf8c9a004
    93e8:			; <UNDEFINED> instruction: 0xf8d61004
    93ec:	stmdavs	r8!, {lr, pc}
    93f0:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    93f4:	ldrdge	pc, [r0], -r1
    93f8:	biceq	lr, r2, sl, lsl #22
    93fc:	eorsge	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    9400:			; <UNDEFINED> instruction: 0xd3be45f2
    9404:	stmdavs	r9, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    9408:	stmdals	lr, {r0, r9, ip, sp}
    940c:	bleq	83c14 <__bss_end__@@Base+0x613c0>
    9410:	ldrdlt	lr, [r5], -r9
    9414:	svchi	0x00f0e8bd
    9418:			; <UNDEFINED> instruction: 0xf7f86820
    941c:	ldmdavs	r2!, {r1, r7, r8, sl, fp, sp, lr, pc}
    9420:	andcs	r4, r8, r1, lsr #12
    9424:	mvnscc	pc, #79	; 0x4f
    9428:			; <UNDEFINED> instruction: 0xf8419000
    942c:	andcs	r2, r0, r8, lsl #30
    9430:			; <UNDEFINED> instruction: 0xf7ff682a
    9434:	eorvs	pc, r0, r5, lsl fp	; <UNPREDICTABLE>
    9438:	svclt	0x0000e794
    943c:			; <UNDEFINED> instruction: 0x4605b538
    9440:	sbcseq	pc, r0, #208, 16	; 0xd00000
    9444:	stcl	7, cr15, [ip, #-992]!	; 0xfffffc20
    9448:	addeq	pc, r0, #13959168	; 0xd50000
    944c:	stcl	7, cr15, [r8, #-992]!	; 0xfffffc20
    9450:	tsteq	r4, #13959168	; 0xd50000	; <UNPREDICTABLE>
    9454:	stcl	7, cr15, [r4, #-992]!	; 0xfffffc20
    9458:	msreq	CPSR_, #13959168	; 0xd50000
    945c:			; <UNDEFINED> instruction: 0xf8d5b1a8
    9460:	blcs	16038 <version_etc_copyright@@Base+0x4da0>
    9464:			; <UNDEFINED> instruction: 0xf04fdb0c
    9468:			; <UNDEFINED> instruction: 0xf85034ff
    946c:	strcc	r0, [r1], #-36	; 0xffffffdc
    9470:	ldcl	7, cr15, [r6, #-992]	; 0xfffffc20
    9474:	rscscc	pc, r4, #13959168	; 0xd50000
    9478:	msreq	CPSR_, #13959168	; 0xd50000
    947c:	lfmle	f4, 2, [r4], #652	; 0x28c
    9480:	pop	{r3, fp, ip, sp}
    9484:			; <UNDEFINED> instruction: 0xf7f84038
    9488:	ldclt	13, cr11, [r8, #-292]!	; 0xfffffedc
    948c:	addlt	fp, r4, r0, ror r5
    9490:			; <UNDEFINED> instruction: 0x3601e9d2
    9494:	ldrmi	sl, [r4], -r2, lsl #26
    9498:	adcsmi	r6, r3, #1179648	; 0x120000
    949c:	andeq	lr, r3, r5, lsl #17
    94a0:	ldrmi	sp, [r0], -fp, lsl #22
    94a4:	mvnscc	pc, #79	; 0x4f
    94a8:			; <UNDEFINED> instruction: 0xf1042208
    94ac:	andls	r0, r0, #8, 2
    94b0:			; <UNDEFINED> instruction: 0xf7ff2201
    94b4:	stmdavs	r3!, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
    94b8:	ldm	r5, {r1, r9, sl, lr}
    94bc:	bl	894d0 <__bss_end__@@Base+0x66c7c>
    94c0:	eorvs	r0, r2, r3, asr #11
    94c4:	rsbvs	r3, r3, r1, lsl #6
    94c8:	andeq	lr, r3, r5, lsl #17
    94cc:	ldcllt	0, cr11, [r0, #-16]!
    94d0:	ldrbmi	lr, [r0, sp, lsr #18]!
    94d4:	ldmib	r0, {r1, r7, ip, sp, pc}^
    94d8:			; <UNDEFINED> instruction: 0xf1bcec92
    94dc:	stclle	15, cr0, [r1, #-0]
    94e0:	stmdbeq	r4, {r1, r2, r3, r5, r7, r8, ip, sp, lr, pc}
    94e4:	beq	145b70 <__bss_end__@@Base+0x12331c>
    94e8:	ldreq	pc, [ip, -r1, lsl #2]
    94ec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    94f0:			; <UNDEFINED> instruction: 0x464d4652
    94f4:			; <UNDEFINED> instruction: 0xf8522400
    94f8:			; <UNDEFINED> instruction: 0xf8553f04
    94fc:	adcsmi	r6, sl, #4, 30
    9500:	movweq	lr, #27267	; 0x6a83
    9504:	streq	lr, [r3], #-2628	; 0xfffff5bc
    9508:	teqlt	ip, #1073741885	; 0x4000003d
    950c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    9510:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
    9514:	mvnle	r4, r0, ror #11
    9518:	strbne	lr, [r8, #-2639]	; 0xfffff5b1
    951c:	subscc	pc, r0, #208, 16	; 0xd00000
    9520:	strmi	r4, [r7], -lr, lsl #12
    9524:	cfstr32le	mvfx4, [lr], {99}	; 0x63
    9528:	eorcs	r4, r0, #112, 12	; 0x7000000
    952c:	mvnvs	pc, #82837504	; 0x4f00000
    9530:			; <UNDEFINED> instruction: 0xf6c79200
    9534:	andcs	r7, r1, #-67108861	; 0xfc000003
    9538:	tstvc	r4, r7, lsl #10	; <UNPREDICTABLE>
    953c:	blx	fe447540 <__bss_end__@@Base+0xfe424cec>
    9540:	subgt	pc, ip, #14090240	; 0xd70000
    9544:	cfmadd32gt	mvax4, mvfx4, mvfx15, mvfx6
    9548:			; <UNDEFINED> instruction: 0xf10c4475
    954c:	stmib	r7, {r0, sl}^
    9550:	strgt	lr, [pc, #-1170]	; 90c6 <pclose@plt+0x6cfa>
    9554:	muleq	pc, r6, r8	; <UNPREDICTABLE>
    9558:	andeq	lr, pc, r5, lsl #17
    955c:	andlt	r4, r2, r0, asr #12
    9560:			; <UNDEFINED> instruction: 0x87f0e8bd
    9564:	strtmi	r2, [r8], r0, lsl #10
    9568:	svclt	0x0000e7d8
    956c:	mvnsmi	lr, #737280	; 0xb4000
    9570:	ldmdavs	r7, {r0, r2, r7, ip, sp, pc}^
    9574:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    9578:	svccs	0x00004615
    957c:	andeq	lr, r3, r9, lsl #17
    9580:	stmdbls	r2, {r4, fp, sp, lr}
    9584:	ldrtmi	sp, [sl], -r7, asr #26
    9588:	ldmdbne	r3, {sl, sp}
    958c:			; <UNDEFINED> instruction: 0xf850105b
    9590:	bl	21664 <version_etc_copyright@@Base+0x103cc>
    9594:	addmi	r0, lr, #3120	; 0xc30
    9598:	mrrcne	15, 3, fp, ip, cr8
    959c:	ldrmi	sp, [sl], -r1, lsl #6
    95a0:	adcmi	sp, r2, #48	; 0x30
    95a4:	stmiavs	fp!, {r0, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    95a8:	stmiaeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    95ac:	svclt	0x00b8429f
    95b0:	ble	6db0a8 <__bss_end__@@Base+0x6b8854>
    95b4:	eorvs	r4, r8, r7, lsr #5
    95b8:	vmlaeq.f64	d14, d8, d0
    95bc:	bl	409f4 <__bss_end__@@Base+0x1e1a0>
    95c0:	bl	a4e4 <pclose@plt+0x8118>
    95c4:			; <UNDEFINED> instruction: 0xf1a304c4
    95c8:	addsmi	r0, r4, #8, 4	; 0x80000000
    95cc:	muleq	r3, r2, r8
    95d0:	andeq	lr, r3, r3, lsl #17
    95d4:	mvnsle	r4, r3, lsl r6
    95d8:	muleq	r3, r9, r8
    95dc:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    95e0:	andeq	lr, r3, lr, lsl #17
    95e4:	andlt	r6, r5, fp, rrx
    95e8:	mvnshi	lr, #12386304	; 0xbd0000
    95ec:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    95f0:			; <UNDEFINED> instruction: 0xf04f2208
    95f4:	andls	r3, r0, #-67108861	; 0xfc000003
    95f8:			; <UNDEFINED> instruction: 0xf7ff2201
    95fc:			; <UNDEFINED> instruction: 0xf8d5fa31
    9600:	ldrb	ip, [r7, r4]
    9604:	ldrdcc	pc, [r4], -lr
    9608:	tstmi	r3, #12288	; 0x3000
    960c:	andcc	pc, r4, lr, asr #17
    9610:	pop	{r0, r2, ip, sp, pc}
    9614:	ldmvs	r3, {r4, r5, r6, r7, r8, r9, pc}
    9618:	svclt	0x00bc429f
    961c:			; <UNDEFINED> instruction: 0x468646bc
    9620:			; <UNDEFINED> instruction: 0xf04fdbda
    9624:			; <UNDEFINED> instruction: 0xf1020800
    9628:	strbmi	r0, [r4], -r8, lsl #2
    962c:	svclt	0x0000e7e0
    9630:	bcs	15479b4 <__bss_end__@@Base+0x1525160>
    9634:	svcmi	0x00f0e92d
    9638:			; <UNDEFINED> instruction: 0xf8df4682
    963c:	ldrbtmi	r0, [sl], #-2640	; 0xfffff5b0
    9640:	adccc	pc, r8, #14286848	; 0xda0000
    9644:	addslt	r4, sp, ip, lsl #12
    9648:	svceq	0x001a5811
    964c:	andcs	fp, r1, #20, 30	; 0x50
    9650:	mrsls	r2, (UNDEF: 47)
    9654:	stmdavs	r9, {r3, r4, r8}
    9658:			; <UNDEFINED> instruction: 0xf100911b
    965c:	bcs	2aaa8 <__bss_end__@@Base+0x8254>
    9660:	strhi	pc, [lr, #-64]	; 0xffffffc0
    9664:	blx	fe445680 <__bss_end__@@Base+0xfe422e2c>
    9668:	strmi	r2, [r5], -ip, lsl #12
    966c:	ldmib	sl, {r0, r2, r3, ip, pc}^
    9670:	blx	fe809d1e <__bss_end__@@Base+0xfe7e74ca>
    9674:	bl	152294 <__bss_end__@@Base+0x12fa40>
    9678:	smlabtls	r6, r1, r1, r0
    967c:	svclt	0x00181c1f
    9680:	bcs	1328c <version_etc_copyright@@Base+0x1ff4>
    9684:	ldrbthi	pc, [ip], #704	; 0x2c0	; <UNPREDICTABLE>
    9688:			; <UNDEFINED> instruction: 0xf0402f00
    968c:	blx	1aaa7a <__bss_end__@@Base+0x188226>
    9690:			; <UNDEFINED> instruction: 0xf005f000
    9694:			; <UNDEFINED> instruction: 0xf10dfa79
    9698:	vmul.i8	q8, q0, q2
    969c:	andls	r1, ip, r5, lsl #2
    96a0:			; <UNDEFINED> instruction: 0xf7ff4650
    96a4:			; <UNDEFINED> instruction: 0x4648fbbd
    96a8:	adcne	pc, r8, #14286848	; 0xda0000
    96ac:	rscmi	pc, r8, #9043968	; 0x8a0000
    96b0:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
    96b4:			; <UNDEFINED> instruction: 0xf8da4631
    96b8:			; <UNDEFINED> instruction: 0xf005029c
    96bc:			; <UNDEFINED> instruction: 0xf8dafb0d
    96c0:			; <UNDEFINED> instruction: 0xf8ca329c
    96c4:	blcs	a25c <pclose@plt+0x7e90>
    96c8:	bge	4bd868 <__bss_end__@@Base+0x49b014>
    96cc:	ldmib	sp, {r2, r9, ip, pc}^
    96d0:	strbmi	fp, [lr], -ip, lsl #4
    96d4:	ssatmi	r4, #28, r9, asr #13
    96d8:			; <UNDEFINED> instruction: 0xf8da9205
    96dc:	b	13ca144 <__bss_end__@@Base+0x13a78f0>
    96e0:	andls	r0, r3, #-1342177272	; 0xb0000008
    96e4:	eorne	pc, fp, r0, asr r8	; <UNPREDICTABLE>
    96e8:	addvc	pc, r0, #675282944	; 0x28400000
    96ec:	vpmax.s8	d2, d0, d6
    96f0:	ldm	pc, {r0, r1, r5, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    96f4:	tsteq	sp, #18	; <UNPREDICTABLE>
    96f8:	andeq	r0, r7, r9, asr #32
    96fc:			; <UNDEFINED> instruction: 0x03a10007
    9700:			; <UNDEFINED> instruction: 0x0327033f
    9704:	tstcs	r2, r9, asr r9
    9708:	andsls	r9, r3, #1280	; 0x500
    970c:	bl	fe91af48 <__bss_end__@@Base+0xfe8f86f4>
    9710:	andsls	r0, r2, #536870924	; 0x2000000c
    9714:			; <UNDEFINED> instruction: 0xf0002900
    9718:	blls	1aa96c <__bss_end__@@Base+0x188118>
    971c:			; <UNDEFINED> instruction: 0xf8cdaa13
    9720:	strcs	r9, [r0], #-28	; 0xffffffe4
    9724:	eorlt	pc, r0, sp, asr #17
    9728:	ldrmi	r2, [r9], -ip, lsl #14
    972c:	bl	fe85afe0 <__bss_end__@@Base+0xfe83878c>
    9730:	ldcge	8, cr0, [r6, #-788]	; 0xfffffcec
    9734:			; <UNDEFINED> instruction: 0x46934699
    9738:	eorscs	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    973c:			; <UNDEFINED> instruction: 0xf8da4659
    9740:	stmdals	r4, {r2, r5, r6, r7, r9, ip, sp}
    9744:			; <UNDEFINED> instruction: 0xf04f9202
    9748:	andls	r3, r0, #-268435441	; 0xf000000f
    974c:	strls	r9, [r1], -r2, lsl #20
    9750:	andcc	pc, r2, #7168	; 0x1c00
    9754:			; <UNDEFINED> instruction: 0xf7ff1d13
    9758:			; <UNDEFINED> instruction: 0xf858fdf7
    975c:			; <UNDEFINED> instruction: 0xf8da2034
    9760:	strcc	r3, [r1], #-740	; 0xfffffd1c
    9764:	ldrtmi	r4, [r0], -r9, lsr #12
    9768:	andcc	pc, r2, #7168	; 0x1c00
    976c:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    9770:	mvnle	r4, r1, lsr #11
    9774:			; <UNDEFINED> instruction: 0x23a6e9da
    9778:	ldmib	sp, {r0, r1, r8, fp, ip, pc}^
    977c:	ldmdapl	r1, {r0, r1, r2, r8, r9, fp, ip, pc}^
    9780:	andne	pc, r3, #64, 4
    9784:	mulle	r3, r1, r2
    9788:	andeq	pc, r1, #79	; 0x4f
    978c:	stccs	8, cr15, [ip], {9}
    9790:	bleq	85bc4 <__bss_end__@@Base+0x63370>
    9794:	stmiale	r0!, {r0, r1, r3, r4, r6, r8, sl, lr}
    9798:			; <UNDEFINED> instruction: 0xf8daab18
    979c:	movwls	r1, #41640	; 0xa2a8
    97a0:			; <UNDEFINED> instruction: 0xf7ff4618
    97a4:			; <UNDEFINED> instruction: 0xf8dafba7
    97a8:	movwlt	r3, #45724	; 0xb29c
    97ac:	stmials	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    97b0:	strtmi	r2, [ip], -r0, lsl #10
    97b4:	bleq	3458f8 <__bss_end__@@Base+0x3230a4>
    97b8:			; <UNDEFINED> instruction: 0xf8da44f9
    97bc:	strtmi	r2, [sl], #-740	; 0xfffffd1c
    97c0:	stmdbcs	r0, {r0, r4, r6, fp, sp, lr}
    97c4:			; <UNDEFINED> instruction: 0xf8dadd10
    97c8:			; <UNDEFINED> instruction: 0xf8511298
    97cc:			; <UNDEFINED> instruction: 0xf5a00024
    97d0:	cfmsub32cs	mvax4, mvfx7, mvfx1, mvfx0
    97d4:	smlabbcs	r0, ip, pc, fp	; <UNPREDICTABLE>
    97d8:			; <UNDEFINED> instruction: 0xf5b02101
    97dc:	svclt	0x00087f85
    97e0:	stmdbcs	r0, {r8, sp}
    97e4:	mvnshi	pc, #64	; 0x40
    97e8:	strcc	r3, [ip, #-1025]	; 0xfffffbff
    97ec:	mvnle	r4, #156, 4	; 0xc0000009
    97f0:			; <UNDEFINED> instruction: 0xf7f89818
    97f4:			; <UNDEFINED> instruction: 0xf8daeb96
    97f8:			; <UNDEFINED> instruction: 0xf005029c
    97fc:			; <UNDEFINED> instruction: 0xf8daf9c5
    9800:			; <UNDEFINED> instruction: 0x2100429c
    9804:	strmi	r4, [r0], r2, lsr #12
    9808:	stc	7, cr15, [r2, #-992]	; 0xfffffc20
    980c:	suble	r2, r0, r0, lsl #24
    9810:	rsclt	pc, r4, #14286848	; 0xda0000
    9814:	stceq	0, cr15, [r0], {79}	; 0x4f
    9818:	addscc	pc, ip, #14286848	; 0xda0000
    981c:	strbmi	r4, [r6], -r4, ror #12
    9820:	cdpeq	0, 0, cr15, cr8, cr15, {2}
    9824:	ldmdavs	sl!, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
    9828:	bcs	1b114 <version_etc_copyright@@Base+0x9e7c>
    982c:	bl	2f973c <__bss_end__@@Base+0x2d6ee8>
    9830:	andcs	r0, r0, #12, 18	; 0x30000
    9834:	ldrdpl	pc, [r4], -r9
    9838:	eor	sp, r2, r7, lsl ip
    983c:	andeq	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
    9840:			; <UNDEFINED> instruction: 0xf040bf3c
    9844:			; <UNDEFINED> instruction: 0xf8080002
    9848:	movwle	r0, #40961	; 0xa001
    984c:	andeq	pc, r8, r0
    9850:	andeq	pc, r1, r8, lsl #16
    9854:			; <UNDEFINED> instruction: 0xf0002800
    9858:			; <UNDEFINED> instruction: 0xf040830d
    985c:			; <UNDEFINED> instruction: 0xf8080004
    9860:	andcc	r0, r1, #1
    9864:	ble	31a314 <__bss_end__@@Base+0x2f7ac0>
    9868:	stmdavs	r9, {r0, r3, r6, r9, sl, lr}
    986c:	eorsne	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    9870:	mvnle	r4, r1, lsr #5
    9874:	ldmdavc	r1!, {r0, r9, ip, sp}
    9878:			; <UNDEFINED> instruction: 0xf04142aa
    987c:	eorsvc	r0, r1, r1, lsl #2
    9880:	strcc	sp, [r1], #-3058	; 0xfffff40e
    9884:	addsmi	r3, ip, #12, 14	; 0x300000
    9888:	streq	pc, [r1], -r6, lsl #2
    988c:	stfeqd	f7, [ip], {12}
    9890:			; <UNDEFINED> instruction: 0xf898d3c9
    9894:	stmdals	sl, {lr}
    9898:	adcne	pc, r8, #14286848	; 0xda0000
    989c:	ldreq	pc, [r0], #-68	; 0xffffffbc
    98a0:	andmi	pc, r0, r8, lsl #17
    98a4:	blx	9c78aa <__bss_end__@@Base+0x9a5056>
    98a8:	addseq	pc, ip, #14286848	; 0xda0000
    98ac:	svclt	0x00140f83
    98b0:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    98b4:	cps	#0
    98b8:	stccs	3, cr8, [r0, #-908]	; 0xfffffc74
    98bc:	mvnhi	pc, #64	; 0x40
    98c0:			; <UNDEFINED> instruction: 0xf962f005
    98c4:	addscc	pc, ip, #14286848	; 0xda0000
    98c8:	rsceq	pc, ip, #13238272	; 0xca0000
    98cc:	rsbsle	r2, r6, r0, lsl #22
    98d0:			; <UNDEFINED> instruction: 0xf8cd9506
    98d4:			; <UNDEFINED> instruction: 0xf8cd8008
    98d8:	and	sl, r6, r4, lsl r0
    98dc:	andcc	r9, r1, #24576	; 0x6000
    98e0:	addsmi	r9, r3, #1610612736	; 0x60000000
    98e4:	stmdbls	r2, {r0, r2, r3, r4, r6, r8, fp, ip, lr, pc}
    98e8:	strbteq	r5, [r2], ip, lsl #25
    98ec:	blls	17f0cc <__bss_end__@@Base+0x15c878>
    98f0:	bls	192928 <__bss_end__@@Base+0x1700d4>
    98f4:	rsceq	pc, r4, #13828096	; 0xd30000
    98f8:	swpls	r0, r1, [r8]
    98fc:	rsccc	pc, ip, #13828096	; 0xd30000
    9900:	tsteq	r2, r4, lsl #22	; <UNPREDICTABLE>
    9904:	andcs	r9, r0, r7
    9908:	eoreq	pc, r2, r3, asr #16
    990c:	tstls	r3, sl, asr #16
    9910:	vhsub.u8	d20, d16, d2
    9914:	blge	66a65c <__bss_end__@@Base+0x647e08>
    9918:	movwls	r4, #46721	; 0xb681
    991c:	ldrmi	r4, [r7], -r4, lsl #12
    9920:	stcls	0, cr14, [r2, #-84]	; 0xffffffac
    9924:	strls	r5, [r4, #-3501]	; 0xfffff253
    9928:	streq	pc, [r6, #-21]	; 0xffffffeb
    992c:	adchi	pc, r5, #0
    9930:	bl	fbd44 <__bss_end__@@Base+0xd94f0>
    9934:	stcls	3, cr0, [r2, #-804]	; 0xfffffcdc
    9938:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    993c:	stm	r3, {r2, r9, fp, ip, pc}
    9940:			; <UNDEFINED> instruction: 0xf0420003
    9944:	strpl	r0, [sl, #528]!	; 0x210
    9948:	adcsmi	r3, ip, #16777216	; 0x1000000
    994c:	blls	1001cc <__bss_end__@@Base+0xdd978>
    9950:	bleq	ff144294 <__bss_end__@@Base+0xff121a40>
    9954:	bl	e39c8 <__bss_end__@@Base+0xc1174>
    9958:	stmdavs	r8, {r0, r1, r3, r8}^
    995c:	rscsle	r2, r3, r0, lsl #16
    9960:			; <UNDEFINED> instruction: 0xf8539a05
    9964:			; <UNDEFINED> instruction: 0xf8d26034
    9968:			; <UNDEFINED> instruction: 0xf8522298
    996c:			; <UNDEFINED> instruction: 0xf1bee026
    9970:	ble	ff58d578 <__bss_end__@@Base+0xff56ad24>
    9974:	strcc	r9, [r1], #-2821	; 0xfffff4fb
    9978:			; <UNDEFINED> instruction: 0xf8d39908
    997c:	ldmdapl	r3, {r2, r3, r5, r6, r7, r9, sp}^
    9980:	blls	da5e8 <__bss_end__@@Base+0xb7d94>
    9984:	ldmdavs	pc, {r4, r6, ip, lr}^	; <UNPREDICTABLE>
    9988:	blle	ff81a480 <__bss_end__@@Base+0xff7f7c2c>
    998c:	bls	f05a8 <__bss_end__@@Base+0xcdd54>
    9990:	addscc	pc, ip, #13828096	; 0xd30000
    9994:	andls	pc, r4, r2, asr #17
    9998:	andcc	r9, r1, #24576	; 0x6000
    999c:	addsmi	r9, r3, #1610612736	; 0x60000000
    99a0:	svceq	0x009ad8a1
    99a4:	ldrdhi	pc, [r8], -sp
    99a8:			; <UNDEFINED> instruction: 0xa014f8dd
    99ac:	andcs	fp, r1, #20, 30	; 0x50
    99b0:	addseq	r2, fp, r0, lsl #4
    99b4:	msrhi	SPSR_s, #0, 2
    99b8:			; <UNDEFINED> instruction: 0xf0402a00
    99bc:	ldrmi	r8, [r8], -r1, ror #6
    99c0:			; <UNDEFINED> instruction: 0xf8e2f005
    99c4:	addscs	pc, ip, #14286848	; 0xda0000
    99c8:	bcs	525d0 <__bss_end__@@Base+0x2fd7c>
    99cc:			; <UNDEFINED> instruction: 0xf04fbf88
    99d0:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    99d4:	svclt	0x00844604
    99d8:	addeq	lr, r2, #0, 22
    99dc:	stmdble	r3, {r0, r1, r8, sl, fp, ip}
    99e0:	blne	147af4 <__bss_end__@@Base+0x1252a0>
    99e4:			; <UNDEFINED> instruction: 0xd1fb429a
    99e8:	adceq	pc, r8, #14286848	; 0xda0000
    99ec:	svclt	0x00140f83
    99f0:	andcs	r2, r0, #268435456	; 0x10000000
    99f4:	cps	#0
    99f8:	bcs	2a70c <__bss_end__@@Base+0x7eb8>
    99fc:	movthi	pc, #64	; 0x40	; <UNPREDICTABLE>
    9a00:			; <UNDEFINED> instruction: 0xf8c2f005
    9a04:	adccc	pc, r8, #14286848	; 0xda0000
    9a08:	andcs	r9, ip, r6
    9a0c:	strvs	pc, [r0, -r3, lsr #23]
    9a10:	svclt	0x00181c3a
    9a14:	cdpcs	2, 0, cr2, cr0, cr1, {0}
    9a18:	teqhi	r2, #192, 4	; <UNPREDICTABLE>
    9a1c:			; <UNDEFINED> instruction: 0xf0402a00
    9a20:	blx	2a6e6 <__bss_end__@@Base+0x7e92>
    9a24:			; <UNDEFINED> instruction: 0xf005f003
    9a28:	andls	pc, r3, pc, lsr #17
    9a2c:	adceq	pc, r8, #14286848	; 0xda0000
    9a30:	svclt	0x00140f83
    9a34:	strcs	r2, [r0, -r1, lsl #14]
    9a38:	svclt	0x00480080
    9a3c:	svccs	0x00002701
    9a40:	tsthi	lr, #64	; 0x40	; <UNPREDICTABLE>
    9a44:			; <UNDEFINED> instruction: 0xf8a0f005
    9a48:	teqcc	r0, #10092544	; 0x9a0000	; <UNPREDICTABLE>
    9a4c:	blcs	2da70 <__bss_end__@@Base+0xb21c>
    9a50:	rsbshi	pc, r9, #64	; 0x40
    9a54:	addscs	pc, ip, #14286848	; 0xda0000
    9a58:			; <UNDEFINED> instruction: 0xf8da9708
    9a5c:	bcs	165f4 <version_etc_copyright@@Base+0x535c>
    9a60:	addhi	pc, r0, #0
    9a64:			; <UNDEFINED> instruction: 0x262cf8df
    9a68:			; <UNDEFINED> instruction: 0xf8cd2500
    9a6c:	strcs	r8, [r1], -r4, lsr #32
    9a70:			; <UNDEFINED> instruction: 0xf8dd447a
    9a74:	strls	r8, [sl, -r0, lsr #32]
    9a78:			; <UNDEFINED> instruction: 0x96024691
    9a7c:			; <UNDEFINED> instruction: 0xf854220c
    9a80:	blx	a5b1e <__bss_end__@@Base+0x832ca>
    9a84:			; <UNDEFINED> instruction: 0x1c7afb05
    9a88:	vmlaeq.f64	d14, d11, d3
    9a8c:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    9a90:	rsbhi	pc, ip, #0
    9a94:	rsclt	pc, ip, #14286848	; 0xda0000
    9a98:			; <UNDEFINED> instruction: 0xf8da200c
    9a9c:	stmdbls	r3, {r3, r4, r7, r9, sp}
    9aa0:	eorvs	pc, r5, fp, asr r8	; <UNPREDICTABLE>
    9aa4:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    9aa8:			; <UNDEFINED> instruction: 0x1c07fb00
    9aac:	cfmadd32ls	mvax0, mvfx9, mvfx6, mvfx5
    9ab0:	ldm	lr, {r2, r9, ip, pc}
    9ab4:	ldrtmi	r0, [r3], r7
    9ab8:			; <UNDEFINED> instruction: 0xf84b9e04
    9abc:	cdpls	0, 0, cr6, cr7, cr7, {1}
    9ac0:	andeq	lr, r7, ip, lsl #17
    9ac4:	mcrls	6, 0, r4, cr5, cr3, {5}
    9ac8:	eorvs	pc, r7, fp, asr #16
    9acc:	svceq	0x0000f1b8
    9ad0:			; <UNDEFINED> instruction: 0xf8dad004
    9ad4:	lfmpl	f2, 2, [r2, #-832]	; 0xfffffcc0
    9ad8:	andcs	pc, r7, r8, lsl #16
    9adc:	ldrdne	pc, [r4], -lr
    9ae0:	vldrle.16	s4, [r4, #-0]	; <UNPREDICTABLE>
    9ae4:	andcs	r9, r0, #2, 28
    9ae8:	eorsvc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    9aec:	eoreq	pc, r7, r4, asr r8	; <UNPREDICTABLE>
    9af0:	svccc	0x00fff1b0
    9af4:			; <UNDEFINED> instruction: 0xf844bf04
    9af8:	ldrtmi	r6, [r0], -r7, lsr #32
    9afc:	eorseq	pc, r2, r3, asr #16
    9b00:	andeq	pc, r1, #-2147483648	; 0x80000000
    9b04:	strcc	fp, [r1], -r8, lsl #30
    9b08:			; <UNDEFINED> instruction: 0xd1ed4291
    9b0c:	ldrmi	r9, [r8], -r2, lsl #12
    9b10:	strbmi	r2, [fp], -r8, lsl #4
    9b14:	bl	ff8c7afc <__bss_end__@@Base+0xff8a52a8>
    9b18:	rsccc	pc, r4, #14286848	; 0xda0000
    9b1c:	addscs	pc, ip, #14286848	; 0xda0000
    9b20:	adcmi	r3, sl, #4194304	; 0x400000
    9b24:	cdpls	8, 0, cr13, cr2, cr10, {5}
    9b28:			; <UNDEFINED> instruction: 0x8709e9dd
    9b2c:	bls	1af344 <__bss_end__@@Base+0x18caf0>
    9b30:	stceq	0, cr15, [r0], {79}	; 0x4f
    9b34:	ldrtmi	r9, [r1], r9, lsl #8
    9b38:	bleq	1461c8 <__bss_end__@@Base+0x123974>
    9b3c:			; <UNDEFINED> instruction: 0xf8cd9a07
    9b40:	svcne	0x00158014
    9b44:	strls	r9, [r2, #-3080]	; 0xfffff3f8
    9b48:			; <UNDEFINED> instruction: 0xf8dae001
    9b4c:	sfmls	f3, 4, [r2, #-912]	; 0xfffffc70
    9b50:	bls	dace4 <__bss_end__@@Base+0xb8490>
    9b54:	rscvs	pc, ip, #14286848	; 0xda0000
    9b58:			; <UNDEFINED> instruction: 0xf8554462
    9b5c:			; <UNDEFINED> instruction: 0xf85bef04
    9b60:	bgt	1ed778 <__bss_end__@@Base+0x1caf24>
    9b64:			; <UNDEFINED> instruction: 0xf8da9502
    9b68:			; <UNDEFINED> instruction: 0xf8455298
    9b6c:	stm	r3, {r0, r1, r2, r5, pc}
    9b70:			; <UNDEFINED> instruction: 0xf8460007
    9b74:	tstlt	ip, r7, lsr #32
    9b78:	sbcscc	pc, r0, #14286848	; 0xda0000
    9b7c:	ldrbpl	r5, [sl, #3554]	; 0xde2
    9b80:			; <UNDEFINED> instruction: 0xf10c3701
    9b84:	strbmi	r0, [pc, #-3084]	; 8f80 <pclose@plt+0x6bb4>
    9b88:	blls	13e30c <__bss_end__@@Base+0x11bab8>
    9b8c:	stmdals	r6, {r8, sl, sp}
    9b90:			; <UNDEFINED> instruction: 0xf8ca9c09
    9b94:			; <UNDEFINED> instruction: 0xf8ca32a8
    9b98:			; <UNDEFINED> instruction: 0xf8dd329c
    9b9c:			; <UNDEFINED> instruction: 0xf7f88014
    9ba0:	stmdals	r3, {r6, r7, r8, fp, sp, lr, pc}
    9ba4:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ba8:			; <UNDEFINED> instruction: 0xf7f89807
    9bac:	stmdals	r8, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    9bb0:	ldmib	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bb4:			; <UNDEFINED> instruction: 0xf7f84620
    9bb8:	ldmdals	r8, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    9bbc:	ldmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bc0:			; <UNDEFINED> instruction: 0xf7f84640
    9bc4:	andcs	lr, r8, lr, lsr #19
    9bc8:	vqrshl.s8	d25, d0, d0
    9bcc:	tstls	r1, #-67108861	; 0xfc000003
    9bd0:			; <UNDEFINED> instruction: 0xffdaf004
    9bd4:	movwcs	sl, #7186	; 0x1c12
    9bd8:	blge	42e830 <__bss_end__@@Base+0x40bfdc>
    9bdc:	ldrls	r4, [r3, #-1570]	; 0xfffff9de
    9be0:	ldm	r3, {r1, r4, ip, pc}
    9be4:			; <UNDEFINED> instruction: 0xf7ff0003
    9be8:			; <UNDEFINED> instruction: 0xf8dafc51
    9bec:	svceq	0x0083029c
    9bf0:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    9bf4:	svclt	0x00480080
    9bf8:	cfstr32cs	mvfx2, [r0, #-4]
    9bfc:	subhi	pc, r0, #64	; 0x40
    9c00:			; <UNDEFINED> instruction: 0xffc2f004
    9c04:	addsvc	pc, ip, #14286848	; 0xda0000
    9c08:	rscseq	pc, r0, #13238272	; 0xca0000
    9c0c:	suble	r2, fp, r0, lsl #30
    9c10:	rscvs	pc, ip, #14286848	; 0xda0000
    9c14:	streq	lr, [r7, r0, lsl #22]
    9c18:	rscne	pc, r4, #14286848	; 0xda0000
    9c1c:	cfmadd32cc	mvax0, mvfx4, mvfx4, mvfx3
    9c20:			; <UNDEFINED> instruction: 0xf8c346ac
    9c24:			; <UNDEFINED> instruction: 0xf856c000
    9c28:	b	fe095840 <__bss_end__@@Base+0xfe072fec>
    9c2c:			; <UNDEFINED> instruction: 0xf01202a2
    9c30:	svclt	0x00180249
    9c34:			; <UNDEFINED> instruction: 0xf8432204
    9c38:			; <UNDEFINED> instruction: 0xf8d62b04
    9c3c:	b	fe3c1c44 <__bss_end__@@Base+0xfe39f3f0>
    9c40:			; <UNDEFINED> instruction: 0xf01e0e6e
    9c44:	svclt	0x001c0f49
    9c48:	andeq	pc, r2, #66	; 0x42
    9c4c:	stccs	8, cr15, [r4], {67}	; 0x43
    9c50:	bcs	23d80 <__bss_end__@@Base+0x152c>
    9c54:	stmdavs	sl, {r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    9c58:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    9c5c:	stmdaeq	r4, {r1, r8, ip, sp, lr, pc}
    9c60:			; <UNDEFINED> instruction: 0xf858dd1e
    9c64:	b	fe091d64 <__bss_end__@@Base+0xfe06f510>
    9c68:			; <UNDEFINED> instruction: 0xf01909a2
    9c6c:	svclt	0x001f0f49
    9c70:	stccs	8, cr15, [r4], {83}	; 0x53
    9c74:	andeq	pc, r4, #66	; 0x42
    9c78:	stccs	8, cr15, [r4], {67}	; 0x43
    9c7c:	eorscs	pc, lr, r8, asr r8	; <UNPREDICTABLE>
    9c80:	mvfeqs	f7, #0.5
    9c84:	rsbeq	lr, r2, #532480	; 0x82000
    9c88:	svceq	0x0049f012
    9c8c:			; <UNDEFINED> instruction: 0xf853bf1e
    9c90:			; <UNDEFINED> instruction: 0xf0422c04
    9c94:			; <UNDEFINED> instruction: 0xf8430202
    9c98:	stmdavs	sl, {r2, sl, fp, sp}^
    9c9c:	cfstr64le	mvdx4, [r0], #456	; 0x1c8
    9ca0:			; <UNDEFINED> instruction: 0xf10142bb
    9ca4:			; <UNDEFINED> instruction: 0xd1bc010c
    9ca8:			; <UNDEFINED> instruction: 0x6112e9dd
    9cac:	stmdbcs	r0, {r8, r9, sp}
    9cb0:	bicshi	pc, lr, r0
    9cb4:	eorscs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    9cb8:	addmi	r3, fp, #67108864	; 0x4000000
    9cbc:	eorcs	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    9cc0:	streq	lr, [r2, #-2629]	; 0xfffff5bb
    9cc4:			; <UNDEFINED> instruction: 0x076bd1f6
    9cc8:	streq	pc, [r7, -r5, lsl #1]
    9ccc:	streq	pc, [r2], -r5
    9cd0:	andcs	sp, r4, #4, 10	; 0x1000000
    9cd4:	ldrbmi	r4, [r0], -r1, lsr #12
    9cd8:	blx	1547cdc <__bss_end__@@Base+0x1525488>
    9cdc:			; <UNDEFINED> instruction: 0x4621463a
    9ce0:			; <UNDEFINED> instruction: 0xf7ff4650
    9ce4:			; <UNDEFINED> instruction: 0xf8cafa4f
    9ce8:			; <UNDEFINED> instruction: 0xf8ca02fc
    9cec:			; <UNDEFINED> instruction: 0xb1260310
    9cf0:	andcs	r4, r2, #34603008	; 0x2100000
    9cf4:			; <UNDEFINED> instruction: 0xf7ff4650
    9cf8:	mcrrne	10, 4, pc, r3, cr5	; <UNPREDICTABLE>
    9cfc:			; <UNDEFINED> instruction: 0xf8ca980d
    9d00:	movwcs	r3, #764	; 0x2fc
    9d04:	rscscc	pc, r8, #13238272	; 0xca0000
    9d08:	stmdb	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d0c:			; <UNDEFINED> instruction: 0xf7f8980c
    9d10:	ldmdals	r5, {r3, r8, fp, sp, lr, pc}
    9d14:	stmdb	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d18:			; <UNDEFINED> instruction: 0xf7f89812
    9d1c:	blls	40412c <__bss_end__@@Base+0x3e18d8>
    9d20:	ldmdavs	fp, {r0, r1, r3, r4, r9, fp, ip, pc}
    9d24:			; <UNDEFINED> instruction: 0xf040429a
    9d28:	andslt	r8, sp, sp, lsr #3
    9d2c:	svchi	0x00f0e8bd
    9d30:	andeq	pc, r1, #79	; 0x4f
    9d34:	andcs	pc, r0, r9, lsl #17
    9d38:	stmib	r9, {r9, sp}^
    9d3c:			; <UNDEFINED> instruction: 0xf1092201
    9d40:	str	r0, [r5, #-2316]!	; 0xfffff6f4
    9d44:	ldccs	8, cr15, [r4], {89}	; 0x59
    9d48:	stmdbeq	ip, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    9d4c:	ldrdeq	pc, [r4], -r9
    9d50:	stcne	8, cr15, [r4], {89}	; 0x59
    9d54:			; <UNDEFINED> instruction: 0xf8d94402
    9d58:			; <UNDEFINED> instruction: 0xf8490008
    9d5c:	strmi	r2, [r1], #-3080	; 0xfffff3f8
    9d60:	stccs	8, cr15, [ip], {25}
    9d64:	muleq	r0, r9, r8
    9d68:	stcne	8, cr15, [r4], {73}	; 0x49
    9d6c:			; <UNDEFINED> instruction: 0xf8094302
    9d70:	str	r2, [sp, #-3084]	; 0xfffff3f4
    9d74:	ldccs	8, cr15, [r0], {89}	; 0x59
    9d78:	stceq	8, cr15, [r4], {89}	; 0x59
    9d7c:	stcne	8, cr15, [r8], {89}	; 0x59
    9d80:	andls	r0, r3, #212	; 0xd4
    9d84:	strbeq	lr, [r0, r4, lsl #22]
    9d88:	stmdals	r6, {r3, ip, pc}
    9d8c:	blne	ff1ee1c0 <__bss_end__@@Base+0xff1cb96c>
    9d90:	tstls	r3, r5, lsl #16
    9d94:	bl	fe82edd4 <__bss_end__@@Base+0xfe80c580>
    9d98:	smlabtls	r7, r1, r1, r0
    9d9c:	cmnlt	r2, #-2147483644	; 0x80000004
    9da0:	blls	2844dc <__bss_end__@@Base+0x261c88>
    9da4:			; <UNDEFINED> instruction: 0xf8ddab13
    9da8:	ldcge	0, cr11, [r6, #-64]	; 0xffffffc0
    9dac:			; <UNDEFINED> instruction: 0xf04f2400
    9db0:	ldrmi	r0, [r9], ip, lsl #16
    9db4:	eorscs	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    9db8:			; <UNDEFINED> instruction: 0xf8da4649
    9dbc:	ldrbmi	r3, [r8], -r4, ror #5
    9dc0:	andls	r9, r2, #1048576	; 0x100000
    9dc4:	rscscc	pc, pc, #79	; 0x4f
    9dc8:	bls	ae5d0 <__bss_end__@@Base+0x8bd7c>
    9dcc:	andcc	pc, r2, #8, 22	; 0x2000
    9dd0:			; <UNDEFINED> instruction: 0xf7ff1d13
    9dd4:			; <UNDEFINED> instruction: 0xf857fab9
    9dd8:			; <UNDEFINED> instruction: 0xf8da2034
    9ddc:	strtmi	r3, [r9], -r4, ror #5
    9de0:	strcc	r4, [r1], #-1584	; 0xfffff9d0
    9de4:	andcc	pc, r2, #8, 22	; 0x2000
    9de8:			; <UNDEFINED> instruction: 0xf9a2f7ff
    9dec:	adcmi	r9, r3, #3072	; 0xc00
    9df0:	ldmib	sp, {r5, r6, r7, r8, ip, lr, pc}^
    9df4:			; <UNDEFINED> instruction: 0xf8da9b09
    9df8:			; <UNDEFINED> instruction: 0xf819329c
    9dfc:	teqlt	sp, r8, lsl ip
    9e00:			; <UNDEFINED> instruction: 0xf8599905
    9e04:	tstls	r7, r4, lsl ip
    9e08:	strmi	r9, [sl], #-2315	; 0xfffff6f5
    9e0c:	ldccs	8, cr15, [r4], {73}	; 0x49
    9e10:	stc	8, cr15, [ip], {25}
    9e14:			; <UNDEFINED> instruction: 0xf1be9a08
    9e18:			; <UNDEFINED> instruction: 0xf0000f00
    9e1c:	stmdbls	r3, {r0, r1, r4, r5, r7, pc}
    9e20:			; <UNDEFINED> instruction: 0xf849440a
    9e24:	bls	1d4e6c <__bss_end__@@Base+0x1b2618>
    9e28:	streq	lr, [lr, #-2565]	; 0xfffff5fb
    9e2c:	stmdbeq	ip, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    9e30:	stcpl	8, cr15, [ip], {9}
    9e34:	strt	r9, [fp], #517	; 0x205
    9e38:			; <UNDEFINED> instruction: 0xf5a19a06
    9e3c:	stmdals	r5, {r0, r3, r7, r8, ip, sp, lr}
    9e40:			; <UNDEFINED> instruction: 0xf181fab1
    9e44:	ldrbtne	pc, [pc], #576	; 9e4c <pclose@plt+0x7a80>	; <UNPREDICTABLE>
    9e48:			; <UNDEFINED> instruction: 0xf8423208
    9e4c:	stmdbeq	r9, {r3, sl, fp, ip, sp, pc}^
    9e50:	andlt	pc, r0, r0, asr #17
    9e54:	stcmi	8, cr15, [r4], {66}	; 0x42
    9e58:	andcs	r9, r1, #1610612736	; 0x60000000
    9e5c:	andcs	lr, r1, #3293184	; 0x324000
    9e60:			; <UNDEFINED> instruction: 0xf8894602
    9e64:			; <UNDEFINED> instruction: 0xf1091000
    9e68:	subsvs	r0, r4, ip, lsl #18
    9e6c:	andeq	pc, r8, #0, 2
    9e70:	str	r9, [sp], #517	; 0x205
    9e74:	and	pc, r1, r8, lsl #16
    9e78:			; <UNDEFINED> instruction: 0xf1b9e4f3
    9e7c:			; <UNDEFINED> instruction: 0xf43f0f00
    9e80:			; <UNDEFINED> instruction: 0xf103ad57
    9e84:	strmi	r0, [ip], r4, lsl #20
    9e88:			; <UNDEFINED> instruction: 0xf85a9709
    9e8c:	addmi	r1, r8, #53	; 0x35
    9e90:			; <UNDEFINED> instruction: 0xf853d135
    9e94:	stmdbls	r2, {r0, r2, r4, r5, pc}
    9e98:	andne	pc, r8, r1, lsl r8	; <UNPREDICTABLE>
    9e9c:	svceq	0x0006f011
    9ea0:			; <UNDEFINED> instruction: 0xf852d12d
    9ea4:	ldrmi	r7, [lr, #40]!	; 0x28
    9ea8:	svcls	0x0004d129
    9eac:			; <UNDEFINED> instruction: 0x07cf4079
    9eb0:	movwcs	sp, #50213	; 0xc425
    9eb4:	blx	f06ce <__bss_end__@@Base+0xcde7a>
    9eb8:	stmdbls	r7, {r1, r2, r8, r9, ip, sp, lr, pc}
    9ebc:	bl	4be04 <__bss_end__@@Base+0x295b0>
    9ec0:	ldrtle	r0, [sl], #-1795	; 0xfffff8fd
    9ec4:	tstcs	ip, fp, ror r8
    9ec8:	blcs	f06ec <__bss_end__@@Base+0xcde98>
    9ecc:	stmdacs	r8, {r0, r8, r9, fp, ip, sp, lr, pc}
    9ed0:	blcs	40f5c <__bss_end__@@Base+0x1e708>
    9ed4:			; <UNDEFINED> instruction: 0xf04fdd0e
    9ed8:	ldmdavs	fp!, {r9, fp}
    9edc:	bl	db7ec <__bss_end__@@Base+0xb8f98>
    9ee0:			; <UNDEFINED> instruction: 0xf10a03ca
    9ee4:	ldm	r3, {r0, r9, fp}
    9ee8:			; <UNDEFINED> instruction: 0xf7ff0003
    9eec:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    9ef0:	blle	ffc9b560 <__bss_end__@@Base+0xffc78d0c>
    9ef4:	ble	21b430 <__bss_end__@@Base+0x1f8bdc>
    9ef8:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
    9efc:	strcc	lr, [r1, #-1316]	; 0xfffffadc
    9f00:	bicle	r4, r2, sp, asr #10
    9f04:	svcls	0x00094661
    9f08:	bls	103358 <__bss_end__@@Base+0xe0b04>
    9f0c:	ldmdavs	r7, {r0, r1, r4, fp, sp, lr}^
    9f10:	tsteq	fp, r3, lsl #22
    9f14:	blls	2c334c <__bss_end__@@Base+0x2a0af8>
    9f18:			; <UNDEFINED> instruction: 0x46381d39
    9f1c:	rscscc	pc, pc, #79	; 0x4f
    9f20:	strbmi	r9, [r2], -r0, lsl #4
    9f24:			; <UNDEFINED> instruction: 0xf1089301
    9f28:			; <UNDEFINED> instruction: 0xf7ff0304
    9f2c:	strbmi	pc, [r2], -sp, lsl #20	; <UNPREDICTABLE>
    9f30:	ldrdeq	lr, [sl, -sp]
    9f34:			; <UNDEFINED> instruction: 0xf8fcf7ff
    9f38:	stmiapl	r9, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    9f3c:			; <UNDEFINED> instruction: 0x46301d3a
    9f40:			; <UNDEFINED> instruction: 0xf892f7ff
    9f44:			; <UNDEFINED> instruction: 0xf8dae7be
    9f48:	stmdacs	r0, {r3, r5, r7, r9}
    9f4c:	addshi	pc, r8, r0, asr #5
    9f50:	cdp2	0, 1, cr15, cr10, cr4, {0}
    9f54:	addscs	pc, ip, #14286848	; 0xda0000
    9f58:	rsccc	pc, r4, #14286848	; 0xda0000
    9f5c:	bcs	2df84 <__bss_end__@@Base+0xb730>
    9f60:	cfstrsge	mvf15, [r0, #508]	; 0x1fc
    9f64:	andls	r2, r4, #268435456	; 0x10000000
    9f68:	strb	r4, [r0, #1558]!	; 0x616
    9f6c:			; <UNDEFINED> instruction: 0xf7f74618
    9f70:			; <UNDEFINED> instruction: 0xf8daefd8
    9f74:	andcs	r3, r0, #228, 4	; 0x4000000e
    9f78:	tsteq	fp, r3, lsl #22
    9f7c:	andcs	pc, fp, r3, asr #16
    9f80:	strb	r6, [fp, #74]	; 0x4a
    9f84:	bls	3b6574 <__bss_end__@@Base+0x393d20>
    9f88:			; <UNDEFINED> instruction: 0xf8dd4674
    9f8c:	bl	1ea014 <__bss_end__@@Base+0x1c77c0>
    9f90:	rsceq	r0, r2, r2, lsl #24
    9f94:	bl	316fa0 <__bss_end__@@Base+0x2f474c>
    9f98:	strmi	r0, [r0, #258]!	; 0x102
    9f9c:	stmdbgt	r3, {r1, r3, r4, r5, sl, lr}
    9fa0:	andeq	lr, r3, r2, lsl #17
    9fa4:	bls	1be780 <__bss_end__@@Base+0x19bf2c>
    9fa8:	bne	14b03e8 <__bss_end__@@Base+0x148db94>
    9fac:	bls	22e7cc <__bss_end__@@Base+0x20bf78>
    9fb0:	ldccs	8, cr15, [r0], {73}	; 0x49
    9fb4:	blls	183c98 <__bss_end__@@Base+0x161444>
    9fb8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9fbc:			; <UNDEFINED> instruction: 0xf8d39a03
    9fc0:			; <UNDEFINED> instruction: 0xf8c2329c
    9fc4:	strbt	r9, [r7], #4
    9fc8:	addvc	pc, r6, r0, lsr #11
    9fcc:	blne	14811c <__bss_end__@@Base+0x1258c8>
    9fd0:	svclt	0x00982805
    9fd4:	eorcc	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    9fd8:	svclt	0x00884620
    9fdc:	mvnsne	pc, #64, 4
    9fe0:			; <UNDEFINED> instruction: 0xf7ff9302
    9fe4:			; <UNDEFINED> instruction: 0xf8daf841
    9fe8:	blcs	16a60 <version_etc_copyright@@Base+0x57c8>
    9fec:	cfstrsge	mvf15, [r0], {63}	; 0x3f
    9ff0:			; <UNDEFINED> instruction: 0x2600aa19
    9ff4:			; <UNDEFINED> instruction: 0xf8cd9204
    9ff8:	and	r9, r2, ip
    9ffc:	addsmi	r3, lr, #1048576	; 0x100000
    a000:	adcmi	sp, r6, #-1610612735	; 0xa0000001
    a004:	blx	2fe3f6 <__bss_end__@@Base+0x2dbba2>
    a008:			; <UNDEFINED> instruction: 0xf8daf206
    a00c:	bl	1e6ba4 <__bss_end__@@Base+0x1c4350>
    a010:			; <UNDEFINED> instruction: 0xf8d80802
    a014:	stmdbcs	r0, {r2, ip}
    a018:			; <UNDEFINED> instruction: 0xf108ddf0
    a01c:	ldmpl	r9!, {r2, r8, fp}
    a020:	strbmi	r4, [sl], -r0, lsr #12
    a024:			; <UNDEFINED> instruction: 0xf820f7ff
    a028:	andmi	r9, r3, r2, lsl #22
    a02c:			; <UNDEFINED> instruction: 0xf8dad10c
    a030:			; <UNDEFINED> instruction: 0x3601329c
    a034:	mvnle	r4, #-536870903	; 0xe0000009
    a038:	ldrdls	pc, [ip], -sp
    a03c:	bllt	ff548040 <__bss_end__@@Base+0xff5257ec>
    a040:	stmpl	r1, {r0, r1, r9, fp, ip, pc}
    a044:	bllt	fe748048 <__bss_end__@@Base+0xfe7257f4>
    a048:			; <UNDEFINED> instruction: 0xf8dd4649
    a04c:	strbmi	r9, [r0], -r8, lsr #32
    a050:	strtmi	r9, [pc], #-773	; a058 <pclose@plt+0x7c8c>
    a054:			; <UNDEFINED> instruction: 0xf7ff464a
    a058:	blls	18820c <__bss_end__@@Base+0x1659b8>
    a05c:	andhi	pc, r4, sp, asr #17
    a060:	stmdbls	r4, {r1, r3, r4, r5, r9, sl, lr}
    a064:	movwls	r4, #1608	; 0x648
    a068:			; <UNDEFINED> instruction: 0xf7ff1d3b
    a06c:	ldrb	pc, [lr, sp, ror #18]	; <UNPREDICTABLE>
    a070:	andcs	r4, r7, #34603008	; 0x2100000
    a074:			; <UNDEFINED> instruction: 0xf7ff4650
    a078:			; <UNDEFINED> instruction: 0xf8caf885
    a07c:			; <UNDEFINED> instruction: 0xe63c0310
    a080:	cdp2	0, 5, cr15, cr4, cr4, {0}
    a084:	svc	0x0094f7f7
    a088:	andeq	r8, r1, r6, ror #14
    a08c:	ldrdeq	r0, [r0], -ip
    a090:	andeq	r7, r0, r4, lsr #8
    a094:			; <UNDEFINED> instruction: 0xffffef39
    a098:	svcmi	0x00f0e92d
    a09c:	blx	153546 <__bss_end__@@Base+0x130cf2>
    a0a0:	adclt	pc, r9, r0, lsl #10
    a0a4:	sbcscc	pc, r8, #13697024	; 0xd10000
    a0a8:	andls	r4, r6, r7, lsl #12
    a0ac:			; <UNDEFINED> instruction: 0xf8df460c
    a0b0:	andls	r0, r3, #16, 12	; 0x1000000
    a0b4:			; <UNDEFINED> instruction: 0xf8df195a
    a0b8:	ldrbtmi	r1, [r8], #-1548	; 0xfffff9f4
    a0bc:			; <UNDEFINED> instruction: 0xf8d48a56
    a0c0:			; <UNDEFINED> instruction: 0xf8d43300
    a0c4:	stmdapl	r0, {r2, r8, r9, sp}^
    a0c8:	mcrcs	6, 0, r4, cr0, cr9, {1}
    a0cc:	ldrmi	fp, [sl], -r8, lsl #30
    a0d0:	streq	lr, [r7, r2, lsl #22]
    a0d4:	eorvs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    a0d8:	andls	r6, r8, r2, lsl #16
    a0dc:	cdpcs	2, 0, cr9, cr0, cr7, {1}
    a0e0:	addshi	pc, r3, #0
    a0e4:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
    a0e8:	stmdals	r6, {r9, sp}
    a0ec:			; <UNDEFINED> instruction: 0xf8d4541a
    a0f0:	strtmi	r2, [sl], #-728	; 0xfffffd28
    a0f4:			; <UNDEFINED> instruction: 0x7c128a53
    a0f8:	orrsne	lr, r3, r2, lsl #20
    a0fc:	andle	r0, sl, pc, asr #14
    a100:	movwcs	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
    a104:			; <UNDEFINED> instruction: 0xf0435c13
    a108:	ldrpl	r0, [r3], #-772	; 0xfffffcfc
    a10c:	sbcscc	pc, r8, #212, 16	; 0xd40000
    a110:	cfldrsvc	mvf4, [sl], {43}	; 0x2b
    a114:	b	aca88 <__bss_end__@@Base+0x8a234>
    a118:			; <UNDEFINED> instruction: 0x074801d3
    a11c:			; <UNDEFINED> instruction: 0xf8d4d00b
    a120:	stmdbls	r6, {r3, r8, r9, sp}
    a124:			; <UNDEFINED> instruction: 0xf0435c53
    a128:	ldrbpl	r0, [r3], #-770	; 0xfffffcfe
    a12c:	sbcscc	pc, r8, #212, 16	; 0xd40000
    a130:	cfldrsvc	mvf4, [sl], {43}	; 0x2b
    a134:			; <UNDEFINED> instruction: 0xf0038a5b
    a138:	andsmi	r0, r3, #469762048	; 0x1c000000
    a13c:			; <UNDEFINED> instruction: 0xf8d4d006
    a140:	stmdbls	r6, {r3, r8, r9, sp}
    a144:			; <UNDEFINED> instruction: 0xf0435c53
    a148:	ldrbpl	r0, [r3], #-769	; 0xfffffcff
    a14c:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    a150:	adcne	pc, r8, #212, 16	; 0xd40000
    a154:			; <UNDEFINED> instruction: 0xf7fe4648
    a158:			; <UNDEFINED> instruction: 0xf8d4fecd
    a15c:	strtmi	r2, [sl], #-728	; 0xfffffd28
    a160:	cmplt	fp, #9633792	; 0x930000
    a164:	rsceq	pc, r4, #212, 16	; 0xd40000
    a168:	beq	462ac <__bss_end__@@Base+0x23a58>
    a16c:	ldmdavs	r3, {r2, r3, r8, r9, sl, sp}^
    a170:	bleq	ff2c4ab4 <__bss_end__@@Base+0xff2a2260>
    a174:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a178:	eorscc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    a17c:	movweq	pc, #15111	; 0x3b07	; <UNPREDICTABLE>
    a180:			; <UNDEFINED> instruction: 0xb1b16859
    a184:			; <UNDEFINED> instruction: 0x464a681b
    a188:	biceq	lr, r8, #3072	; 0xc00
    a18c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a190:	muleq	r3, r3, r8
    a194:			; <UNDEFINED> instruction: 0xf9eaf7ff
    a198:	sbcscs	pc, r8, #212, 16	; 0xd40000
    a19c:	rsceq	pc, r4, #212, 16	; 0xd40000
    a1a0:	ldmdavs	r3, {r1, r3, r5, sl, lr}^
    a1a4:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    a1a8:	movweq	pc, #15111	; 0x3b07	; <UNPREDICTABLE>
    a1ac:	strbmi	r6, [r1, #-2137]	; 0xfffff7a7
    a1b0:	ldmvs	r3, {r3, r5, r6, r7, fp, ip, lr, pc}
    a1b4:	beq	865e4 <__bss_end__@@Base+0x63d90>
    a1b8:	ldmle	r8, {r0, r1, r4, r6, r8, sl, lr}^
    a1bc:			; <UNDEFINED> instruction: 0xf8d4ab11
    a1c0:	movwls	r1, #21160	; 0x52a8
    a1c4:			; <UNDEFINED> instruction: 0xf7fe4618
    a1c8:			; <UNDEFINED> instruction: 0xf8ddfe95
    a1cc:			; <UNDEFINED> instruction: 0xf04fc03c
    a1d0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    a1d4:	stmib	sp, {r0, r1, r2, r4, r8, r9, ip, sp}^
    a1d8:	stmib	sp, {r0, r3, r4, r8, r9, ip, sp}^
    a1dc:	stmib	sp, {r0, r1, r3, r4, r8, r9, ip, sp}^
    a1e0:			; <UNDEFINED> instruction: 0xf1bc331d
    a1e4:	subsle	r0, r4, r0, lsl #30
    a1e8:	stmdage	r8!, {r0, r1, r9, fp, ip, pc}
    a1ec:			; <UNDEFINED> instruction: 0xf04faf0c
    a1f0:			; <UNDEFINED> instruction: 0xf0020800
    a1f4:			; <UNDEFINED> instruction: 0x9609011f
    a1f8:	andcs	r0, r1, #1359872	; 0x14c000
    a1fc:	smlabbls	r7, sl, r0, r4
    a200:	orreq	lr, r3, #0, 22
    a204:	strls	r9, [r4, #-514]	; 0xfffffdfe
    a208:	andsvc	pc, r2, #4, 10	; 0x1000000
    a20c:	andls	r4, sl, #161480704	; 0x9a00000
    a210:			; <UNDEFINED> instruction: 0xf8d49b0e
    a214:	bl	d2c7c <__bss_end__@@Base+0xb0428>
    a218:	ldm	r3, {r3, r6, r7, r8, r9}
    a21c:			; <UNDEFINED> instruction: 0xf8520003
    a220:	strmi	r9, [lr], -r0, lsr #32
    a224:	andeq	lr, r3, r7, lsl #17
    a228:	svceq	0x00fff1b9
    a22c:	sbcshi	pc, r6, r0, asr #4
    a230:	svcvc	0x008af5b9
    a234:	smlawthi	fp, r0, r2, pc	; <UNPREDICTABLE>
    a238:	mvfvss	f7, #1.0
    a23c:	subcc	pc, r8, #212, 16	; 0xd40000
    a240:	cdpvc	5, 8, cr15, cr10, cr14, {5}
    a244:	bl	f56c8 <__bss_end__@@Base+0xd2e74>
    a248:	strtmi	r1, [r9], lr, asr #28
    a24c:			; <UNDEFINED> instruction: 0x000fe8be
    a250:	andeq	lr, pc, r9, lsr #17
    a254:	muleq	pc, lr, r8	; <UNPREDICTABLE>
    a258:	andeq	lr, pc, r9, lsl #17
    a25c:			; <UNDEFINED> instruction: 0xf85a9a02
    a260:	andsmi	r3, r3, r4, lsr #24
    a264:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    a268:	rscsne	pc, pc, #64, 4
    a26c:			; <UNDEFINED> instruction: 0xf0404296
    a270:	blge	5ea5b8 <__bss_end__@@Base+0x5c7d64>
    a274:	ldmdavs	sl, {r0, r3, r5, r9, sl, lr}
    a278:	bleq	1483c4 <__bss_end__@@Base+0x125b70>
    a27c:	andeq	lr, r0, #139264	; 0x22000
    a280:	blcs	148394 <__bss_end__@@Base+0x125b40>
    a284:			; <UNDEFINED> instruction: 0xd1f6429d
    a288:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a28c:	ldmle	pc!, {r2, r6, r7, r8, sl, lr}	; <UNPREDICTABLE>
    a290:	ldcge	14, cr9, [r4, #-36]	; 0xffffffdc
    a294:	adcne	pc, r8, #212, 16	; 0xd40000
    a298:			; <UNDEFINED> instruction: 0xf7fe4628
    a29c:	bls	4c9b50 <__bss_end__@@Base+0x4a72fc>
    a2a0:	vpmax.u8	d18, d0, d0
    a2a4:			; <UNDEFINED> instruction: 0xf89481a8
    a2a8:	blcs	16e50 <version_etc_copyright@@Base+0x5bb8>
    a2ac:	msrhi	SPSR_fc, r0, asr #32
    a2b0:	ldrd	pc, [r4], #-141	; 0xffffff73
    a2b4:	svcge	0x00174694
    a2b8:	andvc	pc, r2, #4, 10	; 0x1000000
    a2bc:	stmdavc	sl, {r2, r8, sl, ip, sp, lr, pc}
    a2c0:			; <UNDEFINED> instruction: 0xf8572000
    a2c4:	bvs	4d0edc <__bss_end__@@Base+0x4ae688>
    a2c8:	blpl	148418 <__bss_end__@@Base+0x125bc4>
    a2cc:	b	10dab38 <__bss_end__@@Base+0x10b82e4>
    a2d0:	svclt	0x00180305
    a2d4:	andeq	pc, r4, r0, asr #32
    a2d8:	svclt	0x00184229
    a2dc:	andeq	pc, r2, r0, asr #32
    a2e0:	movweq	lr, #14897	; 0x3a31
    a2e4:			; <UNDEFINED> instruction: 0xf040bf18
    a2e8:	strbmi	r0, [r2, #-1]
    a2ec:			; <UNDEFINED> instruction: 0xf1bcd1e9
    a2f0:			; <UNDEFINED> instruction: 0xf0000f00
    a2f4:			; <UNDEFINED> instruction: 0xf8d481d4
    a2f8:	andcs	r5, r0, #240, 4
    a2fc:			; <UNDEFINED> instruction: 0xf85e4613
    a300:	movwcc	r1, #4147	; 0x1033
    a304:			; <UNDEFINED> instruction: 0xf8554563
    a308:	b	108e394 <__bss_end__@@Base+0x106bb40>
    a30c:	mvnsle	r0, r1, lsl #4
    a310:	movweq	lr, #10800	; 0x2a30
    a314:	streq	lr, [r0, #-2562]	; 0xfffff5fe
    a318:	streq	pc, [r4, -r5]
    a31c:			; <UNDEFINED> instruction: 0xf082bf18
    a320:			; <UNDEFINED> instruction: 0xf0050207
    a324:			; <UNDEFINED> instruction: 0xf0400502
    a328:			; <UNDEFINED> instruction: 0xf04f81be
    a32c:	svccs	0x000038ff
    a330:			; <UNDEFINED> instruction: 0x81aef040
    a334:	stccs	6, cr4, [r0, #-284]	; 0xfffffee4
    a338:			; <UNDEFINED> instruction: 0x81a3f040
    a33c:	strtmi	r4, [r0], -r5, asr #12
    a340:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    a344:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    a348:	ldmdbeq	sl, {r8, r9, sp}^
    a34c:			; <UNDEFINED> instruction: 0xf003a828
    a350:	bl	d3d4 <pclose@plt+0xb008>
    a354:			; <UNDEFINED> instruction: 0xf8520282
    a358:	blx	80d470 <__bss_end__@@Base+0x7eac1c>
    a35c:	ldrbeq	pc, [r2, ip, lsl #4]	; <UNPREDICTABLE>
    a360:	cfstr64pl	mvdx13, [sl], {11}
    a364:	svclt	0x00082a02
    a368:	eorpl	pc, r3, r6, asr #16
    a36c:	bcs	13e388 <__bss_end__@@Base+0x11bb34>
    a370:			; <UNDEFINED> instruction: 0x4642bf14
    a374:			; <UNDEFINED> instruction: 0xf846463a
    a378:	movwcc	r2, #4131	; 0x1023
    a37c:	svcvc	0x0080f5b3
    a380:	ldmdals	r1, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
    a384:	stcl	7, cr15, [ip, #988]	; 0x3dc
    a388:			; <UNDEFINED> instruction: 0xf7f7980e
    a38c:	ldmdals	r4, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    a390:	stcl	7, cr15, [r6, #988]	; 0x3dc
    a394:	stmdage	r8!, {r1, r5, r6, r7, r8, fp, ip, sp, lr}
    a398:	tsteq	pc, r2	; <UNPREDICTABLE>
    a39c:	bl	c8f0 <pclose@plt+0xa524>
    a3a0:			; <UNDEFINED> instruction: 0xf8530383
    a3a4:	sbcmi	r3, fp, r4, asr #24
    a3a8:	strle	r0, [fp, #-2011]	; 0xfffff825
    a3ac:	eorne	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    a3b0:	rscscc	pc, pc, #79	; 0x4f
    a3b4:	movwcc	pc, #51412	; 0xc8d4	; <UNPREDICTABLE>
    a3b8:			; <UNDEFINED> instruction: 0xf8439806
    a3bc:	stmibvc	r3!, {r5, ip}^
    a3c0:	eorcs	pc, r3, r6, asr #16
    a3c4:	bls	9f0fec <__bss_end__@@Base+0x9ce798>
    a3c8:	ldmdavs	fp, {r0, r1, r8, fp, ip, pc}
    a3cc:			; <UNDEFINED> instruction: 0xf856429a
    a3d0:			; <UNDEFINED> instruction: 0xf0400021
    a3d4:	eorlt	r8, r9, r3, ror r1
    a3d8:	svchi	0x00f0e8bd
    a3dc:	eorcs	sl, r0, #1984	; 0x7c0
    a3e0:	strtmi	r2, [r8], -r0, lsl #2
    a3e4:	svc	0x0014f7f7
    a3e8:	subsne	lr, r9, #323584	; 0x4f000
    a3ec:			; <UNDEFINED> instruction: 0xf009a828
    a3f0:	bl	a874 <pclose@plt+0x84a8>
    a3f4:	movwcs	r0, #4738	; 0x1282
    a3f8:			; <UNDEFINED> instruction: 0xf101fa03
    a3fc:	stcne	8, cr15, [r4], #-264	; 0xfffffef8
    a400:	ldrmi	r9, [r1, #2563]	; 0xa03
    a404:	addhi	pc, r3, r0
    a408:	mvnsne	pc, #64, 4
    a40c:	mlasle	fp, lr, r2, r4
    a410:	stmdbls	r4, {r8, r9, sp}
    a414:	sbcscs	pc, r8, #212, 16	; 0xd40000
    a418:			; <UNDEFINED> instruction: 0xf892440a
    a41c:	b	33a464 <__bss_end__@@Base+0x317c10>
    a420:	ldrbeq	r1, [r1, -r6, lsr #5]
    a424:	addshi	pc, ip, r0
    a428:	rsceq	lr, r6, #12, 20	; 0xc000
    a42c:			; <UNDEFINED> instruction: 0xf0000752
    a430:	b	32a650 <__bss_end__@@Base+0x307dfc>
    a434:	ldrbeq	r0, [r0, -r6, lsl #12]!
    a438:	cdpge	0, 2, cr13, cr7, cr14, {3}
    a43c:	tstcs	r0, sl, lsr #12
    a440:	bleq	148590 <__bss_end__@@Base+0x125d3c>
    a444:	b	105aea4 <__bss_end__@@Base+0x1038650>
    a448:	mvnsle	r0, r0, lsl #2
    a44c:			; <UNDEFINED> instruction: 0xf85ab1a1
    a450:	stmdbls	r2, {r2, r5, sl, fp, sp}
    a454:	andsle	r4, r7, r1, lsl r2
    a458:	blge	5f6b2c <__bss_end__@@Base+0x5d42d8>
    a45c:	ldmdavs	sl, {r0, r3, r5, r9, sl, lr}
    a460:	bleq	1485ac <__bss_end__@@Base+0x125d58>
    a464:			; <UNDEFINED> instruction: 0xf8434002
    a468:	addsmi	r2, sp, #4, 22	; 0x1000
    a46c:	bls	17ec50 <__bss_end__@@Base+0x15c3fc>
    a470:	muleq	r3, r7, r8
    a474:			; <UNDEFINED> instruction: 0xf80af7ff
    a478:	ldrsbtgt	pc, [ip], -sp	; <UNPREDICTABLE>
    a47c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a480:			; <UNDEFINED> instruction: 0xf63f45c4
    a484:	str	sl, [r3, -r5, asr #29]
    a488:	ldrsbtgt	pc, [ip], -sp	; <UNPREDICTABLE>
    a48c:			; <UNDEFINED> instruction: 0xf5b9e6f1
    a490:			; <UNDEFINED> instruction: 0xf47f7f85
    a494:			; <UNDEFINED> instruction: 0xf8d4aef9
    a498:	lfmge	f1, 4, [pc, #-336]	; a350 <pclose@plt+0x7f84>
    a49c:	subcs	pc, r8, #212, 16	; 0xd40000
    a4a0:	sbcscc	pc, r8, #212, 16	; 0xd40000
    a4a4:	bl	9bf64 <__bss_end__@@Base+0x79710>
    a4a8:	bls	1115b4 <__bss_end__@@Base+0xeed60>
    a4ac:	stmdbeq	r2, {r0, r1, r8, r9, fp, sp, lr, pc}
    a4b0:			; <UNDEFINED> instruction: 0x000fe8bc
    a4b4:	mulslt	r0, r9, r8
    a4b8:	bleq	1c4cec <__bss_end__@@Base+0x1a2498>
    a4bc:	andeq	lr, pc, lr, lsr #17
    a4c0:	svceq	0x0007f01b
    a4c4:	muleq	pc, ip, r8	; <UNPREDICTABLE>
    a4c8:	andeq	lr, pc, lr, lsl #17
    a4cc:	stccc	8, cr15, [r4], #-360	; 0xfffffe98
    a4d0:	blx	8f0cf4 <__bss_end__@@Base+0x8ce4a0>
    a4d4:			; <UNDEFINED> instruction: 0xf003f302
    a4d8:	andle	r0, ip, r1, lsl #6
    a4dc:			; <UNDEFINED> instruction: 0xb01cf8d9
    a4e0:	svceq	0x0000f1bb
    a4e4:			; <UNDEFINED> instruction: 0xf109d075
    a4e8:	ldm	r7, {r3, r4, r9}
    a4ec:	movwls	r0, #45059	; 0xb003
    a4f0:			; <UNDEFINED> instruction: 0xf83cf7ff
    a4f4:	vqdmulh.s<illegal width 8>	d25, d0, d11
    a4f8:	addsmi	r1, r6, #-268435441	; 0xf000000f
    a4fc:	str	sp, [r8, ip, lsr #1]
    a500:	mvnsne	pc, #64, 4
    a504:	svclt	0x0018429e
    a508:	adcle	r2, r6, r1, lsl #6
    a50c:	vabd.s8	d30, d16, d1
    a510:	addsmi	r1, r6, #-268435441	; 0xf000000f
    a514:	ldrb	sp, [ip, -r1, lsr #1]!
    a518:	strvc	pc, [r2], -r4, lsl #10
    a51c:	cfsh32vc	mvfx15, mvfx10, #4
    a520:			; <UNDEFINED> instruction: 0xf85646ac
    a524:			; <UNDEFINED> instruction: 0xf8dc2b04
    a528:	ldrmi	r1, [r6, #0]!
    a52c:	b	10a4cf4 <__bss_end__@@Base+0x10824a0>
    a530:	b	8ad38 <__bss_end__@@Base+0x684e4>
    a534:			; <UNDEFINED> instruction: 0xf84c0201
    a538:	mvnsle	r2, r4, lsl #22
    a53c:			; <UNDEFINED> instruction: 0xf504e77d
    a540:			; <UNDEFINED> instruction: 0xf5047002
    a544:	strtmi	r7, [r9], -sl, lsl #18
    a548:			; <UNDEFINED> instruction: 0xf850469e
    a54c:	stmdavs	sl, {r2, r8, r9, fp, ip, sp}
    a550:	b	89bb5c <__bss_end__@@Base+0x879308>
    a554:			; <UNDEFINED> instruction: 0xf8410203
    a558:	mvnsle	r2, r4, lsl #22
    a55c:			; <UNDEFINED> instruction: 0xe7684673
    a560:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
    a564:	andvc	pc, sl, r4, lsl #10
    a568:	ldrmi	r4, [r9], r9, lsr #12
    a56c:	blcc	1486b4 <__bss_end__@@Base+0x125e60>
    a570:	strmi	r6, [r6, #2058]	; 0x80a
    a574:	andeq	lr, r3, #139264	; 0x22000
    a578:	blcs	148684 <__bss_end__@@Base+0x125e30>
    a57c:			; <UNDEFINED> instruction: 0x464bd1f6
    a580:			; <UNDEFINED> instruction: 0xf894e752
    a584:	cmnlt	r3, r0, lsr r3
    a588:	sbcseq	pc, r0, #212, 16	; 0xd40000
    a58c:			; <UNDEFINED> instruction: 0xf8dd4694
    a590:	movwcs	lr, #68	; 0x44
    a594:	eorsne	pc, r3, lr, asr r8	; <UNPREDICTABLE>
    a598:	mcrrpl	3, 0, r3, r1, cr1
    a59c:			; <UNDEFINED> instruction: 0xf57f07c9
    a5a0:	addsmi	sl, r3, #2208	; 0x8a0
    a5a4:	svcls	0x0005d1f6
    a5a8:	rscscc	pc, pc, #79	; 0x4f
    a5ac:	sbcseq	pc, r8, #212, 16	; 0xd40000
    a5b0:	andls	sl, r0, #18432	; 0x4800
    a5b4:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    a5b8:	andcc	r4, r4, sl, lsr r6
    a5bc:			; <UNDEFINED> instruction: 0xf7fe9501
    a5c0:	ldrtmi	pc, [sl], -r3, asr #29	; <UNPREDICTABLE>
    a5c4:	ldmdbge	r5, {r3, r5, r9, sl, lr}
    a5c8:	ldc2	7, cr15, [r2, #1016]!	; 0x3f8
    a5cc:			; <UNDEFINED> instruction: 0xec11e9dd
    a5d0:	andcs	lr, r8, r1, ror r6
    a5d4:			; <UNDEFINED> instruction: 0xf004930b
    a5d8:			; <UNDEFINED> instruction: 0xf8d4fad7
    a5dc:	blls	113144 <__bss_end__@@Base+0xf08f0>
    a5e0:			; <UNDEFINED> instruction: 0xf8c92101
    a5e4:			; <UNDEFINED> instruction: 0xf8c9b01c
    a5e8:			; <UNDEFINED> instruction: 0xf8c91020
    a5ec:	bl	8a654 <__bss_end__@@Base+0x67e00>
    a5f0:	blls	2cca04 <__bss_end__@@Base+0x2aa1b0>
    a5f4:			; <UNDEFINED> instruction: 0xf894e777
    a5f8:	mvnslt	r3, r8, ror #5
    a5fc:	rscspl	pc, ip, #212, 16	; 0xd40000
    a600:			; <UNDEFINED> instruction: 0xf8d42700
    a604:	stccc	3, cr8, [r1, #-64]	; 0xffffffc0
    a608:			; <UNDEFINED> instruction: 0xf8d4e69c
    a60c:			; <UNDEFINED> instruction: 0xf5b222f8
    a610:	svclt	0x00b86f80
    a614:	ble	596e20 <__bss_end__@@Base+0x5745cc>
    a618:	rscscs	pc, r8, #196, 16	; 0xc40000
    a61c:	addvs	pc, r0, pc, asr #8
    a620:	blx	fecc6638 <__bss_end__@@Base+0xfeca3de4>
    a624:	andeq	pc, r1, #111	; 0x6f
    a628:			; <UNDEFINED> instruction: 0xf5001f03
    a62c:			; <UNDEFINED> instruction: 0x4606717f
    a630:			; <UNDEFINED> instruction: 0xf8436038
    a634:	addsmi	r2, r9, #4, 30
    a638:	ldrb	sp, [r3, #-507]	; 0xfffffe05
    a63c:	ldrbcc	pc, [pc, #79]!	; a693 <pclose@plt+0x82c7>	; <UNPREDICTABLE>
    a640:	strtmi	r4, [r8], pc, lsr #12
    a644:			; <UNDEFINED> instruction: 0xf8d4e67e
    a648:			; <UNDEFINED> instruction: 0xf8d482fc
    a64c:	strbmi	r2, [r2, #-756]	; 0xfffffd0c
    a650:			; <UNDEFINED> instruction: 0xf853dd15
    a654:			; <UNDEFINED> instruction: 0xf7f70028
    a658:			; <UNDEFINED> instruction: 0xf8d4ec64
    a65c:			; <UNDEFINED> instruction: 0xf8533304
    a660:			; <UNDEFINED> instruction: 0xf7f70028
    a664:	ldmib	r4, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}^
    a668:			; <UNDEFINED> instruction: 0xf8d431c0
    a66c:			; <UNDEFINED> instruction: 0xf84122f4
    a670:			; <UNDEFINED> instruction: 0xf8436028
    a674:			; <UNDEFINED> instruction: 0xf1086028
    a678:	strbmi	r0, [r2, #-2049]	; 0xfffff7ff
    a67c:	andcs	sp, r1, #59648	; 0xe900
    a680:	stmdbls	r5, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a684:	strtmi	r2, [r0], -r2, lsl #4
    a688:	ldc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    a68c:	ldrb	r4, [r6], -r5, lsl #12
    a690:	stmdbls	r5, {r2, r9, sp}
    a694:			; <UNDEFINED> instruction: 0xf7fe4620
    a698:			; <UNDEFINED> instruction: 0x4607fd75
    a69c:	cmplt	r0, fp, asr #12
    a6a0:	andcs	r4, r7, #105906176	; 0x6500000
    a6a4:	stmdbls	r5, {r0, r1, r2, r5, r6, r9, sl, lr}
    a6a8:			; <UNDEFINED> instruction: 0xf7fe4620
    a6ac:	strmi	pc, [r0], fp, ror #26
    a6b0:			; <UNDEFINED> instruction: 0xf04fe63d
    a6b4:			; <UNDEFINED> instruction: 0x464738ff
    a6b8:	strb	r4, [r0], -r5, asr #12
    a6bc:	ldcl	7, cr15, [r8], #-988	; 0xfffffc24
    a6c0:	andeq	r7, r1, sl, ror #25
    a6c4:	ldrdeq	r0, [r0], -ip
    a6c8:	svcmi	0x00f0e92d
    a6cc:	ldcmi	6, cr4, [r8], {144}	; 0x90
    a6d0:	ldcmi	0, cr11, [r8, #540]	; 0x21c
    a6d4:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
    a6d8:	pkhbtmi	r6, fp, r7, lsl #16
    a6dc:	strtmi	sl, [r2], -r4, lsl #16
    a6e0:	ldrtmi	r5, [r9], -r2, ror #18
    a6e4:	andls	r4, r3, #20, 12	; 0x1400000
    a6e8:	blne	ff6a4780 <__bss_end__@@Base+0xff681f2c>
    a6ec:	smladxcs	r0, r3, r6, r4
    a6f0:			; <UNDEFINED> instruction: 0xf7fe9405
    a6f4:			; <UNDEFINED> instruction: 0xf8c6f965
    a6f8:	adcsmi	r7, r8, #24, 6	; 0x60000000
    a6fc:	tsthi	r1, r0, asr #6	; <UNPREDICTABLE>
    a700:	ldrdne	pc, [r0], -r8
    a704:	ldrbmi	r4, [ip], -r1, lsl #13
    a708:	movweq	pc, #2262	; 0x8d6	; <UNPREDICTABLE>
    a70c:	beq	fe145050 <__bss_end__@@Base+0xfe1227fc>
    a710:			; <UNDEFINED> instruction: 0xf850780a
    a714:	orrslt	r5, sp, r4, lsr #32
    a718:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    a71c:	eorle	r3, r7, r2, lsl #6
    a720:	strcc	r1, [r1, -sl, asr #24]
    a724:	andcs	pc, r0, r8, asr #17
    a728:	stmdavc	fp, {r0, r3, r4, r5, r7, r8, sl, lr}
    a72c:	eormi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    a730:			; <UNDEFINED> instruction: 0xf8d6d025
    a734:	adcmi	r3, r3, #252, 4	; 0xc000000f
    a738:	sbcshi	pc, r8, r0, lsl #6
    a73c:			; <UNDEFINED> instruction: 0xe7e34611
    a740:	movweq	pc, #18646	; 0x48d6	; <UNPREDICTABLE>
    a744:	eorpl	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    a748:	mvnle	r2, r0, lsl #26
    a74c:			; <UNDEFINED> instruction: 0x46204631
    a750:	stc2	7, cr15, [r2], #1020	; 0x3fc
    a754:	movwcs	pc, #2262	; 0x8d6	; <UNPREDICTABLE>
    a758:	andpl	pc, sl, r2, asr r8	; <UNPREDICTABLE>
    a75c:			; <UNDEFINED> instruction: 0xf0002d00
    a760:			; <UNDEFINED> instruction: 0xf8d880cc
    a764:	stmdavc	sl, {ip}
    a768:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    a76c:	bicsle	r3, r7, r2, lsl #6
    a770:			; <UNDEFINED> instruction: 0x46204631
    a774:	ldc2	7, cr15, [r0], {255}	; 0xff
    a778:	ldrdne	pc, [r0], -r8
    a77c:	movwcs	lr, #2000	; 0x7d0
    a780:	ldrmi	r9, [r3], #-2308	; 0xfffff6fc
    a784:	andcc	pc, r0, r8, asr #17
    a788:	svclt	0x00083101
    a78c:	subsle	r4, r3, r7, lsr #12
    a790:			; <UNDEFINED> instruction: 0xf8d62328
    a794:	blx	d32fe <__bss_end__@@Base+0xb0aaa>
    a798:			; <UNDEFINED> instruction: 0xf8d6fb0b
    a79c:	bl	a7424 <__bss_end__@@Base+0x84bd0>
    a7a0:	bvs	12cabd4 <__bss_end__@@Base+0x12a8380>
    a7a4:	blle	14153ac <__bss_end__@@Base+0x13f2b58>
    a7a8:	eoreq	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    a7ac:	stmdacs	r0, {r0, r2, r5, r7}
    a7b0:	addhi	pc, r4, r0
    a7b4:	tsteq	fp, r2, lsl #22
    a7b8:			; <UNDEFINED> instruction: 0xf8506a4b
    a7bc:	svccs	0x00007023
    a7c0:			; <UNDEFINED> instruction: 0x1c63da3a
    a7c4:	andseq	pc, r8, r1, lsl #2
    a7c8:	strbvc	pc, [r5, -r6, lsl #10]	; <UNPREDICTABLE>
    a7cc:	tsteq	ip, r1, lsl #2	; <UNPREDICTABLE>
    a7d0:	addhi	pc, pc, r0
    a7d4:	strls	r2, [r1, -r8, lsr #6]
    a7d8:	andcs	pc, r4, #3072	; 0xc00
    a7dc:	mvnscc	pc, #79	; 0x4f
    a7e0:			; <UNDEFINED> instruction: 0xf1029300
    a7e4:	andcc	r0, r4, #8, 6	; 0x20000000
    a7e8:	stc2	7, cr15, [lr, #1016]!	; 0x3f8
    a7ec:	ldrdmi	lr, [r5], #150	; 0x96
    a7f0:			; <UNDEFINED> instruction: 0xf0002800
    a7f4:			; <UNDEFINED> instruction: 0xf8d68094
    a7f8:	andcs	ip, r0, #240, 4
    a7fc:			; <UNDEFINED> instruction: 0xf8544613
    a800:	movwcc	r1, #4147	; 0x1033
    a804:			; <UNDEFINED> instruction: 0xf85c4298
    a808:	b	108e894 <__bss_end__@@Base+0x106c040>
    a80c:	mvnsle	r0, r1, lsl #4
    a810:	andeq	pc, r7, #130	; 0x82
    a814:			; <UNDEFINED> instruction: 0x46304639
    a818:	ldc2	7, cr15, [r4], #1016	; 0x3f8
    a81c:	ldrtmi	r4, [r0], -r7, lsl #12
    a820:			; <UNDEFINED> instruction: 0xf9f2f7fe
    a824:	sbcscc	pc, r8, #14024704	; 0xd60000
    a828:	msrcs	CPSR_, #14024704	; 0xd60000
    a82c:	ldmdbpl	r3, {r0, r1, r3, r4, r7, sl, lr}^
    a830:	ldrdcs	pc, [r4], -fp	; <UNPREDICTABLE>
    a834:	eorvc	pc, r2, r3, asr #16
    a838:	ldrtmi	r9, [r8], -r3, lsl #22
    a83c:	ldmdavs	fp, {r0, r2, r9, fp, ip, pc}
    a840:			; <UNDEFINED> instruction: 0xd173429a
    a844:	pop	{r0, r1, r2, ip, sp, pc}
    a848:			; <UNDEFINED> instruction: 0xf8d68ff0
    a84c:			; <UNDEFINED> instruction: 0xf5b33324
    a850:	svclt	0x00b86f80
    a854:	blle	a119bc <__bss_end__@@Base+0x9ef168>
    a858:	rscscc	pc, r4, #14024704	; 0xd60000
    a85c:	blle	515464 <__bss_end__@@Base+0x4f2c10>
    a860:	ldrbcc	pc, [pc, #79]!	; a8b7 <pclose@plt+0x84eb>	; <UNPREDICTABLE>
    a864:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a868:	eoreq	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    a86c:	bl	1648850 <__bss_end__@@Base+0x1625ffc>
    a870:	msrvc	CPSR_, #14024704	; 0xd60000
    a874:	rscscc	pc, r4, #14024704	; 0xd60000
    a878:	eorhi	pc, r5, r7, asr #16
    a87c:	adcmi	r3, fp, #4194304	; 0x400000
    a880:			; <UNDEFINED> instruction: 0xf8d6dcf2
    a884:	bl	933ec <__bss_end__@@Base+0x70b98>
    a888:			; <UNDEFINED> instruction: 0xf8d6010b
    a88c:	stmdacs	r0, {r2, r3, r4, r6, r7, r9}
    a890:	strcs	sp, [r8, #-3337]!	; 0xfffff2f7
    a894:	blx	15c0ea <__bss_end__@@Base+0x139896>
    a898:			; <UNDEFINED> instruction: 0xf04f2000
    a89c:	subsvs	r3, sp, #1069547520	; 0x3fc00000
    a8a0:	addsmi	r3, r8, #40, 6	; 0xa0000000
    a8a4:	strdcs	sp, [r1], -fp
    a8a8:			; <UNDEFINED> instruction: 0xf8c62300
    a8ac:	adceq	r0, r5, r4, lsr #6
    a8b0:	eoreq	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    a8b4:	stmdacs	r0, {r0, r1, r3, r6, r9, sp, lr}
    a8b8:	svcge	0x007cf47f
    a8bc:	addpl	pc, r0, pc, asr #8
    a8c0:			; <UNDEFINED> instruction: 0xf962f004
    a8c4:	msrcc	CPSR_, #14024704	; 0xd60000
    a8c8:	mvnscc	pc, pc, asr #32
    a8cc:	eoreq	pc, r4, r7, asr #16
    a8d0:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    a8d4:			; <UNDEFINED> instruction: 0xf6021f13
    a8d8:			; <UNDEFINED> instruction: 0xf84372fc
    a8dc:	addsmi	r1, sl, #4, 30
    a8e0:			; <UNDEFINED> instruction: 0xf8d6d1fb
    a8e4:	bl	9344c <__bss_end__@@Base+0x70bf8>
    a8e8:	strb	r0, [sl, -fp, lsl #2]!
    a8ec:	movweq	lr, #31657	; 0x7ba9
    a8f0:	ldrtmi	lr, [sl], -r6, asr #14
    a8f4:	ldc2	7, cr15, [ip], {254}	; 0xfe
    a8f8:			; <UNDEFINED> instruction: 0xf8d6e778
    a8fc:			; <UNDEFINED> instruction: 0xf8522304
    a900:	stccs	0, cr5, [r0, #-40]	; 0xffffffd8
    a904:	svcge	0x002df47f
    a908:			; <UNDEFINED> instruction: 0xf6404b0b
    a90c:	stmdbmi	fp, {r0, r4, r7, r9, lr}
    a910:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    a914:	tstcc	r8, #2030043136	; 0x79000000
    a918:			; <UNDEFINED> instruction: 0xf7f74478
    a91c:	andcs	lr, r7, #4224	; 0x1080
    a920:			; <UNDEFINED> instruction: 0x4603e778
    a924:	ldrdcs	pc, [r0], -r8
    a928:			; <UNDEFINED> instruction: 0xe729465c
    a92c:	bl	1048910 <__bss_end__@@Base+0x10260bc>
    a930:	andeq	r7, r1, lr, asr #13
    a934:	ldrdeq	r0, [r0], -ip
    a938:	andeq	r6, r0, sl, asr #5
    a93c:			; <UNDEFINED> instruction: 0x000063b4
    a940:	andeq	r6, r0, r8, lsr #10
    a944:	svcmi	0x00f0e92d
    a948:	bge	276c44 <__bss_end__@@Base+0x2543f0>
    a94c:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
    a950:	strmi	r9, [r4], -r4, lsl #4
    a954:			; <UNDEFINED> instruction: 0xf8df4611
    a958:	ldrbtmi	r2, [fp], #-1336	; 0xfffffac8
    a95c:	strmi	r2, [r8], -r0, lsl #10
    a960:	ldmpl	fp, {r0, r3, r5, r9, sl, lr}
    a964:			; <UNDEFINED> instruction: 0xf8c42220
    a968:	movwls	r5, #25220	; 0x6284
    a96c:	teqls	fp, #1769472	; 0x1b0000
    a970:	mcrr	7, 15, pc, lr, cr7	; <UNPREDICTABLE>
    a974:	subscc	pc, ip, #212, 16	; 0xd40000
    a978:			; <UNDEFINED> instruction: 0xf0002b00
    a97c:			; <UNDEFINED> instruction: 0x46208275
    a980:			; <UNDEFINED> instruction: 0xf852f7fe
    a984:	andls	r2, r5, lr, asr r8
    a988:	eorshi	pc, lr, #0
    a98c:	movwcs	r9, #7685	; 0x1e05
    a990:			; <UNDEFINED> instruction: 0xf1a69303
    a994:			; <UNDEFINED> instruction: 0xf8d4083a
    a998:	blx	fee17360 <__bss_end__@@Base+0xfedf4b0c>
    a99c:			; <UNDEFINED> instruction: 0xf8dff888
    a9a0:			; <UNDEFINED> instruction: 0xf04f24f4
    a9a4:	b	13cd5b0 <__bss_end__@@Base+0x13aad5c>
    a9a8:			; <UNDEFINED> instruction: 0x469a1858
    a9ac:	andls	r4, r7, #2046820352	; 0x7a000000
    a9b0:			; <UNDEFINED> instruction: 0xf0282e5b
    a9b4:			; <UNDEFINED> instruction: 0xf8d40802
    a9b8:			; <UNDEFINED> instruction: 0xf000325c
    a9bc:	mrccs	0, 2, r8, cr12, cr8, {4}
    a9c0:	addhi	pc, r5, r0
    a9c4:			; <UNDEFINED> instruction: 0xf0002b00
    a9c8:	strtmi	r8, [r0], -pc, asr #4
    a9cc:			; <UNDEFINED> instruction: 0xf82cf7fe
    a9d0:	rsbsvc	pc, r0, #212, 16	; 0xd40000
    a9d4:			; <UNDEFINED> instruction: 0xf040282d
    a9d8:			; <UNDEFINED> instruction: 0xf8d481d1
    a9dc:	blcs	17354 <version_etc_copyright@@Base+0x60bc>
    a9e0:	subhi	pc, r2, #0
    a9e4:			; <UNDEFINED> instruction: 0xf7fe4620
    a9e8:			; <UNDEFINED> instruction: 0xf8d4f81f
    a9ec:	ldmdacs	fp, {r4, r5, r6, r9, ip, sp}^
    a9f0:			; <UNDEFINED> instruction: 0xf0004605
    a9f4:	ldclcs	0, cr8, [sp, #-956]	; 0xfffffc44
    a9f8:	subseq	pc, ip, #212, 16	; 0xd40000
    a9fc:			; <UNDEFINED> instruction: 0xf8d4bf08
    aa00:			; <UNDEFINED> instruction: 0xf0001258
    aa04:	ldclcs	0, cr8, [ip, #-956]	; 0xfffffc44
    aa08:	stmdavs	r2!, {r0, r2, r3, r8, ip, lr, pc}
    aa0c:	strle	r0, [sl, #-2007]	; 0xfffff829
    aa10:			; <UNDEFINED> instruction: 0xf0002800
    aa14:	strtmi	r8, [r0], -r9, lsr #4
    aa18:			; <UNDEFINED> instruction: 0xf806f7fe
    aa1c:	rsbscc	pc, r0, #212, 16	; 0xd40000
    aa20:			; <UNDEFINED> instruction: 0xf8d44605
    aa24:	movwls	r0, #8796	; 0x225c
    aa28:	stmdaeq	r8, {r3, r6, ip, sp, lr, pc}
    aa2c:			; <UNDEFINED> instruction: 0xf0002800
    aa30:			; <UNDEFINED> instruction: 0x4620821b
    aa34:			; <UNDEFINED> instruction: 0xfff8f7fd
    aa38:	rscscc	pc, pc, #-2147483606	; 0x8000002a
    aa3c:			; <UNDEFINED> instruction: 0xf282fab2
    aa40:			; <UNDEFINED> instruction: 0xf8d49b02
    aa44:	ldmdbeq	r2, {r4, r5, r6, r9, ip, pc}^
    aa48:	svclt	0x000c4553
    aa4c:			; <UNDEFINED> instruction: 0xf0424613
    aa50:	strmi	r0, [r7], -r1, lsl #6
    aa54:			; <UNDEFINED> instruction: 0xf0402b00
    aa58:	ldrtmi	r8, [r2], -r3, lsr #2
    aa5c:			; <UNDEFINED> instruction: 0x46064653
    aa60:	bcs	e9c590 <__bss_end__@@Base+0xe79d3c>
    aa64:	tstcs	r2, ip, lsl #30
    aa68:			; <UNDEFINED> instruction: 0xf8942104
    aa6c:	b	120b734 <__bss_end__@@Base+0x11e8ee0>
    aa70:	stmdacs	r0, {r0, fp}
    aa74:	mrrcne	0, 5, sp, sl, cr8
    aa78:	movwcs	fp, #3844	; 0xf04
    aa7c:	cmnle	sp, r3, lsl #6
    aa80:	orrsle	r2, r5, sp, asr lr
    aa84:	svceq	0x0007f1b8
    aa88:	bichi	pc, ip, r0
    aa8c:			; <UNDEFINED> instruction: 0xf44f9b03
    aa90:	orrslt	r7, fp, r9, lsl #1
    aa94:	teqcc	r0, #148, 16	; 0x940000	; <UNPREDICTABLE>
    aa98:			; <UNDEFINED> instruction: 0xf0002b00
    aa9c:	blls	16b0c0 <__bss_end__@@Base+0x14886c>
    aaa0:			; <UNDEFINED> instruction: 0xf0002b5e
    aaa4:			; <UNDEFINED> instruction: 0xf8d481c8
    aaa8:	blcs	174c0 <version_etc_copyright@@Base+0x6228>
    aaac:	bichi	pc, r3, r0, asr #32
    aab0:	strtmi	r9, [r0], -r4, lsl #18
    aab4:	stc2	7, cr15, [ip, #-1016]	; 0xfffffc08
    aab8:	addvc	pc, sl, r0, lsl #10
    aabc:	bls	ef16dc <__bss_end__@@Base+0xecee88>
    aac0:	addsmi	r6, sl, #1769472	; 0x1b0000
    aac4:	bicshi	pc, r7, r0, asr #32
    aac8:	pop	{r0, r2, r3, r4, r5, ip, sp, pc}
    aacc:	stmdavs	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aad0:			; <UNDEFINED> instruction: 0xf57f07d2
    aad4:	blcs	368b8 <__bss_end__@@Base+0x14064>
    aad8:	bichi	pc, r6, r0
    aadc:			; <UNDEFINED> instruction: 0xf7fd4620
    aae0:			; <UNDEFINED> instruction: 0xf8d4ffa3
    aae4:			; <UNDEFINED> instruction: 0xf8d4a270
    aae8:			; <UNDEFINED> instruction: 0x4606325c
    aaec:	blcs	4489c <__bss_end__@@Base+0x22048>
    aaf0:			; <UNDEFINED> instruction: 0x81baf000
    aaf4:			; <UNDEFINED> instruction: 0xf7fd4620
    aaf8:	ldmdacs	sl!, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    aafc:	rsbsle	r4, lr, r5, lsl #12
    ab00:	svclt	0x0018283d
    ab04:			; <UNDEFINED> instruction: 0xf000282e
    ab08:			; <UNDEFINED> instruction: 0xf5b08084
    ab0c:			; <UNDEFINED> instruction: 0xf0007f80
    ab10:	stmdacs	sp!, {r1, r3, r8, pc}
    ab14:	rsbsvc	pc, r0, #212, 16	; 0xd40000
    ab18:	svcge	0x005ff43f
    ab1c:			; <UNDEFINED> instruction: 0x46534632
    ab20:	ldrtmi	r4, [sl], r6, lsl #12
    ab24:	str	r2, [r0, r4, lsl #2]!
    ab28:	cmplt	fp, r3, ror #18
    ab2c:			; <UNDEFINED> instruction: 0xf7f79202
    ab30:	bls	c5760 <__bss_end__@@Base+0xa2f0c>
    ab34:			; <UNDEFINED> instruction: 0xf8336803
    ab38:	ldrbeq	r3, [r9, #-18]	; 0xffffffee
    ab3c:	rschi	pc, lr, r0, lsl #2
    ab40:	ldmdbge	ip!, {r0, r1, r4, r6, r8, fp}
    ab44:	andseq	pc, pc, #2
    ab48:	orreq	lr, r3, #1024	; 0x400
    ab4c:	vpmax.s8	d15, d2, d11
    ab50:	stclne	8, cr15, [ip], {83}	; 0x53
    ab54:			; <UNDEFINED> instruction: 0xf843430a
    ab58:	ldr	r2, [r1, ip, asr #25]
    ab5c:	bcs	290ec <__bss_end__@@Base+0x6898>
    ab60:	addshi	pc, r2, r0, asr #32
    ab64:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ab68:			; <UNDEFINED> instruction: 0xf5049311
    ab6c:	svcge	0x00117222
    ab70:	strcs	r9, [r0, #-514]	; 0xfffffdfe
    ab74:	ands	r4, r2, r8, lsl r6
    ab78:	bge	f0d08c <__bss_end__@@Base+0xeea838>
    ab7c:	andseq	pc, pc, r0
    ab80:	orreq	lr, r3, #2048	; 0x800
    ab84:			; <UNDEFINED> instruction: 0xf000fa0b
    ab88:	stclcs	8, cr15, [ip], {83}	; 0x53
    ab8c:			; <UNDEFINED> instruction: 0xf8434310
    ab90:	strcc	r0, [r1, #-3276]	; 0xfffff334
    ab94:			; <UNDEFINED> instruction: 0xf4bf454d
    ab98:			; <UNDEFINED> instruction: 0xf857af73
    ab9c:			; <UNDEFINED> instruction: 0xf7f70f04
    aba0:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    aba4:	ldmib	r4, {r3, r5, r6, r7, r9, fp, ip, lr, pc}^
    aba8:			; <UNDEFINED> instruction: 0xf8d432a1
    abac:	addsmi	r0, r3, #128, 4
    abb0:	movwcs	sp, #19209	; 0x4b09
    abb4:	movwls	r2, #513	; 0x201
    abb8:	mvnscc	pc, #79	; 0x4f
    abbc:			; <UNDEFINED> instruction: 0xf7fd9902
    abc0:			; <UNDEFINED> instruction: 0xf8d4ff4f
    abc4:	ldmdavs	sl!, {r2, r7, r9, ip, sp}
    abc8:	stmib	r4, {r0, r3, r4, r6, sl, fp, ip}^
    abcc:			; <UNDEFINED> instruction: 0xf84001a0
    abd0:	ldrb	r2, [lr, r3, lsr #32]
    abd4:			; <UNDEFINED> instruction: 0x1096e9d4
    abd8:	bcs	ba8c08 <__bss_end__@@Base+0xb863b4>
    abdc:	svcge	0x0023f47f
    abe0:	movwls	r2, #13056	; 0x3300
    abe4:	rsbspl	pc, r4, #212, 16	; 0xd40000
    abe8:			; <UNDEFINED> instruction: 0x46534632
    abec:	blne	12544a8 <__bss_end__@@Base+0x1231c54>
    abf0:	ldrtmi	r4, [sl], r8, lsr #8
    abf4:	subsne	pc, r8, #196, 16	; 0xc40000
    abf8:	subseq	pc, ip, #196, 16	; 0xc40000
    abfc:	stmdavs	r3!, {r0, r4, r5, r8, r9, sl, sp, lr, pc}
    ac00:	strle	r0, [r6], #-1881	; 0xfffff8a7
    ac04:			; <UNDEFINED> instruction: 0x46534632
    ac08:			; <UNDEFINED> instruction: 0xf8d44606
    ac0c:	tstcs	r4, r0, ror r2
    ac10:			; <UNDEFINED> instruction: 0xf8d4e72b
    ac14:	smlsdcs	r0, ip, r2, r3
    ac18:	blcs	1c518 <version_etc_copyright@@Base+0xb280>
    ac1c:	msrhi	CPSR_s, r0
    ac20:			; <UNDEFINED> instruction: 0xf7fd4620
    ac24:			; <UNDEFINED> instruction: 0xf8d4ff01
    ac28:	blcs	175a0 <version_etc_copyright@@Base+0x6308>
    ac2c:	tsthi	ip, r0	; <UNPREDICTABLE>
    ac30:	andle	r4, sl, r5, lsl #5
    ac34:	svclt	0x008f2f1f
    ac38:	sbcvs	pc, r8, sp, lsl #17
    ac3c:	ldmibne	r2, {r2, r3, r4, r5, r9, fp, sp, pc}^
    ac40:	svclt	0x00983701
    ac44:	stceq	8, cr15, [r8], #-8
    ac48:			; <UNDEFINED> instruction: 0xf8d4e7e7
    ac4c:	ldmdavc	r2, {r3, r4, r6, r9, sp}
    ac50:	mvnle	r2, sp, asr sl
    ac54:			; <UNDEFINED> instruction: 0x4620ab3c
    ac58:			; <UNDEFINED> instruction: 0x2600441f
    ac5c:	stcvs	8, cr15, [r8], #-28	; 0xffffffe4
    ac60:	mcr2	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    ac64:	svclt	0x00182d3a
    ac68:	subsle	r9, pc, r3, lsl #12
    ac6c:	subscc	pc, ip, #212, 16	; 0xd40000
    ac70:	stmdaeq	r8, {r3, r6, ip, sp, lr, pc}
    ac74:			; <UNDEFINED> instruction: 0xf0002b00
    ac78:			; <UNDEFINED> instruction: 0x462080f7
    ac7c:	mrc2	7, 6, pc, cr4, cr13, {7}
    ac80:	rsbsge	pc, r0, #212, 16	; 0xd40000
    ac84:	ldrbt	r4, [fp], r6, lsl #12
    ac88:	ldmdbge	r2, {r3, r4, r9, sl, lr}
    ac8c:			; <UNDEFINED> instruction: 0xf0029302
    ac90:	blls	c8e84 <__bss_end__@@Base+0xa6630>
    ac94:			; <UNDEFINED> instruction: 0xf1109311
    ac98:			; <UNDEFINED> instruction: 0xf47f0901
    ac9c:	strbt	sl, [pc], r6, ror #30
    aca0:	msrcc	CPSR_fs, #148, 16	; 0x940000
    aca4:			; <UNDEFINED> instruction: 0xf1a6b98b
    aca8:			; <UNDEFINED> instruction: 0xf1a50230
    acac:	sbcslt	r0, r2, #48, 6	; 0xc0000000
    acb0:	blcs	277824 <__bss_end__@@Base+0x254fd0>
    acb4:	bcs	27ab1c <__bss_end__@@Base+0x2582c8>
    acb8:	movwcs	fp, #3977	; 0xf89
    acbc:	strbmi	r2, [sl], r1, lsl #6
    acc0:	svclt	0x00884606
    acc4:			; <UNDEFINED> instruction: 0xf63f9303
    acc8:	adcsmi	sl, r5, #3504	; 0xdb0
    accc:	strcc	sp, [r1, #-2851]	; 0xfffff4dd
    acd0:	ldmdbeq	r3!, {r4, sp, lr, pc}^
    acd4:			; <UNDEFINED> instruction: 0xf006a93c
    acd8:			; <UNDEFINED> instruction: 0x3601021f
    acdc:	orreq	lr, r3, #1024	; 0x400
    ace0:	blx	2db7bc <__bss_end__@@Base+0x2b8f68>
    ace4:			; <UNDEFINED> instruction: 0xf853f202
    ace8:	b	1092020 <__bss_end__@@Base+0x106f7cc>
    acec:			; <UNDEFINED> instruction: 0xf8430201
    acf0:	andsle	r2, r0, ip, asr #25
    acf4:	blcs	29288 <__bss_end__@@Base+0x6a34>
    acf8:			; <UNDEFINED> instruction: 0xf7f7d0eb
    acfc:	stmdavs	r3, {r2, r5, r9, fp, sp, lr, pc}
    ad00:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
    ad04:	strble	r0, [r4, #1368]!	; 0x558
    ad08:	stmdbls	r4, {r4, r5, r9, sl, lr}
    ad0c:			; <UNDEFINED> instruction: 0xf7fe3601
    ad10:	adcsmi	pc, r5, #1507328	; 0x170000
    ad14:	strbmi	sp, [sl], lr, ror #3
    ad18:			; <UNDEFINED> instruction: 0xe6b1463e
    ad1c:	stmdbls	r4, {r4, r9, sl, lr}
    ad20:			; <UNDEFINED> instruction: 0xf80ef7fe
    ad24:			; <UNDEFINED> instruction: 0xf8d4e6ac
    ad28:			; <UNDEFINED> instruction: 0xe64b325c
    ad2c:	vsubge.f16	s14, s4, s7	; <UNPREDICTABLE>
    ad30:	ldmdbmi	r9, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
    ad34:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    ad38:	ldm	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad3c:			; <UNDEFINED> instruction: 0xf8df4605
    ad40:			; <UNDEFINED> instruction: 0x4628915c
    ad44:	ldrbtmi	r2, [r9], #1792	; 0x700
    ad48:			; <UNDEFINED> instruction: 0xf859b150
    ad4c:	strcc	r1, [r1, -ip, lsl #30]
    ad50:			; <UNDEFINED> instruction: 0xf0002900
    ad54:			; <UNDEFINED> instruction: 0x46308092
    ad58:	stmia	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad5c:	mvnsle	r2, r0, lsl #16
    ad60:	teqcc	r0, #148, 16	; 0x940000	; <UNPREDICTABLE>
    ad64:	blcs	1c580 <version_etc_copyright@@Base+0xb2e8>
    ad68:	bmi	137ee40 <__bss_end__@@Base+0x135c5ec>
    ad6c:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
    ad70:	movwcs	pc, #31491	; 0x7b03	; <UNPREDICTABLE>
    ad74:	bllt	1ae95e8 <__bss_end__@@Base+0x1ac6d94>
    ad78:	ldrb	r9, [r7, -r3]!
    ad7c:			; <UNDEFINED> instruction: 0x46534632
    ad80:	ldrtmi	r4, [sl], r6, lsl #12
    ad84:	stmdbmi	r7, {r0, r2, r3, r5, r6, r9, sl, sp, lr, pc}^
    ad88:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    ad8c:	stmia	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad90:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ad94:	stmdbmi	r4, {r0, r1, r6, ip, lr, pc}^
    ad98:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    ad9c:	stmia	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ada0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ada4:	sqtmidm	f5, f5
    ada8:			; <UNDEFINED> instruction: 0xe7c8447e
    adac:	blcs	17b19c8 <__bss_end__@@Base+0x178f174>
    adb0:	mrcge	4, 3, APSR_nzcv, cr14, cr15, {3}
    adb4:	ldmdbge	r1, {r2, r8, r9, fp, ip, pc}
    adb8:	bicsmi	r6, r2, #1703936	; 0x1a0000
    adbc:	blcs	148ed0 <__bss_end__@@Base+0x12667c>
    adc0:			; <UNDEFINED> instruction: 0xd1f94299
    adc4:	ldrbeq	r6, [fp, #2083]	; 0x823
    adc8:	blls	27aad8 <__bss_end__@@Base+0x258284>
    adcc:	orrvs	pc, r0, #587202560	; 0x23000000
    add0:	strbt	r9, [sp], -r9, lsl #6
    add4:	movwcs	r9, #51719	; 0xca07
    add8:	strcs	pc, [r7, -r3, lsl #22]
    addc:			; <UNDEFINED> instruction: 0x4628687e
    ade0:	strhlt	r4, [r0, #-112]!	; 0xffffff90
    ade4:	ldmdbge	ip!, {r0, r1, r3, r5, r6, r8, fp}
    ade8:	andseq	pc, pc, #5
    adec:	orreq	lr, r3, #1024	; 0x400
    adf0:	vpmax.s8	d15, d2, d11
    adf4:	stclne	8, cr15, [ip], {83}	; 0x53
    adf8:			; <UNDEFINED> instruction: 0xf843430a
    adfc:	strcc	r2, [r1, #-3276]	; 0xfffff334
    ae00:	svcvc	0x0080f5b5
    ae04:	ldr	sp, [r1, -fp, ror #3]!
    ae08:	subscc	pc, ip, #212, 16	; 0xd40000
    ae0c:	strtmi	fp, [r0], -r3, ror #6
    ae10:	mcr2	7, 0, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    ae14:	msrcc	CPSR_fs, #148, 16	; 0x940000
    ae18:	strmi	r9, [r6], -r3, lsl #6
    ae1c:	mcrmi	5, 1, lr, cr4, cr9, {5}
    ae20:			; <UNDEFINED> instruction: 0xe78c447e
    ae24:	andcs	r4, r5, #573440	; 0x8c000
    ae28:	ldrbtmi	r2, [r9], #-0
    ae2c:	stmia	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae30:	ldc2l	7, cr15, [r2, #1008]!	; 0x3f0
    ae34:	stmdbls	r5, {r1, r3, r5, r9, sl, sp, lr, pc}
    ae38:	blls	134e84 <__bss_end__@@Base+0x112630>
    ae3c:			; <UNDEFINED> instruction: 0xf1a12200
    ae40:	blx	fec4b3c0 <__bss_end__@@Base+0xfec28b6c>
    ae44:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    ae48:	rsbsne	pc, ip, #132, 16	; 0x840000
    ae4c:	blne	148fa0 <__bss_end__@@Base+0x12674c>
    ae50:	b	109b864 <__bss_end__@@Base+0x1079010>
    ae54:	mvnsle	r0, r1, lsl #4
    ae58:	rscscc	pc, pc, pc, asr #32
    ae5c:			; <UNDEFINED> instruction: 0xf8c4b932
    ae60:	vqsub.s8	q8, q0, q12
    ae64:			; <UNDEFINED> instruction: 0xe6291013
    ae68:			; <UNDEFINED> instruction: 0xf930f7fe
    ae6c:	strtmi	r9, [r0], -r4, lsl #18
    ae70:	blx	bc8e72 <__bss_end__@@Base+0xba661e>
    ae74:			; <UNDEFINED> instruction: 0xf7f7e7f3
    ae78:			; <UNDEFINED> instruction: 0x4608e89c
    ae7c:	andcs	r4, r5, #229376	; 0x38000
    ae80:			; <UNDEFINED> instruction: 0xf7f74479
    ae84:			; <UNDEFINED> instruction: 0xf7fce882
    ae88:	svclt	0x0000fdbf
    ae8c:	andeq	r7, r1, sl, asr #8
    ae90:	ldrdeq	r0, [r0], -ip
    ae94:	andeq	r7, r1, ip, asr #4
    ae98:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    ae9c:			; <UNDEFINED> instruction: 0x00016eb2
    aea0:	andeq	r6, r1, sl, lsl #29
    aea4:	andeq	r5, r0, r2, asr pc
    aea8:	andeq	r5, r0, sl, asr #30
    aeac:	andeq	r5, r0, ip, lsr #30
    aeb0:			; <UNDEFINED> instruction: 0x00005eb4
    aeb4:	andeq	r5, r0, r2, asr #29
    aeb8:	andeq	r5, r0, r4, lsr #29
    aebc:			; <UNDEFINED> instruction: 0x379cf8df
    aec0:			; <UNDEFINED> instruction: 0x279cf8df
    aec4:			; <UNDEFINED> instruction: 0xf8d0447b
    aec8:	push	{r2, r3, r4, r6, r9, ip}
    aecc:	strdlt	r4, [fp], r0
    aed0:			; <UNDEFINED> instruction: 0x4604589e
    aed4:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aed8:	ldmdavs	r3!, {r8, r9, sl, sp}
    aedc:	stmdbcs	r0, {r0, r3, r8, r9, ip, pc}
    aee0:	addshi	pc, pc, #0
    aee4:			; <UNDEFINED> instruction: 0xf7fd4620
    aee8:			; <UNDEFINED> instruction: 0xf1a0fd9f
    aeec:	strmi	r0, [r5], -sl, lsl #6
    aef0:	vpadd.i8	q1, q0, q9
    aef4:	ldm	pc, {r2, r3, r5, r7, pc}^	; <UNPREDICTABLE>
    aef8:	addeq	pc, sl, #19
    aefc:	adceq	r0, sl, sl, lsr #1
    af00:	adceq	r0, sl, sl, lsr #1
    af04:	adceq	r0, sl, sl, lsr #1
    af08:	adceq	r0, sl, sl, lsr #1
    af0c:	adceq	r0, sl, sl, lsr #1
    af10:	adceq	r0, sl, sl, lsr #1
    af14:	adceq	r0, sl, sl, lsr #1
    af18:	adceq	r0, sl, sl, lsr #1
    af1c:	adceq	r0, sl, sl, lsr #1
    af20:	adceq	r0, sl, sl, lsr #1
    af24:	adceq	r0, sl, sl, lsr #1
    af28:	adceq	r0, sl, sl, lsr #1
    af2c:	rsbseq	r0, r3, sl, lsr #1
    af30:	adceq	r0, sl, sl, lsr #1
    af34:	rsbeq	r0, r8, #-536870905	; 0xe0000007
    af38:	subeq	r0, r1, #268435461	; 0x10000005
    af3c:	adceq	r0, sl, ip, lsr #4
    af40:	andseq	r0, r5, #170	; 0xaa
    af44:	adceq	r0, sl, sl, lsr #1
    af48:	andeq	r0, r6, #1610612736	; 0x60000000
    af4c:	andeq	r0, r6, #1610612736	; 0x60000000
    af50:	andeq	r0, r6, #1610612736	; 0x60000000
    af54:	andeq	r0, r6, #1610612736	; 0x60000000
    af58:	adceq	r0, sl, r6, lsl #4
    af5c:	mvnseq	r0, sl, lsr #1
    af60:	mvneq	r0, sl, lsr #1
    af64:	ldrdeq	r0, [sl], r7	; <UNPREDICTABLE>
    af68:	biceq	r0, sl, sl, lsr #1
    af6c:	adceq	r0, sl, sl, lsr #1
    af70:	adceq	r0, sl, sl, lsr #1
    af74:	adceq	r0, sl, sl, lsr #1
    af78:	adceq	r0, sl, sl, lsr #1
    af7c:	adceq	r0, sl, sl, lsr #1
    af80:	adceq	r0, sl, sl, lsr #1
    af84:	adceq	r0, sl, sl, lsr #1
    af88:	adceq	r0, sl, sl, lsr #1
    af8c:	strhteq	r0, [sl], r4
    af90:	adceq	r0, sl, sl, lsr #1
    af94:	adceq	r0, sl, fp, lsl #3
    af98:	adceq	r0, sl, sl, lsr #1
    af9c:	smceq	36895	; 0x901f
    afa0:	cmpeq	r4, sl, lsr #1
    afa4:	cmneq	r7, sl, lsr #1
    afa8:	smlaltbeq	r0, r7, sl, r0
    afac:	adceq	r0, sl, sl, lsr #1
    afb0:	adceq	r0, sl, sl, lsr #1
    afb4:	adceq	r0, sl, sl, lsr #1
    afb8:	adceq	r0, sl, sl, lsr #1
    afbc:	adceq	r0, sl, sl, lsr #1
    afc0:	adceq	r0, sl, sl, lsr #1
    afc4:	adceq	r0, sl, sl, lsr #1
    afc8:	adceq	r0, sl, sl, lsr #1
    afcc:	strhteq	r0, [sl], r4
    afd0:	adceq	r0, sl, sl, lsr #1
    afd4:	adceq	r0, sl, fp, lsl #3
    afd8:	adceq	r0, sl, sl, lsr #1
    afdc:	sbcseq	r0, ip, sp, ror #1
    afe0:	teqle	r4, r0, lsl #30
    afe4:	ldreq	r6, [pc, -r3, lsr #16]
    afe8:	andhi	pc, ip, #0, 2
    afec:	subsne	pc, ip, #212, 16	; 0xd40000
    aff0:			; <UNDEFINED> instruction: 0xf0002900
    aff4:	vst3.8	{d8[0],d9[0],d10[0]}, [r3], r7
    aff8:	vsubl.u8	<illegal reg q10.5>, d2, d0
    affc:	addsmi	r3, r1, #64, 4
    b000:			; <UNDEFINED> instruction: 0xf8d4d90b
    b004:	stmdavc	r7, {r3, r4, r6, r9}
    b008:	svclt	0x00142f5c
    b00c:			; <UNDEFINED> instruction: 0xf0022200
    b010:	sfmpl	f0, 4, [r2], {1}
    b014:			; <UNDEFINED> instruction: 0xf0002a29
    b018:	vst2.8	{d8[7],d9[7]}, [r3 :16], r5
    b01c:	vsubl.u8	q10, d2, d0
    b020:	addsmi	r3, r1, #192, 4
    b024:			; <UNDEFINED> instruction: 0xf8d4d90b
    b028:	stmdavc	r8, {r3, r4, r6, r9, ip}
    b02c:	svclt	0x0014285c
    b030:			; <UNDEFINED> instruction: 0xf0022200
    b034:	sfmpl	f0, 4, [sl], {1}
    b038:			; <UNDEFINED> instruction: 0xf0002a7c
    b03c:	ldreq	r8, [r8, #-483]	; 0xfffffe1d
    b040:			; <UNDEFINED> instruction: 0xf8d4d505
    b044:	ldmdavc	fp, {r3, r4, r6, r9, ip, sp}
    b048:			; <UNDEFINED> instruction: 0xf0002b0a
    b04c:			; <UNDEFINED> instruction: 0xf89481db
    b050:	movwcs	r8, #816	; 0x330
    b054:	addcc	pc, ip, #132, 16	; 0x840000
    b058:	svceq	0x0000f1b8
    b05c:	stmdbvc	r3!, {r2, r5, r8, ip, lr, pc}^
    b060:			; <UNDEFINED> instruction: 0xf8c4b953
    b064:	bls	25f9ec <__bss_end__@@Base+0x23d198>
    b068:	ldmdavs	r3!, {r3, r5, r9, sl, lr}
    b06c:			; <UNDEFINED> instruction: 0xf040429a
    b070:	ldrdlt	r8, [fp], -r9
    b074:	svchi	0x00f0e8bd
    b078:	stmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b07c:			; <UNDEFINED> instruction: 0xf8336803
    b080:	ldrbeq	r3, [fp, #-21]	; 0xffffffeb
    b084:	svcge	0x0001d5ed
    b088:	strbmi	r2, [r1], -r0, lsr #4
    b08c:			; <UNDEFINED> instruction: 0xf7f74638
    b090:	strtmi	lr, [r8], -r0, asr #17
    b094:			; <UNDEFINED> instruction: 0xf7fd4639
    b098:			; <UNDEFINED> instruction: 0x4639fe53
    b09c:			; <UNDEFINED> instruction: 0xf7fe4620
    b0a0:			; <UNDEFINED> instruction: 0xf500fa17
    b0a4:	ldrb	r7, [ip, sl, lsl #11]
    b0a8:	strne	pc, [r9, #-576]	; 0xfffffdc0
    b0ac:	rsbpl	pc, r0, #196, 16	; 0xc40000
    b0b0:	stmdavs	r3!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b0b4:	strble	r0, [sl], #1370	; 0x55a
    b0b8:	movwmi	pc, #1155	; 0x483	; <UNPREDICTABLE>
    b0bc:	biccc	pc, r0, #201326595	; 0xc000003
    b0c0:	strhle	r4, [r4, #43]	; 0x2b
    b0c4:	strvc	pc, [r3, #1103]	; 0x44f
    b0c8:			; <UNDEFINED> instruction: 0xf8c42301
    b0cc:			; <UNDEFINED> instruction: 0xf8845260
    b0d0:	strb	r3, [r8, ip, lsl #5]
    b0d4:	ldrdhi	pc, [r0], -r4
    b0d8:	svcvc	0x0000f418
    b0dc:	vst1.8			; <UNDEFINED> instruction: 0xf488d0b7
    b0e0:	vsubw.u8	<illegal reg q10.5>, <illegal reg q9.5>, d0
    b0e4:	adcsmi	r3, fp, #0, 6
    b0e8:			; <UNDEFINED> instruction: 0xf018d1b1
    b0ec:	tstle	r3, r0, lsl pc
    b0f0:	addcc	pc, ip, #148, 16	; 0x940000
    b0f4:			; <UNDEFINED> instruction: 0xd1aa2b00
    b0f8:	subscs	pc, r8, #212, 16	; 0xd40000
    b0fc:	mvnscc	pc, #79	; 0x4f
    b100:	subsne	pc, ip, #212, 16	; 0xd40000
    b104:	rsbcc	pc, ip, #196, 16	; 0xc40000
    b108:	vmlaeq.f64	d14, d1, d2
    b10c:	rsbcc	pc, r8, #196, 16	; 0xc40000
    b110:	eorle	r4, r6, r2, ror r5
    b114:			; <UNDEFINED> instruction: 0xf1a07810
    b118:	blx	17ce1e0 <__bss_end__@@Base+0x17ab98c>
    b11c:	stmdbcs	r9, {r2, r3, r7, r8, ip, sp, lr, pc}
    b120:	eorhi	pc, r9, #0, 4
    b124:			; <UNDEFINED> instruction: 0xf04f1c51
    b128:	vpmax.s8	d16, d8, d10
    b12c:	and	r0, r9, r0, lsr r9
    b130:	tstcc	r1, r8, lsl #16
    b134:	ldfeqd	f7, [r0], #-640	; 0xfffffd80
    b138:	blx	fe349abe <__bss_end__@@Base+0xfe32726a>
    b13c:	svceq	0x0009f1bb
    b140:			; <UNDEFINED> instruction: 0x81aef200
    b144:	svclt	0x00081c5a
    b148:	andle	r4, r5, r3, ror #12
    b14c:	movweq	pc, #15114	; 0x3b0a	; <UNPREDICTABLE>
    b150:	svclt	0x00a8454b
    b154:	blcc	c1ca88 <__bss_end__@@Base+0xbfa234>
    b158:			; <UNDEFINED> instruction: 0xf8c44571
    b15c:	strmi	r3, [sl], -r8, ror #4
    b160:	stmdblt	pc!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    b164:	mulle	r3, r6, r5
    b168:	blcs	1f691bc <__bss_end__@@Base+0x1f46968>
    b16c:	eorshi	pc, sp, #0
    b170:	andne	pc, r0, r8, lsl r4	; <UNPREDICTABLE>
    b174:	svcge	0x006bf47f
    b178:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    b17c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b180:	svc	0x0002f7f6
    b184:	mcrr2	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    b188:			; <UNDEFINED> instruction: 0xf43f2f00
    b18c:	stmdavs	r3!, {r5, r6, r8, r9, sl, fp, sp, pc}
    b190:	svclt	0x005c0318
    b194:	strvc	pc, [r8, #1103]	; 0x44f
    b198:	rsbpl	pc, r0, #196, 16	; 0xc40000
    b19c:	svcge	0x0063f57f
    b1a0:	svccs	0x0000e755
    b1a4:	svcge	0x0053f47f
    b1a8:	ldreq	r6, [fp, -r3, lsr #16]
    b1ac:			; <UNDEFINED> instruction: 0xf8d4d409
    b1b0:			; <UNDEFINED> instruction: 0xf5a33260
    b1b4:			; <UNDEFINED> instruction: 0xf1b37283
    b1b8:	svclt	0x00183fff
    b1bc:			; <UNDEFINED> instruction: 0xf63f2a01
    b1c0:			; <UNDEFINED> instruction: 0xf44faf46
    b1c4:			; <UNDEFINED> instruction: 0xf8c47586
    b1c8:	strb	r5, [ip, -r0, ror #4]
    b1cc:			; <UNDEFINED> instruction: 0xf47f2f00
    b1d0:			; <UNDEFINED> instruction: 0xf8d4af3e
    b1d4:	stmdbcs	r0, {r2, r3, r4, r6, r9, ip}
    b1d8:	eorhi	pc, sp, #0
    b1dc:	ldrmi	r2, [r8, #1793]!	; 0x701
    b1e0:	eorshi	pc, r9, #0
    b1e4:			; <UNDEFINED> instruction: 0xe67a46b8
    b1e8:			; <UNDEFINED> instruction: 0xf43f2f00
    b1ec:	stmdavs	r3!, {r4, r5, r8, r9, sl, fp, sp, pc}
    b1f0:			; <UNDEFINED> instruction: 0xf53f0319
    b1f4:	strb	sl, [r4, ip, lsr #30]!
    b1f8:			; <UNDEFINED> instruction: 0xf47f2f00
    b1fc:			; <UNDEFINED> instruction: 0xf884af28
    b200:	strtmi	r7, [r0], -ip, lsl #5
    b204:	blx	fe7c920a <__bss_end__@@Base+0xfe7a69b6>
    b208:			; <UNDEFINED> instruction: 0xf8c44605
    b20c:	str	r0, [sl, -r0, ror #4]!
    b210:	teqhi	r0, #148, 16	; 0x940000	; <UNPREDICTABLE>
    b214:			; <UNDEFINED> instruction: 0xf43f2f00
    b218:	stmdavs	r3!, {r2, r3, r4, r8, r9, sl, fp, sp, pc}
    b21c:	smuadcs	r0, r3, r4
    b220:	svcge	0x0017f47f
    b224:	svceq	0x0000f1b8
    b228:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
    b22c:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    b230:	subsls	pc, r8, #212, 16	; 0xd40000
    b234:	cfldrdcs	mvd4, [r7, #-480]!	; 0xfffffe20
    b238:	andcc	fp, r1, r8, lsl #30
    b23c:	subseq	pc, r8, #196, 16	; 0xc40000
    b240:	svc	0x0098f7f6
    b244:	subshi	pc, ip, #212, 16	; 0xd40000
    b248:	subseq	pc, ip, #196, 16	; 0xc40000
    b24c:			; <UNDEFINED> instruction: 0xf7ff4620
    b250:	stmib	r4, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    b254:			; <UNDEFINED> instruction: 0xf8849896
    b258:	strmi	r7, [r5], -ip, lsl #5
    b25c:	rsbeq	pc, r0, #196, 16	; 0xc40000
    b260:			; <UNDEFINED> instruction: 0xf894e701
    b264:	svccs	0x00008330
    b268:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
    b26c:			; <UNDEFINED> instruction: 0xf4136823
    b270:			; <UNDEFINED> instruction: 0xf47f2700
    b274:			; <UNDEFINED> instruction: 0xf1b8aeee
    b278:			; <UNDEFINED> instruction: 0xf0000f00
    b27c:	ldmmi	fp!, {r1, r2, r3, r6, r8, pc}^
    b280:	subsls	pc, r8, #212, 16	; 0xd40000
    b284:	cfldrdcs	mvd4, [r3, #-480]!	; 0xfffffe20
    b288:	andcc	fp, r1, r8, lsl #30
    b28c:	svccs	0x0000e7d6
    b290:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {1}
    b294:	tsteq	r9, #2293760	; 0x230000
    b298:	vrecps.f32	<illegal reg q13.5>, q0, q6
    b29c:			; <UNDEFINED> instruction: 0xf8c41511
    b2a0:			; <UNDEFINED> instruction: 0xf57f5260
    b2a4:	ldrb	sl, [r2], r0, ror #29
    b2a8:	ldrbeq	r6, [sl, #-2083]	; 0xfffff7dd
    b2ac:	mcrge	5, 6, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    b2b0:	subeq	pc, r0, #201326595	; 0xc000003
    b2b4:			; <UNDEFINED> instruction: 0xf47f42ba
    b2b8:	ldrbeq	sl, [fp], sl, asr #29
    b2bc:			; <UNDEFINED> instruction: 0xf894d404
    b2c0:	blcs	17cf8 <version_etc_copyright@@Base+0x6a60>
    b2c4:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    b2c8:	strne	pc, [r1, #-576]	; 0xfffffdc0
    b2cc:	rsbpl	pc, r0, #196, 16	; 0xc40000
    b2d0:	svccs	0x0000e6c9
    b2d4:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {1}
    b2d8:	tsteq	pc, #2293760	; 0x230000
    b2dc:	vrecps.f32	<illegal reg q13.5>, q0, q6
    b2e0:			; <UNDEFINED> instruction: 0xf8c4150f
    b2e4:			; <UNDEFINED> instruction: 0xf57f5260
    b2e8:			; <UNDEFINED> instruction: 0xe6b0aebe
    b2ec:			; <UNDEFINED> instruction: 0xf43f2f00
    b2f0:	stmdavs	r3!, {r1, r2, r3, r5, r7, r9, sl, fp, sp, pc}
    b2f4:	svclt	0x005c031b
    b2f8:	strvc	pc, [r7, #1103]	; 0x44f
    b2fc:	rsbpl	pc, r0, #196, 16	; 0xc40000
    b300:	mrcge	5, 5, APSR_nzcv, cr1, cr15, {3}
    b304:	svccs	0x0000e6a3
    b308:	mcrge	4, 5, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    b30c:			; <UNDEFINED> instruction: 0xf4136823
    b310:			; <UNDEFINED> instruction: 0xf47f4380
    b314:			; <UNDEFINED> instruction: 0xf44fae9c
    b318:			; <UNDEFINED> instruction: 0xf8847589
    b31c:			; <UNDEFINED> instruction: 0xf8c4328c
    b320:	strt	r5, [r0], r0, ror #4
    b324:	teqhi	r0, #148, 16	; 0x940000	; <UNPREDICTABLE>
    b328:			; <UNDEFINED> instruction: 0xf47f2f00
    b32c:			; <UNDEFINED> instruction: 0xf8d4ae92
    b330:	lfmne	f3, 2, [sp], {84}	; 0x54
    b334:	movwcs	sp, #122	; 0x7a
    b338:	strvc	pc, [r5, #1103]	; 0x44f
    b33c:	addcc	pc, ip, #132, 16	; 0x840000
    b340:	svceq	0x0000f1b8
    b344:	mcrge	4, 4, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    b348:	subspl	pc, r4, #212, 16	; 0xd40000
    b34c:	strvc	pc, [sl, #1285]	; 0x505
    b350:	stmdavs	r3!, {r0, r1, r2, r7, r9, sl, sp, lr, pc}
    b354:			; <UNDEFINED> instruction: 0xf53f0558
    b358:	vmov.i64	q13, #0xff00ffffff00ff00
    b35c:	adcsmi	r0, sl, #64, 4
    b360:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {3}
    b364:	strle	r0, [r4], #-1753	; 0xfffff927
    b368:	addcc	pc, ip, #148, 16	; 0x940000
    b36c:			; <UNDEFINED> instruction: 0xf47f2b00
    b370:	vceq.f32	q13, q0, q15
    b374:			; <UNDEFINED> instruction: 0xf8c41503
    b378:	ldrbt	r5, [r4], -r0, ror #4
    b37c:			; <UNDEFINED> instruction: 0xf47f2f00
    b380:	stmdavs	r3!, {r1, r2, r5, r6, r9, sl, fp, sp, pc}
    b384:	strle	r0, [r4], #-1759	; 0xfffff921
    b388:	addcc	pc, ip, #148, 16	; 0x940000
    b38c:			; <UNDEFINED> instruction: 0xf47f2b00
    b390:			; <UNDEFINED> instruction: 0xf44fae5e
    b394:			; <UNDEFINED> instruction: 0xf8c47581
    b398:	strbt	r5, [r4], -r0, ror #4
    b39c:	vst1.32			; <UNDEFINED> instruction: 0xf4826822
    b3a0:	vsubw.u8	<illegal reg q10.5>, <illegal reg q1.5>, d0
    b3a4:	adcsmi	r3, fp, #64, 6
    b3a8:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {3}
    b3ac:	rsbcc	pc, r4, #212, 16	; 0xd40000
    b3b0:	orrseq	fp, r7, #311296	; 0x4c000
    b3b4:	mcrge	5, 2, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    b3b8:			; <UNDEFINED> instruction: 0xf44f3b01
    b3bc:	stmib	r4, {r2, r7, r8, sl, ip, sp, lr}^
    b3c0:	movwcs	r5, #920	; 0x398
    b3c4:	addcc	pc, ip, #132, 16	; 0x840000
    b3c8:	stmdavs	r3!, {r0, r2, r3, r6, r9, sl, sp, lr, pc}
    b3cc:	movwpl	pc, #1155	; 0x483	; <UNPREDICTABLE>
    b3d0:	movtcc	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    b3d4:			; <UNDEFINED> instruction: 0xf47f42bb
    b3d8:			; <UNDEFINED> instruction: 0xf8d4ae3a
    b3dc:	vhsub.s8	<illegal reg q9.5>, q0, q10
    b3e0:	ldrmi	r1, [r5], -r7, lsl #4
    b3e4:	rsbcs	pc, r0, #196, 16	; 0xc40000
    b3e8:	andcs	r3, r1, #67108864	; 0x4000000
    b3ec:	rsbcc	pc, r4, #196, 16	; 0xc40000
    b3f0:	addcs	pc, ip, #132, 16	; 0x840000
    b3f4:	svccs	0x0000e637
    b3f8:	mcrge	4, 1, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    b3fc:	tsteq	sl, #2293760	; 0x230000
    b400:	mcrge	5, 1, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    b404:	strne	pc, [sp, #-576]	; 0xfffffdc0
    b408:	rsbpl	pc, r0, #196, 16	; 0xc40000
    b40c:	stmdavs	r3!, {r0, r1, r3, r5, r9, sl, sp, lr, pc}
    b410:	addcs	pc, r0, #201326595	; 0xc000003
    b414:			; <UNDEFINED> instruction: 0xf47f433a
    b418:	ldreq	sl, [fp, #-3610]	; 0xfffff1e6
    b41c:	mrcge	5, 2, APSR_nzcv, cr2, cr15, {1}
    b420:			; <UNDEFINED> instruction: 0xf04fe615
    b424:			; <UNDEFINED> instruction: 0xf8c435ff
    b428:	ldr	r5, [ip], -r0, ror #4
    b42c:	stmib	sp, {r1, r5, fp, sp, lr}^
    b430:	ldrbeq	r3, [r0], -r1, lsl #6
    b434:	movwcc	lr, #14797	; 0x39cd
    b438:	movwcc	lr, #22989	; 0x59cd
    b43c:	movwcc	lr, #31181	; 0x79cd
    b440:			; <UNDEFINED> instruction: 0xf46fbf5c
    b444:	movwls	r6, #4992	; 0x1380
    b448:	svclt	0x00420611
    b44c:			; <UNDEFINED> instruction: 0xf0239b01
    b450:	movwls	r0, #4865	; 0x1301
    b454:	svceq	0x0000f1b8
    b458:			; <UNDEFINED> instruction: 0xf504d019
    b45c:	movwcs	r6, #390	; 0x186
    b460:			; <UNDEFINED> instruction: 0xf8512701
    b464:	andcc	r2, r1, #4, 30
    b468:			; <UNDEFINED> instruction: 0xf003d10d
    b46c:	ldmdbeq	sl, {r0, r1, r2, r3, r4}^
    b470:			; <UNDEFINED> instruction: 0xf500fa07
    b474:	bl	354a4 <__bss_end__@@Base+0x12c50>
    b478:			; <UNDEFINED> instruction: 0xf8520282
    b47c:	b	80e514 <__bss_end__@@Base+0x7ebcc0>
    b480:			; <UNDEFINED> instruction: 0xf8420005
    b484:	movwcc	r0, #7204	; 0x1c24
    b488:	svcvc	0x0080f5b3
    b48c:	stmdbge	r1, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    b490:			; <UNDEFINED> instruction: 0xf7fe4620
    b494:			; <UNDEFINED> instruction: 0xf894f81d
    b498:			; <UNDEFINED> instruction: 0xf8c48330
    b49c:	smlsld	r0, sl, r4, r2
    b4a0:	rsble	r2, sp, ip, lsr #16
    b4a4:	rsbcc	pc, ip, #196, 16	; 0xc40000
    b4a8:			; <UNDEFINED> instruction: 0xf43f2f00
    b4ac:	ldmdavc	r3, {r0, r1, r3, r4, r6, r9, sl, fp, sp, pc}
    b4b0:			; <UNDEFINED> instruction: 0xf47f2b5c
    b4b4:	andcc	sl, r1, #1488	; 0x5d0
    b4b8:	svcge	0x0001e654
    b4bc:	eorcs	r4, r0, #68157440	; 0x4100000
    b4c0:			; <UNDEFINED> instruction: 0xf7f64638
    b4c4:	stclne	14, cr14, [r3, #664]!	; 0x298
    b4c8:	andne	pc, r7, r4, lsl #4
    b4cc:	stceq	0, cr15, [r1], {79}	; 0x4f
    b4d0:	mrrcne	8, 5, r7, r9, cr10
    b4d4:	tstle	pc, r2, lsl #20
    b4d8:	blne	6da0fc <__bss_end__@@Base+0x6b78a8>
    b4dc:	andseq	pc, pc, #3
    b4e0:	blx	30da54 <__bss_end__@@Base+0x2eb200>
    b4e4:	bge	2cacf4 <__bss_end__@@Base+0x2a84a0>
    b4e8:	orreq	lr, r3, #2048	; 0x800
    b4ec:	stccs	8, cr15, [r4], #-332	; 0xfffffeb4
    b4f0:	andeq	lr, r2, #319488	; 0x4e000
    b4f4:	stccs	8, cr15, [r4], #-268	; 0xfffffef4
    b4f8:	strmi	r4, [fp], -r1, lsl #5
    b4fc:	ldfcsp	f5, [r7, #-928]	; 0xfffffc60
    b500:	movwcs	sp, #106	; 0x6a
    b504:			; <UNDEFINED> instruction: 0x46204639
    b508:	addcc	pc, ip, #132, 16	; 0x840000
    b50c:			; <UNDEFINED> instruction: 0xffe0f7fd
    b510:	strvc	pc, [sl, #1280]	; 0x500
    b514:	rsbpl	pc, r0, #196, 16	; 0xc40000
    b518:	svcge	0x0001e5a5
    b51c:	strbmi	r2, [r1], -r0, lsr #4
    b520:			; <UNDEFINED> instruction: 0xf7f64638
    b524:			; <UNDEFINED> instruction: 0xf7f6ee76
    b528:	strbmi	lr, [r3], -lr, lsl #28
    b52c:	stceq	0, cr15, [r1], {79}	; 0x4f
    b530:			; <UNDEFINED> instruction: 0xf1a26802
    b534:			; <UNDEFINED> instruction: 0xf83e0e02
    b538:	ldreq	r2, [r2], #3842	; 0xf02
    b53c:	ldmdbeq	sl, {r2, r3, r8, sl, ip, lr, pc}^
    b540:			; <UNDEFINED> instruction: 0xf003a80a
    b544:	bl	b9c8 <pclose@plt+0x95fc>
    b548:	blx	30bf58 <__bss_end__@@Base+0x2e9704>
    b54c:			; <UNDEFINED> instruction: 0xf852f101
    b550:	movwmi	r0, #7204	; 0x1c24
    b554:	stcne	8, cr15, [r4], #-264	; 0xfffffef8
    b558:			; <UNDEFINED> instruction: 0xf5b33301
    b55c:	mvnle	r7, r0, lsl #31
    b560:	bicle	r2, lr, r3, asr sp
    b564:	ldrtmi	sl, [fp], -r9, lsl #18
    b568:	bicsmi	r6, r2, #1703936	; 0x1a0000
    b56c:	blcs	149680 <__bss_end__@@Base+0x126e2c>
    b570:			; <UNDEFINED> instruction: 0xd1f94299
    b574:	stmdacs	ip!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    b578:	movwcs	sp, #404	; 0x194
    b57c:	rsbcc	pc, r8, #196, 16	; 0xc40000
    b580:	ldrbmi	r1, [r3, #-3155]!	; 0xfffff3ad
    b584:	ldmdavc	r0, {r0, r2, r4, r6, ip, lr, pc}^
    b588:	ldfeqd	f7, [r0], #-640	; 0xfffffd80
    b58c:			; <UNDEFINED> instruction: 0xf18cfa5f
    b590:	stmdale	r9, {r0, r3, r8, fp, sp}^
    b594:			; <UNDEFINED> instruction: 0xf04f1c91
    b598:			; <UNDEFINED> instruction: 0xf04f33ff
    b59c:	vpmax.s8	d16, d8, d10
    b5a0:	and	r0, r9, r0, lsr r9
    b5a4:	bleq	895f0 <__bss_end__@@Base+0x66d9c>
    b5a8:	ldfeqd	f7, [r0], #-640	; 0xfffffd80
    b5ac:	blx	fe349f32 <__bss_end__@@Base+0xfe3276de>
    b5b0:	svceq	0x0009f1bb
    b5b4:	svcge	0x0078f63f
    b5b8:	svclt	0x00081c5a
    b5bc:	andle	r4, r5, r3, ror #12
    b5c0:	movweq	pc, #15114	; 0x3b0a	; <UNPREDICTABLE>
    b5c4:	svclt	0x00a8454b
    b5c8:	blcc	c1cefc <__bss_end__@@Base+0xbfa6a8>
    b5cc:			; <UNDEFINED> instruction: 0xf8c4458e
    b5d0:	strmi	r3, [sl], -ip, ror #4
    b5d4:	strb	sp, [r4, #486]	; 0x1e6
    b5d8:	ldrtmi	sl, [fp], -r9, lsl #18
    b5dc:	bicsmi	r6, r2, #1703936	; 0x1a0000
    b5e0:	blcs	1496f4 <__bss_end__@@Base+0x126ea0>
    b5e4:			; <UNDEFINED> instruction: 0xd1f94299
    b5e8:			; <UNDEFINED> instruction: 0xf8d4e78b
    b5ec:	stmdbcs	r0, {r3, r5, r6, r9, ip}
    b5f0:	ldcge	6, cr15, [lr, #1020]!	; 0x3fc
    b5f4:	rsbcc	pc, ip, #212, 16	; 0xd40000
    b5f8:	blle	156200 <__bss_end__@@Base+0x1339ac>
    b5fc:			; <UNDEFINED> instruction: 0xf73f4299
    b600:			; <UNDEFINED> instruction: 0xf5b3adb7
    b604:	ble	79f20c <__bss_end__@@Base+0x77c9b8>
    b608:	orrvc	pc, r2, #1325400064	; 0x4f000000
    b60c:	bl	feb97e18 <__bss_end__@@Base+0xfeb755c4>
    b610:	ldrmi	r0, [sp], -r2, lsl #2
    b614:	rsbcc	pc, r0, #196, 16	; 0xc40000
    b618:	stmib	r4, {r8, r9, sp}^
    b61c:			; <UNDEFINED> instruction: 0xf8842196
    b620:	str	r3, [r0, #-652]!	; 0xfffffd74
    b624:	stcl	7, cr15, [r4], {246}	; 0xf6
    b628:	svccs	0x0000461a
    b62c:	svcge	0x003ff47f
    b630:			; <UNDEFINED> instruction: 0x4672e59a
    b634:	stmdbmi	lr, {r0, r2, r4, r7, r8, sl, sp, lr, pc}
    b638:	ldrtmi	r2, [r8], -r5, lsl #4
    b63c:			; <UNDEFINED> instruction: 0xf7f64479
    b640:			; <UNDEFINED> instruction: 0xf7fceca4
    b644:	stmdbmi	fp, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    b648:	andcs	r2, r0, r5, lsl #4
    b64c:			; <UNDEFINED> instruction: 0xf7f64479
    b650:			; <UNDEFINED> instruction: 0xf7fcec9c
    b654:			; <UNDEFINED> instruction: 0xf7f6f9d9
    b658:	svclt	0x0000ee92
    b65c:	andeq	r6, r1, r0, ror #29
    b660:	ldrdeq	r0, [r0], -ip
    b664:	ldrdeq	r5, [r0], -r2
    b668:	andeq	r5, r0, ip, asr fp
    b66c:	andeq	r5, r0, r0, lsl #22
    b670:	andeq	r5, r0, r0, lsl #14
    b674:	andeq	r5, r0, ip, lsl r7
    b678:	bmi	fe91e50c <__bss_end__@@Base+0xfe8fbcb8>
    b67c:			; <UNDEFINED> instruction: 0xf8d0447b
    b680:	push	{r4, r7, r9, ip}
    b684:	ldmibcs	pc!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    b688:	umlallt	r5, r3, pc, r8	; <UNPREDICTABLE>
    b68c:	strne	pc, [r9], -r0, asr #4
    b690:	strcs	fp, [r0, #-3980]	; 0xfffff074
    b694:	adcsmi	r2, r1, #4194304	; 0x400000
    b698:			; <UNDEFINED> instruction: 0xf045bfc8
    b69c:	ldmdavs	fp!, {r0, r8, sl}
    b6a0:			; <UNDEFINED> instruction: 0x93214604
    b6a4:			; <UNDEFINED> instruction: 0xf0002d00
    b6a8:			; <UNDEFINED> instruction: 0xf5b180e3
    b6ac:	smlabble	r3, r5, pc, r7	; <UNPREDICTABLE>
    b6b0:	teqcc	r1, #144, 16	; 0x900000	; <UNPREDICTABLE>
    b6b4:	cmnle	r3, r0, lsl #22
    b6b8:			; <UNDEFINED> instruction: 0xf7fd4620
    b6bc:			; <UNDEFINED> instruction: 0x4620fbb1
    b6c0:	blx	fff496c6 <__bss_end__@@Base+0xfff26e72>
    b6c4:	addseq	pc, r0, #196, 16	; 0xc40000
    b6c8:	orrvc	pc, r0, #1862270976	; 0x6f000000
    b6cc:	blcs	d19e0 <__bss_end__@@Base+0xaf18c>
    b6d0:			; <UNDEFINED> instruction: 0xf5b0d826
    b6d4:	andle	r7, r4, r2, lsl #31
    b6d8:	strtmi	r4, [r0], -r1, lsl #12
    b6dc:	blx	fe8496da <__bss_end__@@Base+0xfe826e86>
    b6e0:			; <UNDEFINED> instruction: 0xf8d4e7ed
    b6e4:			; <UNDEFINED> instruction: 0x4620629c
    b6e8:	ldmibpl	sl, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    b6ec:			; <UNDEFINED> instruction: 0xf7fd4631
    b6f0:			; <UNDEFINED> instruction: 0x4680f939
    b6f4:	ldmiblt	sp, {r1, r2, r4, r5, r9, fp, ip}^
    b6f8:	svceq	0x0000f1b9
    b6fc:			; <UNDEFINED> instruction: 0xf8c4d147
    b700:			; <UNDEFINED> instruction: 0x4620629c
    b704:	blx	ff6c970a <__bss_end__@@Base+0xff6a6eb6>
    b708:	addseq	pc, r0, #196, 16	; 0xc40000
    b70c:			; <UNDEFINED> instruction: 0xf7ff4620
    b710:			; <UNDEFINED> instruction: 0xf8d4ffb3
    b714:	vld1.32	{d16-d19}, [pc :64], r0
    b718:	stmiane	r3, {r7, r8, r9, ip, sp, lr}^
    b71c:	ldmible	r8, {r0, r1, r8, r9, fp, sp}^
    b720:	ldmdavs	fp!, {r0, r5, r9, fp, ip, pc}
    b724:			; <UNDEFINED> instruction: 0xf040429a
    b728:	eorlt	r8, r3, ip, ror #1
    b72c:	svchi	0x00f0e8bd
    b730:	svceq	0x0000f1b9
    b734:	vstrcs	d13, [r1, #-488]	; 0xfffffe18
    b738:	streq	pc, [r1, #-79]	; 0xffffffb1
    b73c:	strbmi	sp, [r2], -r2, lsr #26
    b740:			; <UNDEFINED> instruction: 0x46204631
    b744:			; <UNDEFINED> instruction: 0xf7fd3501
    b748:	sha1c.32	<illegal reg q15.5>, q8, <illegal reg q6.5>
    b74c:	strtmi	r1, [r0], -r5, lsl #2
    b750:	blx	19c974e <__bss_end__@@Base+0x19a6efa>
    b754:	rsbcc	pc, r8, #212, 16	; 0xd40000
    b758:	lfmle	f4, 2, [r0], #684	; 0x2ac
    b75c:	rsbcc	pc, ip, #212, 16	; 0xd40000
    b760:	sfmle	f4, 4, [ip, #684]!	; 0x2ac
    b764:	ldrtmi	r4, [r1], -r2, asr #12
    b768:	strcc	r4, [r1, #-1568]	; 0xfffff9e0
    b76c:	ldc2	7, cr15, [sl], #1012	; 0x3f4
    b770:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    b774:			; <UNDEFINED> instruction: 0xf7fd4620
    b778:	vpadd.i8	<illegal reg q15.5>, q0, <illegal reg q1.5>
    b77c:	strtmi	r1, [r0], -r5, lsl #2
    b780:	blx	13c977e <__bss_end__@@Base+0x13a6f2a>
    b784:	rsbcc	pc, ip, #212, 16	; 0xd40000
    b788:	sfmle	f4, 2, [fp], #684	; 0x2ac
    b78c:	blle	13855f0 <__bss_end__@@Base+0x1362d9c>
    b790:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    b794:			; <UNDEFINED> instruction: 0xf7fd4620
    b798:			; <UNDEFINED> instruction: 0xf8d4fb43
    b79c:	strb	r5, [sl, r8, ror #4]
    b7a0:	adcscc	pc, r4, #208, 16	; 0xd00000
    b7a4:			; <UNDEFINED> instruction: 0xf8dfbb23
    b7a8:			; <UNDEFINED> instruction: 0xf10da168
    b7ac:			; <UNDEFINED> instruction: 0xf5000904
    b7b0:	ldrmi	r7, [ip], ip, lsr #22
    b7b4:			; <UNDEFINED> instruction: 0xf10a44fa
    b7b8:	bl	28e090 <__bss_end__@@Base+0x26b83c>
    b7bc:	strbmi	r1, [sp], -ip, asr #12
    b7c0:	svceq	0x0001f1bc
    b7c4:	stmdaeq	r1, {r2, r3, r8, ip, sp, lr, pc}
    b7c8:	strgt	ip, [pc, #-3599]	; a9c1 <pclose@plt+0x85f5>
    b7cc:	muleq	pc, r6, r8	; <UNPREDICTABLE>
    b7d0:	andeq	lr, pc, r5, lsl #17
    b7d4:			; <UNDEFINED> instruction: 0x4649d035
    b7d8:			; <UNDEFINED> instruction: 0xf7fd4620
    b7dc:			; <UNDEFINED> instruction: 0xf1b8fe79
    b7e0:			; <UNDEFINED> instruction: 0xf5000f05
    b7e4:			; <UNDEFINED> instruction: 0xf84b708a
    b7e8:	andle	r0, r1, r8, lsr #32
    b7ec:	strb	r4, [r4, r4, asr #13]!
    b7f0:	strvc	pc, [lr, #-1284]!	; 0xfffffafc
    b7f4:	ldrtvc	pc, [r2], -r4, lsl #10	; <UNPREDICTABLE>
    b7f8:	blne	149954 <__bss_end__@@Base+0x127100>
    b7fc:			; <UNDEFINED> instruction: 0xf7fd4620
    b800:	adcmi	pc, lr, #15360	; 0x3c00
    b804:	strcs	sp, [r3, #-504]	; 0xfffffe08
    b808:	adcsne	pc, r4, #212, 16	; 0xd40000
    b80c:			; <UNDEFINED> instruction: 0xf7fd4620
    b810:	vqdmulh.s<illegal width 8>	d31, d0, d7
    b814:	strtmi	r1, [r0], -r5, lsl #2
    b818:	blx	c9816 <__bss_end__@@Base+0xa6fc2>
    b81c:	orrvc	pc, r3, pc, asr #8
    b820:			; <UNDEFINED> instruction: 0xf7fd4620
    b824:	vstrcc	s30, [r1, #-1012]	; 0xfffffc0c
    b828:	strb	sp, [r8, -lr, ror #3]
    b82c:	tstne	r3, r0, asr #4	; <UNPREDICTABLE>
    b830:			; <UNDEFINED> instruction: 0xf7fd4620
    b834:			; <UNDEFINED> instruction: 0xf8d4faf5
    b838:	sfmcs	f5, 4, [r0, #-416]	; 0xfffffe60
    b83c:	svcge	0x007bf47f
    b840:	stmdavs	r3!, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    b844:	svclt	0x005e0658
    b848:	vld1.8	{d9-d10}, [r2], r1
    b84c:	andls	r6, r1, #128, 4
    b850:	strle	r0, [r3, #-1561]	; 0xfffff9e7
    b854:			; <UNDEFINED> instruction: 0xf0239b01
    b858:	movwls	r0, #4865	; 0x1301
    b85c:	strtmi	r4, [r0], -r9, asr #12
    b860:	mrc2	7, 1, pc, cr6, cr13, {7}
    b864:			; <UNDEFINED> instruction: 0xf50046c4
    b868:			; <UNDEFINED> instruction: 0xf8cb708a
    b86c:	str	r0, [r4, r8]!
    b870:			; <UNDEFINED> instruction: 0xd00a42b1
    b874:	movwne	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    b878:	mlale	r8, r9, r2, r4
    b87c:	orrvc	pc, r0, pc, asr #8
    b880:	blx	ff3c987c <__bss_end__@@Base+0xff3a7028>
    b884:	addseq	pc, r0, #212, 16	; 0xd40000
    b888:			; <UNDEFINED> instruction: 0xf8d0e71e
    b88c:	sfmne	f1, 2, [sl], {112}	; 0x70
    b890:			; <UNDEFINED> instruction: 0xf7fdd032
    b894:	stmdbvc	r3!, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    b898:			; <UNDEFINED> instruction: 0xf43f2b00
    b89c:	stmdbge	r1, {r4, r8, r9, sl, fp, sp, pc}
    b8a0:	rsbseq	pc, r0, #212, 16	; 0xd40000
    b8a4:	blx	1c478b0 <__bss_end__@@Base+0x1c2505c>
    b8a8:			; <UNDEFINED> instruction: 0xf43f2800
    b8ac:	strbtmi	sl, [lr], -r8, lsl #30
    b8b0:	streq	lr, [r0, #2822]	; 0xb06
    b8b4:	svcne	0x0004f856
    b8b8:			; <UNDEFINED> instruction: 0xf7fd4620
    b8bc:	vst1.16	{d31-d32}, [pc :128], r5
    b8c0:	strtmi	r7, [r0], -r3, lsl #3
    b8c4:	blx	feb498c0 <__bss_end__@@Base+0xfeb2706c>
    b8c8:	ldrhle	r4, [r3, #37]!	; 0x25
    b8cc:			; <UNDEFINED> instruction: 0xf7ffe6f7
    b8d0:			; <UNDEFINED> instruction: 0xf8c4faf5
    b8d4:			; <UNDEFINED> instruction: 0x46200290
    b8d8:			; <UNDEFINED> instruction: 0xf83af000
    b8dc:	addscc	pc, r0, #212, 16	; 0xd40000
    b8e0:	svcvc	0x0084f5b3
    b8e4:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    b8e8:	andcs	r4, r5, #163840	; 0x28000
    b8ec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b8f0:	bl	12c98d0 <__bss_end__@@Base+0x12a707c>
    b8f4:			; <UNDEFINED> instruction: 0xf888f7fc
    b8f8:	orrvc	pc, r9, pc, asr #8
    b8fc:	blx	fe4498f8 <__bss_end__@@Base+0xfe4270a4>
    b900:			; <UNDEFINED> instruction: 0xf7f6e6dd
    b904:	svclt	0x0000eb56
    b908:	andeq	r6, r1, r8, lsr #14
    b90c:	ldrdeq	r0, [r0], -ip
    b910:	andeq	r5, r0, r8, lsr #8
    b914:			; <UNDEFINED> instruction: 0x000054b2
    b918:			; <UNDEFINED> instruction: 0x4604b510
    b91c:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    b920:	strtmi	lr, [r0], -r7
    b924:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    b928:	tstne	r5, r0, asr #4	; <UNPREDICTABLE>
    b92c:			; <UNDEFINED> instruction: 0xf7fd4620
    b930:			; <UNDEFINED> instruction: 0xf8d4fa77
    b934:			; <UNDEFINED> instruction: 0xf5a33290
    b938:			; <UNDEFINED> instruction: 0xf0327283
    b93c:	b	1bcc14c <__bss_end__@@Base+0x1ba98f8>
    b940:	b	13cc554 <__bss_end__@@Base+0x13a9d00>
    b944:	svclt	0x000873d3
    b948:	blcs	14550 <version_etc_copyright@@Base+0x32b8>
    b94c:	ldfltd	f5, [r0, #-932]	; 0xfffffc5c
    b950:			; <UNDEFINED> instruction: 0x4604b510
    b954:			; <UNDEFINED> instruction: 0xffe0f7ff
    b958:	addscc	pc, r0, #212, 16	; 0xd40000
    b95c:	svcvc	0x0083f5b3
    b960:			; <UNDEFINED> instruction: 0x4620d111
    b964:	blx	feac9968 <__bss_end__@@Base+0xfeaa7114>
    b968:	addseq	pc, r0, #196, 16	; 0xc40000
    b96c:			; <UNDEFINED> instruction: 0xf7ff4620
    b970:			; <UNDEFINED> instruction: 0xf44fffd3
    b974:	strtmi	r7, [r0], -r3, lsl #3
    b978:	blx	14c9974 <__bss_end__@@Base+0x14a7120>
    b97c:	addscc	pc, r0, #212, 16	; 0xd40000
    b980:	svcvc	0x0083f5b3
    b984:	ldclt	0, cr13, [r0, #-948]	; 0xfffffc4c
    b988:	svcmi	0x00f0e92d
    b98c:	stclmi	0, cr11, [r4, #564]!	; 0x234
    b990:	ldrmi	r4, [r1], r4, lsl #12
    b994:	bls	59dd28 <__bss_end__@@Base+0x57b4d4>
    b998:	movwls	r4, #13437	; 0x347d
    b99c:	strtmi	r4, [fp], -pc, lsl #12
    b9a0:	sbcsne	pc, ip, #212, 16	; 0xd40000
    b9a4:	stmdapl	fp!, {r1, r2, r9, ip, pc}
    b9a8:	svcvs	0x0080f5b1
    b9ac:	ldmdavs	fp, {r0, r1, r2, r8, r9, ip, pc}
    b9b0:	svclt	0x00b8930b
    b9b4:	rscscc	pc, r4, #212, 16	; 0xd40000
    b9b8:			; <UNDEFINED> instruction: 0xf8d4db67
    b9bc:	adcmi	r5, r9, #252, 4	; 0xc000000f
    b9c0:			; <UNDEFINED> instruction: 0x2628dd16
    b9c4:			; <UNDEFINED> instruction: 0xf605fb06
    b9c8:	sbcscc	pc, r8, #212, 16	; 0xd40000
    b9cc:	ldrtmi	r3, [r3], #-1281	; 0xfffffaff
    b9d0:			; <UNDEFINED> instruction: 0xf7f66858
    b9d4:			; <UNDEFINED> instruction: 0xf8d4eaa6
    b9d8:	ldrtmi	r3, [r3], #-728	; 0xfffffd28
    b9dc:	ldmibvs	r8, {r3, r5, r9, sl, ip, sp}
    b9e0:	b	fe7c99c0 <__bss_end__@@Base+0xfe7a716c>
    b9e4:	sbcscc	pc, ip, #212, 16	; 0xd40000
    b9e8:	blle	ffb5c464 <__bss_end__@@Base+0xffb39c10>
    b9ec:	rscspl	pc, ip, #212, 16	; 0xd40000
    b9f0:	movwcs	pc, #2260	; 0x8d4	; <UNPREDICTABLE>
    b9f4:	sbcspl	pc, ip, #196, 16	; 0xc40000
    b9f8:	rscscc	pc, r4, #212, 16	; 0xd40000
    b9fc:	blcs	3816c <__bss_end__@@Base+0x15918>
    ba00:	strcs	sp, [r0, #-3350]	; 0xfffff2ea
    ba04:			; <UNDEFINED> instruction: 0xf852462e
    ba08:			; <UNDEFINED> instruction: 0xf7f60025
    ba0c:			; <UNDEFINED> instruction: 0xf8d4ea8a
    ba10:			; <UNDEFINED> instruction: 0xf8533304
    ba14:			; <UNDEFINED> instruction: 0xf7f60025
    ba18:	ldmib	r4, {r2, r7, r9, fp, sp, lr, pc}^
    ba1c:			; <UNDEFINED> instruction: 0xf8d421c0
    ba20:			; <UNDEFINED> instruction: 0xf84132f4
    ba24:			; <UNDEFINED> instruction: 0xf8426025
    ba28:	strcc	r6, [r1, #-37]	; 0xffffffdb
    ba2c:	blle	ffa9c4a8 <__bss_end__@@Base+0xffa79c54>
    ba30:			; <UNDEFINED> instruction: 0xf8c42200
    ba34:			; <UNDEFINED> instruction: 0xf89422f8
    ba38:	teqlt	r2, #48, 6	; 0xc0000000
    ba3c:	msrcs	CPSR_, #212, 16	; 0xd40000
    ba40:	blcs	386b0 <__bss_end__@@Base+0x15e5c>
    ba44:			; <UNDEFINED> instruction: 0xf04fdb0f
    ba48:	strcs	r3, [r0, #-1791]	; 0xfffff901
    ba4c:	eoreq	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    ba50:	b	19c9a30 <__bss_end__@@Base+0x19a71dc>
    ba54:	msrcs	CPSR_, #212, 16	; 0xd40000
    ba58:	rscscc	pc, r4, #212, 16	; 0xd40000
    ba5c:	eorpl	pc, r6, r2, asr #16
    ba60:	addsmi	r3, lr, #1048576	; 0x100000
    ba64:			; <UNDEFINED> instruction: 0xf8d4dbf2
    ba68:	stmdbcs	r0, {r2, r3, r4, r5, r6, r7, r9, ip}
    ba6c:			; <UNDEFINED> instruction: 0xf8d4dd0a
    ba70:	strcs	r2, [r8, #-728]!	; 0xfffffd28
    ba74:	rscscc	pc, pc, pc, asr #32
    ba78:	tstcs	r1, r5, lsl #22	; <UNPREDICTABLE>
    ba7c:	eorcc	r6, r8, #80, 4
    ba80:			; <UNDEFINED> instruction: 0xd1fb4291
    ba84:			; <UNDEFINED> instruction: 0xf8c42200
    ba88:	blcs	14720 <version_etc_copyright@@Base+0x3488>
    ba8c:	teqhi	r9, r0	; <UNPREDICTABLE>
    ba90:	movwcs	r7, #2530	; 0x9e2
    ba94:	movwne	pc, #2260	; 0x8d4	; <UNPREDICTABLE>
    ba98:	smladxls	r9, sp, r6, r4
    ba9c:	tstls	r1, r4, lsl #4
    baa0:	mulne	r0, r9, r8
    baa4:	andcs	pc, r0, r9, lsl #17
    baa8:	tstcs	ip, #212, 16	; 0xd40000	; <UNPREDICTABLE>
    baac:			; <UNDEFINED> instruction: 0xf8c49105
    bab0:			; <UNDEFINED> instruction: 0xf8c432c8
    bab4:	bcs	185ec <version_etc_copyright@@Base+0x7354>
    bab8:	msrhi	CPSR_sxc, r0
    babc:	movwls	r2, #8960	; 0x2300
    bac0:			; <UNDEFINED> instruction: 0x4698469b
    bac4:	blls	5d444 <__bss_end__@@Base+0x3abf0>
    bac8:	andge	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    bacc:	svceq	0x0000f1ba
    bad0:			; <UNDEFINED> instruction: 0x2328d048
    bad4:	rscsne	pc, ip, #212, 16	; 0xd40000
    bad8:			; <UNDEFINED> instruction: 0xf806fb03
    badc:	sbcscc	pc, r8, #212, 16	; 0xd40000
    bae0:	strbmi	r4, [r3], #-689	; 0xfffffd4f
    bae4:	vldrle.16	s12, [sp, #-436]	; 0xfffffe4c	; <UNPREDICTABLE>
    bae8:	bcs	29b9c <__bss_end__@@Base+0x7348>
    baec:	addhi	pc, lr, r0
    baf0:			; <UNDEFINED> instruction: 0xf8934423
    baf4:	ldmiblt	fp, {r3, r8, ip, sp}
    baf8:			; <UNDEFINED> instruction: 0xf08042af
    bafc:			; <UNDEFINED> instruction: 0xf10d809c
    bb00:	bl	fea4e7a8 <__bss_end__@@Base+0xfea2bf54>
    bb04:	ldrtmi	r0, [r9], -r7, lsl #4
    bb08:	ldrbmi	r4, [r8], -r3, lsr #12
    bb0c:			; <UNDEFINED> instruction: 0xff58f7fc
    bb10:	adcmi	r4, pc, #117440512	; 0x7000000
    bb14:			; <UNDEFINED> instruction: 0xf8d4d3f5
    bb18:			; <UNDEFINED> instruction: 0x463d32d8
    bb1c:	ldmibvs	sl, {r0, r1, r6, sl, lr}^
    bb20:	strls	r4, [r9, #-1583]	; 0xfffff9d1
    bb24:	stmdavc	sl!, {r1, r3, r4, r5, r6, r8, ip, sp, pc}
    bb28:	svclt	0x008c45a9
    bb2c:	movwcs	r2, #4864	; 0x1300
    bb30:	addeq	lr, r2, #4, 22	; 0x1000
    bb34:	ldrtcs	pc, [r4], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
    bb38:	svccc	0x00fff1b2
    bb3c:			; <UNDEFINED> instruction: 0xf043bf18
    bb40:	blcs	c74c <pclose@plt+0xa380>
    bb44:	stclne	0, cr13, [fp], #-412	; 0xfffffe64
    bb48:	stmdavc	sl!, {r0, r3, r8, r9, ip, pc}
    bb4c:			; <UNDEFINED> instruction: 0x461d46b3
    bb50:			; <UNDEFINED> instruction: 0xf85a9b01
    bb54:	b	13e3be4 <__bss_end__@@Base+0x13c1390>
    bb58:			; <UNDEFINED> instruction: 0xf8530886
    bb5c:			; <UNDEFINED> instruction: 0xf1baa008
    bb60:			; <UNDEFINED> instruction: 0xd1b60f00
    bb64:	vmull.p8	q9, d0, d0
    bb68:			; <UNDEFINED> instruction: 0xf8d4808e
    bb6c:	stmdavc	sl!, {r2, r8, r9, ip, sp}
    bb70:	andcc	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    bb74:	rsbsle	r2, sp, r0, lsl #22
    bb78:	movwne	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
    bb7c:	bvc	4dcc0c <__bss_end__@@Base+0x4ba3b8>
    bb80:	andsmi	r5, r9, #8768	; 0x2240
    bb84:	strmi	sp, [r9, #356]!	; 0x164
    bb88:	msreq	CPSR_f, #79	; 0x4f
    bb8c:	blx	1ca7a0 <__bss_end__@@Base+0x1a7f4c>
    bb90:			; <UNDEFINED> instruction: 0xf8d4d055
    bb94:	addsmi	r3, lr, #252, 4	; 0xc000000f
    bb98:			; <UNDEFINED> instruction: 0xf892da13
    bb9c:	blcs	17fc4 <version_etc_copyright@@Base+0x6d2c>
    bba0:	adcmi	sp, pc, #-1073741806	; 0xc0000012
    bba4:			; <UNDEFINED> instruction: 0xf10dd20b
    bba8:	bl	fea4e850 <__bss_end__@@Base+0xfea2bffc>
    bbac:	ldrtmi	r0, [r9], -r7, lsl #4
    bbb0:	ldrbmi	r4, [r8], -r3, lsr #12
    bbb4:			; <UNDEFINED> instruction: 0xff04f7fc
    bbb8:	adcmi	r4, pc, #117440512	; 0x7000000
    bbbc:			; <UNDEFINED> instruction: 0x463dd3f5
    bbc0:			; <UNDEFINED> instruction: 0xf8d49709
    bbc4:	ldrbmi	r3, [r3], #-728	; 0xfffffd28
    bbc8:	ldrsblt	r6, [r3, #-155]!	; 0xffffff65
    bbcc:	strmi	r7, [r9, #2090]!	; 0x82a
    bbd0:	movwcs	fp, #3980	; 0xf8c
    bbd4:	bl	1147e0 <__bss_end__@@Base+0xf1f8c>
    bbd8:			; <UNDEFINED> instruction: 0xf8d20282
    bbdc:			; <UNDEFINED> instruction: 0xf1b22434
    bbe0:	svclt	0x00183fff
    bbe4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    bbe8:			; <UNDEFINED> instruction: 0xf8d4b1ab
    bbec:	stclne	3, cr2, [fp], #-16
    bbf0:			; <UNDEFINED> instruction: 0xf85246b3
    bbf4:	movwls	r2, #36872	; 0x9008
    bbf8:	ldrmi	r7, [sp], -r9, lsr #16
    bbfc:	eorvs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    bc00:	stmeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    bc04:	strcc	lr, [r1, #-1887]	; 0xfffff8a1
    bc08:	stmdavc	fp!, {r0, r3, r8, sl, ip, pc}
    bc0c:	eorne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    bc10:	rscsle	r4, r8, lr, lsl #5
    bc14:	strbmi	lr, [fp], -ip, ror #14
    bc18:	bge	25d4e4 <__bss_end__@@Base+0x23ac90>
    bc1c:			; <UNDEFINED> instruction: 0xf7fe4620
    bc20:	svcls	0x0009fd53
    bc24:	movwcc	pc, #2260	; 0x8d4	; <UNPREDICTABLE>
    bc28:			; <UNDEFINED> instruction: 0x463d46b3
    bc2c:	strmi	r9, [r6], -r1, lsl #6
    bc30:	stmeq	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    bc34:	ldrtmi	lr, [sp], -r7, asr #14
    bc38:			; <UNDEFINED> instruction: 0x462fe772
    bc3c:			; <UNDEFINED> instruction: 0xf8d4e7bf
    bc40:	ldrbmi	r3, [r3], #-728	; 0xfffffd28
    bc44:			; <UNDEFINED> instruction: 0x7c1b8a59
    bc48:	orrsne	lr, r1, #12288	; 0x3000
    bc4c:	adcle	r0, r0, fp, asr r7
    bc50:	tstlt	sl, r6, lsl #20
    bc54:	stmdbls	r2, {r0, r1, r4, fp, sp, lr}
    bc58:	andsvs	r4, r3, fp, lsl #8
    bc5c:	strtmi	r9, [r8], -r5, lsl #22
    bc60:			; <UNDEFINED> instruction: 0xf8899a0b
    bc64:	blls	1d7c6c <__bss_end__@@Base+0x1b5418>
    bc68:	addsmi	r6, sl, #1769472	; 0x1b0000
    bc6c:	andlt	sp, sp, r5, asr r1
    bc70:	svchi	0x00f0e8bd
    bc74:	ldrtmi	r4, [r0], -r1, lsr #12
    bc78:	blx	3c9c78 <__bss_end__@@Base+0x3a7424>
    bc7c:	movwcc	pc, #2260	; 0x8d4	; <UNPREDICTABLE>
    bc80:	movwls	r9, #7433	; 0x1d09
    bc84:			; <UNDEFINED> instruction: 0x3602e71f
    bc88:	strmi	sp, [r9, #30]!
    bc8c:			; <UNDEFINED> instruction: 0xf815d336
    bc90:	bls	11ac9c <__bss_end__@@Base+0xf8448>
    bc94:	teqle	r1, r3	; <illegal shifter operand>
    bc98:	movwcc	pc, #51412	; 0xc8d4	; <UNPREDICTABLE>
    bc9c:	eorvs	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    bca0:	blle	ad74a8 <__bss_end__@@Base+0xab4c54>
    bca4:	movwcc	r9, #6914	; 0x1b02
    bca8:	blls	f08b8 <__bss_end__@@Base+0xce064>
    bcac:	stmiane	r3!, {r0, r1, r6, r8, fp, ip, sp, pc}
    bcb0:	blcs	12a524 <__bss_end__@@Base+0x107cd0>
    bcb4:	blcs	bfd14 <__bss_end__@@Base+0x9d4c0>
    bcb8:			; <UNDEFINED> instruction: 0xf8d4bf18
    bcbc:	andsle	r6, r6, r0, lsl r3
    bcc0:	b	13dd584 <__bss_end__@@Base+0x13bad30>
    bcc4:	ldrbt	r0, [lr], r6, lsl #17
    bcc8:	stccs	8, cr15, [r1], {21}
    bccc:	ldrbmi	r4, [r8], -r1, lsr #12
    bcd0:			; <UNDEFINED> instruction: 0xf9e2f7fe
    bcd4:	movwcc	pc, #2260	; 0x8d4	; <UNPREDICTABLE>
    bcd8:	movwls	r9, #7433	; 0x1d09
    bcdc:	b	13dd4fc <__bss_end__@@Base+0x13baca8>
    bce0:	ldrbt	r0, [r0], r0, lsl #17
    bce4:	ldrdhi	pc, [ip], -sp
    bce8:	strbmi	r4, [r6], -pc, lsr #12
    bcec:			; <UNDEFINED> instruction: 0xf8d4e6eb
    bcf0:			; <UNDEFINED> instruction: 0x462f62fc
    bcf4:	b	13db500 <__bss_end__@@Base+0x13b8cac>
    bcf8:	strbt	r0, [r4], r6, lsl #17
    bcfc:	strls	r2, [r9, #-1280]	; 0xfffffb00
    bd00:	strtmi	lr, [r0], -r6, lsr #15
    bd04:			; <UNDEFINED> instruction: 0xff80f7fc
    bd08:			; <UNDEFINED> instruction: 0xf8d4e6c2
    bd0c:			; <UNDEFINED> instruction: 0xf50412a8
    bd10:			; <UNDEFINED> instruction: 0xf7fd7045
    bd14:	stcls	8, cr15, [r9, #-956]	; 0xfffffc44
    bd18:			; <UNDEFINED> instruction: 0xf7f6e6d0
    bd1c:	svclt	0x0000e94a
    bd20:	andeq	r6, r1, ip, lsl #8
    bd24:	ldrdeq	r0, [r0], -ip
    bd28:	svcmi	0x00f0e92d
    bd2c:			; <UNDEFINED> instruction: 0xf8d0460d
    bd30:			; <UNDEFINED> instruction: 0x469b12dc
    bd34:	strmi	fp, [r4], -r3, lsl #1
    bd38:	svcvs	0x0080f5b1
    bd3c:	svclt	0x00b84690
    bd40:	rscscc	pc, r4, #208, 16	; 0xd00000
    bd44:			; <UNDEFINED> instruction: 0xf8d0db42
    bd48:	adcsmi	r6, r1, #252, 4	; 0xc000000f
    bd4c:			; <UNDEFINED> instruction: 0x2728dd16
    bd50:			; <UNDEFINED> instruction: 0xf706fb07
    bd54:	sbcscc	pc, r8, #212, 16	; 0xd40000
    bd58:	ldrtmi	r3, [fp], #-1537	; 0xfffff9ff
    bd5c:			; <UNDEFINED> instruction: 0xf7f66858
    bd60:			; <UNDEFINED> instruction: 0xf8d4e8e0
    bd64:	ldrtmi	r3, [fp], #-728	; 0xfffffd28
    bd68:	ldmibvs	r8, {r3, r5, r8, r9, sl, ip, sp}
    bd6c:	ldm	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd70:	sbcscc	pc, ip, #212, 16	; 0xd40000
    bd74:	blle	ffb5c7f4 <__bss_end__@@Base+0xffb39fa0>
    bd78:	rscsvs	pc, ip, #212, 16	; 0xd40000
    bd7c:	movwcs	pc, #2260	; 0x8d4	; <UNPREDICTABLE>
    bd80:	sbcsvs	pc, ip, #196, 16	; 0xc40000
    bd84:	rscscc	pc, r4, #212, 16	; 0xd40000
    bd88:	blcs	384f8 <__bss_end__@@Base+0x15ca4>
    bd8c:			; <UNDEFINED> instruction: 0x2600dd16
    bd90:			; <UNDEFINED> instruction: 0xf8524637
    bd94:			; <UNDEFINED> instruction: 0xf7f60026
    bd98:			; <UNDEFINED> instruction: 0xf8d4e8c4
    bd9c:			; <UNDEFINED> instruction: 0xf8533304
    bda0:			; <UNDEFINED> instruction: 0xf7f60026
    bda4:	ldmib	r4, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    bda8:			; <UNDEFINED> instruction: 0xf8d421c0
    bdac:			; <UNDEFINED> instruction: 0xf84132f4
    bdb0:			; <UNDEFINED> instruction: 0xf8427026
    bdb4:	strcc	r7, [r1], -r6, lsr #32
    bdb8:	blle	ffa9c838 <__bss_end__@@Base+0xffa79fe4>
    bdbc:			; <UNDEFINED> instruction: 0xf8c42200
    bdc0:			; <UNDEFINED> instruction: 0xf89422f8
    bdc4:	bcs	14a8c <version_etc_copyright@@Base+0x37f4>
    bdc8:	adcshi	pc, lr, r0, asr #32
    bdcc:			; <UNDEFINED> instruction: 0xf0002b00
    bdd0:			; <UNDEFINED> instruction: 0xf89480e7
    bdd4:			; <UNDEFINED> instruction: 0xf04fa007
    bdd8:			; <UNDEFINED> instruction: 0xf8d40900
    bddc:	strbmi	r1, [pc], -r0, lsl #6
    bde0:	mulcc	r0, r8, r8
    bde4:			; <UNDEFINED> instruction: 0xf888464a
    bde8:			; <UNDEFINED> instruction: 0xf851a000
    bdec:	movwls	r0, #39	; 0x27
    bdf0:	movweq	lr, #43780	; 0xab04
    bdf4:	stmdacs	r0, {r0, r8, r9, ip, pc}
    bdf8:			; <UNDEFINED> instruction: 0x462bd036
    bdfc:	rscscs	pc, ip, #212, 16	; 0xd40000
    be00:	blvs	89e54 <__bss_end__@@Base+0x67600>
    be04:			; <UNDEFINED> instruction: 0xf85042ba
    be08:	vhadd.u8	d22, d0, d22
    be0c:	adcsmi	r8, r7, #133	; 0x85
    be10:	sub	sp, pc, r2
    be14:	movwcc	r4, #5661	; 0x161d
    be18:			; <UNDEFINED> instruction: 0x461a781e
    be1c:	eorvs	pc, r6, r0, asr r8	; <UNPREDICTABLE>
    be20:	ldrhtle	r4, [r7], #39	; 0x27
    be24:	eorcc	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    be28:	blcs	19238 <version_etc_copyright@@Base+0x7fa0>
    be2c:	mvfcssm	f5, #0.0
    be30:			; <UNDEFINED> instruction: 0xf8d4db1e
    be34:	stmdavc	sl!, {r2, r8, r9, ip, sp}
    be38:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    be3c:	subsle	r2, sl, r0, lsl #16
    be40:	movwcc	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
    be44:	bvc	fd20e8 <__bss_end__@@Base+0xfaf894>
    be48:	eorsmi	r5, fp, #9920	; 0x26c0
    be4c:	adchi	pc, ip, r0, asr #32
    be50:	suble	r4, r3, r8, lsr #11
    be54:	eoreq	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    be58:	ldrtmi	r3, [r7], -r1, lsl #10
    be5c:			; <UNDEFINED> instruction: 0x4607463a
    be60:	eoreq	pc, r7, r1, asr r8	; <UNPREDICTABLE>
    be64:	bicle	r2, r8, r0, lsl #16
    be68:	mcrcs	6, 0, r4, cr0, cr14, {1}
    be6c:	ble	ff81d6d0 <__bss_end__@@Base+0xff7fae7c>
    be70:	suble	r3, r8, r2, lsl #12
    be74:	cmple	sl, #168, 10	; 0x2a000000
    be78:	stccc	8, cr15, [r1], {21}
    be7c:	cmple	r6, r3, asr r5
    be80:	movwcc	pc, #51412	; 0xc8d4	; <UNPREDICTABLE>
    be84:	eoreq	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    be88:	blle	1415e90 <__bss_end__@@Base+0x13f363c>
    be8c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    be90:	svceq	0x0000f1bb
    be94:	blls	80624 <__bss_end__@@Base+0x5ddd0>
    be98:	blcs	12a70c <__bss_end__@@Base+0x107eb8>
    be9c:	ldrbmi	fp, [r8], -r8, lsl #30
    bea0:	blcs	c0218 <__bss_end__@@Base+0x9d9c4>
    bea4:			; <UNDEFINED> instruction: 0xf8d4bf0a
    bea8:			; <UNDEFINED> instruction: 0xf8d402fc
    beac:			; <UNDEFINED> instruction: 0xf1000310
    beb0:			; <UNDEFINED> instruction: 0xe7d330ff
    beb4:	ldrmi	r4, [sp], -sl, lsr #12
    beb8:	eorcc	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    bebc:	adcsle	r2, r6, r0, lsl #22
    bec0:			; <UNDEFINED> instruction: 0xf8537852
    bec4:	adcsmi	r0, r0, #34	; 0x22
    bec8:			; <UNDEFINED> instruction: 0xf815d105
    becc:			; <UNDEFINED> instruction: 0xf8532f01
    bed0:	adcsmi	r0, r0, #34	; 0x22
    bed4:	strcc	sp, [r1, #-249]	; 0xffffff07
    bed8:			; <UNDEFINED> instruction: 0xe7bf4637
    bedc:	sbcscc	pc, r8, #212, 16	; 0xd40000
    bee0:	blx	1d5b8a <__bss_end__@@Base+0x1b3336>
    bee4:	bhi	17d8b04 <__bss_end__@@Base+0x17b62b0>
    bee8:	b	eaf5c <__bss_end__@@Base+0xc8708>
    beec:			; <UNDEFINED> instruction: 0x075b1397
    bef0:			; <UNDEFINED> instruction: 0x4640d0b0
    bef4:			; <UNDEFINED> instruction: 0x4621e01c
    bef8:			; <UNDEFINED> instruction: 0xf7fe4630
    befc:	ldrtmi	pc, [r0], -sp, asr #17	; <UNPREDICTABLE>
    bf00:	movwne	pc, #2260	; 0x8d4	; <UNPREDICTABLE>
    bf04:	strtmi	lr, [r1], -sl, lsr #15
    bf08:	stccs	8, cr15, [r1], {21}
    bf0c:			; <UNDEFINED> instruction: 0xf7fe4638
    bf10:			; <UNDEFINED> instruction: 0xf8d4f8c3
    bf14:	str	r1, [r1, r0, lsl #6]!
    bf18:	eorcs	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    bf1c:	suble	r2, r5, r0, lsl #20
    bf20:	ldrtmi	r7, [r7], -r8, ror #16
    bf24:	strcc	r4, [r1, #-1565]	; 0xfffff9e3
    bf28:	eoreq	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    bf2c:	mulcs	r0, r6, r7
    bf30:	tstlt	fp, ip, lsl #22
    bf34:	ldmdavs	fp, {r2, r3, r9, fp, ip, pc}
    bf38:	andsvs	r4, r3, fp, asr #8
    bf3c:			; <UNDEFINED> instruction: 0xf8889b00
    bf40:	andlt	r3, r3, r0
    bf44:	svchi	0x00f0e8bd
    bf48:	msrcs	CPSR_, #212, 16	; 0xd40000
    bf4c:			; <UNDEFINED> instruction: 0xf43f2a00
    bf50:	blcs	37c4c <__bss_end__@@Base+0x153f8>
    bf54:			; <UNDEFINED> instruction: 0xf04fdb0f
    bf58:			; <UNDEFINED> instruction: 0x270036ff
    bf5c:	eoreq	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    bf60:	svc	0x00def7f5
    bf64:	msrcs	CPSR_, #212, 16	; 0xd40000
    bf68:	rscscc	pc, r4, #212, 16	; 0xd40000
    bf6c:	eorvc	pc, r6, r2, asr #16
    bf70:	addsmi	r3, lr, #1048576	; 0x100000
    bf74:			; <UNDEFINED> instruction: 0xf8d4dbf2
    bf78:	stmdbcs	r0, {r2, r3, r4, r5, r6, r7, r9, ip}
    bf7c:			; <UNDEFINED> instruction: 0xf8d4dd0a
    bf80:			; <UNDEFINED> instruction: 0x262822d8
    bf84:	rscscc	pc, pc, pc, asr #32
    bf88:	tstcs	r1, r6, lsl #22	; <UNPREDICTABLE>
    bf8c:	eorcc	r6, r8, #80, 4
    bf90:			; <UNDEFINED> instruction: 0xd1fb4291
    bf94:			; <UNDEFINED> instruction: 0xf8c42200
    bf98:	blcs	14c30 <version_etc_copyright@@Base+0x3998>
    bf9c:	svcge	0x0019f47f
    bfa0:			; <UNDEFINED> instruction: 0xf7fc4620
    bfa4:			; <UNDEFINED> instruction: 0xe714fe31
    bfa8:	strb	r4, [r1, r8, lsr #12]
    bfac:			; <UNDEFINED> instruction: 0xe73e461d
    bfb0:			; <UNDEFINED> instruction: 0xf8d0b410
    bfb4:	strtmi	r4, [r4], r8, lsr #6
    bfb8:	blmi	14a134 <__bss_end__@@Base+0x1278e0>
    bfbc:	svclt	0x00004760
    bfc0:	sbcseq	pc, r4, #208, 16	; 0xd00000
    bfc4:	svclt	0x00004770
    bfc8:	adcseq	pc, r0, #144, 16	; 0x900000
    bfcc:	svclt	0x00004770
    bfd0:			; <UNDEFINED> instruction: 0x4604b570
    bfd4:	subeq	pc, r8, #208, 16	; 0xd00000
    bfd8:	svc	0x00a2f7f5
    bfdc:	addseq	pc, r8, #212, 16	; 0xd40000
    bfe0:	svc	0x009ef7f5
    bfe4:	teqcc	r0, #148, 16	; 0x940000	; <UNPREDICTABLE>
    bfe8:	cmnle	fp, r0, lsl #22
    bfec:	rsceq	pc, ip, #212, 16	; 0xd40000
    bff0:			; <UNDEFINED> instruction: 0xf7f52500
    bff4:			; <UNDEFINED> instruction: 0xf8d4ef96
    bff8:			; <UNDEFINED> instruction: 0xf7f502f0
    bffc:			; <UNDEFINED> instruction: 0xf8d4ef92
    c000:			; <UNDEFINED> instruction: 0x462e32dc
    c004:			; <UNDEFINED> instruction: 0xf8d4b18b
    c008:			; <UNDEFINED> instruction: 0x360132d8
    c00c:	ldmdavs	r8, {r0, r1, r3, r5, sl, lr}^
    c010:	svc	0x0086f7f5
    c014:	sbcscc	pc, r8, #212, 16	; 0xd40000
    c018:	strcc	r4, [r8, #-1067]!	; 0xfffffbd5
    c01c:			; <UNDEFINED> instruction: 0xf7f56998
    c020:			; <UNDEFINED> instruction: 0xf8d4ef80
    c024:	adcsmi	r3, r3, #220, 4	; 0xc000000d
    c028:			; <UNDEFINED> instruction: 0xf8d4d8ed
    c02c:			; <UNDEFINED> instruction: 0xf7f502d8
    c030:			; <UNDEFINED> instruction: 0xf8d4ef78
    c034:	orrslt	r0, r0, r4, ror #5
    c038:	addscc	pc, ip, #212, 16	; 0xd40000
    c03c:	strcs	fp, [r0, #-363]	; 0xfffffe95
    c040:	blx	19587a <__bss_end__@@Base+0x173026>
    c044:	strcc	pc, [r1, #-773]	; 0xfffffcfb
    c048:			; <UNDEFINED> instruction: 0xf7f558c0
    c04c:			; <UNDEFINED> instruction: 0xf8d4ef6a
    c050:			; <UNDEFINED> instruction: 0xf8d4329c
    c054:	adcmi	r0, fp, #228, 4	; 0x4000000e
    c058:			; <UNDEFINED> instruction: 0xf7f5d8f3
    c05c:			; <UNDEFINED> instruction: 0xf8d4ef62
    c060:	tstlt	r8, #0, 6
    c064:	rscscc	pc, r4, #212, 16	; 0xd40000
    c068:	strcs	fp, [r0, #-395]	; 0xfffffe75
    c06c:	eoreq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
    c070:	svc	0x0056f7f5
    c074:	movwcc	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
    c078:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    c07c:			; <UNDEFINED> instruction: 0xf7f53501
    c080:			; <UNDEFINED> instruction: 0xf8d4ef50
    c084:			; <UNDEFINED> instruction: 0xf8d432f4
    c088:	adcmi	r0, fp, #0, 6
    c08c:	stmdacc	r8, {r1, r2, r3, r5, r6, r7, fp, ip, lr, pc}
    c090:	svc	0x0046f7f5
    c094:	movweq	pc, #18644	; 0x48d4	; <UNPREDICTABLE>
    c098:	svc	0x0042f7f5
    c09c:	movweq	pc, #51412	; 0xc8d4	; <UNPREDICTABLE>
    c0a0:	svc	0x003ef7f5
    c0a4:	movweq	pc, #35028	; 0x88d4	; <UNPREDICTABLE>
    c0a8:	svc	0x003af7f5
    c0ac:	sbcseq	pc, r4, #212, 16	; 0xd40000
    c0b0:			; <UNDEFINED> instruction: 0xf7ffb138
    c0b4:			; <UNDEFINED> instruction: 0xf8d4ff8d
    c0b8:	pop	{r2, r4, r6, r7, r9}
    c0bc:			; <UNDEFINED> instruction: 0xf7f54070
    c0c0:	ldcllt	15, cr11, [r0, #-180]!	; 0xffffff4c
    c0c4:			; <UNDEFINED> instruction: 0xf7fd4620
    c0c8:			; <UNDEFINED> instruction: 0xe78ff9b9
    c0cc:	svcmi	0x00f0e92d
    c0d0:	ldclmi	6, cr4, [sp, #80]	; 0x50
    c0d4:	bmi	ff778318 <__bss_end__@@Base+0xff755ac4>
    c0d8:	movwls	r4, #13437	; 0x347d
    c0dc:	mulge	r4, r4, r8
    c0e0:			; <UNDEFINED> instruction: 0xf04f462b
    c0e4:	ldmpl	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    c0e8:			; <UNDEFINED> instruction: 0xf8c42201
    c0ec:			; <UNDEFINED> instruction: 0xf8c40258
    c0f0:	movwls	r1, #4700	; 0x125c
    c0f4:			; <UNDEFINED> instruction: 0xf8c4681b
    c0f8:			; <UNDEFINED> instruction: 0xf8845260
    c0fc:	movwls	r2, #53900	; 0xd28c
    c100:	svceq	0x0000f1ba
    c104:	orrhi	pc, fp, r0
    c108:	adccc	pc, ip, #212, 16	; 0xd40000
    c10c:			; <UNDEFINED> instruction: 0xf0002b00
    c110:			; <UNDEFINED> instruction: 0x46208151
    c114:	mrc2	7, 6, pc, cr2, cr14, {7}
    c118:	adccc	pc, r4, #212, 16	; 0xd40000
    c11c:			; <UNDEFINED> instruction: 0x03a4e9c4
    c120:			; <UNDEFINED> instruction: 0xf7ff4620
    c124:			; <UNDEFINED> instruction: 0xf8d4fc15
    c128:	movwcc	r3, #4752	; 0x1290
    c12c:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
    c130:	adcne	pc, ip, #212, 16	; 0xd40000
    c134:	bicmi	r4, r9, #32, 12	; 0x2000000
    c138:	mrc2	7, 3, pc, cr2, cr12, {7}
    c13c:	tstne	r5, r0, asr #4	; <UNPREDICTABLE>
    c140:			; <UNDEFINED> instruction: 0xf7fc4620
    c144:			; <UNDEFINED> instruction: 0xf8d4fe6d
    c148:	blcs	18c00 <version_etc_copyright@@Base+0x7968>
    c14c:	teqhi	r8, r0, asr #32	; <UNPREDICTABLE>
    c150:			; <UNDEFINED> instruction: 0xf6403301
    c154:			; <UNDEFINED> instruction: 0xf8c40034
    c158:			; <UNDEFINED> instruction: 0xf00232ac
    c15c:			; <UNDEFINED> instruction: 0xf640fd15
    c160:			; <UNDEFINED> instruction: 0x46210234
    c164:			; <UNDEFINED> instruction: 0xf7f54605
    c168:			; <UNDEFINED> instruction: 0xf8d5eee4
    c16c:	movwcs	r0, #592	; 0x250
    c170:			; <UNDEFINED> instruction: 0x0ec14ab7
    c174:	teqcc	r0, #8716288	; 0x850000	; <UNPREDICTABLE>
    c178:			; <UNDEFINED> instruction: 0xf8c5447a
    c17c:	svclt	0x000c2328
    c180:	andcs	r4, r1, #27262976	; 0x1a00000
    c184:			; <UNDEFINED> instruction: 0xf8c50140
    c188:	stmib	r5, {r4, r6, r7, r9, ip, sp}^
    c18c:			; <UNDEFINED> instruction: 0xf8c533b5
    c190:	stmib	r5, {r2, r3, r4, r6, r7, r9, ip, sp}^
    c194:			; <UNDEFINED> instruction: 0xf8c533bb
    c198:			; <UNDEFINED> instruction: 0xf8c532e4
    c19c:	stmib	r5, {r2, r4, r5, r6, r7, r9, ip, sp}^
    c1a0:	stmib	r5, {r6, r7, r8, r9, ip, sp}^
    c1a4:			; <UNDEFINED> instruction: 0xf10033c2
    c1a8:	bcs	2c690 <__bss_end__@@Base+0x9e3c>
    c1ac:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
    c1b0:	stc2l	0, cr15, [sl], #8
    c1b4:	subcs	pc, ip, #212, 16	; 0xd40000
    c1b8:	subeq	pc, r8, #12910592	; 0xc50000
    c1bc:			; <UNDEFINED> instruction: 0xf0402a00
    c1c0:			; <UNDEFINED> instruction: 0xf8d48107
    c1c4:	svceq	0x0043029c
    c1c8:			; <UNDEFINED> instruction: 0x2601bf14
    c1cc:	sbceq	r2, r0, r0, lsl #12
    c1d0:	msrhi	CPSR_xc, r0, lsl #2
    c1d4:			; <UNDEFINED> instruction: 0xf0402e00
    c1d8:			; <UNDEFINED> instruction: 0xf0028120
    c1dc:			; <UNDEFINED> instruction: 0xf8d4fcd5
    c1e0:			; <UNDEFINED> instruction: 0x005a329c
    c1e4:	adccs	pc, r0, #12910592	; 0xc50000
    c1e8:	addseq	pc, r8, #12910592	; 0xc50000
    c1ec:			; <UNDEFINED> instruction: 0xf0002b00
    c1f0:			; <UNDEFINED> instruction: 0xf8d480f7
    c1f4:			; <UNDEFINED> instruction: 0x4630e298
    c1f8:	andge	pc, r8, sp, asr #17
    c1fc:			; <UNDEFINED> instruction: 0x463746b0
    c200:			; <UNDEFINED> instruction: 0x467246b2
    c204:			; <UNDEFINED> instruction: 0xf04fe01b
    c208:	blx	38fa14 <__bss_end__@@Base+0x36d1c0>
    c20c:	vrhadd.s8	d31, d0, d1
    c210:	b	45ba1c <__bss_end__@@Base+0x4391c8>
    c214:	cmple	r4, lr, lsl #30
    c218:	svceq	0x00f0f011
    c21c:	addsvc	pc, r8, #13959168	; 0xd50000
    c220:			; <UNDEFINED> instruction: 0xf894d04c
    c224:	stmdbcs	r0, {r4, r5, r8, r9, ip}
    c228:	vst4.16	{d29-d32}, [pc], r8
    c22c:			; <UNDEFINED> instruction: 0xf8477380
    c230:			; <UNDEFINED> instruction: 0xf8d43009
    c234:			; <UNDEFINED> instruction: 0x4637329c
    c238:	stmdble	r3!, {r0, r1, r4, r5, r7, r9, lr}
    c23c:			; <UNDEFINED> instruction: 0xf85246e0
    c240:	b	13d82e4 <__bss_end__@@Base+0x13b5a90>
    c244:	b	13cf068 <__bss_end__@@Base+0x13ac814>
    c248:			; <UNDEFINED> instruction: 0xf1080988
    c24c:			; <UNDEFINED> instruction: 0xf5a30c01
    c250:	ldfnee	f7, [lr], #-532	; 0xfffffdec
    c254:	ldmible	r6, {r0, r3, r8, fp, sp}^
    c258:	tstne	r3, r0, asr #4	; <UNPREDICTABLE>
    c25c:			; <UNDEFINED> instruction: 0xf8d5428b
    c260:	svclt	0x00d41298
    c264:	strcs	r2, [r1, -r0, lsl #14]
    c268:	svclt	0x00982bff
    c26c:	streq	pc, [r1, -r7, asr #32]
    c270:			; <UNDEFINED> instruction: 0xf8412f00
    c274:			; <UNDEFINED> instruction: 0xf8d43028
    c278:	svclt	0x0018329c
    c27c:			; <UNDEFINED> instruction: 0x463746ba
    c280:	ldmle	fp, {r0, r1, r4, r5, r7, r9, lr}^
    c284:			; <UNDEFINED> instruction: 0xf8c54656
    c288:	mcrcs	2, 0, ip, cr0, cr12, {4}
    c28c:	stmdacs	r0, {r2, r4, r5, r6, ip, lr, pc}
    c290:			; <UNDEFINED> instruction: 0xf8c4d06e
    c294:	blcs	20dec <version_etc_copyright@@Base+0xfb54>
    c298:	adchi	pc, sp, r0
    c29c:	addsne	pc, r8, #212, 16	; 0xd40000
    c2a0:	stmdbcc	r4, {r8, sl, sp}
    c2a4:			; <UNDEFINED> instruction: 0xf8504608
    c2a8:			; <UNDEFINED> instruction: 0xf5a22f04
    c2ac:	bcs	168cd0 <__bss_end__@@Base+0x14647c>
    c2b0:	ldm	pc, {r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    c2b4:	svccs	0x002ff002
    c2b8:	eorscc	r2, r2, #47, 30	; 0xbc
    c2bc:	andcc	pc, r9, r7, asr #16
    c2c0:	stmdbge	r5, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    c2c4:			; <UNDEFINED> instruction: 0xf04f4628
    c2c8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    c2cc:	stmib	sp, {r0, r2, r8, r9, ip, sp}^
    c2d0:	stmib	sp, {r0, r1, r2, r8, r9, ip, sp}^
    c2d4:	stmib	sp, {r0, r3, r8, r9, ip, sp}^
    c2d8:			; <UNDEFINED> instruction: 0xf7fd330b
    c2dc:			; <UNDEFINED> instruction: 0xf8d5f8f9
    c2e0:			; <UNDEFINED> instruction: 0xf1083298
    c2e4:			; <UNDEFINED> instruction: 0xf8d40c02
    c2e8:	vst1.32	{d18-d21}, [pc :64], r8
    c2ec:	bl	e88f8 <__bss_end__@@Base+0xc60a4>
    c2f0:	ldrmi	r0, [r3], #2057	; 0x809
    c2f4:	addvc	pc, sl, r0, lsl #10
    c2f8:	andeq	pc, r9, r3, asr #16
    c2fc:	andne	pc, r4, r8, asr #17
    c300:	orrvc	pc, r0, pc, ror #8
    c304:	ldrdcc	pc, [r4], -fp
    c308:	strmi	r9, [fp], #-2050	; 0xfffff7fe
    c30c:	svclt	0x00982b02
    c310:			; <UNDEFINED> instruction: 0xe78e1cbe
    c314:	teqcs	r0, #148, 16	; 0x940000	; <UNPREDICTABLE>
    c318:	blmi	13b89a8 <__bss_end__@@Base+0x1396154>
    c31c:			; <UNDEFINED> instruction: 0xf8c4447b
    c320:			; <UNDEFINED> instruction: 0xf8d43328
    c324:	ldrdlt	r0, [r8, -r4]!
    c328:	stmdbls	r3, {r0, r8, r9, sp}
    c32c:	adcscc	pc, r0, #132, 16	; 0x840000
    c330:			; <UNDEFINED> instruction: 0xf97ef7fd
    c334:	bls	372f40 <__bss_end__@@Base+0x3506ec>
    c338:	addsmi	r6, sl, #1769472	; 0x1b0000
    c33c:	andlt	sp, pc, pc, ror r1	; <UNPREDICTABLE>
    c340:	svchi	0x00f0e8bd
    c344:	addsmi	r3, sp, #4194304	; 0x400000
    c348:			; <UNDEFINED> instruction: 0xf894d1ad
    c34c:	cmplt	r6, r1, lsr r3
    c350:	vabd.s8	d18, d0, d0
    c354:			; <UNDEFINED> instruction: 0x46381513
    c358:	svccs	0x0004f851
    c35c:	svcvc	0x0089f5b2
    c360:	adcmi	sp, sl, #60	; 0x3c
    c364:	stmdbls	r3, {r0, r4, r8, ip, lr, pc}
    c368:			; <UNDEFINED> instruction: 0xf7fd4620
    c36c:	ldrb	pc, [r8, r1, ror #18]	; <UNPREDICTABLE>
    c370:	teqcs	r0, #148, 16	; 0x940000	; <UNPREDICTABLE>
    c374:	orrle	r2, ip, r0, lsl #20
    c378:			; <UNDEFINED> instruction: 0xf7ff4628
    c37c:	strtmi	pc, [r8], -r9, lsr #28
    c380:	stcl	7, cr15, [lr, #980]	; 0x3d4
    c384:	addscc	pc, ip, #212, 16	; 0xd40000
    c388:			; <UNDEFINED> instruction: 0xf5b2e785
    c38c:	subsle	r7, r8, r5, lsl #31
    c390:	addsmi	r3, r8, #1
    c394:	orrslt	sp, r7, #224, 2	; 0x38
    c398:			; <UNDEFINED> instruction: 0xf7fd4620
    c39c:	blmi	bca4e0 <__bss_end__@@Base+0xba7c8c>
    c3a0:			; <UNDEFINED> instruction: 0xf8842200
    c3a4:	ldrbtmi	r2, [fp], #-816	; 0xfffffcd0
    c3a8:			; <UNDEFINED> instruction: 0xf8c42201
    c3ac:			; <UNDEFINED> instruction: 0xf8843328
    c3b0:			; <UNDEFINED> instruction: 0xe7d822b0
    c3b4:	tstne	fp, r0, asr #4	; <UNPREDICTABLE>
    c3b8:			; <UNDEFINED> instruction: 0xf7fc4620
    c3bc:			; <UNDEFINED> instruction: 0xe6a8fd31
    c3c0:	orrvc	pc, r3, pc, asr #8
    c3c4:			; <UNDEFINED> instruction: 0xf7fc4620
    c3c8:			; <UNDEFINED> instruction: 0xf8d4fd2b
    c3cc:	ldrt	r3, [pc], ip, lsr #5
    c3d0:			; <UNDEFINED> instruction: 0xf8d40152
    c3d4:			; <UNDEFINED> instruction: 0xf7f51248
    c3d8:	ldrbt	lr, [r2], ip, lsr #27
    c3dc:			; <UNDEFINED> instruction: 0xe7d74637
    c3e0:	addscc	pc, ip, #12910592	; 0xc50000
    c3e4:			; <UNDEFINED> instruction: 0xf7ff4628
    c3e8:			; <UNDEFINED> instruction: 0x4628fdf3
    c3ec:	ldc	7, cr15, [r8, #980]	; 0x3d4
    c3f0:	addscc	pc, ip, #212, 16	; 0xd40000
    c3f4:			; <UNDEFINED> instruction: 0xf894e74f
    c3f8:	blcs	190c4 <version_etc_copyright@@Base+0x7e2c>
    c3fc:			; <UNDEFINED> instruction: 0xf8d4d0b3
    c400:	stmdacs	r0, {r2, r4, r6, r7, r9}
    c404:			; <UNDEFINED> instruction: 0xf7ffd0c8
    c408:			; <UNDEFINED> instruction: 0xf8d4fde3
    c40c:			; <UNDEFINED> instruction: 0xf7f502d4
    c410:	movwcs	lr, #3464	; 0xd88
    c414:	sbcscc	pc, r4, #196, 16	; 0xc40000
    c418:			; <UNDEFINED> instruction: 0xf002e7be
    c41c:	stmdbmi	pc, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    c420:	ldrbmi	r2, [r0], -r5, lsl #4
    c424:			; <UNDEFINED> instruction: 0xf7f54479
    c428:			; <UNDEFINED> instruction: 0xf7fbedb0
    c42c:	stmdbmi	ip, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    c430:	andcs	r2, r0, r5, lsl #4
    c434:			; <UNDEFINED> instruction: 0xf7f54479
    c438:			; <UNDEFINED> instruction: 0xf7fbeda8
    c43c:			; <UNDEFINED> instruction: 0xf7f5fae5
    c440:			; <UNDEFINED> instruction: 0xf7f5edb8
    c444:	svclt	0x0000ef9c
    c448:	andeq	r5, r1, ip, asr #25
    c44c:	ldrdeq	r0, [r0], -ip
    c450:			; <UNDEFINED> instruction: 0xfffffbad
    c454:			; <UNDEFINED> instruction: 0xffffc695
    c458:			; <UNDEFINED> instruction: 0xfffff97f
    c45c:	andeq	r4, r0, ip, lsl #19
    c460:	muleq	r0, r0, r9
    c464:	push	{r0, r1, r6, r8, fp, ip, sp, lr}
    c468:	strdlt	r4, [sp], r0
    c46c:	blcs	30488 <__bss_end__@@Base+0xdc34>
    c470:	addhi	pc, sp, #64	; 0x40
    c474:	blls	17109c <__bss_end__@@Base+0x14e848>
    c478:	addsvs	pc, ip, #13828096	; 0xd30000
    c47c:	vceq.f32	d18, d0, d2
    c480:	movwcs	r8, #773	; 0x305
    c484:	ldrmi	r2, [fp], r2, lsl #10
    c488:	movwls	r2, #37377	; 0x9201
    c48c:	movwls	r9, #41476	; 0xa204
    c490:			; <UNDEFINED> instruction: 0xf8d39b05
    c494:	blls	12cefc <__bss_end__@@Base+0x10a6a8>
    c498:	eormi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c49c:	svcvc	0x0083f5b4
    c4a0:	cmnhi	r5, r0	; <UNPREDICTABLE>
    c4a4:			; <UNDEFINED> instruction: 0xf5b4dc47
    c4a8:	vpmax.f32	d7, d16, d1
    c4ac:			; <UNDEFINED> instruction: 0xf5b480c3
    c4b0:	vpmax.f32	d7, d16, d0
    c4b4:	stfcsd	f0, [r0], {80}	; 0x50
    c4b8:			; <UNDEFINED> instruction: 0xf5b4d05b
    c4bc:	rsble	r7, pc, r0, lsl #31
    c4c0:	cmnle	ip, r1, ror #24
    c4c4:			; <UNDEFINED> instruction: 0x7014f8db
    c4c8:	svccs	0x000046da
    c4cc:	movwhi	pc, #53312	; 0xd040	; <UNPREDICTABLE>
    c4d0:	ldrdvs	pc, [r0], -fp
    c4d4:	stccs	8, cr6, [r0], {52}	; 0x34
    c4d8:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    c4dc:			; <UNDEFINED> instruction: 0x5620f8df
    c4e0:	and	r4, r3, sp, ror r4
    c4e4:			; <UNDEFINED> instruction: 0xf7f54628
    c4e8:	strmi	lr, [r7], -r6, asr #28
    c4ec:			; <UNDEFINED> instruction: 0xf7f54620
    c4f0:	adcsmi	lr, r8, #1056	; 0x420
    c4f4:	strtmi	fp, [r5], -r8, lsl #31
    c4f8:	svcmi	0x0004f856
    c4fc:	mvnsle	r2, r0, lsl #24
    c500:	ldrdne	pc, [ip], -sl
    c504:	stmdavc	lr!, {r3, r5, r9, sl, lr}
    c508:	stcl	7, cr15, [sl], #980	; 0x3d4
    c50c:			; <UNDEFINED> instruction: 0xf0002800
    c510:			; <UNDEFINED> instruction: 0x462780fc
    c514:	cfmadd32cs	mvax5, mvfx4, mvfx0, mvfx0
    c518:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    c51c:			; <UNDEFINED> instruction: 0xf0022008
    c520:			; <UNDEFINED> instruction: 0x4606fb33
    c524:	andhi	pc, r0, r0, lsl #17
    c528:	rsbsvc	r4, r7, r8, lsr #12
    c52c:			; <UNDEFINED> instruction: 0xf00270b4
    c530:	ldrshtvs	pc, [r0], #-179	; 0xffffff4d	; <UNPREDICTABLE>
    c534:			; <UNDEFINED> instruction: 0xf5b4e023
    c538:			; <UNDEFINED> instruction: 0xf0007f86
    c53c:	lfmle	f0, 1, [r7, #-108]!	; 0xffffff94
    c540:	movwne	pc, #53824	; 0xd240	; <UNPREDICTABLE>
    c544:			; <UNDEFINED> instruction: 0xd128429c
    c548:	tstcs	r2, r8, asr r6
    c54c:	ldc2l	7, cr15, [ip], #1008	; 0x3f0
    c550:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    c554:	strmi	r7, [r3], r3, asr #8
    c558:	vldmiane	sp, {d9-d10}
    c55c:	movwls	r2, #41729	; 0xa301
    c560:			; <UNDEFINED> instruction: 0xf8d39b05
    c564:	blls	124fdc <__bss_end__@@Base+0x102788>
    c568:			; <UNDEFINED> instruction: 0xf10342ae
    c56c:	movwls	r0, #17153	; 0x4301
    c570:	ldrbmi	sp, [sl], lr, lsl #17
    c574:			; <UNDEFINED> instruction: 0xf1bb2600
    c578:			; <UNDEFINED> instruction: 0xf0000f00
    c57c:			; <UNDEFINED> instruction: 0xf8da8287
    c580:			; <UNDEFINED> instruction: 0x46504014
    c584:	strtmi	lr, [r0], -r1
    c588:			; <UNDEFINED> instruction: 0xf7fc6964
    c58c:	stccs	12, cr15, [r0], {149}	; 0x95
    c590:			; <UNDEFINED> instruction: 0x4630d1f9
    c594:	pop	{r0, r2, r3, ip, sp, pc}
    c598:			; <UNDEFINED> instruction: 0xf5b48ff0
    c59c:	ble	4ac3cc <__bss_end__@@Base+0x489b78>
    c5a0:	tstcs	r2, r8, asr r6
    c5a4:	ldc2l	7, cr15, [r0], {252}	; 0xfc
    c5a8:	vldmiane	sp, {d9-d10}
    c5ac:	ldrb	r4, [r7, r3, lsl #13]
    c5b0:	svcvc	0x0084f5b4
    c5b4:	addhi	pc, lr, #64, 6
    c5b8:	svcvc	0x0085f5b4
    c5bc:			; <UNDEFINED> instruction: 0xf5b4d0f0
    c5c0:			; <UNDEFINED> instruction: 0xf2c07f8a
    c5c4:	blls	16cd80 <__bss_end__@@Base+0x14a52c>
    c5c8:	stmdbvs	r0, {r2, r8, ip, sp, lr, pc}
    c5cc:	stmibvc	sl, {r0, r3, r5, r7, r8, sl, ip, sp, lr, pc}
    c5d0:			; <UNDEFINED> instruction: 0xf8d32400
    c5d4:	bl	d8efc <__bss_end__@@Base+0xb66a8>
    c5d8:	and	r1, r3, r9, asr #18
    c5dc:	svcvc	0x0080f5b1
    c5e0:	sbcsle	r4, sp, ip, lsl #12
    c5e4:			; <UNDEFINED> instruction: 0xf0040962
    c5e8:	stclne	3, cr0, [r1], #-124	; 0xffffff84
    c5ec:	eorcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    c5f0:	vpmax.u8	d15, d3, d18
    c5f4:	ldrble	r0, [r1, #2010]!	; 0x7da
    c5f8:	strtmi	r0, [r2], r7, lsr #1
    c5fc:	beq	88a2c <__bss_end__@@Base+0x661d8>
    c600:	svceq	0x00fff1ba
    c604:	bichi	pc, ip, r0, lsl #6
    c608:	subsne	lr, sl, #323584	; 0x4f000
    c60c:	tsteq	pc, #10	; <UNPREDICTABLE>
    c610:	eorcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    c614:	vpmax.u8	d15, d3, d18
    c618:	strble	r0, [pc, #2011]!	; cdfb <pclose@plt+0xaa2f>
    c61c:	blcs	33244 <__bss_end__@@Base+0x109f0>
    c620:			; <UNDEFINED> instruction: 0xf7f5d0be
    c624:	stmdavs	r3, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    c628:	eorcs	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    c62c:	addsmi	r5, sl, #3588096	; 0x36c000
    c630:	ldr	sp, [r5, r4, ror #1]!
    c634:	movwne	pc, #12864	; 0x3240	; <UNPREDICTABLE>
    c638:			; <UNDEFINED> instruction: 0xf000429c
    c63c:	vhadd.s8	d24, d16, d5
    c640:	addsmi	r1, ip, #335544320	; 0x14000000
    c644:			; <UNDEFINED> instruction: 0xf8dbd1bb
    c648:			; <UNDEFINED> instruction: 0xf8db4014
    c64c:	stmdavs	r0!, {ip}
    c650:	ldc2l	7, cr15, [r6], #1008	; 0x3f0
    c654:	eorvs	r6, r0, r3, lsr #17
    c658:	bllt	10aa6c8 <__bss_end__@@Base+0x1087e74>
    c65c:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, sp, lr}
    c660:			; <UNDEFINED> instruction: 0xf0402b00
    c664:			; <UNDEFINED> instruction: 0xf8db820c
    c668:	stmiavs	r0!, {r2, r3, ip, sp}
    c66c:	stmdblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}
    c670:	stmiavs	r0!, {r0, r1, ip, sp, lr}
    c674:	ldrdne	pc, [r8], -fp
    c678:	mcrr2	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    c67c:	adcvs	r6, r0, r3, ror #17
    c680:	stmdblt	sl, {r1, r3, r4, fp, ip, sp, lr}
    c684:	cmplt	r2, r2, lsr #24
    c688:	ldrdne	pc, [ip], -fp
    c68c:	bcs	2a6bc <__bss_end__@@Base+0x7e68>
    c690:			; <UNDEFINED> instruction: 0xf89bd152
    c694:	bcs	146e0 <version_etc_copyright@@Base+0x3448>
    c698:	andcs	sp, r0, #-2147483629	; 0x80000013
    c69c:	eorhi	r7, r2, #26
    c6a0:	ssatmi	r4, #4, r8, asr #12
    c6a4:	stc2	7, cr15, [r8], {252}	; 0xfc
    c6a8:	vldmiane	sp, {d9-d10}
    c6ac:			; <UNDEFINED> instruction: 0xf8dbe758
    c6b0:	stmdavc	sl!, {r2, ip, lr}
    c6b4:	sbcsle	r2, r1, r0, lsl #20
    c6b8:			; <UNDEFINED> instruction: 0xf7f54618
    c6bc:			; <UNDEFINED> instruction: 0x4606ed5c
    c6c0:			; <UNDEFINED> instruction: 0xf7f54628
    c6c4:	ldmdane	r7!, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    c6c8:	ldrtmi	r4, [r8], -r0, lsl #13
    c6cc:	blx	17486dc <__bss_end__@@Base+0x1725e88>
    c6d0:	stmiavs	r1!, {r1, r4, r5, r9, sl, lr}
    c6d4:			; <UNDEFINED> instruction: 0xf7f54605
    c6d8:	strbmi	lr, [r2], -ip, lsr #24
    c6dc:	ldrdne	pc, [r4], -fp
    c6e0:			; <UNDEFINED> instruction: 0xf7f519a8
    c6e4:	ldrtmi	lr, [sl], -r6, lsr #24
    c6e8:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}
    c6ec:	mcrr2	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    c6f0:	strtmi	r6, [r8], -r0, lsr #32
    c6f4:	ldc	7, cr15, [r4], {245}	; 0xf5
    c6f8:			; <UNDEFINED> instruction: 0xf8dbe7b0
    c6fc:	ldmdavc	fp, {r2, r3, ip, sp}
    c700:			; <UNDEFINED> instruction: 0xf8dfb993
    c704:	strcs	r5, [r0], -r0, lsl #8
    c708:	blls	25d904 <__bss_end__@@Base+0x23b0b0>
    c70c:	mulsvc	r0, sl, r8
    c710:	mulsmi	r1, sl, r8
    c714:			; <UNDEFINED> instruction: 0xf0002b00
    c718:	svccs	0x000081ab
    c71c:			; <UNDEFINED> instruction: 0x81a8f040
    c720:	mcrcs	6, 0, r4, cr0, cr8, {5}
    c724:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {3}
    c728:			; <UNDEFINED> instruction: 0x26004650
    c72c:	blx	ff14a726 <__bss_end__@@Base+0xff127ed2>
    c730:	andlt	r4, sp, r0, lsr r6
    c734:	svchi	0x00f0e8bd
    c738:			; <UNDEFINED> instruction: 0xf7fc4618
    c73c:			; <UNDEFINED> instruction: 0xf89bfbed
    c740:	strbtvc	r3, [r3], #-17	; 0xffffffef
    c744:	str	r6, [fp, r0, ror #1]!
    c748:	ldrdcc	pc, [ip], -fp
    c74c:	stmdbls	r4, {r9, sp}
    c750:	stcne	0, cr7, [sp], {26}
    c754:			; <UNDEFINED> instruction: 0xf8dbe704
    c758:	stmdavs	r0!, {lr}
    c75c:			; <UNDEFINED> instruction: 0xf7f5b138
    c760:			; <UNDEFINED> instruction: 0xf854ebe0
    c764:	stmdacs	r0, {r2, r8, r9, sl, fp}
    c768:			; <UNDEFINED> instruction: 0xf8dbd1f9
    c76c:	movwcs	r4, #0
    c770:			; <UNDEFINED> instruction: 0xf8db6023
    c774:	stmdbls	r4, {r2, r3, sp}
    c778:	stcne	0, cr7, [sp], {19}
    c77c:	ldrdcs	pc, [r8], -fp
    c780:			; <UNDEFINED> instruction: 0xf8db7013
    c784:	andsvc	r2, r3, r4
    c788:	andscc	pc, r0, fp, lsr #17
    c78c:			; <UNDEFINED> instruction: 0xf8dbe6e8
    c790:			; <UNDEFINED> instruction: 0xf8db5014
    c794:	stmiavs	ip!, {r2, r3, ip}^
    c798:	strtmi	r9, [r0], -r7, lsl #10
    c79c:	bl	fe84a778 <__bss_end__@@Base+0xfe827f24>
    c7a0:			; <UNDEFINED> instruction: 0xf0402800
    c7a4:			; <UNDEFINED> instruction: 0xf89b8155
    c7a8:	stcvc	0, cr1, [sl], #-64	; 0xffffffc0
    c7ac:	andmi	r7, sl, fp, ror #24
    c7b0:	mulsne	r1, fp, r8
    c7b4:	andmi	r7, fp, sl, lsr #8
    c7b8:	blls	1e996c <__bss_end__@@Base+0x1c7118>
    c7bc:	stmdavc	r3!, {r2, r3, r4, r6, fp, sp, lr}
    c7c0:			; <UNDEFINED> instruction: 0xf8dbb17b
    c7c4:	stmdavc	sl, {r2, ip}
    c7c8:			; <UNDEFINED> instruction: 0xd10a429a
    c7cc:	and	r1, r3, r3, ror #24
    c7d0:	svceq	0x0001f811
    c7d4:			; <UNDEFINED> instruction: 0xd1044290
    c7d8:			; <UNDEFINED> instruction: 0xf813461c
    c7dc:	bcs	173e8 <version_etc_copyright@@Base+0x6150>
    c7e0:	movwcs	sp, #502	; 0x1f6
    c7e4:	blls	1e8878 <__bss_end__@@Base+0x1c6024>
    c7e8:			; <UNDEFINED> instruction: 0x4620689c
    c7ec:	stcl	7, cr15, [r2], {245}	; 0xf5
    c7f0:	ldrdpl	pc, [r8], -fp
    c7f4:	strtmi	r4, [r8], -r6, lsl #12
    c7f8:	ldc	7, cr15, [ip], #980	; 0x3d4
    c7fc:	addmi	r4, r6, #190840832	; 0xb600000
    c800:	strmi	fp, [r6], r8, lsr #30
    c804:	svceq	0x0000f1be
    c808:	cdpne	0, 7, cr13, cr7, cr7, {1}
    c80c:	stmibne	r2!, {r0, r6, r9, sl, fp, ip}^
    c810:	stclpl	8, cr1, [r7, #428]!	; 0x1ac
    c814:	addmi	r5, pc, #26880	; 0x6900
    c818:	strtmi	sp, [r8], #-287	; 0xfffffee1
    c81c:	vmlaeq.f64	d14, d30, d16
    c820:			; <UNDEFINED> instruction: 0xf812e008
    c824:			; <UNDEFINED> instruction: 0xf1037d01
    c828:			; <UNDEFINED> instruction: 0xf8133cff
    c82c:	adcmi	r5, pc, #256	; 0x100
    c830:	strbtmi	sp, [r3], -r4, lsl #2
    c834:	bl	fe81de08 <__bss_end__@@Base+0xfe7fb5b4>
    c838:	mvnsle	r0, r3, lsl #2
    c83c:	andcs	r1, r0, #110592	; 0x1b000
    c840:	stmdals	r7, {r1, r2, r3, r4, sl, lr}
    c844:	stmvs	r4, {sp, lr, pc}
    c848:	ldcpl	8, cr1, [fp, #652]	; 0x28c
    c84c:	andcc	r5, r1, #-1560281088	; 0xa3000000
    c850:			; <UNDEFINED> instruction: 0xd1f84291
    c854:	ldmvs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    c858:	movwcs	r4, #1036	; 0x40c
    c85c:	blls	1e88f0 <__bss_end__@@Base+0x1c609c>
    c860:	ldmdavs	ip, {r2, sp}
    c864:	ldrdcc	pc, [r0], -fp
    c868:	movwls	r9, #25603	; 0x6403
    c86c:	blx	ac887c <__bss_end__@@Base+0xaa6028>
    c870:	andls	r6, r1, r3, lsr #16
    c874:	subsle	r2, r5, r0, lsl #22
    c878:	eorlt	pc, ip, sp, asr #17
    c87c:			; <UNDEFINED> instruction: 0xf8dd9b06
    c880:			; <UNDEFINED> instruction: 0xf8d3a018
    c884:			; <UNDEFINED> instruction: 0xf1b99000
    c888:	suble	r0, r3, r0, lsl #30
    c88c:	andcs	r9, r4, r3, lsl #22
    c890:			; <UNDEFINED> instruction: 0xf002681c
    c894:	stmdavc	r5!, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    c898:			; <UNDEFINED> instruction: 0xb32d4606
    c89c:	strbmi	r4, [r8], -r9, lsr #12
    c8a0:	stcl	7, cr15, [lr], #-980	; 0xfffffc2c
    c8a4:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    c8a8:			; <UNDEFINED> instruction: 0xf1c49502
    c8ac:	stmdavc	r5!, {r0, r8, r9, fp}^
    c8b0:	lslslt	r2, r0, #14
    c8b4:	stmdavc	r3, {r0, r2, r4, r8, ip, sp, pc}^
    c8b8:	suble	r4, ip, fp, lsr #5
    c8bc:	movwcs	r3, #4097	; 0x1001
    c8c0:	stmdbls	r2, {r0, r1, r2, r3, r4, r7, r9, lr}
    c8c4:	sasxmi	fp, pc, r8	; <UNPREDICTABLE>
    c8c8:	mrrc	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    c8cc:	mvnsle	r2, r0, lsl #16
    c8d0:			; <UNDEFINED> instruction: 0x4630b13f
    c8d4:			; <UNDEFINED> instruction: 0x4621463a
    c8d8:	blx	14ca8d2 <__bss_end__@@Base+0x14a807e>
    c8dc:	mulpl	r0, r8, r8
    c8e0:	strbmi	r4, [r4], -r6, lsl #12
    c8e4:	bicsle	r2, r9, r0, lsl #26
    c8e8:	ldrtmi	r9, [r1], -r1, lsl #16
    c8ec:	blx	fea4a8e6 <__bss_end__@@Base+0xfea28092>
    c8f0:	andls	r4, r1, r4, lsr r6
    c8f4:			; <UNDEFINED> instruction: 0xb1286830
    c8f8:	bl	4ca8d4 <__bss_end__@@Base+0x4a8080>
    c8fc:	svceq	0x0004f854
    c900:	mvnsle	r2, r0, lsl #16
    c904:			; <UNDEFINED> instruction: 0xf7f54630
    c908:			; <UNDEFINED> instruction: 0xf85aeb0c
    c90c:			; <UNDEFINED> instruction: 0xf1b99f04
    c910:			; <UNDEFINED> instruction: 0xd1bb0f00
    c914:			; <UNDEFINED> instruction: 0xf8529a03
    c918:	andls	r3, r3, #4, 30
    c91c:			; <UNDEFINED> instruction: 0xd1ad2b00
    c920:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    c924:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    c928:	teqlt	r8, r0, lsr #16
    c92c:	b	ffe4a908 <__bss_end__@@Base+0xffe280b4>
    c930:	svceq	0x0004f854
    c934:	mvnsle	r2, r0, lsl #16
    c938:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    c93c:	strtmi	r9, [r0], -r4, lsl #22
    c940:			; <UNDEFINED> instruction: 0xf7f51c9d
    c944:	blls	207504 <__bss_end__@@Base+0x1e4cb0>
    c948:	stmdbls	r1, {r3, r4, r6, r9, sl, lr}
    c94c:	mulsvs	r9, fp, r6
    c950:	blx	fecca948 <__bss_end__@@Base+0xfeca80f4>
    c954:	andcc	lr, r1, r4, lsl #12
    c958:	strmi	r4, [r1], -r2, asr #12
    c95c:	movweq	lr, #11019	; 0x2b0b
    c960:	svcgt	0x0001f812
    c964:	svceq	0x0000f1bc
    c968:			; <UNDEFINED> instruction: 0xf811d0aa
    c96c:	strbmi	lr, [r6, #3841]!	; 0xf01
    c970:	ldrb	sp, [r3, r6, lsr #3]!
    c974:	tstcs	r2, r8, asr r6
    c978:	blx	ff9ca970 <__bss_end__@@Base+0xff9a811c>
    c97c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    c980:	strmi	r7, [r3], r3, lsl #8
    c984:	vldmiane	sp, {d9-d10}
    c988:	movwls	r2, #37633	; 0x9301
    c98c:			; <UNDEFINED> instruction: 0xf7f5e5e8
    c990:			; <UNDEFINED> instruction: 0xf1a0eb66
    c994:	blx	feccd5a0 <__bss_end__@@Base+0xfecaad4c>
    c998:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    c99c:	strb	r9, [sl, #-776]!	; 0xfffffcf8
    c9a0:	eorpl	pc, r5, r8, asr r8	; <UNPREDICTABLE>
    c9a4:	andne	pc, r5, #64, 4
    c9a8:	addsmi	r9, r5, #4, 22	; 0x1000
    c9ac:	streq	pc, [r2, -r3, lsl #2]
    c9b0:			; <UNDEFINED> instruction: 0x463ed071
    c9b4:	ldrbmi	r2, [r8], -r2, lsl #2
    c9b8:	blx	ff1ca9b0 <__bss_end__@@Base+0xff1a815c>
    c9bc:	strmi	r9, [r3], r8, lsl #22
    c9c0:	cmple	sl, r0, lsl #22
    c9c4:	ldrdcc	pc, [r8], -fp
    c9c8:	adcsmi	fp, lr, #228, 4	; 0x4000000e
    c9cc:			; <UNDEFINED> instruction: 0xf8db701c
    c9d0:	andsvc	r3, ip, r4
    c9d4:	ldrdcc	pc, [ip], -fp
    c9d8:	ldmdble	r7!, {r2, r3, r4, ip, sp, lr}^
    c9dc:	strcs	r4, [r1], #-1712	; 0xfffff950
    c9e0:			; <UNDEFINED> instruction: 0xf8dd9e08
    c9e4:	and	r9, r0, r4, lsl r0
    c9e8:			; <UNDEFINED> instruction: 0xf8d9462f
    c9ec:			; <UNDEFINED> instruction: 0xf8533298
    c9f0:	cmplt	lr, r7, lsr #32
    c9f4:	orreq	pc, r0, #1073741825	; 0x40000001
    c9f8:	svcvc	0x00c0f5b3
    c9fc:			; <UNDEFINED> instruction: 0xf7f5d204
    ca00:	stmdavs	r3, {r2, r7, r8, r9, fp, sp, lr, pc}
    ca04:	eorpl	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    ca08:	ldrdcs	pc, [r8], -fp
    ca0c:	lfmne	f3, 1, [sp], #940	; 0x3ac
    ca10:	ldrpl	r4, [r3, #-1349]	; 0xfffffabb
    ca14:	ldrdcs	pc, [r4], -fp
    ca18:			; <UNDEFINED> instruction: 0xf8db5513
    ca1c:	ldrpl	r2, [r3, #-12]
    ca20:	streq	pc, [r1], #-260	; 0xfffffefc
    ca24:			; <UNDEFINED> instruction: 0xf8dbd3e0
    ca28:	tstcs	r0, r8
    ca2c:	strls	r4, [r4, -r2, lsr #12]
    ca30:			; <UNDEFINED> instruction: 0xf8db5519
    ca34:	ldrpl	r3, [r9, #-4]
    ca38:	ldrdcc	pc, [ip], -fp
    ca3c:			; <UNDEFINED> instruction: 0xf8db5519
    ca40:			; <UNDEFINED> instruction: 0xf8db100c
    ca44:			; <UNDEFINED> instruction: 0xf7fc0000
    ca48:			; <UNDEFINED> instruction: 0xf8cbfa9b
    ca4c:	str	r0, [r7]
    ca50:	movwcs	r9, #2567	; 0xa07
    ca54:	andshi	r7, r3, #35	; 0x23
    ca58:			; <UNDEFINED> instruction: 0xf104e6af
    ca5c:			; <UNDEFINED> instruction: 0xf5b30380
    ca60:	adcle	r7, pc, #192, 30	; 0x300
    ca64:	bl	144aa40 <__bss_end__@@Base+0x14281ec>
    ca68:			; <UNDEFINED> instruction: 0xf8536803
    ca6c:	str	r4, [r9, r4, lsr #32]!
    ca70:	blcs	336a0 <__bss_end__@@Base+0x10e4c>
    ca74:	ssatmi	fp, #1, r4, lsl #30
    ca78:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ca7c:			; <UNDEFINED> instruction: 0xf8dbe54b
    ca80:	stmdavs	r0!, {r2, ip}^
    ca84:	blx	124aa7c <__bss_end__@@Base+0x1228228>
    ca88:	strb	r6, [ip, #96]!	; 0x60
    ca8c:	ldrtmi	r2, [r0], -r0, lsl #12
    ca90:	pop	{r0, r2, r3, ip, sp, pc}
    ca94:	mrcne	15, 3, r8, cr1, cr0, {7}
    ca98:	addle	r4, sl, #-268435448	; 0xf0000008
    ca9c:	andeq	pc, r4, r8, lsl #2
    caa0:			; <UNDEFINED> instruction: 0x461a463e
    caa4:	strcc	lr, [r2], -r2
    caa8:	andle	r4, sl, #-536870904	; 0xe0000008
    caac:	mulle	r4, r6, r2
    cab0:	eorcc	pc, r6, r8, asr r8	; <UNPREDICTABLE>
    cab4:	blcs	fff9b6c0 <__bss_end__@@Base+0xfff78e6c>
    cab8:			; <UNDEFINED> instruction: 0xf850d803
    cabc:	adcmi	r3, fp, #38	; 0x26
    cac0:	blls	140e8c <__bss_end__@@Base+0x11e638>
    cac4:	stmdaeq	r9, {r0, r4, r5, r6, r7, r9, fp, ip}^
    cac8:	ldrb	r3, [r4, -r1, lsl #2]!
    cacc:	strcs	r4, [r1], #-1597	; 0xfffff9c3
    cad0:	str	r9, [r8, r4, lsl #30]!
    cad4:			; <UNDEFINED> instruction: 0xf44f4b0c
    cad8:	stmdbmi	ip, {r0, r1, r2, r3, r4, r5, r6, r9, sp, lr}
    cadc:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    cae0:	bicscc	r4, r4, #2030043136	; 0x79000000
    cae4:			; <UNDEFINED> instruction: 0xf7f54478
    cae8:	blmi	2c7c60 <__bss_end__@@Base+0x2a540c>
    caec:	eorseq	pc, r3, #268435460	; 0x10000004
    caf0:	stmdami	sl, {r0, r3, r8, fp, lr}
    caf4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    caf8:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
    cafc:	mrrc	7, 15, pc, r0, cr5	; <UNPREDICTABLE>
    cb00:			; <UNDEFINED> instruction: 0x00003db8
    cb04:	muleq	r0, r0, fp
    cb08:	strdeq	r4, [r0], -lr
    cb0c:	andeq	r4, r0, r8, ror #3
    cb10:	strdeq	r4, [r0], -r0
    cb14:	andeq	r4, r0, r8, ror #1
    cb18:	ldrdeq	r4, [r0], -r2
    cb1c:	andeq	r4, r0, sl, lsl #6
    cb20:			; <UNDEFINED> instruction: 0x4604b510
    cb24:			; <UNDEFINED> instruction: 0xf7f56840
    cb28:			; <UNDEFINED> instruction: 0x4620e9fc
    cb2c:			; <UNDEFINED> instruction: 0x4010e8bd
    cb30:	ldmiblt	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb34:	eorseq	pc, r4, r0, asr #12
    cb38:	stmdalt	r6!, {r1, ip, sp, lr, pc}
    cb3c:	svcmi	0x00f0e92d
    cb40:	addlt	r4, r3, sp, lsl #12
    cb44:	ldrmi	r2, [r4], -r0, lsl #2
    cb48:	subvc	pc, sl, #1325400064	; 0x4f000000
    cb4c:	pkhbtmi	r4, r1, r8, lsl #13
    cb50:	bl	17cab2c <__bss_end__@@Base+0x17a82d8>
    cb54:	stmiblt	r9, {r0, r3, r5, fp, ip, sp, lr}
    cb58:	andcs	r4, r6, r6, asr fp
    cb5c:			; <UNDEFINED> instruction: 0xf8c9447b
    cb60:			; <UNDEFINED> instruction: 0xf7f53328
    cb64:			; <UNDEFINED> instruction: 0x4606eb98
    cb68:	ldmdbmi	r3, {r4, r5, r8, ip, sp, pc}^
    cb6c:			; <UNDEFINED> instruction: 0xf7f54479
    cb70:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
    cb74:	addshi	pc, r5, r0, asr #32
    cb78:	and	r2, r4, r1
    cb7c:	andcs	r4, r0, pc, asr #22
    cb80:			; <UNDEFINED> instruction: 0xf8c9447b
    cb84:	strtmi	r3, [r9], -r8, lsr #6
    cb88:	msreq	CPSR_fs, #8978432	; 0x890000
    cb8c:	andpl	pc, r4, #64, 4
    cb90:	subvc	pc, ip, r9, lsl #10
    cb94:	stmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb98:			; <UNDEFINED> instruction: 0xf8994b49
    cb9c:	tstcs	r1, r1, lsr r3
    cba0:	b	21dd94 <__bss_end__@@Base+0x1fb540>
    cba4:	movwls	r0, #5633	; 0x1601
    cba8:	bne	2093d4 <__bss_end__@@Base+0x1e6b80>
    cbac:			; <UNDEFINED> instruction: 0xf8994643
    cbb0:			; <UNDEFINED> instruction: 0xf0130330
    cbb4:	vmax.f32	d0, d9, d2
    cbb8:			; <UNDEFINED> instruction: 0xf04f4834
    cbbc:	b	fe00f7c4 <__bss_end__@@Base+0xfdfecf70>
    cbc0:	strmi	r0, [sp], -r1
    cbc4:	andmi	pc, r0, r9, asr #17
    cbc8:	rsbsne	pc, r4, #13172736	; 0xc90000
    cbcc:	strpl	pc, [r0], #964	; 0x3c4
    cbd0:	andne	pc, r4, r9, lsl #17
    cbd4:	mvnscc	pc, pc, asr #32
    cbd8:	andmi	pc, r5, r9, lsl #17
    cbdc:	uadd16mi	fp, ip, r4
    cbe0:			; <UNDEFINED> instruction: 0xf889240a
    cbe4:			; <UNDEFINED> instruction: 0xf88902b0
    cbe8:			; <UNDEFINED> instruction: 0xf8894007
    cbec:			; <UNDEFINED> instruction: 0xf8c96006
    cbf0:	blx	17d1548 <__bss_end__@@Base+0x17aecf4>
    cbf4:	adcmi	pc, r3, #738197506	; 0x2c000002
    cbf8:	ldrtmi	fp, [r3], -ip, lsl #30
    cbfc:	movweq	pc, #4166	; 0x1046	; <UNPREDICTABLE>
    cc00:	eorsle	r2, ip, r0, lsl #22
    cc04:	eorcc	pc, fp, r8, asr r8	; <UNPREDICTABLE>
    cc08:	eorsle	r3, r5, r1, lsl #6
    cc0c:	b	fe6cabe8 <__bss_end__@@Base+0xfe6a8394>
    cc10:			; <UNDEFINED> instruction: 0xf8336803
    cc14:	vmov.i32	d19, #187	; 0x000000bb
    cc18:			; <UNDEFINED> instruction: 0xf1bb03c0
    cc1c:	svclt	0x00080f5f
    cc20:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    cc24:	b	13f9938 <__bss_end__@@Base+0x13d70e4>
    cc28:			; <UNDEFINED> instruction: 0xf00b135b
    cc2c:	blx	14d0b0 <__bss_end__@@Base+0x12a85c>
    cc30:			; <UNDEFINED> instruction: 0xf04ff001
    cc34:	bl	24d444 <__bss_end__@@Base+0x22abf0>
    cc38:			; <UNDEFINED> instruction: 0xf80a0383
    cc3c:			; <UNDEFINED> instruction: 0xf8d32cff
    cc40:	movwmi	r1, #4616	; 0x1208
    cc44:	andne	pc, r8, #12779520	; 0xc30000
    cc48:			; <UNDEFINED> instruction: 0xf00bb177
    cc4c:	stmcc	r0, {r6, r7}
    cc50:	andcs	fp, r1, r8, lsl pc
    cc54:	bleq	89088 <__bss_end__@@Base+0x66834>
    cc58:	svceq	0x0001f80a
    cc5c:	svcvc	0x0080f5bb
    cc60:	andlt	sp, r3, r7, asr #3
    cc64:	svchi	0x00f0e8bd
    cc68:	stmdals	r1, {r0, r3, r4, r6, r9, sl, lr}
    cc6c:	b	fe24ac48 <__bss_end__@@Base+0xfe2283f4>
    cc70:	svclt	0x00183000
    cc74:	strb	r2, [sp, r1]!
    cc78:	ldclpl	8, cr15, [pc], #40	; cca8 <pclose@plt+0xa8dc>
    cc7c:	b	1406c14 <__bss_end__@@Base+0x13e43c0>
    cc80:			; <UNDEFINED> instruction: 0xf00b135b
    cc84:	blx	14d108 <__bss_end__@@Base+0x12a8b4>
    cc88:			; <UNDEFINED> instruction: 0xf04ff001
    cc8c:	bl	24d4a4 <__bss_end__@@Base+0x22ac50>
    cc90:			; <UNDEFINED> instruction: 0xf80a0383
    cc94:			; <UNDEFINED> instruction: 0xf8d32cff
    cc98:	movwmi	r1, #4648	; 0x1228
    cc9c:	eorne	pc, r8, #12779520	; 0xc30000
    cca0:	stmdbmi	r8, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    cca4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    cca8:	ldmdb	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ccac:			; <UNDEFINED> instruction: 0xf080fab0
    ccb0:	strb	r0, [r8, -r0, asr #18]!
    ccb4:			; <UNDEFINED> instruction: 0xfffff1c9
    ccb8:	andeq	r4, r0, r4, lsr #5
    ccbc:			; <UNDEFINED> instruction: 0xffffee05
    ccc0:	andeq	r4, r0, ip, ror r2
    ccc4:	andeq	r4, r0, lr, ror #2
    ccc8:	bmi	b5f980 <__bss_end__@@Base+0xb3d12c>
    cccc:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    ccd0:	strdlt	r4, [r7], r0
    ccd4:	andlt	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ccd8:	stcge	6, cr4, [r3, #-24]	; 0xffffffe8
    ccdc:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    cce0:			; <UNDEFINED> instruction: 0xf10d2400
    cce4:			; <UNDEFINED> instruction: 0xf8db0a07
    cce8:			; <UNDEFINED> instruction: 0xf5063000
    ccec:	movwls	r7, #22656	; 0x5880
    ccf0:	ldmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ccf4:	strtmi	r4, [fp], -r3, lsr #18
    ccf8:	rsbvs	r2, ip, r2, lsl #4
    ccfc:	strls	r4, [r3], #-1145	; 0xfffffb87
    cd00:	svclt	0x00942801
    cd04:	andcs	r2, r1, r0
    cd08:			; <UNDEFINED> instruction: 0x46487030
    cd0c:			; <UNDEFINED> instruction: 0xf86af002
    cd10:	svclt	0x000c2802
    cd14:	strtmi	r9, [r3], -r2, lsl #22
    cd18:	streq	pc, [r0], #-79	; 0xffffffb1
    cd1c:			; <UNDEFINED> instruction: 0xf5a3bf08
    cd20:	strtmi	r7, [r7], -r0, lsl #7
    cd24:	blx	fecfc93c <__bss_end__@@Base+0xfecda0e8>
    cd28:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    cd2c:	svccc	0x0001f806
    cd30:	andcs	r4, r1, #45088768	; 0x2b00000
    cd34:			; <UNDEFINED> instruction: 0x46484651
    cd38:	andmi	pc, r7, sp, lsl #17
    cd3c:	stmib	r5, {r0, sl, ip, sp}^
    cd40:			; <UNDEFINED> instruction: 0xf0027700
    cd44:	stmdacs	r1, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
    cd48:	svclt	0x00384603
    cd4c:	stmdacs	r1, {r0, r8, r9, sp}
    cd50:	svccc	0x0001f806
    cd54:	blls	bcbac <__bss_end__@@Base+0x9a358>
    cd58:	mvnscc	pc, #79	; 0x4f
    cd5c:	svcvc	0x0080f5b4
    cd60:	svccc	0x0004f848
    cd64:	bls	1814fc <__bss_end__@@Base+0x15eca8>
    cd68:	ldrdcc	pc, [r0], -fp
    cd6c:			; <UNDEFINED> instruction: 0xd102429a
    cd70:	pop	{r0, r1, r2, ip, sp, pc}
    cd74:			; <UNDEFINED> instruction: 0xf7f58ff0
    cd78:	svclt	0x0000e91c
    cd7c:	ldrdeq	r5, [r1], -r8
    cd80:	ldrdeq	r0, [r0], -ip
    cd84:	muleq	r0, r8, r1
    cd88:	svcmi	0x00f8e92d
    cd8c:	strmi	r4, [r3], r9, lsl #13
    cd90:	b	ff8cad6c <__bss_end__@@Base+0xff8a8518>
    cd94:			; <UNDEFINED> instruction: 0xf7f54606
    cd98:	ldrmi	lr, [r3, #2258]!	; 0x8d2
    cd9c:			; <UNDEFINED> instruction: 0xf8c9bf1a
    cda0:			; <UNDEFINED> instruction: 0xf04f6000
    cda4:			; <UNDEFINED> instruction: 0xf04f0801
    cda8:	addmi	r0, r6, #0, 16
    cdac:	strmi	fp, [r3, #3864]	; 0xf18
    cdb0:	andle	r4, r7, r2, lsl #13
    cdb4:	b	ff44ad90 <__bss_end__@@Base+0xff42853c>
    cdb8:	svclt	0x000442b0
    cdbc:	eorge	pc, r8, r9, asr #16
    cdc0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    cdc4:	ldrtcs	r4, [r5], #3858	; 0xf12
    cdc8:	cfldrsne	mvf4, [sp], #508	; 0x1fc
    cdcc:	and	r3, r3, r6, lsr #14
    cdd0:	andsle	r4, r9, pc, lsr #5
    cdd4:	blmi	cb2b0 <__bss_end__@@Base+0xa8a5c>
    cdd8:	svclt	0x001845a2
    cddc:	svclt	0x001442a6
    cde0:	movwcs	r2, #769	; 0x301
    cde4:	svclt	0x000c45a3
    cde8:			; <UNDEFINED> instruction: 0xf0032300
    cdec:	blcs	d9f8 <pclose@plt+0xb62c>
    cdf0:	strtmi	sp, [r0], -lr, ror #1
    cdf4:	b	fec4add0 <__bss_end__@@Base+0xfec2857c>
    cdf8:	svclt	0x000442b0
    cdfc:	eormi	pc, r8, r9, asr #16
    ce00:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    ce04:	mvnle	r4, pc, lsr #5
    ce08:	pop	{r6, r9, sl, lr}
    ce0c:	svclt	0x00008ff8
    ce10:	andeq	r4, r0, r4, lsr #1
    ce14:	andcs	fp, lr, r8, lsl #10
    ce18:	b	13cadf4 <__bss_end__@@Base+0x13a85a0>
    ce1c:	stmdavc	r3, {r4, r8, ip, sp, pc}
    ce20:	stfltd	f3, [r8, #-108]	; 0xffffff94
    ce24:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    ce28:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    ce2c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    ce30:	andeq	r4, r0, r2, ror r0
    ce34:	andeq	r4, r0, ip, rrx
    ce38:	mrcmi	5, 0, fp, cr9, cr8, {7}
    ce3c:	tstlt	r8, #2113929216	; 0x7e000000
    ce40:	strmi	r2, [r4], -pc, lsr #2
    ce44:	b	ccae20 <__bss_end__@@Base+0xca85cc>
    ce48:	lslslt	r4, r5, #12
    ce4c:	blne	ed3f70 <__bss_end__@@Base+0xeb171c>
    ce50:	vldrle	d2, [r2, #-24]	; 0xffffffe8
    ce54:	andcs	r4, r7, #311296	; 0x4c000
    ce58:	ldrbtmi	r3, [r9], #-2054	; 0xfffff7fa
    ce5c:	b	fe0cae38 <__bss_end__@@Base+0xfe0a85e4>
    ce60:	ldmdbmi	r1, {r3, r4, r6, r8, fp, ip, sp, pc}
    ce64:	ldrtmi	r2, [r8], -r3, lsl #4
    ce68:	ldrbtmi	r4, [r9], #-1596	; 0xfffff9c4
    ce6c:	b	1ecae48 <__bss_end__@@Base+0x1ea85f4>
    ce70:	blmi	3bb2d8 <__bss_end__@@Base+0x398a84>
    ce74:	ldmpl	r3!, {r2, r3, r5, r8, sl, fp, ip}^
    ce78:	bmi	364ef0 <__bss_end__@@Base+0x34269c>
    ce7c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    ce80:	ldmpl	r3!, {r2, r4, sp, lr}^
    ce84:	ldcllt	0, cr6, [r8, #112]!	; 0x70
    ce88:	eorscs	r4, r7, #11264	; 0x2c00
    ce8c:	tstcs	r1, fp, lsl #16
    ce90:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    ce94:			; <UNDEFINED> instruction: 0xf7f5681b
    ce98:			; <UNDEFINED> instruction: 0xf7f5e8d6
    ce9c:	svclt	0x0000ea70
    cea0:	andeq	r4, r1, r8, ror #30
    cea4:	andeq	r4, r0, lr, ror r0
    cea8:	andeq	r4, r0, r6, ror r0
    ceac:	andeq	r0, r0, r4, asr #4
    ceb0:	andeq	r5, r1, lr, lsl #7
    ceb4:	andeq	r0, r0, ip, lsr #4
    ceb8:	strdeq	r0, [r0], -ip
    cebc:	andeq	r4, r0, lr
    cec0:	mvnsmi	lr, sp, lsr #18
    cec4:	ldcmi	0, cr11, [r2], {134}	; 0x86
    cec8:	ldcmi	14, cr10, [r2, #-4]
    cecc:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    ced0:	bls	31e938 <__bss_end__@@Base+0x2fc0e4>
    ced4:	stmdbpl	r4!, {r0, r1, r4, r5, r9, sl, lr}^
    ced8:	strls	r6, [r5, #-2085]	; 0xfffff7db
    cedc:			; <UNDEFINED> instruction: 0xf92af002
    cee0:	strbmi	fp, [r2], -r0, lsl #19
    cee4:			; <UNDEFINED> instruction: 0x46304639
    cee8:			; <UNDEFINED> instruction: 0xf9a2f002
    ceec:	ldrtmi	r4, [r0], -r5, lsl #12
    cef0:			; <UNDEFINED> instruction: 0xf912f002
    cef4:	strtmi	r9, [r8], -r5, lsl #20
    cef8:	addsmi	r6, sl, #2293760	; 0x230000
    cefc:	andlt	sp, r6, r5, lsl #2
    cf00:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cf04:	streq	pc, [r1, #-111]	; 0xffffff91
    cf08:			; <UNDEFINED> instruction: 0xf7f5e7f4
    cf0c:	svclt	0x0000e852
    cf10:	ldrdeq	r4, [r1], -r6
    cf14:	ldrdeq	r0, [r0], -ip
    cf18:	eorscs	fp, r0, #16, 10	; 0x4000000
    cf1c:	tstcs	r0, ip, lsl #12
    cf20:	ldmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf24:	andle	r2, r1, sl, lsl #24
    cf28:	ldclt	0, cr6, [r0, #-16]
    cf2c:	b	9caf08 <__bss_end__@@Base+0x9a86b4>
    cf30:	andcs	fp, r5, #112, 10	; 0x1c000000
    cf34:	strmi	r4, [lr], -r5, lsl #12
    cf38:	andcs	r4, r0, r1, lsl #12
    cf3c:	stmda	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cf40:	strmi	r4, [r4], -r5, lsl #5
    cf44:	strtmi	sp, [r0], -r1
    cf48:			; <UNDEFINED> instruction: 0xf7ffbd70
    cf4c:	stmdavc	r3, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    cf50:	nopeq	{35}	; 0x23
    cf54:	tstle	r7, r5, asr fp
    cf58:			; <UNDEFINED> instruction: 0xf0237843
    cf5c:	blcs	150dbe4 <__bss_end__@@Base+0x14eb390>
    cf60:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    cf64:	nopeq	{35}	; 0x23
    cf68:			; <UNDEFINED> instruction: 0xd12b2b46
    cf6c:	blcs	b6b280 <__bss_end__@@Base+0xb48a2c>
    cf70:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    cf74:			; <UNDEFINED> instruction: 0xd1252b38
    cf78:	bllt	6eb48c <__bss_end__@@Base+0x6c8c38>
    cf7c:	blcs	182b010 <__bss_end__@@Base+0x18087bc>
    cf80:	ldcmi	0, cr13, [r8], {41}	; 0x29
    cf84:			; <UNDEFINED> instruction: 0xe7de447c
    cf88:	tstle	fp, r7, asr #22
    cf8c:			; <UNDEFINED> instruction: 0xf0237843
    cf90:	blcs	108dc18 <__bss_end__@@Base+0x106b3c4>
    cf94:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    cf98:	tstle	r3, r1, lsr fp
    cf9c:	blcs	e2b2b0 <__bss_end__@@Base+0xe08a5c>
    cfa0:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    cfa4:	tstle	sp, r0, lsr fp
    cfa8:	blcs	ceb4bc <__bss_end__@@Base+0xcc8c68>
    cfac:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    cfb0:	tstle	r7, r0, lsr fp
    cfb4:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    cfb8:	blcs	182b04c <__bss_end__@@Base+0x18087f8>
    cfbc:	stcmi	0, cr13, [sl], {14}
    cfc0:			; <UNDEFINED> instruction: 0xe7c0447c
    cfc4:	andle	r2, r3, r9, lsl #28
    cfc8:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    cfcc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    cfd0:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    cfd4:	stcmi	7, cr14, [r7], {183}	; 0xb7
    cfd8:			; <UNDEFINED> instruction: 0xe7b4447c
    cfdc:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    cfe0:	svclt	0x0000e7b1
    cfe4:	andeq	r3, r0, ip, lsl #31
    cfe8:	andeq	r3, r0, r4, asr pc
    cfec:	muleq	r0, r6, r0
    cff0:	andeq	r3, r0, sl, lsr pc
    cff4:	andeq	r3, r0, r4, asr #30
    cff8:	andeq	r3, r0, sl, lsr pc
    cffc:	svcmi	0x00f0e92d
    d000:			; <UNDEFINED> instruction: 0xf8dfb0a3
    d004:	pkhtbmi	r4, r2, r4, asr #24
    d008:	strmi	r9, [r9], r6, lsl #6
    d00c:			; <UNDEFINED> instruction: 0xf8df447c
    d010:	andls	r0, r9, #76, 24	; 0x4c00
    d014:	blls	b9e8a8 <__bss_end__@@Base+0xb7c054>
    d018:			; <UNDEFINED> instruction: 0xf8dd5822
    d01c:	movwls	r8, #57520	; 0xe0b0
    d020:	andsls	r9, r6, #46080	; 0xb400
    d024:	streq	pc, [r2], #-3
    d028:	tstls	r4, #48128	; 0xbc00
    d02c:			; <UNDEFINED> instruction: 0xf3c39b2d
    d030:	movwls	r0, #33600	; 0x8340
    d034:	bls	c27088 <__bss_end__@@Base+0xc04834>
    d038:	andsls	r9, r3, #-2080374784	; 0x84000000
    d03c:	stmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d040:			; <UNDEFINED> instruction: 0xf1b89010
    d044:	vmax.f32	d0, d1, d10
    d048:	ldm	pc, {r0, r3, r5, r6, pc}^	; <UNPREDICTABLE>
    d04c:	msreq	CPSR_fsxc, r8, lsl r0
    d050:	orreq	r0, sp, #88, 2
    d054:	rscseq	r0, sp, r9, ror #2
    d058:	teqeq	fp, r7, lsl r1
    d05c:	andeq	r0, fp, ip, asr #2
    d060:	andeq	r0, fp, fp
    d064:	svceq	0x000af1b8
    d068:			; <UNDEFINED> instruction: 0xf8dfd00d
    d06c:			; <UNDEFINED> instruction: 0x46410bf4
    d070:			; <UNDEFINED> instruction: 0xf7ff4478
    d074:			; <UNDEFINED> instruction: 0x4641ff5d
    d078:			; <UNDEFINED> instruction: 0xf8df9014
    d07c:	ldrbtmi	r0, [r8], #-3048	; 0xfffff418
    d080:			; <UNDEFINED> instruction: 0xff56f7ff
    d084:			; <UNDEFINED> instruction: 0xf04f9013
    d088:			; <UNDEFINED> instruction: 0x2c000b00
    d08c:	ldrbhi	pc, [pc, -r0]	; <UNPREDICTABLE>
    d090:	strcs	r9, [r0], #-3603	; 0xfffff1ed
    d094:	ldrls	r2, [r2], #-1281	; 0xfffffaff
    d098:	ldrtmi	r9, [r0], -sl, lsl #10
    d09c:	stmda	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d0a0:	strls	r9, [fp], #-1287	; 0xfffffaf9
    d0a4:			; <UNDEFINED> instruction: 0x960f9411
    d0a8:			; <UNDEFINED> instruction: 0xf8cd900d
    d0ac:			; <UNDEFINED> instruction: 0x46d080b0
    d0b0:	ldrsbtge	pc, [r0], sp	; <UNPREDICTABLE>
    d0b4:	vabd.s8	d18, d5, d0
    d0b8:			; <UNDEFINED> instruction: 0xf6c313c1
    d0bc:	tstls	r7, #0, 6
    d0c0:	movwcc	r9, #6918	; 0x1b06
    d0c4:			; <UNDEFINED> instruction: 0x81a6f000
    d0c8:	blne	ff773ce8 <__bss_end__@@Base+0xff751494>
    d0cc:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    d0d0:			; <UNDEFINED> instruction: 0xf0002d00
    d0d4:	blls	1ed778 <__bss_end__@@Base+0x1caf24>
    d0d8:			; <UNDEFINED> instruction: 0xf1ba9809
    d0dc:	svclt	0x000c0f02
    d0e0:			; <UNDEFINED> instruction: 0xf0032300
    d0e4:	ldrmi	r0, [lr], -r1, lsl #6
    d0e8:	movwls	r1, #51651	; 0xc9c3
    d0ec:			; <UNDEFINED> instruction: 0xf0002e00
    d0f0:	bls	36ddf8 <__bss_end__@@Base+0x34b5a4>
    d0f4:			; <UNDEFINED> instruction: 0xf0002a00
    d0f8:	blls	1ae300 <__bss_end__@@Base+0x18baac>
    d0fc:	ldrmi	r2, [r1], -r1, lsl #20
    d100:	streq	lr, [r2], #-2823	; 0xfffff4f9
    d104:	mvnscc	pc, #-1073741784	; 0xc0000028
    d108:			; <UNDEFINED> instruction: 0xf383fab3
    d10c:	cmpne	r3, #323584	; 0x4f000
    d110:	movwcs	fp, #3992	; 0xf98
    d114:			; <UNDEFINED> instruction: 0xf7f5b113
    d118:	andls	lr, r6, lr, lsr #16
    d11c:	addsmi	r9, ip, #6144	; 0x1800
    d120:	strbthi	pc, [fp], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    d124:	stmdbls	pc, {r0, r2, r3, r9, fp, ip, pc}	; <UNPREDICTABLE>
    d128:			; <UNDEFINED> instruction: 0xf7f4980c
    d12c:	stmdacs	r0, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
    d130:	strbthi	pc, [r3], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    d134:	blcs	33d5c <__bss_end__@@Base+0x11508>
    d138:	strhi	pc, [r3, r0, asr #32]!
    d13c:	ldmdavc	ip, {r2, r3, r8, r9, fp, ip, pc}
    d140:	vfma.f32	q1, q0, q15
    d144:	ldm	pc, {r0, r4, r5, r6, r7, r9, pc}^	; <UNPREDICTABLE>
    d148:	adceq	pc, pc, #20
    d14c:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d150:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d154:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d158:	rsceq	r0, r0, #228, 4	; 0x4000000e
    d15c:	addeq	r0, fp, #156, 4	; 0xc0000009
    d160:	addseq	r0, lr, #1342177290	; 0x5000000a
    d164:	rsceq	r0, pc, #268435464	; 0x10000008
    d168:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d16c:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d170:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d174:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d178:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d17c:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d180:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d184:	rsceq	r0, pc, #-268435442	; 0xf000000e
    d188:	rsceq	r0, r6, #-268435442	; 0xf000000e
    d18c:	adceq	r0, r8, #168, 4	; 0x8000000a
    d190:	adceq	r0, r8, #216, 4	; 0x8000000d
    d194:	adceq	r0, r8, #236, 4	; 0xc000000e
    d198:	adceq	r0, r8, #-1610612733	; 0xa0000003
    d19c:	adceq	r0, r8, #168, 4	; 0x8000000a
    d1a0:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1a4:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1a8:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1ac:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1b0:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1b4:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1b8:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1bc:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1c0:	adceq	r0, r8, #168, 4	; 0x8000000a
    d1c4:	adceq	r0, r8, #168, 4	; 0x8000000a
    d1c8:	rsceq	r0, pc, #268435463	; 0x10000007
    d1cc:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1d0:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1d4:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1d8:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1dc:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1e0:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1e4:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1e8:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1ec:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1f0:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1f4:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1f8:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d1fc:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d200:	eoreq	r0, r1, #168, 4	; 0x8000000a
    d204:	adceq	r0, r8, #236, 4	; 0xc000000e
    d208:	adceq	r0, r8, #236, 4	; 0xc000000e
    d20c:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d210:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d214:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d218:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d21c:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d220:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d224:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d228:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d22c:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d230:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d234:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d238:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d23c:	rsceq	r0, ip, #236, 4	; 0xc000000e
    d240:	adceq	r0, r8, #253	; 0xfd
    d244:	sbcseq	r0, r8, #253	; 0xfd
    d248:			; <UNDEFINED> instruction: 0xf0402c00
    d24c:	movwcs	r8, #5714	; 0x1652
    d250:			; <UNDEFINED> instruction: 0xf1b99307
    d254:			; <UNDEFINED> instruction: 0xf0400f00
    d258:			; <UNDEFINED> instruction: 0xf8df875a
    d25c:			; <UNDEFINED> instruction: 0xf04f3a0c
    d260:	stmib	sp, {r1, fp}^
    d264:	ldrbtmi	r9, [fp], #-2321	; 0xfffff6ef
    d268:	movwcs	r9, #4879	; 0x130f
    d26c:	eorls	pc, ip, sp, asr #17
    d270:	ldrmi	r9, [fp], sl, lsl #6
    d274:			; <UNDEFINED> instruction: 0xf8cd930d
    d278:	ldr	r9, [r6, -r0, lsr #32]
    d27c:			; <UNDEFINED> instruction: 0xf0402c00
    d280:			; <UNDEFINED> instruction: 0xf1b986d5
    d284:			; <UNDEFINED> instruction: 0xf0000f00
    d288:	movwcs	r8, #5666	; 0x1622
    d28c:	strcc	lr, [sl], #-2509	; 0xfffff633
    d290:	strcc	lr, [r7], #-2509	; 0xfffff633
    d294:	movwls	r4, #54939	; 0xd69b
    d298:			; <UNDEFINED> instruction: 0xf88a2322
    d29c:			; <UNDEFINED> instruction: 0xf8df3000
    d2a0:	ldrls	r3, [r2], #-2508	; 0xfffff634
    d2a4:	ldrls	r4, [r1], #-1147	; 0xfffffb85
    d2a8:	ldrbt	r9, [lr], pc, lsl #6
    d2ac:	andcs	r2, r1, #0, 6
    d2b0:			; <UNDEFINED> instruction: 0x469b9312
    d2b4:	movwcs	lr, #43469	; 0xa9cd
    d2b8:	stmib	sp, {r0, r4, r8, r9, ip, pc}^
    d2bc:	movwls	r3, #54023	; 0xd307
    d2c0:	ldrbt	r9, [r2], pc, lsl #6
    d2c4:	movwls	r2, #41729	; 0xa301
    d2c8:	movwcc	lr, #31181	; 0x79cd
    d2cc:	movwls	r2, #53760	; 0xd200
    d2d0:			; <UNDEFINED> instruction: 0xf8df4693
    d2d4:			; <UNDEFINED> instruction: 0xf04f399c
    d2d8:	andsls	r0, r2, #327680	; 0x50000
    d2dc:	andls	r4, fp, #2063597568	; 0x7b000000
    d2e0:	movwls	r9, #61969	; 0xf211
    d2e4:	movwcs	lr, #1761	; 0x6e1
    d2e8:	tstls	r2, #268435456	; 0x10000000
    d2ec:	andls	r4, sl, #162529280	; 0x9b00000
    d2f0:	movwls	r9, #45575	; 0xb207
    d2f4:	movwls	r9, #33553	; 0x8311
    d2f8:	movwls	r9, #62221	; 0xf30d
    d2fc:	movwcs	lr, #1749	; 0x6d5
    d300:	movwls	r9, #45842	; 0xb312
    d304:	tstls	r1, #162529280	; 0x9b00000
    d308:	movwls	r2, #29185	; 0x7201
    d30c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d310:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d314:	ldrbtmi	r9, [fp], #-522	; 0xfffffdf6
    d318:	andls	r9, sp, #8, 4	; 0x80000000
    d31c:	strb	r9, [r4], pc, lsl #6
    d320:	movwls	r2, #41729	; 0xa301
    d324:	movwcc	lr, #31181	; 0x79cd
    d328:	movwls	r2, #53760	; 0xd200
    d32c:			; <UNDEFINED> instruction: 0xf8df4693
    d330:			; <UNDEFINED> instruction: 0xf04f3948
    d334:	andsls	r0, r2, #131072	; 0x20000
    d338:	andls	r4, fp, #2063597568	; 0x7b000000
    d33c:	movwls	r9, #61969	; 0xf211
    d340:			; <UNDEFINED> instruction: 0x2600e6b3
    d344:	movwcc	r9, #6918	; 0x1b06
    d348:	ldrbthi	pc, [pc], #-0	; d350 <pclose@plt+0xaf84>	; <UNPREDICTABLE>
    d34c:			; <UNDEFINED> instruction: 0xf1139b06
    d350:	svclt	0x001833ff
    d354:			; <UNDEFINED> instruction: 0xf1aa2301
    d358:	blx	fec8db68 <__bss_end__@@Base+0xfec6b314>
    d35c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    d360:			; <UNDEFINED> instruction: 0xf0002b00
    d364:	strcs	r8, [r0, #-230]	; 0xffffff1a
    d368:			; <UNDEFINED> instruction: 0xf0839b07
    d36c:	tstmi	r3, #67108864	; 0x4000000
    d370:			; <UNDEFINED> instruction: 0xf0839a08
    d374:	tstmi	r3, #67108864	; 0x4000000
    d378:	adcshi	pc, r9, r0
    d37c:	stmdals	lr, {r8, r9, sp}
    d380:			; <UNDEFINED> instruction: 0xf0002800
    d384:	vshr.u64	d24, d20, #60
    d388:			; <UNDEFINED> instruction: 0xf0041147
    d38c:			; <UNDEFINED> instruction: 0xf850021f
    d390:	blx	85141c <__bss_end__@@Base+0x82ebc8>
    d394:	ldrbeq	pc, [r1, r2, lsl #4]	; <UNPREDICTABLE>
    d398:	adchi	pc, r9, r0, asr #2
    d39c:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d3a0:			; <UNDEFINED> instruction: 0xf282fab2
    d3a4:	blls	20f8f4 <__bss_end__@@Base+0x1ed0a0>
    d3a8:			; <UNDEFINED> instruction: 0xf0402b00
    d3ac:	blls	2ed934 <__bss_end__@@Base+0x2cb0e0>
    d3b0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    d3b4:	andsle	r4, r5, r3, lsl r0
    d3b8:	movwls	r4, #46553	; 0xb5d9
    d3bc:	eorcs	fp, r7, #132, 30	; 0x210
    d3c0:	andcs	pc, fp, r8, lsl #16
    d3c4:	andeq	pc, r1, #-1073741822	; 0xc0000002
    d3c8:	svclt	0x003c454a
    d3cc:			; <UNDEFINED> instruction: 0xf8082124
    d3d0:			; <UNDEFINED> instruction: 0xf10b1002
    d3d4:			; <UNDEFINED> instruction: 0xf10b0202
    d3d8:	strbmi	r0, [sl, #-2819]	; 0xfffff4fd
    d3dc:			; <UNDEFINED> instruction: 0x2127bf3c
    d3e0:	andne	pc, r2, r8, lsl #16
    d3e4:			; <UNDEFINED> instruction: 0xf10745cb
    d3e8:	svclt	0x003c0701
    d3ec:			; <UNDEFINED> instruction: 0xf808235c
    d3f0:			; <UNDEFINED> instruction: 0xf10b300b
    d3f4:	blls	290000 <__bss_end__@@Base+0x26d7ac>
    d3f8:	svclt	0x003845cb
    d3fc:	andmi	pc, fp, r8, lsl #16
    d400:			; <UNDEFINED> instruction: 0xf10b2d00
    d404:	svclt	0x00080b01
    d408:	movwls	r2, #41728	; 0xa300
    d40c:	movwcc	r9, #6918	; 0x1b06
    d410:	mrcge	4, 2, APSR_nzcv, cr10, cr15, {3}
    d414:	vldrpl	d25, [sp, #36]	; 0x24
    d418:	svclt	0x00183500
    d41c:	cfstr32cs	mvfx2, [r0, #-4]
    d420:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {3}
    d424:	adcsge	pc, r0, sp, asr #17
    d428:			; <UNDEFINED> instruction: 0xf8dd46c2
    d42c:	stmdbls	r8, {r4, r5, r7, pc}
    d430:	andeq	pc, r2, #168, 2	; 0x2a
    d434:			; <UNDEFINED> instruction: 0xf282fab2
    d438:	b	8f988 <__bss_end__@@Base+0x6d134>
    d43c:			; <UNDEFINED> instruction: 0xf1bb0301
    d440:	svclt	0x00180f00
    d444:	blcs	1604c <version_etc_copyright@@Base+0x4db4>
    d448:	strbhi	pc, [sl], -r0, asr #32	; <UNPREDICTABLE>
    d44c:	movweq	pc, #4225	; 0x1081	; <UNPREDICTABLE>
    d450:			; <UNDEFINED> instruction: 0xf000401a
    d454:	blls	4aec44 <__bss_end__@@Base+0x48c3f0>
    d458:			; <UNDEFINED> instruction: 0xf0002b00
    d45c:	blls	2aec40 <__bss_end__@@Base+0x28c3ec>
    d460:			; <UNDEFINED> instruction: 0xf0402b00
    d464:	blls	46ed14 <__bss_end__@@Base+0x44c4c0>
    d468:	movwcc	r9, #2578	; 0xa12
    d46c:	movwcs	fp, #7960	; 0x1f18
    d470:	svceq	0x0000f1b9
    d474:	movwcs	fp, #3864	; 0xf18
    d478:			; <UNDEFINED> instruction: 0xf0002b00
    d47c:			; <UNDEFINED> instruction: 0xf8dd85e7
    d480:	tstls	r2, #68	; 0x44
    d484:			; <UNDEFINED> instruction: 0xf88a2327
    d488:			; <UNDEFINED> instruction: 0xf04f3000
    d48c:			; <UNDEFINED> instruction: 0xf8df0b01
    d490:			; <UNDEFINED> instruction: 0xf04f37ec
    d494:			; <UNDEFINED> instruction: 0xf8cd0802
    d498:	ldrbtmi	fp, [fp], #-52	; 0xffffffcc
    d49c:	movwcs	r9, #783	; 0x30f
    d4a0:	str	r9, [r2], -r8, lsl #6
    d4a4:	svclt	0x009845d9
    d4a8:	stmdble	r5, {r0, r3, r4, r6, r9, sl, lr}
    d4ac:	ldrbmi	r9, [r9], -fp, lsl #22
    d4b0:	cmpcs	ip, #738197504	; 0x2c000000
    d4b4:	andcc	pc, r1, r8, lsl #16
    d4b8:	svceq	0x0002f1ba
    d4bc:	bleq	898c8 <__bss_end__@@Base+0x67074>
    d4c0:	strhi	pc, [r8, #-0]!
    d4c4:	ldclne	8, cr9, [fp], #-24	; 0xffffffe8
    d4c8:	andle	r4, r5, #805306376	; 0x30000008
    d4cc:	stclpl	8, cr9, [r3], {9}
    d4d0:	blcs	25c198 <__bss_end__@@Base+0x239944>
    d4d4:	strhi	pc, [r3, #-576]!	; 0xfffffdc0
    d4d8:	blls	1d65a0 <__bss_end__@@Base+0x1b3d4c>
    d4dc:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    d4e0:			; <UNDEFINED> instruction: 0x462b431a
    d4e4:	ldrmi	fp, [r5], -r8, lsl #30
    d4e8:	svcge	0x0049f43f
    d4ec:	cfsh32cs	mvfx2, mvfx0, #0
    d4f0:	svcge	0x0054f47f
    d4f4:			; <UNDEFINED> instruction: 0xf0839a0b
    d4f8:	strcc	r0, [r1, -r1, lsl #6]
    d4fc:	sbcslt	r4, fp, #19
    d500:			; <UNDEFINED> instruction: 0xf43f2b00
    d504:	ldrbmi	sl, [r9, #3960]	; 0xf78
    d508:			; <UNDEFINED> instruction: 0x2327bf84
    d50c:	andcc	pc, fp, r8, lsl #16
    d510:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    d514:	bleq	c9948 <__bss_end__@@Base+0xa70f4>
    d518:	svclt	0x00844599
    d51c:			; <UNDEFINED> instruction: 0xf8082227
    d520:	movwcs	r2, #3
    d524:	strb	r9, [r6, -fp, lsl #6]!
    d528:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d52c:			; <UNDEFINED> instruction: 0xf282fab2
    d530:	svccs	0x00000952
    d534:	svcge	0x0017f47f
    d538:	andsmi	r9, r3, #8, 22	; 0x2000
    d53c:	svcge	0x0014f43f
    d540:			; <UNDEFINED> instruction: 0xf04f46c2
    d544:	blls	1cf554 <__bss_end__@@Base+0x1acd00>
    d548:	svclt	0x00182b00
    d54c:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d550:			; <UNDEFINED> instruction: 0x46499a13
    d554:	ldrbmi	r9, [r0], -sp, lsr #22
    d558:	andhi	pc, r0, sp, asr #17
    d55c:	andls	r2, r4, #0, 8
    d560:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    d564:	movwls	r9, #6676	; 0x1a14
    d568:	andls	r9, r3, #33554432	; 0x2000000
    d56c:	bls	27418c <__bss_end__@@Base+0x251938>
    d570:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    d574:	blls	59ef88 <__bss_end__@@Base+0x57c734>
    d578:	bls	85eee0 <__bss_end__@@Base+0x83c68c>
    d57c:	addsmi	r6, sl, #1769472	; 0x1b0000
    d580:	ldrhi	pc, [r4, #64]!	; 0x40
    d584:	pop	{r0, r1, r5, ip, sp, pc}
    d588:			; <UNDEFINED> instruction: 0x26008ff0
    d58c:	svceq	0x0002f1ba
    d590:	cmphi	r2, #0	; <UNPREDICTABLE>
    d594:	andcc	lr, r7, #3620864	; 0x374000
    d598:	andsmi	r2, r3, ip, asr r4
    d59c:	bcs	33dd8 <__bss_end__@@Base+0x11584>
    d5a0:	sadd16mi	fp, sl, r4
    d5a4:	strtmi	r2, [r3], -r0, lsl #4
    d5a8:			; <UNDEFINED> instruction: 0xf0402a00
    d5ac:	stmdbls	r7, {r0, r3, r6, r8, r9, pc}
    d5b0:			; <UNDEFINED> instruction: 0xf43f2900
    d5b4:			; <UNDEFINED> instruction: 0x461caed8
    d5b8:	ldrbt	r2, [r4], r0, lsl #10
    d5bc:			; <UNDEFINED> instruction: 0xf1ba2600
    d5c0:	svclt	0x001e0f02
    d5c4:	andcs	r9, r0, #75497472	; 0x4800000
    d5c8:			; <UNDEFINED> instruction: 0xf47f2427
    d5cc:	blls	239108 <__bss_end__@@Base+0x2168b4>
    d5d0:			; <UNDEFINED> instruction: 0xf0402b00
    d5d4:	blls	46e8b0 <__bss_end__@@Base+0x44c05c>
    d5d8:	blx	fecf3e00 <__bss_end__@@Base+0xfecd15ac>
    d5dc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    d5e0:	svceq	0x0000f1b9
    d5e4:	movwcs	fp, #3848	; 0xf08
    d5e8:	ldrbmi	fp, [r9, #2475]	; 0x9ab
    d5ec:			; <UNDEFINED> instruction: 0x2327bf84
    d5f0:	andcc	pc, fp, r8, lsl #16
    d5f4:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    d5f8:	svclt	0x00844599
    d5fc:			; <UNDEFINED> instruction: 0xf808225c
    d600:			; <UNDEFINED> instruction: 0xf10b2003
    d604:	strbmi	r0, [sl], -r2, lsl #6
    d608:			; <UNDEFINED> instruction: 0xf8dd4599
    d60c:	svclt	0x00849044
    d610:			; <UNDEFINED> instruction: 0xf8082127
    d614:	movwcs	r1, #3
    d618:	subls	pc, r4, sp, asr #17
    d61c:	bleq	109a50 <__bss_end__@@Base+0xe71fc>
    d620:	movwls	r4, #46737	; 0xb691
    d624:	ldrls	r2, [r2, #-1063]	; 0xfffffbd9
    d628:	strcs	lr, [r0], -r1, ror #14
    d62c:	svceq	0x0002f1ba
    d630:	teqhi	r8, #0	; <UNPREDICTABLE>
    d634:	svceq	0x0005f1ba
    d638:	msrhi	CPSR_x, #0
    d63c:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d640:	blx	fec96a48 <__bss_end__@@Base+0xfec741f4>
    d644:	ldrtcs	pc, [pc], #-642	; d64c <pclose@plt+0xb280>	; <UNPREDICTABLE>
    d648:	pkhtb	r0, sp, r2, asr #18
    d64c:			; <UNDEFINED> instruction: 0xf1aa2372
    d650:	stmdbls	r8, {r1, r9}
    d654:			; <UNDEFINED> instruction: 0xf282fab2
    d658:	andmi	r0, sl, #1343488	; 0x148000
    d65c:	strb	sp, [pc, -r7, lsr #1]!
    d660:	blls	216820 <__bss_end__@@Base+0x1f3fcc>
    d664:	ldrmi	r2, [r5], -r0, lsl #4
    d668:			; <UNDEFINED> instruction: 0xf43f2b00
    d66c:			; <UNDEFINED> instruction: 0xf8cdaea0
    d670:			; <UNDEFINED> instruction: 0x46c2a0b0
    d674:	ldrsbthi	pc, [r0], sp	; <UNPREDICTABLE>
    d678:	bls	1deecc <__bss_end__@@Base+0x1bc678>
    d67c:	andls	r4, r7, #26
    d680:	ldrbtcs	lr, [r4], #-1889	; 0xfffff89f
    d684:	strbtcs	lr, [r6], #-2029	; 0xfffff813
    d688:	blcs	342b0 <__bss_end__@@Base+0x11a5c>
    d68c:	ldrbthi	pc, [r1], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    d690:	strt	r2, [r7], r0, lsl #10
    d694:			; <UNDEFINED> instruction: 0xe7f72476
    d698:	strcs	r2, [r0, #-1536]	; 0xfffffa00
    d69c:	blls	24705c <__bss_end__@@Base+0x224808>
    d6a0:			; <UNDEFINED> instruction: 0xf0402b00
    d6a4:			; <UNDEFINED> instruction: 0x461e84fd
    d6a8:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d6ac:	blx	fecb42e0 <__bss_end__@@Base+0xfec91a8c>
    d6b0:			; <UNDEFINED> instruction: 0xf083f282
    d6b4:	ldmdbeq	r2, {r0, r8, r9}^
    d6b8:			; <UNDEFINED> instruction: 0xf43f4013
    d6bc:	ldrbmi	sl, [r9, #3827]	; 0xef3
    d6c0:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    d6c4:	andne	pc, fp, r8, lsl #16
    d6c8:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    d6cc:	svclt	0x00844589
    d6d0:			; <UNDEFINED> instruction: 0xf8082024
    d6d4:			; <UNDEFINED> instruction: 0xf10b0001
    d6d8:	strmi	r0, [r9, #258]	; 0x102
    d6dc:	eorcs	fp, r7, r4, lsl #31
    d6e0:	andeq	pc, r1, r8, lsl #16
    d6e4:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    d6e8:			; <UNDEFINED> instruction: 0xf63f4589
    d6ec:			; <UNDEFINED> instruction: 0xf10baee1
    d6f0:	movwls	r0, #47876	; 0xbb04
    d6f4:	ldrtcs	r2, [r0], #-1280	; 0xfffffb00
    d6f8:			; <UNDEFINED> instruction: 0x4633e6f9
    d6fc:			; <UNDEFINED> instruction: 0xf0402f00
    d700:	ldrtmi	r8, [r5], -sp, lsl #5
    d704:			; <UNDEFINED> instruction: 0x461e463a
    d708:	andcs	lr, r0, #48234496	; 0x2e00000
    d70c:	ldrmi	r2, [r5], -r2, ror #8
    d710:	strbtcs	lr, [r1], #-1613	; 0xfffff9b3
    d714:			; <UNDEFINED> instruction: 0x4633e7bc
    d718:	andcs	r4, r0, #55574528	; 0x3500000
    d71c:	strtcs	r4, [r0], #-1566	; 0xfffff9e2
    d720:	ldrtmi	lr, [r5], -r2, lsr #12
    d724:	strcs	lr, [r0], -sl, lsr #12
    d728:	blcs	74370 <__bss_end__@@Base+0x51b1c>
    d72c:	sbchi	pc, r1, #64	; 0x40
    d730:	stc	7, cr15, [r8, #-976]	; 0xfffffc30
    d734:	eorlt	r9, r3, #16, 20	; 0x10000
    d738:	stmdavs	r2, {r2, r4, r7, r9, sl, lr}
    d73c:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    d740:	orrmi	pc, r0, #50331648	; 0x3000000
    d744:	blls	1d834c <__bss_end__@@Base+0x1b5af8>
    d748:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    d74c:	andeq	pc, r1, #3
    d750:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    d754:	bcs	15f5c <version_etc_copyright@@Base+0x4cc4>
    d758:			; <UNDEFINED> instruction: 0x83a4f040
    d75c:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d760:			; <UNDEFINED> instruction: 0xf282fab2
    d764:	ldrb	r0, [pc, #2386]!	; e0be <pclose@plt+0xbcf2>
    d768:			; <UNDEFINED> instruction: 0xf0402c00
    d76c:	strls	r8, [r7], #-1217	; 0xfffffb3f
    d770:	blls	286d34 <__bss_end__@@Base+0x2644e0>
    d774:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    d778:	movwge	sp, #10454	; 0x28d6
    d77c:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    d780:			; <UNDEFINED> instruction: 0x47184413
    d784:	andeq	r0, r0, r1, lsr #4
    d788:			; <UNDEFINED> instruction: 0xffffffa5
    d78c:			; <UNDEFINED> instruction: 0xffffffa5
    d790:			; <UNDEFINED> instruction: 0xffffffa5
    d794:			; <UNDEFINED> instruction: 0xffffffa5
    d798:			; <UNDEFINED> instruction: 0xffffffa5
    d79c:			; <UNDEFINED> instruction: 0xffffffa5
    d7a0:	andeq	r0, r0, r3, lsl r2
    d7a4:	andeq	r0, r0, r5, lsl #4
    d7a8:	andeq	r0, r0, r1, lsl #4
    d7ac:	strdeq	r0, [r0], -sp
    d7b0:	andeq	r0, r0, r9, ror #4
    d7b4:	andeq	r0, r0, fp, asr r2
    d7b8:			; <UNDEFINED> instruction: 0xfffffec9
    d7bc:			; <UNDEFINED> instruction: 0xffffffa5
    d7c0:			; <UNDEFINED> instruction: 0xffffffa5
    d7c4:			; <UNDEFINED> instruction: 0xffffffa5
    d7c8:			; <UNDEFINED> instruction: 0xffffffa5
    d7cc:			; <UNDEFINED> instruction: 0xffffffa5
    d7d0:			; <UNDEFINED> instruction: 0xffffffa5
    d7d4:			; <UNDEFINED> instruction: 0xffffffa5
    d7d8:			; <UNDEFINED> instruction: 0xffffffa5
    d7dc:			; <UNDEFINED> instruction: 0xffffffa5
    d7e0:			; <UNDEFINED> instruction: 0xffffffa5
    d7e4:			; <UNDEFINED> instruction: 0xffffffa5
    d7e8:			; <UNDEFINED> instruction: 0xffffffa5
    d7ec:			; <UNDEFINED> instruction: 0xffffffa5
    d7f0:			; <UNDEFINED> instruction: 0xffffffa5
    d7f4:			; <UNDEFINED> instruction: 0xffffffa5
    d7f8:			; <UNDEFINED> instruction: 0xffffffa5
    d7fc:			; <UNDEFINED> instruction: 0xffffffa5
    d800:			; <UNDEFINED> instruction: 0xffffffa5
    d804:	andeq	r0, r0, pc, asr #4
    d808:	andeq	r0, r0, r1, asr #4
    d80c:	andeq	r0, r0, r1, asr #4
    d810:			; <UNDEFINED> instruction: 0xfffffda5
    d814:	andeq	r0, r0, r1, asr #4
    d818:			; <UNDEFINED> instruction: 0xffffffd9
    d81c:	andeq	r0, r0, r1, asr #4
    d820:			; <UNDEFINED> instruction: 0xfffffe3b
    d824:	andeq	r0, r0, r1, asr #4
    d828:	andeq	r0, r0, r1, asr #4
    d82c:	andeq	r0, r0, r1, asr #4
    d830:			; <UNDEFINED> instruction: 0xffffffd9
    d834:			; <UNDEFINED> instruction: 0xffffffd9
    d838:			; <UNDEFINED> instruction: 0xffffffd9
    d83c:			; <UNDEFINED> instruction: 0xffffffd9
    d840:			; <UNDEFINED> instruction: 0xffffffd9
    d844:			; <UNDEFINED> instruction: 0xffffffd9
    d848:			; <UNDEFINED> instruction: 0xffffffd9
    d84c:			; <UNDEFINED> instruction: 0xffffffd9
    d850:			; <UNDEFINED> instruction: 0xffffffd9
    d854:			; <UNDEFINED> instruction: 0xffffffd9
    d858:			; <UNDEFINED> instruction: 0xffffffd9
    d85c:			; <UNDEFINED> instruction: 0xffffffd9
    d860:			; <UNDEFINED> instruction: 0xffffffd9
    d864:			; <UNDEFINED> instruction: 0xffffffd9
    d868:			; <UNDEFINED> instruction: 0xffffffd9
    d86c:			; <UNDEFINED> instruction: 0xffffffd9
    d870:	andeq	r0, r0, r1, asr #4
    d874:	andeq	r0, r0, r1, asr #4
    d878:	andeq	r0, r0, r1, asr #4
    d87c:	andeq	r0, r0, r1, asr #4
    d880:			; <UNDEFINED> instruction: 0xfffffea9
    d884:			; <UNDEFINED> instruction: 0xffffffa5
    d888:			; <UNDEFINED> instruction: 0xffffffd9
    d88c:			; <UNDEFINED> instruction: 0xffffffd9
    d890:			; <UNDEFINED> instruction: 0xffffffd9
    d894:			; <UNDEFINED> instruction: 0xffffffd9
    d898:			; <UNDEFINED> instruction: 0xffffffd9
    d89c:			; <UNDEFINED> instruction: 0xffffffd9
    d8a0:			; <UNDEFINED> instruction: 0xffffffd9
    d8a4:			; <UNDEFINED> instruction: 0xffffffd9
    d8a8:			; <UNDEFINED> instruction: 0xffffffd9
    d8ac:			; <UNDEFINED> instruction: 0xffffffd9
    d8b0:			; <UNDEFINED> instruction: 0xffffffd9
    d8b4:			; <UNDEFINED> instruction: 0xffffffd9
    d8b8:			; <UNDEFINED> instruction: 0xffffffd9
    d8bc:			; <UNDEFINED> instruction: 0xffffffd9
    d8c0:			; <UNDEFINED> instruction: 0xffffffd9
    d8c4:			; <UNDEFINED> instruction: 0xffffffd9
    d8c8:			; <UNDEFINED> instruction: 0xffffffd9
    d8cc:			; <UNDEFINED> instruction: 0xffffffd9
    d8d0:			; <UNDEFINED> instruction: 0xffffffd9
    d8d4:			; <UNDEFINED> instruction: 0xffffffd9
    d8d8:			; <UNDEFINED> instruction: 0xffffffd9
    d8dc:			; <UNDEFINED> instruction: 0xffffffd9
    d8e0:			; <UNDEFINED> instruction: 0xffffffd9
    d8e4:			; <UNDEFINED> instruction: 0xffffffd9
    d8e8:			; <UNDEFINED> instruction: 0xffffffd9
    d8ec:			; <UNDEFINED> instruction: 0xffffffd9
    d8f0:	andeq	r0, r0, r1, asr #4
    d8f4:			; <UNDEFINED> instruction: 0xfffffe09
    d8f8:			; <UNDEFINED> instruction: 0xffffffd9
    d8fc:	andeq	r0, r0, r1, asr #4
    d900:			; <UNDEFINED> instruction: 0xffffffd9
    d904:	andeq	r0, r0, r1, asr #4
    d908:			; <UNDEFINED> instruction: 0xffffffd9
    d90c:			; <UNDEFINED> instruction: 0xffffffd9
    d910:			; <UNDEFINED> instruction: 0xffffffd9
    d914:			; <UNDEFINED> instruction: 0xffffffd9
    d918:			; <UNDEFINED> instruction: 0xffffffd9
    d91c:			; <UNDEFINED> instruction: 0xffffffd9
    d920:			; <UNDEFINED> instruction: 0xffffffd9
    d924:			; <UNDEFINED> instruction: 0xffffffd9
    d928:			; <UNDEFINED> instruction: 0xffffffd9
    d92c:			; <UNDEFINED> instruction: 0xffffffd9
    d930:			; <UNDEFINED> instruction: 0xffffffd9
    d934:			; <UNDEFINED> instruction: 0xffffffd9
    d938:			; <UNDEFINED> instruction: 0xffffffd9
    d93c:			; <UNDEFINED> instruction: 0xffffffd9
    d940:			; <UNDEFINED> instruction: 0xffffffd9
    d944:			; <UNDEFINED> instruction: 0xffffffd9
    d948:			; <UNDEFINED> instruction: 0xffffffd9
    d94c:			; <UNDEFINED> instruction: 0xffffffd9
    d950:			; <UNDEFINED> instruction: 0xffffffd9
    d954:			; <UNDEFINED> instruction: 0xffffffd9
    d958:			; <UNDEFINED> instruction: 0xffffffd9
    d95c:			; <UNDEFINED> instruction: 0xffffffd9
    d960:			; <UNDEFINED> instruction: 0xffffffd9
    d964:			; <UNDEFINED> instruction: 0xffffffd9
    d968:			; <UNDEFINED> instruction: 0xffffffd9
    d96c:			; <UNDEFINED> instruction: 0xffffffd9
    d970:			; <UNDEFINED> instruction: 0xfffffbc1
    d974:	andeq	r0, r0, r1, asr #4
    d978:			; <UNDEFINED> instruction: 0xfffffbc1
    d97c:			; <UNDEFINED> instruction: 0xfffffda5
    d980:	strbt	r2, [r4], -lr, ror #6
    d984:			; <UNDEFINED> instruction: 0xe6622374
    d988:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d98c:	blx	fec9671c <__bss_end__@@Base+0xfec73ec8>
    d990:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    d994:			; <UNDEFINED> instruction: 0xf1aae60b
    d998:	cmncs	r1, #536870912	; 0x20000000
    d99c:			; <UNDEFINED> instruction: 0xf282fab2
    d9a0:			; <UNDEFINED> instruction: 0xe6040952
    d9a4:	blcs	345c8 <__bss_end__@@Base+0x11d74>
    d9a8:	mrcge	4, 3, APSR_nzcv, cr9, cr15, {3}
    d9ac:	ldrbeq	r9, [r9, sp, lsr #22]
    d9b0:	rsbshi	pc, r5, #0, 2
    d9b4:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d9b8:	blx	fecb4ddc <__bss_end__@@Base+0xfec92588>
    d9bc:	strtmi	pc, [lr], -r2, lsl #5
    d9c0:	ldrb	r0, [r1], #2386	; 0x952
    d9c4:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d9c8:	blx	fec96dd0 <__bss_end__@@Base+0xfec7457c>
    d9cc:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    d9d0:			; <UNDEFINED> instruction: 0xf1aae5b2
    d9d4:	blx	fec8e1e4 <__bss_end__@@Base+0xfec6b990>
    d9d8:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    d9dc:			; <UNDEFINED> instruction: 0xf1aae5ac
    d9e0:	cmncs	r6, #536870912	; 0x20000000
    d9e4:			; <UNDEFINED> instruction: 0xf282fab2
    d9e8:	strb	r0, [r0, #2386]!	; 0x952
    d9ec:	andeq	pc, r2, #-2147483606	; 0x8000002a
    d9f0:	blx	fec967d0 <__bss_end__@@Base+0xfec73f7c>
    d9f4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    d9f8:	blls	347164 <__bss_end__@@Base+0x324910>
    d9fc:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    da00:	mrcge	6, 4, APSR_nzcv, cr1, cr15, {1}
    da04:			; <UNDEFINED> instruction: 0xf853a302
    da08:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    da0c:	svclt	0x00004718
    da10:			; <UNDEFINED> instruction: 0xfffffc8f
    da14:			; <UNDEFINED> instruction: 0xfffffd17
    da18:			; <UNDEFINED> instruction: 0xfffffd17
    da1c:			; <UNDEFINED> instruction: 0xfffffd17
    da20:			; <UNDEFINED> instruction: 0xfffffd17
    da24:			; <UNDEFINED> instruction: 0xfffffd17
    da28:			; <UNDEFINED> instruction: 0xfffffd17
    da2c:	andeq	r0, r0, r5, lsr #4
    da30:	andeq	r0, r0, r1, lsr #4
    da34:			; <UNDEFINED> instruction: 0xfffffc73
    da38:			; <UNDEFINED> instruction: 0xfffffc51
    da3c:			; <UNDEFINED> instruction: 0xfffffc85
    da40:			; <UNDEFINED> instruction: 0xfffffc77
    da44:	andeq	r0, r0, fp, lsl r2
    da48:			; <UNDEFINED> instruction: 0xfffffd17
    da4c:			; <UNDEFINED> instruction: 0xfffffd17
    da50:			; <UNDEFINED> instruction: 0xfffffd17
    da54:			; <UNDEFINED> instruction: 0xfffffd17
    da58:			; <UNDEFINED> instruction: 0xfffffd17
    da5c:			; <UNDEFINED> instruction: 0xfffffd17
    da60:			; <UNDEFINED> instruction: 0xfffffd17
    da64:			; <UNDEFINED> instruction: 0xfffffd17
    da68:			; <UNDEFINED> instruction: 0xfffffd17
    da6c:			; <UNDEFINED> instruction: 0xfffffd17
    da70:			; <UNDEFINED> instruction: 0xfffffd17
    da74:			; <UNDEFINED> instruction: 0xfffffd17
    da78:			; <UNDEFINED> instruction: 0xfffffd17
    da7c:			; <UNDEFINED> instruction: 0xfffffd17
    da80:			; <UNDEFINED> instruction: 0xfffffd17
    da84:			; <UNDEFINED> instruction: 0xfffffd17
    da88:			; <UNDEFINED> instruction: 0xfffffd17
    da8c:			; <UNDEFINED> instruction: 0xfffffd17
    da90:	andeq	r0, r0, r7, lsl r2
    da94:			; <UNDEFINED> instruction: 0xfffffc89
    da98:			; <UNDEFINED> instruction: 0xfffffc89
    da9c:	andeq	r0, r0, r5, lsl #4
    daa0:			; <UNDEFINED> instruction: 0xfffffc89
    daa4:	strdeq	r0, [r0], -sp
    daa8:			; <UNDEFINED> instruction: 0xfffffc89
    daac:			; <UNDEFINED> instruction: 0xfffffbad
    dab0:			; <UNDEFINED> instruction: 0xfffffc89
    dab4:			; <UNDEFINED> instruction: 0xfffffc89
    dab8:			; <UNDEFINED> instruction: 0xfffffc89
    dabc:	strdeq	r0, [r0], -sp
    dac0:	strdeq	r0, [r0], -sp
    dac4:	strdeq	r0, [r0], -sp
    dac8:	strdeq	r0, [r0], -sp
    dacc:	strdeq	r0, [r0], -sp
    dad0:	strdeq	r0, [r0], -sp
    dad4:	strdeq	r0, [r0], -sp
    dad8:	strdeq	r0, [r0], -sp
    dadc:	strdeq	r0, [r0], -sp
    dae0:	strdeq	r0, [r0], -sp
    dae4:	strdeq	r0, [r0], -sp
    dae8:	strdeq	r0, [r0], -sp
    daec:	strdeq	r0, [r0], -sp
    daf0:	strdeq	r0, [r0], -sp
    daf4:	strdeq	r0, [r0], -sp
    daf8:	strdeq	r0, [r0], -sp
    dafc:			; <UNDEFINED> instruction: 0xfffffc89
    db00:			; <UNDEFINED> instruction: 0xfffffc89
    db04:			; <UNDEFINED> instruction: 0xfffffc89
    db08:			; <UNDEFINED> instruction: 0xfffffc89
    db0c:			; <UNDEFINED> instruction: 0xfffffc1b
    db10:			; <UNDEFINED> instruction: 0xfffffd17
    db14:	strdeq	r0, [r0], -sp
    db18:	strdeq	r0, [r0], -sp
    db1c:	strdeq	r0, [r0], -sp
    db20:	strdeq	r0, [r0], -sp
    db24:	strdeq	r0, [r0], -sp
    db28:	strdeq	r0, [r0], -sp
    db2c:	strdeq	r0, [r0], -sp
    db30:	strdeq	r0, [r0], -sp
    db34:	strdeq	r0, [r0], -sp
    db38:	strdeq	r0, [r0], -sp
    db3c:	strdeq	r0, [r0], -sp
    db40:	strdeq	r0, [r0], -sp
    db44:	strdeq	r0, [r0], -sp
    db48:	strdeq	r0, [r0], -sp
    db4c:	strdeq	r0, [r0], -sp
    db50:	strdeq	r0, [r0], -sp
    db54:	strdeq	r0, [r0], -sp
    db58:	strdeq	r0, [r0], -sp
    db5c:	strdeq	r0, [r0], -sp
    db60:	strdeq	r0, [r0], -sp
    db64:	strdeq	r0, [r0], -sp
    db68:	strdeq	r0, [r0], -sp
    db6c:	strdeq	r0, [r0], -sp
    db70:	strdeq	r0, [r0], -sp
    db74:	strdeq	r0, [r0], -sp
    db78:	strdeq	r0, [r0], -sp
    db7c:			; <UNDEFINED> instruction: 0xfffffc89
    db80:			; <UNDEFINED> instruction: 0xfffffb7b
    db84:	strdeq	r0, [r0], -sp
    db88:			; <UNDEFINED> instruction: 0xfffffc89
    db8c:	strdeq	r0, [r0], -sp
    db90:			; <UNDEFINED> instruction: 0xfffffc89
    db94:	strdeq	r0, [r0], -sp
    db98:	strdeq	r0, [r0], -sp
    db9c:	strdeq	r0, [r0], -sp
    dba0:	strdeq	r0, [r0], -sp
    dba4:	strdeq	r0, [r0], -sp
    dba8:	strdeq	r0, [r0], -sp
    dbac:	strdeq	r0, [r0], -sp
    dbb0:	strdeq	r0, [r0], -sp
    dbb4:	strdeq	r0, [r0], -sp
    dbb8:	strdeq	r0, [r0], -sp
    dbbc:	strdeq	r0, [r0], -sp
    dbc0:	strdeq	r0, [r0], -sp
    dbc4:	strdeq	r0, [r0], -sp
    dbc8:	strdeq	r0, [r0], -sp
    dbcc:	strdeq	r0, [r0], -sp
    dbd0:	strdeq	r0, [r0], -sp
    dbd4:	strdeq	r0, [r0], -sp
    dbd8:	strdeq	r0, [r0], -sp
    dbdc:	strdeq	r0, [r0], -sp
    dbe0:	strdeq	r0, [r0], -sp
    dbe4:	strdeq	r0, [r0], -sp
    dbe8:	strdeq	r0, [r0], -sp
    dbec:	strdeq	r0, [r0], -sp
    dbf0:	strdeq	r0, [r0], -sp
    dbf4:	strdeq	r0, [r0], -sp
    dbf8:	strdeq	r0, [r0], -sp
    dbfc:			; <UNDEFINED> instruction: 0xfffff933
    dc00:			; <UNDEFINED> instruction: 0xfffffc89
    dc04:			; <UNDEFINED> instruction: 0xfffff933
    dc08:	andeq	r0, r0, r5, lsl #4
    dc0c:			; <UNDEFINED> instruction: 0x26004635
    dc10:	bllt	fed4bc14 <__bss_end__@@Base+0xfed293c0>
    dc14:	svccs	0x00002300
    dc18:	cfldrdge	mvd15, [r3, #-252]!	; 0xffffff04
    dc1c:	ldrmi	r2, [lr], -r0, lsl #10
    dc20:			; <UNDEFINED> instruction: 0xf7ff462b
    dc24:	movwcs	fp, #2988	; 0xbac
    dc28:			; <UNDEFINED> instruction: 0x2600e576
    dc2c:	str	r2, [lr, #-882]	; 0xfffffc8e
    dc30:	ldr	r2, [r6, #-1122]	; 0xfffffb9e
    dc34:	str	r2, [r7, #-1121]!	; 0xfffffb9f
    dc38:	blcs	34860 <__bss_end__@@Base+0x1200c>
    dc3c:	orrhi	pc, r0, r0, asr #32
    dc40:	blls	2db84c <__bss_end__@@Base+0x2b8ff8>
    dc44:	ldrbcs	r2, [ip], #-1280	; 0xfffffb00
    dc48:	blls	286db8 <__bss_end__@@Base+0x264564>
    dc4c:	movwcc	r7, #2139	; 0x85b
    dc50:	movwcs	fp, #7960	; 0x1f18
    dc54:	bllt	200bc58 <__bss_end__@@Base+0x1fe9404>
    dc58:	muleq	r1, r8, sp
    dc5c:	ldrdeq	r0, [r0], -ip
    dc60:			; <UNDEFINED> instruction: 0x00003eb0
    dc64:	andeq	r2, r0, r2, ror #31
    dc68:	strdeq	r2, [r0], -sl
    dc6c:	andeq	r3, r0, r8, ror #24
    dc70:	andeq	r3, r0, r0, lsr ip
    dc74:	andeq	r2, r0, sl, asr #26
    dc78:	andeq	r2, r0, r8, lsr #26
    dc7c:	andeq	r2, r0, r6, asr #23
    dc80:			; <UNDEFINED> instruction: 0xf0139b2d
    dc84:	andle	r0, r8, r4, lsl #6
    dc88:	vldmiane	r9!, {d9-d11}
    dc8c:	andle	r4, r4, #-1879048183	; 0x90000009
    dc90:	ldmdavc	r8, {r2, r3, r8, r9, fp, ip, pc}^
    dc94:			; <UNDEFINED> instruction: 0xf000283f
    dc98:	andcs	r8, r0, #1073741855	; 0x4000001f
    dc9c:			; <UNDEFINED> instruction: 0x4615243f
    dca0:	bllt	18cbca4 <__bss_end__@@Base+0x18a9450>
    dca4:	blcs	348cc <__bss_end__@@Base+0x12078>
    dca8:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    dcac:	ldrtcs	r4, [pc], #-1565	; dcb4 <pclose@plt+0xb8e8>
    dcb0:	blge	806d2c <__bss_end__@@Base+0x7e44d8>
    dcb4:	blls	1b291c <__bss_end__@@Base+0x1900c8>
    dcb8:	stmib	sp, {r9, sp}^
    dcbc:	movwcc	r2, #4639	; 0x121f
    dcc0:	stmdals	r9, {r0, r1, r8, ip, lr, pc}
    dcc4:	b	15cbc9c <__bss_end__@@Base+0x15a9448>
    dcc8:			; <UNDEFINED> instruction: 0xf8cd9006
    dccc:	blge	7b9ea4 <__bss_end__@@Base+0x797650>
    dcd0:	ldmdbhi	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    dcd4:	ldrdlt	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    dcd8:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    dcdc:	movwcs	r9, #789	; 0x315
    dce0:	ldrmi	lr, [fp], -sp, asr #19
    dce4:	ldmibne	ip!, {r1, r2, r3, r4, r9, sl, lr}
    dce8:	bl	274508 <__bss_end__@@Base+0x251cb4>
    dcec:	ldrbmi	r0, [fp], -r4, lsl #16
    dcf0:	ldmdals	r5, {r1, r4, r8, r9, fp, ip}
    dcf4:			; <UNDEFINED> instruction: 0xf0014641
    dcf8:			; <UNDEFINED> instruction: 0x4601f875
    dcfc:	stfnep	f3, [r3], {216}	; 0xd8
    dd00:	teqhi	pc, r0	; <UNPREDICTABLE>
    dd04:			; <UNDEFINED> instruction: 0xf0003002
    dd08:	blls	22e2e4 <__bss_end__@@Base+0x20ba90>
    dd0c:	svceq	0x0002f1ba
    dd10:	movwcs	fp, #3860	; 0xf14
    dd14:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    dd18:			; <UNDEFINED> instruction: 0xf0402b00
    dd1c:	ldmdals	lr, {r0, r1, r2, r4, r7, pc}
    dd20:			; <UNDEFINED> instruction: 0xf7f4440e
    dd24:	stmdacs	r0, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    dd28:	svclt	0x00084658
    dd2c:			; <UNDEFINED> instruction: 0xf7f42500
    dd30:	stmdacs	r0, {r2, r3, r8, fp, sp, lr, pc}
    dd34:	blls	202098 <__bss_end__@@Base+0x1df844>
    dd38:			; <UNDEFINED> instruction: 0xf08546b4
    dd3c:	lfmls	f0, 4, [fp], {1}
    dd40:	blvs	7484bc <__bss_end__@@Base+0x725c68>
    dd44:	ldmib	sp, {r1, r3, r4, lr}^
    dd48:			; <UNDEFINED> instruction: 0x46638919
    dd4c:			; <UNDEFINED> instruction: 0xf67f2b01
    dd50:	strbtmi	sl, [r3], -r2, lsl #26
    dd54:			; <UNDEFINED> instruction: 0xf8dd443b
    dd58:	andcs	lr, r0, r0, lsr r0
    dd5c:	ldrmi	r9, [r9], -ip, lsl #10
    dd60:	mrrceq	0, 4, pc, ip, cr15	; <UNPREDICTABLE>
    dd64:	bcs	35198 <__bss_end__@@Base+0x12944>
    dd68:			; <UNDEFINED> instruction: 0xf1aad04e
    dd6c:	stmdals	r8, {r1, r8, r9}
    dd70:			; <UNDEFINED> instruction: 0xf383fab3
    dd74:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    dd78:	addshi	pc, r7, r0, asr #32
    dd7c:	andeq	pc, r1, r5, lsl #1
    dd80:	andsle	r4, r5, r3
    dd84:	svclt	0x008445d9
    dd88:			; <UNDEFINED> instruction: 0xf8082027
    dd8c:			; <UNDEFINED> instruction: 0xf10b000b
    dd90:	strmi	r0, [r1, #1]
    dd94:	strcs	fp, [r4, #-3972]!	; 0xfffff07c
    dd98:	andpl	pc, r0, r8, lsl #16
    dd9c:	andeq	pc, r2, fp, lsl #2
    dda0:	bleq	10a1d4 <__bss_end__@@Base+0xe7980>
    dda4:	svclt	0x00844581
    dda8:			; <UNDEFINED> instruction: 0xf8082527
    ddac:	ldrmi	r5, [sp], -r0
    ddb0:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    ddb4:	svclt	0x008845d9
    ddb8:	andgt	pc, fp, r8, lsl #16
    ddbc:	svclt	0x00884599
    ddc0:			; <UNDEFINED> instruction: 0xf10709a0
    ddc4:	svclt	0x00840701
    ddc8:			; <UNDEFINED> instruction: 0xf8083030
    ddcc:			; <UNDEFINED> instruction: 0xf10b0003
    ddd0:			; <UNDEFINED> instruction: 0xf10b0302
    ddd4:	ldrmi	r0, [r9, #2819]	; 0xb03
    ddd8:			; <UNDEFINED> instruction: 0xf3c4bf88
    dddc:			; <UNDEFINED> instruction: 0xf00400c2
    dde0:	svclt	0x00840407
    dde4:			; <UNDEFINED> instruction: 0xf8083030
    dde8:	addmi	r0, pc, #3
    ddec:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    ddf0:	ldrmi	sp, [r0], -r7, ror #4
    ddf4:	svclt	0x008845d9
    ddf8:	andmi	pc, fp, r8, lsl #16
    ddfc:	bleq	8a230 <__bss_end__@@Base+0x679dc>
    de00:	svcmi	0x0001f81e
    de04:	lslsle	r2, r0, #20
    de08:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    de0c:	sbcslt	r4, fp, #43	; 0x2b
    de10:	ldrbmi	fp, [r9, #302]	; 0x12e
    de14:			; <UNDEFINED> instruction: 0xf808bf88
    de18:			; <UNDEFINED> instruction: 0xf10bc00b
    de1c:	strcc	r0, [r1, -r1, lsl #22]
    de20:	suble	r4, sl, #-268435448	; 0xf0000008
    de24:	subsle	r2, r0, r0, lsl #22
    de28:			; <UNDEFINED> instruction: 0xf04f45d9
    de2c:	svclt	0x00840600
    de30:			; <UNDEFINED> instruction: 0xf8082327
    de34:			; <UNDEFINED> instruction: 0xf10b300b
    de38:			; <UNDEFINED> instruction: 0xf10b0301
    de3c:	ldrmi	r0, [r9, #2818]	; 0xb02
    de40:	strcs	fp, [r7, #-3972]!	; 0xfffff07c
    de44:	andpl	pc, r3, r8, lsl #16
    de48:			; <UNDEFINED> instruction: 0xe7d34635
    de4c:			; <UNDEFINED> instruction: 0xf43f2901
    de50:	stclne	15, cr10, [r2], #-408	; 0xfffffe68
    de54:	movweq	lr, #6921	; 0x1b09
    de58:	ldrmi	r4, [ip], #-1098	; 0xfffffbb6
    de5c:	blcc	8beac <__bss_end__@@Base+0x69658>
    de60:	blcs	85cbd4 <__bss_end__@@Base+0x83a380>
    de64:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    de68:	ldrne	pc, [r4], #-3
    de6c:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    de70:	tstne	r1, r1, lsl r1
    de74:	tstne	r1, r1, lsl r1
    de78:	tstne	r1, r1, lsl r1
    de7c:	tstne	r1, r1, lsl r1
    de80:	tstne	r1, r1, lsl r1
    de84:	tstne	r1, r1, lsl r1
    de88:	ldrne	r1, [r1], #-273	; 0xfffffeef
    de8c:			; <UNDEFINED> instruction: 0xd1e54294
    de90:	ldmib	sp, {r0, r2, r6, r8, r9, sl, sp, lr, pc}^
    de94:			; <UNDEFINED> instruction: 0xf04fa919
    de98:			; <UNDEFINED> instruction: 0xf7ff0802
    de9c:	smlsdcc	r1, r4, fp, fp
    dea0:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dea4:	strcs	r9, [r0, #-2567]	; 0xfffff5f9
    dea8:			; <UNDEFINED> instruction: 0xf8cde753
    deac:			; <UNDEFINED> instruction: 0x46c2a0b0
    deb0:			; <UNDEFINED> instruction: 0xf8dd9307
    deb4:			; <UNDEFINED> instruction: 0xf7ff80b0
    deb8:	strls	fp, [fp, #-2886]	; 0xfffff4ba
    debc:			; <UNDEFINED> instruction: 0xf7ff9d0c
    dec0:	strls	fp, [fp, #-2847]	; 0xfffff4e1
    dec4:			; <UNDEFINED> instruction: 0xf7ff9d0c
    dec8:			; <UNDEFINED> instruction: 0x461eba96
    decc:	movwcs	lr, #6034	; 0x1792
    ded0:	movwls	r9, #29450	; 0x730a
    ded4:	movwls	r4, #54939	; 0xd69b
    ded8:			; <UNDEFINED> instruction: 0xf8cd4b91
    dedc:	ldrbtmi	r9, [fp], #-68	; 0xffffffbc
    dee0:	subls	pc, r8, sp, asr #17
    dee4:	eorls	pc, ip, sp, asr #17
    dee8:	eorls	pc, r0, sp, asr #17
    deec:			; <UNDEFINED> instruction: 0xf7ff930f
    def0:	movwcs	fp, #2268	; 0x8dc
    def4:	movwls	r9, #45842	; 0xb312
    def8:	tstls	r1, #162529280	; 0x9b00000
    defc:	movwls	r2, #29185	; 0x7201
    df00:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    df04:	andls	r4, sl, #138240	; 0x21c00
    df08:	andls	r4, r8, #2063597568	; 0x7b000000
    df0c:	movwls	r9, #61965	; 0xf20d
    df10:	stmialt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    df14:	ldrtcs	r4, [r0], #-1579	; 0xfffff9d5
    df18:			; <UNDEFINED> instruction: 0xf7ff2500
    df1c:	ldrbmi	fp, [r9, #2792]	; 0xae8
    df20:	ldrteq	pc, [r0], #-79	; 0xffffffb1	; <UNPREDICTABLE>
    df24:	teqcs	r0, #132, 30	; 0x210
    df28:	andcc	pc, fp, r8, lsl #16
    df2c:			; <UNDEFINED> instruction: 0xf1011c8b
    df30:	ldrmi	r0, [r9, #2819]	; 0xb03
    df34:	eorscs	fp, r0, r4, lsl #31
    df38:	andeq	pc, r3, r8, lsl #16
    df3c:	blt	ff38bf40 <__bss_end__@@Base+0xff3696ec>
    df40:	adcsge	pc, r0, sp, asr #17
    df44:			; <UNDEFINED> instruction: 0xf8dd46c2
    df48:			; <UNDEFINED> instruction: 0xf7ff80b0
    df4c:	bls	53cb44 <__bss_end__@@Base+0x51a2f0>
    df50:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    df54:			; <UNDEFINED> instruction: 0xf43f2b00
    df58:	ldrbmi	sl, [r9, #2203]	; 0x89b
    df5c:			; <UNDEFINED> instruction: 0xf80abf88
    df60:			; <UNDEFINED> instruction: 0xf812300b
    df64:			; <UNDEFINED> instruction: 0xf10b3f01
    df68:	blcs	10b74 <_IO_stdin_used@@Base+0x11f0>
    df6c:			; <UNDEFINED> instruction: 0xf7ffd1f5
    df70:			; <UNDEFINED> instruction: 0xf8cdb88f
    df74:	movwcs	sl, #176	; 0xb0
    df78:			; <UNDEFINED> instruction: 0xf8dd46c2
    df7c:			; <UNDEFINED> instruction: 0xf7ff80b0
    df80:			; <UNDEFINED> instruction: 0x46b4bb7c
    df84:	ldmib	sp, {r0, r1, r3, r4, sl, fp, ip, pc}^
    df88:	strcs	r6, [r0, #-2844]	; 0xfffff4e4
    df8c:	ldmdbhi	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    df90:	ldrb	r9, [sl], r7, lsl #20
    df94:	mrrcpl	11, 0, r9, ip, cr9
    df98:	msreq	CPSR_c, #164, 2	; 0x29
    df9c:	bcs	77ab0c <__bss_end__@@Base+0x7582b8>
    dfa0:	movwcs	sp, #6262	; 0x1876
    dfa4:	bls	5de1f8 <__bss_end__@@Base+0x5bb9a4>
    dfa8:			; <UNDEFINED> instruction: 0xf43f4013
    dfac:	blls	23998c <__bss_end__@@Base+0x217138>
    dfb0:	cmnle	r6, r0, lsl #22
    dfb4:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    dfb8:	svclt	0x008845d9
    dfbc:	andeq	pc, fp, r8, lsl #16
    dfc0:			; <UNDEFINED> instruction: 0x460f4599
    dfc4:	eorcs	fp, r2, #132, 30	; 0x210
    dfc8:	andcs	pc, r3, r8, lsl #16
    dfcc:	movweq	pc, #8459	; 0x210b	; <UNPREDICTABLE>
    dfd0:	svclt	0x00844599
    dfd4:			; <UNDEFINED> instruction: 0xf8082222
    dfd8:			; <UNDEFINED> instruction: 0xf10b2003
    dfdc:			; <UNDEFINED> instruction: 0xf10b0303
    dfe0:	ldrmi	r0, [r9, #2820]	; 0xb04
    dfe4:	eorscs	fp, pc, #132, 30	; 0x210
    dfe8:	andcs	pc, r3, r8, lsl #16
    dfec:	ldrmi	r2, [r5], -r0, lsl #4
    dff0:	blt	1d0bff4 <__bss_end__@@Base+0x1ce97a0>
    dff4:	strtmi	r9, [r1], -r6, lsl #16
    dff8:	ldrtmi	r4, [r3], -r5, asr #12
    dffc:	ldrtmi	r4, [r4], r1, lsl #5
    e000:	ldmib	sp, {r0, r1, r3, r4, sl, fp, ip, pc}^
    e004:	ldmib	sp, {r2, r3, r4, r8, r9, fp, sp, lr}^
    e008:	andle	r8, ip, #409600	; 0x64000
    e00c:	stmdavc	sp!, {r1, r3, r5, r9, sl, lr}
    e010:	rsb	fp, r9, r5, lsr #18
    e014:	svcpl	0x0001f812
    e018:	eorsle	r2, lr, r0, lsl #26
    e01c:	ldmne	r9!, {r0, r8, r9, ip, sp}^
    e020:	mvnsle	r4, #268435464	; 0x10000008
    e024:	bls	1dfa9c <__bss_end__@@Base+0x1bd248>
    e028:	str	r2, [lr], r0, lsl #10
    e02c:	movwls	r2, #41729	; 0xa301
    e030:	movwcc	lr, #31181	; 0x79cd
    e034:	movwls	r2, #53760	; 0xd200
    e038:	blmi	edfa8c <__bss_end__@@Base+0xebd238>
    e03c:	ldrbtmi	r9, [fp], #-530	; 0xfffffdee
    e040:	andsls	r9, r1, #-1342177280	; 0xb0000000
    e044:			; <UNDEFINED> instruction: 0xf7ff930f
    e048:			; <UNDEFINED> instruction: 0x461ab830
    e04c:	blcs	34c90 <__bss_end__@@Base+0x1243c>
    e050:	andcs	fp, r0, #12, 30	; 0x30
    e054:	andeq	pc, r1, #2
    e058:	ldrmi	fp, [sl], -r2, ror #2
    e05c:	cmplt	fp, fp, lsl r8
    e060:	svclt	0x008845d9
    e064:	andcc	pc, fp, sl, lsl #16
    e068:	svccc	0x0001f812
    e06c:	bleq	8a4a0 <__bss_end__@@Base+0x67c4c>
    e070:	mvnsle	r2, r0, lsl #22
    e074:	svclt	0x008445d9
    e078:			; <UNDEFINED> instruction: 0xf80a2300
    e07c:			; <UNDEFINED> instruction: 0xf7ff300b
    e080:			; <UNDEFINED> instruction: 0xf8cdba7a
    e084:			; <UNDEFINED> instruction: 0x46c2a0b0
    e088:	ldrsbthi	pc, [r0], sp	; <UNPREDICTABLE>
    e08c:	blt	184c090 <__bss_end__@@Base+0x182983c>
    e090:	strmi	r2, [r4], -r0, lsl #4
    e094:			; <UNDEFINED> instruction: 0xf7ff4615
    e098:	ldrmi	fp, [ip], r7, ror #18
    e09c:	ldrb	r9, [r4], -r7, lsl #20
    e0a0:	adcsge	pc, r0, sp, asr #17
    e0a4:			; <UNDEFINED> instruction: 0xf8dd46c2
    e0a8:			; <UNDEFINED> instruction: 0xf1a880b0
    e0ac:	blx	feccecbc <__bss_end__@@Base+0xfecac468>
    e0b0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    e0b4:			; <UNDEFINED> instruction: 0xf7ff9307
    e0b8:	blls	4fc9d8 <__bss_end__@@Base+0x4da184>
    e0bc:	bls	5170d8 <__bss_end__@@Base+0x4f4884>
    e0c0:	stmdals	sp!, {r1, r2, r3, r8, fp, ip, pc}
    e0c4:	andls	r9, r3, #4, 6	; 0x10000000
    e0c8:	andls	r9, r1, r2, lsl #2
    e0cc:	blls	19fa14 <__bss_end__@@Base+0x17d1c0>
    e0d0:	ldmdbls	r1, {r0, r3, r9, fp, ip, pc}
    e0d4:			; <UNDEFINED> instruction: 0xf7fe9400
    e0d8:	pkhbtmi	pc, r3, r1, lsl #31	; <UNPREDICTABLE>
    e0dc:	blt	130c0e0 <__bss_end__@@Base+0x12e988c>
    e0e0:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e0e4:	blt	c0c0e8 <__bss_end__@@Base+0xbe9894>
    e0e8:	strt	r9, [lr], -r7, lsl #20
    e0ec:	svc	0x0060f7f3
    e0f0:	tstls	r2, #0, 6
    e0f4:	ldrmi	r9, [fp], fp, lsl #6
    e0f8:	andcs	r9, r1, #1140850688	; 0x44000000
    e0fc:	blmi	2f2d20 <__bss_end__@@Base+0x2d04cc>
    e100:	ldrbtmi	r9, [fp], #-522	; 0xfffffdf6
    e104:	andls	r9, sp, #8, 4	; 0x80000000
    e108:			; <UNDEFINED> instruction: 0xf7fe930f
    e10c:	movwcs	fp, #4046	; 0xfce
    e110:	tstls	r1, #268435456	; 0x10000000
    e114:	movwcs	lr, #43469	; 0xa9cd
    e118:	ldmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e11c:	stmdb	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e120:	andeq	r3, r0, lr, lsr #32
    e124:	andeq	r2, r0, r8, asr r1
    e128:	andeq	r2, r0, lr, asr #29
    e12c:	andeq	r1, r0, lr, asr pc
    e130:	svcmi	0x00f0e92d
    e134:	strmi	fp, [r6], -sp, lsl #1
    e138:	tstls	r8, ip, lsl r6
    e13c:			; <UNDEFINED> instruction: 0xf7f44693
    e140:	svcmi	0x0042e84c
    e144:	ldrbtmi	r2, [pc], #-3584	; e14c <pclose@plt+0xbd80>
    e148:	stmdavs	r3, {r0, r2, r3, r4, r5, fp, sp, lr}
    e14c:	blle	1ef2d7c <__bss_end__@@Base+0x1ed0528>
    e150:			; <UNDEFINED> instruction: 0x46814b3f
    e154:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e158:	lfmle	f4, 4, [pc], {179}	; 0xb3
    e15c:	mvnsvc	pc, #82837504	; 0x4f00000
    e160:	mvnsvc	pc, #192, 12	; 0xc000000
    e164:	sfmle	f4, 2, [sp], #-632	; 0xfffffd88
    e168:	beq	14a58c <__bss_end__@@Base+0x127d38>
    e16c:	stmdaeq	r1, {r1, r2, r8, ip, sp, lr, pc}
    e170:	b	13df6cc <__bss_end__@@Base+0x13bce78>
    e174:	subsle	r0, fp, r8, asr #3
    e178:			; <UNDEFINED> instruction: 0xf0004628
    e17c:	strmi	pc, [r5], -r9, lsr #26
    e180:	svcmi	0x00346038
    e184:	ldrbtmi	r2, [pc], #-256	; e18c <pclose@plt+0xbdc0>
    e188:	bl	fea28270 <__bss_end__@@Base+0xfea05a1c>
    e18c:	bl	14e994 <__bss_end__@@Base+0x12c140>
    e190:	sbcseq	r0, r2, r0, asr #1
    e194:	ldmda	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e198:	andhi	pc, r0, r7, asr #17
    e19c:	bl	168d40 <__bss_end__@@Base+0x1464ec>
    e1a0:			; <UNDEFINED> instruction: 0xf85503c6
    e1a4:			; <UNDEFINED> instruction: 0xf104a036
    e1a8:			; <UNDEFINED> instruction: 0xf8d40208
    e1ac:			; <UNDEFINED> instruction: 0xf8d48004
    e1b0:	movwls	ip, #45096	; 0xb028
    e1b4:	ldmdavs	fp, {r0, r4, r6, r9, sl, lr}^
    e1b8:	stmdaeq	r1, {r3, r6, ip, sp, lr, pc}
    e1bc:	stmdavs	r7!, {r2, r8, r9, sl, ip, pc}
    e1c0:	ldrmi	r9, [r8], -r9, lsl #4
    e1c4:	ldrbmi	r9, [fp], -r8, lsl #20
    e1c8:	svcls	0x00099700
    e1cc:	andgt	pc, ip, sp, asr #17
    e1d0:	andhi	pc, r4, sp, asr #17
    e1d4:	andls	r9, r7, r2, lsl #14
    e1d8:			; <UNDEFINED> instruction: 0xff10f7fe
    e1dc:	stmdale	r0!, {r1, r7, r8, sl, lr}
    e1e0:			; <UNDEFINED> instruction: 0xf1004b1d
    e1e4:	stmdals	r7, {r0, r9, fp}
    e1e8:			; <UNDEFINED> instruction: 0xf845447b
    e1ec:	addsmi	sl, r8, #54	; 0x36
    e1f0:			; <UNDEFINED> instruction: 0xf7f3d001
    e1f4:			; <UNDEFINED> instruction: 0x4650ee96
    e1f8:	stc2l	0, cr15, [r6], {0}
    e1fc:	bvs	ff9b5e30 <__bss_end__@@Base+0xff9935dc>
    e200:	bvs	fe95fb74 <__bss_end__@@Base+0xfe93d320>
    e204:			; <UNDEFINED> instruction: 0xf8d44651
    e208:	bls	246210 <__bss_end__@@Base+0x2239bc>
    e20c:	svcls	0x00096078
    e210:	strpl	lr, [r3], -sp, asr #19
    e214:	and	pc, r0, sp, asr #17
    e218:	strhi	lr, [r1, -sp, asr #19]
    e21c:			; <UNDEFINED> instruction: 0xf7fe9007
    e220:	blls	2cdddc <__bss_end__@@Base+0x2ab588>
    e224:			; <UNDEFINED> instruction: 0xf8c99807
    e228:	andlt	r3, sp, r0
    e22c:	svchi	0x00f0e8bd
    e230:			; <UNDEFINED> instruction: 0xf0002000
    e234:	strmi	pc, [r5], -sp, asr #25
    e238:	muleq	r3, sl, r8
    e23c:	stm	r5, {r0, r2, r3, r4, r5, sp, lr}
    e240:	ldr	r0, [lr, r3]
    e244:	ldc2l	0, cr15, [r2, #-0]
    e248:	ldm	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e24c:	andeq	r3, r1, r6, ror #30
    e250:	andeq	r3, r1, r4, lsr #30
    e254:	strdeq	r3, [r1], -r2
    e258:	andeq	r4, r1, r8, lsr #32
    e25c:			; <UNDEFINED> instruction: 0x4604b570
    e260:	svc	0x00baf7f3
    e264:	stmdavs	r6, {r0, r2, r9, sl, lr}
    e268:	strtmi	fp, [r0], -ip, lsr #2
    e26c:			; <UNDEFINED> instruction: 0xf0002130
    e270:	eorvs	pc, lr, r7, asr #26
    e274:	stcmi	13, cr11, [r5], {112}	; 0x70
    e278:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    e27c:	strvc	pc, [r0], #1284	; 0x504
    e280:			; <UNDEFINED> instruction: 0xf0004620
    e284:	eorvs	pc, lr, sp, lsr sp	; <UNPREDICTABLE>
    e288:	svclt	0x0000bd70
    e28c:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    e290:	stmdavs	r0, {r3, r8, ip, sp, pc}
    e294:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    e298:			; <UNDEFINED> instruction: 0xf5004478
    e29c:	stmdavs	r0, {r7, ip, sp, lr}
    e2a0:	svclt	0x00004770
    e2a4:	andeq	r3, r1, r8, ror pc
    e2a8:	andvs	fp, r1, r8, lsl #2
    e2ac:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    e2b0:			; <UNDEFINED> instruction: 0xf5004478
    e2b4:	andvs	r7, r1, r0, lsl #1
    e2b8:	svclt	0x00004770
    e2bc:	andeq	r3, r1, r0, ror #30
    e2c0:	orrslt	fp, r8, r0, lsr r4
    e2c4:			; <UNDEFINED> instruction: 0xf100094c
    e2c8:			; <UNDEFINED> instruction: 0xf0010308
    e2cc:			; <UNDEFINED> instruction: 0xf853011f
    e2d0:	blx	962368 <__bss_end__@@Base+0x93fb14>
    e2d4:	submi	pc, r2, r1
    e2d8:	andeq	pc, r1, r0
    e2dc:	andeq	pc, r1, #2
    e2e0:	rsbmi	r4, sl, sl, lsl #1
    e2e4:	eorcs	pc, r4, r3, asr #16
    e2e8:			; <UNDEFINED> instruction: 0x4770bc30
    e2ec:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    e2f0:	addvc	pc, r0, r0, lsl #10
    e2f4:	svclt	0x0000e7e6
    e2f8:	andeq	r3, r1, r2, lsr #30
    e2fc:	tstlt	r0, r3, lsl #12
    e300:	subsvs	r6, r9, r8, asr r8
    e304:	blmi	e00cc <__bss_end__@@Base+0xbd878>
    e308:			; <UNDEFINED> instruction: 0xf503447b
    e30c:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    e310:			; <UNDEFINED> instruction: 0x47706059
    e314:	andeq	r3, r1, r8, lsl #30
    e318:	cmplt	r8, r8, lsl #10
    e31c:	svclt	0x00182a00
    e320:			; <UNDEFINED> instruction: 0xf04f2900
    e324:	andvs	r0, r3, sl, lsl #6
    e328:	stmib	r0, {r0, r2, r3, ip, lr, pc}^
    e32c:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    e330:	bcs	20350 <version_etc_copyright@@Base+0xf0b8>
    e334:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    e338:	movweq	pc, #41039	; 0xa04f	; <UNPREDICTABLE>
    e33c:			; <UNDEFINED> instruction: 0xf5004478
    e340:	andvs	r7, r3, r0, lsl #1
    e344:			; <UNDEFINED> instruction: 0xf7f4d1f1
    e348:	svclt	0x0000e81a
    e34c:	ldrdeq	r3, [r1], -r4
    e350:	svcmi	0x00f0e92d
    e354:	strmi	fp, [r0], r7, lsl #1
    e358:	ldcls	6, cr4, [r0], {137}	; 0x89
    e35c:			; <UNDEFINED> instruction: 0x461e4692
    e360:			; <UNDEFINED> instruction: 0xf7f3b1d4
    e364:	bvs	ffa0a054 <__bss_end__@@Base+0xff9e7800>
    e368:			; <UNDEFINED> instruction: 0x46524633
    e36c:			; <UNDEFINED> instruction: 0xf8d04649
    e370:	strmi	fp, [r5], -r0
    e374:			; <UNDEFINED> instruction: 0xf1049704
    e378:	bvs	fe98ffa0 <__bss_end__@@Base+0xfe96d74c>
    e37c:	stmib	sp, {r6, r9, sl, lr}^
    e380:	stmdavs	r7!, {r1, r9, sl, ip, sp, lr}^
    e384:	stmdavs	r4!, {r0, r8, r9, sl, ip, pc}
    e388:			; <UNDEFINED> instruction: 0xf7fe9400
    e38c:			; <UNDEFINED> instruction: 0xf8c5fe37
    e390:	andlt	fp, r7, r0
    e394:	svchi	0x00f0e8bd
    e398:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    e39c:	strvc	pc, [r0], #1284	; 0x504
    e3a0:	svclt	0x0000e7df
    e3a4:	andeq	r3, r1, r6, ror lr
    e3a8:	svcmi	0x00f0e92d
    e3ac:	addlt	r4, fp, r1, lsl #13
    e3b0:	ldrmi	r4, [r6], -sl, lsl #13
    e3b4:	blcs	1fc2c <version_etc_copyright@@Base+0xe994>
    e3b8:			; <UNDEFINED> instruction: 0xf7f3d039
    e3bc:	bvs	ff909ffc <__bss_end__@@Base+0xff8e77a8>
    e3c0:	tstcs	r0, r5, ror #16
    e3c4:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
    e3c8:	svclt	0x0008428e
    e3cc:	streq	pc, [r1, #-69]	; 0xffffffbb
    e3d0:	stmdavs	r2, {r0, r1, r2, r8, sl, ip, pc}
    e3d4:	movwls	r4, #17927	; 0x4607
    e3d8:	ldrbmi	r4, [r3], -r8, lsl #12
    e3dc:	bvs	fe8b2bfc <__bss_end__@@Base+0xfe8903a8>
    e3e0:	andhi	pc, r8, sp, asr #17
    e3e4:	andls	r9, r3, #4194304	; 0x400000
    e3e8:	stmdavs	r5!, {r1, r3, r6, r9, sl, lr}
    e3ec:			; <UNDEFINED> instruction: 0xf7fe9500
    e3f0:	mcrrne	14, 0, pc, r1, cr5	; <UNPREDICTABLE>
    e3f4:	smlabbls	r9, r3, r6, r4
    e3f8:			; <UNDEFINED> instruction: 0xf0004608
    e3fc:	bvs	ff98d318 <__bss_end__@@Base+0xff96aac4>
    e400:	stmdbls	r9, {r1, r3, r6, r9, sl, lr}
    e404:	strls	r4, [r4, #-1619]	; 0xfffff9ad
    e408:	strls	r6, [r3, #-2725]	; 0xfffff55b
    e40c:	stmib	sp, {r0, r1, r2, r8, sl, fp, ip, pc}^
    e410:	stmdavs	r4!, {r0, fp, ip, lr}
    e414:	andls	r9, r8, r0, lsl #8
    e418:	ldc2l	7, cr15, [r0, #1016]!	; 0x3f8
    e41c:	eorsvs	r9, sl, r6, lsl #20
    e420:			; <UNDEFINED> instruction: 0xf8c6b10e
    e424:	stmdals	r8, {ip, sp, pc}
    e428:	pop	{r0, r1, r3, ip, sp, pc}
    e42c:	stcmi	15, cr8, [r2], {240}	; 0xf0
    e430:			; <UNDEFINED> instruction: 0xf504447c
    e434:	strb	r7, [r0, r0, lsl #9]
    e438:	andeq	r3, r1, r0, ror #27
    e43c:	andcs	r4, r0, #19922944	; 0x1300000
    e440:	svclt	0x00b2f7ff
    e444:	blmi	620ca8 <__bss_end__@@Base+0x5fe454>
    e448:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    e44c:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    e450:	ldmdavs	lr, {r0, r9, fp, sp}
    e454:			; <UNDEFINED> instruction: 0xf1a6dd0a
    e458:	ldrtmi	r0, [r4], -r8, lsl #10
    e45c:	strbeq	lr, [r2, #2821]	; 0xb05
    e460:	strcc	r6, [r8], #-2272	; 0xfffff720
    e464:	ldcl	7, cr15, [ip, #-972]	; 0xfffffc34
    e468:	mvnsle	r4, ip, lsr #5
    e46c:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    e470:	adcmi	r4, r0, #124, 8	; 0x7c000000
    e474:			; <UNDEFINED> instruction: 0xf7f3d007
    e478:	blmi	3899d0 <__bss_end__@@Base+0x36717c>
    e47c:	addvc	pc, r0, #1325400064	; 0x4f000000
    e480:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e484:	cfstrsmi	mvf2, [fp], {1}
    e488:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    e48c:	andle	r4, r3, lr, lsr #5
    e490:			; <UNDEFINED> instruction: 0xf7f34630
    e494:	eorvs	lr, r5, r6, asr #26
    e498:	andcs	r4, r1, #7168	; 0x1c00
    e49c:	andsvs	r4, sl, fp, ror r4
    e4a0:	svclt	0x0000bd70
    e4a4:	andeq	r3, r1, r0, lsr ip
    e4a8:	andeq	r3, r1, r2, ror #24
    e4ac:	andeq	r3, r1, r0, lsr #27
    e4b0:	andeq	r3, r1, ip, lsr #24
    e4b4:	andeq	r3, r1, r4, lsr #24
    e4b8:	ldrdeq	r3, [r1], -ip
    e4bc:			; <UNDEFINED> instruction: 0xf04f4b03
    e4c0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    e4c4:	orrvc	pc, r0, #12582912	; 0xc00000
    e4c8:	svclt	0x0000e632
    e4cc:	andeq	r3, r1, lr, asr #26
    e4d0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    e4d4:	orrvc	pc, r0, #12582912	; 0xc00000
    e4d8:	svclt	0x0000e62a
    e4dc:	andeq	r3, r1, lr, lsr sp
    e4e0:	strmi	r4, [r1], -r4, lsl #22
    e4e4:	rscscc	pc, pc, #79	; 0x4f
    e4e8:	ldrbtmi	r2, [fp], #-0
    e4ec:	orrvc	pc, r0, #12582912	; 0xc00000
    e4f0:	svclt	0x0000e61e
    e4f4:	andeq	r3, r1, r6, lsr #26
    e4f8:	strmi	r4, [sl], -r3, lsl #22
    e4fc:	andcs	r4, r0, r1, lsl #12
    e500:			; <UNDEFINED> instruction: 0xf503447b
    e504:	ldr	r7, [r3], -r0, lsl #7
    e508:	andeq	r3, r1, r0, lsl sp
    e50c:	ldrblt	r4, [r0, #2830]!	; 0xb0e
    e510:	cfstrsmi	mvf4, [lr, #-492]	; 0xfffffe14
    e514:	stcge	0, cr11, [r1], {143}	; 0x8f
    e518:			; <UNDEFINED> instruction: 0x46064617
    e51c:			; <UNDEFINED> instruction: 0x4620595d
    e520:	movwls	r6, #55339	; 0xd82b
    e524:	ldc2l	7, cr15, [r8], #1016	; 0x3f8
    e528:			; <UNDEFINED> instruction: 0xf04f4623
    e52c:			; <UNDEFINED> instruction: 0x463932ff
    e530:			; <UNDEFINED> instruction: 0xf7ff4630
    e534:	bls	38dd30 <__bss_end__@@Base+0x36b4dc>
    e538:	addsmi	r6, sl, #2818048	; 0x2b0000
    e53c:	andlt	sp, pc, r1, lsl #2
    e540:			; <UNDEFINED> instruction: 0xf7f3bdf0
    e544:	svclt	0x0000ed36
    e548:	muleq	r1, r4, r8
    e54c:	ldrdeq	r0, [r0], -ip
    e550:	mvnsmi	lr, sp, lsr #18
    e554:	stcmi	6, cr4, [lr], {152}	; 0x98
    e558:	stcmi	0, cr11, [lr, #-568]	; 0xfffffdc8
    e55c:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    e560:	strtmi	r4, [r3], -r6, lsl #12
    e564:	ldmdbpl	sp, {r0, sl, fp, sp, pc}^
    e568:	stmdavs	fp!, {r5, r9, sl, lr}
    e56c:			; <UNDEFINED> instruction: 0xf7fe930d
    e570:			; <UNDEFINED> instruction: 0x4623fcd3
    e574:	ldrtmi	r4, [r9], -r2, asr #12
    e578:			; <UNDEFINED> instruction: 0xf7ff4630
    e57c:	bls	38dce8 <__bss_end__@@Base+0x36b494>
    e580:	addsmi	r6, sl, #2818048	; 0x2b0000
    e584:	andlt	sp, lr, r2, lsl #2
    e588:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e58c:	ldc	7, cr15, [r0, #-972]	; 0xfffffc34
    e590:	andeq	r3, r1, r6, asr #16
    e594:	ldrdeq	r0, [r0], -ip
    e598:	strmi	r4, [r1], -sl, lsl #12
    e59c:			; <UNDEFINED> instruction: 0xf7ff2000
    e5a0:	svclt	0x0000bfb5
    e5a4:			; <UNDEFINED> instruction: 0x460a4613
    e5a8:	andcs	r4, r0, r1, lsl #12
    e5ac:	svclt	0x00d0f7ff
    e5b0:	ldrbmi	lr, [r0, sp, lsr #18]!
    e5b4:	ldcmi	6, cr4, [ip], {150}	; 0x96
    e5b8:	strmi	r4, [r9], r0, lsl #13
    e5bc:	ldrbtmi	r4, [ip], #-3611	; 0xfffff1e5
    e5c0:			; <UNDEFINED> instruction: 0xf504b08e
    e5c4:	svcmi	0x001a7480
    e5c8:	cfstrsge	mvf4, [r1, #-504]	; 0xfffffe08
    e5cc:	b	1401610 <__bss_end__@@Base+0x13dedbc>
    e5d0:	ldmibpl	r6!, {r1, r2, r3, r4, r6, sl, fp, ip}^
    e5d4:			; <UNDEFINED> instruction: 0xf00eaf03
    e5d8:	strgt	r0, [pc, #-3615]	; d7c1 <pclose@plt+0xb3f5>
    e5dc:			; <UNDEFINED> instruction: 0xf8d6cc0f
    e5e0:	strgt	sl, [pc, #-0]	; e5e8 <pclose@plt+0xc21c>
    e5e4:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    e5e8:	eorsge	pc, r4, sp, asr #17
    e5ec:	andeq	lr, pc, r5, lsl #17
    e5f0:			; <UNDEFINED> instruction: 0xf857464a
    e5f4:	blge	626ac <__bss_end__@@Base+0x3fe58>
    e5f8:	andcs	r4, r0, r1, asr #12
    e5fc:	vst1.8	{d15-d16}, [lr :128], r5
    e600:			; <UNDEFINED> instruction: 0xf00443e4
    e604:	blx	10f610 <__bss_end__@@Base+0xecdbc>
    e608:	rsbmi	pc, ip, lr, lsl #8
    e60c:	eormi	pc, ip, r7, asr #16
    e610:	stc2	7, cr15, [lr, #1020]	; 0x3fc
    e614:	ldmdavs	r3!, {r0, r2, r3, r9, fp, ip, pc}
    e618:			; <UNDEFINED> instruction: 0xd102429a
    e61c:	pop	{r1, r2, r3, ip, sp, pc}
    e620:			; <UNDEFINED> instruction: 0xf7f387f0
    e624:	svclt	0x0000ecc6
    e628:	andeq	r3, r1, r2, asr ip
    e62c:	ldrdeq	r3, [r1], -ip
    e630:	ldrdeq	r0, [r0], -ip
    e634:			; <UNDEFINED> instruction: 0xf04f460a
    e638:			; <UNDEFINED> instruction: 0xf7ff31ff
    e63c:	svclt	0x0000bfb9
    e640:			; <UNDEFINED> instruction: 0xf04f223a
    e644:			; <UNDEFINED> instruction: 0xf7ff31ff
    e648:	svclt	0x0000bfb3
    e64c:			; <UNDEFINED> instruction: 0xf7ff223a
    e650:	svclt	0x0000bfaf
    e654:	push	{r3, r4, r8, r9, fp, lr}
    e658:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    e65c:	addslt	r4, sl, r7, lsl sp
    e660:	ldrmi	r4, [r0], r7, lsl #12
    e664:	ldmdbpl	lr, {r2, r3, r5, r6, r9, sl, lr}^
    e668:	stcge	6, cr4, [sp, #-128]	; 0xffffff80
    e66c:	tstls	r9, #3342336	; 0x330000
    e670:	mrrc2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    e674:	strgt	ip, [pc, #-3087]	; da6d <pclose@plt+0xb6a1>
    e678:			; <UNDEFINED> instruction: 0xf8ddcc0f
    e67c:	strgt	lr, [pc, #-64]	; e644 <pclose@plt+0xc278>
    e680:			; <UNDEFINED> instruction: 0x0c0eea6f
    e684:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    e688:	strvs	pc, [r0], #12
    e68c:	streq	lr, [lr], #-2692	; 0xfffff57c
    e690:	stm	r5, {r4, sl, ip, pc}
    e694:	blge	34e6d8 <__bss_end__@@Base+0x32be84>
    e698:	rscscc	pc, pc, #79	; 0x4f
    e69c:	ldrtmi	r4, [r8], -r1, asr #12
    e6a0:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    e6a4:	ldmdavs	r3!, {r0, r3, r4, r9, fp, ip, pc}
    e6a8:			; <UNDEFINED> instruction: 0xd102429a
    e6ac:	pop	{r1, r3, r4, ip, sp, pc}
    e6b0:			; <UNDEFINED> instruction: 0xf7f381f0
    e6b4:	svclt	0x0000ec7e
    e6b8:	andeq	r3, r1, sl, asr #14
    e6bc:	ldrdeq	r0, [r0], -ip
    e6c0:	ldrbmi	lr, [r0, sp, lsr #18]!
    e6c4:	ldcmi	0, cr11, [ip], {144}	; 0x90
    e6c8:	ldrmi	r4, [r4], lr, lsl #13
    e6cc:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
    e6d0:			; <UNDEFINED> instruction: 0xf5044699
    e6d4:	blge	eb8dc <__bss_end__@@Base+0xc9088>
    e6d8:			; <UNDEFINED> instruction: 0xf1bc9301
    e6dc:	svclt	0x00180f00
    e6e0:	svceq	0x0000f1be
    e6e4:			; <UNDEFINED> instruction: 0xf04fcc0f
    e6e8:	vnmlsmi.f32	s0, s8, s20
    e6ec:	stcls	15, cr4, [r1, #-80]	; 0xffffffb0
    e6f0:	ldmibpl	r6!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    e6f4:	cfstr32gt	mvfx12, [pc], {15}
    e6f8:			; <UNDEFINED> instruction: 0xf8cd6837
    e6fc:	strgt	sl, [pc, #-12]	; e6f8 <pclose@plt+0xc32c>
    e700:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    e704:	stm	r5, {r0, r1, r2, r3, r8, r9, sl, ip, pc}
    e708:	andsle	r0, r2, pc
    e70c:	strbmi	r9, [r9], -r1, lsl #22
    e710:			; <UNDEFINED> instruction: 0x46409a18
    e714:	eors	pc, r4, sp, asr #17
    e718:	eorsgt	pc, r8, sp, asr #17
    e71c:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    e720:	ldmdavs	r3!, {r0, r1, r2, r3, r9, fp, ip, pc}
    e724:			; <UNDEFINED> instruction: 0xd102429a
    e728:	pop	{r4, ip, sp, pc}
    e72c:			; <UNDEFINED> instruction: 0xf7f387f0
    e730:			; <UNDEFINED> instruction: 0xf7f3ec40
    e734:	svclt	0x0000ee24
    e738:	andeq	r3, r1, r2, asr #22
    e73c:			; <UNDEFINED> instruction: 0x000136b4
    e740:	ldrdeq	r0, [r0], -ip
    e744:	addlt	fp, r2, r0, lsl r5
    e748:	ldrbtcc	pc, [pc], #79	; e750 <pclose@plt+0xc384>	; <UNPREDICTABLE>
    e74c:			; <UNDEFINED> instruction: 0xf7ff9400
    e750:			; <UNDEFINED> instruction: 0xb002ffb7
    e754:	svclt	0x0000bd10
    e758:	addlt	fp, r2, r0, lsl r5
    e75c:			; <UNDEFINED> instruction: 0xf04f4613
    e760:			; <UNDEFINED> instruction: 0x460a34ff
    e764:	strmi	r9, [r1], -r0, lsl #8
    e768:			; <UNDEFINED> instruction: 0xf7ff2000
    e76c:	andlt	pc, r2, r9, lsr #31
    e770:	svclt	0x0000bd10
    e774:	addlt	fp, r3, r0, lsl #10
    e778:	ldrmi	r9, [r3], -r0, lsl #6
    e77c:	strmi	r4, [r1], -sl, lsl #12
    e780:			; <UNDEFINED> instruction: 0xf7ff2000
    e784:	mullt	r3, sp, pc	; <UNPREDICTABLE>
    e788:	blx	14c906 <__bss_end__@@Base+0x12a0b2>
    e78c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    e790:	strb	r3, [sp], #772	; 0x304
    e794:	andeq	r3, r1, sl, ror #17
    e798:	strmi	r4, [sl], -r3, lsl #22
    e79c:	andcs	r4, r0, r1, lsl #12
    e7a0:	movwcc	r4, #17531	; 0x447b
    e7a4:	svclt	0x0000e4c4
    e7a8:	ldrdeq	r3, [r1], -r8
    e7ac:			; <UNDEFINED> instruction: 0xf04f4b02
    e7b0:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    e7b4:	ldrt	r3, [fp], #772	; 0x304
    e7b8:	andeq	r3, r1, r6, asr #17
    e7bc:	strmi	r4, [r1], -r3, lsl #22
    e7c0:	rscscc	pc, pc, #79	; 0x4f
    e7c4:	ldrbtmi	r2, [fp], #-0
    e7c8:	ldrt	r3, [r1], #772	; 0x304
    e7cc:			; <UNDEFINED> instruction: 0x000138b2
    e7d0:	strdlt	fp, [r9], r0
    e7d4:	strmi	r4, [r5], -r7, lsl #31
    e7d8:			; <UNDEFINED> instruction: 0x460ee9dd
    e7dc:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    e7e0:	andls	sp, r0, #86	; 0x56
    e7e4:	movwls	r4, #6788	; 0x1a84
    e7e8:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
    e7ec:			; <UNDEFINED> instruction: 0xf7f32101
    e7f0:	stmibmi	r2, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
    e7f4:	andcs	r2, r0, r5, lsl #4
    e7f8:			; <UNDEFINED> instruction: 0xf7f34479
    e7fc:	blmi	fe04971c <__bss_end__@@Base+0xfe026ec8>
    e800:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    e804:	strtmi	r4, [r8], -r2, lsl #12
    e808:	stc	7, cr15, [r4, #-972]!	; 0xfffffc34
    e80c:	andcs	r4, r5, #2048000	; 0x1f4000
    e810:	ldrbtmi	r2, [r9], #-0
    e814:	bl	fee4c7e8 <__bss_end__@@Base+0xfee29f94>
    e818:	vpadd.i8	q10, q0, <illegal reg q13.5>
    e81c:	smlattcs	r1, r2, ip, r7
    e820:			; <UNDEFINED> instruction: 0xf8cd58fa
    e824:	strmi	ip, [r3], -r0
    e828:			; <UNDEFINED> instruction: 0xf7f34628
    e82c:	ldmdbmi	r7!, {r2, r4, r8, sl, fp, sp, lr, pc}^
    e830:	andcs	r2, r0, r5, lsl #4
    e834:			; <UNDEFINED> instruction: 0xf7f34479
    e838:	strtmi	lr, [r9], -r8, lsr #23
    e83c:	bl	9cc810 <__bss_end__@@Base+0x9a9fbc>
    e840:	vceq.f32	d2, d0, d9
    e844:	ldm	pc, {r0, r1, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    e848:	blcs	88a868 <__bss_end__@@Base+0x868014>
    e84c:	cmpvc	lr, sl, lsr fp
    e850:	ldreq	r9, [r6, #3462]!	; 0xd86
    e854:	andcs	r4, r5, #1802240	; 0x1b8000
    e858:	andcs	r4, r0, r9, ror r4
    e85c:	bl	fe54c830 <__bss_end__@@Base+0xfe529fdc>
    e860:	andcc	lr, r7, #212, 18	; 0x350000
    e864:	smlatbcs	r1, r6, r9, r6
    e868:	stmdbvs	r2!, {r0, r1, r2, r9, ip, pc}^
    e86c:	stmdbvs	r3!, {r1, r2, r8, r9, ip, pc}
    e870:	stmiavs	r6!, {r0, r2, r9, sl, ip, pc}^
    e874:	stmiavs	r2!, {r2, r9, ip, pc}
    e878:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    e87c:	strcs	lr, [r1], -sp, asr #19
    e880:	stmdavs	r3!, {r8, r9, ip, pc}
    e884:	strtmi	r4, [r8], -r2, lsl #12
    e888:	stcl	7, cr15, [r4], #972	; 0x3cc
    e88c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    e890:	ldrmi	r9, [r3], -r0, lsl #6
    e894:	tstcs	r1, pc, asr sl
    e898:			; <UNDEFINED> instruction: 0xf7f3447a
    e89c:	sbfx	lr, ip, #25, #9
    e8a0:	andcs	r4, r5, #1523712	; 0x174000
    e8a4:	ldrbtmi	r2, [r9], #-0
    e8a8:	bl	1bcc87c <__bss_end__@@Base+0x1baa028>
    e8ac:	tstcs	r1, r3, lsr #16
    e8b0:	strtmi	r4, [r8], -r2, lsl #12
    e8b4:	pop	{r0, r3, ip, sp, pc}
    e8b8:			; <UNDEFINED> instruction: 0xf7f340f0
    e8bc:	ldmdbmi	r7, {r0, r3, r6, r7, sl, fp, ip, sp, pc}^
    e8c0:	andcs	r2, r0, r5, lsl #4
    e8c4:			; <UNDEFINED> instruction: 0xf7f34479
    e8c8:	ldmib	r4, {r5, r6, r8, r9, fp, sp, lr, pc}^
    e8cc:	mrscs	r3, R9_usr
    e8d0:	strmi	r9, [r2], -lr, lsl #4
    e8d4:	andlt	r4, r9, r8, lsr #12
    e8d8:	ldrhtmi	lr, [r0], #141	; 0x8d
    e8dc:	ldclt	7, cr15, [r8], #972	; 0x3cc
    e8e0:	andcs	r4, r5, #1294336	; 0x13c000
    e8e4:	ldrbtmi	r2, [r9], #-0
    e8e8:	bl	13cc8bc <__bss_end__@@Base+0x13aa068>
    e8ec:			; <UNDEFINED> instruction: 0x2601e9d4
    e8f0:	tstcs	r1, r3, lsr #16
    e8f4:	strcs	lr, [lr], -sp, asr #19
    e8f8:	strtmi	r4, [r8], -r2, lsl #12
    e8fc:	pop	{r0, r3, ip, sp, pc}
    e900:			; <UNDEFINED> instruction: 0xf7f340f0
    e904:	stmdbmi	r7, {r0, r2, r5, r7, sl, fp, ip, sp, pc}^
    e908:	andcs	r2, r0, r5, lsl #4
    e90c:			; <UNDEFINED> instruction: 0xf7f34479
    e910:	ldmib	r4, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    e914:	stmdavs	r3!, {r1, r9, sl, sp}^
    e918:	stmib	sp, {r0, r8, sp}^
    e91c:	movwls	r2, #1537	; 0x601
    e920:	strmi	r6, [r2], -r3, lsr #16
    e924:			; <UNDEFINED> instruction: 0xf7f34628
    e928:			; <UNDEFINED> instruction: 0xe7afec96
    e92c:	andcs	r4, r5, #1015808	; 0xf8000
    e930:	ldrbtmi	r2, [r9], #-0
    e934:	bl	a4c908 <__bss_end__@@Base+0xa2a0b4>
    e938:	movwvs	lr, #14804	; 0x39d4
    e93c:	smlatbcs	r1, r2, r8, r6
    e940:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    e944:	strcs	lr, [r1], -sp, asr #19
    e948:	stmdavs	r3!, {r8, r9, ip, pc}
    e94c:	strtmi	r4, [r8], -r2, lsl #12
    e950:	stc	7, cr15, [r0], {243}	; 0xf3
    e954:	ldmdbmi	r5!, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    e958:	andcs	r2, r0, r5, lsl #4
    e95c:			; <UNDEFINED> instruction: 0xf7f34479
    e960:	ldmib	r4, {r2, r4, r8, r9, fp, sp, lr, pc}^
    e964:	stmiavs	r6!, {r2, r9, ip, sp}^
    e968:	andls	r2, r4, #1073741824	; 0x40000000
    e96c:	movwls	r6, #14498	; 0x38a2
    e970:	stmib	sp, {r0, r1, r5, r6, fp, sp, lr}^
    e974:	movwls	r2, #1537	; 0x601
    e978:	strmi	r6, [r2], -r3, lsr #16
    e97c:			; <UNDEFINED> instruction: 0xf7f34628
    e980:	str	lr, [r3, sl, ror #24]
    e984:	andcs	r4, r5, #688128	; 0xa8000
    e988:	ldrbtmi	r2, [r9], #-0
    e98c:	b	fff4c960 <__bss_end__@@Base+0xfff2a10c>
    e990:			; <UNDEFINED> instruction: 0x2605e9d4
    e994:	tstcs	r1, r3, lsr #18
    e998:	stmiavs	r6!, {r0, r2, r9, sl, ip, pc}^
    e99c:	stmiavs	r2!, {r2, r9, ip, pc}
    e9a0:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    e9a4:	strcs	lr, [r1], -sp, asr #19
    e9a8:	stmdavs	r3!, {r8, r9, ip, pc}
    e9ac:	strtmi	r4, [r8], -r2, lsl #12
    e9b0:	mrrc	7, 15, pc, r0, cr3	; <UNPREDICTABLE>
    e9b4:	ldmdbmi	pc, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    e9b8:	andcs	r2, r0, r5, lsl #4
    e9bc:			; <UNDEFINED> instruction: 0xf7f34479
    e9c0:	ldmib	r4, {r2, r5, r6, r7, r9, fp, sp, lr, pc}^
    e9c4:	stmdbvs	r2!, {r1, r2, r8, r9, sp, lr}^
    e9c8:	movwls	r2, #24833	; 0x6101
    e9cc:	strls	r6, [r5], -r3, lsr #18
    e9d0:	andls	r6, r4, #15073280	; 0xe60000
    e9d4:	movwls	r6, #14498	; 0x38a2
    e9d8:	stmib	sp, {r0, r1, r5, r6, fp, sp, lr}^
    e9dc:	movwls	r2, #1537	; 0x601
    e9e0:	strmi	r6, [r2], -r3, lsr #16
    e9e4:			; <UNDEFINED> instruction: 0xf7f34628
    e9e8:	smlaldx	lr, pc, r6, ip	; <UNPREDICTABLE>
    e9ec:	andcs	r4, r5, #294912	; 0x48000
    e9f0:			; <UNDEFINED> instruction: 0xe7324479
    e9f4:	andeq	r3, r1, r8, asr #11
    e9f8:	muleq	r0, lr, r7
    e9fc:	andeq	r2, r0, r4, lsr #15
    ea00:	andeq	r2, r0, sl, lsr #15
    ea04:	andeq	r2, r0, r2, lsr #15
    ea08:	andeq	r0, r0, ip, lsr r2
    ea0c:	andeq	r2, r0, r4, lsl #15
    ea10:	andeq	r2, r0, r8, lsr r9
    ea14:	strdeq	r2, [r0], -ip
    ea18:	ldrdeq	r2, [r0], -lr
    ea1c:	ldrdeq	r2, [r0], -r0
    ea20:	andeq	r2, r0, r6, asr #15
    ea24:			; <UNDEFINED> instruction: 0x000027bc
    ea28:			; <UNDEFINED> instruction: 0x000027b6
    ea2c:			; <UNDEFINED> instruction: 0x000027b0
    ea30:	andeq	r2, r0, sl, lsr #15
    ea34:	andeq	r2, r0, r4, lsr #15
    ea38:	ldrdeq	r2, [r0], -r4
    ea3c:	strdlt	fp, [r3], r0
    ea40:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    ea44:			; <UNDEFINED> instruction: 0x463db134
    ea48:			; <UNDEFINED> instruction: 0xf8552400
    ea4c:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    ea50:	mvnsle	r2, r0, lsl #28
    ea54:	strvc	lr, [r0], #-2509	; 0xfffff633
    ea58:	mrc2	7, 5, pc, cr10, cr15, {7}
    ea5c:	ldcllt	0, cr11, [r0, #12]!
    ea60:	mvnsmi	lr, sp, lsr #18
    ea64:	ldcmi	0, cr11, [r1], {142}	; 0x8e
    ea68:	ldcmi	14, cr10, [r1, #-8]
    ea6c:	svcls	0x0014447c
    ea70:	andhi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    ea74:			; <UNDEFINED> instruction: 0xf8d82400
    ea78:	strls	r5, [sp, #-0]
    ea7c:	blpl	14cbe0 <__bss_end__@@Base+0x12a38c>
    ea80:	svcpl	0x0004f846
    ea84:	strcc	fp, [r1], #-277	; 0xfffffeeb
    ea88:	mvnsle	r2, sl, lsl #24
    ea8c:	cfstrsge	mvf9, [r3], {1}
    ea90:			; <UNDEFINED> instruction: 0xf7ff9400
    ea94:	bls	38e510 <__bss_end__@@Base+0x36bcbc>
    ea98:	ldrdcc	pc, [r0], -r8
    ea9c:			; <UNDEFINED> instruction: 0xd102429a
    eaa0:	pop	{r1, r2, r3, ip, sp, pc}
    eaa4:			; <UNDEFINED> instruction: 0xf7f381f0
    eaa8:	svclt	0x0000ea84
    eaac:	andeq	r3, r1, r8, lsr r3
    eab0:	ldrdeq	r0, [r0], -ip
    eab4:	push	{r3, sl, ip, sp, pc}
    eab8:	strdlt	r4, [pc], r0
    eabc:	mrcge	12, 0, r4, cr5, cr3, {0}
    eac0:	svcge	0x00024d13
    eac4:			; <UNDEFINED> instruction: 0xf856447c
    eac8:			; <UNDEFINED> instruction: 0xf8543b04
    eacc:	strcs	r8, [r0], #-5
    ead0:			; <UNDEFINED> instruction: 0xf8d89602
    ead4:	strls	r5, [sp, #-0]
    ead8:	blpl	14cc38 <__bss_end__@@Base+0x12a3e4>
    eadc:	svcpl	0x0004f847
    eae0:	strcc	fp, [r1], #-277	; 0xfffffeeb
    eae4:	mvnsle	r2, sl, lsl #24
    eae8:	cfstrsge	mvf9, [r3], {1}
    eaec:			; <UNDEFINED> instruction: 0xf7ff9400
    eaf0:	bls	38e4b4 <__bss_end__@@Base+0x36bc60>
    eaf4:	ldrdcc	pc, [r0], -r8
    eaf8:			; <UNDEFINED> instruction: 0xd104429a
    eafc:	pop	{r0, r1, r2, r3, ip, sp, pc}
    eb00:	strdlt	r4, [r1], -r0
    eb04:			; <UNDEFINED> instruction: 0xf7f34770
    eb08:	svclt	0x0000ea54
    eb0c:	andeq	r3, r1, r0, ror #5
    eb10:	ldrdeq	r0, [r0], -ip
    eb14:	andcs	r4, r5, #20, 18	; 0x50000
    eb18:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    eb1c:	ldcmi	0, cr2, [r3], {-0}
    eb20:	b	cccaf4 <__bss_end__@@Base+0xcaa2a0>
    eb24:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    eb28:			; <UNDEFINED> instruction: 0x4601447a
    eb2c:			; <UNDEFINED> instruction: 0xf7f32001
    eb30:	ldmdbmi	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    eb34:	andcs	r2, r0, r5, lsl #4
    eb38:			; <UNDEFINED> instruction: 0xf7f34479
    eb3c:	blmi	3c93dc <__bss_end__@@Base+0x3a6b88>
    eb40:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    eb44:			; <UNDEFINED> instruction: 0x4601447a
    eb48:			; <UNDEFINED> instruction: 0xf7f32001
    eb4c:	stmdbmi	ip, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
    eb50:	andcs	r2, r0, r5, lsl #4
    eb54:			; <UNDEFINED> instruction: 0xf7f34479
    eb58:	blmi	2c93c0 <__bss_end__@@Base+0x2a6b6c>
    eb5c:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    eb60:	ldmdavs	r9, {r4, lr}
    eb64:	ldmiblt	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eb68:	andeq	r2, r0, r6, ror #13
    eb6c:	andeq	r3, r1, lr, ror r2
    eb70:	andeq	r1, r0, r8, lsl r7
    eb74:	andeq	r2, r0, r0, ror #13
    eb78:	andeq	r2, r0, sl, ror #13
    eb7c:	andeq	r1, r0, ip, lsr lr
    eb80:	strdeq	r2, [r0], -ip
    eb84:	andeq	r0, r0, ip, lsl r2
    eb88:			; <UNDEFINED> instruction: 0x4604b510
    eb8c:	b	fe7ccb60 <__bss_end__@@Base+0xfe7aa30c>
    eb90:	svclt	0x00183400
    eb94:	stmdacs	r0, {r0, sl, sp}
    eb98:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    eb9c:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    eba0:			; <UNDEFINED> instruction: 0xf8c4f000
    eba4:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    eba8:			; <UNDEFINED> instruction: 0xbc01fba0
    ebac:	movweq	pc, #284	; 0x11c	; <UNPREDICTABLE>
    ebb0:	movwcs	fp, #7960	; 0x1f18
    ebb4:	svceq	0x0000f1bb
    ebb8:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    ebbc:			; <UNDEFINED> instruction: 0xf000fb01
    ebc0:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    ebc4:	svclt	0x00e0f7ff
    ebc8:			; <UNDEFINED> instruction: 0xf8b0f000
    ebcc:	svclt	0x00dcf7ff
    ebd0:	ldrlt	r1, [r0, #-3075]	; 0xfffff3fd
    ebd4:	movwcs	fp, #7960	; 0x1f18
    ebd8:	svclt	0x00182900
    ebdc:	ldmdblt	r3, {r8, r9, sp}^
    ebe0:			; <UNDEFINED> instruction: 0xf7f3460c
    ebe4:	strcc	lr, [r0], #-2554	; 0xfffff606
    ebe8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    ebec:	svclt	0x00182800
    ebf0:	stmdblt	r4!, {sl, sp}
    ebf4:			; <UNDEFINED> instruction: 0xf7f3bd10
    ebf8:	mulcs	r0, r4, r9
    ebfc:			; <UNDEFINED> instruction: 0xf000bd10
    ec00:	svclt	0x0000f895
    ec04:	blx	fe87c0ee <__bss_end__@@Base+0xfe85989a>
    ec08:	cfstr32ne	mvfx4, [fp], #-8
    ec0c:	movwcs	fp, #7960	; 0x1f18
    ec10:	blle	199c18 <__bss_end__@@Base+0x1773c4>
    ec14:	blx	bd0ca <__bss_end__@@Base+0x9a876>
    ec18:	pop	{r0, r8, ip, sp, lr, pc}
    ec1c:			; <UNDEFINED> instruction: 0xf7ff4038
    ec20:			; <UNDEFINED> instruction: 0xf000bfd7
    ec24:	svclt	0x0000f883
    ec28:			; <UNDEFINED> instruction: 0x460fb5f8
    ec2c:	stmdavs	ip, {r0, r2, r4, r9, sl, lr}
    ec30:	orrslt	r4, r8, r6, lsl #12
    ec34:	subspl	pc, r4, r5, asr #4
    ec38:	vmov.i32	d20, #1358954496	; 0x51000000
    ec3c:			; <UNDEFINED> instruction: 0xf0005055
    ec40:	adcmi	pc, r0, #220160	; 0x35c00
    ec44:			; <UNDEFINED> instruction: 0x1c63d914
    ec48:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    ec4c:			; <UNDEFINED> instruction: 0x4630603c
    ec50:			; <UNDEFINED> instruction: 0xf104fb05
    ec54:	ldrhtmi	lr, [r8], #141	; 0x8d
    ec58:	svclt	0x00baf7ff
    ec5c:	blx	fe93b1b6 <__bss_end__@@Base+0xfe918962>
    ec60:	lfmne	f1, 4, [r3], {5}
    ec64:	movwcs	fp, #7960	; 0x1f18
    ec68:	blle	59070 <__bss_end__@@Base+0x3681c>
    ec6c:	rscle	r2, sp, r0, lsl #22
    ec70:			; <UNDEFINED> instruction: 0xf85cf000
    ec74:	subcs	r4, r0, r1, lsl r6
    ec78:	blx	feecac82 <__bss_end__@@Base+0xfeea842e>
    ec7c:	svclt	0x00942d40
    ec80:	mcrrne	6, 0, r4, r4, cr4
    ec84:	svclt	0x0000e7eb
    ec88:	stmdavs	fp, {r3, r8, sl, ip, sp, pc}
    ec8c:	vand	<illegal reg q13.5>, <illegal reg q2.5>, q8
    ec90:	vmov.i32	<illegal reg q10.5>, #21248	; 0x00005300
    ec94:	addsmi	r5, r3, #1342177285	; 0x50000005
    ec98:	mrrcne	8, 1, sp, sl, cr2
    ec9c:	cmpeq	r3, #2048	; 0x800
    eca0:	ldrmi	r6, [r9], -fp
    eca4:			; <UNDEFINED> instruction: 0x4008e8bd
    eca8:	svclt	0x0092f7ff
    ecac:	tstle	r6, r0, lsl #22
    ecb0:	andvs	r2, fp, r0, asr #6
    ecb4:	pop	{r0, r3, r4, r9, sl, lr}
    ecb8:			; <UNDEFINED> instruction: 0xf7ff4008
    ecbc:	ble	ffbfeae8 <__bss_end__@@Base+0xffbdc294>
    ecc0:			; <UNDEFINED> instruction: 0xf834f000
    ecc4:			; <UNDEFINED> instruction: 0x4604b510
    ecc8:			; <UNDEFINED> instruction: 0xff5ef7ff
    eccc:	tstcs	r0, r2, lsr #12
    ecd0:			; <UNDEFINED> instruction: 0x4010e8bd
    ecd4:	blt	fe6ccca8 <__bss_end__@@Base+0xfe6aa454>
    ecd8:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    ecdc:			; <UNDEFINED> instruction: 0xbc01fba0
    ece0:	movweq	pc, #284	; 0x11c	; <UNPREDICTABLE>
    ece4:	movwcs	fp, #7960	; 0x1f18
    ece8:	svceq	0x0000f1bb
    ecec:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    ecf0:	stmia	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ecf4:	pop	{r3, r8, ip, sp, pc}
    ecf8:			; <UNDEFINED> instruction: 0xf0008800
    ecfc:	svclt	0x0000f817
    ed00:			; <UNDEFINED> instruction: 0x460cb538
    ed04:	strmi	r4, [r8], -r5, lsl #12
    ed08:			; <UNDEFINED> instruction: 0xff3ef7ff
    ed0c:	strtmi	r4, [r9], -r2, lsr #12
    ed10:	ldrhtmi	lr, [r8], -sp
    ed14:	stmdblt	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed18:			; <UNDEFINED> instruction: 0x4604b510
    ed1c:	b	acccf0 <__bss_end__@@Base+0xaaa49c>
    ed20:	strtmi	r1, [r0], -r1, asr #24
    ed24:			; <UNDEFINED> instruction: 0x4010e8bd
    ed28:	svclt	0x00eaf7ff
    ed2c:	andcs	fp, r5, #8, 10	; 0x2000000
    ed30:	andcs	r4, r0, r9, lsl #22
    ed34:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    ed38:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    ed3c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    ed40:	stmdb	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed44:	tstcs	r0, r7, lsl #20
    ed48:			; <UNDEFINED> instruction: 0x4603447a
    ed4c:			; <UNDEFINED> instruction: 0xf7f34620
    ed50:			; <UNDEFINED> instruction: 0xf7f3e998
    ed54:	svclt	0x0000eb14
    ed58:	andeq	r3, r1, lr, rrx
    ed5c:	andeq	r0, r0, r8, lsr #4
    ed60:	andeq	r2, r0, r8, lsl #11
    ed64:	andeq	r1, r0, r4, asr #28
    ed68:	strdlt	fp, [r8, #88]	; 0x58
    ed6c:	strmi	r2, [r4], -sl, lsl #16
    ed70:	strtmi	sp, [r0], -r1
    ed74:	stmdavs	pc, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    ed78:	stmdbmi	sp, {r0, r2, r3, r9, sl, lr}
    ed7c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    ed80:	stmia	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed84:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ed88:			; <UNDEFINED> instruction: 0x4638d1f3
    ed8c:	ldrbtcc	pc, [pc], #79	; ed94 <pclose@plt+0xc9c8>	; <UNPREDICTABLE>
    ed90:	b	feaccd64 <__bss_end__@@Base+0xfeaaa510>
    ed94:			; <UNDEFINED> instruction: 0xf7f3602e
    ed98:	teqcs	sp, #32, 20	; 0x20000
    ed9c:	strb	r6, [r8, r3]!
    eda0:	b	6ccd74 <__bss_end__@@Base+0x6aa520>
    eda4:	ldrbtcc	pc, [pc], #79	; edac <pclose@plt+0xc9e0>	; <UNPREDICTABLE>
    eda8:	andvs	r2, r3, pc, asr r3
    edac:	svclt	0x0000e7e1
    edb0:	andeq	r2, r0, sl, asr r5
    edb4:			; <UNDEFINED> instruction: 0x460cb510
    edb8:	ldmib	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    edbc:	pop	{r0, r5, r9, sl, lr}
    edc0:	bfi	r4, r0, #0, #18
    edc4:			; <UNDEFINED> instruction: 0x460cb510
    edc8:	stmdb	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    edcc:	pop	{r0, r5, r9, sl, lr}
    edd0:	bfi	r4, r0, #0, #10
    edd4:			; <UNDEFINED> instruction: 0x460cb510
    edd8:	stmdb	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eddc:	pop	{r0, r5, r9, sl, lr}
    ede0:	bfi	r4, r0, #0, #2
    ede4:	mvnsmi	lr, sp, lsr #18
    ede8:	ldcmi	6, cr4, [r6], {15}
    edec:	ldmdbmi	r6, {r1, r2, r4, r9, sl, lr}
    edf0:	ldrbtmi	fp, [ip], #-130	; 0xffffff7e
    edf4:	andhi	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    edf8:	strbtmi	r4, [ip], -r2, lsr #12
    edfc:	ldrdcs	pc, [r0], -r8
    ee00:	tstlt	r0, r1, lsl #4
    ee04:	ldrtmi	r4, [r2], -r4, lsl #12
    ee08:			; <UNDEFINED> instruction: 0x46204639
    ee0c:	ldmdb	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee10:	svclt	0x00182e00
    ee14:	svceq	0x0003f110
    ee18:	stmdale	r8, {r0, r2, r9, sl, lr}
    ee1c:	strtmi	r9, [r8], -r1, lsl #20
    ee20:	ldrdcc	pc, [r0], -r8
    ee24:			; <UNDEFINED> instruction: 0xd10b429a
    ee28:	pop	{r1, ip, sp, pc}
    ee2c:	strdcs	r8, [r0], -r0
    ee30:	blx	fec4ae38 <__bss_end__@@Base+0xfec285e4>
    ee34:	mvnsle	r2, r0, lsl #16
    ee38:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    ee3c:	strb	r6, [sp, r3, lsr #32]!
    ee40:	ldm	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee44:			; <UNDEFINED> instruction: 0x00012fb2
    ee48:	ldrdeq	r0, [r0], -ip
    ee4c:	andcs	r4, r5, #2816	; 0xb00
    ee50:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    ee54:	andcs	r4, r0, sl, lsl #22
    ee58:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
    ee5c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    ee60:	ldm	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ee64:	tstcs	r1, r8, lsl #20
    ee68:			; <UNDEFINED> instruction: 0x4603447a
    ee6c:			; <UNDEFINED> instruction: 0xf7f34628
    ee70:	blmi	1c9640 <__bss_end__@@Base+0x1a6dec>
    ee74:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ee78:	stmdb	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ee7c:	andeq	r2, r1, r2, asr pc
    ee80:	strdeq	r0, [r0], -ip
    ee84:	andeq	r2, r0, r8, ror #8
    ee88:	andeq	r2, r0, r8, lsr #2
    ee8c:	andeq	r0, r0, r8, lsr #4
    ee90:	mlacs	r8, r0, r8, pc	; <UNPREDICTABLE>
    ee94:	ldrbeq	r6, [r2, r3, asr #19]
    ee98:	bvs	10442a4 <__bss_end__@@Base+0x1021a50>
    ee9c:	ldrlt	r4, [r0], #-1816	; 0xfffff8e8
    eea0:			; <UNDEFINED> instruction: 0xf85d4608
    eea4:	ldrmi	r4, [r8, -r4, lsl #22]
    eea8:	mlacs	r8, r0, r8, pc	; <UNPREDICTABLE>
    eeac:	ldrbeq	r6, [r2, r3, lsl #20]
    eeb0:	bvs	10442bc <__bss_end__@@Base+0x1021a68>
    eeb4:	ldrlt	r4, [r0], #-1816	; 0xfffff8e8
    eeb8:			; <UNDEFINED> instruction: 0xf85d4608
    eebc:	ldrmi	r4, [r8, -r4, lsl #22]
    eec0:			; <UNDEFINED> instruction: 0x4604b570
    eec4:	mrcne	6, 2, r4, cr6, cr5, {0}
    eec8:	strcs	fp, [r7], -sl, lsl #18
    eecc:			; <UNDEFINED> instruction: 0xf6402508
    eed0:			; <UNDEFINED> instruction: 0x61a673e8
    eed4:	svclt	0x00082900
    eed8:			; <UNDEFINED> instruction: 0x46204619
    eedc:			; <UNDEFINED> instruction: 0xf7ff6021
    eee0:			; <UNDEFINED> instruction: 0x4603ffd7
    eee4:	rrxlt	r6, r0
    eee8:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    eeec:	stmdavs	r0!, {r1, r3, r5, r6, r9, lr}
    eef0:			; <UNDEFINED> instruction: 0xf8944431
    eef4:	andmi	r5, sl, r8, lsr #32
    eef8:	stmib	r4, {r3, r4, sl, lr}^
    eefc:	andsvs	r2, r8, r2, lsl #4
    ef00:	andeq	pc, r6, #37	; 0x25
    ef04:	strcs	r6, [r0, #-288]	; 0xfffffee0
    ef08:	subsvs	r2, sp, r1
    ef0c:	eorcs	pc, r8, r4, lsl #17
    ef10:	blmi	be4d8 <__bss_end__@@Base+0x9bc84>
    ef14:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ef18:	svclt	0x00004798
    ef1c:	andeq	r3, r1, r4, lsr #3

0000ef20 <_obstack_begin@@Base>:
    ef20:	push	{r4, r5}
    ef22:	ldr	r5, [sp, #8]
    ef24:	str	r3, [r0, #28]
    ef26:	ldrb.w	r3, [r0, #40]	; 0x28
    ef2a:	str	r5, [r0, #32]
    ef2c:	bfc	r3, #0, #1
    ef30:	strb.w	r3, [r0, #40]	; 0x28
    ef34:	pop	{r4, r5}
    ef36:	b.n	eec0 <pclose@plt+0xcaf4>

0000ef38 <_obstack_begin_1@@Base>:
    ef38:	push	{r4, r5, r6}
    ef3a:	ldrd	r6, r5, [sp, #12]
    ef3e:	strd	r3, r6, [r0, #28]
    ef42:	ldrb.w	r3, [r0, #40]	; 0x28
    ef46:	str	r5, [r0, #36]	; 0x24
    ef48:	orr.w	r3, r3, #1
    ef4c:	strb.w	r3, [r0, #40]	; 0x28
    ef50:	pop	{r4, r5, r6}
    ef52:	b.n	eec0 <pclose@plt+0xcaf4>

0000ef54 <_obstack_newchunk@@Base>:
    ef54:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ef58:	ldrd	r2, r6, [r0, #8]
    ef5c:	ldr	r3, [r0, #24]
    ef5e:	subs	r6, r6, r2
    ef60:	ldr	r5, [r0, #0]
    ef62:	adds	r1, r6, r1
    ef64:	ldr	r7, [r0, #4]
    ef66:	ite	cs
    ef68:	movcs.w	ip, #1
    ef6c:	movcc.w	ip, #0
    ef70:	adds	r3, r3, r1
    ef72:	eor.w	ip, ip, #1
    ef76:	add.w	r1, r3, r6, lsr #3
    ef7a:	ite	cs
    ef7c:	movcs	r2, #1
    ef7e:	movcc	r2, #0
    ef80:	cmp	r3, r5
    ef82:	add.w	r1, r1, #100	; 0x64
    ef86:	eor.w	r2, r2, #1
    ef8a:	it	cc
    ef8c:	movcc	r3, r5
    ef8e:	cmp	r3, r1
    ef90:	it	cc
    ef92:	movcc	r3, r1
    ef94:	tst.w	ip, r2
    ef98:	beq.n	f008 <_obstack_newchunk@@Base+0xb4>
    ef9a:	mov	r1, r3
    ef9c:	mov	r4, r0
    ef9e:	mov	r5, r3
    efa0:	bl	ee90 <pclose@plt+0xcac4>
    efa4:	mov	r8, r0
    efa6:	cbz	r0, f008 <_obstack_newchunk@@Base+0xb4>
    efa8:	ldr	r1, [r4, #24]
    efaa:	mov	r3, r0
    efac:	str	r0, [r4, #4]
    efae:	add	r5, r0
    efb0:	str	r7, [r0, #4]
    efb2:	mov	r2, r6
    efb4:	str	r5, [r4, #16]
    efb6:	str.w	r5, [r3], #8
    efba:	add	r3, r1
    efbc:	bic.w	r5, r3, r1
    efc0:	ldr	r1, [r4, #8]
    efc2:	mov	r0, r5
    efc4:	blx	1f30 <memcpy@plt+0x4>
    efc8:	ldrb.w	r3, [r4, #40]	; 0x28
    efcc:	lsls	r3, r3, #30
    efce:	bmi.n	efe2 <_obstack_newchunk@@Base+0x8e>
    efd0:	ldr	r1, [r4, #24]
    efd2:	add.w	r3, r7, #8
    efd6:	ldr	r2, [r4, #8]
    efd8:	add	r3, r1
    efda:	bic.w	r3, r3, r1
    efde:	cmp	r2, r3
    efe0:	beq.n	eff8 <_obstack_newchunk@@Base+0xa4>
    efe2:	ldrb.w	r3, [r4, #40]	; 0x28
    efe6:	add	r6, r5
    efe8:	strd	r5, r6, [r4, #8]
    efec:	bfc	r3, #1, #1
    eff0:	strb.w	r3, [r4, #40]	; 0x28
    eff4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    eff8:	ldr	r3, [r7, #4]
    effa:	mov	r1, r7
    effc:	mov	r0, r4
    effe:	str.w	r3, [r8, #4]
    f002:	bl	eea8 <pclose@plt+0xcadc>
    f006:	b.n	efe2 <_obstack_newchunk@@Base+0x8e>
    f008:	ldr	r3, [pc, #4]	; (f010 <_obstack_newchunk@@Base+0xbc>)
    f00a:	add	r3, pc
    f00c:	ldr	r3, [r3, #0]
    f00e:	blx	r3
    f010:	adds	r0, #174	; 0xae
    f012:	movs	r1, r0

0000f014 <_obstack_allocated_p@@Base>:
    f014:	ldr	r0, [r0, #4]
    f016:	cbz	r0, f02e <_obstack_allocated_p@@Base+0x1a>
    f018:	cmp	r1, r0
    f01a:	bls.n	f022 <_obstack_allocated_p@@Base+0xe>
    f01c:	ldr	r3, [r0, #0]
    f01e:	cmp	r3, r1
    f020:	bcs.n	f02a <_obstack_allocated_p@@Base+0x16>
    f022:	ldr	r0, [r0, #4]
    f024:	cmp	r0, #0
    f026:	bne.n	f018 <_obstack_allocated_p@@Base+0x4>
    f028:	bx	lr
    f02a:	movs	r0, #1
    f02c:	bx	lr
    f02e:	bx	lr

0000f030 <_obstack_free@@Base>:
    f030:	push	{r4, r5, r6, lr}
    f032:	mov	r5, r1
    f034:	ldr	r1, [r0, #4]
    f036:	mov	r4, r0
    f038:	cbz	r1, f05e <_obstack_free@@Base+0x2e>
    f03a:	cmp	r1, r5
    f03c:	bcs.n	f044 <_obstack_free@@Base+0x14>
    f03e:	ldr	r3, [r1, #0]
    f040:	cmp	r3, r5
    f042:	bcs.n	f062 <_obstack_free@@Base+0x32>
    f044:	ldr	r6, [r1, #4]
    f046:	mov	r0, r4
    f048:	bl	eea8 <pclose@plt+0xcadc>
    f04c:	ldrb.w	r3, [r4, #40]	; 0x28
    f050:	mov	r1, r6
    f052:	orr.w	r3, r3, #2
    f056:	strb.w	r3, [r4, #40]	; 0x28
    f05a:	cmp	r6, #0
    f05c:	bne.n	f03a <_obstack_free@@Base+0xa>
    f05e:	cbnz	r5, f06c <_obstack_free@@Base+0x3c>
    f060:	pop	{r4, r5, r6, pc}
    f062:	strd	r5, r5, [r4, #8]
    f066:	str	r3, [r4, #16]
    f068:	str	r1, [r4, #4]
    f06a:	pop	{r4, r5, r6, pc}
    f06c:	blx	237c <abort@plt>

0000f070 <_obstack_memory_used@@Base>:
    f070:	ldr	r3, [r0, #4]
    f072:	cbz	r3, f084 <_obstack_memory_used@@Base+0x14>
    f074:	movs	r0, #0
    f076:	ldr	r2, [r3, #0]
    f078:	subs	r2, r2, r3
    f07a:	ldr	r3, [r3, #4]
    f07c:	add	r0, r2
    f07e:	cmp	r3, #0
    f080:	bne.n	f076 <_obstack_memory_used@@Base+0x6>
    f082:	bx	lr
    f084:	mov	r0, r3
    f086:	bx	lr
    f088:	ldr	r3, [pc, #116]	; (f100 <_obstack_memory_used@@Base+0x90>)
    f08a:	movs	r1, #0
    f08c:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f090:	add	r3, pc
    f092:	ldr	r5, [pc, #112]	; (f104 <_obstack_memory_used@@Base+0x94>)
    f094:	sub	sp, #16
    f096:	add	r4, sp, #4
    f098:	mov	r6, r0
    f09a:	ldr.w	r8, [r3, r5]
    f09e:	mov	r2, r4
    f0a0:	ldr.w	r3, [r8]
    f0a4:	str	r3, [sp, #12]
    f0a6:	blx	2244 <acl_get_entry@plt>
    f0aa:	cmp	r0, #0
    f0ac:	ble.n	f0e4 <_obstack_memory_used@@Base+0x74>
    f0ae:	movs	r7, #9
    f0b0:	add	r5, sp, #8
    f0b2:	movt	r7, #32768	; 0x8000
    f0b6:	b.n	f0ce <_obstack_memory_used@@Base+0x5e>
    f0b8:	lsr.w	r3, r7, r3
    f0bc:	lsls	r3, r3, #31
    f0be:	bpl.n	f0e2 <_obstack_memory_used@@Base+0x72>
    f0c0:	mov	r2, r4
    f0c2:	movs	r1, #1
    f0c4:	mov	r0, r6
    f0c6:	blx	2244 <acl_get_entry@plt>
    f0ca:	cmp	r0, #0
    f0cc:	ble.n	f0e4 <_obstack_memory_used@@Base+0x74>
    f0ce:	mov	r1, r5
    f0d0:	ldr	r0, [sp, #4]
    f0d2:	blx	2014 <acl_get_tag_type@plt>
    f0d6:	cmp	r0, #0
    f0d8:	blt.n	f0f4 <_obstack_memory_used@@Base+0x84>
    f0da:	ldr	r3, [sp, #8]
    f0dc:	subs	r3, #1
    f0de:	cmp	r3, #31
    f0e0:	bls.n	f0b8 <_obstack_memory_used@@Base+0x48>
    f0e2:	movs	r0, #1
    f0e4:	ldr	r2, [sp, #12]
    f0e6:	ldr.w	r3, [r8]
    f0ea:	cmp	r2, r3
    f0ec:	bne.n	f0fa <_obstack_memory_used@@Base+0x8a>
    f0ee:	add	sp, #16
    f0f0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f0f4:	mov.w	r0, #4294967295	; 0xffffffff
    f0f8:	b.n	f0e4 <_obstack_memory_used@@Base+0x74>
    f0fa:	blx	1fb0 <__stack_chk_fail@plt>
    f0fe:	nop
    f100:	cmp	r5, #20
    f102:	movs	r1, r0
    f104:	lsls	r4, r3, #7
    f106:	movs	r0, r0
    f108:	push	{r3, lr}
    f10a:	blx	1ef8 <acl_entries@plt>
    f10e:	cmp	r0, #0
    f110:	ite	le
    f112:	movle	r0, #0
    f114:	movgt	r0, #1
    f116:	pop	{r3, pc}
    f118:	push	{r4, lr}
    f11a:	mov	r4, r0
    f11c:	ldr	r0, [r0, #4]
    f11e:	cbz	r0, f124 <_obstack_memory_used@@Base+0xb4>
    f120:	blx	23b0 <acl_free@plt+0x4>
    f124:	ldr	r0, [r4, #8]
    f126:	cbz	r0, f130 <_obstack_memory_used@@Base+0xc0>
    f128:	ldmia.w	sp!, {r4, lr}
    f12c:	b.w	23ac <acl_free@plt>
    f130:	pop	{r4, pc}
    f132:	nop
    f134:	push	{r3, r4, r5, r6, r7, lr}
    f136:	mov	r4, r3
    f138:	movs	r3, #0
    f13a:	str	r3, [r4, #4]
    f13c:	str	r3, [r4, #8]
    f13e:	mov	r5, r2
    f140:	str	r3, [r4, #12]
    f142:	adds	r3, r1, #1
    f144:	mov	r7, r0
    f146:	str	r2, [r4, #0]
    f148:	beq.n	f164 <_obstack_memory_used@@Base+0xf4>
    f14a:	mov	r0, r1
    f14c:	blx	20d8 <acl_get_fd@plt>
    f150:	str	r0, [r4, #4]
    f152:	cbz	r0, f172 <_obstack_memory_used@@Base+0x102>
    f154:	and.w	r1, r5, #61440	; 0xf000
    f158:	cmp.w	r1, #16384	; 0x4000
    f15c:	it	ne
    f15e:	movne	r0, #0
    f160:	beq.n	f180 <_obstack_memory_used@@Base+0x110>
    f162:	pop	{r3, r4, r5, r6, r7, pc}
    f164:	mov.w	r1, #32768	; 0x8000
    f168:	blx	21cc <acl_get_file@plt>
    f16c:	str	r0, [r4, #4]
    f16e:	cmp	r0, #0
    f170:	bne.n	f154 <_obstack_memory_used@@Base+0xe4>
    f172:	blx	21d8 <__errno_location@plt>
    f176:	ldr	r0, [r0, #0]
    f178:	bl	f3cc <_obstack_memory_used@@Base+0x35c>
    f17c:	negs	r0, r0
    f17e:	pop	{r3, r4, r5, r6, r7, pc}
    f180:	mov	r0, r7
    f182:	blx	21cc <acl_get_file@plt>
    f186:	clz	r3, r0
    f18a:	str	r0, [r4, #8]
    f18c:	lsrs	r3, r3, #5
    f18e:	negs	r0, r3
    f190:	pop	{r3, r4, r5, r6, r7, pc}
    f192:	nop
    f194:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f198:	ldr	r4, [r0, #4]
    f19a:	ldr	r7, [sp, #24]
    f19c:	cbz	r4, f1ce <_obstack_memory_used@@Base+0x15e>
    f19e:	mov	r6, r3
    f1a0:	adds	r3, r2, #1
    f1a2:	mov	r8, r1
    f1a4:	mov	r5, r0
    f1a6:	beq.n	f1d6 <_obstack_memory_used@@Base+0x166>
    f1a8:	mov	r1, r4
    f1aa:	mov	r0, r2
    f1ac:	blx	1ec8 <acl_set_fd@plt>
    f1b0:	mov	r4, r0
    f1b2:	cbz	r4, f1e8 <_obstack_memory_used@@Base+0x178>
    f1b4:	blx	21d8 <__errno_location@plt>
    f1b8:	ldr	r0, [r0, #0]
    f1ba:	bl	f3cc <_obstack_memory_used@@Base+0x35c>
    f1be:	cbnz	r0, f1d0 <_obstack_memory_used@@Base+0x160>
    f1c0:	movs	r3, #1
    f1c2:	strb	r3, [r5, #12]
    f1c4:	cbnz	r6, f1ce <_obstack_memory_used@@Base+0x15e>
    f1c6:	ldr	r0, [r5, #4]
    f1c8:	bl	f088 <_obstack_memory_used@@Base+0x18>
    f1cc:	cbnz	r0, f1d0 <_obstack_memory_used@@Base+0x160>
    f1ce:	movs	r4, #0
    f1d0:	mov	r0, r4
    f1d2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f1d6:	mov	r2, r4
    f1d8:	mov.w	r1, #32768	; 0x8000
    f1dc:	mov	r0, r8
    f1de:	blx	20a8 <acl_set_file@plt+0x4>
    f1e2:	mov	r4, r0
    f1e4:	cmp	r4, #0
    f1e6:	bne.n	f1b4 <_obstack_memory_used@@Base+0x144>
    f1e8:	ldr	r4, [r5, #0]
    f1ea:	movs	r3, #1
    f1ec:	strb	r3, [r7, #0]
    f1ee:	and.w	r4, r4, #61440	; 0xf000
    f1f2:	cmp.w	r4, #16384	; 0x4000
    f1f6:	bne.n	f1ce <_obstack_memory_used@@Base+0x15e>
    f1f8:	cbnz	r6, f212 <_obstack_memory_used@@Base+0x1a2>
    f1fa:	ldr	r0, [r5, #8]
    f1fc:	cbz	r0, f212 <_obstack_memory_used@@Base+0x1a2>
    f1fe:	bl	f108 <_obstack_memory_used@@Base+0x98>
    f202:	cbz	r0, f212 <_obstack_memory_used@@Base+0x1a2>
    f204:	ldr	r2, [r5, #8]
    f206:	mov	r1, r4
    f208:	mov	r0, r8
    f20a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f20e:	b.w	20a4 <acl_set_file@plt>
    f212:	mov	r0, r8
    f214:	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f218:	b.w	1f94 <acl_delete_def_file@plt>
    f21c:	mov	r3, r1
    f21e:	mov	r1, r2
    f220:	adds	r2, r3, #1
    f222:	beq.n	f22a <_obstack_memory_used@@Base+0x1ba>
    f224:	mov	r0, r3
    f226:	b.w	23bc <fchmod@plt>
    f22a:	b.w	2330 <chmod@plt>
    f22e:	nop
    f230:	ldr	r3, [pc, #344]	; (f38c <_obstack_memory_used@@Base+0x31c>)
    f232:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f236:	mov	r4, r0
    f238:	ldr	r0, [pc, #340]	; (f390 <_obstack_memory_used@@Base+0x320>)
    f23a:	add	r3, pc
    f23c:	mov	r5, r1
    f23e:	ldr	r1, [r4, #0]
    f240:	sub	sp, #20
    f242:	mov	r6, r2
    f244:	ldr	r7, [r3, r0]
    f246:	ands.w	r8, r1, #3584	; 0xe00
    f24a:	mov.w	r2, #0
    f24e:	strb.w	r2, [sp, #11]
    f252:	ldr	r3, [r7, #0]
    f254:	str	r3, [sp, #12]
    f256:	bne.n	f2fe <_obstack_memory_used@@Base+0x28e>
    f258:	ldrb	r3, [r4, #12]
    f25a:	cmp	r3, #0
    f25c:	bne.n	f320 <_obstack_memory_used@@Base+0x2b0>
    f25e:	movs	r3, #0
    f260:	mov	r2, r6
    f262:	add.w	r9, sp, #11
    f266:	mov	r1, r5
    f268:	str.w	r9, [sp]
    f26c:	mov	r0, r4
    f26e:	bl	f194 <_obstack_memory_used@@Base+0x124>
    f272:	ldrb.w	r2, [sp, #11]
    f276:	mov	r3, r0
    f278:	cbnz	r2, f2d6 <_obstack_memory_used@@Base+0x266>
    f27a:	ldrb.w	fp, [r4, #12]
    f27e:	cmp	r0, #0
    f280:	beq.n	f32e <_obstack_memory_used@@Base+0x2be>
    f282:	blx	21d8 <__errno_location@plt>
    f286:	ldr.w	sl, [r0]
    f28a:	cmp.w	fp, #0
    f28e:	bne.n	f338 <_obstack_memory_used@@Base+0x2c8>
    f290:	ldr	r0, [r4, #4]
    f292:	cbz	r0, f298 <_obstack_memory_used@@Base+0x228>
    f294:	blx	23b0 <acl_free@plt+0x4>
    f298:	ldr	r0, [r4, #0]
    f29a:	blx	20c0 <acl_from_mode@plt>
    f29e:	str	r0, [r4, #4]
    f2a0:	cmp	r0, #0
    f2a2:	beq.n	f346 <_obstack_memory_used@@Base+0x2d6>
    f2a4:	movs	r3, #1
    f2a6:	mov	r2, r6
    f2a8:	str.w	r9, [sp]
    f2ac:	mov	r1, r5
    f2ae:	mov	r0, r4
    f2b0:	bl	f194 <_obstack_memory_used@@Base+0x124>
    f2b4:	ldrb.w	r2, [sp, #11]
    f2b8:	mov	r3, r0
    f2ba:	cbnz	r2, f2ea <_obstack_memory_used@@Base+0x27a>
    f2bc:	cmp.w	sl, #0
    f2c0:	beq.n	f316 <_obstack_memory_used@@Base+0x2a6>
    f2c2:	blx	21d8 <__errno_location@plt>
    f2c6:	mov	r9, r0
    f2c8:	str.w	sl, [r0]
    f2cc:	cmp.w	r8, #0
    f2d0:	beq.n	f37c <_obstack_memory_used@@Base+0x30c>
    f2d2:	mov.w	r3, #4294967295	; 0xffffffff
    f2d6:	ldr	r2, [sp, #12]
    f2d8:	mov	r0, r3
    f2da:	ldr	r3, [r7, #0]
    f2dc:	cmp	r2, r3
    f2de:	bne.n	f388 <_obstack_memory_used@@Base+0x318>
    f2e0:	add	sp, #20
    f2e2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f2e6:	mov.w	r3, #4294967295	; 0xffffffff
    f2ea:	cmp.w	sl, #0
    f2ee:	beq.n	f2d6 <_obstack_memory_used@@Base+0x266>
    f2f0:	blx	21d8 <__errno_location@plt>
    f2f4:	mov.w	r3, #4294967295	; 0xffffffff
    f2f8:	str.w	sl, [r0]
    f2fc:	b.n	f2d6 <_obstack_memory_used@@Base+0x266>
    f2fe:	mov	r2, r1
    f300:	mov	r0, r5
    f302:	mov	r1, r6
    f304:	bl	f21c <_obstack_memory_used@@Base+0x1ac>
    f308:	cmp	r0, #0
    f30a:	bne.n	f2d2 <_obstack_memory_used@@Base+0x262>
    f30c:	ldrb	r3, [r4, #12]
    f30e:	cmp	r3, #0
    f310:	beq.n	f25e <_obstack_memory_used@@Base+0x1ee>
    f312:	movs	r3, #0
    f314:	b.n	f2d6 <_obstack_memory_used@@Base+0x266>
    f316:	cmp.w	r8, #0
    f31a:	bne.n	f2d6 <_obstack_memory_used@@Base+0x266>
    f31c:	cbnz	r3, f35a <_obstack_memory_used@@Base+0x2ea>
    f31e:	ldr	r1, [r4, #0]
    f320:	mov	r2, r1
    f322:	mov	r0, r5
    f324:	mov	r1, r6
    f326:	bl	f21c <_obstack_memory_used@@Base+0x1ac>
    f32a:	mov	r3, r0
    f32c:	b.n	f2d6 <_obstack_memory_used@@Base+0x266>
    f32e:	cmp.w	fp, #0
    f332:	bne.n	f33e <_obstack_memory_used@@Base+0x2ce>
    f334:	mov	sl, fp
    f336:	b.n	f290 <_obstack_memory_used@@Base+0x220>
    f338:	cmp.w	sl, #0
    f33c:	bne.n	f2c2 <_obstack_memory_used@@Base+0x252>
    f33e:	cmp.w	r8, #0
    f342:	bne.n	f312 <_obstack_memory_used@@Base+0x2a2>
    f344:	b.n	f31e <_obstack_memory_used@@Base+0x2ae>
    f346:	ldrb.w	r3, [sp, #11]
    f34a:	cmp	r3, #0
    f34c:	bne.n	f2e6 <_obstack_memory_used@@Base+0x276>
    f34e:	cmp.w	sl, #0
    f352:	bne.n	f2c2 <_obstack_memory_used@@Base+0x252>
    f354:	cmp.w	r8, #0
    f358:	bne.n	f2d2 <_obstack_memory_used@@Base+0x262>
    f35a:	blx	21d8 <__errno_location@plt>
    f35e:	ldr	r2, [r4, #0]
    f360:	mov	r1, r6
    f362:	ldr.w	sl, [r0]
    f366:	mov	r9, r0
    f368:	mov	r0, r5
    f36a:	bl	f21c <_obstack_memory_used@@Base+0x1ac>
    f36e:	mov	r3, r0
    f370:	cmp.w	sl, #0
    f374:	beq.n	f2d6 <_obstack_memory_used@@Base+0x266>
    f376:	str.w	sl, [r9]
    f37a:	b.n	f2d2 <_obstack_memory_used@@Base+0x262>
    f37c:	ldr	r2, [r4, #0]
    f37e:	mov	r1, r6
    f380:	mov	r0, r5
    f382:	bl	f21c <_obstack_memory_used@@Base+0x1ac>
    f386:	b.n	f376 <_obstack_memory_used@@Base+0x306>
    f388:	blx	1fb0 <__stack_chk_fail@plt>
    f38c:	cmp	r3, #106	; 0x6a
    f38e:	movs	r1, r0
    f390:	lsls	r4, r3, #7
    f392:	movs	r0, r0
    f394:	push	{r4, lr}
    f396:	movs	r1, #0
    f398:	blx	2294 <setlocale@plt>
    f39c:	cbz	r0, f3be <_obstack_memory_used@@Base+0x34e>
    f39e:	ldr	r1, [pc, #36]	; (f3c4 <_obstack_memory_used@@Base+0x354>)
    f3a0:	mov	r4, r0
    f3a2:	add	r1, pc
    f3a4:	blx	1ee0 <strcmp@plt>
    f3a8:	cbnz	r0, f3ac <_obstack_memory_used@@Base+0x33c>
    f3aa:	pop	{r4, pc}
    f3ac:	ldr	r1, [pc, #24]	; (f3c8 <_obstack_memory_used@@Base+0x358>)
    f3ae:	mov	r0, r4
    f3b0:	add	r1, pc
    f3b2:	blx	1ee0 <strcmp@plt>
    f3b6:	adds	r0, #0
    f3b8:	it	ne
    f3ba:	movne	r0, #1
    f3bc:	pop	{r4, pc}
    f3be:	movs	r0, #1
    f3c0:	pop	{r4, pc}
    f3c2:	nop
    f3c4:	subs	r6, r5, r1
    f3c6:	movs	r0, r0
    f3c8:	subs	r4, r4, r1
    f3ca:	movs	r0, r0
    f3cc:	cmp	r0, #22
    f3ce:	beq.n	f3e6 <_obstack_memory_used@@Base+0x376>
    f3d0:	ble.n	f3de <_obstack_memory_used@@Base+0x36e>
    f3d2:	cmp	r0, #38	; 0x26
    f3d4:	beq.n	f3e6 <_obstack_memory_used@@Base+0x376>
    f3d6:	subs	r0, #95	; 0x5f
    f3d8:	it	ne
    f3da:	movne	r0, #1
    f3dc:	bx	lr
    f3de:	subs	r0, #16
    f3e0:	it	ne
    f3e2:	movne	r0, #1
    f3e4:	bx	lr
    f3e6:	movs	r0, #0
    f3e8:	bx	lr
    f3ea:	nop
    f3ec:	movs	r0, r0
    f3ee:	movs	r0, r0
    f3f0:	subs	r2, r1, #1
    f3f2:	it	eq
    f3f4:	bxeq	lr
    f3f6:	bcc.w	f642 <_obstack_memory_used@@Base+0x5d2>
    f3fa:	cmp	r0, r1
    f3fc:	bls.w	f62c <_obstack_memory_used@@Base+0x5bc>
    f400:	tst	r1, r2
    f402:	beq.w	f634 <_obstack_memory_used@@Base+0x5c4>
    f406:	clz	r3, r0
    f40a:	clz	r2, r1
    f40e:	sub.w	r3, r2, r3
    f412:	rsb	r3, r3, #31
    f416:	add	r2, pc, #16	; (adr r2, f428 <_obstack_memory_used@@Base+0x3b8>)
    f418:	add.w	r3, r2, r3, lsl #4
    f41c:	mov.w	r2, #0
    f420:	mov	pc, r3
    f422:	nop
    f424:	nop.w
    f428:	cmp.w	r0, r1, lsl #31
    f42c:	nop
    f42e:	adc.w	r2, r2, r2
    f432:	it	cs
    f434:	subcs.w	r0, r0, r1, lsl #31
    f438:	cmp.w	r0, r1, lsl #30
    f43c:	nop
    f43e:	adc.w	r2, r2, r2
    f442:	it	cs
    f444:	subcs.w	r0, r0, r1, lsl #30
    f448:	cmp.w	r0, r1, lsl #29
    f44c:	nop
    f44e:	adc.w	r2, r2, r2
    f452:	it	cs
    f454:	subcs.w	r0, r0, r1, lsl #29
    f458:	cmp.w	r0, r1, lsl #28
    f45c:	nop
    f45e:	adc.w	r2, r2, r2
    f462:	it	cs
    f464:	subcs.w	r0, r0, r1, lsl #28
    f468:	cmp.w	r0, r1, lsl #27
    f46c:	nop
    f46e:	adc.w	r2, r2, r2
    f472:	it	cs
    f474:	subcs.w	r0, r0, r1, lsl #27
    f478:	cmp.w	r0, r1, lsl #26
    f47c:	nop
    f47e:	adc.w	r2, r2, r2
    f482:	it	cs
    f484:	subcs.w	r0, r0, r1, lsl #26
    f488:	cmp.w	r0, r1, lsl #25
    f48c:	nop
    f48e:	adc.w	r2, r2, r2
    f492:	it	cs
    f494:	subcs.w	r0, r0, r1, lsl #25
    f498:	cmp.w	r0, r1, lsl #24
    f49c:	nop
    f49e:	adc.w	r2, r2, r2
    f4a2:	it	cs
    f4a4:	subcs.w	r0, r0, r1, lsl #24
    f4a8:	cmp.w	r0, r1, lsl #23
    f4ac:	nop
    f4ae:	adc.w	r2, r2, r2
    f4b2:	it	cs
    f4b4:	subcs.w	r0, r0, r1, lsl #23
    f4b8:	cmp.w	r0, r1, lsl #22
    f4bc:	nop
    f4be:	adc.w	r2, r2, r2
    f4c2:	it	cs
    f4c4:	subcs.w	r0, r0, r1, lsl #22
    f4c8:	cmp.w	r0, r1, lsl #21
    f4cc:	nop
    f4ce:	adc.w	r2, r2, r2
    f4d2:	it	cs
    f4d4:	subcs.w	r0, r0, r1, lsl #21
    f4d8:	cmp.w	r0, r1, lsl #20
    f4dc:	nop
    f4de:	adc.w	r2, r2, r2
    f4e2:	it	cs
    f4e4:	subcs.w	r0, r0, r1, lsl #20
    f4e8:	cmp.w	r0, r1, lsl #19
    f4ec:	nop
    f4ee:	adc.w	r2, r2, r2
    f4f2:	it	cs
    f4f4:	subcs.w	r0, r0, r1, lsl #19
    f4f8:	cmp.w	r0, r1, lsl #18
    f4fc:	nop
    f4fe:	adc.w	r2, r2, r2
    f502:	it	cs
    f504:	subcs.w	r0, r0, r1, lsl #18
    f508:	cmp.w	r0, r1, lsl #17
    f50c:	nop
    f50e:	adc.w	r2, r2, r2
    f512:	it	cs
    f514:	subcs.w	r0, r0, r1, lsl #17
    f518:	cmp.w	r0, r1, lsl #16
    f51c:	nop
    f51e:	adc.w	r2, r2, r2
    f522:	it	cs
    f524:	subcs.w	r0, r0, r1, lsl #16
    f528:	cmp.w	r0, r1, lsl #15
    f52c:	nop
    f52e:	adc.w	r2, r2, r2
    f532:	it	cs
    f534:	subcs.w	r0, r0, r1, lsl #15
    f538:	cmp.w	r0, r1, lsl #14
    f53c:	nop
    f53e:	adc.w	r2, r2, r2
    f542:	it	cs
    f544:	subcs.w	r0, r0, r1, lsl #14
    f548:	cmp.w	r0, r1, lsl #13
    f54c:	nop
    f54e:	adc.w	r2, r2, r2
    f552:	it	cs
    f554:	subcs.w	r0, r0, r1, lsl #13
    f558:	cmp.w	r0, r1, lsl #12
    f55c:	nop
    f55e:	adc.w	r2, r2, r2
    f562:	it	cs
    f564:	subcs.w	r0, r0, r1, lsl #12
    f568:	cmp.w	r0, r1, lsl #11
    f56c:	nop
    f56e:	adc.w	r2, r2, r2
    f572:	it	cs
    f574:	subcs.w	r0, r0, r1, lsl #11
    f578:	cmp.w	r0, r1, lsl #10
    f57c:	nop
    f57e:	adc.w	r2, r2, r2
    f582:	it	cs
    f584:	subcs.w	r0, r0, r1, lsl #10
    f588:	cmp.w	r0, r1, lsl #9
    f58c:	nop
    f58e:	adc.w	r2, r2, r2
    f592:	it	cs
    f594:	subcs.w	r0, r0, r1, lsl #9
    f598:	cmp.w	r0, r1, lsl #8
    f59c:	nop
    f59e:	adc.w	r2, r2, r2
    f5a2:	it	cs
    f5a4:	subcs.w	r0, r0, r1, lsl #8
    f5a8:	cmp.w	r0, r1, lsl #7
    f5ac:	nop
    f5ae:	adc.w	r2, r2, r2
    f5b2:	it	cs
    f5b4:	subcs.w	r0, r0, r1, lsl #7
    f5b8:	cmp.w	r0, r1, lsl #6
    f5bc:	nop
    f5be:	adc.w	r2, r2, r2
    f5c2:	it	cs
    f5c4:	subcs.w	r0, r0, r1, lsl #6
    f5c8:	cmp.w	r0, r1, lsl #5
    f5cc:	nop
    f5ce:	adc.w	r2, r2, r2
    f5d2:	it	cs
    f5d4:	subcs.w	r0, r0, r1, lsl #5
    f5d8:	cmp.w	r0, r1, lsl #4
    f5dc:	nop
    f5de:	adc.w	r2, r2, r2
    f5e2:	it	cs
    f5e4:	subcs.w	r0, r0, r1, lsl #4
    f5e8:	cmp.w	r0, r1, lsl #3
    f5ec:	nop
    f5ee:	adc.w	r2, r2, r2
    f5f2:	it	cs
    f5f4:	subcs.w	r0, r0, r1, lsl #3
    f5f8:	cmp.w	r0, r1, lsl #2
    f5fc:	nop
    f5fe:	adc.w	r2, r2, r2
    f602:	it	cs
    f604:	subcs.w	r0, r0, r1, lsl #2
    f608:	cmp.w	r0, r1, lsl #1
    f60c:	nop
    f60e:	adc.w	r2, r2, r2
    f612:	it	cs
    f614:	subcs.w	r0, r0, r1, lsl #1
    f618:	cmp.w	r0, r1
    f61c:	nop
    f61e:	adc.w	r2, r2, r2
    f622:	it	cs
    f624:	subcs.w	r0, r0, r1
    f628:	mov	r0, r2
    f62a:	bx	lr
    f62c:	ite	eq
    f62e:	moveq	r0, #1
    f630:	movne	r0, #0
    f632:	bx	lr
    f634:	clz	r2, r1
    f638:	rsb	r2, r2, #31
    f63c:	lsr.w	r0, r0, r2
    f640:	bx	lr
    f642:	cbz	r0, f648 <_obstack_memory_used@@Base+0x5d8>
    f644:	mov.w	r0, #4294967295	; 0xffffffff
    f648:	b.w	f918 <_obstack_memory_used@@Base+0x8a8>
    f64c:	cmp	r1, #0
    f64e:	beq.n	f642 <_obstack_memory_used@@Base+0x5d2>
    f650:	stmdb	sp!, {r0, r1, lr}
    f654:	bl	f3f0 <_obstack_memory_used@@Base+0x380>
    f658:	ldmia.w	sp!, {r1, r2, lr}
    f65c:	mul.w	r3, r2, r0
    f660:	sub.w	r1, r1, r3
    f664:	bx	lr
    f666:	nop
    f668:	cmp	r1, #0
    f66a:	beq.w	f8ea <_obstack_memory_used@@Base+0x87a>
    f66e:	eor.w	ip, r0, r1
    f672:	it	mi
    f674:	negmi	r1, r1
    f676:	subs	r2, r1, #1
    f678:	beq.w	f8ba <_obstack_memory_used@@Base+0x84a>
    f67c:	movs	r3, r0
    f67e:	it	mi
    f680:	negmi	r3, r0
    f682:	cmp	r3, r1
    f684:	bls.w	f8c4 <_obstack_memory_used@@Base+0x854>
    f688:	tst	r1, r2
    f68a:	beq.w	f8d4 <_obstack_memory_used@@Base+0x864>
    f68e:	clz	r2, r3
    f692:	clz	r0, r1
    f696:	sub.w	r2, r0, r2
    f69a:	rsb	r2, r2, #31
    f69e:	add	r0, pc, #16	; (adr r0, f6b0 <_obstack_memory_used@@Base+0x640>)
    f6a0:	add.w	r2, r0, r2, lsl #4
    f6a4:	mov.w	r0, #0
    f6a8:	mov	pc, r2
    f6aa:	nop
    f6ac:	nop.w
    f6b0:	cmp.w	r3, r1, lsl #31
    f6b4:	nop
    f6b6:	adc.w	r0, r0, r0
    f6ba:	it	cs
    f6bc:	subcs.w	r3, r3, r1, lsl #31
    f6c0:	cmp.w	r3, r1, lsl #30
    f6c4:	nop
    f6c6:	adc.w	r0, r0, r0
    f6ca:	it	cs
    f6cc:	subcs.w	r3, r3, r1, lsl #30
    f6d0:	cmp.w	r3, r1, lsl #29
    f6d4:	nop
    f6d6:	adc.w	r0, r0, r0
    f6da:	it	cs
    f6dc:	subcs.w	r3, r3, r1, lsl #29
    f6e0:	cmp.w	r3, r1, lsl #28
    f6e4:	nop
    f6e6:	adc.w	r0, r0, r0
    f6ea:	it	cs
    f6ec:	subcs.w	r3, r3, r1, lsl #28
    f6f0:	cmp.w	r3, r1, lsl #27
    f6f4:	nop
    f6f6:	adc.w	r0, r0, r0
    f6fa:	it	cs
    f6fc:	subcs.w	r3, r3, r1, lsl #27
    f700:	cmp.w	r3, r1, lsl #26
    f704:	nop
    f706:	adc.w	r0, r0, r0
    f70a:	it	cs
    f70c:	subcs.w	r3, r3, r1, lsl #26
    f710:	cmp.w	r3, r1, lsl #25
    f714:	nop
    f716:	adc.w	r0, r0, r0
    f71a:	it	cs
    f71c:	subcs.w	r3, r3, r1, lsl #25
    f720:	cmp.w	r3, r1, lsl #24
    f724:	nop
    f726:	adc.w	r0, r0, r0
    f72a:	it	cs
    f72c:	subcs.w	r3, r3, r1, lsl #24
    f730:	cmp.w	r3, r1, lsl #23
    f734:	nop
    f736:	adc.w	r0, r0, r0
    f73a:	it	cs
    f73c:	subcs.w	r3, r3, r1, lsl #23
    f740:	cmp.w	r3, r1, lsl #22
    f744:	nop
    f746:	adc.w	r0, r0, r0
    f74a:	it	cs
    f74c:	subcs.w	r3, r3, r1, lsl #22
    f750:	cmp.w	r3, r1, lsl #21
    f754:	nop
    f756:	adc.w	r0, r0, r0
    f75a:	it	cs
    f75c:	subcs.w	r3, r3, r1, lsl #21
    f760:	cmp.w	r3, r1, lsl #20
    f764:	nop
    f766:	adc.w	r0, r0, r0
    f76a:	it	cs
    f76c:	subcs.w	r3, r3, r1, lsl #20
    f770:	cmp.w	r3, r1, lsl #19
    f774:	nop
    f776:	adc.w	r0, r0, r0
    f77a:	it	cs
    f77c:	subcs.w	r3, r3, r1, lsl #19
    f780:	cmp.w	r3, r1, lsl #18
    f784:	nop
    f786:	adc.w	r0, r0, r0
    f78a:	it	cs
    f78c:	subcs.w	r3, r3, r1, lsl #18
    f790:	cmp.w	r3, r1, lsl #17
    f794:	nop
    f796:	adc.w	r0, r0, r0
    f79a:	it	cs
    f79c:	subcs.w	r3, r3, r1, lsl #17
    f7a0:	cmp.w	r3, r1, lsl #16
    f7a4:	nop
    f7a6:	adc.w	r0, r0, r0
    f7aa:	it	cs
    f7ac:	subcs.w	r3, r3, r1, lsl #16
    f7b0:	cmp.w	r3, r1, lsl #15
    f7b4:	nop
    f7b6:	adc.w	r0, r0, r0
    f7ba:	it	cs
    f7bc:	subcs.w	r3, r3, r1, lsl #15
    f7c0:	cmp.w	r3, r1, lsl #14
    f7c4:	nop
    f7c6:	adc.w	r0, r0, r0
    f7ca:	it	cs
    f7cc:	subcs.w	r3, r3, r1, lsl #14
    f7d0:	cmp.w	r3, r1, lsl #13
    f7d4:	nop
    f7d6:	adc.w	r0, r0, r0
    f7da:	it	cs
    f7dc:	subcs.w	r3, r3, r1, lsl #13
    f7e0:	cmp.w	r3, r1, lsl #12
    f7e4:	nop
    f7e6:	adc.w	r0, r0, r0
    f7ea:	it	cs
    f7ec:	subcs.w	r3, r3, r1, lsl #12
    f7f0:	cmp.w	r3, r1, lsl #11
    f7f4:	nop
    f7f6:	adc.w	r0, r0, r0
    f7fa:	it	cs
    f7fc:	subcs.w	r3, r3, r1, lsl #11
    f800:	cmp.w	r3, r1, lsl #10
    f804:	nop
    f806:	adc.w	r0, r0, r0
    f80a:	it	cs
    f80c:	subcs.w	r3, r3, r1, lsl #10
    f810:	cmp.w	r3, r1, lsl #9
    f814:	nop
    f816:	adc.w	r0, r0, r0
    f81a:	it	cs
    f81c:	subcs.w	r3, r3, r1, lsl #9
    f820:	cmp.w	r3, r1, lsl #8
    f824:	nop
    f826:	adc.w	r0, r0, r0
    f82a:	it	cs
    f82c:	subcs.w	r3, r3, r1, lsl #8
    f830:	cmp.w	r3, r1, lsl #7
    f834:	nop
    f836:	adc.w	r0, r0, r0
    f83a:	it	cs
    f83c:	subcs.w	r3, r3, r1, lsl #7
    f840:	cmp.w	r3, r1, lsl #6
    f844:	nop
    f846:	adc.w	r0, r0, r0
    f84a:	it	cs
    f84c:	subcs.w	r3, r3, r1, lsl #6
    f850:	cmp.w	r3, r1, lsl #5
    f854:	nop
    f856:	adc.w	r0, r0, r0
    f85a:	it	cs
    f85c:	subcs.w	r3, r3, r1, lsl #5
    f860:	cmp.w	r3, r1, lsl #4
    f864:	nop
    f866:	adc.w	r0, r0, r0
    f86a:	it	cs
    f86c:	subcs.w	r3, r3, r1, lsl #4
    f870:	cmp.w	r3, r1, lsl #3
    f874:	nop
    f876:	adc.w	r0, r0, r0
    f87a:	it	cs
    f87c:	subcs.w	r3, r3, r1, lsl #3
    f880:	cmp.w	r3, r1, lsl #2
    f884:	nop
    f886:	adc.w	r0, r0, r0
    f88a:	it	cs
    f88c:	subcs.w	r3, r3, r1, lsl #2
    f890:	cmp.w	r3, r1, lsl #1
    f894:	nop
    f896:	adc.w	r0, r0, r0
    f89a:	it	cs
    f89c:	subcs.w	r3, r3, r1, lsl #1
    f8a0:	cmp.w	r3, r1
    f8a4:	nop
    f8a6:	adc.w	r0, r0, r0
    f8aa:	it	cs
    f8ac:	subcs.w	r3, r3, r1
    f8b0:	cmp.w	ip, #0
    f8b4:	it	mi
    f8b6:	negmi	r0, r0
    f8b8:	bx	lr
    f8ba:	teq	ip, r0
    f8be:	it	mi
    f8c0:	negmi	r0, r0
    f8c2:	bx	lr
    f8c4:	it	cc
    f8c6:	movcc	r0, #0
    f8c8:	itt	eq
    f8ca:	moveq.w	r0, ip, asr #31
    f8ce:	orreq.w	r0, r0, #1
    f8d2:	bx	lr
    f8d4:	clz	r2, r1
    f8d8:	rsb	r2, r2, #31
    f8dc:	cmp.w	ip, #0
    f8e0:	lsr.w	r0, r3, r2
    f8e4:	it	mi
    f8e6:	negmi	r0, r0
    f8e8:	bx	lr
    f8ea:	cmp	r0, #0
    f8ec:	it	gt
    f8ee:	mvngt.w	r0, #2147483648	; 0x80000000
    f8f2:	it	lt
    f8f4:	movlt.w	r0, #2147483648	; 0x80000000
    f8f8:	b.w	f918 <_obstack_memory_used@@Base+0x8a8>
    f8fc:	cmp	r1, #0
    f8fe:	beq.n	f8ea <_obstack_memory_used@@Base+0x87a>
    f900:	stmdb	sp!, {r0, r1, lr}
    f904:	bl	f66e <_obstack_memory_used@@Base+0x5fe>
    f908:	ldmia.w	sp!, {r1, r2, lr}
    f90c:	mul.w	r3, r2, r0
    f910:	sub.w	r1, r1, r3
    f914:	bx	lr
    f916:	nop
    f918:	push	{r1, lr}
    f91a:	mov.w	r0, #8
    f91e:	blx	1ea4 <raise@plt>
    f922:	pop	{r1, pc}
    f924:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f928:	mov	r7, r0
    f92a:	ldr	r6, [pc, #48]	; (f95c <_obstack_memory_used@@Base+0x8ec>)
    f92c:	mov	r8, r1
    f92e:	ldr	r5, [pc, #48]	; (f960 <_obstack_memory_used@@Base+0x8f0>)
    f930:	mov	r9, r2
    f932:	add	r6, pc
    f934:	blx	1e50 <fdopen@plt-0x20>
    f938:	add	r5, pc
    f93a:	subs	r6, r6, r5
    f93c:	asrs	r6, r6, #2
    f93e:	beq.n	f956 <_obstack_memory_used@@Base+0x8e6>
    f940:	subs	r5, #4
    f942:	movs	r4, #0
    f944:	adds	r4, #1
    f946:	ldr.w	r3, [r5, #4]!
    f94a:	mov	r2, r9
    f94c:	mov	r1, r8
    f94e:	mov	r0, r7
    f950:	blx	r3
    f952:	cmp	r6, r4
    f954:	bne.n	f944 <_obstack_memory_used@@Base+0x8d4>
    f956:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f95a:	nop
    f95c:	movs	r1, #102	; 0x66
    f95e:	movs	r1, r0
    f960:	movs	r1, #92	; 0x5c
    f962:	movs	r1, r0
    f964:	bx	lr
    f966:	nop
    f968:	ldr	r3, [pc, #8]	; (f974 <_obstack_memory_used@@Base+0x904>)
    f96a:	movs	r1, #0
    f96c:	add	r3, pc
    f96e:	ldr	r2, [r3, #0]
    f970:	b.w	21f0 <__cxa_atexit@plt>
    f974:	movs	r6, #148	; 0x94
    f976:	movs	r1, r0
    f978:	b.w	2b78 <pclose@plt+0x7ac>

Disassembly of section .fini:

0000f97c <.fini>:
    f97c:	push	{r3, lr}
    f980:	pop	{r3, pc}
