#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14b760ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14b773a20 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x14b7aa1e0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x140040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b7b3460_0 .net "in", 31 0, o0x140040010;  0 drivers
v0x14b7be8e0_0 .var "out", 31 0;
S_0x14b7a8f90 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1400400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b7be9a0_0 .net "clk", 0 0, o0x1400400d0;  0 drivers
o0x140040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b7bea40_0 .net "data_address", 31 0, o0x140040100;  0 drivers
o0x140040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b7beaf0_0 .net "data_read", 0 0, o0x140040130;  0 drivers
v0x14b7beba0_0 .var "data_readdata", 31 0;
o0x140040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b7bec50_0 .net "data_write", 0 0, o0x140040190;  0 drivers
o0x1400401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b7bed30_0 .net "data_writedata", 31 0, o0x1400401c0;  0 drivers
S_0x14b794ca0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x140040310 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b7bee70_0 .net "clk", 0 0, o0x140040310;  0 drivers
v0x14b7bef20_0 .var "curr_addr", 31 0;
o0x140040370 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b7befd0_0 .net "enable", 0 0, o0x140040370;  0 drivers
o0x1400403a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b7bf080_0 .net "next_addr", 31 0, o0x1400403a0;  0 drivers
o0x1400403d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b7bf130_0 .net "reset", 0 0, o0x1400403d0;  0 drivers
E_0x14b7b3c00 .event posedge, v0x14b7bee70_0;
S_0x14b7a8220 .scope module, "slt_tb" "slt_tb" 7 1;
 .timescale 0 0;
v0x14b7cbd00_0 .net "active", 0 0, L_0x14b7d45f0;  1 drivers
v0x14b7cbdb0_0 .var "clk", 0 0;
v0x14b7cbec0_0 .var "clk_enable", 0 0;
v0x14b7cbf50_0 .net "data_address", 31 0, v0x14b7c9ce0_0;  1 drivers
v0x14b7cbfe0_0 .net "data_read", 0 0, L_0x14b7d3c30;  1 drivers
v0x14b7cc070_0 .var "data_readdata", 31 0;
v0x14b7cc100_0 .net "data_write", 0 0, L_0x14b7d36c0;  1 drivers
v0x14b7cc190_0 .net "data_writedata", 31 0, v0x14b7c2af0_0;  1 drivers
v0x14b7cc260_0 .net "instr_address", 31 0, L_0x14b7d4720;  1 drivers
v0x14b7cc370_0 .var "instr_readdata", 31 0;
v0x14b7cc400_0 .net "register_v0", 31 0, L_0x14b7d1f70;  1 drivers
v0x14b7cc4d0_0 .var "reset", 0 0;
S_0x14b7bf290 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x14b7a8220;
 .timescale 0 0;
v0x14b7bf460_0 .var "expected", 31 0;
v0x14b7bf520_0 .var "funct", 5 0;
v0x14b7bf5d0_0 .var "i", 4 0;
v0x14b7bf690_0 .var "imm", 15 0;
v0x14b7bf740_0 .var "imm_instr", 31 0;
v0x14b7bf830_0 .var "opcode", 5 0;
v0x14b7bf8e0_0 .var "r_instr", 31 0;
v0x14b7bf990_0 .var "rd", 4 0;
v0x14b7bfa40_0 .var "rs", 4 0;
v0x14b7bfb50_0 .var "rt", 4 0;
v0x14b7bfc00_0 .var "shamt", 4 0;
v0x14b7bfcb0_0 .var "test", 31 0;
E_0x14b78f150 .event posedge, v0x14b7c2e00_0;
S_0x14b7bfd60 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x14b7a8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14b7cd130 .functor OR 1, L_0x14b7ccde0, L_0x14b7ccff0, C4<0>, C4<0>;
L_0x14b7cd220 .functor BUFZ 1, L_0x14b7cc8d0, C4<0>, C4<0>, C4<0>;
L_0x14b7cd650 .functor AND 1, L_0x14b7cc8d0, L_0x14b7cd7a0, C4<1>, C4<1>;
L_0x14b7cd920 .functor OR 1, L_0x14b7cd650, L_0x14b7cd6c0, C4<0>, C4<0>;
L_0x14b7cda50 .functor OR 1, L_0x14b7cd920, L_0x14b7cd4d0, C4<0>, C4<0>;
L_0x14b7cdb70 .functor OR 1, L_0x14b7cda50, L_0x14b7cee10, C4<0>, C4<0>;
L_0x14b7cdc20 .functor OR 1, L_0x14b7cdb70, L_0x14b7ce8a0, C4<0>, C4<0>;
L_0x14b7ce7b0 .functor AND 1, L_0x14b7ce2c0, L_0x14b7ce3e0, C4<1>, C4<1>;
L_0x14b7ce8a0 .functor OR 1, L_0x14b7ce060, L_0x14b7ce7b0, C4<0>, C4<0>;
L_0x14b7cee10 .functor AND 1, L_0x14b7ce590, L_0x14b7ceac0, C4<1>, C4<1>;
L_0x14b7cf370 .functor OR 1, L_0x14b7cecb0, L_0x14b7cefe0, C4<0>, C4<0>;
L_0x14b7cd3f0 .functor OR 1, L_0x14b7cf760, L_0x14b7cfa10, C4<0>, C4<0>;
L_0x14b7cfd40 .functor AND 1, L_0x14b7cf230, L_0x14b7cd3f0, C4<1>, C4<1>;
L_0x14b7cff40 .functor OR 1, L_0x14b7cfbd0, L_0x14b7d0080, C4<0>, C4<0>;
L_0x14b7d03d0 .functor OR 1, L_0x14b7cff40, L_0x14b7d02b0, C4<0>, C4<0>;
L_0x14b7cfe30 .functor AND 1, L_0x14b7cc8d0, L_0x14b7d03d0, C4<1>, C4<1>;
L_0x14b7d0160 .functor AND 1, L_0x14b7cc8d0, L_0x14b7d05c0, C4<1>, C4<1>;
L_0x14b7d0480 .functor AND 1, L_0x14b7cc8d0, L_0x14b7ce690, C4<1>, C4<1>;
L_0x14b7d1080 .functor AND 1, v0x14b7c9bc0_0, v0x14b7cba00_0, C4<1>, C4<1>;
L_0x14b7d10f0 .functor AND 1, L_0x14b7d1080, L_0x14b7cdc20, C4<1>, C4<1>;
L_0x14b7d1220 .functor OR 1, L_0x14b7ce8a0, L_0x14b7cee10, C4<0>, C4<0>;
L_0x14b7d1fe0 .functor BUFZ 32, L_0x14b7d1bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b7d20d0 .functor BUFZ 32, L_0x14b7d1e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b7d3040 .functor AND 1, v0x14b7cbec0_0, L_0x14b7cfe30, C4<1>, C4<1>;
L_0x14b7d30b0 .functor AND 1, L_0x14b7d3040, v0x14b7c9bc0_0, C4<1>, C4<1>;
L_0x14b7d18f0 .functor AND 1, L_0x14b7d30b0, L_0x14b7d3290, C4<1>, C4<1>;
L_0x14b7d3570 .functor AND 1, v0x14b7c9bc0_0, v0x14b7cba00_0, C4<1>, C4<1>;
L_0x14b7d36c0 .functor AND 1, L_0x14b7d3570, L_0x14b7cddf0, C4<1>, C4<1>;
L_0x14b7d3330 .functor OR 1, L_0x14b7d3770, L_0x14b7d3810, C4<0>, C4<0>;
L_0x14b7d3bc0 .functor AND 1, L_0x14b7d3330, L_0x14b7d3420, C4<1>, C4<1>;
L_0x14b7d3c30 .functor OR 1, L_0x14b7cd4d0, L_0x14b7d3bc0, C4<0>, C4<0>;
L_0x14b7d45f0 .functor BUFZ 1, v0x14b7c9bc0_0, C4<0>, C4<0>, C4<0>;
L_0x14b7d4720 .functor BUFZ 32, v0x14b7c9c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b7c4e90_0 .net *"_ivl_100", 31 0, L_0x14b7cea20;  1 drivers
L_0x1400784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c4f20_0 .net *"_ivl_103", 25 0, L_0x1400784d8;  1 drivers
L_0x140078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c4fb0_0 .net/2u *"_ivl_104", 31 0, L_0x140078520;  1 drivers
v0x14b7c5040_0 .net *"_ivl_106", 0 0, L_0x14b7ce590;  1 drivers
v0x14b7c50d0_0 .net *"_ivl_109", 5 0, L_0x14b7cec10;  1 drivers
L_0x140078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14b7c5170_0 .net/2u *"_ivl_110", 5 0, L_0x140078568;  1 drivers
v0x14b7c5220_0 .net *"_ivl_112", 0 0, L_0x14b7ceac0;  1 drivers
v0x14b7c52c0_0 .net *"_ivl_116", 31 0, L_0x14b7cef40;  1 drivers
L_0x1400785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c5370_0 .net *"_ivl_119", 25 0, L_0x1400785b0;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14b7c5480_0 .net/2u *"_ivl_12", 5 0, L_0x1400780a0;  1 drivers
L_0x1400785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14b7c5530_0 .net/2u *"_ivl_120", 31 0, L_0x1400785f8;  1 drivers
v0x14b7c55e0_0 .net *"_ivl_122", 0 0, L_0x14b7cecb0;  1 drivers
v0x14b7c5680_0 .net *"_ivl_124", 31 0, L_0x14b7cf150;  1 drivers
L_0x140078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c5730_0 .net *"_ivl_127", 25 0, L_0x140078640;  1 drivers
L_0x140078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14b7c57e0_0 .net/2u *"_ivl_128", 31 0, L_0x140078688;  1 drivers
v0x14b7c5890_0 .net *"_ivl_130", 0 0, L_0x14b7cefe0;  1 drivers
v0x14b7c5930_0 .net *"_ivl_134", 31 0, L_0x14b7cf4c0;  1 drivers
L_0x1400786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c5ac0_0 .net *"_ivl_137", 25 0, L_0x1400786d0;  1 drivers
L_0x140078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c5b50_0 .net/2u *"_ivl_138", 31 0, L_0x140078718;  1 drivers
v0x14b7c5c00_0 .net *"_ivl_140", 0 0, L_0x14b7cf230;  1 drivers
v0x14b7c5ca0_0 .net *"_ivl_143", 5 0, L_0x14b7cf870;  1 drivers
L_0x140078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14b7c5d50_0 .net/2u *"_ivl_144", 5 0, L_0x140078760;  1 drivers
v0x14b7c5e00_0 .net *"_ivl_146", 0 0, L_0x14b7cf760;  1 drivers
v0x14b7c5ea0_0 .net *"_ivl_149", 5 0, L_0x14b7cfb30;  1 drivers
L_0x1400787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14b7c5f50_0 .net/2u *"_ivl_150", 5 0, L_0x1400787a8;  1 drivers
v0x14b7c6000_0 .net *"_ivl_152", 0 0, L_0x14b7cfa10;  1 drivers
v0x14b7c60a0_0 .net *"_ivl_155", 0 0, L_0x14b7cd3f0;  1 drivers
v0x14b7c6140_0 .net *"_ivl_159", 1 0, L_0x14b7cfea0;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14b7c61f0_0 .net/2u *"_ivl_16", 5 0, L_0x1400780e8;  1 drivers
L_0x1400787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14b7c62a0_0 .net/2u *"_ivl_160", 1 0, L_0x1400787f0;  1 drivers
v0x14b7c6350_0 .net *"_ivl_162", 0 0, L_0x14b7cfbd0;  1 drivers
L_0x140078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14b7c63f0_0 .net/2u *"_ivl_164", 5 0, L_0x140078838;  1 drivers
v0x14b7c64a0_0 .net *"_ivl_166", 0 0, L_0x14b7d0080;  1 drivers
v0x14b7c59d0_0 .net *"_ivl_169", 0 0, L_0x14b7cff40;  1 drivers
L_0x140078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14b7c6730_0 .net/2u *"_ivl_170", 5 0, L_0x140078880;  1 drivers
v0x14b7c67c0_0 .net *"_ivl_172", 0 0, L_0x14b7d02b0;  1 drivers
v0x14b7c6850_0 .net *"_ivl_175", 0 0, L_0x14b7d03d0;  1 drivers
L_0x1400788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14b7c68e0_0 .net/2u *"_ivl_178", 5 0, L_0x1400788c8;  1 drivers
v0x14b7c6980_0 .net *"_ivl_180", 0 0, L_0x14b7d05c0;  1 drivers
L_0x140078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14b7c6a20_0 .net/2u *"_ivl_184", 5 0, L_0x140078910;  1 drivers
v0x14b7c6ad0_0 .net *"_ivl_186", 0 0, L_0x14b7ce690;  1 drivers
L_0x140078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14b7c6b70_0 .net/2u *"_ivl_194", 4 0, L_0x140078958;  1 drivers
v0x14b7c6c20_0 .net *"_ivl_197", 4 0, L_0x14b7d0cb0;  1 drivers
v0x14b7c6cd0_0 .net *"_ivl_199", 4 0, L_0x14b7d0b40;  1 drivers
v0x14b7c6d80_0 .net *"_ivl_20", 31 0, L_0x14b7ccc40;  1 drivers
v0x14b7c6e30_0 .net *"_ivl_200", 4 0, L_0x14b7d0be0;  1 drivers
v0x14b7c6ee0_0 .net *"_ivl_205", 0 0, L_0x14b7d1080;  1 drivers
v0x14b7c6f80_0 .net *"_ivl_209", 0 0, L_0x14b7d1220;  1 drivers
L_0x1400789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14b7c7020_0 .net/2u *"_ivl_210", 31 0, L_0x1400789a0;  1 drivers
v0x14b7c70d0_0 .net *"_ivl_212", 31 0, L_0x14b7d0210;  1 drivers
v0x14b7c7180_0 .net *"_ivl_214", 31 0, L_0x14b7d0d50;  1 drivers
v0x14b7c7230_0 .net *"_ivl_216", 31 0, L_0x14b7d15c0;  1 drivers
v0x14b7c72e0_0 .net *"_ivl_218", 31 0, L_0x14b7d1480;  1 drivers
v0x14b7c7390_0 .net *"_ivl_227", 0 0, L_0x14b7d3040;  1 drivers
v0x14b7c7430_0 .net *"_ivl_229", 0 0, L_0x14b7d30b0;  1 drivers
L_0x140078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c74d0_0 .net *"_ivl_23", 25 0, L_0x140078130;  1 drivers
v0x14b7c7580_0 .net *"_ivl_230", 31 0, L_0x14b7d31f0;  1 drivers
L_0x140078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c7630_0 .net *"_ivl_233", 30 0, L_0x140078ac0;  1 drivers
L_0x140078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b7c76e0_0 .net/2u *"_ivl_234", 31 0, L_0x140078b08;  1 drivers
v0x14b7c7790_0 .net *"_ivl_236", 0 0, L_0x14b7d3290;  1 drivers
L_0x140078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b7c7830_0 .net/2u *"_ivl_24", 31 0, L_0x140078178;  1 drivers
v0x14b7c78e0_0 .net *"_ivl_241", 0 0, L_0x14b7d3570;  1 drivers
L_0x140078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14b7c7980_0 .net/2u *"_ivl_244", 5 0, L_0x140078b50;  1 drivers
L_0x140078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14b7c7a30_0 .net/2u *"_ivl_248", 5 0, L_0x140078b98;  1 drivers
v0x14b7c7ae0_0 .net *"_ivl_255", 0 0, L_0x14b7d3420;  1 drivers
v0x14b7c6540_0 .net *"_ivl_257", 0 0, L_0x14b7d3bc0;  1 drivers
v0x14b7c65e0_0 .net *"_ivl_26", 0 0, L_0x14b7ccde0;  1 drivers
v0x14b7c6680_0 .net *"_ivl_261", 15 0, L_0x14b7d4060;  1 drivers
v0x14b7c7b70_0 .net *"_ivl_262", 17 0, L_0x14b7d38f0;  1 drivers
L_0x140078c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b7c7c20_0 .net *"_ivl_265", 1 0, L_0x140078c28;  1 drivers
v0x14b7c7cd0_0 .net *"_ivl_268", 15 0, L_0x14b7d4310;  1 drivers
L_0x140078c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b7c7d80_0 .net *"_ivl_270", 1 0, L_0x140078c70;  1 drivers
v0x14b7c7e30_0 .net *"_ivl_273", 0 0, L_0x14b7d4240;  1 drivers
L_0x140078cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14b7c7ee0_0 .net/2u *"_ivl_274", 13 0, L_0x140078cb8;  1 drivers
L_0x140078d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c7f90_0 .net/2u *"_ivl_276", 13 0, L_0x140078d00;  1 drivers
v0x14b7c8040_0 .net *"_ivl_278", 13 0, L_0x14b7d43b0;  1 drivers
v0x14b7c80f0_0 .net *"_ivl_28", 31 0, L_0x14b7ccf00;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c81a0_0 .net *"_ivl_31", 25 0, L_0x1400781c0;  1 drivers
L_0x140078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14b7c8250_0 .net/2u *"_ivl_32", 31 0, L_0x140078208;  1 drivers
v0x14b7c8300_0 .net *"_ivl_34", 0 0, L_0x14b7ccff0;  1 drivers
v0x14b7c83a0_0 .net *"_ivl_4", 31 0, L_0x14b7cc7a0;  1 drivers
v0x14b7c8450_0 .net *"_ivl_41", 2 0, L_0x14b7cd2d0;  1 drivers
L_0x140078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14b7c8500_0 .net/2u *"_ivl_42", 2 0, L_0x140078250;  1 drivers
v0x14b7c85b0_0 .net *"_ivl_47", 2 0, L_0x14b7cd5b0;  1 drivers
L_0x140078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14b7c8660_0 .net/2u *"_ivl_48", 2 0, L_0x140078298;  1 drivers
v0x14b7c8710_0 .net *"_ivl_53", 0 0, L_0x14b7cd7a0;  1 drivers
v0x14b7c87b0_0 .net *"_ivl_55", 0 0, L_0x14b7cd650;  1 drivers
v0x14b7c8850_0 .net *"_ivl_57", 0 0, L_0x14b7cd920;  1 drivers
v0x14b7c88f0_0 .net *"_ivl_59", 0 0, L_0x14b7cda50;  1 drivers
v0x14b7c8990_0 .net *"_ivl_61", 0 0, L_0x14b7cdb70;  1 drivers
v0x14b7c8a30_0 .net *"_ivl_65", 2 0, L_0x14b7cdd30;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14b7c8ae0_0 .net/2u *"_ivl_66", 2 0, L_0x1400782e0;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c8b90_0 .net *"_ivl_7", 25 0, L_0x140078010;  1 drivers
v0x14b7c8c40_0 .net *"_ivl_70", 31 0, L_0x14b7cdfc0;  1 drivers
L_0x140078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c8cf0_0 .net *"_ivl_73", 25 0, L_0x140078328;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14b7c8da0_0 .net/2u *"_ivl_74", 31 0, L_0x140078370;  1 drivers
v0x14b7c8e50_0 .net *"_ivl_76", 0 0, L_0x14b7ce060;  1 drivers
v0x14b7c8ef0_0 .net *"_ivl_78", 31 0, L_0x14b7ce220;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c8fa0_0 .net/2u *"_ivl_8", 31 0, L_0x140078058;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c9050_0 .net *"_ivl_81", 25 0, L_0x1400783b8;  1 drivers
L_0x140078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b7c9100_0 .net/2u *"_ivl_82", 31 0, L_0x140078400;  1 drivers
v0x14b7c91b0_0 .net *"_ivl_84", 0 0, L_0x14b7ce2c0;  1 drivers
v0x14b7c9250_0 .net *"_ivl_87", 0 0, L_0x14b7ce180;  1 drivers
v0x14b7c9300_0 .net *"_ivl_88", 31 0, L_0x14b7ce490;  1 drivers
L_0x140078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c93b0_0 .net *"_ivl_91", 30 0, L_0x140078448;  1 drivers
L_0x140078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14b7c9460_0 .net/2u *"_ivl_92", 31 0, L_0x140078490;  1 drivers
v0x14b7c9510_0 .net *"_ivl_94", 0 0, L_0x14b7ce3e0;  1 drivers
v0x14b7c95b0_0 .net *"_ivl_97", 0 0, L_0x14b7ce7b0;  1 drivers
v0x14b7c9650_0 .net "active", 0 0, L_0x14b7d45f0;  alias, 1 drivers
v0x14b7c96f0_0 .net "alu_op1", 31 0, L_0x14b7d1fe0;  1 drivers
v0x14b7c9790_0 .net "alu_op2", 31 0, L_0x14b7d20d0;  1 drivers
v0x14b7c9830_0 .net "alui_instr", 0 0, L_0x14b7cd6c0;  1 drivers
v0x14b7c98d0_0 .net "b_flag", 0 0, v0x14b7c09b0_0;  1 drivers
v0x14b7c9980_0 .net "b_imm", 17 0, L_0x14b7d4120;  1 drivers
v0x14b7c9a10_0 .net "b_offset", 31 0, L_0x14b7d4510;  1 drivers
v0x14b7c9aa0_0 .net "clk", 0 0, v0x14b7cbdb0_0;  1 drivers
v0x14b7c9b30_0 .net "clk_enable", 0 0, v0x14b7cbec0_0;  1 drivers
v0x14b7c9bc0_0 .var "cpu_active", 0 0;
v0x14b7c9c50_0 .var "curr_addr", 31 0;
v0x14b7c9ce0_0 .var "data_address", 31 0;
v0x14b7c9d80_0 .net "data_read", 0 0, L_0x14b7d3c30;  alias, 1 drivers
v0x14b7c9e20_0 .net "data_readdata", 31 0, v0x14b7cc070_0;  1 drivers
v0x14b7c9f00_0 .net "data_write", 0 0, L_0x14b7d36c0;  alias, 1 drivers
v0x14b7c9fa0_0 .net "data_writedata", 31 0, v0x14b7c2af0_0;  alias, 1 drivers
v0x14b7ca040_0 .var "delay_slot", 31 0;
v0x14b7ca0e0_0 .net "effective_addr", 31 0, v0x14b7c0d70_0;  1 drivers
v0x14b7ca180_0 .net "funct_code", 5 0, L_0x14b7cc700;  1 drivers
v0x14b7ca230_0 .net "hi_out", 31 0, v0x14b7c2eb0_0;  1 drivers
v0x14b7ca2f0_0 .net "hl_reg_enable", 0 0, L_0x14b7d18f0;  1 drivers
v0x14b7ca3c0_0 .net "instr_address", 31 0, L_0x14b7d4720;  alias, 1 drivers
v0x14b7ca460_0 .net "instr_opcode", 5 0, L_0x14b7cc5e0;  1 drivers
v0x14b7ca500_0 .net "instr_readdata", 31 0, v0x14b7cc370_0;  1 drivers
v0x14b7ca5d0_0 .net "j_imm", 0 0, L_0x14b7cf370;  1 drivers
v0x14b7ca670_0 .net "j_reg", 0 0, L_0x14b7cfd40;  1 drivers
v0x14b7ca710_0 .net "link_const", 0 0, L_0x14b7ce8a0;  1 drivers
v0x14b7ca7b0_0 .net "link_reg", 0 0, L_0x14b7cee10;  1 drivers
v0x14b7ca850_0 .net "lo_out", 31 0, v0x14b7c35e0_0;  1 drivers
v0x14b7ca8f0_0 .net "load_data", 31 0, v0x14b7c1e60_0;  1 drivers
v0x14b7ca9a0_0 .net "load_instr", 0 0, L_0x14b7cd4d0;  1 drivers
v0x14b7caa30_0 .net "lw", 0 0, L_0x14b7cc9f0;  1 drivers
v0x14b7caad0_0 .net "mfhi", 0 0, L_0x14b7d0160;  1 drivers
v0x14b7cab70_0 .net "mflo", 0 0, L_0x14b7d0480;  1 drivers
v0x14b7cac10_0 .net "movefrom", 0 0, L_0x14b7cd130;  1 drivers
v0x14b7cacb0_0 .net "muldiv", 0 0, L_0x14b7cfe30;  1 drivers
v0x14b7cad50_0 .var "next_delay_slot", 31 0;
v0x14b7cae00_0 .net "partial_store", 0 0, L_0x14b7d3330;  1 drivers
v0x14b7caea0_0 .net "r_format", 0 0, L_0x14b7cc8d0;  1 drivers
v0x14b7caf40_0 .net "reg_a_read_data", 31 0, L_0x14b7d1bd0;  1 drivers
v0x14b7cb000_0 .net "reg_a_read_index", 4 0, L_0x14b7d0a60;  1 drivers
v0x14b7cb0b0_0 .net "reg_b_read_data", 31 0, L_0x14b7d1e80;  1 drivers
v0x14b7cb140_0 .net "reg_b_read_index", 4 0, L_0x14b7d06a0;  1 drivers
v0x14b7cb200_0 .net "reg_dst", 0 0, L_0x14b7cd220;  1 drivers
v0x14b7cb290_0 .net "reg_write", 0 0, L_0x14b7cdc20;  1 drivers
v0x14b7cb330_0 .net "reg_write_data", 31 0, L_0x14b7d1850;  1 drivers
v0x14b7cb3f0_0 .net "reg_write_enable", 0 0, L_0x14b7d10f0;  1 drivers
v0x14b7cb4a0_0 .net "reg_write_index", 4 0, L_0x14b7d0f20;  1 drivers
v0x14b7cb550_0 .net "register_v0", 31 0, L_0x14b7d1f70;  alias, 1 drivers
v0x14b7cb600_0 .net "reset", 0 0, v0x14b7cc4d0_0;  1 drivers
v0x14b7cb690_0 .net "result", 31 0, v0x14b7c11c0_0;  1 drivers
v0x14b7cb740_0 .net "result_hi", 31 0, v0x14b7c0b60_0;  1 drivers
v0x14b7cb810_0 .net "result_lo", 31 0, v0x14b7c0cc0_0;  1 drivers
v0x14b7cb8e0_0 .net "sb", 0 0, L_0x14b7d3770;  1 drivers
v0x14b7cb970_0 .net "sh", 0 0, L_0x14b7d3810;  1 drivers
v0x14b7cba00_0 .var "state", 0 0;
v0x14b7cbaa0_0 .net "store_instr", 0 0, L_0x14b7cddf0;  1 drivers
v0x14b7cbb40_0 .net "sw", 0 0, L_0x14b7ccb60;  1 drivers
E_0x14b7bf7d0/0 .event edge, v0x14b7c09b0_0, v0x14b7ca040_0, v0x14b7c9a10_0, v0x14b7ca5d0_0;
E_0x14b7bf7d0/1 .event edge, v0x14b7c0c10_0, v0x14b7ca670_0, v0x14b7c42a0_0;
E_0x14b7bf7d0 .event/or E_0x14b7bf7d0/0, E_0x14b7bf7d0/1;
E_0x14b7c00f0 .event edge, v0x14b7c27d0_0, v0x14b7c0d70_0;
L_0x14b7cc5e0 .part v0x14b7cc370_0, 26, 6;
L_0x14b7cc700 .part v0x14b7cc370_0, 0, 6;
L_0x14b7cc7a0 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x140078010;
L_0x14b7cc8d0 .cmp/eq 32, L_0x14b7cc7a0, L_0x140078058;
L_0x14b7cc9f0 .cmp/eq 6, L_0x14b7cc5e0, L_0x1400780a0;
L_0x14b7ccb60 .cmp/eq 6, L_0x14b7cc5e0, L_0x1400780e8;
L_0x14b7ccc40 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x140078130;
L_0x14b7ccde0 .cmp/eq 32, L_0x14b7ccc40, L_0x140078178;
L_0x14b7ccf00 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x1400781c0;
L_0x14b7ccff0 .cmp/eq 32, L_0x14b7ccf00, L_0x140078208;
L_0x14b7cd2d0 .part L_0x14b7cc5e0, 3, 3;
L_0x14b7cd4d0 .cmp/eq 3, L_0x14b7cd2d0, L_0x140078250;
L_0x14b7cd5b0 .part L_0x14b7cc5e0, 3, 3;
L_0x14b7cd6c0 .cmp/eq 3, L_0x14b7cd5b0, L_0x140078298;
L_0x14b7cd7a0 .reduce/nor L_0x14b7cfe30;
L_0x14b7cdd30 .part L_0x14b7cc5e0, 3, 3;
L_0x14b7cddf0 .cmp/eq 3, L_0x14b7cdd30, L_0x1400782e0;
L_0x14b7cdfc0 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x140078328;
L_0x14b7ce060 .cmp/eq 32, L_0x14b7cdfc0, L_0x140078370;
L_0x14b7ce220 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x1400783b8;
L_0x14b7ce2c0 .cmp/eq 32, L_0x14b7ce220, L_0x140078400;
L_0x14b7ce180 .part v0x14b7cc370_0, 20, 1;
L_0x14b7ce490 .concat [ 1 31 0 0], L_0x14b7ce180, L_0x140078448;
L_0x14b7ce3e0 .cmp/eq 32, L_0x14b7ce490, L_0x140078490;
L_0x14b7cea20 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x1400784d8;
L_0x14b7ce590 .cmp/eq 32, L_0x14b7cea20, L_0x140078520;
L_0x14b7cec10 .part v0x14b7cc370_0, 0, 6;
L_0x14b7ceac0 .cmp/eq 6, L_0x14b7cec10, L_0x140078568;
L_0x14b7cef40 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x1400785b0;
L_0x14b7cecb0 .cmp/eq 32, L_0x14b7cef40, L_0x1400785f8;
L_0x14b7cf150 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x140078640;
L_0x14b7cefe0 .cmp/eq 32, L_0x14b7cf150, L_0x140078688;
L_0x14b7cf4c0 .concat [ 6 26 0 0], L_0x14b7cc5e0, L_0x1400786d0;
L_0x14b7cf230 .cmp/eq 32, L_0x14b7cf4c0, L_0x140078718;
L_0x14b7cf870 .part v0x14b7cc370_0, 0, 6;
L_0x14b7cf760 .cmp/eq 6, L_0x14b7cf870, L_0x140078760;
L_0x14b7cfb30 .part v0x14b7cc370_0, 0, 6;
L_0x14b7cfa10 .cmp/eq 6, L_0x14b7cfb30, L_0x1400787a8;
L_0x14b7cfea0 .part L_0x14b7cc700, 3, 2;
L_0x14b7cfbd0 .cmp/eq 2, L_0x14b7cfea0, L_0x1400787f0;
L_0x14b7d0080 .cmp/eq 6, L_0x14b7cc700, L_0x140078838;
L_0x14b7d02b0 .cmp/eq 6, L_0x14b7cc700, L_0x140078880;
L_0x14b7d05c0 .cmp/eq 6, L_0x14b7cc700, L_0x1400788c8;
L_0x14b7ce690 .cmp/eq 6, L_0x14b7cc700, L_0x140078910;
L_0x14b7d0a60 .part v0x14b7cc370_0, 21, 5;
L_0x14b7d06a0 .part v0x14b7cc370_0, 16, 5;
L_0x14b7d0cb0 .part v0x14b7cc370_0, 11, 5;
L_0x14b7d0b40 .part v0x14b7cc370_0, 16, 5;
L_0x14b7d0be0 .functor MUXZ 5, L_0x14b7d0b40, L_0x14b7d0cb0, L_0x14b7cd220, C4<>;
L_0x14b7d0f20 .functor MUXZ 5, L_0x14b7d0be0, L_0x140078958, L_0x14b7ce8a0, C4<>;
L_0x14b7d0210 .arith/sum 32, v0x14b7ca040_0, L_0x1400789a0;
L_0x14b7d0d50 .functor MUXZ 32, v0x14b7c11c0_0, v0x14b7c1e60_0, L_0x14b7cd4d0, C4<>;
L_0x14b7d15c0 .functor MUXZ 32, L_0x14b7d0d50, v0x14b7c35e0_0, L_0x14b7d0480, C4<>;
L_0x14b7d1480 .functor MUXZ 32, L_0x14b7d15c0, v0x14b7c2eb0_0, L_0x14b7d0160, C4<>;
L_0x14b7d1850 .functor MUXZ 32, L_0x14b7d1480, L_0x14b7d0210, L_0x14b7d1220, C4<>;
L_0x14b7d31f0 .concat [ 1 31 0 0], v0x14b7cba00_0, L_0x140078ac0;
L_0x14b7d3290 .cmp/eq 32, L_0x14b7d31f0, L_0x140078b08;
L_0x14b7d3770 .cmp/eq 6, L_0x14b7cc5e0, L_0x140078b50;
L_0x14b7d3810 .cmp/eq 6, L_0x14b7cc5e0, L_0x140078b98;
L_0x14b7d3420 .reduce/nor v0x14b7cba00_0;
L_0x14b7d4060 .part v0x14b7cc370_0, 0, 16;
L_0x14b7d38f0 .concat [ 16 2 0 0], L_0x14b7d4060, L_0x140078c28;
L_0x14b7d4310 .part L_0x14b7d38f0, 0, 16;
L_0x14b7d4120 .concat [ 2 16 0 0], L_0x140078c70, L_0x14b7d4310;
L_0x14b7d4240 .part L_0x14b7d4120, 17, 1;
L_0x14b7d43b0 .functor MUXZ 14, L_0x140078d00, L_0x140078cb8, L_0x14b7d4240, C4<>;
L_0x14b7d4510 .concat [ 18 14 0 0], L_0x14b7d4120, L_0x14b7d43b0;
S_0x14b7c0120 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x14b7bfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14b7c0480_0 .net *"_ivl_10", 15 0, L_0x14b7d29d0;  1 drivers
L_0x140078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b7c0540_0 .net/2u *"_ivl_14", 15 0, L_0x140078a78;  1 drivers
v0x14b7c05f0_0 .net *"_ivl_17", 15 0, L_0x14b7d2b10;  1 drivers
v0x14b7c06b0_0 .net *"_ivl_5", 0 0, L_0x14b7d2320;  1 drivers
v0x14b7c0760_0 .net *"_ivl_6", 15 0, L_0x14b7cf910;  1 drivers
v0x14b7c0850_0 .net *"_ivl_9", 15 0, L_0x14b7d26d0;  1 drivers
v0x14b7c0900_0 .net "addr_rt", 4 0, L_0x14b7d2d80;  1 drivers
v0x14b7c09b0_0 .var "b_flag", 0 0;
v0x14b7c0a50_0 .net "funct", 5 0, L_0x14b7d1310;  1 drivers
v0x14b7c0b60_0 .var "hi", 31 0;
v0x14b7c0c10_0 .net "instructionword", 31 0, v0x14b7cc370_0;  alias, 1 drivers
v0x14b7c0cc0_0 .var "lo", 31 0;
v0x14b7c0d70_0 .var "memaddroffset", 31 0;
v0x14b7c0e20_0 .var "multresult", 63 0;
v0x14b7c0ed0_0 .net "op1", 31 0, L_0x14b7d1fe0;  alias, 1 drivers
v0x14b7c0f80_0 .net "op2", 31 0, L_0x14b7d20d0;  alias, 1 drivers
v0x14b7c1030_0 .net "opcode", 5 0, L_0x14b7d2280;  1 drivers
v0x14b7c11c0_0 .var "result", 31 0;
v0x14b7c1250_0 .net "shamt", 4 0, L_0x14b7d2ce0;  1 drivers
v0x14b7c1300_0 .net/s "sign_op1", 31 0, L_0x14b7d1fe0;  alias, 1 drivers
v0x14b7c13c0_0 .net/s "sign_op2", 31 0, L_0x14b7d20d0;  alias, 1 drivers
v0x14b7c1450_0 .net "simmediatedata", 31 0, L_0x14b7d2a70;  1 drivers
v0x14b7c14e0_0 .net "simmediatedatas", 31 0, L_0x14b7d2a70;  alias, 1 drivers
v0x14b7c1570_0 .net "uimmediatedata", 31 0, L_0x14b7d2bb0;  1 drivers
v0x14b7c1600_0 .net "unsign_op1", 31 0, L_0x14b7d1fe0;  alias, 1 drivers
v0x14b7c16d0_0 .net "unsign_op2", 31 0, L_0x14b7d20d0;  alias, 1 drivers
v0x14b7c17b0_0 .var "unsigned_result", 31 0;
E_0x14b7c03f0/0 .event edge, v0x14b7c1030_0, v0x14b7c0ed0_0, v0x14b7c1450_0, v0x14b7c0a50_0;
E_0x14b7c03f0/1 .event edge, v0x14b7c0f80_0, v0x14b7c1250_0, v0x14b7c0e20_0, v0x14b7c0900_0;
E_0x14b7c03f0/2 .event edge, v0x14b7c1570_0, v0x14b7c17b0_0;
E_0x14b7c03f0 .event/or E_0x14b7c03f0/0, E_0x14b7c03f0/1, E_0x14b7c03f0/2;
L_0x14b7d2280 .part v0x14b7cc370_0, 26, 6;
L_0x14b7d1310 .part v0x14b7cc370_0, 0, 6;
L_0x14b7d2320 .part v0x14b7cc370_0, 15, 1;
LS_0x14b7cf910_0_0 .concat [ 1 1 1 1], L_0x14b7d2320, L_0x14b7d2320, L_0x14b7d2320, L_0x14b7d2320;
LS_0x14b7cf910_0_4 .concat [ 1 1 1 1], L_0x14b7d2320, L_0x14b7d2320, L_0x14b7d2320, L_0x14b7d2320;
LS_0x14b7cf910_0_8 .concat [ 1 1 1 1], L_0x14b7d2320, L_0x14b7d2320, L_0x14b7d2320, L_0x14b7d2320;
LS_0x14b7cf910_0_12 .concat [ 1 1 1 1], L_0x14b7d2320, L_0x14b7d2320, L_0x14b7d2320, L_0x14b7d2320;
L_0x14b7cf910 .concat [ 4 4 4 4], LS_0x14b7cf910_0_0, LS_0x14b7cf910_0_4, LS_0x14b7cf910_0_8, LS_0x14b7cf910_0_12;
L_0x14b7d26d0 .part v0x14b7cc370_0, 0, 16;
L_0x14b7d29d0 .concat [ 16 0 0 0], L_0x14b7d26d0;
L_0x14b7d2a70 .concat [ 16 16 0 0], L_0x14b7d29d0, L_0x14b7cf910;
L_0x14b7d2b10 .part v0x14b7cc370_0, 0, 16;
L_0x14b7d2bb0 .concat [ 16 16 0 0], L_0x14b7d2b10, L_0x140078a78;
L_0x14b7d2ce0 .part v0x14b7cc370_0, 6, 5;
L_0x14b7d2d80 .part v0x14b7cc370_0, 16, 5;
S_0x14b7c1900 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x14b7bfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x14b7c1ba0_0 .net "address", 31 0, v0x14b7c0d70_0;  alias, 1 drivers
v0x14b7c1c50_0 .net "datafromMem", 31 0, v0x14b7cc070_0;  alias, 1 drivers
v0x14b7c1cf0_0 .net "instr_word", 31 0, v0x14b7cc370_0;  alias, 1 drivers
v0x14b7c1dc0_0 .net "opcode", 5 0, L_0x14b7d2e80;  1 drivers
v0x14b7c1e60_0 .var "out_transformed", 31 0;
v0x14b7c1f50_0 .net "regword", 31 0, L_0x14b7d1e80;  alias, 1 drivers
v0x14b7c2000_0 .net "whichbyte", 1 0, L_0x14b7d2f20;  1 drivers
E_0x14b7c1b40/0 .event edge, v0x14b7c1dc0_0, v0x14b7c1c50_0, v0x14b7c2000_0, v0x14b7c0c10_0;
E_0x14b7c1b40/1 .event edge, v0x14b7c1f50_0;
E_0x14b7c1b40 .event/or E_0x14b7c1b40/0, E_0x14b7c1b40/1;
L_0x14b7d2e80 .part v0x14b7cc370_0, 26, 6;
L_0x14b7d2f20 .part v0x14b7c0d70_0, 0, 2;
S_0x14b7c2130 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x14b7bfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14b7c23d0_0 .net *"_ivl_1", 1 0, L_0x14b7d3e20;  1 drivers
L_0x140078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14b7c2490_0 .net *"_ivl_5", 0 0, L_0x140078be0;  1 drivers
v0x14b7c2540_0 .net "bytenum", 2 0, L_0x14b7d3ad0;  1 drivers
v0x14b7c2600_0 .net "dataword", 31 0, v0x14b7cc070_0;  alias, 1 drivers
v0x14b7c26c0_0 .net "eff_addr", 31 0, v0x14b7c0d70_0;  alias, 1 drivers
v0x14b7c27d0_0 .net "opcode", 5 0, L_0x14b7cc5e0;  alias, 1 drivers
v0x14b7c2860_0 .net "regbyte", 7 0, L_0x14b7d3f00;  1 drivers
v0x14b7c2910_0 .net "reghalfword", 15 0, L_0x14b7d3fa0;  1 drivers
v0x14b7c29c0_0 .net "regword", 31 0, L_0x14b7d1e80;  alias, 1 drivers
v0x14b7c2af0_0 .var "storedata", 31 0;
E_0x14b7c2370/0 .event edge, v0x14b7c27d0_0, v0x14b7c1f50_0, v0x14b7c2540_0, v0x14b7c2860_0;
E_0x14b7c2370/1 .event edge, v0x14b7c1c50_0, v0x14b7c2910_0;
E_0x14b7c2370 .event/or E_0x14b7c2370/0, E_0x14b7c2370/1;
L_0x14b7d3e20 .part v0x14b7c0d70_0, 0, 2;
L_0x14b7d3ad0 .concat [ 2 1 0 0], L_0x14b7d3e20, L_0x140078be0;
L_0x14b7d3f00 .part L_0x14b7d1e80, 0, 8;
L_0x14b7d3fa0 .part L_0x14b7d1e80, 0, 16;
S_0x14b7c2bc0 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x14b7bfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14b7c2e00_0 .net "clk", 0 0, v0x14b7cbdb0_0;  alias, 1 drivers
v0x14b7c2eb0_0 .var "data", 31 0;
v0x14b7c2f60_0 .net "data_in", 31 0, v0x14b7c0b60_0;  alias, 1 drivers
v0x14b7c3030_0 .net "data_out", 31 0, v0x14b7c2eb0_0;  alias, 1 drivers
v0x14b7c30d0_0 .net "enable", 0 0, L_0x14b7d18f0;  alias, 1 drivers
v0x14b7c31b0_0 .net "reset", 0 0, v0x14b7cc4d0_0;  alias, 1 drivers
S_0x14b7c32d0 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x14b7bfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14b7c3550_0 .net "clk", 0 0, v0x14b7cbdb0_0;  alias, 1 drivers
v0x14b7c35e0_0 .var "data", 31 0;
v0x14b7c3670_0 .net "data_in", 31 0, v0x14b7c0cc0_0;  alias, 1 drivers
v0x14b7c3740_0 .net "data_out", 31 0, v0x14b7c35e0_0;  alias, 1 drivers
v0x14b7c37e0_0 .net "enable", 0 0, L_0x14b7d18f0;  alias, 1 drivers
v0x14b7c38b0_0 .net "reset", 0 0, v0x14b7cc4d0_0;  alias, 1 drivers
S_0x14b7c39c0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x14b7bfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14b7d1bd0 .functor BUFZ 32, L_0x14b7d1760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b7d1e80 .functor BUFZ 32, L_0x14b7d1cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b7c4650_2 .array/port v0x14b7c4650, 2;
L_0x14b7d1f70 .functor BUFZ 32, v0x14b7c4650_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b7c3cf0_0 .net *"_ivl_0", 31 0, L_0x14b7d1760;  1 drivers
v0x14b7c3db0_0 .net *"_ivl_10", 6 0, L_0x14b7d1d60;  1 drivers
L_0x140078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b7c3e50_0 .net *"_ivl_13", 1 0, L_0x140078a30;  1 drivers
v0x14b7c3ef0_0 .net *"_ivl_2", 6 0, L_0x14b7d1ab0;  1 drivers
L_0x1400789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b7c3fa0_0 .net *"_ivl_5", 1 0, L_0x1400789e8;  1 drivers
v0x14b7c4090_0 .net *"_ivl_8", 31 0, L_0x14b7d1cc0;  1 drivers
v0x14b7c4140_0 .net "r_clk", 0 0, v0x14b7cbdb0_0;  alias, 1 drivers
v0x14b7c4210_0 .net "r_clk_enable", 0 0, v0x14b7cbec0_0;  alias, 1 drivers
v0x14b7c42a0_0 .net "read_data1", 31 0, L_0x14b7d1bd0;  alias, 1 drivers
v0x14b7c43b0_0 .net "read_data2", 31 0, L_0x14b7d1e80;  alias, 1 drivers
v0x14b7c4440_0 .net "read_reg1", 4 0, L_0x14b7d0a60;  alias, 1 drivers
v0x14b7c44f0_0 .net "read_reg2", 4 0, L_0x14b7d06a0;  alias, 1 drivers
v0x14b7c45a0_0 .net "register_v0", 31 0, L_0x14b7d1f70;  alias, 1 drivers
v0x14b7c4650 .array "registers", 0 31, 31 0;
v0x14b7c49f0_0 .net "reset", 0 0, v0x14b7cc4d0_0;  alias, 1 drivers
v0x14b7c4ac0_0 .net "write_control", 0 0, L_0x14b7d10f0;  alias, 1 drivers
v0x14b7c4b50_0 .net "write_data", 31 0, L_0x14b7d1850;  alias, 1 drivers
v0x14b7c4ce0_0 .net "write_reg", 4 0, L_0x14b7d0f20;  alias, 1 drivers
L_0x14b7d1760 .array/port v0x14b7c4650, L_0x14b7d1ab0;
L_0x14b7d1ab0 .concat [ 5 2 0 0], L_0x14b7d0a60, L_0x1400789e8;
L_0x14b7d1cc0 .array/port v0x14b7c4650, L_0x14b7d1d60;
L_0x14b7d1d60 .concat [ 5 2 0 0], L_0x14b7d06a0, L_0x140078a30;
    .scope S_0x14b794ca0;
T_0 ;
    %wait E_0x14b7b3c00;
    %load/vec4 v0x14b7bf130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14b7bef20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14b7befd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14b7bf080_0;
    %assign/vec4 v0x14b7bef20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14b7c39c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b7c4650, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x14b7c39c0;
T_2 ;
    %wait E_0x14b78f150;
    %load/vec4 v0x14b7c49f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14b7c4210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14b7c4ac0_0;
    %load/vec4 v0x14b7c4ce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14b7c4b50_0;
    %load/vec4 v0x14b7c4ce0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b7c4650, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b7c0120;
T_3 ;
    %wait E_0x14b7c03f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %load/vec4 v0x14b7c1030_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c1450_0;
    %add;
    %store/vec4 v0x14b7c0d70_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x14b7c1030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x14b7c0a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x14b7c13c0_0;
    %ix/getv 4, v0x14b7c1250_0;
    %shiftl 4;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x14b7c13c0_0;
    %ix/getv 4, v0x14b7c1250_0;
    %shiftr 4;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x14b7c13c0_0;
    %ix/getv 4, v0x14b7c1250_0;
    %shiftr/s 4;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x14b7c13c0_0;
    %load/vec4 v0x14b7c1600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x14b7c13c0_0;
    %load/vec4 v0x14b7c1600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x14b7c13c0_0;
    %load/vec4 v0x14b7c1600_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x14b7c1300_0;
    %pad/s 64;
    %load/vec4 v0x14b7c13c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14b7c0e20_0, 0, 64;
    %load/vec4 v0x14b7c0e20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14b7c0b60_0, 0, 32;
    %load/vec4 v0x14b7c0e20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14b7c0cc0_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x14b7c1600_0;
    %pad/u 64;
    %load/vec4 v0x14b7c16d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14b7c0e20_0, 0, 64;
    %load/vec4 v0x14b7c0e20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14b7c0b60_0, 0, 32;
    %load/vec4 v0x14b7c0e20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14b7c0cc0_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c13c0_0;
    %mod/s;
    %store/vec4 v0x14b7c0b60_0, 0, 32;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c13c0_0;
    %div/s;
    %store/vec4 v0x14b7c0cc0_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %mod;
    %store/vec4 v0x14b7c0b60_0, 0, 32;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %div;
    %store/vec4 v0x14b7c0cc0_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x14b7c0ed0_0;
    %store/vec4 v0x14b7c0b60_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x14b7c0ed0_0;
    %store/vec4 v0x14b7c0cc0_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c13c0_0;
    %add;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %add;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %sub;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %and;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %or;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %xor;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %or;
    %inv;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c13c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c16d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x14b7c0900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x14b7c1300_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x14b7c1300_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x14b7c1300_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x14b7c1300_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c13c0_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c0f80_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x14b7c1300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x14b7c1300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7c09b0_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c1450_0;
    %add;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c1450_0;
    %add;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x14b7c1300_0;
    %load/vec4 v0x14b7c1450_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c14e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c1570_0;
    %and;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c1570_0;
    %or;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x14b7c1600_0;
    %load/vec4 v0x14b7c1570_0;
    %xor;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x14b7c1570_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14b7c17b0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x14b7c17b0_0;
    %store/vec4 v0x14b7c11c0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14b7c1900;
T_4 ;
    %wait E_0x14b7c1b40;
    %load/vec4 v0x14b7c1dc0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x14b7c2000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x14b7c2000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x14b7c2000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x14b7c2000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x14b7c1cf0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x14b7c2000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x14b7c1f50_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x14b7c1f50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x14b7c1f50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x14b7c2000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1f50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c1f50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x14b7c1c50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14b7c1f50_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c1e60_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14b7c32d0;
T_5 ;
    %wait E_0x14b78f150;
    %load/vec4 v0x14b7c38b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7c35e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14b7c37e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14b7c3670_0;
    %assign/vec4 v0x14b7c35e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14b7c2bc0;
T_6 ;
    %wait E_0x14b78f150;
    %load/vec4 v0x14b7c31b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b7c2eb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14b7c30d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x14b7c2f60_0;
    %assign/vec4 v0x14b7c2eb0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14b7c2130;
T_7 ;
    %wait E_0x14b7c2370;
    %load/vec4 v0x14b7c27d0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14b7c29c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b7c2af0_0, 4, 8;
    %load/vec4 v0x14b7c29c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b7c2af0_0, 4, 8;
    %load/vec4 v0x14b7c29c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b7c2af0_0, 4, 8;
    %load/vec4 v0x14b7c29c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14b7c2af0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14b7c27d0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14b7c2540_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x14b7c2860_0;
    %load/vec4 v0x14b7c2600_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c2af0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x14b7c2600_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14b7c2860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c2600_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14b7c2af0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x14b7c2600_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14b7c2860_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7c2600_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c2af0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x14b7c2600_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14b7c2860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c2af0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x14b7c27d0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x14b7c2540_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x14b7c2910_0;
    %load/vec4 v0x14b7c2600_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c2af0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x14b7c2600_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14b7c2910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7c2af0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14b7bfd60;
T_8 ;
    %wait E_0x14b7c00f0;
    %load/vec4 v0x14b7ca460_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x14b7ca0e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14b7c9ce0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14b7bfd60;
T_9 ;
    %wait E_0x14b7bf7d0;
    %load/vec4 v0x14b7c98d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14b7ca040_0;
    %load/vec4 v0x14b7c9a10_0;
    %add;
    %store/vec4 v0x14b7cad50_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14b7ca5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x14b7ca040_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14b7ca500_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14b7cad50_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14b7ca670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14b7caf40_0;
    %store/vec4 v0x14b7cad50_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x14b7ca040_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14b7cad50_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14b7bfd60;
T_10 ;
    %wait E_0x14b78f150;
    %load/vec4 v0x14b7c9b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14b7cb600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14b7c9c50_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14b7ca040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b7c9bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7cba00_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x14b7c9bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x14b7cba00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b7cba00_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x14b7cba00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7cba00_0, 0;
    %load/vec4 v0x14b7ca040_0;
    %assign/vec4 v0x14b7c9c50_0, 0;
    %load/vec4 v0x14b7cad50_0;
    %assign/vec4 v0x14b7ca040_0, 0;
    %load/vec4 v0x14b7c9c50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b7c9bc0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14b7bfd60;
T_11 ;
    %wait E_0x14b78f150;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x14b7cb600_0, v0x14b7c9b30_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x14b7ca500_0, v0x14b7c9650_0, v0x14b7cb3f0_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x14b7cb000_0, v0x14b7cb140_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x14b7caf40_0, v0x14b7cb0b0_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x14b7cb330_0, v0x14b7cb690_0, v0x14b7cb4a0_0, v0x14b7ca9a0_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x14b7cacb0_0, v0x14b7cb810_0, v0x14b7cb740_0, v0x14b7ca850_0, v0x14b7ca230_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x14b7c98d0_0, v0x14b7c9a10_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x14b7c9c50_0, v0x14b7cba00_0, v0x14b7ca040_0, v0x14b7cad50_0, v0x14b7ca670_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x14b7ca3c0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x14b7a8220;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7cbdb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14b7cbdb0_0;
    %inv;
    %store/vec4 v0x14b7cbdb0_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x14b7a8220;
T_13 ;
    %fork t_1, S_0x14b7bf290;
    %jmp t_0;
    .scope S_0x14b7bf290;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7cc4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7cbec0_0, 0, 1;
    %wait E_0x14b78f150;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b7cc4d0_0, 0, 1;
    %wait E_0x14b78f150;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14b7bf5d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14b7cc070_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14b7bf830_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14b7bfa40_0, 0, 5;
    %load/vec4 v0x14b7bf5d0_0;
    %store/vec4 v0x14b7bfb50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14b7bf690_0, 0, 16;
    %load/vec4 v0x14b7bf830_0;
    %load/vec4 v0x14b7bfa40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7bfb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7bf690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7bf740_0, 0, 32;
    %load/vec4 v0x14b7bf740_0;
    %store/vec4 v0x14b7cc370_0, 0, 32;
    %load/vec4 v0x14b7cc070_0;
    %load/vec4 v0x14b7bf5d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14b7cc070_0, 0, 32;
    %wait E_0x14b78f150;
    %delay 2, 0;
    %load/vec4 v0x14b7cc100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x14b7cbfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x14b7bf5d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14b7bf5d0_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14b7bf5d0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x14b7bf830_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x14b7bf520_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14b7bfc00_0, 0, 5;
    %load/vec4 v0x14b7bf5d0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x14b7bfa40_0, 0, 5;
    %load/vec4 v0x14b7bf5d0_0;
    %store/vec4 v0x14b7bfb50_0, 0, 5;
    %load/vec4 v0x14b7bf5d0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x14b7bf990_0, 0, 5;
    %load/vec4 v0x14b7bf830_0;
    %load/vec4 v0x14b7bfa40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7bfb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7bf990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7bfc00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7bf520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7bf8e0_0, 0, 32;
    %load/vec4 v0x14b7bf8e0_0;
    %store/vec4 v0x14b7cc370_0, 0, 32;
    %wait E_0x14b78f150;
    %delay 2, 0;
    %load/vec4 v0x14b7bf5d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14b7bf5d0_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14b7bf5d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14b7bfcb0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14b7bf830_0, 0, 6;
    %load/vec4 v0x14b7bf5d0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x14b7bfa40_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14b7bfb50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14b7bf690_0, 0, 16;
    %load/vec4 v0x14b7bf830_0;
    %load/vec4 v0x14b7bfa40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7bfb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14b7bf690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14b7bf740_0, 0, 32;
    %load/vec4 v0x14b7bf740_0;
    %store/vec4 v0x14b7cc370_0, 0, 32;
    %wait E_0x14b78f150;
    %delay 2, 0;
    %load/vec4 v0x14b7bf5d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %load/vec4 v0x14b7bfcb0_0;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %load/vec4 v0x14b7bfcb0_0;
    %load/vec4 v0x14b7bf5d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x14b7bf460_0, 0, 32;
    %load/vec4 v0x14b7bfcb0_0;
    %load/vec4 v0x14b7bf5d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14b7bfcb0_0, 0, 32;
    %load/vec4 v0x14b7cc400_0;
    %load/vec4 v0x14b7bf460_0;
    %cmp/e;
    %jmp/0xz  T_13.12, 4;
    %jmp T_13.13;
T_13.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x14b7bf460_0, v0x14b7cc400_0 {0 0 0};
T_13.13 ;
    %load/vec4 v0x14b7bf5d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14b7bf5d0_0, 0, 5;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14b7a8220;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/slt_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
