{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671336381001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671336381006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 22:06:20 2022 " "Processing started: Sat Dec 17 22:06:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671336381006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671336381006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectoReloj -c proyectoReloj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectoReloj -c proyectoReloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671336381006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671336381312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671336381313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectoreloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyectoreloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proyectoReloj-rtl " "Found design unit 1: proyectoReloj-rtl" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671336388500 ""} { "Info" "ISGN_ENTITY_NAME" "1 proyectoReloj " "Found entity 1: proyectoReloj" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671336388500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671336388500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyectoReloj " "Elaborating entity \"proyectoReloj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671336388527 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1 proyectoReloj.vhd(86) " "VHDL Process Statement warning at proyectoReloj.vhd(86): signal \"clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388528 "|proyectoReloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk2 proyectoReloj.vhd(99) " "VHDL Process Statement warning at proyectoReloj.vhd(99): signal \"clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388528 "|proyectoReloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ajuste_sync proyectoReloj.vhd(99) " "VHDL Process Statement warning at proyectoReloj.vhd(99): signal \"ajuste_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388528 "|proyectoReloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_a1 proyectoReloj.vhd(102) " "VHDL Process Statement warning at proyectoReloj.vhd(102): signal \"clk_a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388528 "|proyectoReloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk3 proyectoReloj.vhd(111) " "VHDL Process Statement warning at proyectoReloj.vhd(111): signal \"clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388529 "|proyectoReloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk4 proyectoReloj.vhd(121) " "VHDL Process Statement warning at proyectoReloj.vhd(121): signal \"clk4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388529 "|proyectoReloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ajuste_sync proyectoReloj.vhd(121) " "VHDL Process Statement warning at proyectoReloj.vhd(121): signal \"ajuste_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388529 "|proyectoReloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_a2 proyectoReloj.vhd(124) " "VHDL Process Statement warning at proyectoReloj.vhd(124): signal \"clk_a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388529 "|proyectoReloj"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk5 proyectoReloj.vhd(133) " "VHDL Process Statement warning at proyectoReloj.vhd(133): signal \"clk5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671336388529 "|proyectoReloj"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_a1 proyectoReloj.vhd(58) " "VHDL Process Statement warning at proyectoReloj.vhd(58): inferring latch(es) for signal or variable \"clk_a1\", which holds its previous value in one or more paths through the process" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671336388530 "|proyectoReloj"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_a2 proyectoReloj.vhd(58) " "VHDL Process Statement warning at proyectoReloj.vhd(58): inferring latch(es) for signal or variable \"clk_a2\", which holds its previous value in one or more paths through the process" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1671336388530 "|proyectoReloj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_a2 proyectoReloj.vhd(58) " "Inferred latch for \"clk_a2\" at proyectoReloj.vhd(58)" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671336388531 "|proyectoReloj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_a1 proyectoReloj.vhd(58) " "Inferred latch for \"clk_a1\" at proyectoReloj.vhd(58)" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671336388531 "|proyectoReloj"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 77 -1 0 } } { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 86 -1 0 } } { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 102 -1 0 } } { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 111 -1 0 } } { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 124 -1 0 } } { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 133 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671336388919 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671336388919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671336389001 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_s\[1\] Low " "Register uu_s\[1\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_s\[2\] Low " "Register uu_s\[2\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dd_s\[1\] Low " "Register dd_s\[1\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dd_s\[3\] Low " "Register dd_s\[3\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 86 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_m\[1\] Low " "Register uu_m\[1\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_m\[2\] Low " "Register uu_m\[2\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dd_m\[1\] Low " "Register dd_m\[1\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 111 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dd_m\[3\] Low " "Register dd_m\[3\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 111 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_h\[2\] Low " "Register uu_h\[2\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 124 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_h\[3\] Low " "Register uu_h\[3\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 124 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dd_h\[2\] Low " "Register dd_h\[2\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 133 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "dd_h\[0\] Low " "Register dd_h\[0\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 133 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_s\[4\] Low " "Register uu_s\[4\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_m\[4\] Low " "Register uu_m\[4\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uu_h\[4\] Low " "Register uu_h\[4\] will power up to Low" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 124 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671336389094 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1671336389094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671336389443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671336389443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671336389472 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671336389472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671336389472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671336389472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671336389484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 22:06:29 2022 " "Processing ended: Sat Dec 17 22:06:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671336389484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671336389484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671336389484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671336389484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1671336390596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671336390605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 22:06:30 2022 " "Processing started: Sat Dec 17 22:06:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671336390605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671336390605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proyectoReloj -c proyectoReloj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proyectoReloj -c proyectoReloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671336390605 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671336390700 ""}
{ "Info" "0" "" "Project  = proyectoReloj" {  } {  } 0 0 "Project  = proyectoReloj" 0 0 "Fitter" 0 0 1671336390701 ""}
{ "Info" "0" "" "Revision = proyectoReloj" {  } {  } 0 0 "Revision = proyectoReloj" 0 0 "Fitter" 0 0 1671336390701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1671336390769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671336390770 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proyectoReloj 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"proyectoReloj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671336390776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671336390810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671336390810 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671336390974 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671336390980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671336391066 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671336391066 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671336391068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671336391068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671336391068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671336391068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671336391068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671336391068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671336391068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671336391068 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671336391068 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1671336391068 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1671336391068 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1671336391068 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1671336391068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1671336391069 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 47 " "No exact pin location assignment(s) for 18 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1671336391302 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1671336391713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyectoReloj.sdc " "Synopsys Design Constraints File file not found: 'proyectoReloj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671336391713 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671336391713 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1671336391716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1671336391717 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671336391717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50Mhz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_50Mhz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671336391741 ""}  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671336391741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk1 " "Destination node clk1" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk3 " "Destination node clk3" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uu_h\[4\]~0 " "Destination node uu_h\[4\]~0" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 124 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk5 " "Destination node clk5" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ajuste_sync " "Destination node ajuste_sync" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk2 " "Destination node clk2" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk4 " "Destination node clk4" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671336391741 ""}  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671336391741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk0  " "Automatically promoted node clk0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671336391741 ""}  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671336391741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_a1  " "Automatically promoted node clk_a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_a1 " "Destination node clk_a1" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671336391741 ""}  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671336391741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_a2  " "Automatically promoted node clk_a2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671336391741 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_a2 " "Destination node clk_a2" {  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671336391741 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671336391741 ""}  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671336391741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1  " "Automatically promoted node clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671336391742 ""}  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671336391742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk3  " "Automatically promoted node clk3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671336391742 ""}  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671336391742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk5  " "Automatically promoted node clk5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671336391742 ""}  } { { "proyectoReloj.vhd" "" { Text "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/proyectoReloj.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671336391742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671336392124 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671336392124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671336392124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671336392125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671336392126 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671336392126 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671336392126 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671336392127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671336392144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1671336392144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671336392144 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 3 14 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 3 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1671336392149 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1671336392149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1671336392149 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 37 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1671336392150 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1671336392150 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1671336392150 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671336392214 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1671336392217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671336393269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671336393342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671336393365 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671336399776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671336399776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671336400290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1671336401540 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671336401540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1671336402428 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671336402428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671336402432 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1671336402600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671336402608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671336402904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671336402904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671336403399 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671336404369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Escuela/Semestre 23-1/LabVLSI/P1.1/output_files/proyectoReloj.fit.smsg " "Generated suppressed messages file D:/Escuela/Semestre 23-1/LabVLSI/P1.1/output_files/proyectoReloj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671336404647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6220 " "Peak virtual memory: 6220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671336405083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 22:06:45 2022 " "Processing ended: Sat Dec 17 22:06:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671336405083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671336405083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671336405083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671336405083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671336406044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671336406050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 22:06:45 2022 " "Processing started: Sat Dec 17 22:06:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671336406050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671336406050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proyectoReloj -c proyectoReloj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proyectoReloj -c proyectoReloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671336406050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1671336406313 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671336407720 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671336407858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671336408642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 22:06:48 2022 " "Processing ended: Sat Dec 17 22:06:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671336408642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671336408642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671336408642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671336408642 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671336409245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671336409747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671336409754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 22:06:49 2022 " "Processing started: Sat Dec 17 22:06:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671336409754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1671336409754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proyectoReloj -c proyectoReloj " "Command: quartus_sta proyectoReloj -c proyectoReloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1671336409754 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1671336409855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1671336409973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1671336409973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410007 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1671336410206 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyectoReloj.sdc " "Synopsys Design Constraints File file not found: 'proyectoReloj.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1671336410218 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410218 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671336410219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk0 clk0 " "create_clock -period 1.000 -name clk0 clk0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671336410219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1 clk1 " "create_clock -period 1.000 -name clk1 clk1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671336410219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_a1 clk_a1 " "create_clock -period 1.000 -name clk_a1 clk_a1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671336410219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671336410219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk3 clk3 " "create_clock -period 1.000 -name clk3 clk3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671336410219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_a2 clk_a2 " "create_clock -period 1.000 -name clk_a2 clk_a2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671336410219 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk5 clk5 " "create_clock -period 1.000 -name clk5 clk5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1671336410219 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671336410219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1671336410221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671336410222 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1671336410223 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1671336410230 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1671336410234 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1671336410235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.129 " "Worst-case setup slack is -3.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.129              -6.144 reset  " "   -3.129              -6.144 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.122             -77.344 clk_50Mhz  " "   -3.122             -77.344 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670              -2.613 clk3  " "   -1.670              -2.613 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.326              -1.860 clk1  " "   -1.326              -1.860 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136              -4.722 clk_a2  " "   -1.136              -4.722 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117              -5.185 clk0  " "   -1.117              -5.185 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005              -3.423 clk_a1  " "   -1.005              -3.423 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -0.210 clk5  " "   -0.210              -0.210 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk0  " "    0.340               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk3  " "    0.340               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk1  " "    0.341               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk5  " "    0.341               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk_a2  " "    0.341               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk_a1  " "    0.344               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 clk_50Mhz  " "    0.425               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.011               0.000 reset  " "    2.011               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.188 " "Worst-case recovery slack is -2.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.188              -6.564 clk5  " "   -2.188              -6.564 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160             -10.800 clk_a2  " "   -2.160             -10.800 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.691              -3.455 clk_a1  " "   -0.691              -3.455 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660              -3.300 clk0  " "   -0.660              -3.300 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 clk1  " "    0.195               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 clk3  " "    0.806               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.958 " "Worst-case removal slack is -0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -3.832 clk3  " "   -0.958              -3.832 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320              -1.280 clk1  " "   -0.320              -1.280 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 clk0  " "    0.570               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 clk_a1  " "    0.613               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 clk_a2  " "    0.806               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 clk5  " "    0.852               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk_50Mhz  " "   -3.000             -40.881 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 clk0  " "   -1.403              -9.821 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 clk_a1  " "   -1.403              -8.418 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 clk_a2  " "   -1.403              -8.418 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clk1  " "   -1.403              -7.015 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clk3  " "   -1.403              -7.015 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 clk5  " "   -1.403              -4.209 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410248 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671336410259 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1671336410279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1671336410735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671336410822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1671336410828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.895 " "Worst-case setup slack is -2.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.895              -5.721 reset  " "   -2.895              -5.721 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.783             -68.878 clk_50Mhz  " "   -2.783             -68.878 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452              -2.035 clk3  " "   -1.452              -2.035 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163              -1.400 clk1  " "   -1.163              -1.400 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942              -3.833 clk_a2  " "   -0.942              -3.833 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.922              -4.428 clk0  " "   -0.922              -4.428 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -2.651 clk_a1  " "   -0.818              -2.651 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.103 clk5  " "   -0.103              -0.103 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk0  " "    0.305               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk1  " "    0.305               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_a2  " "    0.305               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk3  " "    0.306               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk5  " "    0.306               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 clk_a1  " "    0.309               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk_50Mhz  " "    0.392               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.783               0.000 reset  " "    1.783               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.898 " "Worst-case recovery slack is -1.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898              -9.490 clk_a2  " "   -1.898              -9.490 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.878              -5.634 clk5  " "   -1.878              -5.634 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591              -2.955 clk_a1  " "   -0.591              -2.955 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.553              -2.765 clk0  " "   -0.553              -2.765 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 clk1  " "    0.238               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 clk3  " "    0.809               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.888 " "Worst-case removal slack is -0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888              -3.552 clk3  " "   -0.888              -3.552 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -1.176 clk1  " "   -0.294              -1.176 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 clk0  " "    0.530               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 clk_a1  " "    0.577               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 clk5  " "    0.829               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 clk_a2  " "    0.831               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk_50Mhz  " "   -3.000             -40.881 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -9.821 clk0  " "   -1.403              -9.821 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 clk_a1  " "   -1.403              -8.418 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 clk_a2  " "   -1.403              -8.418 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clk1  " "   -1.403              -7.015 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clk3  " "   -1.403              -7.015 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 clk5  " "   -1.403              -4.209 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410840 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671336410850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671336410990 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1671336410992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.811 " "Worst-case setup slack is -0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811              -1.565 reset  " "   -0.811              -1.565 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -0.751 clk3  " "   -0.751              -0.751 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732             -16.601 clk_50Mhz  " "   -0.732             -16.601 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -0.562 clk1  " "   -0.562              -0.562 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -0.314 clk0  " "   -0.314              -0.314 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -0.248 clk_a1  " "   -0.248              -0.248 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238              -0.238 clk_a2  " "   -0.238              -0.238 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 clk5  " "    0.482               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 clk_a2  " "    0.098               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 clk_a1  " "    0.100               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 clk0  " "    0.129               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk1  " "    0.148               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk3  " "    0.148               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk5  " "    0.148               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 clk_50Mhz  " "    0.169               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 reset  " "    0.508               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336410999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336410999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.480 " "Worst-case recovery slack is -0.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480              -1.440 clk5  " "   -0.480              -1.440 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -1.965 clk_a2  " "   -0.393              -1.965 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -1.850 clk_a1  " "   -0.370              -1.850 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -1.810 clk0  " "   -0.362              -1.810 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 clk1  " "    0.030               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk3  " "    0.322               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336411002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.463 " "Worst-case removal slack is -0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -1.852 clk3  " "   -0.463              -1.852 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.636 clk1  " "   -0.159              -0.636 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 clk_a2  " "    0.061               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 clk5  " "    0.158               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk0  " "    0.250               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clk_a1  " "    0.266               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336411005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.002 clk_50Mhz  " "   -3.000             -31.002 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 clk0  " "   -1.000              -7.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 clk_a1  " "   -1.000              -6.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 clk_a2  " "   -1.000              -6.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clk1  " "   -1.000              -5.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clk3  " "   -1.000              -5.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clk5  " "   -1.000              -3.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671336411007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671336411007 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671336411775 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671336411776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671336411824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 22:06:51 2022 " "Processing ended: Sat Dec 17 22:06:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671336411824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671336411824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671336411824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671336411824 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671336412475 ""}
