// Seed: 2004793113
module module_0 ();
  wire id_1;
  assign id_1 = 1;
  assign module_1.type_6 = 0;
  always @(*) release id_1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output tri0 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    input supply0 id_10
);
  assign id_1 = id_4;
  always @(1 or posedge id_9) begin : LABEL_0
    id_5 = id_4 * id_4;
  end
  module_0 modCall_1 ();
endmodule
