{"url": "https://www.ics.uci.edu/~marios/pubs.html", "content": "<html><head>\n<meta http-equiv=\"content-type\" content=\"text/html; charset=UTF-8\">\n<title>Marios Papaefthymiou's publications</title>\n</head>\n\n<body>\n\n<h1> Marios C. Papaefthymiou - Select Publications </h1>\n<hr>\n<p>\n\n</p><p></p><ul>\n    <li><a href=\"#1\">Energy-efficient design</a>\n    </li><li><a href=\"#5\">Power macromodeling</a>\n    </li><li><a href=\"#2\">Timing analysis and optimization</a>\n    </li><li><a href=\"#6\">Clock tree synthesis</a>\n    </li><li><a href=\"#7\">Embedded systems</a>\n    </li><li><a href=\"#3\">Parallel and distributed computing</a>\n    </li><li><a href=\"#4\">Pot pourri</a>\n</li></ul><p></p>   \n\n\n\n<p> </p><h3> <a name=\"1\"> Energy-efficient design </a> </h3> \n\n<ul>\n\n<p></p><li> H.-S. Wu, Z. Zhang, M. Papaefthymiou, \u201cA 0.23mW\nHeterogeneous Deep-Learning Processor Supporting Dynamic Execution of\nConditional Neural Networks,\u201d <i> European Solid-State Circuits\nConference</i>, September 2018.\n\n<p></p><li> S. Lu, Z. Zhang, M. Papaefthymiou, \u201cA 1.25pJ/bit 0.048mm2\nAES Core with DPA Resistance for IoT Devices,\u201d <i> Asian Solid-State\nCircuits Conference </i>, November 2017.\n\n<p></p><li> H.-S. Wu, Z. Zhang, M. Papaefthymiou, \u201cA 13.8\u00b5W binaural\ndual-microphone digital ANSI S1.11 filter bank for hearing aids with\nzero short-circuit-current logic in 65nm CMOS,\u201d <i> International\nSolid-State Circuits Conference</i>, February 2017.\n\n<p></p><li> S. Ahn, M. Kang, M. Papaefthymiou, and T. Kim, \u201cDesign\nmethodology for synthesizing resonant clock networks in the presence\nof dynamic voltage/frequency scaling,\u201d <i> IEEE Transactions on\nComputer-Aided Design of Integrated Circuits</i>, Vol. 35, No. 12,\npp. 2068\u20142081, December 2016.\n\n<p></p><li> S. Lu, Z. Zhang, M. Papaefthymiou, \u201cA 5.5GHz 0.84TOPS/mm2\nneural network engine with stream architecture and resonant clock\nmesh,\u201d <i> Asian Solid-State Circuits Conference</i>, November 2016.\n\n<p></p><li> L. Shao, A. Raghavan, G. H. Kim, L. Emurian, J. Rosen,\nM. Papaefthymiou, T. Wenisch, M. Martin, and K. Pipe, \u201cFigure-of-merit\nfor phase-change materials used in thermal management,\u201d <i> International\nJournal of Heat and Mass Transfer </i>, Vol. 101, pp. 764\u2014771, October\n2016.\n\n<p></p><li> T.-C. Ou, Z. Zhang, M. Papaefthymiou, \u201cA 934MHz 9Gb/S\n3.2pJ/B/Iteration charge-recovery LDPC decoder with in-package\ninductor,\u201d <i> Asian Solid-State Circuits Conference</i>, November 2015.\n\n<p></p></li><li> S. Lu, Z. Zhang, M. Papaefthymiou, \u201c1.32GHz high-throughput\ncharge-recovery AES core with resistance to DPA attacks,\u201d in <i>IEEE\nSymposium on VLSI Circuits</i>, June 2015.\n\n<p></p></li><li> S. Ahn, M. Kang, M. Papaefthymiou, T. Kim, \u201cSynthesis of\nresonant clock networks supporting dynamic voltage / frequency\nscaling,\u201d in <i>20th Asia and South Pacific Design Automation Conference</i>,\nJanuary 2015.\n\n<p></p></li><li> L. Shao, A. Raghavan, M. Papaefthymiou, T. Wenisch, M. Martin,\nK. Pipe, \u201cOn-chip phase change heat sinks designed for computational\nsprinting,\u201d in <i>30th Thermal Measurement, Modeling, and Management\nSymposium</i>, March 2014.\n\n<p></p></li><li> T.-C. Ou, Z. Zhang, M. Papaefthymiou, \u201cAn 821MHz 7.9Gb/s\n7.3pJ/b/iteration charge-recovery LDPC decoder,\u201d in <i>International\nSolid-State Circuits Conference</i>, February 2014.\n\n<p></p></li><li> A. Raghavan, L. Emurian, L. Shao, M. Papaefthymiou, K. Pipe,\nT. Wenisch and M. Martin, \u201cA hardware/software testbed for\ncomputational sprinting,\u201d in <i>18th International Conference on\nArchitectural Support for Programming Languages and Operating Systems</i>,\nMarch 2013. <b> Received Best Paper Award.</b>\n\n<p></p></li><li> V. Sathe, S. Arekapudi, A. Ishii, C. Ouyang, M. Papaefthymiou,\nS. Naffziger, \u201cResonant-clock design for a power-efficient,\nhigh-volume x86-64 microprocessor,\u201d <i>IEEE Journal of Sold-State\nCircuits</i>, Vol. 48, No. 1, January 2013.\n\n<p></p></li><li> J. Kao, W. H. Ma, V. S. Sathe, and M. C. Papaefthymiou,\n\"Energy-efficient low-latency 600MHz FIR with high-overdrive\ncharge-recovery logic,\" <i> IEEE Transactions on VLSI Systems </i>,\nVol. 20, No. 6, pp. 977\u2014988, June 2012.\n\n<p></p></li><li> A. Raghavan, Y. Luo, A. Chandawalla, M. Papaefthymiou,\nK. Pipe, T. Wenisch, M. Martin, \u201cComputational sprinting,\u201d in <i>18th IEEE\nInternational Symposium on High Performance Computer Architecture</i>,\nFebruary 2012. <b> Received Best Paper Award.</b>\n\n<p></p></li><li> V. Sathe, S. Arekapudi, C. Ouyang, M. Papaefthymiou, A. Ishii,\nand S. Naffziger, \"Resonant clock design for a power-efficient\nhigh-volume x86-64 microprocessor,\" in <i>International Solid-State Circuits\nConference</i>, February 2012.\n\n<p></p></li><li> W. H. Ma, J. Kao, and M. C. Papaefthymiou, \"A 5.5GS/S 28mW\n5-Bit Flash ADC with resonant clock distribution,\u201d in <i>European\nSolid-State Circuits Conference</i>, September 2011.\n\n<p></p></li><li> J. Kao, W.-H. Ma, S. Kim, and M. C. Papaefthymiou, \"2.07GHz\nfloating-point unit with resonant-clock precharge logic,\" in <i>IEEE\nAsian Solid-State Circuits Conference</i>, November 2010.\n\n<p></p></li><li> W. H. Ma, J. Kao, V. S. Sathe, and M. C. Papaefthymiou, \"A\n187MHz subthreshold supply charge-recovery FIR,\" <i> IEEE Journal of\nSolid State Circuits </i>, Vol. 45, No. 4, April 2010.\n\n<p></p></li><li> J. Kao, W.-H. Ma, V. Sathe, and M. C. Papaefthymiou, \"A\ncharge-recovery 600MHz FIR filter with 1.5-cycle latency\noverhead,\" <i> European Solid-State Circuits Conference </i>,\nSeptember 2009.\n\n<p></p></li><li> A. Ishii, J. Kao, V. Sathe, and M. C. Papaefthymiou, \"A\nresonant-clock 200MHz ARM926EJ-S^{TM} microcontroller,\" <i> European\nSolid-State Circuits Conference</i>, September 2009.\n\n<p></p></li><li> W. H. Ma, J. Kao, V. Sathe, and M. C. Papaefthymiou, \"A 187MHz\nsubthreshold-supply robust FIR filter with charge-recovery logic,\" <i>\nIEEE Symposium on VLSI Circuits</i>, June 2009.\n\n<p></p></li><li> V. S. Sathe, J. Kao, and M. C. Papaefthymiou, \"Resonant-clock\nlatch-based design,\" <i> IEEE Journal of Solid State Circuits</i>,\nVol. 43, No. 4, April 2008.\n\n<p></p></li><li> V. Sathe, J. Kao, and M. C. Papaefthymiou, \"A\n0.8-1.2GHz frequency tunable single-phase resonant-clocked FIR\nfilter,\"  in <i> IEEE 2007 Custom Integrated Circuits\nConference</i>, September 2007.\n\n<p></p></li><li> S. Kim, S. V. Kosonocky, D. R. Knebel, K. Stawiasz, and\nM. C. Papaefthymiou, \"A multi-mode power gating\nstructure for low-voltage deep-submicron CMOS ICs,\"  <i> IEEE\nTransactions on Circuits and Systems II</i>, Vol. 54, No. 7, July\n2007.\n\n<p></p></li><li> V. Sathe, J. Kao, and M. C. Papaefthymiou, \"RF2:\nA 1GHz filter with distributed resonant clock generator,\"  in <i>\nIEEE Symposium on VLSI Circuits</i>, June 2007.\n\n<p></p></li><li> V. S. Sathe, J.-Y. Chueh, and\nM. C. Papaefthymiou, \"Energy-efficient GHz-class\ncharge-recovery logic,\"  <i> IEEE Journal of Solid State\nCircuits</i>, Vol. 42, No. 1, January 2007.\n\n<p></p></li><li> J.-Y. Chueh, V. Sathe, and M. C. Papaefthymiou, \"900MHz to\n1.2GHz two-phase resonant clock network with programmable driver and\nloading,\"  in <i> IEEE 2006 Custom Integrated Circuits Conference</i>,\nSeptember 2006.\n\n<p></p></li><li> X. Liu, Y. Peng, and M. C. Papaefthymiou, \"Practical repeater\ninsertion for low power: What repeater library do we need?\" <i> IEEE\nTransactions on Computer-Aided Design of Integrated Circuits</i>,\nVol. 25, No. 5, pp. 917-924, May 2006.\n\n<p></p></li><li> V. Sathe, J.-Y. Chueh, and M. C. Papaefthymiou, \"A 1.1GHz\ncharge recovery logic,\"  in <i> International Solid-State Circuits\nConference</i>, February 2006.\n\n<p></p></li><li> V. Sathe, C. Ziesler, and M. C. Papaefthymiou, \"GHz-class\ncharge recovery logic,\"  in <i> International Symposium on Low-Power\nElectronics and Design</i>, August 2005.\n\n<p></p></li><li> S. Kim, C. Ziesler, and M. C. Papaefthymiou, \"\nCharge-recovery computing on silicon,\"  <i> IEEE Transactions on\nComputers</i>, Vol. 54, No. 6, June 2005.\n\n<p></p></li><li> V. Sathe, J.-Y. Chueh, J. Kim, C. Ziesler, S. Kim, and\nM. C. Papaefthymiou, \"Fast, efficient, recovering, and\nirreversible,\"  in <i> 1st Workshop on Reversible Computing </i>\nof the <i> 2005 ACM Computing Frontiers Conference </i>, May 2005.\n\n<p></p></li><li> J.-Y. Chueh, V. Sathe, and M. C. Papaefthymiou, \"Two-phase\nresonant clock distribution,\"  in <i> Proceedings of the 2005 IEEE\nInternational Symposium on VLSI</i>, May 2005.\n\n<p></p></li><li> V. Sathe, M. C. Papaefthymiou, and C. Ziesler, \"Boost Logic: A\nhigh-speed energy recovery circuit family,\" in <i> Proceedings of the\n2005 IEEE International Symposium on VLSI</i>, May 2005.\n\n<p></p></li><li> X. Liu, Y. Peng, and M. C. Papaefthymiou, \"RIP:\nAn efficient hybrid repater insertion scheme for low power,\"\nin <i> Proceedings of the 2005 Conference on Design, Automation, and\nTest in Europe</i>, March 2005.\n\n<p></p></li><li> J. Kim and M. C. Papaefthymiou, \"Constant-load\nenergy recovery memory for efficient high-speed operation,\"  in <i>\nInternational Symposium on Low-Power Electronics and Design</i>,\nAugust 2004.\n\n<p></p></li><li> X. Liu, Y. Peng, and M. C. Papaefthymiou, \"Practical repeater\ninsertion for low power: What repeater library do we need?\" in <i>\nProceedings of the 41st ACM/IEEE Design Automation Conference </i>,\nJune 2004.\n\n<p></p></li><li> J.-Y. Chueh, C. Ziesler, and M. C. Papaefthymiou, \"Empirical\nevaluation of timing and power in resonant clock distribution,\" in\n<i> 2004 IEEE International Symposium on Circuits and Systems</i>, May\n2004.\n\n<p></p></li><li> J.-Y. Chueh, C. Ziesler, and M. C. Papaefthymiou,\n\"Experimental evaluation of resonant clock distribution,\" in <i>\nProceedings of the 2004 IEEE International Symposium on VLSI</i>,\nFebruary 2004.\n\n<p></p></li><li> J. Kim and M. C. Papaefthymiou, \"Block-based\nmulti-period refresh for energy efficient dynamic memory,\"  <i>\nIEEE Transactions on VLSI Systems</i>, Vol. 11, No. 6, pp. 1006--1018,\nDecember 2003.\n\n<p></p></li><li> X. Liu and M. C. Papaefthymiou, \"Design of a 20\nMb/s 256-state Viterbi decoder,\"  <i> IEEE Transactions on VLSI\nSystems</i>, Vol. 11, No. 6, pp. 965--975, December 2003.\n\n<p></p></li><li> S. Kim, C. Ziesler, and M. C. Papaefthymiou, \"\nFine-grain real-time reconfigurable pipelining,\"  <i> IBM Journal\nof Research and Development</i>, Vol. 47, No. 5/6, pp. 599--609,\nSeptember/November 2003.\n\n<p></p></li><li> C. Ziesler, J. Kim, V. Sathe, and M. C. Papaefthymiou, \"A\n225MHz resonant clocked ASIC chip,\" in <i> International Symposium on\nLow Power Electronics and Design</i>, August 2003.\n\n<p></p></li><li> S. Kim, C. Ziesler, and M. C. Papaefthymiou, \"A\ntrue single-phase energy-recovery multiplier,\"  <i> IEEE\nTransactions on VLSI Systems</i>, Vol. 11, No. 2, pp. 194--207, April\n2003.\n\n<p></p></li><li> C. Ziesler, J. Kim, and M. C. Papaefthymiou, \"Energy\nrecovering ASIC design,\"  in <i> Proceedings of the 2003 IEEE\nInternational Symposium on VLSI</i>, February 2003.\n\n<p></p></li><li> J. Kim, C. Ziesler, and M. C. Papaefthymiou, \"Energy\nrecovering static memory,\"  in <i> International Symposium on Low Power\nElectronics and Design</i>, August 2002.\n\n<p></p></li><li> X. Liu and M. C. Papaefthymiou, \"Design of a high-throughput\nlow-power IS95 Viterbi decoder,\" in <i> Proceedings of the 39th\nACM/IEEE Design Automation Conference</i>, June 2002.\n\n<p></p></li><li> J. Kim and M. C. Papaefthymiou, \"Block-based multi-period\nrefresh for energy efficient dynamic memory,\"  in <i> 14th IEEE\nInternational ASIC/SOC Conference</i>, September 2001.\n\n<p></p></li><li> C. Ziesler, S. Kim, and M. C. Papaefthymiou, \"A resonant clock\ngenerator for single-phase adiabatic systems,\"  in <i> International\nSymposium on Low Power Electronics and Design</i>, August 2001.\n\n<p></p></li><li> S. Kim, C. Ziesler, and M. C. Papaefthymiou, \"A\ntrue single-phase 8-bit adiabatic multiplier,\"  in <i> Proceedings\nof the 38th ACM/IEEE Design Automation Conference</i>, June 2001.\nReceived first prize in VLSI Design Contest (Operational Category).\n\n<p></p></li><li> S. Kim, C. Ziesler, and M. C. Papaefthymiou, \"Design,\nverification, and test of a true single-phase 8-bit adiabatic\nmultiplier,\"  in <i> Advanced Research in VLSI: Proceedings of the 2001\nConference</i>, March 2001.\n\n<p></p></li><li> S. Kim and M. C. Papaefthymiou, \"True single-phase adiabatic\ncircuitry,\" <i> IEEE Transactions on VLSI Systems</i>, Vol. 9, No. 1,\npp. 52--63, February 2001.\n\n<p></p></li><li> J. Kim and M. C. Papaefthymiou, \"Dynamic memory design for low\ndata-retention power,\"  in <i> 10th International Workshop on Power and\nTiming Modeling, Optimization and Simulation (PATMOS '00)</i>,\nSeptember 2000.\n\n<p></p></li><li> S. Kim, C. Ziesler, and M. C. Papaefthymiou, \"A reconfigurable\npipelined IDCT for low-energy video processing,\"  in <i> 13th IEEE\nInternational ASIC/SOC Conference</i>, September 2000.\n\n<p></p></li><li> S. Kim and M. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/wvlsi2k.ps\">\n\"Reconfigurable low energy multiplier for multimedia system design,\"\n</a> in <i> IEEE Annual Workshop on VLSI </i>, April 2000.\n\n<p></p></li><li> S. Kim and M. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/patmos99.ps\">\n\"Low-energy adder design with a single-phase source-coupled adiabatic\nlogic,\" </a> in <i> PATMOS '99, 9th International Workshop on Power\nand Timing Modeling, Optimization and Simulation</i>, October 1999.\n\n<p></p></li><li> S. Hong, S. Kim, M. C. Papaefthymiou, and W. E. Stark,\n<a href=\"http://web.eecs.umich.edu/%7Emarios/papers/asic99.ps\"> \"Low power parallel multiplier design for\nDSP applications through coefficient optimization,\" </a> in <i> 12th\nIEEE International ASIC/SOC Conference</i>, September 1999.\n\n<p></p></li><li> S. Kim and M. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/islped99.ps\">\n\"Single-phase source-coupled adiabatic logic,\"</a> in <i>\nInternational Symposium on Low-Power Electronics and Design</i>,\nAugust 1999.\n\n<p></p></li><li> S. Hong, S. Kim, M. C. Papaefthymiou, and\nW. E. Stark, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/mwscas99.ps\"> \"Power-complexity analysis\nof pipelined VLSI FFT architectures for low energy wireless\ncommunication applications,\"</a> in <i> 42nd Midwest Symposium on\nCircuits and Systems</i>, August 1999.\n\n<p></p></li><li> S. Kim and M. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/volta99.ps\">\n\"Pipelined DSP design with a true single-phase energy-recovering logic\nstyle,\" </a> in <i>VOLTA'99 IEEE Alessandro Volta Memorial\nInternational Workshop on Low Power Design</i>, March 1999.\n\n<p>\n</p></li><li> S. Kim and M. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/islped98.ps\">\n\"True single-phase energy-recovering logic for low-power, high-speed\nVLSI,\"</a> in <i> 1998 International Symposium on Low-Power\nElectronics and Design</i>, August 1998.\n\n<p>\n</p></li><li> K.N. Lalgudi and M. C. Papaefthymiou,\n<a href=\"http://web.eecs.umich.edu/%7Emarios/papers/islped96.ps\"> \"Fixed-phase retiming for low power\ndesign,\" </a> in <i> 1996 International Symposium on Low Power\nElectronics and Design,</i> August 1996.\n\n<p></p></li><li> M. C. Knapp, P. J. Kindlmann, and M. C. Papaefthymiou, \"Design\nand evaluation of adiabatic arithmetic units,\" <i> Analog Integrated\nCircuits and Signal Processing</i>, Special Issue on Analog Design\nIssues in Digital VLSI Circuits and Systems, Vol. 14, pp. 71--79,\n1997.\n\n<p></p></li><li> M. C. Knapp, P. J. Kindlmann, and\nM. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/cicc96.ps\"> \"Implementing and\nevaluating adiabatic arithmetic units,\"</a> in <i> Proceedings of the\nIEEE 1996 Custom Integrated Circuits Conference,</i> May 1996.\n\n<p>\n</p></li><li> M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and\nM. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/tvlsi94.ps\">\n\"Precomputation-based sequential logic optimization for low\npower,\"</a> <i> IEEE Transactions on VLSI Systems</i>, Special Issue\non Low Power Design, December 1994.  Earlier versions of this paper\nappeared in <i> Technical Digest of Papers of the 1994 IEEE/ACM\nInternational Conference on Computer-Aided Design</i>, November 1994,\nand in <i> 1994 International Symposium on Low Power Design,</i> April\n1994.\n</li></ul>\n\n\n<p> </p><h3> <a name=\"5\"> Power macromodeling </a> </h3> \n<ul>\n\n<p></p><li> X. Liu and M. C. Papaefthymiou, \"HyPE: Hybrid\npower estimation for IP-based systems-on-chip,\"  <i> IEEE\nTransactions on Computer-Aided Design of Integrated Circuits</i>,\nVol. 24, No. 7, pp. 1089--1103, July 2005.\n\n<p></p></li><li> X. Liu and M. C. Papaefthymiou, \"A Markov chain\nsequence generator for power macromodeling,\"  <i> IEEE Transactions\non Computer-Aided Design of Integrated Circuits</i>, Vol. 23, No. 7,\npp.  1048--1062, July 2004.\n\n<p></p></li><li> X. Liu and M. C. Papaefthymiou, \"HyPE: Hybrid\nPower Estimation for IP-Based Programmable Systems,\"  in <i>\nProceedings of the 2003 IEEE/ACM Asia and South Pacific Design\nAutomation Conference</i>, January 2003.\n\n<p></p></li><li> X. Liu and M. C. Papaefthymiou, \"A Markov chain\nsequence generator for power macromodeling,\"  in <i> Technical\nDigest of the 2002 IEEE/ACM International Conference on Computer-Aided\nDesign</i>, November 2002.\n\n<p></p></li><li> X. Liu and M. C. Papaefthymiou, \"A statistical\nmodel of input glitch propagation and its application to power\nmacromodeling,\"  in <i> 45th IEEE International Midwest Symposium\non Circuits and Systems</i>, August 2002.\n\n<p></p></li><li> X. Liu and M. C. Papaefthymiou, \"Incorporation\nof input glitches into power macromodeling,\"  in <i> Proceedings of\nthe 2002 International Symposium on Circuits and Systems</i>, May\n2002.\n\n<p></p></li><li> X. Liu and M. C. Papaefthymiou, \"A static power\nestimation methodology for IP-based design,\"  in <i> Proceedings of\nthe 2001 Conference on Design, Automation, and Test in Europe</i>,\nMarch 2001.\n\n<p></p></li><li> G. Bernacchia and\nM. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/macromodel.ps\"> \"Analytical\nmacromodeling for high-level power estimation,\"</a> in <i> Technical\nDigest of the 1999 IEEE/ACM International Conference on Computer-Aided\nDesign</i>, November 1999.\n</li></ul>\n\n\n<p>\n</p><h3> <a name=\"2\"> Timing analysis and optimization </a> </h3>\n<ul>\n\n<p></p><li> X. Liu, M. C. Papaefthymiou, and E. G. Friedman, \"Retiming and\nclock scheduling for digital circuit optimization,\" <i> IEEE\nTransactions on Computer-Aided Design of Integrated Circuits</i>,\nVol. 21, No. 2, pp.  184--203, February 2002.\n\n<p></p></li><li> X. Liu, M. C. Papaefthymiou, and\nE.G. Friedman, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/dac99.ps\"> \"Maximizing performance by\nretiming and clock skew scheduling,\"</a> in <i> Proceedings of the\n36th ACM/IEEE Design Automation Conference</i>, June 1999.\n\n<p></p></li><li> X. Liu, M. C. Papaefthymiou, and\nE.G. Friedman, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/date99.ps\"> \"Minimizing sensitivity to\ndelay variations in high-performance synchronous circuits,\" </a>\nin <i> Proceedings of the 1999 IEEE Conference on Design, Automation,\nand Test in Europe </i>, March 1999.\n\n<p></p></li><li> M. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/iccad98.ps\">\n\"Asymptotically efficient retiming under setup and hold\nconstraints,\"</a> in <i> Technical Digest of Papers of the 1998\nIEEE/ACM International Conference on Computer-Aided Design</i>,\nNovember 1998.\n\n<p>\n</p></li><li> M. C. Papaefthymiou, E. G. Friedman, and X. Liu, \"Retiming and\nclock scheduling for high-performance synchronous circuits,\" in <i>\nPATMOS '98, Eighth International Workshop on Power and Timing\nModeling, Optimization and Simulation</i>, October 1998.\n\n<p></p></li><li> K. N. Lalgudi and M. C. Papaefthymiou, \"Retiming\nedge-triggered circuits under general delay models,\" <i> IEEE\nTransactions on Computer-Aided Design of Integrated Circuits</i>,\nVol. 16, No. 12, pp. 1393--1408, December 1997.\n\n<p></p></li><li> A. T. Ishii and\nM. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/tau95.ps\">\n\"Efficient pipelining of level-clocked circuits with min-max\npropagation delays,\"</a>  in <i> TAU'95 ACM International Workshop on\nTiming Issues in the Specification and Synthesis of Digital\nSystems,</i> November 1995.\n\n<p></p></li><li> K. N. Lalgudi and\nM. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/dac95.ps\"> Delay: \"An efficient\ntool for retiming with realistic delay modeling,\"</a> in <i>\nProceedings of the 32nd ACM/IEEE Design Automation Conference</i>,\nJune 1995.  Received Best Paper Award.\n\n<p></p></li><li> K. N. Lalgudi and\nM. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/arvlsi95.ps\"> \"Efficient retiming\nunder a general delay model,\"</a> in <i> Advanced Research in VLSI:\nProceedings of the 1995 Chapel Hill Conference</i>, March 1995.\n\n<p></p></li><li> M. C. Papaefthymiou and\nK.H. Randall, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/dac93.ps\"> \"TIM: A Timing package for\ntwo-phase, level-clocked circuitry,\"</a> in <i> Proceedings of the\n30th ACM/IEEE Design Automation Conference</i>, June 1993.\n\n<p>\n</p></li><li> M. C. Papaefthymiou and K. H. Randall, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/sis93.ps\">\n\"Edge-triggering vs. two-phase level-clocking,\"</a> in <i> Research on\nIntegrated Systems: Proceedings of the 1993 Symposium</i>, March 1993.\n\n<p>\n</p></li><li> A. T. Ishii, C. E. Leiserson, and\nM. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/jacm97.ps\"> Optimizing two-phase,\nlevel-clocked circuitry,\"</a> <i> Journal of the ACM</i>, Vol. 44,\nNo. 1, pp. 148--199, January 1997.  An <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/vlsi92.ps\">\nextended abstract </a> appeared in <i> Advanced Research in VLSI and\nParallel Systems: Proceedings of the 1992 Brown/MIT Conference</i>,\nMarch 1992.\n\n<p></p></li><li> M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, and\nM. C. Papaefthymiou, \"Precomputation-based sequential\nlogic optimization for low power,\"  <i> IEEE Transactions on VLSI\nSystems</i>, Special Issue on Low Power Design, Vol. 2, No. 4, pp.\n426--436, December 1994.\n\n<p></p></li><li> M. C. Papaefthymiou, <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/mst94.ps\"> \"Understanding\nretiming through maximum average-delay cycles,\"</a> <i> Mathematical\nSystems Theory</i>, No. 27, pp. 65--84, 1994.  An early version of\nthis paper appeared in <i> Proceedings of the 3rd ACM Symposium on\nParallel Algorithms and Architectures,</i> July 1991.\n</li></ul>\n\n\n<p> </p><h3> <a name=\"6\"> Clock tree synthesis </a> </h3> \n<ul>\n\n<p></p><li> D. Velenis, E. G. Friedman, and M. C. Papaefthymiou, \"Clock\ntree layout design for reduced delay uncertainty,\" in <i> 17th IEEE\nInternational SOC Conference</i>, September 2004.\n\n<p></p></li><li> D. Velenis, E. G. Friedman, and M. C. Papaefthymiou, \"Reduced\ndelay uncertainty in high performance clock distribution networks,\"\nin <i> Proceedings of the 2003 Conference on Design, Automation, and\nTest in Europe</i>, March 2003.\n\n<p></p></li><li> D. Velenis, E. G. Friedman, and M. C. Papaefthymiou, \"Clock\ntree topology extraction algorithm to improve the tolerance of data\npaths to process and environmental variations,\" in <i> Proceedings of\nthe 2001 International Symposium on Circuits and Systems</i>, May\n2001.\n\n</li></ul>\n\n\n<p>\n</p><h3> <a name=\"7\"> Embedded systems </a> </h3>\n<ul>\n\n<p></p><li> F. Koushanfar, D. Kirovski, I. Hong, M. Potkonjak, and\nM. C. Papaefthymiou, \"Symbolic debugging of embedded\nhardware and software,\"  <i> IEEE Transactions on Computer-Aided\nDesign of Integrated Circuits</i>, Vol. 20, No. 3, pp. 392--401, March\n2001.\n\n<p></p></li><li> K. N. Lalgudi, M. C. Papaefthymiou, and M. Potkonjak,\n\"Optimizing computations for effective block-processing,\" <i> ACM\nTransactions on Design Automation of Electronic Systems</i>, Vol. 5,\nNo. 3, pp. 604--630, July 2000.\n\n<p></p></li><li> D. Kirovski, I. Hong, M. Potkonjak, and M. C. Papaefthymiou,\n\"Symbolic debugging of globally optimized behavioral specifications,\"\nin <i> Asia South-Pacific Design Automation Conference</i>, January\n2000.\n\n<p></p></li><li> I. Hong, M. Potkonjak, and M. C. Papaefthymiou, \"Efficient\nblock scheduling to minimize context switching time for programmable\nembedded processors,\" <i> Design Automation for Embedded Systems</i>,\nVol. 4, No. 4, pp. 311--327, October 1999.\n\n<p></p></li><li> K. N. Lalgudi, M. C. Papaefthymiou, and M. Potkonjak,\n\"Optimizing computations for effective block-processing,\" in <i>\nProceedings of the 33rd ACM/IEEE Design Automation Conference</i>,\nJune 1996.  An <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/tr96.ps\"> extended version </a> of this\npaper appeared as Technical Report YALEU/DCS/RR-1102, April 1996.\n</li></ul>\n\n\n<p>\n</p><h3> <a name=\"3\"> Parallel and distributed computing </a> </h3>\n<ul>\n\n\n<p></p><li> J. Kim, M. C. Papaefthymiou, and J. L. Neves, \"Parallelizing\npost-placement timing optimization,\" in <i>Proceedings of the 18th\nInternational Parallel and Distributed Processing Symposium</i>, April\n2006.\n\n<p></p></li><li> J. Kim, M. C. Papaefthymiou, and A. Tayyab, \"An algorithm for\ngeometric load balancing with two constraints,\" in <i>Proceedings of the\n18th International Parallel and Distributed Processing Symposium</i>,\nApril 2004.\n\n<p></p></li><li> F. Wang, M. C. Papaefthymiou, and M. S. Squillante,\n<a href=\"http://web.eecs.umich.edu/%7Emarios/papers/ipps97.ps\"> \"Performance evaluation of gang scheduling\nfor parallel and distributed multiprogramming,\"</a> in <i>Workshop on\nJob Scheduling Strategies for Parallel Processing</i> of the <i>1997\nInternational Parallel Processing Symposium</i>, April 1997.\n\n<p></p></li><li> M. S. Squillante, F. Wang, and M. C. Papaefthymiou,\n\"Stochastic analysis of gang scheduling in parallel and distributed\nsystems,\" <i>Performance Evaluation</i>, 27 &amp; 28:273--296, 1996.\n\n<p></p></li><li> M. S. Squillante, F. Wang, and M. C. Papaefthymiou,\n<a href=\"http://web.eecs.umich.edu/%7Emarios/papers/perf96.ps\"> \"Stochastic analysis of gang scheduling in\nparallel and distributed systems,\"</a> in <i>Performance '96,</i>\nOctober 1996.\n\n<p>\n</p></li><li> M. S. Squillante, F. Wang, and M. C. Papaefthymiou,\n<a href=\"http://web.eecs.umich.edu/%7Emarios/papers/spaa96.ps\"> \"An analysis of gang scheduling for\nmultiprogrammed parallel computing environments,\"</a>\nin <i>Proceedings of the 8th ACM Symposium on Parallel Algorithms and\nArchitectures,</i> June 1996.\n\n<p>\n</p></li><li> F. Wang, H. Franke, M. C. Papaefthymiou, P. Pattnaik, L. Rudolph,\nand M. S. Squillante, \"A gang scheduling design for multiprogrammed\nparallel computing environments,\" in <i>Workshop on Job Scheduling\nStrategies for Parallel Processing</i> of the <i> 1996 International\nParallel Processing Symposium</i>, April 1996.\n\n<p>\n</p></li><li> M. C. Papaefthymiou and J. Rodrigue, \"Implementing parallel\nshortest-paths algorithms,\" in <i>The Third DIMACS International\nAlgorithm Implementation Challenge on Parallel Algorithms </i>,\nOctober 1994.  <a href=\"http://web.eecs.umich.edu/%7Emarios/papers/ams97.ps\"> Journal version </a>\nappeared in <i>Parallel Algorithms</i>, S.N. Bhatt (ed.), DIMACS\nSeries in Discrete Mathematics and Theoretical Computer Science,\nVol. 30, 1997.\n\n<p>\n</p></li><li> A. Agarwal, J. Guttag, C. Hadjicostis, and M. C. Papaefthymiou,\n<a href=\"http://web.eecs.umich.edu/%7Emarios/papers/parle94.ps\"> \"Memory assignment for multiprocessor\ncaches through grey coloring,\"</a> in <i> Parallel Architectures and\nLanguages Europe</i>, July 1994.\n</li></ul>\n\n\n<p>\n</p><h3> <a name=\"4\"> Pot pourri  </a> </h3>\n<ul>\n\n<p></p><li> V. S. Sathe, M. C. Papaefthymiou, S. V. Kosonocky, and S. Kim,\n\"On-chip synchronous communication between clock domains with quotient\nfrequencies,\" <i> Electronics Letters,</i> Vol. 43, No. 9, April 2007.\n\n<p></p></li><li> V. S. Sathe, C. H. Ziesler, M. C. Papaefthymiou, S. Kim, and\nS. Kosonocky, \"A synchronous interface for SoCs with multiple voltage\nand clock domains,\" in <i> 17th IEEE International SOC Conference</i>,\nSeptember 2004.\n\n<p></p></li><li> K. G. Oweiss, D. J. Anderson, and M. C. Papaefthymiou,\n\"Optimizing signal coding in neural interface System-on-a-Chip\nmodules,\" in <i> Proceedings of the 25th IEEE International Conference\non Engineering in Medicine and Biology</i>, September 2003\n\n<p></p></li><li> K. N. Lalgudi and M. C. Papaefthymiou, \"Computing\nstrictly-second shortest paths,\" <i>Information Processing\nLetters</i>, Vol. 63, pp. 177--181, 1997.\n\n<p>\n</p><hr>\n\n\n</li></ul></body></html>\n", "encoding": "utf-8"}