#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f7f13104230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f7f131043b0 .scope module, "load_points_tb" "load_points_tb" 3 4;
 .timescale -9 -12;
v0x7f7f13116790_0 .var "clk_in", 0 0;
v0x7f7f13116870_0 .var "next_point", 0 0;
v0x7f7f13116900_0 .net "point_color", 3 0, L_0x7f7f13117090;  1 drivers
v0x7f7f131169b0_0 .net "point_scalars", 47 0, L_0x7f7f131171e0;  1 drivers
v0x7f7f13116a80_0 .var "rst_in", 0 0;
S_0x7f7f13104530 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 39, 3 39 0, S_0x7f7f131043b0;
 .timescale -9 -12;
v0x7f7f131046f0_0 .var/2s "i", 31 0;
S_0x7f7f131147a0 .scope module, "uut" "load_points" 3 15, 4 6 0, S_0x7f7f131043b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "next_point";
    .port_info 3 /OUTPUT 48 "point_scalars";
    .port_info 4 /OUTPUT 4 "point_color";
P_0x7f7f13114970 .param/l "N_TRACKING_POINTS" 0 4 7, +C4<00000000000000000000000000000100>;
P_0x7f7f131149b0 .param/l "N_VIRTUAL_POINTS" 0 4 8, +C4<00000000000000000000000000110000>;
L_0x7f7f12663008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f13116010_0 .net/2s *"_ivl_0", 31 0, L_0x7f7f12663008;  1 drivers
L_0x7f7f126630e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f7f131160d0_0 .net/2s *"_ivl_13", 31 0, L_0x7f7f126630e0;  1 drivers
L_0x7f7f12663050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f13116170_0 .net/2s *"_ivl_5", 31 0, L_0x7f7f12663050;  1 drivers
L_0x7f7f12663098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f7f13116200_0 .net/2s *"_ivl_9", 31 0, L_0x7f7f12663098;  1 drivers
v0x7f7f131162b0_0 .net "clk_in", 0 0, v0x7f7f13116790_0;  1 drivers
v0x7f7f13116380_0 .var "index", 5 0;
v0x7f7f13116430_0 .net "next_point", 0 0, v0x7f7f13116870_0;  1 drivers
v0x7f7f131164c0_0 .net "point_color", 3 0, L_0x7f7f13117090;  alias, 1 drivers
v0x7f7f13116570_0 .net "point_scalars", 47 0, L_0x7f7f131171e0;  alias, 1 drivers
v0x7f7f131166b0_0 .net "rst_in", 0 0, v0x7f7f13116a80_0;  1 drivers
L_0x7f7f13116c50 .extend/s 52, L_0x7f7f12663008;
L_0x7f7f13116d50 .part L_0x7f7f12663050, 0, 1;
L_0x7f7f13116e70 .part L_0x7f7f12663098, 0, 1;
L_0x7f7f13116f90 .part L_0x7f7f126630e0, 0, 1;
L_0x7f7f13117090 .part v0x7f7f131155c0_0, 48, 4;
L_0x7f7f131171e0 .part v0x7f7f131155c0_0, 0, 48;
S_0x7f7f13114b40 .scope module, "image" "xilinx_single_port_ram_read_first" 4 26, 5 11 0, S_0x7f7f131147a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "addra";
    .port_info 1 /INPUT 52 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 52 "douta";
P_0x7f7f13114d00 .param/str "INIT_FILE" 0 5 15, "data/image.mem";
P_0x7f7f13114d40 .param/l "RAM_DEPTH" 0 5 13, +C4<00000000000000000000000000110000>;
P_0x7f7f13114d80 .param/str "RAM_PERFORMANCE" 0 5 14, "HIGH_PERFORMANCE";
P_0x7f7f13114dc0 .param/l "RAM_WIDTH" 0 5 12, +C4<00000000000000000000000000110100>;
v0x7f7f13115860 .array "BRAM", 0 47, 51 0;
v0x7f7f13115900_0 .net "addra", 5 0, v0x7f7f13116380_0;  1 drivers
v0x7f7f131159b0_0 .net "clka", 0 0, v0x7f7f13116790_0;  alias, 1 drivers
v0x7f7f13115a60_0 .net "dina", 51 0, L_0x7f7f13116c50;  1 drivers
v0x7f7f13115b10_0 .net "douta", 51 0, v0x7f7f131155c0_0;  1 drivers
v0x7f7f13115c00_0 .net "ena", 0 0, L_0x7f7f13116e70;  1 drivers
v0x7f7f13115ca0_0 .var "ram_data", 51 0;
v0x7f7f13115d50_0 .net "regcea", 0 0, L_0x7f7f13116f90;  1 drivers
v0x7f7f13115df0_0 .net "rsta", 0 0, v0x7f7f13116a80_0;  alias, 1 drivers
v0x7f7f13115f00_0 .net "wea", 0 0, L_0x7f7f13116d50;  1 drivers
S_0x7f7f131150f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 75, 5 75 0, S_0x7f7f13114b40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7f7f131150f0
v0x7f7f13115380_0 .var/i "depth", 31 0;
TD_load_points_tb.uut.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7f7f13115380_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7f7f13115380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f7f13115380_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7f7f13115420 .scope generate, "output_register" "output_register" 5 52, 5 52 0, S_0x7f7f13114b40;
 .timescale -9 -12;
v0x7f7f131155c0_0 .var "douta_reg", 51 0;
E_0x7f7f13115590 .event posedge, v0x7f7f131159b0_0;
S_0x7f7f13115680 .scope generate, "use_init_file" "use_init_file" 5 32, 5 32 0, S_0x7f7f13114b40;
 .timescale -9 -12;
    .scope S_0x7f7f13115680;
T_1 ;
    %vpi_call/w 5 34 "$readmemh", P_0x7f7f13114d00, v0x7f7f13115860, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000101111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f7f13115420;
T_2 ;
    %pushi/vec4 0, 0, 52;
    %store/vec4 v0x7f7f131155c0_0, 0, 52;
    %end;
    .thread T_2, $init;
    .scope S_0x7f7f13115420;
T_3 ;
    %wait E_0x7f7f13115590;
    %load/vec4 v0x7f7f13115df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 52;
    %assign/vec4 v0x7f7f131155c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f7f13115d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7f7f13115ca0_0;
    %assign/vec4 v0x7f7f131155c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7f13114b40;
T_4 ;
    %pushi/vec4 0, 0, 52;
    %store/vec4 v0x7f7f13115ca0_0, 0, 52;
    %end;
    .thread T_4, $init;
    .scope S_0x7f7f13114b40;
T_5 ;
    %wait E_0x7f7f13115590;
    %load/vec4 v0x7f7f13115c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f7f13115f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f7f13115a60_0;
    %load/vec4 v0x7f7f13115900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f13115860, 0, 4;
T_5.2 ;
    %load/vec4 v0x7f7f13115900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f13115860, 4;
    %assign/vec4 v0x7f7f13115ca0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7f131147a0;
T_6 ;
    %wait E_0x7f7f13115590;
    %load/vec4 v0x7f7f131166b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7f7f13116380_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f7f13116430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f7f13116380_0;
    %pad/u 32;
    %cmpi/e 47, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 0, 0, 6;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x7f7f13116380_0;
    %addi 1, 0, 6;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0x7f7f13116380_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f7f131043b0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x7f7f13116790_0;
    %nor/r;
    %store/vec4 v0x7f7f13116790_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f7f131043b0;
T_8 ;
    %vpi_call/w 3 29 "$dumpfile", "load_points.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7f131043b0 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f13116790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f13116a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f13116a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f13116a80_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_0x7f7f13104530;
    %jmp t_0;
    .scope S_0x7f7f13104530;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7f131046f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7f7f131046f0_0;
    %cmpi/s 48, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f13116870_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f13116870_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7f7f131046f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7f7f131046f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x7f7f131043b0;
t_0 %join;
    %delay 100000, 0;
    %vpi_call/w 3 46 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/load_points_tb.sv";
    "src/load_points.sv";
    "src/xilinx_single_port_ram_read_first.v";
