<stg><name>H3_2</name>


<trans_list>

<trans id="225" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="24" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="34" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
:2  %temp = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
:3  %hash = alloca [32 x i8], align 16

]]></Node>
<StgValue><ssdm name="hash"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
:4  %ctx_sponge_state = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
:7  %ctx_sponge_byteIOInd_50 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state, i4 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_50"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %messageByteLength_re = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %messageByteLength)

]]></Node>
<StgValue><ssdm name="messageByteLength_re"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %challengeBits_addr = getelementptr [55 x i8]* %challengeBits, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="challengeBits_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:6  store i8 0, i8* %challengeBits_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64">
<![CDATA[
:7  %ctx_sponge_byteIOInd_50 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state, i4 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_50"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %ctx_sponge_byteIOInd_50, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i8 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %ctx_sponge_byteIOInd_51 = load i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_51"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="8">
<![CDATA[
.loopexit:2  %zext_ln576 = zext i8 %i_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln576"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %icmp_ln576 = icmp eq i8 %i_0, -37

]]></Node>
<StgValue><ssdm name="icmp_ln576"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5  %i = add i8 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %icmp_ln576, label %.preheader6.preheader, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader7.preheader:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="10">
<![CDATA[
.preheader7.preheader:1  %zext_ln589 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln589"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:2  %sub_ln589 = sub i11 %zext_ln589, %zext_ln576

]]></Node>
<StgValue><ssdm name="sub_ln589"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:3  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader6.preheader:0  %ctx_sponge_byteIOInd_49 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_49"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  store i32 %ctx_sponge_byteIOInd_51, i32* %ctx_sponge_byteIOInd_49

]]></Node>
<StgValue><ssdm name="store_ln594"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:2  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7:0  %j_0 = phi i2 [ 0, %.preheader7.preheader ], [ %j_17, %HashUpdate_2.2.exit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="2">
<![CDATA[
.preheader7:1  %zext_ln577 = zext i2 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln577"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:2  %icmp_ln577 = icmp eq i2 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln577"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_420 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:4  %j_17 = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %icmp_ln577, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln589 = add i11 %zext_ln577, %sub_ln589

]]></Node>
<StgValue><ssdm name="add_ln589"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i:0  %phi_ln34 = phi i7 [ 0, %1 ], [ %add_ln34, %meminst.i ]

]]></Node>
<StgValue><ssdm name="phi_ln34"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i:1  %add_ln34 = add i7 %phi_ln34, 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
meminst.i:2  %zext_ln34 = zext i7 %phi_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %temp_addr = getelementptr [75 x i8]* %temp, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i:4  store i8 0, i8* %temp_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i:5  %icmp_ln34 = icmp eq i7 %phi_ln34, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:7  %empty_421 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:8  br i1 %icmp_ln34, label %.preheader.i.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:0  %loop_0_i = phi i5 [ %loop, %2 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5">
<![CDATA[
.preheader.i:1  %zext_ln37 = zext i5 %loop_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader.i:2  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_422 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_55, label %HashUpdate_2.2.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="2" op_3_bw="2">
<![CDATA[
:2  %tmp = call i15 @_ssdm_op_BitConcatenate.i15.i11.i2.i2(i11 %add_ln589, i2 0, i2 %trunc_ln)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="36" op_0_bw="15">
<![CDATA[
:3  %sext_ln38 = sext i15 %tmp to i36

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="36">
<![CDATA[
:4  %zext_ln38 = zext i36 %sext_ln38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %viewOutputs_addr = getelementptr [10512 x i32]* @viewOutputs, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="viewOutputs_addr"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="14">
<![CDATA[
:6  %temp2 = load i32* %viewOutputs_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="5">
<![CDATA[
:11  %trunc_ln37 = trunc i5 %loop_0_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:26  %loop = add i5 4, %loop_0_i

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate_2.2.exit:0  %ctx_sponge_byteIOInd_52 = load i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_52"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
HashUpdate_2.2.exit:1  %ctx_sponge_byteIOInd_53 = call fastcc i32 @KeccakWidth1600_Spon.9([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_52, [75 x i8]* %temp)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_53"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="14">
<![CDATA[
:6  %temp2 = load i32* %viewOutputs_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
:7  %trunc_ln39 = trunc i32 %temp2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_addr_10 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="temp_addr_10"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:9  store i8 %trunc_ln39, i8* %temp_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:12  %or_ln41 = or i4 %trunc_ln37, 1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="4">
<![CDATA[
:13  %zext_ln41 = zext i4 %or_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %temp_addr_11 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="temp_addr_11"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:15  store i8 %trunc_ln7, i8* %temp_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str90) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:17  %or_ln43 = or i4 %trunc_ln37, 2

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="4">
<![CDATA[
:18  %zext_ln43 = zext i4 %or_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %temp_addr_12 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="temp_addr_12"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:20  store i8 %trunc_ln8, i8* %temp_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:22  %or_ln45 = or i4 %trunc_ln37, 3

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4">
<![CDATA[
:23  %zext_ln45 = zext i4 %or_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %temp_addr_13 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="temp_addr_13"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:25  store i8 %trunc_ln9, i8* %temp_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
HashUpdate_2.2.exit:1  %ctx_sponge_byteIOInd_53 = call fastcc i32 @KeccakWidth1600_Spon.9([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_52, [75 x i8]* %temp)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_53"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
HashUpdate_2.2.exit:2  store i32 %ctx_sponge_byteIOInd_53, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln577"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.2.exit:3  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader6:0  %i_1 = phi i8 [ 0, %.preheader6.preheader ], [ %i_30, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:1  %icmp_ln594 = icmp eq i8 %i_1, -37

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:3  %i_30 = add i8 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln594, label %HashSqueeze.1.exit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln595"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32">
<![CDATA[
HashSqueeze.1.exit:0  %i_32 = alloca i6

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
HashSqueeze.1.exit:1  %round_1 = alloca i64

]]></Node>
<StgValue><ssdm name="round_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashSqueeze.1.exit:2  %ctx_sponge_byteIOInd_56 = load i32* %ctx_sponge_byteIOInd_49

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_56"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
HashSqueeze.1.exit:3  %ctx_sponge_byteIOInd_57 = call fastcc i32 @HashUpdate_2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_56, [8 x i32]* %circuitOutput)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_57"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="61" op_0_bw="64">
<![CDATA[
HashSqueeze.1.exit:6  %trunc_ln41_1 = trunc i64 %messageByteLength_re to i61

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
HashSqueeze.1.exit:12  store i64 0, i64* %round_1

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
HashSqueeze.1.exit:13  store i6 0, i6* %i_32

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i2 [ %j, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %icmp_ln595 = icmp eq i2 %j_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln595"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_424 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %j = add i2 %j_1, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln595, label %.preheader6.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln595"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctx_sponge_byteIOInd_54 = load i32* %ctx_sponge_byteIOInd_49

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_54"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="2" op_6_bw="6" op_7_bw="64" op_8_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_55 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_54, [21024 x i8]* %as_hashes, i8 %i_1, i2 %j_1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_55"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln595" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="139" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="2" op_6_bw="6" op_7_bw="64" op_8_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_55 = call fastcc i32 @KeccakWidth1600_Spon.6([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_54, [21024 x i8]* %as_hashes, i8 %i_1, i2 %j_1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_55"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  store i32 %ctx_sponge_byteIOInd_55, i32* %ctx_sponge_byteIOInd_49

]]></Node>
<StgValue><ssdm name="store_ln595"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln595"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="64" op_6_bw="32">
<![CDATA[
HashSqueeze.1.exit:3  %ctx_sponge_byteIOInd_57 = call fastcc i32 @HashUpdate_2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_56, [8 x i32]* %circuitOutput)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_57"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="143" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
HashSqueeze.1.exit:4  %ctx_sponge_byteIOInd_58 = call fastcc i32 @HashUpdate_2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_57, [8 x i32]* %plaintext)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_58"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="144" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
HashSqueeze.1.exit:4  %ctx_sponge_byteIOInd_58 = call fastcc i32 @HashUpdate_2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_57, [8 x i32]* %plaintext)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_58"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="145" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
HashSqueeze.1.exit:5  %ctx_sponge_byteIOInd_59 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_58, [32 x i8]* %salt_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_59"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
HashSqueeze.1.exit:5  %ctx_sponge_byteIOInd_59 = call fastcc i32 @KeccakWidth1600_Spon.8([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_58, [32 x i8]* %salt_0)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_59"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="147" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="61" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
HashSqueeze.1.exit:7  %ctx_sponge_byteIOInd_60 = call fastcc i32 @KeccakWidth1600_Spon.14([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_59, [37336 x i8]* %message, i61 %trunc_ln41_1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_60"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="148" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="61" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
HashSqueeze.1.exit:7  %ctx_sponge_byteIOInd_60 = call fastcc i32 @KeccakWidth1600_Spon.14([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_59, [37336 x i8]* %message, i61 %trunc_ln41_1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_60"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="149" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
HashSqueeze.1.exit:8  %call_ret4 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_60)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="150" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
HashSqueeze.1.exit:8  %call_ret4 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_60)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
HashSqueeze.1.exit:9  %ctx_sponge_byteIOInd_61 = extractvalue { i32, i32 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_61"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
HashSqueeze.1.exit:10  %ctx_sponge_squeezing = extractvalue { i32, i32 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="153" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32">
<![CDATA[
HashSqueeze.1.exit:11  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_61, i32 %ctx_sponge_squeezing, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="154" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32">
<![CDATA[
HashSqueeze.1.exit:11  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_61, i32 %ctx_sponge_squeezing, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
HashSqueeze.1.exit:14  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="156" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.backedge:0  %i_32_load = load i6* %i_32

]]></Node>
<StgValue><ssdm name="i_32_load"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="6">
<![CDATA[
.backedge:1  %zext_ln626 = zext i6 %i_32_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln626"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.backedge:2  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_32_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:3  br i1 %tmp_53, label %HashSqueeze.1.exit18, label %4

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %hash_addr = getelementptr inbounds [32 x i8]* %hash, i64 0, i64 %zext_ln626

]]></Node>
<StgValue><ssdm name="hash_addr"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="5">
<![CDATA[
:1  %byte = load i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="64" op_11_bw="0">
<![CDATA[
HashSqueeze.1.exit18:0  %ctx_sponge_byteIOInd_62 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state, i4 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_62"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="6">
<![CDATA[
HashSqueeze.1.exit18:6  store i6 0, i6* %i_32

]]></Node>
<StgValue><ssdm name="store_ln646"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="5">
<![CDATA[
:1  %byte = load i8* %hash_addr, align 1

]]></Node>
<StgValue><ssdm name="byte"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="166" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j2_0 = phi i4 [ 0, %4 ], [ %j_18, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:1  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %j2_0, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_425 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_54, label %8, label %6

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>

<operation id="170" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %sub_ln630 = sub i4 6, %j2_0

]]></Node>
<StgValue><ssdm name="sub_ln630"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="4">
<![CDATA[
:1  %sext_ln630 = sext i4 %sub_ln630 to i8

]]></Node>
<StgValue><ssdm name="sext_ln630"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %lshr_ln630 = lshr i8 %byte, %sext_ln630

]]></Node>
<StgValue><ssdm name="lshr_ln630"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8">
<![CDATA[
:3  %trunc_ln630 = trunc i8 %lshr_ln630 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln630"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="8">
<![CDATA[
:4  %bitPair = trunc i8 %lshr_ln630 to i2

]]></Node>
<StgValue><ssdm name="bitPair"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %icmp_ln631 = icmp eq i2 %bitPair, -1

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln631, label %._crit_edge, label %7

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %round_1_load = load i64* %round_1

]]></Node>
<StgValue><ssdm name="round_1_load"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="64">
<![CDATA[
:1  %trunc_ln378 = trunc i64 %round_1_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln378"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="29" op_0_bw="29" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %trunc_ln10 = call i29 @_ssdm_op_PartSelect.i29.i64.i32.i32(i64 %round_1_load, i32 2, i32 30)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="29">
<![CDATA[
:5  %zext_ln66 = zext i29 %trunc_ln10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %challengeBits_addr_1 = getelementptr [55 x i8]* %challengeBits, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="challengeBits_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
<literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="6">
<![CDATA[
:7  %challengeBits_load = load i8* %challengeBits_addr_1, align 1

]]></Node>
<StgValue><ssdm name="challengeBits_load"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %i_33 = add i6 %i_32_load, 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="6">
<![CDATA[
:1  store i6 %i_33, i6* %i_32

]]></Node>
<StgValue><ssdm name="store_ln626"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:2  %bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln378, i1 false)

]]></Node>
<StgValue><ssdm name="bitNumber_assign"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="1">
<![CDATA[
:3  %zext_ln378 = zext i1 %trunc_ln630 to i8

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="6">
<![CDATA[
:7  %challengeBits_load = load i8* %challengeBits_addr_1, align 1

]]></Node>
<StgValue><ssdm name="challengeBits_load"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %xor_ln66 = xor i3 %bitNumber_assign, -1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="3">
<![CDATA[
:9  %zext_ln66_3 = zext i3 %xor_ln66 to i8

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %shl_ln66 = shl i8 1, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="shl_ln66"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %xor_ln66_5 = xor i8 %shl_ln66, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="193" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %shl_ln66_9 = shl i8 %zext_ln378, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="shl_ln66_9"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %and_ln66 = and i8 %challengeBits_load, %xor_ln66_5

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %or_ln66 = or i8 %and_ln66, %shl_ln66_9

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %lshr_ln630, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="197" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1">
<![CDATA[
:16  %zext_ln379 = zext i1 %tmp_56 to i8

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17  %xor_ln66_6 = xor i3 %bitNumber_assign, -2

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="3">
<![CDATA[
:18  %zext_ln66_4 = zext i3 %xor_ln66_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %shl_ln66_10 = shl i8 1, %zext_ln66_4

]]></Node>
<StgValue><ssdm name="shl_ln66_10"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:20  %xor_ln66_7 = xor i8 %shl_ln66_10, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %shl_ln66_11 = shl i8 %zext_ln379, %zext_ln66_4

]]></Node>
<StgValue><ssdm name="shl_ln66_11"/></StgValue>
</operation>

<operation id="203" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %and_ln66_3 = and i8 %or_ln66, %xor_ln66_7

]]></Node>
<StgValue><ssdm name="and_ln66_3"/></StgValue>
</operation>

<operation id="204" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %or_ln66_3 = or i8 %and_ln66_3, %shl_ln66_11

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="205" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="6" op_2_bw="8">
<![CDATA[
:24  store i8 %or_ln66_3, i8* %challengeBits_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="206" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %round = add i64 1, %round_1_load

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %icmp_ln634 = icmp eq i64 %round, 219

]]></Node>
<StgValue><ssdm name="icmp_ln634"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %icmp_ln634, label %9, label %.._crit_edge_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
.._crit_edge_crit_edge:0  store i64 %round, i64* %round_1

]]></Node>
<StgValue><ssdm name="store_ln634"/></StgValue>
</operation>

<operation id="210" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln634"/></StgValue>
</operation>

<operation id="211" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln631" val="0"/>
<literal name="icmp_ln634" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln651"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:0  %j_18 = add i4 %j2_0, 2

]]></Node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln634" val="0"/>
</and_exp><and_exp><literal name="icmp_ln631" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln629"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="214" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="4" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="64" op_11_bw="0">
<![CDATA[
HashSqueeze.1.exit18:0  %ctx_sponge_byteIOInd_62 = call fastcc i32 @HashInit([200 x i8]* %ctx_sponge_state, i4 1)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_62"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="215" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="64" op_14_bw="0">
<![CDATA[
HashSqueeze.1.exit18:1  %ctx_sponge_byteIOInd_63 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_62, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_63"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="216" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="64" op_14_bw="0">
<![CDATA[
HashSqueeze.1.exit18:1  %ctx_sponge_byteIOInd_63 = call fastcc i32 @KeccakWidth1600_Spon.13([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_62, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_63"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="217" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="64" op_13_bw="0">
<![CDATA[
HashSqueeze.1.exit18:2  %call_ret6 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_63)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="218" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="6" op_4_bw="64" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="64" op_13_bw="0">
<![CDATA[
HashSqueeze.1.exit18:2  %call_ret6 = call fastcc { i32, i32 } @HashFinal([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_63)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="64">
<![CDATA[
HashSqueeze.1.exit18:3  %ctx_sponge_byteIOInd_64 = extractvalue { i32, i32 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_64"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="64">
<![CDATA[
HashSqueeze.1.exit18:4  %ctx_sponge_squeezing_8 = extractvalue { i32, i32 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_8"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="221" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="64" op_15_bw="0">
<![CDATA[
HashSqueeze.1.exit18:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_64, i32 %ctx_sponge_squeezing_8, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="222" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="64" op_15_bw="0">
<![CDATA[
HashSqueeze.1.exit18:5  call fastcc void @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_64, i32 %ctx_sponge_squeezing_8, [32 x i8]* %hash)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
HashSqueeze.1.exit18:7  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:0  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
