Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 20 15:18:28 2022
| Host         : Gregory running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file InputMod_wrapper_timing_summary_routed.rpt -pb InputMod_wrapper_timing_summary_routed.pb -rpx InputMod_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : InputMod_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.445        0.000                      0                    5        0.122        0.000                      0                    5        3.000        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 5.000}        10.000          100.000         
  clk_out1_InputMod_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_InputMod_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_InputMod_clk_wiz_0_0       97.445        0.000                      0                    4        0.122        0.000                      0                    4       49.020        0.000                       0                    16  
  clkfbout_InputMod_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_InputMod_clk_wiz_0_0  clk_out1_InputMod_clk_wiz_0_0       98.388        0.000                      0                    1        0.439        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_InputMod_clk_wiz_0_0
  To Clock:  clk_out1_InputMod_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       97.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.445ns  (required time - arrival time)
  Source:                 InputMod_i/selectio_wiz_0/inst/pins[0].fdre_in_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_InputMod_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@100.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.517ns (34.310%)  route 0.990ns (65.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 97.948 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.321ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.187    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.763 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.097    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.001 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.680    -1.321    InputMod_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X0Y42         FDRE                                         r  InputMod_i/selectio_wiz_0/inst/pins[0].fdre_in_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.517    -0.804 r  InputMod_i/selectio_wiz_0/inst/pins[0].fdre_in_inst/Q
                         net (fo=1, routed)           0.990     0.186    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[0]
    RAMB18_X0Y16         FIFO18E1                                     r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.820   100.820 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.982    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    94.775 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.362    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.453 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.495    97.948    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X0Y16         FIFO18E1                                     r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.625    98.573    
                         clock uncertainty           -0.149    98.423    
    RAMB18_X0Y16         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.793    97.630    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         97.630    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                 97.445    

Slack (MET) :             98.259ns  (required time - arrival time)
  Source:                 InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_InputMod_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@100.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.773ns (48.888%)  route 0.808ns (51.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 97.906 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.187    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.763 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.097    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.001 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.571    -1.430    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X10Y43         FDRE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    -0.952 f  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/Q
                         net (fo=1, routed)           0.808    -0.143    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg_n_0_[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.295     0.152 r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     0.152    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1_n_0
    SLICE_X9Y43          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.820   100.820 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.982    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    94.775 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.362    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.453 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.453    97.906    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y43          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.625    98.531    
                         clock uncertainty           -0.149    98.382    
    SLICE_X9Y43          FDPE (Setup_fdpe_C_D)        0.029    98.411    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.411    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                 98.259    

Slack (MET) :             98.352ns  (required time - arrival time)
  Source:                 InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_InputMod_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@100.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 97.907 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.187    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.763 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.097    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.001 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.571    -1.430    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X10Y43         SRL16E                                       r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.187 r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/Q
                         net (fo=1, routed)           0.000     0.187    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0
    SLICE_X10Y43         FDRE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.820   100.820 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.982    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    94.775 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.362    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.453 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.454    97.907    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X10Y43         FDRE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/C
                         clock pessimism              0.663    98.570    
                         clock uncertainty           -0.149    98.421    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)        0.118    98.539    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]
  -------------------------------------------------------------------
                         required time                         98.539    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                 98.352    

Slack (MET) :             99.158ns  (required time - arrival time)
  Source:                 InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_InputMod_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@100.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 97.906 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.187    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.763 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.097    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.001 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.571    -1.430    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y44          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDPE (Prop_fdpe_C_Q)         0.456    -0.974 r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.190    -0.784    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X9Y44          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.820   100.820 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.982    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    94.775 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.362    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.453 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.453    97.906    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y44          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                         clock pessimism              0.664    98.570    
                         clock uncertainty           -0.149    98.421    
    SLICE_X9Y44          FDPE (Setup_fdpe_C_D)       -0.047    98.374    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         98.374    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                 99.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_InputMod_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.623    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.736 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.247    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.568    -0.653    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y44          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDPE (Prop_fdpe_C_Q)         0.141    -0.512 r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056    -0.456    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X9Y44          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.852    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.289 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.756    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.727 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.838    -0.889    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y44          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                         clock pessimism              0.236    -0.653    
    SLICE_X9Y44          FDPE (Hold_fdpe_C_D)         0.075    -0.578    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 InputMod_i/selectio_wiz_0/inst/pins[0].fdre_in_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_InputMod_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.180ns (27.403%)  route 0.477ns (72.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.623    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.736 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.247    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.589    -0.632    InputMod_i/selectio_wiz_0/inst/clk_in
    ILOGIC_X0Y42         FDRE                                         r  InputMod_i/selectio_wiz_0/inst/pins[0].fdre_in_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.180    -0.452 r  InputMod_i/selectio_wiz_0/inst/pins[0].fdre_in_inst/Q
                         net (fo=1, routed)           0.477     0.025    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[0]
    RAMB18_X0Y16         FIFO18E1                                     r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.852    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.289 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.756    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.727 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.879    -0.848    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X0Y16         FIFO18E1                                     r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.272    -0.576    
    RAMB18_X0Y16         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.271    -0.305    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_InputMod_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.623    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.736 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.247    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.568    -0.653    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X10Y43         SRL16E                                       r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.165 r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/Q
                         net (fo=1, routed)           0.000    -0.165    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0
    SLICE_X10Y43         FDRE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.852    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.289 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.756    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.727 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.838    -0.889    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X10Y43         FDRE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/C
                         clock pessimism              0.236    -0.653    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.131    -0.522    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_InputMod_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.246ns (46.578%)  route 0.282ns (53.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.623    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.736 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.247    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.568    -0.653    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X10Y43         FDRE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.505 f  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/Q
                         net (fo=1, routed)           0.282    -0.223    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg_n_0_[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.098    -0.125 r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.125    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1_n_0
    SLICE_X9Y43          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.852    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.289 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.756    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.727 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.838    -0.889    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y43          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.272    -0.617    
    SLICE_X9Y43          FDPE (Hold_fdpe_C_D)         0.091    -0.526    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.401    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_InputMod_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         100.000     97.424     RAMB18_X0Y16     InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         100.000     97.424     RAMB18_X0Y16     InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   InputMod_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         100.000     98.526     ILOGIC_X0Y42     InputMod_i/selectio_wiz_0/inst/pins[0].fdre_in_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y43     InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y43     InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X9Y44      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X9Y44      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y43     InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X10Y43     InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y43      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y43     InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X9Y44      InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_InputMod_clk_wiz_0_0
  To Clock:  clkfbout_InputMod_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_InputMod_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   InputMod_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_InputMod_clk_wiz_0_0
  To Clock:  clk_out1_InputMod_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       98.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.388ns  (required time - arrival time)
  Source:                 InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@100.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.094ns = ( 97.906 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.430ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.187    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.763 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.097    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.001 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.571    -1.430    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y44          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDPE (Prop_fdpe_C_Q)         0.419    -1.011 f  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.484    -0.526    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X9Y43          FDPE                                         f  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    D18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.820   100.820 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   101.982    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    94.775 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.362    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.453 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          1.453    97.906    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y43          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.639    98.545    
                         clock uncertainty           -0.149    98.396    
    SLICE_X9Y43          FDPE (Recov_fdpe_C_PRE)     -0.534    97.862    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         97.862    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                 98.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_InputMod_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns - clk_out1_InputMod_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.623    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.736 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.247    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.568    -0.653    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y44          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDPE (Prop_fdpe_C_Q)         0.128    -0.525 f  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.347    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X9Y43          FDPE                                         f  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_InputMod_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    InputMod_i/clk_wiz_0/inst/clk_in1
    D18                  IBUF (Prop_ibuf_I_O)         0.372     0.372 r  InputMod_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.852    InputMod_i/clk_wiz_0/inst/clk_in1_InputMod_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.289 r  InputMod_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.756    InputMod_i/clk_wiz_0/inst/clk_out1_InputMod_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.727 r  InputMod_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14, routed)          0.838    -0.889    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X9Y43          FDPE                                         r  InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.252    -0.637    
    SLICE_X9Y43          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.786    InputMod_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.439    





