Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_DFF_behav xil_defaultlib.sim_DFF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'not_Q' [C:/Projects/FPGA-Intro/Starter Code/Starter Code.srcs/sources_1/new/DFF_Pos_Edge.v:32]
ERROR: [VRFC 10-3423] illegal output port connection to 'not_Q' [C:/Projects/FPGA-Intro/Starter Code/Starter Code.srcs/sources_1/new/DFF_Pos_Edge.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
