<stg><name>mm2_stage_0.1_Pipeline_l_S_i_3_i2_l_S_j_3_j2</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten16"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i13 0, i13 %indvar_flatten16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %j2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten16_load = load i13 %indvar_flatten16

]]></Node>
<StgValue><ssdm name="indvar_flatten16_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:1 %icmp_ln76 = icmp_eq  i13 %indvar_flatten16_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:2 %add_ln76_1 = add i13 %indvar_flatten16_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:3 %br_ln76 = br i1 %icmp_ln76, void %.preheader, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0 %j2_load = load i7 %j2

]]></Node>
<StgValue><ssdm name="j2_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1 %i2_load = load i7 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2 %add_ln76 = add i7 %i2_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:5 %icmp_ln77 = icmp_eq  i7 %j2_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:6 %select_ln76 = select i1 %icmp_ln77, i7 0, i7 %j2_load

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:7 %select_ln76_1 = select i1 %icmp_ln77, i7 %add_ln76, i7 %i2_load

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="7">
<![CDATA[
.preheader:8 %trunc_ln80 = trunc i7 %select_ln76_1

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:9 %tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln80, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="7">
<![CDATA[
.preheader:10 %zext_ln80 = zext i7 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:11 %add_ln80 = add i12 %tmp_5_cast, i12 %zext_ln80

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
.preheader:12 %zext_ln80_1 = zext i12 %add_ln80

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14 %out_buffer_addr = getelementptr i32 %out_buffer, i64 0, i64 %zext_ln80_1

]]></Node>
<StgValue><ssdm name="out_buffer_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
.preheader:17 %v30 = load i12 %out_buffer_addr

]]></Node>
<StgValue><ssdm name="v30"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:19 %add_ln77 = add i7 %select_ln76, i7 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:20 %store_ln76 = store i13 %add_ln76_1, i13 %indvar_flatten16

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:21 %store_ln76 = store i7 %select_ln76_1, i7 %i2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.preheader:22 %store_ln77 = store i7 %add_ln77, i7 %j2

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_3_i2_l_S_j_3_j2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:13 %v14_addr = getelementptr i32 %v14, i64 0, i64 %zext_ln80_1

]]></Node>
<StgValue><ssdm name="v14_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:15 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:16 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
.preheader:17 %v30 = load i12 %out_buffer_addr

]]></Node>
<StgValue><ssdm name="v30"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader:18 %store_ln80 = store i32 %v30, i12 %v14_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader:23 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
