<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p819" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_819{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_819{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_819{left:777px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_819{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_819{left:236px;bottom:1022px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_819{left:236px;bottom:1005px;letter-spacing:-0.11px;}
#t7_819{left:236px;bottom:988px;letter-spacing:-0.11px;}
#t8_819{left:236px;bottom:972px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9_819{left:236px;bottom:955px;letter-spacing:-0.12px;}
#ta_819{left:236px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_819{left:236px;bottom:921px;letter-spacing:-0.12px;}
#tc_819{left:236px;bottom:904px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_819{left:236px;bottom:888px;letter-spacing:-0.11px;}
#te_819{left:236px;bottom:871px;letter-spacing:-0.11px;}
#tf_819{left:236px;bottom:854px;letter-spacing:-0.11px;}
#tg_819{left:236px;bottom:837px;letter-spacing:-0.12px;}
#th_819{left:236px;bottom:820px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#ti_819{left:236px;bottom:804px;letter-spacing:-0.12px;}
#tj_819{left:236px;bottom:787px;letter-spacing:-0.11px;}
#tk_819{left:236px;bottom:770px;letter-spacing:-0.12px;}
#tl_819{left:236px;bottom:753px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_819{left:236px;bottom:736px;letter-spacing:-0.13px;}
#tn_819{left:236px;bottom:719px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_819{left:236px;bottom:703px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_819{left:236px;bottom:681px;letter-spacing:-0.11px;}
#tq_819{left:236px;bottom:664px;letter-spacing:-0.11px;}
#tr_819{left:236px;bottom:648px;letter-spacing:-0.12px;}
#ts_819{left:236px;bottom:631px;letter-spacing:-0.12px;}
#tt_819{left:236px;bottom:614px;letter-spacing:-0.11px;}
#tu_819{left:236px;bottom:597px;letter-spacing:-0.11px;}
#tv_819{left:236px;bottom:580px;letter-spacing:-0.12px;}
#tw_819{left:236px;bottom:559px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tx_819{left:236px;bottom:542px;letter-spacing:-0.12px;}
#ty_819{left:236px;bottom:518px;letter-spacing:-0.15px;}
#tz_819{left:236px;bottom:498px;letter-spacing:-0.11px;}
#t10_819{left:251px;bottom:481px;letter-spacing:-0.11px;}
#t11_819{left:165px;bottom:457px;letter-spacing:-0.12px;}
#t12_819{left:103px;bottom:432px;letter-spacing:-0.17px;}
#t13_819{left:236px;bottom:432px;letter-spacing:-0.16px;}
#t14_819{left:236px;bottom:412px;letter-spacing:-0.11px;}
#t15_819{left:236px;bottom:396px;letter-spacing:-0.11px;}
#t16_819{left:165px;bottom:371px;letter-spacing:-0.16px;}
#t17_819{left:236px;bottom:366px;letter-spacing:-0.1px;}
#t18_819{left:473px;bottom:366px;}
#t19_819{left:481px;bottom:366px;letter-spacing:-0.09px;}
#t1a_819{left:236px;bottom:346px;letter-spacing:-0.12px;}
#t1b_819{left:236px;bottom:325px;letter-spacing:-0.12px;}
#t1c_819{left:236px;bottom:305px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1d_819{left:236px;bottom:285px;letter-spacing:-0.11px;}
#t1e_819{left:236px;bottom:265px;letter-spacing:-0.12px;}
#t1f_819{left:236px;bottom:244px;letter-spacing:-0.11px;}
#t1g_819{left:236px;bottom:224px;letter-spacing:-0.11px;}
#t1h_819{left:236px;bottom:204px;letter-spacing:-0.12px;}
#t1i_819{left:236px;bottom:184px;letter-spacing:-0.12px;}
#t1j_819{left:236px;bottom:163px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1k_819{left:236px;bottom:143px;letter-spacing:-0.12px;}
#t1l_819{left:236px;bottom:121px;letter-spacing:-0.12px;}
#t1m_819{left:248px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_819{left:324px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1o_819{left:84px;bottom:1063px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1p_819{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t1q_819{left:375px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}

.s1_819{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_819{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_819{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_819{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_819{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s6_819{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_819{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts819" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg819Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg819" style="-webkit-user-select: none;"><object width="935" height="1210" data="819/819.svg" type="image/svg+xml" id="pdf819" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_819" class="t s1_819">CPUIDâ€”CPU Identification </span>
<span id="t2_819" class="t s2_819">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_819" class="t s1_819">Vol. 2A </span><span id="t4_819" class="t s1_819">3-223 </span>
<span id="t5_819" class="t s3_819">Bit 17: Reserved. </span>
<span id="t6_819" class="t s3_819">Bit 18: PCONFIG. Supports PCONFIG if 1. </span>
<span id="t7_819" class="t s3_819">Bit 19: Architectural LBRs. If 1, indicates support for architectural LBRs. </span>
<span id="t8_819" class="t s3_819">Bit 20: CET_IBT. Supports CET indirect branch tracking features if 1. Processors that set this bit define </span>
<span id="t9_819" class="t s3_819">bits 5:2 and bits 63:10 of the IA32_U_CET and IA32_S_CET MSRs. </span>
<span id="ta_819" class="t s3_819">Bit 21: Reserved. </span>
<span id="tb_819" class="t s3_819">Bit 22: AMX-BF16. If 1, the processor supports tile computational operations on bfloat16 numbers. </span>
<span id="tc_819" class="t s3_819">Bit 23: AVX512_FP16. </span>
<span id="td_819" class="t s3_819">Bit 24: AMX-TILE. If 1, the processor supports tile architecture. </span>
<span id="te_819" class="t s3_819">Bits 25: AMX-INT8. If 1, the processor supports tile computational operations on 8-bit integers. </span>
<span id="tf_819" class="t s3_819">Bit 26: Enumerates support for indirect branch restricted speculation (IBRS) and the indirect branch pre- </span>
<span id="tg_819" class="t s3_819">dictor barrier (IBPB). Processors that set this bit support the IA32_SPEC_CTRL MSR and the </span>
<span id="th_819" class="t s3_819">IA32_PRED_CMD MSR. They allow software to set IA32_SPEC_CTRL[0] (IBRS) and IA32_PRED_CMD[0] </span>
<span id="ti_819" class="t s3_819">(IBPB). </span>
<span id="tj_819" class="t s3_819">Bit 27: Enumerates support for single thread indirect branch predictors (STIBP). Processors that set this </span>
<span id="tk_819" class="t s3_819">bit support the IA32_SPEC_CTRL MSR. They allow software to set IA32_SPEC_CTRL[1] (STIBP). </span>
<span id="tl_819" class="t s3_819">Bit 28: Enumerates support for L1D_FLUSH. Processors that set this bit support the IA32_FLUSH_CMD </span>
<span id="tm_819" class="t s3_819">MSR. They allow software to set IA32_FLUSH_CMD[0] (L1D_FLUSH). </span>
<span id="tn_819" class="t s3_819">Bit 29: Enumerates support for the IA32_ARCH_CAPABILITIES MSR. </span>
<span id="to_819" class="t s3_819">Bit 30: Enumerates support for the IA32_CORE_CAPABILITIES MSR. </span>
<span id="tp_819" class="t s3_819">IA32_CORE_CAPABILITIES is an architectural MSR that enumerates model-specific features. A bit being </span>
<span id="tq_819" class="t s3_819">set in this MSR indicates that a model specific feature is supported; software must still consult CPUID </span>
<span id="tr_819" class="t s3_819">family/model/stepping to determine the behavior of the enumerated feature as features enumerated in </span>
<span id="ts_819" class="t s3_819">IA32_CORE_CAPABILITIES may have different behavior on different processor models. Some of these </span>
<span id="tt_819" class="t s3_819">features may have behavior that is consistent across processor models (and for which consultation of </span>
<span id="tu_819" class="t s3_819">CPUID family/model/stepping is not necessary); such features are identified explicitly where they are </span>
<span id="tv_819" class="t s3_819">documented in this manual. </span>
<span id="tw_819" class="t s3_819">Bit 31: Enumerates support for Speculative Store Bypass Disable (SSBD). Processors that set this bit sup- </span>
<span id="tx_819" class="t s3_819">port the IA32_SPEC_CTRL MSR. They allow software to set IA32_SPEC_CTRL[2] (SSBD). </span>
<span id="ty_819" class="t s4_819">NOTE: </span>
<span id="tz_819" class="t s3_819">* If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n </span>
<span id="t10_819" class="t s3_819">exceeds the value that sub-leaf 0 returns in EAX. </span>
<span id="t11_819" class="t s5_819">Structured Extended Feature Enumeration Sub-leaf (Initial EAX Value = 07H, ECX = 1) </span>
<span id="t12_819" class="t s3_819">07H </span><span id="t13_819" class="t s4_819">NOTES: </span>
<span id="t14_819" class="t s3_819">Leaf 07H output depends on the initial value in ECX. </span>
<span id="t15_819" class="t s3_819">If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0. </span>
<span id="t16_819" class="t s3_819">EAX </span>
<span id="t17_819" class="t s3_819">This field reports 0 if the sub-leaf index, </span><span id="t18_819" class="t s5_819">1</span><span id="t19_819" class="t s3_819">, is invalid. </span>
<span id="t1a_819" class="t s3_819">Bits 03-00: Reserved. </span>
<span id="t1b_819" class="t s3_819">Bit 04: AVX-VNNI. AVX (VEX-encoded) versions of the Vector Neural Network Instructions. </span>
<span id="t1c_819" class="t s3_819">Bit 05: AVX512_BF16. Vector Neural Network Instructions supporting BFLOAT16 inputs and conversion </span>
<span id="t1d_819" class="t s3_819">instructions from IEEE single precision. </span>
<span id="t1e_819" class="t s3_819">Bits 09-06: Reserved. </span>
<span id="t1f_819" class="t s3_819">Bit 10: If 1, supports fast zero-length REP MOVSB. </span>
<span id="t1g_819" class="t s3_819">Bit 11: If 1, supports fast short REP STOSB. </span>
<span id="t1h_819" class="t s3_819">Bit 12: If 1, supports fast short REP CMPSB, REP SCASB. </span>
<span id="t1i_819" class="t s3_819">Bits 21-13: Reserved. </span>
<span id="t1j_819" class="t s3_819">Bit 22: HRESET. If 1, supports history reset via the HRESET instruction and the IA32_HRESET_ENABLE </span>
<span id="t1k_819" class="t s3_819">MSR. When set, indicates that the Processor History Reset Leaf (EAX = 20H) is valid. </span>
<span id="t1l_819" class="t s3_819">Bits 31-23: Reserved. </span>
<span id="t1m_819" class="t s6_819">Table 3-8. </span><span id="t1n_819" class="t s6_819">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1o_819" class="t s7_819">Initial EAX </span>
<span id="t1p_819" class="t s7_819">Value </span><span id="t1q_819" class="t s7_819">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
