// Seed: 620367969
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  reg   id_3;
  logic id_4 = 1 ? 1 : id_3 & id_3;
  always #0 begin
    id_3 <= 1'b0;
  end
endmodule
