
===========================================================================
Clock Skew (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
0.952814 source latency mem_i/clk1 v
-1.143252 target latency _100_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.440438 hold skew

