// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE40U19A7 Package UFBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE40U19A7,
// with speed grade 7, core voltage 1.2V, and temperature 125 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "FPGA")
  (DATE "05/06/2025 09:39:09")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_PCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1610:1610:1610) (1603:1603:1603))
        (IOPATH i o (3105:3105:3105) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DE\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2813:2813:2813) (2756:2756:2756))
        (IOPATH i o (4525:4525:4525) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1343:1343:1343) (1400:1400:1400))
        (IOPATH i o (3236:3236:3236) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2406:2406:2406) (2456:2456:2456))
        (IOPATH i o (3095:3095:3095) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3000:3000:3000) (2955:2955:2955))
        (IOPATH i o (3095:3095:3095) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2065:2065:2065) (2120:2120:2120))
        (IOPATH i o (3256:3256:3256) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1992:1992:1992) (2025:2025:2025))
        (IOPATH i o (3256:3256:3256) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2388:2388:2388) (2461:2461:2461))
        (IOPATH i o (3119:3119:3119) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3559:3559:3559) (3718:3718:3718))
        (IOPATH i o (3115:3115:3115) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2142:2142:2142) (2189:2189:2189))
        (IOPATH i o (3139:3139:3139) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3054:3054:3054) (3017:3017:3017))
        (IOPATH i o (4553:4553:4553) (4655:4655:4655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2485:2485:2485) (2569:2569:2569))
        (IOPATH i o (3236:3236:3236) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1949:1949:1949) (1993:1993:1993))
        (IOPATH i o (3206:3206:3206) (3157:3157:3157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2125:2125:2125) (2028:2028:2028))
        (IOPATH i o (3226:3226:3226) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2254:2254:2254) (2210:2210:2210))
        (IOPATH i o (4583:4583:4583) (4685:4685:4685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2534:2534:2534) (2451:2451:2451))
        (IOPATH i o (3216:3216:3216) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1883:1883:1883) (1892:1892:1892))
        (IOPATH i o (3226:3226:3226) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1902:1902:1902) (1940:1940:1940))
        (IOPATH i o (3216:3216:3216) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2940:2940:2940) (2872:2872:2872))
        (IOPATH i o (3226:3226:3226) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1749:1749:1749) (1782:1782:1782))
        (IOPATH i o (3226:3226:3226) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2490:2490:2490) (2403:2403:2403))
        (IOPATH i o (3216:3216:3216) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (975:975:975) (995:995:995))
        (IOPATH i o (4573:4573:4573) (4675:4675:4675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2425:2425:2425) (2389:2389:2389))
        (IOPATH i o (3236:3236:3236) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1577:1577:1577) (1581:1581:1581))
        (IOPATH i o (3236:3236:3236) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1988:1988:1988) (1913:1913:1913))
        (IOPATH i o (4543:4543:4543) (4645:4645:4645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1203:1203:1203) (1193:1193:1193))
        (IOPATH i o (3095:3095:3095) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (789:789:789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE altpll1_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (4560:4560:4560) (4560:4560:4560))
        (PORT inclk[0] (2249:2249:2249) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altpll1_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2279:2279:2279) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (425:425:425))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (439:439:439))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (419:419:419))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cnth\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (279:279:279))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (433:433:433))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (428:428:428))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (436:436:436))
        (PORT datab (316:316:316) (413:413:413))
        (PORT datac (292:292:292) (388:388:388))
        (PORT datad (298:298:298) (380:380:380))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (427:427:427))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (887:887:887))
        (PORT datab (883:883:883) (940:940:940))
        (PORT datac (816:816:816) (888:888:888))
        (PORT datad (1081:1081:1081) (1115:1115:1115))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (309:309:309))
        (PORT datac (811:811:811) (862:862:862))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datac combout (294:294:294) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (285:285:285))
        (PORT datab (328:328:328) (429:429:429))
        (PORT datac (293:293:293) (389:389:389))
        (PORT datad (723:723:723) (737:737:737))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (895:895:895))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cnth\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (571:571:571))
        (PORT datac (683:683:683) (672:672:672))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5087:5087:5087) (5511:5511:5511))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1907:1907:1907))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5078:5078:5078) (5481:5481:5481))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (587:587:587))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (525:525:525))
        (PORT datab (234:234:234) (277:277:277))
        (PORT datad (784:784:784) (800:800:800))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1905:1905:1905))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5068:5068:5068) (5459:5459:5459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (571:571:571))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (288:288:288))
        (PORT datab (834:834:834) (847:847:847))
        (PORT datad (437:437:437) (469:469:469))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1905:1905:1905))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5068:5068:5068) (5459:5459:5459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (375:375:375))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[10\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (515:515:515))
        (PORT datab (236:236:236) (280:280:280))
        (PORT datad (788:788:788) (802:802:802))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1905:1905:1905))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5068:5068:5068) (5459:5459:5459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (804:804:804))
        (PORT datab (321:321:321) (417:417:417))
        (PORT datac (475:475:475) (534:534:534))
        (PORT datad (483:483:483) (540:540:540))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (461:461:461))
        (PORT datab (350:350:350) (449:449:449))
        (PORT datac (739:739:739) (779:779:779))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (467:467:467))
        (PORT datab (518:518:518) (574:574:574))
        (PORT datac (201:201:201) (239:239:239))
        (PORT datad (222:222:222) (259:259:259))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (807:807:807))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (512:512:512))
        (PORT datab (394:394:394) (421:421:421))
        (PORT datad (474:474:474) (514:514:514))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5087:5087:5087) (5511:5511:5511))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (583:583:583))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (717:717:717))
        (PORT datab (514:514:514) (569:569:569))
        (PORT datad (274:274:274) (315:315:315))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5087:5087:5087) (5511:5511:5511))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (602:602:602))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (425:425:425))
        (PORT datab (514:514:514) (567:567:567))
        (PORT datad (272:272:272) (313:313:313))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5087:5087:5087) (5511:5511:5511))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (623:623:623))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (461:461:461))
        (PORT datab (507:507:507) (558:558:558))
        (PORT datad (275:275:275) (316:316:316))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5087:5087:5087) (5511:5511:5511))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (411:411:411))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (288:288:288))
        (PORT datab (831:831:831) (844:844:844))
        (PORT datad (445:445:445) (473:473:473))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1905:1905:1905))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5068:5068:5068) (5459:5459:5459))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (586:586:586))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (426:426:426))
        (PORT datab (518:518:518) (571:571:571))
        (PORT datad (269:269:269) (309:309:309))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5087:5087:5087) (5511:5511:5511))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (586:586:586))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (435:435:435))
        (PORT datab (514:514:514) (572:572:572))
        (PORT datad (271:271:271) (313:313:313))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5087:5087:5087) (5511:5511:5511))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (706:706:706))
        (PORT datab (513:513:513) (563:563:563))
        (PORT datad (274:274:274) (315:315:315))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1904:1904:1904))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5087:5087:5087) (5511:5511:5511))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (583:583:583))
        (PORT datab (528:528:528) (594:594:594))
        (PORT datac (461:461:461) (542:542:542))
        (PORT datad (313:313:313) (391:391:391))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (461:461:461))
        (PORT datab (350:350:350) (454:454:454))
        (PORT datac (736:736:736) (779:779:779))
        (PORT datad (314:314:314) (393:393:393))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (861:861:861))
        (PORT datab (859:859:859) (903:903:903))
        (PORT datac (739:739:739) (773:773:773))
        (PORT datad (233:233:233) (259:259:259))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (593:593:593))
        (PORT datab (793:793:793) (846:846:846))
        (PORT datac (461:461:461) (516:516:516))
        (PORT datad (472:472:472) (535:535:535))
        (IOPATH dataa combout (393:393:393) (389:389:389))
        (IOPATH datab combout (406:406:406) (394:394:394))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (291:291:291))
        (PORT datac (218:218:218) (269:269:269))
        (PORT datad (712:712:712) (733:733:733))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (581:581:581))
        (PORT datab (526:526:526) (590:590:590))
        (PORT datac (463:463:463) (543:543:543))
        (PORT datad (315:315:315) (393:393:393))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (309:309:309))
        (PORT datab (236:236:236) (280:280:280))
        (PORT datac (715:715:715) (722:722:722))
        (PORT datad (218:218:218) (249:249:249))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1141:1141:1141))
        (PORT datab (1129:1129:1129) (1162:1162:1162))
        (PORT datac (844:844:844) (903:903:903))
        (PORT datad (713:713:713) (735:735:735))
        (IOPATH dataa combout (366:366:366) (367:367:367))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (896:896:896))
        (PORT datab (400:400:400) (433:433:433))
        (PORT datac (819:819:819) (890:890:890))
        (PORT datad (207:207:207) (232:232:232))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|rgb_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1899:1899:1899))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5064:5064:5064) (5485:5485:5485))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3796:3796:3796) (4156:4156:4156))
        (PORT datab (3589:3589:3589) (3914:3914:3914))
        (PORT datac (3492:3492:3492) (3820:3820:3820))
        (PORT datad (1214:1214:1214) (1235:1235:1235))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (542:542:542))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (592:592:592))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (592:592:592))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (556:556:556))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (559:559:559))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (829:829:829))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (581:581:581))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (554:554:554))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (580:580:580))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (312:312:312))
        (PORT datab (245:245:245) (293:293:293))
        (PORT datac (227:227:227) (266:266:266))
        (PORT datad (232:232:232) (258:258:258))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (695:695:695))
        (PORT datab (259:259:259) (302:302:302))
        (PORT datac (200:200:200) (238:238:238))
        (PORT datad (230:230:230) (256:256:256))
        (IOPATH dataa combout (366:366:366) (367:367:367))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (591:591:591))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (593:593:593))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (567:567:567))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (564:564:564))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (554:554:554))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (830:830:830) (867:867:867))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (501:501:501) (555:555:555))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (597:597:597))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (440:440:440))
        (PORT datab (327:327:327) (429:429:429))
        (PORT datac (294:294:294) (392:392:392))
        (PORT datad (299:299:299) (384:384:384))
        (IOPATH dataa combout (393:393:393) (389:389:389))
        (IOPATH datab combout (406:406:406) (402:402:402))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (244:244:244))
        (PORT datad (298:298:298) (385:385:385))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1140:1140:1140))
        (PORT datab (1128:1128:1128) (1159:1159:1159))
        (PORT datac (846:846:846) (902:902:902))
        (PORT datad (740:740:740) (742:742:742))
        (IOPATH dataa combout (366:366:366) (367:367:367))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (408:408:408))
        (PORT datab (350:350:350) (449:449:449))
        (PORT datac (315:315:315) (415:415:415))
        (PORT datad (314:314:314) (389:389:389))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (310:310:310))
        (PORT datab (241:241:241) (288:288:288))
        (PORT datac (735:735:735) (777:777:777))
        (PORT datad (205:205:205) (232:232:232))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (894:894:894))
        (PORT datab (856:856:856) (928:928:928))
        (PORT datac (202:202:202) (242:242:242))
        (PORT datad (730:730:730) (729:729:729))
        (IOPATH dataa combout (393:393:393) (389:389:389))
        (IOPATH datab combout (406:406:406) (394:394:394))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (286:286:286))
        (PORT datab (787:787:787) (788:788:788))
        (PORT datac (219:219:219) (269:269:269))
        (PORT datad (216:216:216) (248:248:248))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datab combout (402:402:402) (402:402:402))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|pix_data_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1899:1899:1899))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5064:5064:5064) (5485:5485:5485))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (330:330:330))
        (PORT datab (1068:1068:1068) (1110:1110:1110))
        (PORT datac (224:224:224) (281:281:281))
        (PORT datad (247:247:247) (283:283:283))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (474:474:474) (549:549:549))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (852:852:852))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (327:327:327))
        (PORT datab (233:233:233) (276:276:276))
        (PORT datac (243:243:243) (291:291:291))
        (PORT datad (239:239:239) (268:268:268))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (777:777:777))
        (PORT datab (793:793:793) (809:809:809))
        (PORT datac (728:728:728) (745:745:745))
        (PORT datad (722:722:722) (710:710:710))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datab combout (402:402:402) (402:402:402))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1185:1185:1185))
        (PORT datab (805:805:805) (809:809:809))
        (PORT datac (743:743:743) (771:771:771))
        (PORT datad (746:746:746) (750:750:750))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (775:775:775))
        (PORT datab (233:233:233) (277:277:277))
        (PORT datac (1080:1080:1080) (1137:1137:1137))
        (PORT datad (216:216:216) (248:248:248))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (756:756:756) (819:819:819))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (786:786:786))
        (PORT datab (233:233:233) (277:277:277))
        (PORT datac (1080:1080:1080) (1137:1137:1137))
        (PORT datad (998:998:998) (975:975:975))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (780:780:780))
        (PORT datab (746:746:746) (758:758:758))
        (PORT datac (718:718:718) (731:731:731))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3625:3625:3625) (3973:3973:3973))
        (PORT datab (3656:3656:3656) (4011:4011:4011))
        (PORT datad (1241:1241:1241) (1247:1247:1247))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (329:329:329))
        (PORT datab (259:259:259) (315:315:315))
        (PORT datac (227:227:227) (266:266:266))
        (PORT datad (232:232:232) (258:258:258))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (324:324:324))
        (PORT datab (275:275:275) (327:327:327))
        (PORT datac (200:200:200) (239:239:239))
        (PORT datad (249:249:249) (280:280:280))
        (IOPATH dataa combout (365:365:365) (375:375:375))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1531:1531:1531))
        (PORT datab (3594:3594:3594) (3930:3930:3930))
        (PORT datac (212:212:212) (255:255:255))
        (PORT datad (1455:1455:1455) (1418:1418:1418))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (645:645:645))
        (PORT datab (996:996:996) (971:971:971))
        (PORT datad (852:852:852) (871:871:871))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_rden)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5455:5455:5455))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (294:294:294))
        (PORT datab (794:794:794) (810:810:810))
        (PORT datac (730:730:730) (745:745:745))
        (PORT datad (722:722:722) (707:707:707))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (777:777:777))
        (PORT datab (236:236:236) (280:280:280))
        (PORT datac (716:716:716) (729:729:729))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (331:331:331))
        (PORT datab (1069:1069:1069) (1111:1111:1111))
        (PORT datac (227:227:227) (284:284:284))
        (PORT datad (250:250:250) (283:283:283))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (999:999:999))
        (PORT datab (701:701:701) (734:734:734))
        (PORT datac (933:933:933) (914:914:914))
        (PORT datad (699:699:699) (704:704:704))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3623:3623:3623) (3973:3973:3973))
        (PORT datab (3593:3593:3593) (3931:3931:3931))
        (PORT datac (3620:3620:3620) (3980:3980:3980))
        (PORT datad (1241:1241:1241) (1251:1251:1251))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1166:1166:1166))
        (PORT datab (628:628:628) (643:643:643))
        (PORT datad (888:888:888) (892:892:892))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1875:1875:1875))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5068:5068:5068) (5496:5496:5496))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1407:1407:1407) (1459:1459:1459))
        (PORT datad (1430:1430:1430) (1473:1473:1473))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3461:3461:3461) (3728:3728:3728))
        (PORT datab (3189:3189:3189) (3484:3484:3484))
        (PORT datac (3437:3437:3437) (3699:3699:3699))
        (PORT datad (902:902:902) (887:887:887))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (425:425:425))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga_pic\|color_data_out\[23\]\~2clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1613:1613:1613) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (399:399:399))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (825:825:825))
        (PORT datad (234:234:234) (261:261:261))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (800:800:800))
        (PORT datab (257:257:257) (300:300:300))
        (PORT datac (211:211:211) (256:256:256))
        (PORT datad (732:732:732) (726:726:726))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (288:288:288))
        (PORT datac (691:691:691) (685:685:685))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1108:1108:1108))
        (PORT datab (777:777:777) (811:811:811))
        (PORT datac (1078:1078:1078) (1134:1134:1134))
        (PORT datad (1016:1016:1016) (1011:1011:1011))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (783:783:783))
        (PORT datab (795:795:795) (813:813:813))
        (PORT datac (768:768:768) (776:776:776))
        (PORT datad (746:746:746) (752:752:752))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (331:331:331))
        (PORT datab (261:261:261) (320:320:320))
        (PORT datac (242:242:242) (290:290:290))
        (PORT datad (238:238:238) (268:268:268))
        (IOPATH dataa combout (371:371:371) (367:367:367))
        (IOPATH datab combout (406:406:406) (394:394:394))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (760:760:760))
        (PORT datab (1113:1113:1113) (1171:1171:1171))
        (PORT datac (728:728:728) (747:747:747))
        (PORT datad (998:998:998) (975:975:975))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (284:284:284))
        (PORT datab (232:232:232) (275:275:275))
        (PORT datac (984:984:984) (961:961:961))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3625:3625:3625) (3974:3974:3974))
        (PORT datab (3594:3594:3594) (3930:3930:3930))
        (PORT datac (3615:3615:3615) (3974:3974:3974))
        (PORT datad (1240:1240:1240) (1247:1247:1247))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (822:822:822))
        (PORT datab (3660:3660:3660) (4016:4016:4016))
        (PORT datad (1242:1242:1242) (1250:1250:1250))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1499:1499:1499))
        (PORT datab (1524:1524:1524) (1600:1600:1600))
        (PORT datac (375:375:375) (381:381:381))
        (PORT datad (380:380:380) (372:372:372))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (401:401:401))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (411:411:411))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (410:410:410))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (403:403:403))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (403:403:403))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (403:403:403))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (403:403:403))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (410:410:410))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (409:409:409))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (401:401:401))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (412:412:412))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2321:2321:2321))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5316:5316:5316) (5691:5691:5691))
        (PORT sclr (994:994:994) (1052:1052:1052))
        (PORT ena (939:939:939) (927:927:927))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1878:1878:1878))
        (PORT asdata (1510:1510:1510) (1548:1548:1548))
        (PORT ena (2352:2352:2352) (2333:2333:2333))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1878:1878:1878))
        (PORT asdata (674:674:674) (758:758:758))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (983:983:983) (1002:1002:1002))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1878:1878:1878))
        (PORT d (89:89:89) (109:109:109))
        (PORT ena (2352:2352:2352) (2333:2333:2333))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1878:1878:1878))
        (PORT asdata (672:672:672) (757:757:757))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1878:1878:1878))
        (PORT asdata (1997:1997:1997) (2008:2008:2008))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1173:1173:1173))
        (PORT datab (1010:1010:1010) (1042:1042:1042))
        (PORT datac (1579:1579:1579) (1596:1596:1596))
        (PORT datad (276:276:276) (358:358:358))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4302:4302:4302))
        (PORT d[1] (4550:4550:4550) (4738:4738:4738))
        (PORT d[2] (2304:2304:2304) (2502:2502:2502))
        (PORT d[3] (3327:3327:3327) (3341:3341:3341))
        (PORT d[4] (2125:2125:2125) (2212:2212:2212))
        (PORT d[5] (2284:2284:2284) (2345:2345:2345))
        (PORT d[6] (2271:2271:2271) (2326:2326:2326))
        (PORT d[7] (3274:3274:3274) (3493:3493:3493))
        (PORT d[8] (2928:2928:2928) (3093:3093:3093))
        (PORT d[9] (4067:4067:4067) (4290:4290:4290))
        (PORT d[10] (3369:3369:3369) (3524:3524:3524))
        (PORT d[11] (4471:4471:4471) (4716:4716:4716))
        (PORT d[12] (2292:2292:2292) (2469:2469:2469))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4701:4701:4701))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (PORT d[0] (4107:4107:4107) (4189:4189:4189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1175:1175:1175))
        (PORT datab (1612:1612:1612) (1629:1629:1629))
        (PORT datad (986:986:986) (1002:1002:1002))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4755:4755:4755) (4884:4884:4884))
        (PORT d[1] (2228:2228:2228) (2336:2336:2336))
        (PORT d[2] (3159:3159:3159) (3402:3402:3402))
        (PORT d[3] (3466:3466:3466) (3533:3533:3533))
        (PORT d[4] (3430:3430:3430) (3549:3549:3549))
        (PORT d[5] (2894:2894:2894) (3049:3049:3049))
        (PORT d[6] (3362:3362:3362) (3438:3438:3438))
        (PORT d[7] (3452:3452:3452) (3666:3666:3666))
        (PORT d[8] (2526:2526:2526) (2632:2632:2632))
        (PORT d[9] (2940:2940:2940) (3103:3103:3103))
        (PORT d[10] (4876:4876:4876) (5084:5084:5084))
        (PORT d[11] (2279:2279:2279) (2357:2357:2357))
        (PORT d[12] (2874:2874:2874) (2985:2985:2985))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2641:2641:2641))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2264:2264:2264))
        (PORT d[0] (3419:3419:3419) (3440:3440:3440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2842:2842:2842) (2872:2872:2872))
        (PORT datab (2822:2822:2822) (2916:2916:2916))
        (PORT datac (2332:2332:2332) (2355:2355:2355))
        (PORT datad (2533:2533:2533) (2594:2594:2594))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1174:1174:1174))
        (PORT datab (1612:1612:1612) (1629:1629:1629))
        (PORT datac (1288:1288:1288) (1297:1297:1297))
        (PORT datad (273:273:273) (353:353:353))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (5208:5208:5208))
        (PORT d[1] (3753:3753:3753) (3977:3977:3977))
        (PORT d[2] (4202:4202:4202) (4464:4464:4464))
        (PORT d[3] (5188:5188:5188) (5299:5299:5299))
        (PORT d[4] (4926:4926:4926) (5048:5048:5048))
        (PORT d[5] (4855:4855:4855) (5023:5023:5023))
        (PORT d[6] (3324:3324:3324) (3372:3372:3372))
        (PORT d[7] (4574:4574:4574) (4772:4772:4772))
        (PORT d[8] (2529:2529:2529) (2651:2651:2651))
        (PORT d[9] (2263:2263:2263) (2427:2427:2427))
        (PORT d[10] (3461:3461:3461) (3654:3654:3654))
        (PORT d[11] (4433:4433:4433) (4639:4639:4639))
        (PORT d[12] (3018:3018:3018) (3205:3205:3205))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4506:4506:4506))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2280:2280:2280))
        (PORT d[0] (5009:5009:5009) (5121:5121:5121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2236:2236:2236))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1173:1173:1173))
        (PORT datab (1615:1615:1615) (1635:1635:1635))
        (PORT datac (1284:1284:1284) (1293:1293:1293))
        (PORT datad (276:276:276) (357:357:357))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4846:4846:4846))
        (PORT d[1] (1971:1971:1971) (2094:2094:2094))
        (PORT d[2] (2694:2694:2694) (2901:2901:2901))
        (PORT d[3] (2044:2044:2044) (2105:2105:2105))
        (PORT d[4] (3922:3922:3922) (3976:3976:3976))
        (PORT d[5] (3039:3039:3039) (3123:3123:3123))
        (PORT d[6] (2078:2078:2078) (2131:2131:2131))
        (PORT d[7] (2590:2590:2590) (2778:2778:2778))
        (PORT d[8] (3373:3373:3373) (3587:3587:3587))
        (PORT d[9] (3038:3038:3038) (3103:3103:3103))
        (PORT d[10] (1961:1961:1961) (2019:2019:2019))
        (PORT d[11] (2090:2090:2090) (2114:2114:2114))
        (PORT d[12] (2967:2967:2967) (3120:3120:3120))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3153:3153:3153))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (7034:7034:7034) (7011:7011:7011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (723:723:723))
        (PORT datab (3449:3449:3449) (3526:3526:3526))
        (PORT datac (3492:3492:3492) (3452:3452:3452))
        (PORT datad (4045:4045:4045) (4212:4212:4212))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3835:3835:3835) (4170:4170:4170))
        (PORT datab (4280:4280:4280) (4672:4672:4672))
        (PORT datac (3508:3508:3508) (3840:3840:3840))
        (PORT datad (1675:1675:1675) (1746:1746:1746))
        (IOPATH dataa combout (365:365:365) (375:375:375))
        (IOPATH datab combout (365:365:365) (379:379:379))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3837:3837:3837) (4174:4174:4174))
        (PORT datab (4283:4283:4283) (4675:4675:4675))
        (PORT datac (3504:3504:3504) (3835:3835:3835))
        (PORT datad (1678:1678:1678) (1750:1750:1750))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4276:4276:4276))
        (PORT d[1] (2616:2616:2616) (2767:2767:2767))
        (PORT d[2] (2661:2661:2661) (2866:2866:2866))
        (PORT d[3] (3364:3364:3364) (3434:3434:3434))
        (PORT d[4] (4310:4310:4310) (4476:4476:4476))
        (PORT d[5] (3687:3687:3687) (3802:3802:3802))
        (PORT d[6] (3713:3713:3713) (3766:3766:3766))
        (PORT d[7] (3220:3220:3220) (3431:3431:3431))
        (PORT d[8] (3722:3722:3722) (3892:3892:3892))
        (PORT d[9] (2905:2905:2905) (3084:3084:3084))
        (PORT d[10] (3021:3021:3021) (3172:3172:3172))
        (PORT d[11] (3295:3295:3295) (3479:3479:3479))
        (PORT d[12] (2609:2609:2609) (2774:2774:2774))
        (PORT clk (2267:2267:2267) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3609:3609:3609))
        (PORT clk (2267:2267:2267) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2289:2289:2289))
        (PORT d[0] (5797:5797:5797) (5962:5962:5962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2245:2245:2245))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (5526:5526:5526))
        (PORT d[1] (4489:4489:4489) (4733:4733:4733))
        (PORT d[2] (3108:3108:3108) (3351:3351:3351))
        (PORT d[3] (5588:5588:5588) (5714:5714:5714))
        (PORT d[4] (3401:3401:3401) (3440:3440:3440))
        (PORT d[5] (3628:3628:3628) (3790:3790:3790))
        (PORT d[6] (6100:6100:6100) (6143:6143:6143))
        (PORT d[7] (4940:4940:4940) (5151:5151:5151))
        (PORT d[8] (2115:2115:2115) (2202:2202:2202))
        (PORT d[9] (2495:2495:2495) (2660:2660:2660))
        (PORT d[10] (4174:4174:4174) (4379:4379:4379))
        (PORT d[11] (2937:2937:2937) (3053:3053:3053))
        (PORT d[12] (3781:3781:3781) (3995:3995:3995))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (5255:5255:5255))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
        (PORT d[0] (3290:3290:3290) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2230:2230:2230))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5562:5562:5562))
        (PORT d[1] (4456:4456:4456) (4694:4694:4694))
        (PORT d[2] (3144:3144:3144) (3407:3407:3407))
        (PORT d[3] (5574:5574:5574) (5703:5703:5703))
        (PORT d[4] (3057:3057:3057) (3102:3102:3102))
        (PORT d[5] (5560:5560:5560) (5733:5733:5733))
        (PORT d[6] (5724:5724:5724) (5767:5767:5767))
        (PORT d[7] (4926:4926:4926) (5140:5140:5140))
        (PORT d[8] (2133:2133:2133) (2230:2230:2230))
        (PORT d[9] (2468:2468:2468) (2626:2626:2626))
        (PORT d[10] (4153:4153:4153) (4355:4355:4355))
        (PORT d[11] (2954:2954:2954) (3065:3065:3065))
        (PORT d[12] (3359:3359:3359) (3539:3539:3539))
        (PORT clk (2254:2254:2254) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5046:5046:5046) (5196:5196:5196))
        (PORT clk (2254:2254:2254) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (PORT d[0] (3918:3918:3918) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2573:2573:2573) (2678:2678:2678))
        (PORT datab (2616:2616:2616) (2676:2676:2676))
        (PORT datac (2254:2254:2254) (2231:2231:2231))
        (PORT datad (2327:2327:2327) (2352:2352:2352))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4239:4239:4239))
        (PORT d[1] (4132:4132:4132) (4321:4321:4321))
        (PORT d[2] (2350:2350:2350) (2530:2530:2530))
        (PORT d[3] (2926:2926:2926) (2930:2930:2930))
        (PORT d[4] (2481:2481:2481) (2570:2570:2570))
        (PORT d[5] (2352:2352:2352) (2425:2425:2425))
        (PORT d[6] (2655:2655:2655) (2701:2701:2701))
        (PORT d[7] (3283:3283:3283) (3492:3492:3492))
        (PORT d[8] (2987:2987:2987) (3159:3159:3159))
        (PORT d[9] (3956:3956:3956) (4144:4144:4144))
        (PORT d[10] (3013:3013:3013) (3170:3170:3170))
        (PORT d[11] (4130:4130:4130) (4369:4369:4369))
        (PORT d[12] (2248:2248:2248) (2397:2397:2397))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4332:4332:4332))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2311:2311:2311))
        (PORT d[0] (3992:3992:3992) (3982:3982:3982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2997:2997:2997) (3048:3048:3048))
        (PORT datab (666:666:666) (668:668:668))
        (PORT datac (3927:3927:3927) (4108:4108:4108))
        (PORT datad (3433:3433:3433) (3449:3449:3449))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3533:3533:3533))
        (PORT d[1] (4896:4896:4896) (5106:5106:5106))
        (PORT d[2] (2651:2651:2651) (2814:2814:2814))
        (PORT d[3] (3668:3668:3668) (3680:3680:3680))
        (PORT d[4] (1728:1728:1728) (1807:1807:1807))
        (PORT d[5] (1564:1564:1564) (1621:1621:1621))
        (PORT d[6] (2312:2312:2312) (2364:2364:2364))
        (PORT d[7] (3961:3961:3961) (4181:4181:4181))
        (PORT d[8] (3351:3351:3351) (3515:3515:3515))
        (PORT d[9] (4830:4830:4830) (5086:5086:5086))
        (PORT d[10] (1710:1710:1710) (1767:1767:1767))
        (PORT d[11] (1753:1753:1753) (1785:1785:1785))
        (PORT d[12] (1871:1871:1871) (1979:1979:1979))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (5045:5045:5045))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (4106:4106:4106) (4182:4182:4182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3810:3810:3810))
        (PORT d[1] (2811:2811:2811) (3045:3045:3045))
        (PORT d[2] (1904:1904:1904) (2014:2014:2014))
        (PORT d[3] (5410:5410:5410) (5516:5516:5516))
        (PORT d[4] (6516:6516:6516) (6662:6662:6662))
        (PORT d[5] (5195:5195:5195) (5377:5377:5377))
        (PORT d[6] (5617:5617:5617) (5692:5692:5692))
        (PORT d[7] (3109:3109:3109) (3216:3216:3216))
        (PORT d[8] (3301:3301:3301) (3512:3512:3512))
        (PORT d[9] (2149:2149:2149) (2275:2275:2275))
        (PORT d[10] (2117:2117:2117) (2200:2200:2200))
        (PORT d[11] (5099:5099:5099) (5290:5290:5290))
        (PORT d[12] (3776:3776:3776) (3990:3990:3990))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (5189:5189:5189))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT d[0] (6269:6269:6269) (6502:6502:6502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (1978:1978:1978))
        (PORT datab (2611:2611:2611) (2673:2673:2673))
        (PORT datac (2552:2552:2552) (2696:2696:2696))
        (PORT datad (2278:2278:2278) (2275:2275:2275))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3914:3914:3914))
        (PORT d[1] (4153:4153:4153) (4340:4340:4340))
        (PORT d[2] (3719:3719:3719) (3925:3925:3925))
        (PORT d[3] (2940:2940:2940) (2939:2939:2939))
        (PORT d[4] (2509:2509:2509) (2601:2601:2601))
        (PORT d[5] (2658:2658:2658) (2721:2721:2721))
        (PORT d[6] (2655:2655:2655) (2704:2704:2704))
        (PORT d[7] (2897:2897:2897) (3113:3113:3113))
        (PORT d[8] (3012:3012:3012) (3185:3185:3185))
        (PORT d[9] (3712:3712:3712) (3932:3932:3932))
        (PORT d[10] (3044:3044:3044) (3204:3204:3204))
        (PORT d[11] (4116:4116:4116) (4355:4355:4355))
        (PORT d[12] (2313:2313:2313) (2480:2480:2480))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4331:4331:4331))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (PORT d[0] (3769:3769:3769) (3817:3817:3817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4695:4695:4695) (4814:4814:4814))
        (PORT d[1] (1971:1971:1971) (2093:2093:2093))
        (PORT d[2] (2693:2693:2693) (2903:2903:2903))
        (PORT d[3] (2020:2020:2020) (2087:2087:2087))
        (PORT d[4] (3970:3970:3970) (4016:4016:4016))
        (PORT d[5] (2652:2652:2652) (2732:2732:2732))
        (PORT d[6] (2083:2083:2083) (2141:2141:2141))
        (PORT d[7] (2578:2578:2578) (2752:2752:2752))
        (PORT d[8] (4018:4018:4018) (4240:4240:4240))
        (PORT d[9] (2673:2673:2673) (2732:2732:2732))
        (PORT d[10] (1994:1994:1994) (2055:2055:2055))
        (PORT d[11] (2098:2098:2098) (2131:2131:2131))
        (PORT d[12] (2670:2670:2670) (2835:2835:2835))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2827:2827:2827))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (6715:6715:6715) (6718:6718:6718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (684:684:684))
        (PORT datab (2980:2980:2980) (2971:2971:2971))
        (PORT datac (3183:3183:3183) (3201:3201:3201))
        (PORT datad (3829:3829:3829) (3966:3966:3966))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4296:4296:4296))
        (PORT d[1] (4137:4137:4137) (4315:4315:4315))
        (PORT d[2] (2332:2332:2332) (2509:2509:2509))
        (PORT d[3] (2967:2967:2967) (2977:2977:2977))
        (PORT d[4] (2501:2501:2501) (2600:2600:2600))
        (PORT d[5] (2316:2316:2316) (2376:2376:2376))
        (PORT d[6] (2322:2322:2322) (2372:2372:2372))
        (PORT d[7] (3268:3268:3268) (3488:3488:3488))
        (PORT d[8] (2970:2970:2970) (3138:3138:3138))
        (PORT d[9] (4084:4084:4084) (4313:4313:4313))
        (PORT d[10] (3396:3396:3396) (3556:3556:3556))
        (PORT d[11] (4492:4492:4492) (4721:4721:4721))
        (PORT d[12] (2279:2279:2279) (2432:2432:2432))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4689:4689:4689))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (PORT d[0] (3996:3996:3996) (3989:3989:3989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2268:2268:2268))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1741:1741:1741))
        (PORT d[1] (1602:1602:1602) (1713:1713:1713))
        (PORT d[2] (3023:3023:3023) (3236:3236:3236))
        (PORT d[3] (1668:1668:1668) (1729:1729:1729))
        (PORT d[4] (3990:3990:3990) (4048:4048:4048))
        (PORT d[5] (3013:3013:3013) (3099:3099:3099))
        (PORT d[6] (1702:1702:1702) (1747:1747:1747))
        (PORT d[7] (2939:2939:2939) (3121:3121:3121))
        (PORT d[8] (3757:3757:3757) (3994:3994:3994))
        (PORT d[9] (3334:3334:3334) (3380:3380:3380))
        (PORT d[10] (1943:1943:1943) (1990:1990:1990))
        (PORT d[11] (1756:1756:1756) (1790:1790:1790))
        (PORT d[12] (2269:2269:2269) (2402:2402:2402))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2895:2895:2895))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2295:2295:2295))
        (PORT d[0] (3398:3398:3398) (3433:3433:3433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5369:5369:5369) (5550:5550:5550))
        (PORT d[1] (4488:4488:4488) (4735:4735:4735))
        (PORT d[2] (3115:3115:3115) (3361:3361:3361))
        (PORT d[3] (5587:5587:5587) (5713:5713:5713))
        (PORT d[4] (3422:3422:3422) (3449:3449:3449))
        (PORT d[5] (5571:5571:5571) (5741:5741:5741))
        (PORT d[6] (6087:6087:6087) (6132:6132:6132))
        (PORT d[7] (4939:4939:4939) (5150:5150:5150))
        (PORT d[8] (2179:2179:2179) (2285:2285:2285))
        (PORT d[9] (2488:2488:2488) (2644:2644:2644))
        (PORT d[10] (4174:4174:4174) (4378:4378:4378))
        (PORT d[11] (3253:3253:3253) (3364:3364:3364))
        (PORT d[12] (3386:3386:3386) (3568:3568:3568))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5247:5247:5247))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (PORT d[0] (4980:4980:4980) (5060:5060:5060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2232:2232:2232))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (5152:5152:5152))
        (PORT d[1] (3118:3118:3118) (3332:3332:3332))
        (PORT d[2] (2255:2255:2255) (2373:2373:2373))
        (PORT d[3] (5758:5758:5758) (5865:5865:5865))
        (PORT d[4] (6817:6817:6817) (6963:6963:6963))
        (PORT d[5] (5556:5556:5556) (5739:5739:5739))
        (PORT d[6] (5964:5964:5964) (6042:6042:6042))
        (PORT d[7] (1752:1752:1752) (1853:1853:1853))
        (PORT d[8] (3422:3422:3422) (3640:3640:3640))
        (PORT d[9] (3213:3213:3213) (3359:3359:3359))
        (PORT d[10] (1831:1831:1831) (1889:1889:1889))
        (PORT d[11] (1842:1842:1842) (1863:1863:1863))
        (PORT d[12] (4129:4129:4129) (4345:4345:4345))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2087:2087:2087))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (2323:2323:2323) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2572:2572:2572) (2681:2681:2681))
        (PORT datab (2614:2614:2614) (2675:2675:2675))
        (PORT datac (2117:2117:2117) (2243:2243:2243))
        (PORT datad (2216:2216:2216) (2328:2328:2328))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2968:2968:2968) (2993:2993:2993))
        (PORT datab (2932:2932:2932) (2904:2904:2904))
        (PORT datac (613:613:613) (629:629:629))
        (PORT datad (3831:3831:3831) (3966:3966:3966))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (5486:5486:5486))
        (PORT d[1] (4127:4127:4127) (4359:4359:4359))
        (PORT d[2] (2760:2760:2760) (2981:2981:2981))
        (PORT d[3] (5542:5542:5542) (5654:5654:5654))
        (PORT d[4] (3105:3105:3105) (3165:3165:3165))
        (PORT d[5] (5522:5522:5522) (5679:5679:5679))
        (PORT d[6] (5755:5755:5755) (5802:5802:5802))
        (PORT d[7] (4922:4922:4922) (5123:5123:5123))
        (PORT d[8] (2864:2864:2864) (2986:2986:2986))
        (PORT d[9] (2163:2163:2163) (2321:2321:2321))
        (PORT d[10] (3822:3822:3822) (4025:4025:4025))
        (PORT d[11] (2611:2611:2611) (2734:2734:2734))
        (PORT d[12] (3434:3434:3434) (3644:3644:3644))
        (PORT clk (2256:2256:2256) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4871:4871:4871))
        (PORT clk (2256:2256:2256) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2279:2279:2279))
        (PORT d[0] (3932:3932:3932) (4056:4056:4056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2235:2235:2235))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5440:5440:5440) (5568:5568:5568))
        (PORT d[1] (4465:4465:4465) (4692:4692:4692))
        (PORT d[2] (3085:3085:3085) (3293:3293:3293))
        (PORT d[3] (4141:4141:4141) (4208:4208:4208))
        (PORT d[4] (3415:3415:3415) (3451:3451:3451))
        (PORT d[5] (3627:3627:3627) (3789:3789:3789))
        (PORT d[6] (6068:6068:6068) (6108:6108:6108))
        (PORT d[7] (4144:4144:4144) (4360:4360:4360))
        (PORT d[8] (2071:2071:2071) (2170:2170:2170))
        (PORT d[9] (2523:2523:2523) (2689:2689:2689))
        (PORT d[10] (4161:4161:4161) (4363:4363:4363))
        (PORT d[11] (3265:3265:3265) (3391:3391:3391))
        (PORT d[12] (1845:1845:1845) (1965:1965:1965))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5065:5065:5065) (5226:5226:5226))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2272:2272:2272))
        (PORT d[0] (3251:3251:3251) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2228:2228:2228))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2220:2220:2220))
        (PORT datab (2609:2609:2609) (2670:2670:2670))
        (PORT datac (2747:2747:2747) (2842:2842:2842))
        (PORT datad (2371:2371:2371) (2402:2402:2402))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4582:4582:4582))
        (PORT d[1] (3768:3768:3768) (3947:3947:3947))
        (PORT d[2] (3691:3691:3691) (3893:3893:3893))
        (PORT d[3] (2568:2568:2568) (2570:2570:2570))
        (PORT d[4] (5287:5287:5287) (5428:5428:5428))
        (PORT d[5] (2683:2683:2683) (2746:2746:2746))
        (PORT d[6] (2672:2672:2672) (2728:2728:2728))
        (PORT d[7] (2897:2897:2897) (3112:3112:3112))
        (PORT d[8] (2979:2979:2979) (3149:3149:3149))
        (PORT d[9] (3706:3706:3706) (3924:3924:3924))
        (PORT d[10] (3035:3035:3035) (3186:3186:3186))
        (PORT d[11] (4138:4138:4138) (4366:4366:4366))
        (PORT d[12] (2297:2297:2297) (2457:2457:2457))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (4323:4323:4323))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (PORT d[0] (3929:3929:3929) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5560:5560:5560))
        (PORT d[1] (2607:2607:2607) (2732:2732:2732))
        (PORT d[2] (3129:3129:3129) (3370:3370:3370))
        (PORT d[3] (4108:4108:4108) (4159:4159:4159))
        (PORT d[4] (3442:3442:3442) (3480:3480:3480))
        (PORT d[5] (3622:3622:3622) (3780:3780:3780))
        (PORT d[6] (3740:3740:3740) (3832:3832:3832))
        (PORT d[7] (4139:4139:4139) (4352:4352:4352))
        (PORT d[8] (2122:2122:2122) (2210:2210:2210))
        (PORT d[9] (2838:2838:2838) (2990:2990:2990))
        (PORT d[10] (4475:4475:4475) (4662:4662:4662))
        (PORT d[11] (3292:3292:3292) (3421:3421:3421))
        (PORT d[12] (2202:2202:2202) (2318:2318:2318))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2299:2299:2299))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (PORT d[0] (5019:5019:5019) (5132:5132:5132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2225:2225:2225))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (679:679:679))
        (PORT datab (3304:3304:3304) (3318:3318:3318))
        (PORT datac (3929:3929:3929) (4111:4111:4111))
        (PORT datad (3397:3397:3397) (3444:3444:3444))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (366:366:366))
        (PORT datab (291:291:291) (353:353:353))
        (PORT datac (257:257:257) (313:313:313))
        (PORT datad (288:288:288) (325:325:325))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4729:4729:4729) (4856:4856:4856))
        (PORT d[1] (2208:2208:2208) (2315:2315:2315))
        (PORT d[2] (3122:3122:3122) (3373:3373:3373))
        (PORT d[3] (3760:3760:3760) (3813:3813:3813))
        (PORT d[4] (3794:3794:3794) (3918:3918:3918))
        (PORT d[5] (3241:3241:3241) (3384:3384:3384))
        (PORT d[6] (3362:3362:3362) (3454:3454:3454))
        (PORT d[7] (3773:3773:3773) (3978:3978:3978))
        (PORT d[8] (2512:2512:2512) (2618:2618:2618))
        (PORT d[9] (2988:2988:2988) (3155:3155:3155))
        (PORT d[10] (4875:4875:4875) (5083:5083:5083))
        (PORT d[11] (2278:2278:2278) (2356:2356:2356))
        (PORT d[12] (2507:2507:2507) (2619:2619:2619))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2226:2226:2226))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (PORT d[0] (6491:6491:6491) (6540:6540:6540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2217:2217:2217))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5024:5024:5024) (5200:5200:5200))
        (PORT d[1] (4132:4132:4132) (4369:4369:4369))
        (PORT d[2] (2754:2754:2754) (2961:2961:2961))
        (PORT d[3] (5240:5240:5240) (5368:5368:5368))
        (PORT d[4] (3089:3089:3089) (3140:3140:3140))
        (PORT d[5] (5213:5213:5213) (5380:5380:5380))
        (PORT d[6] (3029:3029:3029) (3073:3073:3073))
        (PORT d[7] (4596:4596:4596) (4811:4811:4811))
        (PORT d[8] (3636:3636:3636) (3786:3786:3786))
        (PORT d[9] (2209:2209:2209) (2355:2355:2355))
        (PORT d[10] (3818:3818:3818) (4014:4014:4014))
        (PORT d[11] (4816:4816:4816) (5034:5034:5034))
        (PORT d[12] (3401:3401:3401) (3607:3607:3607))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4868:4868:4868))
        (PORT clk (2257:2257:2257) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2280:2280:2280))
        (PORT d[0] (3900:3900:3900) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2236:2236:2236))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3503:3503:3503))
        (PORT d[1] (4527:4527:4527) (4728:4728:4728))
        (PORT d[2] (2345:2345:2345) (2532:2532:2532))
        (PORT d[3] (3327:3327:3327) (3339:3339:3339))
        (PORT d[4] (2142:2142:2142) (2222:2222:2222))
        (PORT d[5] (1945:1945:1945) (2006:2006:2006))
        (PORT d[6] (1938:1938:1938) (1986:1986:1986))
        (PORT d[7] (3634:3634:3634) (3846:3846:3846))
        (PORT d[8] (3006:3006:3006) (3184:3184:3184))
        (PORT d[9] (4461:4461:4461) (4711:4711:4711))
        (PORT d[10] (2032:2032:2032) (2077:2077:2077))
        (PORT d[11] (4519:4519:4519) (4765:4765:4765))
        (PORT d[12] (2300:2300:2300) (2481:2481:2481))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4678:4678:4678))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2311:2311:2311))
        (PORT d[0] (4036:4036:4036) (4106:4106:4106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2308:2308:2308))
        (PORT datab (2217:2217:2217) (2174:2174:2174))
        (PORT datac (2806:2806:2806) (2827:2827:2827))
        (PORT datad (3045:3045:3045) (3113:3113:3113))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4162:4162:4162) (4244:4244:4244))
        (PORT d[1] (3767:3767:3767) (3946:3946:3946))
        (PORT d[2] (3677:3677:3677) (3880:3880:3880))
        (PORT d[3] (2616:2616:2616) (2642:2642:2642))
        (PORT d[4] (2831:2831:2831) (2929:2929:2929))
        (PORT d[5] (2687:2687:2687) (2759:2759:2759))
        (PORT d[6] (3660:3660:3660) (3711:3711:3711))
        (PORT d[7] (2890:2890:2890) (3098:3098:3098))
        (PORT d[8] (2998:2998:2998) (3174:3174:3174))
        (PORT d[9] (3638:3638:3638) (3828:3828:3828))
        (PORT d[10] (2650:2650:2650) (2802:2802:2802))
        (PORT d[11] (3812:3812:3812) (4053:4053:4053))
        (PORT d[12] (2279:2279:2279) (2434:2434:2434))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3962:3962:3962))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (PORT d[0] (5390:5390:5390) (5551:5551:5551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2262:2262:2262))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3265:3265:3265) (3296:3296:3296))
        (PORT datab (658:658:658) (656:656:656))
        (PORT datac (3434:3434:3434) (3591:3591:3591))
        (PORT datad (4044:4044:4044) (4212:4212:4212))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6628:6628:6628) (6885:6885:6885))
        (PORT d[1] (2803:2803:2803) (3027:3027:3027))
        (PORT d[2] (2190:2190:2190) (2306:2306:2306))
        (PORT d[3] (5048:5048:5048) (5145:5145:5145))
        (PORT d[4] (6444:6444:6444) (6571:6571:6571))
        (PORT d[5] (5206:5206:5206) (5390:5390:5390))
        (PORT d[6] (5644:5644:5644) (5717:5717:5717))
        (PORT d[7] (3094:3094:3094) (3203:3203:3203))
        (PORT d[8] (3377:3377:3377) (3598:3598:3598))
        (PORT d[9] (2570:2570:2570) (2733:2733:2733))
        (PORT d[10] (2155:2155:2155) (2243:2243:2243))
        (PORT d[11] (4723:4723:4723) (4918:4918:4918))
        (PORT d[12] (3370:3370:3370) (3567:3567:3567))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4711:4711:4711))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (5768:5768:5768) (5611:5611:5611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3525:3525:3525))
        (PORT d[1] (4869:4869:4869) (5075:5075:5075))
        (PORT d[2] (2667:2667:2667) (2832:2832:2832))
        (PORT d[3] (3688:3688:3688) (3688:3688:3688))
        (PORT d[4] (1755:1755:1755) (1839:1839:1839))
        (PORT d[5] (1917:1917:1917) (1973:1973:1973))
        (PORT d[6] (2300:2300:2300) (2357:2357:2357))
        (PORT d[7] (3643:3643:3643) (3863:3863:3863))
        (PORT d[8] (3021:3021:3021) (3198:3198:3198))
        (PORT d[9] (4796:4796:4796) (5049:5049:5049))
        (PORT d[10] (1679:1679:1679) (1732:1732:1732))
        (PORT d[11] (1787:1787:1787) (1822:1822:1822))
        (PORT d[12] (1878:1878:1878) (2000:2000:2000))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4844:4844:4844) (5044:5044:5044))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (PORT d[0] (3126:3126:3126) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (5180:5180:5180))
        (PORT d[1] (1601:1601:1601) (1714:1714:1714))
        (PORT d[2] (3001:3001:3001) (3214:3214:3214))
        (PORT d[3] (1664:1664:1664) (1721:1721:1721))
        (PORT d[4] (4249:4249:4249) (4285:4285:4285))
        (PORT d[5] (1709:1709:1709) (1767:1767:1767))
        (PORT d[6] (1681:1681:1681) (1724:1724:1724))
        (PORT d[7] (2907:2907:2907) (3086:3086:3086))
        (PORT d[8] (3734:3734:3734) (3970:3970:3970))
        (PORT d[9] (1677:1677:1677) (1726:1726:1726))
        (PORT d[10] (2269:2269:2269) (2325:2325:2325))
        (PORT d[11] (1729:1729:1729) (1761:1761:1761))
        (PORT d[12] (3012:3012:3012) (3174:3174:3174))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3232:3232:3232))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2291:2291:2291))
        (PORT d[0] (3065:3065:3065) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1671:1671:1671))
        (PORT datab (1621:1621:1621) (1611:1611:1611))
        (PORT datac (2414:2414:2414) (2469:2469:2469))
        (PORT datad (2570:2570:2570) (2633:2633:2633))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6272:6272:6272) (6532:6532:6532))
        (PORT d[1] (2776:2776:2776) (2962:2962:2962))
        (PORT d[2] (2185:2185:2185) (2299:2299:2299))
        (PORT d[3] (5040:5040:5040) (5120:5120:5120))
        (PORT d[4] (6119:6119:6119) (6261:6261:6261))
        (PORT d[5] (5432:5432:5432) (5567:5567:5567))
        (PORT d[6] (5253:5253:5253) (5320:5320:5320))
        (PORT d[7] (2744:2744:2744) (2851:2851:2851))
        (PORT d[8] (3392:3392:3392) (3608:3608:3608))
        (PORT d[9] (2211:2211:2211) (2367:2367:2367))
        (PORT d[10] (2218:2218:2218) (2332:2332:2332))
        (PORT d[11] (4719:4719:4719) (4910:4910:4910))
        (PORT d[12] (3422:3422:3422) (3627:3627:3627))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4538:4538:4538) (4751:4751:4751))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (3919:3919:3919) (4036:4036:4036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3011:3011:3011) (3034:3034:3034))
        (PORT datab (1065:1065:1065) (1075:1075:1075))
        (PORT datac (3181:3181:3181) (3230:3230:3230))
        (PORT datad (3814:3814:3814) (3950:3950:3950))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4702:4702:4702) (4814:4814:4814))
        (PORT d[1] (2337:2337:2337) (2462:2462:2462))
        (PORT d[2] (2725:2725:2725) (2934:2934:2934))
        (PORT d[3] (2369:2369:2369) (2418:2418:2418))
        (PORT d[4] (3571:3571:3571) (3621:3621:3621))
        (PORT d[5] (2644:2644:2644) (2716:2716:2716))
        (PORT d[6] (2672:2672:2672) (2707:2707:2707))
        (PORT d[7] (2538:2538:2538) (2708:2708:2708))
        (PORT d[8] (4004:4004:4004) (4229:4229:4229))
        (PORT d[9] (2960:2960:2960) (3019:3019:3019))
        (PORT d[10] (2294:2294:2294) (2355:2355:2355))
        (PORT d[11] (2463:2463:2463) (2498:2498:2498))
        (PORT d[12] (2604:2604:2604) (2759:2759:2759))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2833:2833:2833))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (PORT d[0] (6052:6052:6052) (6068:6068:6068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (5230:5230:5230))
        (PORT d[1] (4099:4099:4099) (4326:4326:4326))
        (PORT d[2] (4202:4202:4202) (4462:4462:4462))
        (PORT d[3] (5220:5220:5220) (5350:5350:5350))
        (PORT d[4] (4954:4954:4954) (5079:5079:5079))
        (PORT d[5] (5229:5229:5229) (5401:5401:5401))
        (PORT d[6] (5358:5358:5358) (5393:5393:5393))
        (PORT d[7] (4578:4578:4578) (4792:4792:4792))
        (PORT d[8] (3620:3620:3620) (3768:3768:3768))
        (PORT d[9] (2230:2230:2230) (2391:2391:2391))
        (PORT d[10] (3795:3795:3795) (3990:3990:3990))
        (PORT d[11] (4841:4841:4841) (5054:5054:5054))
        (PORT d[12] (3051:3051:3051) (3241:3241:3241))
        (PORT clk (2258:2258:2258) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4884:4884:4884))
        (PORT clk (2258:2258:2258) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2281:2281:2281))
        (PORT d[0] (3940:3940:3940) (4073:4073:4073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2237:2237:2237))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3506:3506:3506) (3536:3536:3536))
        (PORT d[1] (4501:4501:4501) (4681:4681:4681))
        (PORT d[2] (2334:2334:2334) (2515:2515:2515))
        (PORT d[3] (3355:3355:3355) (3369:3369:3369))
        (PORT d[4] (2123:2123:2123) (2203:2203:2203))
        (PORT d[5] (1942:1942:1942) (1998:1998:1998))
        (PORT d[6] (2289:2289:2289) (2331:2331:2331))
        (PORT d[7] (3642:3642:3642) (3862:3862:3862))
        (PORT d[8] (2988:2988:2988) (3161:3161:3161))
        (PORT d[9] (4430:4430:4430) (4663:4663:4663))
        (PORT d[10] (1996:1996:1996) (2035:2035:2035))
        (PORT d[11] (2071:2071:2071) (2091:2091:2091))
        (PORT d[12] (1913:1913:1913) (2039:2039:2039))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4840:4840:4840) (5036:5036:5036))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (PORT d[0] (4089:4089:4089) (4155:4155:4155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6619:6619:6619) (6877:6877:6877))
        (PORT d[1] (3138:3138:3138) (3328:3328:3328))
        (PORT d[2] (2223:2223:2223) (2336:2336:2336))
        (PORT d[3] (5310:5310:5310) (5386:5386:5386))
        (PORT d[4] (6476:6476:6476) (6620:6620:6620))
        (PORT d[5] (5158:5158:5158) (5336:5336:5336))
        (PORT d[6] (5974:5974:5974) (6061:6061:6061))
        (PORT d[7] (3105:3105:3105) (3212:3212:3212))
        (PORT d[8] (3374:3374:3374) (3584:3584:3584))
        (PORT d[9] (2570:2570:2570) (2734:2734:2734))
        (PORT d[10] (2496:2496:2496) (2580:2580:2580))
        (PORT d[11] (4715:4715:4715) (4903:4903:4903))
        (PORT d[12] (3773:3773:3773) (3978:3978:3978))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (5152:5152:5152))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT d[0] (6295:6295:6295) (6532:6532:6532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1267:1267:1267))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2263:2263:2263) (2368:2368:2368))
        (PORT datab (2136:2136:2136) (2200:2200:2200))
        (PORT datac (2809:2809:2809) (2827:2827:2827))
        (PORT datad (2774:2774:2774) (2861:2861:2861))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3330:3330:3330) (3292:3292:3292))
        (PORT datab (3298:3298:3298) (3288:3288:3288))
        (PORT datac (888:888:888) (859:859:859))
        (PORT datad (3813:3813:3813) (3950:3950:3950))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (424:424:424))
        (PORT datab (320:320:320) (398:398:398))
        (PORT datac (276:276:276) (343:343:343))
        (PORT datad (288:288:288) (331:331:331))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (367:367:367))
        (PORT datab (291:291:291) (353:353:353))
        (PORT datac (257:257:257) (314:314:314))
        (PORT datad (288:288:288) (326:326:326))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (415:415:415))
        (PORT datab (307:307:307) (389:389:389))
        (PORT datac (280:280:280) (349:349:349))
        (PORT datad (284:284:284) (329:329:329))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (414:414:414))
        (PORT datab (313:313:313) (388:388:388))
        (PORT datac (278:278:278) (350:350:350))
        (PORT datad (285:285:285) (331:331:331))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (548:548:548))
        (PORT datad (481:481:481) (514:514:514))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (413:413:413))
        (PORT datab (314:314:314) (387:387:387))
        (PORT datac (279:279:279) (349:349:349))
        (PORT datad (286:286:286) (330:330:330))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (423:423:423))
        (PORT datab (319:319:319) (397:397:397))
        (PORT datac (275:275:275) (344:344:344))
        (PORT datad (287:287:287) (331:331:331))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (425:425:425))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (477:477:477))
        (PORT datab (526:526:526) (556:556:556))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (688:688:688))
        (PORT datab (460:460:460) (499:499:499))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (440:440:440))
        (PORT datab (232:232:232) (275:275:275))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (432:432:432))
        (PORT datab (442:442:442) (463:463:463))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (423:423:423))
        (PORT datab (450:450:450) (474:474:474))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4581:4581:4581))
        (PORT d[1] (3004:3004:3004) (3156:3156:3156))
        (PORT d[2] (2679:2679:2679) (2882:2882:2882))
        (PORT d[3] (3631:3631:3631) (3671:3671:3671))
        (PORT d[4] (4611:4611:4611) (4744:4744:4744))
        (PORT d[5] (4372:4372:4372) (4497:4497:4497))
        (PORT d[6] (3685:3685:3685) (3738:3738:3738))
        (PORT d[7] (2903:2903:2903) (3119:3119:3119))
        (PORT d[8] (3660:3660:3660) (3822:3822:3822))
        (PORT d[9] (3229:3229:3229) (3414:3414:3414))
        (PORT d[10] (2988:2988:2988) (3136:3136:3136))
        (PORT d[11] (3017:3017:3017) (3229:3229:3229))
        (PORT d[12] (2994:2994:2994) (3179:3179:3179))
        (PORT clk (2264:2264:2264) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3570:3570:3570))
        (PORT clk (2264:2264:2264) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2287:2287:2287))
        (PORT d[0] (5785:5785:5785) (5955:5955:5955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2243:2243:2243))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1260:1260:1260))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4788:4788:4788))
        (PORT d[1] (3730:3730:3730) (3951:3951:3951))
        (PORT d[2] (3854:3854:3854) (4113:4113:4113))
        (PORT d[3] (4851:4851:4851) (4975:4975:4975))
        (PORT d[4] (4601:4601:4601) (4723:4723:4723))
        (PORT d[5] (4826:4826:4826) (4986:4986:4986))
        (PORT d[6] (5013:5013:5013) (5046:5046:5046))
        (PORT d[7] (4216:4216:4216) (4423:4423:4423))
        (PORT d[8] (2493:2493:2493) (2630:2630:2630))
        (PORT d[9] (3633:3633:3633) (3839:3839:3839))
        (PORT d[10] (3437:3437:3437) (3626:3626:3626))
        (PORT d[11] (4053:4053:4053) (4247:4247:4247))
        (PORT d[12] (2637:2637:2637) (2813:2813:2813))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (4512:4512:4512))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (PORT d[0] (4304:4304:4304) (4435:4435:4435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2232:2232:2232))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5348:5348:5348) (5508:5508:5508))
        (PORT d[1] (3395:3395:3395) (3598:3598:3598))
        (PORT d[2] (3499:3499:3499) (3755:3755:3755))
        (PORT d[3] (4494:4494:4494) (4615:4615:4615))
        (PORT d[4] (4211:4211:4211) (4325:4325:4325))
        (PORT d[5] (4510:4510:4510) (4678:4678:4678))
        (PORT d[6] (4654:4654:4654) (4684:4684:4684))
        (PORT d[7] (3545:3545:3545) (3747:3747:3747))
        (PORT d[8] (2888:2888:2888) (3013:3013:3013))
        (PORT d[9] (3280:3280:3280) (3476:3476:3476))
        (PORT d[10] (3052:3052:3052) (3231:3231:3231))
        (PORT d[11] (3705:3705:3705) (3900:3900:3900))
        (PORT d[12] (2586:2586:2586) (2732:2732:2732))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (4156:4156:4156))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2264:2264:2264))
        (PORT d[0] (4299:4299:4299) (4281:4281:4281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2479:2479:2479) (2663:2663:2663))
        (PORT datab (2137:2137:2137) (2207:2207:2207))
        (PORT datac (2360:2360:2360) (2517:2517:2517))
        (PORT datad (2155:2155:2155) (2176:2176:2176))
        (IOPATH dataa combout (416:416:416) (389:389:389))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (4827:4827:4827))
        (PORT d[1] (3039:3039:3039) (3253:3253:3253))
        (PORT d[2] (3131:3131:3131) (3379:3379:3379))
        (PORT d[3] (4152:4152:4152) (4268:4268:4268))
        (PORT d[4] (3840:3840:3840) (3949:3949:3949))
        (PORT d[5] (4170:4170:4170) (4330:4330:4330))
        (PORT d[6] (4978:4978:4978) (4985:4985:4985))
        (PORT d[7] (3193:3193:3193) (3394:3394:3394))
        (PORT d[8] (2945:2945:2945) (3088:3088:3088))
        (PORT d[9] (2840:2840:2840) (3022:3022:3022))
        (PORT d[10] (3041:3041:3041) (3225:3225:3225))
        (PORT d[11] (3660:3660:3660) (3835:3835:3835))
        (PORT d[12] (2621:2621:2621) (2791:2791:2791))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3811:3811:3811))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (PORT d[0] (5076:5076:5076) (5044:5044:5044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2217:2217:2217))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2687:2687:2687) (2664:2664:2664))
        (PORT datab (235:235:235) (279:279:279))
        (PORT datac (3017:3017:3017) (3040:3040:3040))
        (PORT datad (3704:3704:3704) (3894:3894:3894))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3523:3523:3523))
        (PORT d[1] (4499:4499:4499) (4697:4697:4697))
        (PORT d[2] (2313:2313:2313) (2482:2482:2482))
        (PORT d[3] (3320:3320:3320) (3325:3325:3325))
        (PORT d[4] (2134:2134:2134) (2207:2207:2207))
        (PORT d[5] (1978:1978:1978) (2044:2044:2044))
        (PORT d[6] (2003:2003:2003) (2046:2046:2046))
        (PORT d[7] (3647:3647:3647) (3864:3864:3864))
        (PORT d[8] (2968:2968:2968) (3130:3130:3130))
        (PORT d[9] (4455:4455:4455) (4703:4703:4703))
        (PORT d[10] (3353:3353:3353) (3509:3509:3509))
        (PORT d[11] (4486:4486:4486) (4728:4728:4728))
        (PORT d[12] (2331:2331:2331) (2516:2516:2516))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4502:4502:4502) (4702:4702:4702))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (PORT d[0] (3462:3462:3462) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4480:4480:4480))
        (PORT d[1] (2323:2323:2323) (2442:2442:2442))
        (PORT d[2] (2704:2704:2704) (2925:2925:2925))
        (PORT d[3] (2326:2326:2326) (2387:2387:2387))
        (PORT d[4] (3617:3617:3617) (3658:3658:3658))
        (PORT d[5] (2664:2664:2664) (2726:2726:2726))
        (PORT d[6] (2418:2418:2418) (2476:2476:2476))
        (PORT d[7] (2576:2576:2576) (2763:2763:2763))
        (PORT d[8] (3966:3966:3966) (4175:4175:4175))
        (PORT d[9] (2653:2653:2653) (2700:2700:2700))
        (PORT d[10] (2280:2280:2280) (2337:2337:2337))
        (PORT d[11] (2469:2469:2469) (2508:2508:2508))
        (PORT d[12] (2628:2628:2628) (2773:2773:2773))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2508:2508:2508))
        (PORT clk (2284:2284:2284) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2311:2311:2311))
        (PORT d[0] (4522:4522:4522) (4637:4637:4637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2573:2573:2573) (2676:2676:2676))
        (PORT datab (2615:2615:2615) (2673:2673:2673))
        (PORT datac (2029:2029:2029) (2019:2019:2019))
        (PORT datad (2213:2213:2213) (2183:2183:2183))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4263:4263:4263))
        (PORT d[1] (4133:4133:4133) (4322:4322:4322))
        (PORT d[2] (2336:2336:2336) (2523:2523:2523))
        (PORT d[3] (2940:2940:2940) (2945:2945:2945))
        (PORT d[4] (2523:2523:2523) (2613:2613:2613))
        (PORT d[5] (2319:2319:2319) (2388:2388:2388))
        (PORT d[6] (2370:2370:2370) (2422:2422:2422))
        (PORT d[7] (3257:3257:3257) (3477:3477:3477))
        (PORT d[8] (2974:2974:2974) (3152:3152:3152))
        (PORT d[9] (4077:4077:4077) (4304:4304:4304))
        (PORT d[10] (3386:3386:3386) (3549:3549:3549))
        (PORT d[11] (4163:4163:4163) (4406:4406:4406))
        (PORT d[12] (2251:2251:2251) (2400:2400:2400))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4317:4317:4317))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (PORT d[0] (5525:5525:5525) (5710:5710:5710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (5215:5215:5215))
        (PORT d[1] (4132:4132:4132) (4371:4371:4371))
        (PORT d[2] (2697:2697:2697) (2885:2885:2885))
        (PORT d[3] (5239:5239:5239) (5367:5367:5367))
        (PORT d[4] (3468:3468:3468) (3514:3514:3514))
        (PORT d[5] (5244:5244:5244) (5416:5416:5416))
        (PORT d[6] (5704:5704:5704) (5739:5739:5739))
        (PORT d[7] (4595:4595:4595) (4810:4810:4810))
        (PORT d[8] (3636:3636:3636) (3785:3785:3785))
        (PORT d[9] (2241:2241:2241) (2405:2405:2405))
        (PORT d[10] (3817:3817:3817) (4014:4014:4014))
        (PORT d[11] (4789:4789:4789) (5005:5005:5005))
        (PORT d[12] (3026:3026:3026) (3208:3208:3208))
        (PORT clk (2258:2258:2258) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4898:4898:4898))
        (PORT clk (2258:2258:2258) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2281:2281:2281))
        (PORT d[0] (5797:5797:5797) (5769:5769:5769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2237:2237:2237))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1253:1253:1253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1254:1254:1254))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (725:725:725))
        (PORT datab (3055:3055:3055) (3059:3059:3059))
        (PORT datac (3182:3182:3182) (3242:3242:3242))
        (PORT datad (3678:3678:3678) (3827:3827:3827))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4704:4704:4704))
        (PORT d[1] (1876:1876:1876) (1991:1991:1991))
        (PORT d[2] (2717:2717:2717) (2934:2934:2934))
        (PORT d[3] (2362:2362:2362) (2421:2421:2421))
        (PORT d[4] (3267:3267:3267) (3315:3315:3315))
        (PORT d[5] (2303:2303:2303) (2367:2367:2367))
        (PORT d[6] (2669:2669:2669) (2701:2701:2701))
        (PORT d[7] (2587:2587:2587) (2770:2770:2770))
        (PORT d[8] (3665:3665:3665) (3875:3875:3875))
        (PORT d[9] (2376:2376:2376) (2425:2425:2425))
        (PORT d[10] (2314:2314:2314) (2373:2373:2373))
        (PORT d[11] (2496:2496:2496) (2538:2538:2538))
        (PORT d[12] (2247:2247:2247) (2386:2386:2386))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2780:2780:2780))
        (PORT clk (2285:2285:2285) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2311:2311:2311))
        (PORT d[0] (4737:4737:4737) (4818:4818:4818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1284:1284:1284))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5088:5088:5088) (5220:5220:5220))
        (PORT d[1] (2263:2263:2263) (2391:2391:2391))
        (PORT d[2] (3108:3108:3108) (3361:3361:3361))
        (PORT d[3] (3793:3793:3793) (3861:3861:3861))
        (PORT d[4] (3826:3826:3826) (3956:3956:3956))
        (PORT d[5] (3213:3213:3213) (3366:3366:3366))
        (PORT d[6] (3421:3421:3421) (3519:3519:3519))
        (PORT d[7] (3759:3759:3759) (3962:3962:3962))
        (PORT d[8] (2142:2142:2142) (2242:2242:2242))
        (PORT d[9] (2884:2884:2884) (3049:3049:3049))
        (PORT d[10] (4861:4861:4861) (5068:5068:5068))
        (PORT d[11] (2272:2272:2272) (2342:2342:2342))
        (PORT d[12] (2885:2885:2885) (2993:2993:2993))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2299:2299:2299))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (PORT d[0] (4657:4657:4657) (4763:4763:4763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2214:2214:2214))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2422:2422:2422))
        (PORT datab (2877:2877:2877) (2989:2989:2989))
        (PORT datac (2471:2471:2471) (2396:2396:2396))
        (PORT datad (3194:3194:3194) (3244:3244:3244))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4654:4654:4654) (4775:4775:4775))
        (PORT d[1] (2305:2305:2305) (2412:2412:2412))
        (PORT d[2] (2723:2723:2723) (2921:2921:2921))
        (PORT d[3] (2031:2031:2031) (2099:2099:2099))
        (PORT d[4] (3601:3601:3601) (3655:3655:3655))
        (PORT d[5] (2651:2651:2651) (2731:2731:2731))
        (PORT d[6] (2052:2052:2052) (2107:2107:2107))
        (PORT d[7] (2553:2553:2553) (2710:2710:2710))
        (PORT d[8] (4017:4017:4017) (4239:4239:4239))
        (PORT d[9] (2704:2704:2704) (2767:2767:2767))
        (PORT d[10] (2262:2262:2262) (2308:2308:2308))
        (PORT d[11] (2125:2125:2125) (2160:2160:2160))
        (PORT d[12] (2610:2610:2610) (2770:2770:2770))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2527:2527:2527))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (PORT d[0] (6696:6696:6696) (6693:6693:6693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1281:1281:1281))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4869:4869:4869))
        (PORT d[1] (2223:2223:2223) (2316:2316:2316))
        (PORT d[2] (3120:3120:3120) (3362:3362:3362))
        (PORT d[3] (3462:3462:3462) (3526:3526:3526))
        (PORT d[4] (3403:3403:3403) (3519:3519:3519))
        (PORT d[5] (2893:2893:2893) (3048:3048:3048))
        (PORT d[6] (3345:3345:3345) (3420:3420:3420))
        (PORT d[7] (3419:3419:3419) (3630:3630:3630))
        (PORT d[8] (2495:2495:2495) (2597:2597:2597))
        (PORT d[9] (2939:2939:2939) (3102:3102:3102))
        (PORT d[10] (5214:5214:5214) (5408:5408:5408))
        (PORT d[11] (2647:2647:2647) (2715:2715:2715))
        (PORT d[12] (2869:2869:2869) (2967:2967:2967))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2610:2610:2610))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (PORT d[0] (3392:3392:3392) (3403:3403:3403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2225:2225:2225))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (987:987:987))
        (PORT datab (3622:3622:3622) (3548:3548:3548))
        (PORT datac (3705:3705:3705) (3778:3778:3778))
        (PORT datad (4291:4291:4291) (4400:4400:4400))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5324:5324:5324) (5484:5484:5484))
        (PORT d[1] (3427:3427:3427) (3638:3638:3638))
        (PORT d[2] (3486:3486:3486) (3737:3737:3737))
        (PORT d[3] (4509:4509:4509) (4628:4628:4628))
        (PORT d[4] (4239:4239:4239) (4354:4354:4354))
        (PORT d[5] (4523:4523:4523) (4689:4689:4689))
        (PORT d[6] (4993:4993:4993) (5015:5015:5015))
        (PORT d[7] (3873:3873:3873) (4079:4079:4079))
        (PORT d[8] (2925:2925:2925) (3067:3067:3067))
        (PORT d[9] (3228:3228:3228) (3427:3427:3427))
        (PORT d[10] (3070:3070:3070) (3249:3249:3249))
        (PORT d[11] (4044:4044:4044) (4239:4239:4239))
        (PORT d[12] (2317:2317:2317) (2476:2476:2476))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4014:4014:4014) (4166:4166:4166))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (PORT d[0] (3698:3698:3698) (3718:3718:3718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2225:2225:2225))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4992:4992:4992) (5126:5126:5126))
        (PORT d[1] (3063:3063:3063) (3260:3260:3260))
        (PORT d[2] (3131:3131:3131) (3381:3381:3381))
        (PORT d[3] (4145:4145:4145) (4257:4257:4257))
        (PORT d[4] (4223:4223:4223) (4331:4331:4331))
        (PORT d[5] (4119:4119:4119) (4276:4276:4276))
        (PORT d[6] (4315:4315:4315) (4332:4332:4332))
        (PORT d[7] (3193:3193:3193) (3393:3393:3393))
        (PORT d[8] (2931:2931:2931) (3068:3068:3068))
        (PORT d[9] (2821:2821:2821) (3002:3002:3002))
        (PORT d[10] (3054:3054:3054) (3237:3237:3237))
        (PORT d[11] (3345:3345:3345) (3511:3511:3511))
        (PORT d[12] (2662:2662:2662) (2832:2832:2832))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3759:3759:3759))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2264:2264:2264))
        (PORT d[0] (5420:5420:5420) (5557:5557:5557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2477:2477:2477) (2669:2669:2669))
        (PORT datab (1819:1819:1819) (1841:1841:1841))
        (PORT datac (2359:2359:2359) (2517:2517:2517))
        (PORT datad (2345:2345:2345) (2250:2250:2250))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (6103:6103:6103))
        (PORT d[1] (2468:2468:2468) (2656:2656:2656))
        (PORT d[2] (2894:2894:2894) (3010:3010:3010))
        (PORT d[3] (4343:4343:4343) (4434:4434:4434))
        (PORT d[4] (5455:5455:5455) (5599:5599:5599))
        (PORT d[5] (4493:4493:4493) (4669:4669:4669))
        (PORT d[6] (4328:4328:4328) (4401:4401:4401))
        (PORT d[7] (3734:3734:3734) (4005:4005:4005))
        (PORT d[8] (4377:4377:4377) (4611:4611:4611))
        (PORT d[9] (2157:2157:2157) (2308:2308:2308))
        (PORT d[10] (2649:2649:2649) (2800:2800:2800))
        (PORT d[11] (3997:3997:3997) (4181:4181:4181))
        (PORT d[12] (2665:2665:2665) (2856:2856:2856))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3976:3976:3976))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (5121:5121:5121) (4966:4966:4966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (6484:6484:6484))
        (PORT d[1] (2753:2753:2753) (2932:2932:2932))
        (PORT d[2] (1842:1842:1842) (1950:1950:1950))
        (PORT d[3] (4696:4696:4696) (4789:4789:4789))
        (PORT d[4] (5795:5795:5795) (5937:5937:5937))
        (PORT d[5] (4836:4836:4836) (5016:5016:5016))
        (PORT d[6] (4987:4987:4987) (5056:5056:5056))
        (PORT d[7] (2736:2736:2736) (2837:2837:2837))
        (PORT d[8] (4737:4737:4737) (4979:4979:4979))
        (PORT d[9] (2201:2201:2201) (2349:2349:2349))
        (PORT d[10] (2207:2207:2207) (2295:2295:2295))
        (PORT d[11] (4368:4368:4368) (4558:4558:4558))
        (PORT d[12] (3034:3034:3034) (3232:3232:3232))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4364:4364:4364))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT d[0] (3960:3960:3960) (4080:4080:4080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3469:3469:3469) (3562:3562:3562))
        (PORT datab (233:233:233) (276:276:276))
        (PORT datac (2930:2930:2930) (2817:2817:2817))
        (PORT datad (2951:2951:2951) (3052:3052:3052))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (2020:2020:2020))
        (PORT datab (1375:1375:1375) (1386:1386:1386))
        (PORT datac (1122:1122:1122) (1169:1169:1169))
        (PORT datad (1850:1850:1850) (1934:1934:1934))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (4875:4875:4875))
        (PORT d[1] (3758:3758:3758) (3924:3924:3924))
        (PORT d[2] (3698:3698:3698) (3889:3889:3889))
        (PORT d[3] (2599:2599:2599) (2618:2618:2618))
        (PORT d[4] (5247:5247:5247) (5389:5389:5389))
        (PORT d[5] (2720:2720:2720) (2795:2795:2795))
        (PORT d[6] (3632:3632:3632) (3682:3682:3682))
        (PORT d[7] (2916:2916:2916) (3115:3115:3115))
        (PORT d[8] (2961:2961:2961) (3121:3121:3121))
        (PORT d[9] (3338:3338:3338) (3540:3540:3540))
        (PORT d[10] (2682:2682:2682) (2837:2837:2837))
        (PORT d[11] (3779:3779:3779) (4016:4016:4016))
        (PORT d[12] (2254:2254:2254) (2410:2410:2410))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3976:3976:3976))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (PORT d[0] (4084:4084:4084) (4133:4133:4133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3935:3935:3935))
        (PORT d[1] (3386:3386:3386) (3556:3556:3556))
        (PORT d[2] (3328:3328:3328) (3531:3531:3531))
        (PORT d[3] (3016:3016:3016) (3029:3029:3029))
        (PORT d[4] (4951:4951:4951) (5096:5096:5096))
        (PORT d[5] (3029:3029:3029) (3101:3101:3101))
        (PORT d[6] (3692:3692:3692) (3755:3755:3755))
        (PORT d[7] (3621:3621:3621) (3845:3845:3845))
        (PORT d[8] (2972:2972:2972) (3140:3140:3140))
        (PORT d[9] (3274:3274:3274) (3447:3447:3447))
        (PORT d[10] (3210:3210:3210) (3356:3356:3356))
        (PORT d[11] (3453:3453:3453) (3683:3683:3683))
        (PORT d[12] (2320:2320:2320) (2493:2493:2493))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3967:3967:3967))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2295:2295:2295))
        (PORT d[0] (5100:5100:5100) (5209:5209:5209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2560:2560:2560))
        (PORT datab (1669:1669:1669) (1670:1670:1670))
        (PORT datac (1727:1727:1727) (1718:1718:1718))
        (PORT datad (2447:2447:2447) (2610:2610:2610))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5502:5502:5502) (5741:5741:5741))
        (PORT d[1] (2850:2850:2850) (3052:3052:3052))
        (PORT d[2] (2536:2536:2536) (2663:2663:2663))
        (PORT d[3] (4005:4005:4005) (4097:4097:4097))
        (PORT d[4] (5083:5083:5083) (5215:5215:5215))
        (PORT d[5] (4422:4422:4422) (4572:4572:4572))
        (PORT d[6] (3996:3996:3996) (4073:4073:4073))
        (PORT d[7] (3380:3380:3380) (3643:3643:3643))
        (PORT d[8] (4090:4090:4090) (4309:4309:4309))
        (PORT d[9] (2522:2522:2522) (2660:2660:2660))
        (PORT d[10] (2487:2487:2487) (2590:2590:2590))
        (PORT d[11] (3623:3623:3623) (3797:3797:3797))
        (PORT d[12] (3076:3076:3076) (3272:3272:3272))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3942:3942:3942))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (5855:5855:5855) (6033:6033:6033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4988:4988:4988) (5146:5146:5146))
        (PORT d[1] (3117:3117:3117) (3326:3326:3326))
        (PORT d[2] (3519:3519:3519) (3774:3774:3774))
        (PORT d[3] (4153:4153:4153) (4269:4269:4269))
        (PORT d[4] (4212:4212:4212) (4323:4323:4323))
        (PORT d[5] (4179:4179:4179) (4347:4347:4347))
        (PORT d[6] (4680:4680:4680) (4708:4708:4708))
        (PORT d[7] (3529:3529:3529) (3733:3733:3733))
        (PORT d[8] (2881:2881:2881) (3005:3005:3005))
        (PORT d[9] (2848:2848:2848) (3036:3036:3036))
        (PORT d[10] (3057:3057:3057) (3232:3232:3232))
        (PORT d[11] (3677:3677:3677) (3854:3854:3854))
        (PORT d[12] (2643:2643:2643) (2801:2801:2801))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3825:3825:3825))
        (PORT clk (2234:2234:2234) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2258:2258:2258))
        (PORT d[0] (5142:5142:5142) (5109:5109:5109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2214:2214:2214))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1231:1231:1231) (1231:1231:1231))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (2762:2762:2762) (2775:2775:2775))
        (PORT datac (2833:2833:2833) (2889:2889:2889))
        (PORT datad (3703:3703:3703) (3893:3893:3893))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6616:6616:6616) (6877:6877:6877))
        (PORT d[1] (2760:2760:2760) (2944:2944:2944))
        (PORT d[2] (1853:1853:1853) (1972:1972:1972))
        (PORT d[3] (5033:5033:5033) (5131:5131:5131))
        (PORT d[4] (6160:6160:6160) (6306:6306:6306))
        (PORT d[5] (5174:5174:5174) (5340:5340:5340))
        (PORT d[6] (5247:5247:5247) (5311:5311:5311))
        (PORT d[7] (3064:3064:3064) (3162:3162:3162))
        (PORT d[8] (3392:3392:3392) (3607:3607:3607))
        (PORT d[9] (2503:2503:2503) (2642:2642:2642))
        (PORT d[10] (2848:2848:2848) (2958:2958:2958))
        (PORT d[11] (4732:4732:4732) (4926:4926:4926))
        (PORT d[12] (3422:3422:3422) (3628:3628:3628))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4565:4565:4565) (4785:4785:4785))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (3914:3914:3914) (4017:4017:4017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2248:2248:2248))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4405:4405:4405) (4532:4532:4532))
        (PORT d[1] (2274:2274:2274) (2389:2389:2389))
        (PORT d[2] (3107:3107:3107) (3354:3354:3354))
        (PORT d[3] (3471:3471:3471) (3527:3527:3527))
        (PORT d[4] (3387:3387:3387) (3486:3486:3486))
        (PORT d[5] (2874:2874:2874) (3015:3015:3015))
        (PORT d[6] (2768:2768:2768) (2866:2866:2866))
        (PORT d[7] (3398:3398:3398) (3602:3602:3602))
        (PORT d[8] (2869:2869:2869) (2974:2974:2974))
        (PORT d[9] (2597:2597:2597) (2762:2762:2762))
        (PORT d[10] (5233:5233:5233) (5439:5439:5439))
        (PORT d[11] (2633:2633:2633) (2709:2709:2709))
        (PORT d[12] (2624:2624:2624) (2741:2741:2741))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2578:2578:2578))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
        (PORT d[0] (6177:6177:6177) (6232:6232:6232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2230:2230:2230))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4270:4270:4270))
        (PORT d[1] (3409:3409:3409) (3583:3583:3583))
        (PORT d[2] (2995:2995:2995) (3199:3199:3199))
        (PORT d[3] (3381:3381:3381) (3391:3391:3391))
        (PORT d[4] (4905:4905:4905) (5034:5034:5034))
        (PORT d[5] (4432:4432:4432) (4565:4565:4565))
        (PORT d[6] (3350:3350:3350) (3403:3403:3403))
        (PORT d[7] (3275:3275:3275) (3501:3501:3501))
        (PORT d[8] (3033:3033:3033) (3213:3213:3213))
        (PORT d[9] (2956:2956:2956) (3134:3134:3134))
        (PORT d[10] (2689:2689:2689) (2846:2846:2846))
        (PORT d[11] (3087:3087:3087) (3308:3308:3308))
        (PORT d[12] (2599:2599:2599) (2781:2781:2781))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3592:3592:3592))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2291:2291:2291))
        (PORT d[0] (5561:5561:5561) (5759:5759:5759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4897:4897:4897))
        (PORT d[1] (2369:2369:2369) (2594:2594:2594))
        (PORT d[2] (3356:3356:3356) (3563:3563:3563))
        (PORT d[3] (2971:2971:2971) (3013:3013:3013))
        (PORT d[4] (5269:5269:5269) (5402:5402:5402))
        (PORT d[5] (3018:3018:3018) (3076:3076:3076))
        (PORT d[6] (3725:3725:3725) (3791:3791:3791))
        (PORT d[7] (2590:2590:2590) (2788:2788:2788))
        (PORT d[8] (2926:2926:2926) (3089:3089:3089))
        (PORT d[9] (3274:3274:3274) (3448:3448:3448))
        (PORT d[10] (2667:2667:2667) (2823:2823:2823))
        (PORT d[11] (3773:3773:3773) (4004:4004:4004))
        (PORT d[12] (2256:2256:2256) (2411:2411:2411))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (3975:3975:3975))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (PORT d[0] (5076:5076:5076) (5184:5184:5184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1660:1660:1660))
        (PORT datab (1334:1334:1334) (1350:1350:1350))
        (PORT datac (2360:2360:2360) (2517:2517:2517))
        (PORT datad (2443:2443:2443) (2612:2612:2612))
        (IOPATH dataa combout (371:371:371) (370:370:370))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3439:3439:3439) (3408:3408:3408))
        (PORT datab (3373:3373:3373) (3380:3380:3380))
        (PORT datac (1698:1698:1698) (1741:1741:1741))
        (PORT datad (4191:4191:4191) (4312:4312:4312))
        (IOPATH dataa combout (371:371:371) (370:370:370))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3985:3985:3985))
        (PORT d[1] (3015:3015:3015) (3191:3191:3191))
        (PORT d[2] (2695:2695:2695) (2917:2917:2917))
        (PORT d[3] (3314:3314:3314) (3327:3327:3327))
        (PORT d[4] (4661:4661:4661) (4800:4800:4800))
        (PORT d[5] (4386:4386:4386) (4510:4510:4510))
        (PORT d[6] (3675:3675:3675) (3716:3716:3716))
        (PORT d[7] (3267:3267:3267) (3487:3487:3487))
        (PORT d[8] (3315:3315:3315) (3477:3477:3477))
        (PORT d[9] (2543:2543:2543) (2713:2713:2713))
        (PORT d[10] (2971:2971:2971) (3108:3108:3108))
        (PORT d[11] (3071:3071:3071) (3293:3293:3293))
        (PORT d[12] (2636:2636:2636) (2829:2829:2829))
        (PORT clk (2260:2260:2260) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3510:3510:3510))
        (PORT clk (2260:2260:2260) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2282:2282:2282))
        (PORT d[0] (5473:5473:5473) (5656:5656:5656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2238:2238:2238))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4427:4427:4427))
        (PORT d[1] (3396:3396:3396) (3617:3617:3617))
        (PORT d[2] (3853:3853:3853) (4114:4114:4114))
        (PORT d[3] (4819:4819:4819) (4926:4926:4926))
        (PORT d[4] (4574:4574:4574) (4694:4694:4694))
        (PORT d[5] (4483:4483:4483) (4647:4647:4647))
        (PORT d[6] (5323:5323:5323) (5356:5356:5356))
        (PORT d[7] (3888:3888:3888) (4093:4093:4093))
        (PORT d[8] (2908:2908:2908) (3045:3045:3045))
        (PORT d[9] (3569:3569:3569) (3756:3756:3756))
        (PORT d[10] (3113:3113:3113) (3304:3304:3304))
        (PORT d[11] (4076:4076:4076) (4278:4278:4278))
        (PORT d[12] (2636:2636:2636) (2796:2796:2796))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4148:4148:4148))
        (PORT clk (2250:2250:2250) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2274:2274:2274))
        (PORT d[0] (4311:4311:4311) (4445:4445:4445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2230:2230:2230))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1247:1247:1247))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4981:4981:4981) (5146:5146:5146))
        (PORT d[1] (3033:3033:3033) (3244:3244:3244))
        (PORT d[2] (3499:3499:3499) (3756:3756:3756))
        (PORT d[3] (4462:4462:4462) (4566:4566:4566))
        (PORT d[4] (4201:4201:4201) (4306:4306:4306))
        (PORT d[5] (4148:4148:4148) (4313:4313:4313))
        (PORT d[6] (4964:4964:4964) (4994:4994:4994))
        (PORT d[7] (3544:3544:3544) (3747:3747:3747))
        (PORT d[8] (2546:2546:2546) (2683:2683:2683))
        (PORT d[9] (2875:2875:2875) (3065:3065:3065))
        (PORT d[10] (2993:2993:2993) (3177:3177:3177))
        (PORT d[11] (3678:3678:3678) (3870:3870:3870))
        (PORT d[12] (2343:2343:2343) (2512:2512:2512))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3794:3794:3794))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (PORT d[0] (4310:4310:4310) (4304:4304:4304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2217:2217:2217))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2477:2477:2477) (2666:2666:2666))
        (PORT datab (2115:2115:2115) (2032:2032:2032))
        (PORT datac (2358:2358:2358) (2516:2516:2516))
        (PORT datad (2122:2122:2122) (2072:2072:2072))
        (IOPATH dataa combout (416:416:416) (389:389:389))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5892:5892:5892) (6150:6150:6150))
        (PORT d[1] (2756:2756:2756) (2930:2930:2930))
        (PORT d[2] (2926:2926:2926) (3061:3061:3061))
        (PORT d[3] (4677:4677:4677) (4750:4750:4750))
        (PORT d[4] (5758:5758:5758) (5884:5884:5884))
        (PORT d[5] (5075:5075:5075) (5211:5211:5211))
        (PORT d[6] (4361:4361:4361) (4437:4437:4437))
        (PORT d[7] (3735:3735:3735) (4006:4006:4006))
        (PORT d[8] (4391:4391:4391) (4629:4629:4629))
        (PORT d[9] (2184:2184:2184) (2325:2325:2325))
        (PORT d[10] (2484:2484:2484) (2580:2580:2580))
        (PORT d[11] (3998:3998:3998) (4182:4182:4182))
        (PORT d[12] (3005:3005:3005) (3194:3194:3194))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (4326:4326:4326))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (5135:5135:5135) (4980:4980:4980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2801:2801:2801) (2835:2835:2835))
        (PORT datab (402:402:402) (432:432:432))
        (PORT datac (2936:2936:2936) (2958:2958:2958))
        (PORT datad (3703:3703:3703) (3890:3890:3890))
        (IOPATH dataa combout (372:372:372) (367:367:367))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4259:4259:4259))
        (PORT d[1] (3025:3025:3025) (3195:3195:3195))
        (PORT d[2] (2682:2682:2682) (2896:2896:2896))
        (PORT d[3] (3367:3367:3367) (3390:3390:3390))
        (PORT d[4] (4605:4605:4605) (4744:4744:4744))
        (PORT d[5] (4399:4399:4399) (4528:4528:4528))
        (PORT d[6] (3367:3367:3367) (3421:3421:3421))
        (PORT d[7] (3306:3306:3306) (3536:3536:3536))
        (PORT d[8] (3387:3387:3387) (3569:3569:3569))
        (PORT d[9] (2944:2944:2944) (3120:3120:3120))
        (PORT d[10] (2851:2851:2851) (2992:2992:2992))
        (PORT d[11] (3053:3053:3053) (3271:3271:3271))
        (PORT d[12] (2631:2631:2631) (2816:2816:2816))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3572:3572:3572))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2295:2295:2295))
        (PORT d[0] (5553:5553:5553) (5738:5738:5738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2251:2251:2251))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (4604:4604:4604))
        (PORT d[1] (3388:3388:3388) (3564:3564:3564))
        (PORT d[2] (3312:3312:3312) (3513:3513:3513))
        (PORT d[3] (3004:3004:3004) (3023:3023:3023))
        (PORT d[4] (4980:4980:4980) (5124:5124:5124))
        (PORT d[5] (3037:3037:3037) (3107:3107:3107))
        (PORT d[6] (3325:3325:3325) (3372:3372:3372))
        (PORT d[7] (3653:3653:3653) (3880:3880:3880))
        (PORT d[8] (2991:2991:2991) (3158:3158:3158))
        (PORT d[9] (2962:2962:2962) (3155:3155:3155))
        (PORT d[10] (2689:2689:2689) (2866:2866:2866))
        (PORT d[11] (3420:3420:3420) (3646:3646:3646))
        (PORT d[12] (2273:2273:2273) (2437:2437:2437))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3610:3610:3610))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2291:2291:2291))
        (PORT d[0] (5067:5067:5067) (5159:5159:5159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2562:2562:2562))
        (PORT datab (1775:1775:1775) (1759:1759:1759))
        (PORT datac (1891:1891:1891) (1871:1871:1871))
        (PORT datad (2443:2443:2443) (2614:2614:2614))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (5830:5830:5830))
        (PORT d[1] (2449:2449:2449) (2643:2643:2643))
        (PORT d[2] (2601:2601:2601) (2734:2734:2734))
        (PORT d[3] (4333:4333:4333) (4417:4417:4417))
        (PORT d[4] (5276:5276:5276) (5402:5402:5402))
        (PORT d[5] (5057:5057:5057) (5181:5181:5181))
        (PORT d[6] (4355:4355:4355) (4425:4425:4425))
        (PORT d[7] (3729:3729:3729) (3996:3996:3996))
        (PORT d[8] (4375:4375:4375) (4595:4595:4595))
        (PORT d[9] (2170:2170:2170) (2319:2319:2319))
        (PORT d[10] (2503:2503:2503) (2599:2599:2599))
        (PORT d[11] (3931:3931:3931) (4092:4092:4092))
        (PORT d[12] (3026:3026:3026) (3208:3208:3208))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3975:3975:3975))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (PORT d[0] (5120:5120:5120) (4953:4953:4953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2226:2226:2226))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4653:4653:4653) (4820:4820:4820))
        (PORT d[1] (3763:3763:3763) (3990:3990:3990))
        (PORT d[2] (4222:4222:4222) (4482:4482:4482))
        (PORT d[3] (4867:4867:4867) (4989:4989:4989))
        (PORT d[4] (4921:4921:4921) (5038:5038:5038))
        (PORT d[5] (4886:4886:4886) (5057:5057:5057))
        (PORT d[6] (3636:3636:3636) (3674:3674:3674))
        (PORT d[7] (4231:4231:4231) (4438:4438:4438))
        (PORT d[8] (3274:3274:3274) (3421:3421:3421))
        (PORT d[9] (3615:3615:3615) (3815:3815:3815))
        (PORT d[10] (3457:3457:3457) (3646:3646:3646))
        (PORT d[11] (4405:4405:4405) (4610:4610:4610))
        (PORT d[12] (3010:3010:3010) (3190:3190:3190))
        (PORT clk (2256:2256:2256) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4492:4492:4492))
        (PORT clk (2256:2256:2256) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2279:2279:2279))
        (PORT d[0] (3947:3947:3947) (4070:4070:4070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2235:2235:2235))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1253:1253:1253) (1252:1252:1252))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (628:628:628))
        (PORT datab (2868:2868:2868) (2819:2819:2819))
        (PORT datac (3423:3423:3423) (3515:3515:3515))
        (PORT datad (2870:2870:2870) (2824:2824:2824))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2051:2051:2051))
        (PORT datab (1029:1029:1029) (1025:1025:1025))
        (PORT datac (2025:2025:2025) (2086:2086:2086))
        (PORT datad (1975:1975:1975) (1992:1992:1992))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (2020:2020:2020))
        (PORT datab (1374:1374:1374) (1385:1385:1385))
        (PORT datac (1119:1119:1119) (1174:1174:1174))
        (PORT datad (1849:1849:1849) (1935:1935:1935))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2145:2145:2145))
        (PORT datac (1983:1983:1983) (2010:2010:2010))
        (PORT datad (1970:1970:1970) (1987:1987:1987))
        (IOPATH dataa combout (393:393:393) (389:389:389))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (2026:2026:2026) (2087:2087:2087))
        (PORT datad (1975:1975:1975) (1993:1993:1993))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1907:1907:1907) (2012:2012:2012))
        (PORT datab (1378:1378:1378) (1390:1390:1390))
        (PORT datac (1110:1110:1110) (1168:1168:1168))
        (PORT datad (1853:1853:1853) (1935:1935:1935))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (2012:2012:2012))
        (PORT datab (1377:1377:1377) (1387:1387:1387))
        (PORT datac (1118:1118:1118) (1165:1165:1165))
        (PORT datad (1849:1849:1849) (1941:1941:1941))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2081:2081:2081) (2144:2144:2144))
        (PORT datab (434:434:434) (451:451:451))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (285:285:285))
        (PORT datab (392:392:392) (419:419:419))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (420:420:420))
        (PORT datab (231:231:231) (274:274:274))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (453:453:453))
        (PORT datab (234:234:234) (276:276:276))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (2011:2011:2011))
        (PORT datab (1378:1378:1378) (1386:1386:1386))
        (PORT datac (1119:1119:1119) (1165:1165:1165))
        (PORT datad (1849:1849:1849) (1940:1940:1940))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (PORT datab (314:314:314) (396:396:396))
        (PORT datac (278:278:278) (347:347:347))
        (PORT datad (286:286:286) (333:333:333))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1211:1211:1211))
        (PORT datac (1867:1867:1867) (1968:1968:1968))
        (PORT datad (1313:1313:1313) (1306:1306:1306))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1120:1120:1120) (1172:1172:1172))
        (PORT datad (1312:1312:1312) (1305:1305:1305))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1270:1270:1270))
        (PORT datac (771:771:771) (769:769:769))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1610:1610:1610))
        (PORT datab (819:819:819) (822:822:822))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (442:442:442))
        (PORT datab (403:403:403) (433:433:433))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (732:732:732))
        (PORT datab (398:398:398) (428:428:428))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (756:756:756))
        (PORT datab (442:442:442) (461:461:461))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (782:782:782))
        (PORT datab (626:626:626) (613:613:613))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1273:1273:1273))
        (PORT datab (694:694:694) (710:710:710))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (693:693:693))
        (PORT datab (946:946:946) (947:947:947))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (735:735:735))
        (PORT datab (756:756:756) (761:761:761))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4321:4321:4321))
        (PORT d[1] (3910:3910:3910) (4189:4189:4189))
        (PORT d[2] (2240:2240:2240) (2412:2412:2412))
        (PORT d[3] (4097:4097:4097) (4073:4073:4073))
        (PORT d[4] (3537:3537:3537) (3671:3671:3671))
        (PORT d[5] (2833:2833:2833) (2988:2988:2988))
        (PORT d[6] (3308:3308:3308) (3409:3409:3409))
        (PORT d[7] (2047:2047:2047) (2158:2158:2158))
        (PORT d[8] (4125:4125:4125) (4365:4365:4365))
        (PORT d[9] (4171:4171:4171) (4128:4128:4128))
        (PORT d[10] (2206:2206:2206) (2272:2272:2272))
        (PORT d[11] (1892:1892:1892) (1958:1958:1958))
        (PORT d[12] (3481:3481:3481) (3702:3702:3702))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2414:2414:2414))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (2166:2166:2166) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6291:6291:6291) (6552:6552:6552))
        (PORT d[1] (3057:3057:3057) (3236:3236:3236))
        (PORT d[2] (1930:1930:1930) (2047:2047:2047))
        (PORT d[3] (4973:4973:4973) (5049:5049:5049))
        (PORT d[4] (6087:6087:6087) (6214:6214:6214))
        (PORT d[5] (4790:4790:4790) (4962:4962:4962))
        (PORT d[6] (5253:5253:5253) (5320:5320:5320))
        (PORT d[7] (2743:2743:2743) (2850:2850:2850))
        (PORT d[8] (4719:4719:4719) (4953:4953:4953))
        (PORT d[9] (2210:2210:2210) (2366:2366:2366))
        (PORT d[10] (2232:2232:2232) (2318:2318:2318))
        (PORT d[11] (4369:4369:4369) (4559:4559:4559))
        (PORT d[12] (3422:3422:3422) (3624:3624:3624))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4764:4764:4764))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (3959:3959:3959) (4079:4079:4079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4382:4382:4382))
        (PORT d[1] (3178:3178:3178) (3408:3408:3408))
        (PORT d[2] (2109:2109:2109) (2158:2158:2158))
        (PORT d[3] (4409:4409:4409) (4377:4377:4377))
        (PORT d[4] (3922:3922:3922) (4072:4072:4072))
        (PORT d[5] (3174:3174:3174) (3328:3328:3328))
        (PORT d[6] (3690:3690:3690) (3793:3793:3793))
        (PORT d[7] (1762:1762:1762) (1871:1871:1871))
        (PORT d[8] (4127:4127:4127) (4347:4347:4347))
        (PORT d[9] (4558:4558:4558) (4524:4524:4524))
        (PORT d[10] (1844:1844:1844) (1908:1908:1908))
        (PORT d[11] (1829:1829:1829) (1845:1845:1845))
        (PORT d[12] (3859:3859:3859) (4092:4092:4092))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2118:2118:2118))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (PORT d[0] (1769:1769:1769) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2226:2226:2226))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1238:1238:1238) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1243:1243:1243))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4726:4726:4726))
        (PORT d[1] (2854:2854:2854) (3084:3084:3084))
        (PORT d[2] (1507:1507:1507) (1568:1568:1568))
        (PORT d[3] (1128:1128:1128) (1154:1154:1154))
        (PORT d[4] (4282:4282:4282) (4435:4435:4435))
        (PORT d[5] (3485:3485:3485) (3639:3639:3639))
        (PORT d[6] (4003:4003:4003) (4107:4107:4107))
        (PORT d[7] (1673:1673:1673) (1765:1765:1765))
        (PORT d[8] (4076:4076:4076) (4282:4282:4282))
        (PORT d[9] (3558:3558:3558) (3710:3710:3710))
        (PORT d[10] (1824:1824:1824) (1874:1874:1874))
        (PORT d[11] (1189:1189:1189) (1224:1224:1224))
        (PORT d[12] (4466:4466:4466) (4680:4680:4680))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1853:1853:1853))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (1776:1776:1776) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1364:1364:1364))
        (PORT datab (1409:1409:1409) (1410:1410:1410))
        (PORT datad (2092:2092:2092) (2121:2121:2121))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2556:2556:2556) (2582:2582:2582))
        (PORT datab (2714:2714:2714) (2733:2733:2733))
        (PORT datac (3193:3193:3193) (3226:3226:3226))
        (PORT datad (1165:1165:1165) (1108:1108:1108))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4270:4270:4270))
        (PORT d[1] (3533:3533:3533) (3806:3806:3806))
        (PORT d[2] (2211:2211:2211) (2366:2366:2366))
        (PORT d[3] (3776:3776:3776) (3747:3747:3747))
        (PORT d[4] (3547:3547:3547) (3653:3653:3653))
        (PORT d[5] (2815:2815:2815) (2953:2953:2953))
        (PORT d[6] (2684:2684:2684) (2792:2792:2792))
        (PORT d[7] (2471:2471:2471) (2568:2568:2568))
        (PORT d[8] (3744:3744:3744) (3987:3987:3987))
        (PORT d[9] (3822:3822:3822) (3776:3776:3776))
        (PORT d[10] (2578:2578:2578) (2648:2648:2648))
        (PORT d[11] (1888:1888:1888) (1944:1944:1944))
        (PORT d[12] (3320:3320:3320) (3529:3529:3529))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2797:2797:2797))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (2529:2529:2529) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4113:4113:4113))
        (PORT d[1] (3102:3102:3102) (3308:3308:3308))
        (PORT d[2] (2215:2215:2215) (2310:2310:2310))
        (PORT d[3] (5414:5414:5414) (5522:5522:5522))
        (PORT d[4] (6516:6516:6516) (6666:6666:6666))
        (PORT d[5] (5537:5537:5537) (5706:5706:5706))
        (PORT d[6] (5596:5596:5596) (5664:5664:5664))
        (PORT d[7] (3419:3419:3419) (3524:3524:3524))
        (PORT d[8] (3369:3369:3369) (3572:3572:3572))
        (PORT d[9] (2928:2928:2928) (3104:3104:3104))
        (PORT d[10] (2224:2224:2224) (2343:2343:2343))
        (PORT d[11] (5096:5096:5096) (5305:5305:5305))
        (PORT d[12] (3776:3776:3776) (3991:3991:3991))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (5147:5147:5147))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (6584:6584:6584) (6813:6813:6813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4319:4319:4319))
        (PORT d[1] (3899:3899:3899) (4171:4171:4171))
        (PORT d[2] (1816:1816:1816) (1884:1884:1884))
        (PORT d[3] (4039:4039:4039) (4013:4013:4013))
        (PORT d[4] (3571:3571:3571) (3713:3713:3713))
        (PORT d[5] (3153:3153:3153) (3306:3306:3306))
        (PORT d[6] (3676:3676:3676) (3781:3781:3781))
        (PORT d[7] (2087:2087:2087) (2181:2181:2181))
        (PORT d[8] (4163:4163:4163) (4410:4410:4410))
        (PORT d[9] (4229:4229:4229) (4196:4196:4196))
        (PORT d[10] (2186:2186:2186) (2238:2238:2238))
        (PORT d[11] (1873:1873:1873) (1934:1934:1934))
        (PORT d[12] (3496:3496:3496) (3716:3716:3716))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2131:2131:2131))
        (PORT clk (2251:2251:2251) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (PORT d[0] (2322:2322:2322) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4306:4306:4306) (4383:4383:4383))
        (PORT d[1] (3169:3169:3169) (3393:3393:3393))
        (PORT d[2] (1804:1804:1804) (1856:1856:1856))
        (PORT d[3] (4373:4373:4373) (4344:4344:4344))
        (PORT d[4] (3923:3923:3923) (4073:4073:4073))
        (PORT d[5] (3476:3476:3476) (3626:3626:3626))
        (PORT d[6] (3674:3674:3674) (3777:3777:3777))
        (PORT d[7] (1725:1725:1725) (1817:1817:1817))
        (PORT d[8] (4081:4081:4081) (4300:4300:4300))
        (PORT d[9] (4537:4537:4537) (4496:4496:4496))
        (PORT d[10] (1861:1861:1861) (1928:1928:1928))
        (PORT d[11] (2121:2121:2121) (2131:2131:2131))
        (PORT d[12] (3853:3853:3853) (4079:4079:4079))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2090:2090:2090))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (1773:1773:1773) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1280:1280:1280))
        (PORT datab (1345:1345:1345) (1307:1307:1307))
        (PORT datad (2078:2078:2078) (2126:2126:2126))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2586:2586:2586) (2708:2708:2708))
        (PORT datab (2748:2748:2748) (2732:2732:2732))
        (PORT datac (1007:1007:1007) (1000:1000:1000))
        (PORT datad (3325:3325:3325) (3398:3398:3398))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (3985:3985:3985))
        (PORT d[1] (3877:3877:3877) (4139:4139:4139))
        (PORT d[2] (2235:2235:2235) (2393:2393:2393))
        (PORT d[3] (3702:3702:3702) (3675:3675:3675))
        (PORT d[4] (3530:3530:3530) (3651:3651:3651))
        (PORT d[5] (2800:2800:2800) (2951:2951:2951))
        (PORT d[6] (3334:3334:3334) (3419:3419:3419))
        (PORT d[7] (2131:2131:2131) (2245:2245:2245))
        (PORT d[8] (4151:4151:4151) (4381:4381:4381))
        (PORT d[9] (3829:3829:3829) (3791:3791:3791))
        (PORT d[10] (2207:2207:2207) (2273:2273:2273))
        (PORT d[11] (1866:1866:1866) (1912:1912:1912))
        (PORT d[12] (3506:3506:3506) (3728:3728:3728))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2444:2444:2444))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT d[0] (2194:2194:2194) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (5130:5130:5130))
        (PORT d[1] (2830:2830:2830) (3068:3068:3068))
        (PORT d[2] (2228:2228:2228) (2341:2341:2341))
        (PORT d[3] (5654:5654:5654) (5729:5729:5729))
        (PORT d[4] (3464:3464:3464) (3630:3630:3630))
        (PORT d[5] (5523:5523:5523) (5701:5701:5701))
        (PORT d[6] (5963:5963:5963) (6041:6041:6041))
        (PORT d[7] (3768:3768:3768) (3852:3852:3852))
        (PORT d[8] (3421:3421:3421) (3639:3639:3639))
        (PORT d[9] (2888:2888:2888) (3043:3043:3043))
        (PORT d[10] (1831:1831:1831) (1890:1890:1890))
        (PORT d[11] (5451:5451:5451) (5662:5662:5662))
        (PORT d[12] (4120:4120:4120) (4339:4339:4339))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5301:5301:5301) (5540:5540:5540))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (6603:6603:6603) (6840:6840:6840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4761:4761:4761))
        (PORT d[1] (2812:2812:2812) (3041:3041:3041))
        (PORT d[2] (1779:1779:1779) (1840:1840:1840))
        (PORT d[3] (5736:5736:5736) (5836:5836:5836))
        (PORT d[4] (4314:4314:4314) (4474:4474:4474))
        (PORT d[5] (5898:5898:5898) (6068:6068:6068))
        (PORT d[6] (4016:4016:4016) (4117:4117:4117))
        (PORT d[7] (1739:1739:1739) (1844:1844:1844))
        (PORT d[8] (3774:3774:3774) (3995:3995:3995))
        (PORT d[9] (3259:3259:3259) (3425:3425:3425))
        (PORT d[10] (1813:1813:1813) (1861:1861:1861))
        (PORT d[11] (1838:1838:1838) (1856:1856:1856))
        (PORT d[12] (4423:4423:4423) (4626:4626:4626))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5230:5230:5230) (5418:5418:5418))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (2120:2120:2120) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1563:1563:1563))
        (PORT datab (1393:1393:1393) (1382:1382:1382))
        (PORT datac (2049:2049:2049) (2079:2079:2079))
        (PORT datad (2079:2079:2079) (2128:2128:2128))
        (IOPATH dataa combout (371:371:371) (370:370:370))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4762:4762:4762))
        (PORT d[1] (2778:2778:2778) (3015:3015:3015))
        (PORT d[2] (1782:1782:1782) (1846:1846:1846))
        (PORT d[3] (5761:5761:5761) (5870:5870:5870))
        (PORT d[4] (6855:6855:6855) (7001:7001:7001))
        (PORT d[5] (3808:3808:3808) (3960:3960:3960))
        (PORT d[6] (6342:6342:6342) (6428:6428:6428))
        (PORT d[7] (3749:3749:3749) (3849:3849:3849))
        (PORT d[8] (3727:3727:3727) (3944:3944:3944))
        (PORT d[9] (3279:3279:3279) (3442:3442:3442))
        (PORT d[10] (1851:1851:1851) (1915:1915:1915))
        (PORT d[11] (5456:5456:5456) (5670:5670:5670))
        (PORT d[12] (4104:4104:4104) (4318:4318:4318))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2091:2091:2091))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (PORT d[0] (1782:1782:1782) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2705:2705:2705) (2690:2690:2690))
        (PORT datab (668:668:668) (685:685:685))
        (PORT datac (3193:3193:3193) (3223:3223:3223))
        (PORT datad (2761:2761:2761) (2705:2705:2705))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4279:4279:4279))
        (PORT d[1] (3534:3534:3534) (3807:3807:3807))
        (PORT d[2] (2128:2128:2128) (2280:2280:2280))
        (PORT d[3] (3780:3780:3780) (3757:3757:3757))
        (PORT d[4] (3196:3196:3196) (3324:3324:3324))
        (PORT d[5] (2800:2800:2800) (2936:2936:2936))
        (PORT d[6] (2685:2685:2685) (2793:2793:2793))
        (PORT d[7] (2682:2682:2682) (2778:2778:2778))
        (PORT d[8] (3793:3793:3793) (4029:4029:4029))
        (PORT d[9] (3828:3828:3828) (3790:3790:3790))
        (PORT d[10] (2541:2541:2541) (2594:2594:2594))
        (PORT d[11] (1845:1845:1845) (1902:1902:1902))
        (PORT d[12] (3146:3146:3146) (3365:3365:3365))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2794:2794:2794))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (2551:2551:2551) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1262:1262:1262))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (4033:4033:4033))
        (PORT d[1] (3551:3551:3551) (3821:3821:3821))
        (PORT d[2] (2243:2243:2243) (2416:2416:2416))
        (PORT d[3] (3680:3680:3680) (3641:3641:3641))
        (PORT d[4] (3542:3542:3542) (3678:3678:3678))
        (PORT d[5] (2400:2400:2400) (2517:2517:2517))
        (PORT d[6] (2670:2670:2670) (2780:2780:2780))
        (PORT d[7] (2703:2703:2703) (2789:2789:2789))
        (PORT d[8] (3781:3781:3781) (4041:4041:4041))
        (PORT d[9] (3815:3815:3815) (3758:3758:3758))
        (PORT d[10] (2559:2559:2559) (2623:2623:2623))
        (PORT d[11] (1884:1884:1884) (1949:1949:1949))
        (PORT d[12] (3136:3136:3136) (3347:3347:3347))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2779:2779:2779))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2743:2743:2743) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2248:2248:2248))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4339:4339:4339))
        (PORT d[1] (3171:3171:3171) (3395:3395:3395))
        (PORT d[2] (1815:1815:1815) (1883:1883:1883))
        (PORT d[3] (4037:4037:4037) (4011:4011:4011))
        (PORT d[4] (3942:3942:3942) (4090:4090:4090))
        (PORT d[5] (3186:3186:3186) (3343:3343:3343))
        (PORT d[6] (3657:3657:3657) (3756:3756:3756))
        (PORT d[7] (2379:2379:2379) (2497:2497:2497))
        (PORT d[8] (4128:4128:4128) (4348:4348:4348))
        (PORT d[9] (4198:4198:4198) (4162:4162:4162))
        (PORT d[10] (1845:1845:1845) (1909:1909:1909))
        (PORT d[11] (1806:1806:1806) (1824:1824:1824))
        (PORT d[12] (3848:3848:3848) (4071:4071:4071))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2122:2122:2122))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (1792:1792:1792) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1878:1878:1878))
        (PORT datab (2206:2206:2206) (2272:2272:2272))
        (PORT datac (2447:2447:2447) (2539:2539:2539))
        (PORT datad (2052:2052:2052) (2048:2048:2048))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5077:5077:5077) (5207:5207:5207))
        (PORT d[1] (2632:2632:2632) (2759:2759:2759))
        (PORT d[2] (3084:3084:3084) (3324:3324:3324))
        (PORT d[3] (3835:3835:3835) (3907:3907:3907))
        (PORT d[4] (2416:2416:2416) (2483:2483:2483))
        (PORT d[5] (3261:3261:3261) (3417:3417:3417))
        (PORT d[6] (3700:3700:3700) (3793:3793:3793))
        (PORT d[7] (3827:3827:3827) (4042:4042:4042))
        (PORT d[8] (2159:2159:2159) (2265:2265:2265))
        (PORT d[9] (2844:2844:2844) (3009:3009:3009))
        (PORT d[10] (4510:4510:4510) (4714:4714:4714))
        (PORT d[11] (1955:1955:1955) (2025:2025:2025))
        (PORT d[12] (3725:3725:3725) (3905:3905:3905))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2261:2261:2261))
        (PORT clk (2243:2243:2243) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2264:2264:2264))
        (PORT d[0] (5016:5016:5016) (5126:5126:5126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2220:2220:2220))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1239:1239:1239) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1240:1240:1240) (1237:1237:1237))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3070:3070:3070) (3099:3099:3099))
        (PORT datab (651:651:651) (658:658:658))
        (PORT datac (3377:3377:3377) (3397:3397:3397))
        (PORT datad (3048:3048:3048) (3169:3169:3169))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2465:2465:2465))
        (PORT datab (2118:2118:2118) (2175:2175:2175))
        (PORT datac (1998:1998:1998) (2052:2052:2052))
        (PORT datad (1769:1769:1769) (1818:1818:1818))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4518:4518:4518))
        (PORT d[1] (1934:1934:1934) (2061:2061:2061))
        (PORT d[2] (3139:3139:3139) (3374:3374:3374))
        (PORT d[3] (3110:3110:3110) (3175:3175:3175))
        (PORT d[4] (3042:3042:3042) (3144:3144:3144))
        (PORT d[5] (2495:2495:2495) (2645:2645:2645))
        (PORT d[6] (2785:2785:2785) (2888:2888:2888))
        (PORT d[7] (3045:3045:3045) (3255:3255:3255))
        (PORT d[8] (2837:2837:2837) (2939:2939:2939))
        (PORT d[9] (2590:2590:2590) (2757:2757:2757))
        (PORT d[10] (5571:5571:5571) (5780:5780:5780))
        (PORT d[11] (2634:2634:2634) (2709:2709:2709))
        (PORT d[12] (2630:2630:2630) (2747:2747:2747))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2561:2561:2561))
        (PORT clk (2253:2253:2253) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2276:2276:2276))
        (PORT d[0] (6494:6494:6494) (6536:6536:6536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2232:2232:2232))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1248:1248:1248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (5115:5115:5115))
        (PORT d[1] (1894:1894:1894) (1989:1989:1989))
        (PORT d[2] (3016:3016:3016) (3215:3215:3215))
        (PORT d[3] (2034:2034:2034) (2081:2081:2081))
        (PORT d[4] (3963:3963:3963) (4016:4016:4016))
        (PORT d[5] (3012:3012:3012) (3098:3098:3098))
        (PORT d[6] (2038:2038:2038) (2074:2074:2074))
        (PORT d[7] (2600:2600:2600) (2785:2785:2785))
        (PORT d[8] (3692:3692:3692) (3910:3910:3910))
        (PORT d[9] (3050:3050:3050) (3113:3113:3113))
        (PORT d[10] (1975:1975:1975) (2037:2037:2037))
        (PORT d[11] (2083:2083:2083) (2117:2117:2117))
        (PORT d[12] (2939:2939:2939) (3099:3099:3099))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2864:2864:2864))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (PORT d[0] (3366:3366:3366) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4504:4504:4504))
        (PORT d[1] (1954:1954:1954) (2075:2075:2075))
        (PORT d[2] (3104:3104:3104) (3348:3348:3348))
        (PORT d[3] (3504:3504:3504) (3577:3577:3577))
        (PORT d[4] (3431:3431:3431) (3534:3534:3534))
        (PORT d[5] (2846:2846:2846) (2997:2997:2997))
        (PORT d[6] (2769:2769:2769) (2867:2867:2867))
        (PORT d[7] (3384:3384:3384) (3585:3585:3585))
        (PORT d[8] (2856:2856:2856) (2963:2963:2963))
        (PORT d[9] (2958:2958:2958) (3126:3126:3126))
        (PORT d[10] (5213:5213:5213) (5419:5419:5419))
        (PORT d[11] (2620:2620:2620) (2698:2698:2698))
        (PORT d[12] (2549:2549:2549) (2658:2658:2658))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2628:2628:2628))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2272:2272:2272))
        (PORT d[0] (3604:3604:3604) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2228:2228:2228))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5103:5103:5103) (5234:5234:5234))
        (PORT d[1] (2618:2618:2618) (2748:2748:2748))
        (PORT d[2] (3102:3102:3102) (3342:3342:3342))
        (PORT d[3] (3808:3808:3808) (3875:3875:3875))
        (PORT d[4] (3774:3774:3774) (3898:3898:3898))
        (PORT d[5] (3260:3260:3260) (3416:3416:3416))
        (PORT d[6] (3722:3722:3722) (3804:3804:3804))
        (PORT d[7] (3794:3794:3794) (4006:4006:4006))
        (PORT d[8] (2173:2173:2173) (2278:2278:2278))
        (PORT d[9] (2857:2857:2857) (3020:3020:3020))
        (PORT d[10] (4856:4856:4856) (5050:5050:5050))
        (PORT d[11] (2297:2297:2297) (2359:2359:2359))
        (PORT d[12] (2220:2220:2220) (2346:2346:2346))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2241:2241:2241))
        (PORT clk (2239:2239:2239) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (PORT d[0] (5009:5009:5009) (5106:5106:5106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2217:2217:2217))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1235:1235:1235) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1236:1236:1236) (1234:1234:1234))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2434:2434:2434) (2484:2484:2484))
        (PORT datab (2878:2878:2878) (2987:2987:2987))
        (PORT datac (2433:2433:2433) (2465:2465:2465))
        (PORT datad (3197:3197:3197) (3245:3245:3245))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3728:3728:3728) (3825:3825:3825))
        (PORT datab (3640:3640:3640) (3582:3582:3582))
        (PORT datac (1015:1015:1015) (1013:1013:1013))
        (PORT datad (4291:4291:4291) (4401:4401:4401))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4321:4321:4321))
        (PORT d[1] (3369:3369:3369) (3540:3540:3540))
        (PORT d[2] (3327:3327:3327) (3523:3523:3523))
        (PORT d[3] (3332:3332:3332) (3353:3353:3353))
        (PORT d[4] (4910:4910:4910) (5053:5053:5053))
        (PORT d[5] (3070:3070:3070) (3144:3144:3144))
        (PORT d[6] (3324:3324:3324) (3369:3369:3369))
        (PORT d[7] (3640:3640:3640) (3869:3869:3869))
        (PORT d[8] (3000:3000:3000) (3176:3176:3176))
        (PORT d[9] (2955:2955:2955) (3146:3146:3146))
        (PORT d[10] (2625:2625:2625) (2763:2763:2763))
        (PORT d[11] (3440:3440:3440) (3663:3663:3663))
        (PORT d[12] (2260:2260:2260) (2408:2408:2408))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3609:3609:3609))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (4710:4710:4710) (4813:4813:4813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1258:1258:1258) (1261:1261:1261))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5003:5003:5003) (5147:5147:5147))
        (PORT d[1] (3762:3762:3762) (3992:3992:3992))
        (PORT d[2] (3831:3831:3831) (4083:4083:4083))
        (PORT d[3] (4866:4866:4866) (4988:4988:4988))
        (PORT d[4] (4583:4583:4583) (4700:4700:4700))
        (PORT d[5] (4877:4877:4877) (5040:5040:5040))
        (PORT d[6] (5676:5676:5676) (5695:5695:5695))
        (PORT d[7] (4230:4230:4230) (4438:4438:4438))
        (PORT d[8] (3273:3273:3273) (3420:3420:3420))
        (PORT d[9] (3588:3588:3588) (3786:3786:3786))
        (PORT d[10] (3456:3456:3456) (3645:3645:3645))
        (PORT d[11] (4398:4398:4398) (4595:4595:4595))
        (PORT d[12] (2670:2670:2670) (2850:2850:2850))
        (PORT clk (2254:2254:2254) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4522:4522:4522))
        (PORT clk (2254:2254:2254) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2277:2277:2277))
        (PORT d[0] (3948:3948:3948) (4072:4072:4072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2233:2233:2233))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1250:1250:1250) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1250:1250:1250))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2478:2478:2478) (2662:2662:2662))
        (PORT datab (2049:2049:2049) (2063:2063:2063))
        (PORT datac (2360:2360:2360) (2516:2516:2516))
        (PORT datad (2199:2199:2199) (2245:2245:2245))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5534:5534:5534) (5789:5789:5789))
        (PORT d[1] (2450:2450:2450) (2644:2644:2644))
        (PORT d[2] (2557:2557:2557) (2695:2695:2695))
        (PORT d[3] (4316:4316:4316) (4398:4398:4398))
        (PORT d[4] (5238:5238:5238) (5364:5364:5364))
        (PORT d[5] (4784:4784:4784) (4924:4924:4924))
        (PORT d[6] (4347:4347:4347) (4405:4405:4405))
        (PORT d[7] (3381:3381:3381) (3644:3644:3644))
        (PORT d[8] (4083:4083:4083) (4297:4297:4297))
        (PORT d[9] (2546:2546:2546) (2684:2684:2684))
        (PORT d[10] (2509:2509:2509) (2619:2619:2619))
        (PORT d[11] (3984:3984:3984) (4150:4150:4150))
        (PORT d[12] (3005:3005:3005) (3199:3199:3199))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3930:3930:3930))
        (PORT clk (2248:2248:2248) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2273:2273:2273))
        (PORT d[0] (4582:4582:4582) (4441:4441:4441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1245:1245:1245) (1246:1246:1246))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4653:4653:4653) (4824:4824:4824))
        (PORT d[1] (2676:2676:2676) (2887:2887:2887))
        (PORT d[2] (3120:3120:3120) (3362:3362:3362))
        (PORT d[3] (4112:4112:4112) (4207:4207:4207))
        (PORT d[4] (3885:3885:3885) (3987:3987:3987))
        (PORT d[5] (4065:4065:4065) (4217:4217:4217))
        (PORT d[6] (4237:4237:4237) (4247:4247:4247))
        (PORT d[7] (2816:2816:2816) (3006:3006:3006))
        (PORT d[8] (2899:2899:2899) (3033:3033:3033))
        (PORT d[9] (2515:2515:2515) (2694:2694:2694))
        (PORT d[10] (3055:3055:3055) (3238:3238:3238))
        (PORT d[11] (3012:3012:3012) (3192:3192:3192))
        (PORT d[12] (2695:2695:2695) (2869:2869:2869))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3383:3383:3383))
        (PORT clk (2247:2247:2247) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2269:2269:2269))
        (PORT d[0] (5108:5108:5108) (5262:5262:5262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2225:2225:2225))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1243:1243:1243) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1244:1244:1244) (1242:1242:1242))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3733:3733:3733) (3946:3946:3946))
        (PORT datab (234:234:234) (278:278:278))
        (PORT datac (2962:2962:2962) (2965:2965:2965))
        (PORT datad (3059:3059:3059) (3088:3088:3088))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6220:6220:6220) (6464:6464:6464))
        (PORT d[1] (2413:2413:2413) (2597:2597:2597))
        (PORT d[2] (2968:2968:2968) (3103:3103:3103))
        (PORT d[3] (4680:4680:4680) (4775:4775:4775))
        (PORT d[4] (5802:5802:5802) (5941:5941:5941))
        (PORT d[5] (4804:4804:4804) (4969:4969:4969))
        (PORT d[6] (4903:4903:4903) (4963:4963:4963))
        (PORT d[7] (2748:2748:2748) (2852:2852:2852))
        (PORT d[8] (4722:4722:4722) (4963:4963:4963))
        (PORT d[9] (2150:2150:2150) (2295:2295:2295))
        (PORT d[10] (2171:2171:2171) (2270:2270:2270))
        (PORT d[11] (4391:4391:4391) (4575:4575:4575))
        (PORT d[12] (3060:3060:3060) (3259:3259:3259))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4363:4363:4363))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (5456:5456:5456) (5301:5301:5301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1251:1251:1251) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1252:1252:1252) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5426:5426:5426))
        (PORT d[1] (3401:3401:3401) (3609:3609:3609))
        (PORT d[2] (3874:3874:3874) (4132:4132:4132))
        (PORT d[3] (4510:4510:4510) (4629:4629:4629))
        (PORT d[4] (3888:3888:3888) (3998:3998:3998))
        (PORT d[5] (4492:4492:4492) (4654:4654:4654))
        (PORT d[6] (5030:5030:5030) (5069:5069:5069))
        (PORT d[7] (3887:3887:3887) (4092:4092:4092))
        (PORT d[8] (2907:2907:2907) (3044:3044:3044))
        (PORT d[9] (3255:3255:3255) (3456:3456:3456))
        (PORT d[10] (3111:3111:3111) (3303:3303:3303))
        (PORT d[11] (4049:4049:4049) (4249:4249:4249))
        (PORT d[12] (2341:2341:2341) (2507:2507:2507))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (4137:4137:4137))
        (PORT clk (2250:2250:2250) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2272:2272:2272))
        (PORT d[0] (4311:4311:4311) (4446:4446:4446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2228:2228:2228))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1247:1247:1247) (1245:1245:1245))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5934:5934:5934) (6195:6195:6195))
        (PORT d[1] (2387:2387:2387) (2586:2586:2586))
        (PORT d[2] (2941:2941:2941) (3071:3071:3071))
        (PORT d[3] (4687:4687:4687) (4764:4764:4764))
        (PORT d[4] (5764:5764:5764) (5904:5904:5904))
        (PORT d[5] (5109:5109:5109) (5248:5248:5248))
        (PORT d[6] (4903:4903:4903) (4962:4962:4962))
        (PORT d[7] (2399:2399:2399) (2492:2492:2492))
        (PORT d[8] (4424:4424:4424) (4665:4665:4665))
        (PORT d[9] (2172:2172:2172) (2296:2296:2296))
        (PORT d[10] (2463:2463:2463) (2570:2570:2570))
        (PORT d[11] (4340:4340:4340) (4521:4521:4521))
        (PORT d[12] (3083:3083:3083) (3276:3276:3276))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4135:4135:4135) (4314:4314:4314))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (4483:4483:4483) (4576:4576:4576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2480:2480:2480) (2663:2663:2663))
        (PORT datab (2171:2171:2171) (2213:2213:2213))
        (PORT datac (2359:2359:2359) (2514:2514:2514))
        (PORT datad (2183:2183:2183) (2286:2286:2286))
        (IOPATH dataa combout (416:416:416) (389:389:389))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4322:4322:4322))
        (PORT d[1] (3033:3033:3033) (3173:3173:3173))
        (PORT d[2] (2663:2663:2663) (2867:2867:2867))
        (PORT d[3] (3363:3363:3363) (3430:3430:3430))
        (PORT d[4] (4611:4611:4611) (4756:4756:4756))
        (PORT d[5] (4386:4386:4386) (4509:4509:4509))
        (PORT d[6] (3667:3667:3667) (3721:3721:3721))
        (PORT d[7] (3261:3261:3261) (3470:3470:3470))
        (PORT d[8] (3375:3375:3375) (3554:3554:3554))
        (PORT d[9] (2921:2921:2921) (3086:3086:3086))
        (PORT d[10] (2976:2976:2976) (3126:3126:3126))
        (PORT d[11] (3034:3034:3034) (3240:3240:3240))
        (PORT d[12] (2668:2668:2668) (2864:2864:2864))
        (PORT clk (2263:2263:2263) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3552:3552:3552))
        (PORT clk (2263:2263:2263) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2285:2285:2285))
        (PORT d[0] (5779:5779:5779) (5935:5935:5935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2241:2241:2241))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1259:1259:1259) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1258:1258:1258))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2708:2708:2708) (2739:2739:2739))
        (PORT datab (395:395:395) (422:422:422))
        (PORT datac (2982:2982:2982) (2949:2949:2949))
        (PORT datad (3704:3704:3704) (3890:3890:3890))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4002:4002:4002))
        (PORT d[1] (3898:3898:3898) (4170:4170:4170))
        (PORT d[2] (2568:2568:2568) (2708:2708:2708))
        (PORT d[3] (4101:4101:4101) (4080:4080:4080))
        (PORT d[4] (3544:3544:3544) (3684:3684:3684))
        (PORT d[5] (3138:3138:3138) (3292:3292:3292))
        (PORT d[6] (3341:3341:3341) (3445:3445:3445))
        (PORT d[7] (2362:2362:2362) (2469:2469:2469))
        (PORT d[8] (4129:4129:4129) (4373:4373:4373))
        (PORT d[9] (4190:4190:4190) (4145:4145:4145))
        (PORT d[10] (2223:2223:2223) (2292:2292:2292))
        (PORT d[11] (1872:1872:1872) (1933:1933:1933))
        (PORT d[12] (3512:3512:3512) (3739:3739:3739))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2466:2466:2466))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (2132:2132:2132) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4717:4717:4717))
        (PORT d[1] (3123:3123:3123) (3337:3337:3337))
        (PORT d[2] (1798:1798:1798) (1848:1848:1848))
        (PORT d[3] (4368:4368:4368) (4338:4338:4338))
        (PORT d[4] (4287:4287:4287) (4445:4445:4445))
        (PORT d[5] (3518:3518:3518) (3676:3676:3676))
        (PORT d[6] (6316:6316:6316) (6400:6400:6400))
        (PORT d[7] (1766:1766:1766) (1860:1860:1860))
        (PORT d[8] (3775:3775:3775) (3996:3996:3996))
        (PORT d[9] (3259:3259:3259) (3426:3426:3426))
        (PORT d[10] (1757:1757:1757) (1739:1739:1739))
        (PORT d[11] (1799:1799:1799) (1801:1801:1801))
        (PORT d[12] (4458:4458:4458) (4679:4679:4679))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2115:2115:2115))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (1790:1790:1790) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1248:1248:1248) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1249:1249:1249) (1256:1256:1256))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4229:4229:4229))
        (PORT d[1] (3230:3230:3230) (3511:3511:3511))
        (PORT d[2] (2255:2255:2255) (2422:2422:2422))
        (PORT d[3] (3064:3064:3064) (3043:3043:3043))
        (PORT d[4] (3520:3520:3520) (3655:3655:3655))
        (PORT d[5] (2709:2709:2709) (2826:2826:2826))
        (PORT d[6] (2995:2995:2995) (3091:3091:3091))
        (PORT d[7] (2048:2048:2048) (2164:2164:2164))
        (PORT d[8] (3793:3793:3793) (4049:4049:4049))
        (PORT d[9] (3208:3208:3208) (3177:3177:3177))
        (PORT d[10] (2560:2560:2560) (2624:2624:2624))
        (PORT d[11] (1870:1870:1870) (1930:1930:1930))
        (PORT d[12] (3150:3150:3150) (3365:3365:3365))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2769:2769:2769))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (2749:2749:2749) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1266:1266:1266))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2122:2122:2122) (2171:2171:2171))
        (PORT datab (1706:1706:1706) (1717:1717:1717))
        (PORT datac (1735:1735:1735) (1748:1748:1748))
        (PORT datad (2343:2343:2343) (2367:2367:2367))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3542:3542:3542))
        (PORT d[1] (3121:3121:3121) (3305:3305:3305))
        (PORT d[2] (2249:2249:2249) (2362:2362:2362))
        (PORT d[3] (5409:5409:5409) (5514:5514:5514))
        (PORT d[4] (3520:3520:3520) (3680:3680:3680))
        (PORT d[5] (5568:5568:5568) (5752:5752:5752))
        (PORT d[6] (5989:5989:5989) (6065:6065:6065))
        (PORT d[7] (3452:3452:3452) (3560:3560:3560))
        (PORT d[8] (3406:3406:3406) (3625:3625:3625))
        (PORT d[9] (2928:2928:2928) (3105:3105:3105))
        (PORT d[10] (2483:2483:2483) (2576:2576:2576))
        (PORT d[11] (5097:5097:5097) (5306:5306:5306))
        (PORT d[12] (4083:4083:4083) (4286:4286:4286))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (5086:5086:5086))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2169:2169:2169) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2248:2248:2248))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1265:1265:1265))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2688:2688:2688) (2692:2692:2692))
        (PORT datab (622:622:622) (622:622:622))
        (PORT datac (3191:3191:3191) (3223:3223:3223))
        (PORT datad (2843:2843:2843) (2803:2803:2803))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1324:1324:1324))
        (PORT datab (2271:2271:2271) (2311:2311:2311))
        (PORT datac (1709:1709:1709) (1785:1785:1785))
        (PORT datad (1667:1667:1667) (1721:1721:1721))
        (IOPATH dataa combout (371:371:371) (367:367:367))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1326:1326:1326))
        (PORT datab (2271:2271:2271) (2311:2311:2311))
        (PORT datac (1709:1709:1709) (1783:1783:1783))
        (PORT datad (1663:1663:1663) (1726:1726:1726))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2468:2468:2468))
        (PORT datab (2114:2114:2114) (2174:2174:2174))
        (PORT datac (1996:1996:1996) (2050:2050:2050))
        (PORT datad (1771:1771:1771) (1820:1820:1820))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (2081:2081:2081) (2134:2134:2134))
        (PORT datad (1771:1771:1771) (1820:1820:1820))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1326:1326:1326))
        (PORT datab (2271:2271:2271) (2311:2311:2311))
        (PORT datac (1709:1709:1709) (1782:1782:1782))
        (PORT datad (1663:1663:1663) (1726:1726:1726))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1329:1329:1329))
        (PORT datab (2270:2270:2270) (2308:2308:2308))
        (PORT datac (1709:1709:1709) (1789:1789:1789))
        (PORT datad (1663:1663:1663) (1724:1724:1724))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1322:1322:1322))
        (PORT datab (2265:2265:2265) (2301:2301:2301))
        (PORT datac (1713:1713:1713) (1791:1791:1791))
        (PORT datad (1663:1663:1663) (1719:1719:1719))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (744:744:744))
        (PORT datab (2111:2111:2111) (2165:2165:2165))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2468:2468:2468))
        (PORT datab (785:785:785) (786:786:786))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (285:285:285))
        (PORT datab (752:752:752) (764:764:764))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (798:798:798))
        (PORT datab (233:233:233) (275:275:275))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (284:284:284))
        (PORT datab (710:710:710) (749:749:749))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1322:1322:1322))
        (PORT datab (2266:2266:2266) (2303:2303:2303))
        (PORT datac (1713:1713:1713) (1786:1786:1786))
        (PORT datad (1663:1663:1663) (1720:1720:1720))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2267:2267:2267) (2305:2305:2305))
        (PORT datac (1710:1710:1710) (1788:1788:1788))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (885:885:885))
        (PORT datab (1658:1658:1658) (1684:1684:1684))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (778:778:778))
        (PORT datab (1562:1562:1562) (1531:1531:1531))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (741:741:741))
        (PORT datab (969:969:969) (950:950:950))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (990:990:990))
        (PORT datab (778:778:778) (772:772:772))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (716:716:716))
        (PORT datab (716:716:716) (713:713:713))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (445:445:445))
        (PORT datab (964:964:964) (959:959:959))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (478:478:478))
        (PORT datab (976:976:976) (962:962:962))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (444:444:444))
        (PORT datab (1609:1609:1609) (1580:1580:1580))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (981:981:981))
        (PORT datab (443:443:443) (466:466:466))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1900:1900:1900))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5333:5333:5333) (5715:5715:5715))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (401:401:401))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (PORT ena (1546:1546:1546) (1576:1576:1576))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (403:403:403))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (PORT ena (1546:1546:1546) (1576:1576:1576))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (403:403:403))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (PORT ena (1546:1546:1546) (1576:1576:1576))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (402:402:402))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (PORT ena (1546:1546:1546) (1576:1576:1576))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (PORT ena (1546:1546:1546) (1576:1576:1576))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (422:422:422))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (399:399:399))
        (PORT datab (304:304:304) (405:405:405))
        (PORT datac (268:268:268) (365:365:365))
        (PORT datad (274:274:274) (361:361:361))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (321:321:321))
        (PORT datac (202:202:202) (240:240:240))
        (PORT datad (244:244:244) (275:275:275))
        (IOPATH datab combout (402:402:402) (402:402:402))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (PORT ena (1546:1546:1546) (1576:1576:1576))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (410:410:410))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (PORT ena (1546:1546:1546) (1576:1576:1576))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (565:565:565))
        (PORT datab (314:314:314) (416:416:416))
        (PORT datac (280:280:280) (381:381:381))
        (PORT datad (285:285:285) (368:368:368))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (369:369:369))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (320:320:320))
        (PORT datac (201:201:201) (239:239:239))
        (PORT datad (243:243:243) (274:274:274))
        (IOPATH datab combout (402:402:402) (402:402:402))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (PORT ena (1546:1546:1546) (1576:1576:1576))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (420:420:420))
        (PORT datac (278:278:278) (385:385:385))
        (PORT datad (283:283:283) (373:373:373))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (395:395:395))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (484:484:484))
        (PORT datab (873:873:873) (956:956:956))
        (PORT datad (432:432:432) (457:457:457))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5378:5378:5378) (5759:5759:5759))
        (PORT ena (975:975:975) (976:976:976))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (401:401:401))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5378:5378:5378) (5759:5759:5759))
        (PORT ena (975:975:975) (976:976:976))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (412:412:412))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5378:5378:5378) (5759:5759:5759))
        (PORT ena (975:975:975) (976:976:976))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (424:424:424))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5378:5378:5378) (5759:5759:5759))
        (PORT ena (975:975:975) (976:976:976))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (409:409:409))
        (PORT datab (474:474:474) (548:548:548))
        (PORT datac (268:268:268) (364:364:364))
        (PORT datad (265:265:265) (345:345:345))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (403:403:403))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5378:5378:5378) (5759:5759:5759))
        (PORT ena (975:975:975) (976:976:976))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (612:612:612))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (411:411:411))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5378:5378:5378) (5759:5759:5759))
        (PORT ena (975:975:975) (976:976:976))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (428:428:428))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (277:277:277))
        (PORT datad (233:233:233) (259:259:259))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5378:5378:5378) (5759:5759:5759))
        (PORT ena (975:975:975) (976:976:976))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (424:424:424))
        (PORT datab (303:303:303) (404:404:404))
        (PORT datac (488:488:488) (567:567:567))
        (PORT datad (283:283:283) (367:367:367))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (484:484:484))
        (PORT datab (233:233:233) (277:277:277))
        (PORT datac (205:205:205) (244:244:244))
        (PORT datad (431:431:431) (456:456:456))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (470:470:470))
        (PORT datad (373:373:373) (386:386:386))
        (IOPATH dataa combout (393:393:393) (398:398:398))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1884:1884:1884))
        (PORT asdata (796:796:796) (798:798:798))
        (PORT clrn (5378:5378:5378) (5759:5759:5759))
        (PORT ena (975:975:975) (976:976:976))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (614:614:614))
        (PORT datac (276:276:276) (382:382:382))
        (PORT datad (282:282:282) (367:367:367))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (424:424:424))
        (PORT datab (303:303:303) (404:404:404))
        (PORT datac (487:487:487) (567:567:567))
        (PORT datad (282:282:282) (367:367:367))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (427:427:427))
        (PORT datab (233:233:233) (276:276:276))
        (PORT datac (271:271:271) (369:369:369))
        (PORT datad (276:276:276) (364:364:364))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (566:566:566))
        (PORT datab (315:315:315) (416:416:416))
        (PORT datac (281:281:281) (382:382:382))
        (PORT datad (285:285:285) (369:369:369))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (285:285:285))
        (PORT datab (305:305:305) (407:407:407))
        (PORT datac (270:270:270) (367:367:367))
        (PORT datad (276:276:276) (363:363:363))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (286:286:286))
        (PORT datab (438:438:438) (454:454:454))
        (PORT datac (397:397:397) (416:416:416))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1884:1884:1884))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5644:5644:5644) (6000:6000:6000))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (505:505:505) (572:572:572))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3624:3624:3624) (3977:3977:3977))
        (PORT datab (3662:3662:3662) (4018:4018:4018))
        (PORT datad (1242:1242:1242) (1251:1251:1251))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (849:849:849))
        (PORT datab (731:731:731) (786:786:786))
        (PORT datac (2449:2449:2449) (2536:2536:2536))
        (PORT datad (687:687:687) (757:757:757))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (888:888:888))
        (PORT datab (1680:1680:1680) (1681:1681:1681))
        (PORT datac (1355:1355:1355) (1388:1388:1388))
        (PORT datad (1386:1386:1386) (1454:1454:1454))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (401:401:401))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (412:412:412))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1350:1350:1350))
        (PORT datab (3658:3658:3658) (4015:4015:4015))
        (PORT datac (3585:3585:3585) (3931:3931:3931))
        (PORT datad (1241:1241:1241) (1252:1252:1252))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3623:3623:3623) (3973:3973:3973))
        (PORT datab (3592:3592:3592) (3932:3932:3932))
        (PORT datac (1428:1428:1428) (1433:1433:1433))
        (PORT datad (207:207:207) (234:234:234))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2323:2323:2323))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5042:5042:5042) (5446:5446:5446))
        (PORT sclr (977:977:977) (1033:1033:1033))
        (PORT ena (1140:1140:1140) (1122:1122:1122))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (814:814:814))
        (PORT datab (744:744:744) (799:799:799))
        (PORT datac (975:975:975) (1000:1000:1000))
        (PORT datad (997:997:997) (1045:1045:1045))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (843:843:843))
        (PORT datab (984:984:984) (1029:1029:1029))
        (PORT datac (1372:1372:1372) (1389:1389:1389))
        (PORT datad (721:721:721) (767:767:767))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (284:284:284))
        (PORT datab (235:235:235) (279:279:279))
        (PORT datac (200:200:200) (239:239:239))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (696:696:696))
        (PORT datab (1040:1040:1040) (1067:1067:1067))
        (PORT datac (211:211:211) (255:255:255))
        (PORT datad (217:217:217) (248:248:248))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1351:1351:1351))
        (PORT datab (247:247:247) (292:292:292))
        (PORT datac (4153:4153:4153) (4471:4471:4471))
        (PORT datad (209:209:209) (235:235:235))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (815:815:815) (827:827:827))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (597:597:597))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (1048:1048:1048) (1030:1030:1030))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (514:514:514) (586:586:586))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (781:781:781) (799:799:799))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (786:786:786))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (797:797:797) (799:799:799))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (400:400:400))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2323:2323:2323))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5042:5042:5042) (5446:5446:5446))
        (PORT sclr (977:977:977) (1033:1033:1033))
        (PORT ena (1140:1140:1140) (1122:1122:1122))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (410:410:410))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2323:2323:2323))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5042:5042:5042) (5446:5446:5446))
        (PORT sclr (977:977:977) (1033:1033:1033))
        (PORT ena (1140:1140:1140) (1122:1122:1122))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (759:759:759))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (1068:1068:1068) (1049:1049:1049))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1357:1357:1357))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (1347:1347:1347) (1307:1307:1307))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2323:2323:2323))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5042:5042:5042) (5446:5446:5446))
        (PORT sclr (977:977:977) (1033:1033:1033))
        (PORT ena (1140:1140:1140) (1122:1122:1122))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2323:2323:2323))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5042:5042:5042) (5446:5446:5446))
        (PORT sclr (977:977:977) (1033:1033:1033))
        (PORT ena (1140:1140:1140) (1122:1122:1122))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2323:2323:2323))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5042:5042:5042) (5446:5446:5446))
        (PORT sclr (977:977:977) (1033:1033:1033))
        (PORT ena (1140:1140:1140) (1122:1122:1122))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (812:812:812))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (1044:1044:1044) (1022:1022:1022))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (580:580:580))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (1067:1067:1067) (1063:1063:1063))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (751:751:751))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2322:2322:2322))
        (PORT asdata (819:819:819) (835:835:835))
        (PORT clrn (5313:5313:5313) (5689:5689:5689))
        (PORT sclr (988:988:988) (1031:1031:1031))
        (PORT ena (964:964:964) (952:952:952))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2323:2323:2323))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5042:5042:5042) (5446:5446:5446))
        (PORT sclr (977:977:977) (1033:1033:1033))
        (PORT ena (1140:1140:1140) (1122:1122:1122))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sclr (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (917:917:917))
        (PORT datac (782:782:782) (851:851:851))
        (PORT datad (1385:1385:1385) (1452:1452:1452))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|wren_a_store\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (796:796:796) (872:872:872))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|wren_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1891:1891:1891))
        (PORT asdata (1141:1141:1141) (1190:1190:1190))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (819:819:819))
        (PORT datab (284:284:284) (377:377:377))
        (PORT datad (795:795:795) (866:866:866))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (890:890:890))
        (PORT datac (228:228:228) (278:278:278))
        (PORT datad (1386:1386:1386) (1449:1449:1449))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (408:408:408))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (413:413:413))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (674:674:674) (740:740:740))
        (PORT sload (936:936:936) (1017:1017:1017))
        (PORT ena (3539:3539:3539) (3650:3650:3650))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (425:425:425))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (676:676:676) (741:741:741))
        (PORT sload (936:936:936) (1017:1017:1017))
        (PORT ena (3539:3539:3539) (3650:3650:3650))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (422:422:422))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (677:677:677) (740:740:740))
        (PORT sload (936:936:936) (1017:1017:1017))
        (PORT ena (3539:3539:3539) (3650:3650:3650))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (415:415:415))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (679:679:679) (743:743:743))
        (PORT sload (936:936:936) (1017:1017:1017))
        (PORT ena (3539:3539:3539) (3650:3650:3650))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (413:413:413))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (678:678:678) (744:744:744))
        (PORT sload (936:936:936) (1017:1017:1017))
        (PORT ena (3539:3539:3539) (3650:3650:3650))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (840:840:840))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (679:679:679) (744:744:744))
        (PORT sload (936:936:936) (1017:1017:1017))
        (PORT ena (3539:3539:3539) (3650:3650:3650))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (416:416:416))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (679:679:679) (745:745:745))
        (PORT sload (936:936:936) (1017:1017:1017))
        (PORT ena (3539:3539:3539) (3650:3650:3650))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cmpr4\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (841:841:841))
        (PORT datab (318:318:318) (415:415:415))
        (PORT datac (286:286:286) (380:380:380))
        (PORT datad (290:290:290) (369:369:369))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita7\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cmpr4\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (425:425:425))
        (PORT datab (496:496:496) (553:553:553))
        (PORT datac (285:285:285) (378:378:378))
        (PORT datad (291:291:291) (371:371:371))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (282:282:282))
        (PORT datac (204:204:204) (243:243:243))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1891:1891:1891))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (673:673:673) (738:738:738))
        (PORT sload (936:936:936) (1017:1017:1017))
        (PORT ena (3539:3539:3539) (3650:3650:3650))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (2016:2016:2016))
        (PORT datab (1379:1379:1379) (1386:1386:1386))
        (PORT datac (1118:1118:1118) (1169:1169:1169))
        (PORT datad (1849:1849:1849) (1939:1939:1939))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1069:1069:1069))
        (PORT datab (2110:2110:2110) (2156:2156:2156))
        (PORT datac (2034:2034:2034) (2070:2070:2070))
        (PORT datad (2032:2032:2032) (2078:2078:2078))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (427:427:427))
        (PORT datab (756:756:756) (785:785:785))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (367:367:367))
        (PORT datab (290:290:290) (350:350:350))
        (PORT datac (260:260:260) (317:317:317))
        (PORT datad (286:286:286) (321:321:321))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (414:414:414))
        (PORT datab (308:308:308) (388:388:388))
        (PORT datac (281:281:281) (349:349:349))
        (PORT datad (284:284:284) (328:328:328))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (465:465:465))
        (PORT datab (444:444:444) (465:465:465))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datab (1015:1015:1015) (1001:1001:1001))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2384:2384:2384) (2467:2467:2467))
        (PORT datab (2117:2117:2117) (2173:2173:2173))
        (PORT datac (1997:1997:1997) (2051:2051:2051))
        (PORT datad (1768:1768:1768) (1819:1819:1819))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (277:277:277))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (758:758:758))
        (PORT datab (401:401:401) (436:436:436))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1900:1900:1900))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5333:5333:5333) (5715:5715:5715))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2468:2468:2468))
        (PORT datab (2117:2117:2117) (2173:2173:2173))
        (PORT datac (1997:1997:1997) (2051:2051:2051))
        (PORT datad (1768:1768:1768) (1820:1820:1820))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (285:285:285))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1062:1062:1062))
        (PORT datab (2102:2102:2102) (2147:2147:2147))
        (PORT datac (2029:2029:2029) (2062:2062:2062))
        (PORT datad (2037:2037:2037) (2081:2081:2081))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (2021:2021:2021))
        (PORT datab (1375:1375:1375) (1383:1383:1383))
        (PORT datac (1121:1121:1121) (1171:1171:1171))
        (PORT datad (1850:1850:1850) (1934:1934:1934))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (799:799:799))
        (PORT datab (392:392:392) (419:419:419))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (398:398:398))
        (PORT datac (276:276:276) (343:343:343))
        (PORT datad (287:287:287) (331:331:331))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (368:368:368))
        (PORT datab (291:291:291) (350:350:350))
        (PORT datac (260:260:260) (317:317:317))
        (PORT datad (286:286:286) (322:322:322))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (447:447:447))
        (PORT datab (431:431:431) (448:448:448))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (661:661:661))
        (PORT datab (746:746:746) (748:748:748))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (698:698:698))
        (PORT datab (1028:1028:1028) (1020:1020:1020))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1900:1900:1900))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5333:5333:5333) (5715:5715:5715))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1209:1209:1209))
        (PORT datac (1858:1858:1858) (1958:1958:1958))
        (PORT datad (1850:1850:1850) (1940:1940:1940))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2050:2050:2050))
        (PORT datab (1028:1028:1028) (1025:1025:1025))
        (PORT datac (2024:2024:2024) (2090:2090:2090))
        (PORT datad (1974:1974:1974) (1992:1992:1992))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH datab combout (433:433:433) (425:425:425))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (469:469:469))
        (PORT datab (233:233:233) (276:276:276))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (368:368:368))
        (PORT datab (291:291:291) (351:351:351))
        (PORT datac (261:261:261) (318:318:318))
        (PORT datad (287:287:287) (322:322:322))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (387:387:387) (416:416:416))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (637:637:637))
        (PORT datab (744:744:744) (747:747:747))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2465:2465:2465))
        (PORT datab (2118:2118:2118) (2176:2176:2176))
        (PORT datac (1999:1999:1999) (2052:2052:2052))
        (PORT datad (1770:1770:1770) (1819:1819:1819))
        (IOPATH dataa combout (408:408:408) (413:413:413))
        (IOPATH datab combout (408:408:408) (425:425:425))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (276:276:276))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (750:750:750))
        (PORT datab (442:442:442) (463:463:463))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1900:1900:1900))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5333:5333:5333) (5715:5715:5715))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2051:2051:2051))
        (PORT datab (1029:1029:1029) (1024:1024:1024))
        (PORT datac (2025:2025:2025) (2086:2086:2086))
        (PORT datad (1974:1974:1974) (1992:1992:1992))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (284:284:284))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (552:552:552))
        (PORT datab (497:497:497) (527:527:527))
        (PORT datac (431:431:431) (466:466:466))
        (PORT datad (472:472:472) (507:507:507))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (283:283:283))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (658:658:658))
        (PORT datab (748:748:748) (752:752:752))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2388:2388:2388) (2467:2467:2467))
        (PORT datab (2115:2115:2115) (2174:2174:2174))
        (PORT datac (1995:1995:1995) (2049:2049:2049))
        (PORT datad (1772:1772:1772) (1819:1819:1819))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (418:418:418) (386:386:386))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1198:1198:1198))
        (PORT datab (398:398:398) (427:427:427))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1900:1900:1900))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5333:5333:5333) (5715:5715:5715))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1070:1070:1070))
        (PORT datab (2106:2106:2106) (2152:2152:2152))
        (PORT datac (2032:2032:2032) (2068:2068:2068))
        (PORT datad (2036:2036:2036) (2083:2083:2083))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (809:809:809))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (551:551:551))
        (PORT datab (497:497:497) (527:527:527))
        (PORT datac (431:431:431) (466:466:466))
        (PORT datad (473:473:473) (507:507:507))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (274:274:274))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (722:722:722))
        (PORT datab (778:778:778) (780:780:780))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (753:753:753) (763:763:763))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1900:1900:1900))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5333:5333:5333) (5715:5715:5715))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1068:1068:1068))
        (PORT datab (2109:2109:2109) (2156:2156:2156))
        (PORT datac (2034:2034:2034) (2069:2069:2069))
        (PORT datad (2032:2032:2032) (2078:2078:2078))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (793:793:793) (813:813:813))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (550:550:550))
        (PORT datab (500:500:500) (531:531:531))
        (PORT datac (424:424:424) (458:458:458))
        (PORT datad (482:482:482) (515:515:515))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (551:551:551))
        (PORT datab (500:500:500) (531:531:531))
        (PORT datac (425:425:425) (459:459:459))
        (PORT datad (482:482:482) (515:515:515))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (279:279:279))
        (PORT datad (208:208:208) (235:235:235))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (626:626:626))
        (PORT datab (1091:1091:1091) (1117:1117:1117))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (763:763:763))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1900:1900:1900))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5333:5333:5333) (5715:5715:5715))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1066:1066:1066))
        (PORT datab (2108:2108:2108) (2155:2155:2155))
        (PORT datac (2032:2032:2032) (2066:2066:2066))
        (PORT datad (2034:2034:2034) (2080:2080:2080))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1071:1071:1071))
        (PORT datab (2106:2106:2106) (2153:2153:2153))
        (PORT datac (2031:2031:2031) (2068:2068:2068))
        (PORT datad (2037:2037:2037) (2085:2085:2085))
        (IOPATH dataa combout (365:365:365) (369:369:369))
        (IOPATH datab combout (365:365:365) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (786:786:786))
        (PORT datab (718:718:718) (756:756:756))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (626:626:626) (613:613:613))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (755:755:755) (759:759:759))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1900:1900:1900))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5333:5333:5333) (5715:5715:5715))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1198:1198:1198))
        (PORT d[1] (1192:1192:1192) (1250:1250:1250))
        (PORT d[2] (1169:1169:1169) (1220:1220:1220))
        (PORT d[3] (4701:4701:4701) (4887:4887:4887))
        (PORT d[4] (1260:1260:1260) (1328:1328:1328))
        (PORT d[5] (1183:1183:1183) (1233:1233:1233))
        (PORT d[6] (1194:1194:1194) (1271:1271:1271))
        (PORT d[7] (4862:4862:4862) (4880:4880:4880))
        (PORT d[8] (795:795:795) (788:788:788))
        (PORT d[9] (794:794:794) (792:792:792))
        (PORT d[10] (793:793:793) (791:791:791))
        (PORT d[11] (798:798:798) (791:791:791))
        (PORT d[12] (806:806:806) (799:799:799))
        (PORT d[13] (851:851:851) (850:850:850))
        (PORT d[14] (822:822:822) (820:820:820))
        (PORT d[15] (843:843:843) (842:842:842))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
        (PORT ena (3826:3826:3826) (3908:3908:3908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
      (HOLD ena (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (878:878:878) (927:927:927))
        (PORT d[1] (845:845:845) (890:890:890))
        (PORT d[2] (883:883:883) (928:928:928))
        (PORT d[3] (900:900:900) (947:947:947))
        (PORT d[4] (887:887:887) (933:933:933))
        (PORT d[5] (851:851:851) (894:894:894))
        (PORT d[6] (837:837:837) (892:892:892))
        (PORT d[7] (884:884:884) (936:936:936))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT ena (3822:3822:3822) (3904:3904:3904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
      (HOLD ena (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2292:2292:2292))
        (PORT d[0] (3826:3826:3826) (3908:3908:3908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (880:880:880) (928:928:928))
        (PORT d[1] (847:847:847) (891:891:891))
        (PORT d[2] (885:885:885) (929:929:929))
        (PORT d[3] (902:902:902) (948:948:948))
        (PORT d[4] (889:889:889) (934:934:934))
        (PORT d[5] (853:853:853) (895:895:895))
        (PORT d[6] (839:839:839) (893:893:893))
        (PORT d[7] (886:886:886) (937:937:937))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (PORT ena (3823:3823:3823) (3906:3906:3906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
      (HOLD ena (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (PORT d[0] (3823:3823:3823) (3906:3906:3906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2246:2246:2246))
        (PORT ena (3658:3658:3658) (3739:3739:3739))
        (IOPATH (posedge clk) q (360:360:360) (360:360:360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (SETUP ena (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (194:194:194))
      (HOLD ena (posedge clk) (194:194:194))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1475:1475:1475) (1441:1441:1441))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (708:708:708))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (PORT ena (1879:1879:1879) (1920:1920:1920))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (1223:1223:1223) (1289:1289:1289))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (818:818:818) (874:874:874))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (684:684:684) (772:772:772))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (685:685:685) (773:773:773))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1364:1364:1364) (1343:1343:1343))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (828:828:828) (889:889:889))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (876:876:876) (925:925:925))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1040:1040:1040) (1033:1033:1033))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (835:835:835))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT asdata (1122:1122:1122) (1104:1104:1104))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (PORT ena (1879:1879:1879) (1920:1920:1920))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT asdata (705:705:705) (794:794:794))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (PORT ena (1879:1879:1879) (1920:1920:1920))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg11\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (347:347:347))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (922:922:922))
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (577:577:577))
        (PORT datab (296:296:296) (390:390:390))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (548:548:548))
        (PORT datab (309:309:309) (400:400:400))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (398:398:398))
        (PORT datab (728:728:728) (783:783:783))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg11\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (357:357:357))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (PORT ena (1879:1879:1879) (1920:1920:1920))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (426:426:426))
        (PORT datab (312:312:312) (405:405:405))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (883:883:883))
        (PORT datab (985:985:985) (984:984:984))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (923:923:923))
        (PORT datab (757:757:757) (778:778:778))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (807:807:807))
        (PORT datab (310:310:310) (402:402:402))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1156:1156:1156))
        (PORT datab (733:733:733) (750:750:750))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1411:1411:1411) (1433:1433:1433))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (PORT ena (1734:1734:1734) (1757:1757:1757))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (468:468:468) (523:523:523))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (683:683:683) (772:772:772))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1189:1189:1189) (1246:1246:1246))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (PORT ena (1812:1812:1812) (1822:1822:1822))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (799:799:799))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (682:682:682) (771:771:771))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1007:1007:1007) (1034:1034:1034))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (357:357:357))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (883:883:883) (931:931:931))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1203:1203:1203) (1241:1241:1241))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (PORT ena (1734:1734:1734) (1757:1757:1757))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (540:540:540))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg31\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1871:1871:1871) (1913:1913:1913))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (PORT ena (1812:1812:1812) (1822:1822:1822))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1252:1252:1252) (1301:1301:1301))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (PORT ena (1734:1734:1734) (1757:1757:1757))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (543:543:543))
        (PORT datab (510:510:510) (568:568:568))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (PORT datab (490:490:490) (547:547:547))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (801:801:801))
        (PORT datab (294:294:294) (390:390:390))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg31\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (357:357:357))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (PORT ena (1734:1734:1734) (1757:1757:1757))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (931:931:931))
        (PORT datab (478:478:478) (553:553:553))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (727:727:727))
        (PORT datab (311:311:311) (403:403:403))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (732:732:732))
        (PORT datab (532:532:532) (597:597:597))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1132:1132:1132))
        (PORT datab (444:444:444) (466:466:466))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (435:435:435))
        (PORT datab (443:443:443) (466:466:466))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (903:903:903))
        (PORT datab (691:691:691) (731:731:731))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (795:795:795))
        (PORT datab (1368:1368:1368) (1407:1407:1407))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (762:762:762))
        (PORT datab (1082:1082:1082) (1135:1135:1135))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (760:760:760))
        (PORT datab (1588:1588:1588) (1639:1639:1639))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (840:840:840))
        (PORT datab (828:828:828) (900:900:900))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (906:906:906))
        (PORT datab (693:693:693) (734:734:734))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (799:799:799))
        (PORT datab (1366:1366:1366) (1404:1404:1404))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (765:765:765))
        (PORT datab (1085:1085:1085) (1139:1139:1139))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (761:761:761))
        (PORT datab (1584:1584:1584) (1637:1637:1637))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (841:841:841))
        (PORT datab (829:829:829) (900:900:900))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1504:1504:1504) (1511:1511:1511))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (1483:1483:1483) (1499:1499:1499))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (682:682:682) (771:771:771))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT asdata (1164:1164:1164) (1149:1149:1149))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (PORT ena (1879:1879:1879) (1920:1920:1920))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (798:798:798) (867:867:867))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (717:717:717) (713:713:713))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (PORT ena (1879:1879:1879) (1920:1920:1920))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (811:811:811) (874:874:874))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (875:875:875) (926:926:926))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (684:684:684) (772:772:772))
        (PORT clrn (5030:5030:5030) (5426:5426:5426))
        (PORT ena (1742:1742:1742) (1775:1775:1775))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (397:397:397))
        (PORT datab (308:308:308) (399:399:399))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (400:400:400))
        (PORT datab (469:469:469) (531:531:531))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (PORT datab (308:308:308) (402:402:402))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (390:390:390))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (413:413:413))
        (PORT datab (1085:1085:1085) (1101:1101:1101))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (412:412:412))
        (PORT datab (761:761:761) (784:784:784))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (866:866:866))
        (PORT datab (749:749:749) (777:777:777))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (764:764:764))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (784:784:784))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (774:774:774) (818:818:818))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (696:696:696) (781:781:781))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1216:1216:1216) (1278:1278:1278))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (PORT ena (1812:1812:1812) (1822:1822:1822))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT asdata (1243:1243:1243) (1295:1295:1295))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (PORT ena (1734:1734:1734) (1757:1757:1757))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (682:682:682) (773:773:773))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT asdata (1831:1831:1831) (1885:1885:1885))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (PORT ena (1812:1812:1812) (1822:1822:1822))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (788:788:788) (851:851:851))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (PORT ena (1734:1734:1734) (1757:1757:1757))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (878:878:878) (942:942:942))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1898:1898:1898))
        (PORT asdata (885:885:885) (948:948:948))
        (PORT clrn (5345:5345:5345) (5751:5751:5751))
        (PORT ena (1734:1734:1734) (1755:1755:1755))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (398:398:398))
        (PORT datab (309:309:309) (401:401:401))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (577:577:577))
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (571:571:571))
        (PORT datab (308:308:308) (401:401:401))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (397:397:397))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (719:719:719))
        (PORT datab (835:835:835) (898:898:898))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (922:922:922))
        (PORT datab (446:446:446) (467:467:467))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (441:441:441))
        (PORT datab (532:532:532) (599:599:599))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (464:464:464))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (629:629:629) (636:636:636))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5389:5389:5389) (5777:5777:5777))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1897:1897:1897))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5344:5344:5344) (5750:5750:5750))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (862:862:862))
        (PORT datab (677:677:677) (714:714:714))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (586:586:586))
        (PORT datab (1336:1336:1336) (1366:1366:1366))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1362:1362:1362))
        (PORT datab (455:455:455) (534:534:534))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (777:777:777))
        (PORT datab (1420:1420:1420) (1459:1459:1459))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (548:548:548))
        (PORT datab (818:818:818) (903:903:903))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (570:570:570))
        (PORT datab (1250:1250:1250) (1286:1286:1286))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1150:1150:1150))
        (PORT datab (723:723:723) (769:769:769))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (552:552:552))
        (PORT datab (822:822:822) (892:892:892))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (531:531:531))
        (PORT datab (824:824:824) (894:894:894))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (771:771:771))
        (PORT datad (735:735:735) (802:802:802))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (797:797:797) (800:800:800))
        (PORT clrn (5723:5723:5723) (6124:6124:6124))
        (PORT sload (1091:1091:1091) (1157:1157:1157))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1149:1149:1149) (1133:1133:1133))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1185:1185:1185) (1163:1163:1163))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (714:714:714))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1171:1171:1171) (1177:1177:1177))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (412:412:412))
        (PORT datab (469:469:469) (530:530:530))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (410:410:410))
        (PORT datab (309:309:309) (402:402:402))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (853:853:853))
        (PORT datab (292:292:292) (387:387:387))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (407:407:407))
        (PORT datab (295:295:295) (388:388:388))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (898:898:898))
        (PORT datab (311:311:311) (403:403:403))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (454:454:454))
        (PORT datab (1180:1180:1180) (1225:1225:1225))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (463:463:463))
        (PORT datab (1083:1083:1083) (1116:1116:1116))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (413:413:413))
        (PORT datab (393:393:393) (420:420:420))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (916:916:916))
        (PORT datab (404:404:404) (414:414:414))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (345:345:345))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1184:1184:1184) (1243:1243:1243))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (681:681:681) (769:769:769))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1170:1170:1170) (1204:1204:1204))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (994:994:994) (1020:1020:1020))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (674:674:674) (760:760:760))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1210:1210:1210) (1251:1251:1251))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (674:674:674) (760:760:760))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (385:385:385))
        (PORT datab (796:796:796) (879:879:879))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (385:385:385))
        (PORT datab (1309:1309:1309) (1374:1374:1374))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1223:1223:1223))
        (PORT datab (285:285:285) (377:377:377))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1346:1346:1346))
        (PORT datab (285:285:285) (377:377:377))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (953:953:953))
        (PORT datab (819:819:819) (857:857:857))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (457:457:457))
        (PORT datab (828:828:828) (905:905:905))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1242:1242:1242))
        (PORT datab (627:627:627) (621:621:621))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (423:423:423))
        (PORT datab (1102:1102:1102) (1156:1156:1156))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (429:429:429))
        (PORT datab (1108:1108:1108) (1165:1165:1165))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1056:1056:1056))
        (PORT datab (734:734:734) (787:787:787))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1142:1142:1142))
        (PORT datab (1015:1015:1015) (1063:1063:1063))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1089:1089:1089))
        (PORT datab (1063:1063:1063) (1101:1101:1101))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1041:1041:1041))
        (PORT datab (758:758:758) (804:804:804))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (786:786:786))
        (PORT datab (1401:1401:1401) (1422:1422:1422))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1058:1058:1058))
        (PORT datab (730:730:730) (783:783:783))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (425:425:425) (449:449:449))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1138:1138:1138))
        (PORT datab (1012:1012:1012) (1061:1061:1061))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1085:1085:1085))
        (PORT datab (1063:1063:1063) (1097:1097:1097))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1040:1040:1040))
        (PORT datab (760:760:760) (804:804:804))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (785:785:785))
        (PORT datab (1404:1404:1404) (1424:1424:1424))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1402:1402:1402) (1377:1377:1377))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (747:747:747) (755:755:755))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1761:1761:1761) (1759:1759:1759))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (723:723:723) (710:710:710))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (398:398:398))
        (PORT datab (712:712:712) (756:756:756))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (898:898:898))
        (PORT datab (308:308:308) (402:402:402))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (409:409:409))
        (PORT datab (865:865:865) (938:938:938))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (391:391:391))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (427:427:427))
        (PORT datab (310:310:310) (403:403:403))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (695:695:695))
        (PORT datab (466:466:466) (546:546:546))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1152:1152:1152))
        (PORT datab (694:694:694) (682:682:682))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (434:434:434))
        (IOPATH dataa combout (432:432:432) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (433:433:433))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (682:682:682) (772:772:772))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1228:1228:1228) (1270:1270:1270))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (675:675:675) (758:758:758))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1189:1189:1189) (1221:1221:1221))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (675:675:675) (760:760:760))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (685:685:685) (775:775:775))
        (PORT clrn (5039:5039:5039) (5439:5439:5439))
        (PORT ena (1837:1837:1837) (1870:1870:1870))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1889:1889:1889))
        (PORT asdata (1168:1168:1168) (1203:1203:1203))
        (PORT clrn (5398:5398:5398) (5809:5809:5809))
        (PORT ena (2113:2113:2113) (2141:2141:2141))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (918:918:918))
        (PORT datab (285:285:285) (377:377:377))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (866:866:866))
        (PORT datab (284:284:284) (377:377:377))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (384:384:384))
        (PORT datab (1495:1495:1495) (1556:1556:1556))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (376:376:376))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1169:1169:1169))
        (PORT datab (391:391:391) (421:421:421))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1486:1486:1486))
        (PORT datab (438:438:438) (458:458:458))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1221:1221:1221))
        (PORT datab (392:392:392) (421:421:421))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (452:452:452))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (467:467:467))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5674:5674:5674) (6075:6075:6075))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1888:1888:1888))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5033:5033:5033) (5427:5427:5427))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (795:795:795))
        (PORT datab (754:754:754) (838:838:838))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (739:739:739))
        (PORT datab (1095:1095:1095) (1124:1124:1124))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (542:542:542))
        (PORT datab (1029:1029:1029) (1068:1068:1068))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (828:828:828))
        (PORT datab (712:712:712) (754:754:754))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (569:569:569))
        (PORT datab (1337:1337:1337) (1379:1379:1379))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1142:1142:1142))
        (PORT datab (695:695:695) (731:731:731))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (786:786:786))
        (PORT datab (838:838:838) (911:911:911))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (858:858:858))
        (PORT datab (755:755:755) (790:790:790))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (747:747:747))
        (PORT datab (783:783:783) (838:838:838))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (524:524:524))
        (PORT datad (995:995:995) (1025:1025:1025))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (623:623:623) (657:657:657))
        (PORT clrn (5080:5080:5080) (5505:5505:5505))
        (PORT sload (1092:1092:1092) (1160:1160:1160))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (799:799:799) (805:805:805))
        (PORT clrn (5080:5080:5080) (5505:5505:5505))
        (PORT sload (1092:1092:1092) (1160:1160:1160))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (623:623:623) (657:657:657))
        (PORT clrn (5723:5723:5723) (6124:6124:6124))
        (PORT sload (1091:1091:1091) (1157:1157:1157))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (624:624:624) (659:659:659))
        (PORT clrn (5080:5080:5080) (5505:5505:5505))
        (PORT sload (1092:1092:1092) (1160:1160:1160))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (796:796:796) (799:799:799))
        (PORT clrn (5723:5723:5723) (6124:6124:6124))
        (PORT sload (1091:1091:1091) (1157:1157:1157))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (789:789:789) (813:813:813))
        (PORT clrn (5723:5723:5723) (6124:6124:6124))
        (PORT sload (1091:1091:1091) (1157:1157:1157))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (800:800:800) (808:808:808))
        (PORT clrn (5080:5080:5080) (5505:5505:5505))
        (PORT sload (1092:1092:1092) (1160:1160:1160))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (795:795:795) (799:799:799))
        (PORT clrn (5723:5723:5723) (6124:6124:6124))
        (PORT sload (1091:1091:1091) (1157:1157:1157))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (823:823:823) (841:841:841))
        (PORT clrn (5080:5080:5080) (5505:5505:5505))
        (PORT sload (1092:1092:1092) (1160:1160:1160))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (557:557:557))
        (PORT datab (839:839:839) (882:882:882))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (559:559:559))
        (PORT datab (799:799:799) (845:845:845))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (860:860:860))
        (PORT datab (445:445:445) (520:520:520))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (824:824:824))
        (PORT datab (459:459:459) (519:519:519))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (528:528:528))
        (PORT datab (792:792:792) (843:843:843))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5400:5400:5400) (5811:5811:5811))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5400:5400:5400) (5811:5811:5811))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5400:5400:5400) (5811:5811:5811))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5400:5400:5400) (5811:5811:5811))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5400:5400:5400) (5811:5811:5811))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (387:387:387))
        (PORT datab (286:286:286) (377:377:377))
        (PORT datac (254:254:254) (342:342:342))
        (PORT datad (258:258:258) (332:332:332))
        (IOPATH dataa combout (400:400:400) (418:418:418))
        (IOPATH datab combout (403:403:403) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1340:1340:1340))
        (PORT datab (699:699:699) (742:742:742))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (872:872:872))
        (PORT datab (734:734:734) (787:787:787))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (843:843:843))
        (PORT datad (758:758:758) (827:827:827))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1341:1341:1341))
        (PORT datab (700:700:700) (744:744:744))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (873:873:873))
        (PORT datab (736:736:736) (789:789:789))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (844:844:844))
        (PORT datad (759:759:759) (824:824:824))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (623:623:623) (657:657:657))
        (PORT clrn (5723:5723:5723) (6124:6124:6124))
        (PORT sload (1091:1091:1091) (1157:1157:1157))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (823:823:823))
        (PORT datab (1336:1336:1336) (1350:1350:1350))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1152:1152:1152))
        (PORT datab (744:744:744) (793:793:793))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (813:813:813))
        (PORT datad (980:980:980) (1032:1032:1032))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (821:821:821))
        (PORT datab (1334:1334:1334) (1348:1348:1348))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1153:1153:1153))
        (PORT datab (743:743:743) (795:795:795))
        (IOPATH dataa combout (416:416:416) (442:442:442))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (811:811:811))
        (PORT datad (980:980:980) (1033:1033:1033))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (623:623:623) (658:658:658))
        (PORT clrn (5080:5080:5080) (5505:5505:5505))
        (PORT sload (1092:1092:1092) (1160:1160:1160))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (796:796:796) (802:802:802))
        (PORT clrn (5723:5723:5723) (6124:6124:6124))
        (PORT sload (1091:1091:1091) (1157:1157:1157))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (788:788:788) (808:808:808))
        (PORT clrn (5080:5080:5080) (5505:5505:5505))
        (PORT sload (1092:1092:1092) (1160:1160:1160))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1886:1886:1886))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (622:622:622) (658:658:658))
        (PORT clrn (5723:5723:5723) (6124:6124:6124))
        (PORT sload (1091:1091:1091) (1157:1157:1157))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1889:1889:1889))
        (PORT d (89:89:89) (109:109:109))
        (PORT asdata (801:801:801) (809:809:809))
        (PORT clrn (5080:5080:5080) (5505:5505:5505))
        (PORT sload (1092:1092:1092) (1160:1160:1160))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
      (HOLD sload (posedge clk) (189:189:189))
      (HOLD asdata (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (561:561:561))
        (PORT datab (811:811:811) (860:860:860))
        (IOPATH dataa combout (448:448:448) (456:456:456))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (561:561:561))
        (PORT datab (772:772:772) (823:823:823))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH dataa cout (526:526:526) (386:386:386))
        (IOPATH datab combout (433:433:433) (422:422:422))
        (IOPATH datab cout (541:541:541) (395:395:395))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
        (IOPATH cin cout (70:70:70) (70:70:70))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (531:531:531))
        (PORT datad (772:772:772) (807:807:807))
        (IOPATH dataa combout (432:432:432) (447:447:447))
        (IOPATH datad combout (160:160:160) (145:145:145))
        (IOPATH cin combout (553:553:553) (531:531:531))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5400:5400:5400) (5811:5811:5811))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5400:5400:5400) (5811:5811:5811))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1885:1885:1885))
        (PORT d (89:89:89) (109:109:109))
        (PORT clrn (5400:5400:5400) (5811:5811:5811))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
        (IOPATH (negedge clrn) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (389:389:389))
        (PORT datac (255:255:255) (343:343:343))
        (PORT datad (260:260:260) (335:335:335))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (377:377:377))
        (PORT datac (200:200:200) (239:239:239))
        (PORT datad (209:209:209) (236:236:236))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1528:1528:1528))
        (PORT clk (2272:2272:2272) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (2027:2027:2027))
        (PORT d[1] (2010:2010:2010) (2028:2028:2028))
        (PORT d[2] (1951:1951:1951) (1987:1987:1987))
        (PORT d[3] (2266:2266:2266) (2336:2336:2336))
        (PORT d[4] (1654:1654:1654) (1677:1677:1677))
        (PORT d[5] (1381:1381:1381) (1414:1414:1414))
        (PORT d[6] (1670:1670:1670) (1675:1675:1675))
        (PORT d[7] (1921:1921:1921) (1967:1967:1967))
        (PORT d[8] (1695:1695:1695) (1701:1701:1701))
        (PORT d[9] (1891:1891:1891) (1900:1900:1900))
        (PORT d[10] (1704:1704:1704) (1740:1740:1740))
        (PORT d[11] (1609:1609:1609) (1646:1646:1646))
        (PORT d[12] (1656:1656:1656) (1677:1677:1677))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1242:1242:1242))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1494:1494:1494))
        (PORT clk (2267:2267:2267) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2295:2295:2295))
        (PORT d[0] (2295:2295:2295) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1264:1264:1264))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (910:910:910))
        (PORT datac (776:776:776) (842:842:842))
        (PORT datad (1395:1395:1395) (1456:1456:1456))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (889:889:889))
        (PORT datac (226:226:226) (280:280:280))
        (PORT datad (1391:1391:1391) (1453:1453:1453))
        (IOPATH dataa combout (391:391:391) (398:398:398))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1137:1137:1137))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1709:1709:1709))
        (PORT d[1] (1703:1703:1703) (1714:1714:1714))
        (PORT d[2] (1634:1634:1634) (1674:1674:1674))
        (PORT d[3] (1645:1645:1645) (1752:1752:1752))
        (PORT d[4] (1666:1666:1666) (1698:1698:1698))
        (PORT d[5] (1659:1659:1659) (1668:1668:1668))
        (PORT d[6] (1684:1684:1684) (1690:1690:1690))
        (PORT d[7] (1644:1644:1644) (1680:1680:1680))
        (PORT d[8] (1620:1620:1620) (1640:1640:1640))
        (PORT d[9] (1366:1366:1366) (1426:1426:1426))
        (PORT d[10] (1360:1360:1360) (1397:1397:1397))
        (PORT d[11] (1632:1632:1632) (1656:1656:1656))
        (PORT d[12] (1616:1616:1616) (1631:1631:1631))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1546:1546:1546))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1535:1535:1535))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (PORT d[0] (2308:2308:2308) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1892:1892:1892))
        (PORT asdata (2564:2564:2564) (2556:2556:2556))
        (PORT ena (2141:2141:2141) (2159:2159:2159))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (914:914:914))
        (PORT datac (778:778:778) (845:845:845))
        (PORT datad (1388:1388:1388) (1454:1454:1454))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (889:889:889))
        (PORT datac (226:226:226) (277:277:277))
        (PORT datad (1394:1394:1394) (1455:1455:1455))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1522:1522:1522))
        (PORT clk (2276:2276:2276) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2018:2018:2018))
        (PORT d[1] (2030:2030:2030) (2053:2053:2053))
        (PORT d[2] (2267:2267:2267) (2293:2293:2293))
        (PORT d[3] (1654:1654:1654) (1766:1766:1766))
        (PORT d[4] (1347:1347:1347) (1396:1396:1396))
        (PORT d[5] (1014:1014:1014) (1069:1069:1069))
        (PORT d[6] (1968:1968:1968) (1983:1983:1983))
        (PORT d[7] (1919:1919:1919) (1962:1962:1962))
        (PORT d[8] (1332:1332:1332) (1374:1374:1374))
        (PORT d[9] (1885:1885:1885) (1892:1892:1892))
        (PORT d[10] (1692:1692:1692) (1732:1732:1732))
        (PORT d[11] (1317:1317:1317) (1351:1351:1351))
        (PORT d[12] (1436:1436:1436) (1466:1466:1466))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1256:1256:1256))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1170:1170:1170))
        (PORT clk (2271:2271:2271) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2299:2299:2299))
        (PORT d[0] (1984:1984:1984) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2344:2344:2344))
        (PORT asdata (1446:1446:1446) (1472:1472:1472))
        (PORT ena (1209:1209:1209) (1240:1240:1240))
        (IOPATH (posedge clk) q (237:237:237) (237:237:237))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (189:189:189))
      (HOLD ena (posedge clk) (189:189:189))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (844:844:844) (911:911:911))
        (PORT datac (780:780:780) (843:843:843))
        (PORT datad (1387:1387:1387) (1450:1450:1450))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (889:889:889))
        (PORT datac (226:226:226) (277:277:277))
        (PORT datad (1395:1395:1395) (1457:1457:1457))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1120:1120:1120))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2029:2029:2029))
        (PORT d[1] (1982:1982:1982) (1988:1988:1988))
        (PORT d[2] (2305:2305:2305) (2319:2319:2319))
        (PORT d[3] (1653:1653:1653) (1768:1768:1768))
        (PORT d[4] (1661:1661:1661) (1690:1690:1690))
        (PORT d[5] (1988:1988:1988) (2007:2007:2007))
        (PORT d[6] (1633:1633:1633) (1640:1640:1640))
        (PORT d[7] (1912:1912:1912) (1943:1943:1943))
        (PORT d[8] (1571:1571:1571) (1584:1584:1584))
        (PORT d[9] (1328:1328:1328) (1371:1371:1371))
        (PORT d[10] (1687:1687:1687) (1714:1714:1714))
        (PORT d[11] (1323:1323:1323) (1355:1355:1355))
        (PORT d[12] (1625:1625:1625) (1643:1643:1643))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1518:1518:1518))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1528:1528:1528))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (229:229:229))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (PORT d[0] (1980:1980:1980) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2925:2925:2925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1273:1273:1273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1274:1274:1274))
        (IOPATH (posedge clk) pulse (0:0:0) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (740:740:740))
        (PORT datab (4216:4216:4216) (4317:4317:4317))
        (PORT datad (1109:1109:1109) (1097:1097:1097))
        (IOPATH dataa combout (432:432:432) (423:423:423))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (424:424:424) (448:448:448))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1036:1036:1036))
        (PORT datab (1146:1146:1146) (1139:1139:1139))
        (PORT datac (4416:4416:4416) (4489:4489:4489))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (372:372:372) (369:369:369))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (542:542:542))
        (PORT datab (513:513:513) (545:545:545))
        (PORT datac (4862:4862:4862) (5014:5014:5014))
        (PORT datad (268:268:268) (322:322:322))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1299:1299:1299))
        (PORT datac (1527:1527:1527) (1474:1474:1474))
        (PORT datad (625:625:625) (618:618:618))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1322:1322:1322))
        (PORT datab (245:245:245) (292:292:292))
        (PORT datac (1644:1644:1644) (1663:1663:1663))
        (PORT datad (205:205:205) (230:230:230))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (251:251:251))
        (PORT datad (1656:1656:1656) (1663:1663:1663))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (534:534:534))
        (PORT datab (513:513:513) (547:547:547))
        (PORT datac (4700:4700:4700) (4761:4761:4761))
        (PORT datad (267:267:267) (323:323:323))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1447:1447:1447) (1466:1466:1466))
        (PORT datac (1679:1679:1679) (1652:1652:1652))
        (PORT datad (698:698:698) (719:719:719))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1536:1536:1536))
        (PORT datab (246:246:246) (295:295:295))
        (PORT datac (1673:1673:1673) (1704:1704:1704))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[17\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (290:290:290))
        (PORT datac (761:761:761) (798:798:798))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (4662:4662:4662) (4850:4850:4850))
        (PORT datac (684:684:684) (697:697:697))
        (PORT datad (263:263:263) (315:315:315))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1284:1284:1284))
        (PORT datab (1400:1400:1400) (1424:1424:1424))
        (PORT datad (620:620:620) (628:628:628))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1337:1337:1337))
        (PORT datab (256:256:256) (300:300:300))
        (PORT datac (1679:1679:1679) (1711:1711:1711))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[18\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (449:449:449))
        (PORT datad (1660:1660:1660) (1669:1669:1669))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (534:534:534))
        (PORT datab (4728:4728:4728) (4795:4795:4795))
        (PORT datac (734:734:734) (762:762:762))
        (PORT datad (270:270:270) (323:323:323))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1408:1408:1408))
        (PORT datab (1400:1400:1400) (1424:1424:1424))
        (PORT datad (686:686:686) (683:683:683))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1340:1340:1340))
        (PORT datab (244:244:244) (291:291:291))
        (PORT datac (1679:1679:1679) (1712:1712:1712))
        (PORT datad (207:207:207) (233:233:233))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[19\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1669:1669:1669) (1681:1681:1681))
        (PORT datad (213:213:213) (243:243:243))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4719:4719:4719) (4837:4837:4837))
        (PORT datab (718:718:718) (734:734:734))
        (PORT datac (732:732:732) (759:759:759))
        (PORT datad (271:271:271) (321:321:321))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1431:1431:1431) (1408:1408:1408))
        (PORT datac (411:411:411) (438:438:438))
        (PORT datad (1653:1653:1653) (1644:1644:1644))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1361:1361:1361))
        (PORT datab (255:255:255) (298:298:298))
        (PORT datac (203:203:203) (242:242:242))
        (PORT datad (1673:1673:1673) (1683:1683:1683))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[20\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1760:1760:1760) (1789:1789:1789))
        (PORT datad (742:742:742) (738:738:738))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (537:537:537))
        (PORT datac (4767:4767:4767) (4892:4892:4892))
        (PORT datad (269:269:269) (316:316:316))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (979:979:979))
        (PORT datac (1303:1303:1303) (1299:1299:1299))
        (PORT datad (229:229:229) (255:255:255))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (460:460:460))
        (PORT datab (1427:1427:1427) (1461:1461:1461))
        (PORT datac (1676:1676:1676) (1707:1707:1707))
        (PORT datad (698:698:698) (714:714:714))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[21\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (504:504:504))
        (PORT datad (291:291:291) (369:369:369))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (540:540:540))
        (PORT datab (514:514:514) (546:546:546))
        (PORT datac (4718:4718:4718) (4833:4833:4833))
        (PORT datad (270:270:270) (321:321:321))
        (IOPATH dataa combout (416:416:416) (387:387:387))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1446:1446:1446) (1462:1462:1462))
        (PORT datac (1685:1685:1685) (1673:1673:1673))
        (PORT datad (702:702:702) (712:712:712))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (307:307:307))
        (PORT datab (1429:1429:1429) (1465:1465:1465))
        (PORT datac (1672:1672:1672) (1702:1702:1702))
        (PORT datad (204:204:204) (230:230:230))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (428:428:428) (450:450:450))
        (PORT datad (292:292:292) (370:370:370))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (535:535:535))
        (PORT datab (4786:4786:4786) (4879:4879:4879))
        (PORT datac (734:734:734) (758:758:758))
        (PORT datad (270:270:270) (316:316:316))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1562:1562:1562))
        (PORT datac (1582:1582:1582) (1567:1567:1567))
        (PORT datad (657:657:657) (643:643:643))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1334:1334:1334))
        (PORT datab (245:245:245) (292:292:292))
        (PORT datac (1678:1678:1678) (1710:1710:1710))
        (PORT datad (205:205:205) (230:230:230))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (290:290:290))
        (PORT datac (1670:1670:1670) (1684:1684:1684))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1644:1644:1644) (1612:1612:1612))
        (PORT datac (1551:1551:1551) (1521:1521:1521))
        (PORT datad (614:614:614) (611:611:611))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (307:307:307))
        (PORT datab (1393:1393:1393) (1382:1382:1382))
        (PORT datac (1677:1677:1677) (1709:1709:1709))
        (PORT datad (207:207:207) (233:233:233))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (416:416:416) (436:436:436))
        (PORT datad (1659:1659:1659) (1668:1668:1668))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1032:1032:1032))
        (PORT datac (1648:1648:1648) (1614:1614:1614))
        (PORT datad (698:698:698) (716:716:716))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (459:459:459))
        (PORT datab (1427:1427:1427) (1462:1462:1462))
        (PORT datac (1675:1675:1675) (1706:1706:1706))
        (PORT datad (205:205:205) (231:231:231))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (303:303:303))
        (PORT datac (764:764:764) (801:801:801))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1890:1890:1890))
        (PORT datab (1403:1403:1403) (1428:1428:1428))
        (PORT datad (624:624:624) (631:631:631))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (302:302:302))
        (PORT datab (1392:1392:1392) (1380:1380:1380))
        (PORT datac (1678:1678:1678) (1710:1710:1710))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1672:1672:1672) (1686:1686:1686))
        (PORT datad (215:215:215) (247:247:247))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (317:317:317))
        (PORT datac (1428:1428:1428) (1423:1423:1423))
        (PORT datad (1833:1833:1833) (1938:1938:1938))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (286:286:286))
        (PORT datab (1441:1441:1441) (1476:1476:1476))
        (PORT datac (225:225:225) (263:263:263))
        (PORT datad (1648:1648:1648) (1652:1652:1652))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1441:1441:1441) (1477:1477:1477))
        (PORT datac (947:947:947) (935:935:935))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1432:1432:1432) (1409:1409:1409))
        (PORT datac (412:412:412) (439:439:439))
        (PORT datad (1913:1913:1913) (1944:1944:1944))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (307:307:307))
        (PORT datab (1322:1322:1322) (1321:1321:1321))
        (PORT datac (1633:1633:1633) (1650:1650:1650))
        (PORT datad (371:371:371) (383:383:383))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1836:1836:1836))
        (PORT datac (756:756:756) (770:770:770))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1530:1530:1530))
        (PORT datac (2070:2070:2070) (2115:2115:2115))
        (PORT datad (675:675:675) (666:666:666))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (302:302:302))
        (PORT datab (1305:1305:1305) (1316:1316:1316))
        (PORT datac (1652:1652:1652) (1675:1675:1675))
        (PORT datad (207:207:207) (232:232:232))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (300:300:300))
        (PORT datad (1640:1640:1640) (1651:1651:1651))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1532:1532:1532))
        (PORT datac (2031:2031:2031) (2069:2069:2069))
        (PORT datad (607:607:607) (606:606:606))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1363:1363:1363))
        (PORT datab (256:256:256) (300:300:300))
        (PORT datac (1652:1652:1652) (1675:1675:1675))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1707:1707:1707) (1723:1723:1723))
        (PORT datad (1312:1312:1312) (1291:1291:1291))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1425:1425:1425))
        (PORT datab (999:999:999) (1005:1005:1005))
        (PORT datad (638:638:638) (639:639:639))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1358:1358:1358))
        (PORT datab (257:257:257) (301:301:301))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (1674:1674:1674) (1684:1684:1684))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (1757:1757:1757) (1785:1785:1785))
        (PORT datad (1009:1009:1009) (991:991:991))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1757:1757:1757) (1838:1838:1838))
        (PORT datac (1663:1663:1663) (1628:1628:1628))
        (PORT datad (625:625:625) (618:618:618))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1325:1325:1325))
        (PORT datab (246:246:246) (295:295:295))
        (PORT datac (1642:1642:1642) (1660:1660:1660))
        (PORT datad (206:206:206) (232:232:232))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (288:288:288))
        (PORT datad (1655:1655:1655) (1663:1663:1663))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1447:1447:1447) (1465:1465:1465))
        (PORT datac (1263:1263:1263) (1237:1237:1237))
        (PORT datad (698:698:698) (718:718:718))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (299:299:299))
        (PORT datab (1427:1427:1427) (1461:1461:1461))
        (PORT datac (1675:1675:1675) (1706:1706:1706))
        (PORT datad (206:206:206) (231:231:231))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (763:763:763) (801:801:801))
        (PORT datad (215:215:215) (248:248:248))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (1403:1403:1403) (1424:1424:1424))
        (PORT datac (1944:1944:1944) (1957:1957:1957))
        (PORT datad (623:623:623) (628:628:628))
        (IOPATH datab combout (418:418:418) (412:412:412))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (307:307:307))
        (PORT datab (1393:1393:1393) (1382:1382:1382))
        (PORT datac (1678:1678:1678) (1710:1710:1710))
        (PORT datad (208:208:208) (234:234:234))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (442:442:442) (452:452:452))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (438:438:438))
        (PORT datad (1660:1660:1660) (1669:1669:1669))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (314:314:314))
        (PORT datac (1425:1425:1425) (1420:1420:1420))
        (PORT datad (1974:1974:1974) (1976:1976:1976))
        (IOPATH datab combout (433:433:433) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (284:284:284))
        (PORT datab (1437:1437:1437) (1474:1474:1474))
        (PORT datac (224:224:224) (263:263:263))
        (PORT datad (1646:1646:1646) (1650:1650:1650))
        (IOPATH dataa combout (365:365:365) (370:370:370))
        (IOPATH datab combout (460:460:460) (460:460:460))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1359:1359:1359))
        (PORT datad (1266:1266:1266) (1198:1198:1198))
        (IOPATH dataa combout (372:372:372) (370:370:370))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (1432:1432:1432) (1409:1409:1409))
        (PORT datac (412:412:412) (439:439:439))
        (PORT datad (2246:2246:2246) (2271:2271:2271))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1355:1355:1355))
        (PORT datab (258:258:258) (301:301:301))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (1671:1671:1671) (1681:1681:1681))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (652:652:652) (655:655:655))
        (PORT datad (1641:1641:1641) (1652:1652:1652))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4809:4809:4809) (4948:4948:4948))
        (PORT datab (719:719:719) (735:735:735))
        (PORT datac (730:730:730) (755:755:755))
        (PORT datad (263:263:263) (315:315:315))
        (IOPATH dataa combout (415:415:415) (442:442:442))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1436:1436:1436) (1410:1410:1410))
        (PORT datac (395:395:395) (414:414:414))
        (PORT datad (2046:2046:2046) (2111:2111:2111))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1352:1352:1352))
        (PORT datab (257:257:257) (301:301:301))
        (PORT datac (202:202:202) (241:241:241))
        (PORT datad (1674:1674:1674) (1684:1684:1684))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1412:1412:1412) (1454:1454:1454))
        (PORT datad (954:954:954) (961:961:961))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1772:1772:1772))
        (PORT datac (1648:1648:1648) (1597:1597:1597))
        (PORT datad (609:609:609) (607:607:607))
        (IOPATH dataa combout (416:416:416) (418:418:418))
        (IOPATH datac combout (297:297:297) (291:291:291))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1366:1366:1366))
        (PORT datab (244:244:244) (292:292:292))
        (PORT datac (1653:1653:1653) (1676:1676:1676))
        (PORT datad (204:204:204) (229:229:229))
        (IOPATH dataa combout (430:430:430) (447:447:447))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (291:291:291))
        (PORT datad (1640:1640:1640) (1651:1651:1651))
        (IOPATH datab combout (374:374:374) (376:376:376))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1430:1430:1430) (1411:1411:1411))
        (PORT datac (389:389:389) (413:413:413))
        (PORT datad (2032:2032:2032) (2048:2048:2048))
        (IOPATH datab combout (372:372:372) (376:376:376))
        (IOPATH datac combout (297:297:297) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1352:1352:1352))
        (PORT datab (257:257:257) (301:301:301))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (1674:1674:1674) (1684:1684:1684))
        (IOPATH dataa combout (424:424:424) (446:446:446))
        (IOPATH datab combout (419:419:419) (445:445:445))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1483:1483:1483) (1445:1445:1445))
        (PORT datad (2276:2276:2276) (2252:2252:2252))
        (IOPATH datac combout (294:294:294) (292:292:292))
        (IOPATH datad combout (160:160:160) (145:145:145))
      )
    )
  )
)
