$date
  Tue Dec 13 15:12:07 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module d_latch_tb $end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # y $end
$var reg 1 $ not_y $end
$var reg 1 % expect_y $end
$var reg 1 & expect_not_y $end
$scope module d_latch_0 $end
$var reg 1 ' d $end
$var reg 1 ( clk $end
$var reg 1 ) y $end
$var reg 1 * not_y $end
$var reg 1 + r $end
$var reg 1 , s $end
$scope module latch $end
$var reg 1 - r $end
$var reg 1 . s $end
$var reg 1 / y $end
$var reg 1 0 not_y $end
$var reg 1 1 q $end
$var reg 1 2 not_q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
U$
0%
0&
0'
0(
U)
U*
0+
0,
0-
0.
U/
U0
U1
U2
#1
1"
0#
1$
1&
1(
0)
1*
1+
1-
0/
10
01
12
#2
0"
0(
0+
0-
#3
1!
1'
#4
1"
1#
0$
1%
0&
1(
1)
0*
1,
1.
1/
00
11
02
#5
0"
0(
0,
0.
#6
1"
1(
1,
1.
#7
0"
0(
0,
0.
#8
0!
1"
0#
1$
0%
1&
0'
1(
0)
1*
1+
1-
0/
10
01
12
#9
0"
0(
0+
0-
#10
1"
1(
1+
1-
#11
0"
0(
0+
0-
#12
1!
1'
#13
