Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Sun Mar 16 18:29:28 2025
| Host         : Salifya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            output_vector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.366ns  (logic 5.716ns (39.787%)  route 8.650ns (60.213%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[3]_inst/O
                         net (fo=10, routed)          4.506     5.964    B_IBUF[3]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.153     6.117 r  output_vector_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.674     6.791    output_vector_OBUF[5]_inst_i_12_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.327     7.118 f  output_vector_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.664     7.783    output_vector_OBUF[5]_inst_i_5_n_0
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     7.907 r  output_vector_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.322     8.228    output_vector_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  output_vector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.483    10.836    output_vector_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.366 r  output_vector_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.366    output_vector[1]
    E19                                                               r  output_vector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            output_vector[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.238ns  (logic 5.700ns (40.036%)  route 8.538ns (59.964%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[3]_inst/O
                         net (fo=10, routed)          4.506     5.964    B_IBUF[3]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.153     6.117 r  output_vector_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.674     6.791    output_vector_OBUF[5]_inst_i_12_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.327     7.118 f  output_vector_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.831     7.950    output_vector_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  output_vector_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.444     8.518    output_vector_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.642 r  output_vector_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.082    10.724    output_vector_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.238 r  output_vector_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.238    output_vector[5]
    U15                                                               r  output_vector[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            output_vector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.176ns  (logic 5.695ns (40.172%)  route 8.481ns (59.828%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[3]_inst/O
                         net (fo=10, routed)          4.506     5.964    B_IBUF[3]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.153     6.117 r  output_vector_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.674     6.791    output_vector_OBUF[5]_inst_i_12_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.327     7.118 f  output_vector_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.664     7.783    output_vector_OBUF[5]_inst_i_5_n_0
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     7.907 r  output_vector_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.827     8.733    output_vector_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.857 r  output_vector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810    10.667    output_vector_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.176 r  output_vector_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.176    output_vector[3]
    V19                                                               r  output_vector[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            output_vector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.950ns  (logic 5.691ns (40.794%)  route 8.259ns (59.206%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[3]_inst/O
                         net (fo=10, routed)          4.506     5.964    B_IBUF[3]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.153     6.117 r  output_vector_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.674     6.791    output_vector_OBUF[5]_inst_i_12_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.327     7.118 f  output_vector_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.664     7.783    output_vector_OBUF[5]_inst_i_5_n_0
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     7.907 r  output_vector_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.332     8.239    output_vector_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y17          LUT6 (Prop_lut6_I1_O)        0.124     8.363 r  output_vector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.082    10.445    output_vector_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.950 r  output_vector_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.950    output_vector[0]
    U16                                                               r  output_vector[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            output_vector[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.528ns  (logic 5.962ns (44.076%)  route 7.565ns (55.924%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[3]_inst/O
                         net (fo=10, routed)          4.506     5.964    B_IBUF[3]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.153     6.117 r  output_vector_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.674     6.791    output_vector_OBUF[5]_inst_i_12_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.327     7.118 f  output_vector_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.579     7.697    output_vector_OBUF[5]_inst_i_5_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     7.821 r  output_vector_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.821    output_vector_OBUF[4]_inst_i_3_n_0
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I1_O)      0.217     8.038 r  output_vector_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.806     9.844    output_vector_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684    13.528 r  output_vector_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.528    output_vector[4]
    W18                                                               r  output_vector[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            output_vector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.369ns  (logic 5.687ns (42.536%)  route 7.683ns (57.464%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  B_IBUF[3]_inst/O
                         net (fo=10, routed)          4.506     5.964    B_IBUF[3]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.153     6.117 r  output_vector_OBUF[5]_inst_i_12/O
                         net (fo=1, routed)           0.674     6.791    output_vector_OBUF[5]_inst_i_12_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.327     7.118 f  output_vector_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.664     7.783    output_vector_OBUF[5]_inst_i_5_n_0
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     7.907 r  output_vector_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.167     8.073    output_vector_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.197 r  output_vector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.868    output_vector_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.369 r  output_vector_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.369    output_vector[2]
    U19                                                               r  output_vector[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            output_vector[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.469ns (58.554%)  route 1.040ns (41.446%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[0]_inst/O
                         net (fo=11, routed)          0.527     0.744    B_IBUF[0]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.789 r  output_vector_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.513     1.303    output_vector_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.508 r  output_vector_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.508    output_vector[0]
    U16                                                               r  output_vector[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            output_vector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.521ns (60.641%)  route 0.988ns (39.359%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=11, routed)          0.454     0.684    A_IBUF[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.729 r  output_vector_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.191     0.920    output_vector_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.965 r  output_vector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.307    output_vector_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.509 r  output_vector_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.509    output_vector[2]
    U19                                                               r  output_vector[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            output_vector[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.599ns (61.153%)  route 1.015ns (38.847%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  A_IBUF[4]_inst/O
                         net (fo=6, routed)           0.634     0.853    A_IBUF[4]
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.898 r  output_vector_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.898    output_vector_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     0.960 r  output_vector_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.382     1.341    output_vector_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.273     2.614 r  output_vector_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.614    output_vector[4]
    W18                                                               r  output_vector[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            output_vector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.532ns (56.401%)  route 1.184ns (43.599%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=12, routed)          0.701     0.933    A_IBUF[2]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.978 r  output_vector_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.092     1.070    output_vector_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.115 r  output_vector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.506    output_vector_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.716 r  output_vector_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.716    output_vector[3]
    V19                                                               r  output_vector[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            output_vector[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.495ns (51.941%)  route 1.383ns (48.059%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  A_IBUF[5]_inst/O
                         net (fo=4, routed)           0.870     1.104    A_IBUF[5]
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.045     1.149 r  output_vector_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.513     1.662    output_vector_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.877 r  output_vector_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.877    output_vector[5]
    U15                                                               r  output_vector[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            output_vector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.542ns (53.231%)  route 1.354ns (46.769%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=11, routed)          0.440     0.661    A_IBUF[0]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.706 r  output_vector_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.212     0.918    output_vector_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     0.963 r  output_vector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.702     1.665    output_vector_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.896 r  output_vector_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.896    output_vector[1]
    E19                                                               r  output_vector[1] (OUT)
  -------------------------------------------------------------------    -------------------





