

================================================================
== Vivado HLS Report for 'mergeClusters'
================================================================
* Date:           Mon Jan 21 16:13:52 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        proj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|     1.783|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     109|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|     109|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_96_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_84_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |tmp_s_fu_90_p2               |   icmp   |      0|  0|  13|          16|          16|
    |cet1_write_assign_fu_118_p3  |  select  |      0|  0|  16|           1|          16|
    |cet2_write_assign_fu_126_p3  |  select  |      0|  0|  16|           1|          16|
    |p_tmp_s_fu_110_p3            |  select  |      0|  0|  16|           1|           1|
    |tmp_14_s_fu_102_p3           |  select  |      0|  0|  16|           1|          16|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 109|          39|          84|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs | mergeClusters | return value |
|ap_return_0  | out |   16| ap_ctrl_hs | mergeClusters | return value |
|ap_return_1  | out |   16| ap_ctrl_hs | mergeClusters | return value |
|ap_return_2  | out |   16| ap_ctrl_hs | mergeClusters | return value |
|ap_return_3  | out |   16| ap_ctrl_hs | mergeClusters | return value |
|ap_return_4  | out |   16| ap_ctrl_hs | mergeClusters | return value |
|ap_return_5  | out |   16| ap_ctrl_hs | mergeClusters | return value |
|ieta1        |  in |    3|   ap_none  |     ieta1     |    scalar    |
|iphi1        |  in |    4|   ap_none  |     iphi1     |    scalar    |
|icet1        |  in |   16|   ap_none  |     icet1     |    scalar    |
|ieta2        |  in |    3|   ap_none  |     ieta2     |    scalar    |
|iphi2        |  in |   16|   ap_none  |     iphi2     |    scalar    |
|icet2        |  in |   16|   ap_none  |     icet2     |    scalar    |
+-------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%icet2_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %icet2)"   --->   Operation 2 'read' 'icet2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%iphi2_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %iphi2)"   --->   Operation 3 'read' 'iphi2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ieta2_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %ieta2)"   --->   Operation 4 'read' 'ieta2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%icet1_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %icet1)"   --->   Operation 5 'read' 'icet1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%iphi1_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %iphi1)"   --->   Operation 6 'read' 'iphi1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ieta1_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %ieta1)"   --->   Operation 7 'read' 'ieta1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%iphi1_cast1 = sext i4 %iphi1_read to i5"   --->   Operation 8 'sext' 'iphi1_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ieta2_cast2 = zext i3 %ieta2_read to i16"   --->   Operation 9 'zext' 'ieta2_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%iphi1_cast = zext i5 %iphi1_cast1 to i16"   --->   Operation 10 'zext' 'iphi1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ieta1_cast1 = zext i3 %ieta1_read to i16"   --->   Operation 11 'zext' 'ieta1_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/GCT.cc:362]   --->   Operation 12 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%tmp = icmp eq i3 %ieta1_read, %ieta2_read" [src/GCT.cc:364]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "%tmp_s = icmp ugt i16 %icet1_read, %icet2_read" [src/GCT.cc:365]   --->   Operation 14 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "%tmp_2 = add i16 %icet1_read, %icet2_read" [src/GCT.cc:369]   --->   Operation 15 'add' 'tmp_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node cet1_write_assign)   --->   "%tmp_14_s = select i1 %tmp_s, i16 %tmp_2, i16 0" [src/GCT.cc:365]   --->   Operation 16 'select' 'tmp_14_s' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node cet2_write_assign)   --->   "%p_tmp_s = select i1 %tmp_s, i16 0, i16 %tmp_2" [src/GCT.cc:365]   --->   Operation 17 'select' 'p_tmp_s' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.47ns) (out node of the LUT)   --->   "%cet1_write_assign = select i1 %tmp, i16 %tmp_14_s, i16 %icet1_read" [src/GCT.cc:358]   --->   Operation 18 'select' 'cet1_write_assign' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.47ns) (out node of the LUT)   --->   "%cet2_write_assign = select i1 %tmp, i16 %p_tmp_s, i16 %icet2_read" [src/GCT.cc:359]   --->   Operation 19 'select' 'cet2_write_assign' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16 } undef, i16 %ieta1_cast1, 0"   --->   Operation 20 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv, i16 %iphi1_cast, 1"   --->   Operation 21 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %cet1_write_assign, 2" [src/GCT.cc:358]   --->   Operation 22 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %ieta2_cast2, 3" [src/GCT.cc:358]   --->   Operation 23 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %iphi2_read, 4" [src/GCT.cc:358]   --->   Operation 24 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %cet2_write_assign, 5" [src/GCT.cc:358]   --->   Operation 25 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16 } %mrv_5" [src/GCT.cc:358]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ieta1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iphi1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icet1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ieta2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iphi2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icet2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
icet2_read        (read        ) [ 00]
iphi2_read        (read        ) [ 00]
ieta2_read        (read        ) [ 00]
icet1_read        (read        ) [ 00]
iphi1_read        (read        ) [ 00]
ieta1_read        (read        ) [ 00]
iphi1_cast1       (sext        ) [ 00]
ieta2_cast2       (zext        ) [ 00]
iphi1_cast        (zext        ) [ 00]
ieta1_cast1       (zext        ) [ 00]
StgValue_12       (specpipeline) [ 00]
tmp               (icmp        ) [ 01]
tmp_s             (icmp        ) [ 00]
tmp_2             (add         ) [ 00]
tmp_14_s          (select      ) [ 00]
p_tmp_s           (select      ) [ 00]
cet1_write_assign (select      ) [ 00]
cet2_write_assign (select      ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
mrv_2             (insertvalue ) [ 00]
mrv_3             (insertvalue ) [ 00]
mrv_4             (insertvalue ) [ 00]
mrv_5             (insertvalue ) [ 00]
StgValue_26       (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ieta1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ieta1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="iphi1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iphi1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="icet1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icet1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ieta2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ieta2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="iphi2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iphi2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="icet2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icet2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="icet2_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icet2_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="iphi2_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iphi2_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="ieta2_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="3" slack="0"/>
<pin id="47" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ieta2_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="icet1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icet1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="iphi1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iphi1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ieta1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="3" slack="0"/>
<pin id="65" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ieta1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="iphi1_cast1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="iphi1_cast1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ieta2_cast2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ieta2_cast2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="iphi1_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iphi1_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ieta1_cast1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ieta1_cast1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_s_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_14_s_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14_s/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_tmp_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cet1_write_assign_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cet1_write_assign/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cet2_write_assign_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cet2_write_assign/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mrv_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="96" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mrv_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="96" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mrv_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="96" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mrv_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="96" slack="0"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mrv_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="96" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mrv_5_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="96" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="10" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="56" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="44" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="68" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="62" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="62" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="44" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="50" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="32" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="32" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="90" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="96" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="90" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="96" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="84" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="102" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="50" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="84" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="110" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="32" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="80" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="76" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="118" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="72" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="38" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="126" pin="3"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mergeClusters : ieta1 | {1 }
	Port: mergeClusters : iphi1 | {1 }
	Port: mergeClusters : icet1 | {1 }
	Port: mergeClusters : ieta2 | {1 }
	Port: mergeClusters : iphi2 | {1 }
	Port: mergeClusters : icet2 | {1 }
  - Chain level:
	State 1
		iphi1_cast : 1
		tmp_14_s : 1
		p_tmp_s : 1
		cet1_write_assign : 2
		cet2_write_assign : 2
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		StgValue_26 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      tmp_14_s_fu_102     |    0    |    16   |
|  select  |      p_tmp_s_fu_110      |    0    |    16   |
|          | cet1_write_assign_fu_118 |    0    |    16   |
|          | cet2_write_assign_fu_126 |    0    |    16   |
|----------|--------------------------|---------|---------|
|    add   |        tmp_2_fu_96       |    0    |    23   |
|----------|--------------------------|---------|---------|
|   icmp   |         tmp_fu_84        |    0    |    9    |
|          |        tmp_s_fu_90       |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |   icet2_read_read_fu_32  |    0    |    0    |
|          |   iphi2_read_read_fu_38  |    0    |    0    |
|   read   |   ieta2_read_read_fu_44  |    0    |    0    |
|          |   icet1_read_read_fu_50  |    0    |    0    |
|          |   iphi1_read_read_fu_56  |    0    |    0    |
|          |   ieta1_read_read_fu_62  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     iphi1_cast1_fu_68    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     ieta2_cast2_fu_72    |    0    |    0    |
|   zext   |     iphi1_cast_fu_76     |    0    |    0    |
|          |     ieta1_cast1_fu_80    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        mrv_fu_134        |    0    |    0    |
|          |       mrv_1_fu_140       |    0    |    0    |
|insertvalue|       mrv_2_fu_146       |    0    |    0    |
|          |       mrv_3_fu_152       |    0    |    0    |
|          |       mrv_4_fu_158       |    0    |    0    |
|          |       mrv_5_fu_164       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   109   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   109  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   109  |
+-----------+--------+--------+
