EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# MC33883
#
DEF MC33883 IC 0 40 Y Y 1 L N
F0 "IC" -400 850 50 H V L BNN
F1 "MC33883" -400 -1100 50 H V L BNN
F2 "SO20L" 0 0 50 H I L BNN
F3 "NXP Semiconductors" 0 0 50 H I L BNN "MF"
F4 "2.71 USD" 0 0 50 H I L BNN "Price"
F5 "SOIC-20 NXP Semiconductors" 0 0 50 H I L BNN "Package"
F6 "Good" 0 0 50 H I L BNN "Availability"
F7 "MC33883HEG" 0 0 50 H I L BNN "MP"
F8 "BL Advanced Automotive Analog / H-Bridge Predriver%2C 1.0 A peak gate driver current%2C SOIC 20" 0 0 50 H I L BNN "Description"
DRAW
P 2 0 0 10 -400 800 500 800 N
P 2 0 0 10 500 800 500 -1000 N
P 2 0 0 10 500 -1000 -400 -1000 N
P 2 0 0 10 -400 -1000 -400 800 N
X VCC2 11 600 700 100 L 40 40 0 0 I 
X LR_OUT 10 600 100 100 L 40 40 0 0 P 
X GATE_HS2 18 600 -700 100 L 40 40 0 0 O 
X SRC_HS2 19 600 -800 100 L 40 40 0 0 O 
X GATE_LS2 15 600 -900 100 L 40 40 0 0 O 
X GND@1 9 -500 0 100 R 40 40 0 0 I 
X LS1 7 -500 -400 100 R 40 40 0 0 I 
X LS2 16 -500 -800 100 R 40 40 0 0 I 
X HS1 6 -500 -300 100 R 40 40 0 0 I 
X HS2 17 -500 -700 100 R 40 40 0 0 I 
X C1 13 -500 700 100 R 40 40 0 0 P 
X C2 2 -500 500 100 R 40 40 0 0 P 
X EN 20 -500 200 100 R 40 40 0 0 I 
X GATE_HS1 5 600 -300 100 L 40 40 0 0 O 
X SRC_HS1 4 600 -400 100 L 40 40 0 0 O 
X GATE_LS1 8 600 -500 100 L 40 40 0 0 O 
X CP_OUT1 3 600 300 100 L 40 40 0 0 P 
X VCC 1 600 500 100 L 40 40 0 0 I 
X GND@2 14 -500 -100 100 R 40 40 0 0 I 
X GND_A 12 600 -100 100 L 40 40 0 0 I 
ENDDRAW
ENDDEF
#
# End Library