
fproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000caa8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c3c  0800cc68  0800cc68  0000dc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8a4  0800d8a4  0000f0a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d8a4  0800d8a4  0000e8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8ac  0800d8ac  0000f0a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8ac  0800d8ac  0000e8ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d8b0  0800d8b0  0000e8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  0800d8b4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000255c  200000a4  0800d958  0000f0a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002600  0800d958  0000f600  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f0a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d79a  00000000  00000000  0000f0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000606a  00000000  00000000  0003c86e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002208  00000000  00000000  000428d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a1c  00000000  00000000  00044ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00032102  00000000  00000000  000464fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ac57  00000000  00000000  000785fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012595f  00000000  00000000  000a3255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001c8bb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009904  00000000  00000000  001c8c6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001d2570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001d25d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001d26ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200000a4 	.word	0x200000a4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800cc50 	.word	0x0800cc50

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000a8 	.word	0x200000a8
 80001fc:	0800cc50 	.word	0x0800cc50

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_dmul>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002be:	bf1d      	ittte	ne
 80002c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002c4:	ea94 0f0c 	teqne	r4, ip
 80002c8:	ea95 0f0c 	teqne	r5, ip
 80002cc:	f000 f8de 	bleq	800048c <__aeabi_dmul+0x1dc>
 80002d0:	442c      	add	r4, r5
 80002d2:	ea81 0603 	eor.w	r6, r1, r3
 80002d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002e2:	bf18      	it	ne
 80002e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002f0:	d038      	beq.n	8000364 <__aeabi_dmul+0xb4>
 80002f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002f6:	f04f 0500 	mov.w	r5, #0
 80002fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000302:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000306:	f04f 0600 	mov.w	r6, #0
 800030a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800030e:	f09c 0f00 	teq	ip, #0
 8000312:	bf18      	it	ne
 8000314:	f04e 0e01 	orrne.w	lr, lr, #1
 8000318:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800031c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000320:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000324:	d204      	bcs.n	8000330 <__aeabi_dmul+0x80>
 8000326:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800032a:	416d      	adcs	r5, r5
 800032c:	eb46 0606 	adc.w	r6, r6, r6
 8000330:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000334:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000338:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800033c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000340:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000344:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000348:	bf88      	it	hi
 800034a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800034e:	d81e      	bhi.n	800038e <__aeabi_dmul+0xde>
 8000350:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000368:	ea46 0101 	orr.w	r1, r6, r1
 800036c:	ea40 0002 	orr.w	r0, r0, r2
 8000370:	ea81 0103 	eor.w	r1, r1, r3
 8000374:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000378:	bfc2      	ittt	gt
 800037a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800037e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000382:	bd70      	popgt	{r4, r5, r6, pc}
 8000384:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000388:	f04f 0e00 	mov.w	lr, #0
 800038c:	3c01      	subs	r4, #1
 800038e:	f300 80ab 	bgt.w	80004e8 <__aeabi_dmul+0x238>
 8000392:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000396:	bfde      	ittt	le
 8000398:	2000      	movle	r0, #0
 800039a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800039e:	bd70      	pople	{r4, r5, r6, pc}
 80003a0:	f1c4 0400 	rsb	r4, r4, #0
 80003a4:	3c20      	subs	r4, #32
 80003a6:	da35      	bge.n	8000414 <__aeabi_dmul+0x164>
 80003a8:	340c      	adds	r4, #12
 80003aa:	dc1b      	bgt.n	80003e4 <__aeabi_dmul+0x134>
 80003ac:	f104 0414 	add.w	r4, r4, #20
 80003b0:	f1c4 0520 	rsb	r5, r4, #32
 80003b4:	fa00 f305 	lsl.w	r3, r0, r5
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f205 	lsl.w	r2, r1, r5
 80003c0:	ea40 0002 	orr.w	r0, r0, r2
 80003c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d0:	fa21 f604 	lsr.w	r6, r1, r4
 80003d4:	eb42 0106 	adc.w	r1, r2, r6
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 040c 	rsb	r4, r4, #12
 80003e8:	f1c4 0520 	rsb	r5, r4, #32
 80003ec:	fa00 f304 	lsl.w	r3, r0, r4
 80003f0:	fa20 f005 	lsr.w	r0, r0, r5
 80003f4:	fa01 f204 	lsl.w	r2, r1, r4
 80003f8:	ea40 0002 	orr.w	r0, r0, r2
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000400:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000404:	f141 0100 	adc.w	r1, r1, #0
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f205 	lsl.w	r2, r0, r5
 800041c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000420:	fa20 f304 	lsr.w	r3, r0, r4
 8000424:	fa01 f205 	lsl.w	r2, r1, r5
 8000428:	ea43 0302 	orr.w	r3, r3, r2
 800042c:	fa21 f004 	lsr.w	r0, r1, r4
 8000430:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000434:	fa21 f204 	lsr.w	r2, r1, r4
 8000438:	ea20 0002 	bic.w	r0, r0, r2
 800043c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000440:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000444:	bf08      	it	eq
 8000446:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f094 0f00 	teq	r4, #0
 8000450:	d10f      	bne.n	8000472 <__aeabi_dmul+0x1c2>
 8000452:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000456:	0040      	lsls	r0, r0, #1
 8000458:	eb41 0101 	adc.w	r1, r1, r1
 800045c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000460:	bf08      	it	eq
 8000462:	3c01      	subeq	r4, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1a6>
 8000466:	ea41 0106 	orr.w	r1, r1, r6
 800046a:	f095 0f00 	teq	r5, #0
 800046e:	bf18      	it	ne
 8000470:	4770      	bxne	lr
 8000472:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	eb43 0303 	adc.w	r3, r3, r3
 800047c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000480:	bf08      	it	eq
 8000482:	3d01      	subeq	r5, #1
 8000484:	d0f7      	beq.n	8000476 <__aeabi_dmul+0x1c6>
 8000486:	ea43 0306 	orr.w	r3, r3, r6
 800048a:	4770      	bx	lr
 800048c:	ea94 0f0c 	teq	r4, ip
 8000490:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000494:	bf18      	it	ne
 8000496:	ea95 0f0c 	teqne	r5, ip
 800049a:	d00c      	beq.n	80004b6 <__aeabi_dmul+0x206>
 800049c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004a0:	bf18      	it	ne
 80004a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a6:	d1d1      	bne.n	800044c <__aeabi_dmul+0x19c>
 80004a8:	ea81 0103 	eor.w	r1, r1, r3
 80004ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004b0:	f04f 0000 	mov.w	r0, #0
 80004b4:	bd70      	pop	{r4, r5, r6, pc}
 80004b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ba:	bf06      	itte	eq
 80004bc:	4610      	moveq	r0, r2
 80004be:	4619      	moveq	r1, r3
 80004c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004c4:	d019      	beq.n	80004fa <__aeabi_dmul+0x24a>
 80004c6:	ea94 0f0c 	teq	r4, ip
 80004ca:	d102      	bne.n	80004d2 <__aeabi_dmul+0x222>
 80004cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004d0:	d113      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004d2:	ea95 0f0c 	teq	r5, ip
 80004d6:	d105      	bne.n	80004e4 <__aeabi_dmul+0x234>
 80004d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004dc:	bf1c      	itt	ne
 80004de:	4610      	movne	r0, r2
 80004e0:	4619      	movne	r1, r3
 80004e2:	d10a      	bne.n	80004fa <__aeabi_dmul+0x24a>
 80004e4:	ea81 0103 	eor.w	r1, r1, r3
 80004e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd70      	pop	{r4, r5, r6, pc}
 80004fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000502:	bd70      	pop	{r4, r5, r6, pc}

08000504 <__aeabi_drsub>:
 8000504:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000508:	e002      	b.n	8000510 <__adddf3>
 800050a:	bf00      	nop

0800050c <__aeabi_dsub>:
 800050c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000510 <__adddf3>:
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000516:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800051a:	ea94 0f05 	teq	r4, r5
 800051e:	bf08      	it	eq
 8000520:	ea90 0f02 	teqeq	r0, r2
 8000524:	bf1f      	itttt	ne
 8000526:	ea54 0c00 	orrsne.w	ip, r4, r0
 800052a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800052e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000536:	f000 80e2 	beq.w	80006fe <__adddf3+0x1ee>
 800053a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800053e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000542:	bfb8      	it	lt
 8000544:	426d      	neglt	r5, r5
 8000546:	dd0c      	ble.n	8000562 <__adddf3+0x52>
 8000548:	442c      	add	r4, r5
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	ea82 0000 	eor.w	r0, r2, r0
 8000556:	ea83 0101 	eor.w	r1, r3, r1
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	2d36      	cmp	r5, #54	@ 0x36
 8000564:	bf88      	it	hi
 8000566:	bd30      	pophi	{r4, r5, pc}
 8000568:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800056c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000570:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000578:	d002      	beq.n	8000580 <__adddf3+0x70>
 800057a:	4240      	negs	r0, r0
 800057c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000580:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000584:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800058c:	d002      	beq.n	8000594 <__adddf3+0x84>
 800058e:	4252      	negs	r2, r2
 8000590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000594:	ea94 0f05 	teq	r4, r5
 8000598:	f000 80a7 	beq.w	80006ea <__adddf3+0x1da>
 800059c:	f1a4 0401 	sub.w	r4, r4, #1
 80005a0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005a4:	db0d      	blt.n	80005c2 <__adddf3+0xb2>
 80005a6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005aa:	fa22 f205 	lsr.w	r2, r2, r5
 80005ae:	1880      	adds	r0, r0, r2
 80005b0:	f141 0100 	adc.w	r1, r1, #0
 80005b4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005b8:	1880      	adds	r0, r0, r2
 80005ba:	fa43 f305 	asr.w	r3, r3, r5
 80005be:	4159      	adcs	r1, r3
 80005c0:	e00e      	b.n	80005e0 <__adddf3+0xd0>
 80005c2:	f1a5 0520 	sub.w	r5, r5, #32
 80005c6:	f10e 0e20 	add.w	lr, lr, #32
 80005ca:	2a01      	cmp	r2, #1
 80005cc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d0:	bf28      	it	cs
 80005d2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005d6:	fa43 f305 	asr.w	r3, r3, r5
 80005da:	18c0      	adds	r0, r0, r3
 80005dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	d507      	bpl.n	80005f6 <__adddf3+0xe6>
 80005e6:	f04f 0e00 	mov.w	lr, #0
 80005ea:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ee:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005f2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005f6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005fa:	d31b      	bcc.n	8000634 <__adddf3+0x124>
 80005fc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000600:	d30c      	bcc.n	800061c <__adddf3+0x10c>
 8000602:	0849      	lsrs	r1, r1, #1
 8000604:	ea5f 0030 	movs.w	r0, r0, rrx
 8000608:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800060c:	f104 0401 	add.w	r4, r4, #1
 8000610:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000614:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000618:	f080 809a 	bcs.w	8000750 <__adddf3+0x240>
 800061c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000620:	bf08      	it	eq
 8000622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000626:	f150 0000 	adcs.w	r0, r0, #0
 800062a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062e:	ea41 0105 	orr.w	r1, r1, r5
 8000632:	bd30      	pop	{r4, r5, pc}
 8000634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000638:	4140      	adcs	r0, r0
 800063a:	eb41 0101 	adc.w	r1, r1, r1
 800063e:	3c01      	subs	r4, #1
 8000640:	bf28      	it	cs
 8000642:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000646:	d2e9      	bcs.n	800061c <__adddf3+0x10c>
 8000648:	f091 0f00 	teq	r1, #0
 800064c:	bf04      	itt	eq
 800064e:	4601      	moveq	r1, r0
 8000650:	2000      	moveq	r0, #0
 8000652:	fab1 f381 	clz	r3, r1
 8000656:	bf08      	it	eq
 8000658:	3320      	addeq	r3, #32
 800065a:	f1a3 030b 	sub.w	r3, r3, #11
 800065e:	f1b3 0220 	subs.w	r2, r3, #32
 8000662:	da0c      	bge.n	800067e <__adddf3+0x16e>
 8000664:	320c      	adds	r2, #12
 8000666:	dd08      	ble.n	800067a <__adddf3+0x16a>
 8000668:	f102 0c14 	add.w	ip, r2, #20
 800066c:	f1c2 020c 	rsb	r2, r2, #12
 8000670:	fa01 f00c 	lsl.w	r0, r1, ip
 8000674:	fa21 f102 	lsr.w	r1, r1, r2
 8000678:	e00c      	b.n	8000694 <__adddf3+0x184>
 800067a:	f102 0214 	add.w	r2, r2, #20
 800067e:	bfd8      	it	le
 8000680:	f1c2 0c20 	rsble	ip, r2, #32
 8000684:	fa01 f102 	lsl.w	r1, r1, r2
 8000688:	fa20 fc0c 	lsr.w	ip, r0, ip
 800068c:	bfdc      	itt	le
 800068e:	ea41 010c 	orrle.w	r1, r1, ip
 8000692:	4090      	lslle	r0, r2
 8000694:	1ae4      	subs	r4, r4, r3
 8000696:	bfa2      	ittt	ge
 8000698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800069c:	4329      	orrge	r1, r5
 800069e:	bd30      	popge	{r4, r5, pc}
 80006a0:	ea6f 0404 	mvn.w	r4, r4
 80006a4:	3c1f      	subs	r4, #31
 80006a6:	da1c      	bge.n	80006e2 <__adddf3+0x1d2>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc0e      	bgt.n	80006ca <__adddf3+0x1ba>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0220 	rsb	r2, r4, #32
 80006b4:	fa20 f004 	lsr.w	r0, r0, r4
 80006b8:	fa01 f302 	lsl.w	r3, r1, r2
 80006bc:	ea40 0003 	orr.w	r0, r0, r3
 80006c0:	fa21 f304 	lsr.w	r3, r1, r4
 80006c4:	ea45 0103 	orr.w	r1, r5, r3
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f1c4 040c 	rsb	r4, r4, #12
 80006ce:	f1c4 0220 	rsb	r2, r4, #32
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 f304 	lsl.w	r3, r1, r4
 80006da:	ea40 0003 	orr.w	r0, r0, r3
 80006de:	4629      	mov	r1, r5
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	fa21 f004 	lsr.w	r0, r1, r4
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	f094 0f00 	teq	r4, #0
 80006ee:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006f2:	bf06      	itte	eq
 80006f4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006f8:	3401      	addeq	r4, #1
 80006fa:	3d01      	subne	r5, #1
 80006fc:	e74e      	b.n	800059c <__adddf3+0x8c>
 80006fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000702:	bf18      	it	ne
 8000704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000708:	d029      	beq.n	800075e <__adddf3+0x24e>
 800070a:	ea94 0f05 	teq	r4, r5
 800070e:	bf08      	it	eq
 8000710:	ea90 0f02 	teqeq	r0, r2
 8000714:	d005      	beq.n	8000722 <__adddf3+0x212>
 8000716:	ea54 0c00 	orrs.w	ip, r4, r0
 800071a:	bf04      	itt	eq
 800071c:	4619      	moveq	r1, r3
 800071e:	4610      	moveq	r0, r2
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea91 0f03 	teq	r1, r3
 8000726:	bf1e      	ittt	ne
 8000728:	2100      	movne	r1, #0
 800072a:	2000      	movne	r0, #0
 800072c:	bd30      	popne	{r4, r5, pc}
 800072e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000732:	d105      	bne.n	8000740 <__adddf3+0x230>
 8000734:	0040      	lsls	r0, r0, #1
 8000736:	4149      	adcs	r1, r1
 8000738:	bf28      	it	cs
 800073a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800073e:	bd30      	pop	{r4, r5, pc}
 8000740:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000744:	bf3c      	itt	cc
 8000746:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800074a:	bd30      	popcc	{r4, r5, pc}
 800074c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000750:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000754:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd30      	pop	{r4, r5, pc}
 800075e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000762:	bf1a      	itte	ne
 8000764:	4619      	movne	r1, r3
 8000766:	4610      	movne	r0, r2
 8000768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800076c:	bf1c      	itt	ne
 800076e:	460b      	movne	r3, r1
 8000770:	4602      	movne	r2, r0
 8000772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000776:	bf06      	itte	eq
 8000778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800077c:	ea91 0f03 	teqeq	r1, r3
 8000780:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000784:	bd30      	pop	{r4, r5, pc}
 8000786:	bf00      	nop

08000788 <__aeabi_ui2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800079c:	f04f 0500 	mov.w	r5, #0
 80007a0:	f04f 0100 	mov.w	r1, #0
 80007a4:	e750      	b.n	8000648 <__adddf3+0x138>
 80007a6:	bf00      	nop

080007a8 <__aeabi_i2d>:
 80007a8:	f090 0f00 	teq	r0, #0
 80007ac:	bf04      	itt	eq
 80007ae:	2100      	moveq	r1, #0
 80007b0:	4770      	bxeq	lr
 80007b2:	b530      	push	{r4, r5, lr}
 80007b4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007bc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007c0:	bf48      	it	mi
 80007c2:	4240      	negmi	r0, r0
 80007c4:	f04f 0100 	mov.w	r1, #0
 80007c8:	e73e      	b.n	8000648 <__adddf3+0x138>
 80007ca:	bf00      	nop

080007cc <__aeabi_f2d>:
 80007cc:	0042      	lsls	r2, r0, #1
 80007ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007d2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007da:	bf1f      	itttt	ne
 80007dc:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007e0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007e4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007e8:	4770      	bxne	lr
 80007ea:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ee:	bf08      	it	eq
 80007f0:	4770      	bxeq	lr
 80007f2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007f6:	bf04      	itt	eq
 80007f8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000804:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000808:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	e71c      	b.n	8000648 <__adddf3+0x138>
 800080e:	bf00      	nop

08000810 <__aeabi_ul2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f04f 0500 	mov.w	r5, #0
 800081e:	e00a      	b.n	8000836 <__aeabi_l2d+0x16>

08000820 <__aeabi_l2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800082e:	d502      	bpl.n	8000836 <__aeabi_l2d+0x16>
 8000830:	4240      	negs	r0, r0
 8000832:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000836:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800083a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800083e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000842:	f43f aed8 	beq.w	80005f6 <__adddf3+0xe6>
 8000846:	f04f 0203 	mov.w	r2, #3
 800084a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800084e:	bf18      	it	ne
 8000850:	3203      	addne	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800085e:	f1c2 0320 	rsb	r3, r2, #32
 8000862:	fa00 fc03 	lsl.w	ip, r0, r3
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 fe03 	lsl.w	lr, r1, r3
 800086e:	ea40 000e 	orr.w	r0, r0, lr
 8000872:	fa21 f102 	lsr.w	r1, r1, r2
 8000876:	4414      	add	r4, r2
 8000878:	e6bd      	b.n	80005f6 <__adddf3+0xe6>
 800087a:	bf00      	nop

0800087c <__aeabi_d2f>:
 800087c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000880:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000884:	bf24      	itt	cs
 8000886:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800088a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800088e:	d90d      	bls.n	80008ac <__aeabi_d2f+0x30>
 8000890:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000894:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000898:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800089c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008a0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008a4:	bf08      	it	eq
 80008a6:	f020 0001 	biceq.w	r0, r0, #1
 80008aa:	4770      	bx	lr
 80008ac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008b0:	d121      	bne.n	80008f6 <__aeabi_d2f+0x7a>
 80008b2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008b6:	bfbc      	itt	lt
 80008b8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008bc:	4770      	bxlt	lr
 80008be:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008c2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008c6:	f1c2 0218 	rsb	r2, r2, #24
 80008ca:	f1c2 0c20 	rsb	ip, r2, #32
 80008ce:	fa10 f30c 	lsls.w	r3, r0, ip
 80008d2:	fa20 f002 	lsr.w	r0, r0, r2
 80008d6:	bf18      	it	ne
 80008d8:	f040 0001 	orrne.w	r0, r0, #1
 80008dc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008e0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008e4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008e8:	ea40 000c 	orr.w	r0, r0, ip
 80008ec:	fa23 f302 	lsr.w	r3, r3, r2
 80008f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008f4:	e7cc      	b.n	8000890 <__aeabi_d2f+0x14>
 80008f6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008fa:	d107      	bne.n	800090c <__aeabi_d2f+0x90>
 80008fc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000900:	bf1e      	ittt	ne
 8000902:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000906:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800090a:	4770      	bxne	lr
 800090c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000910:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000914:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop

0800091c <__aeabi_uldivmod>:
 800091c:	b953      	cbnz	r3, 8000934 <__aeabi_uldivmod+0x18>
 800091e:	b94a      	cbnz	r2, 8000934 <__aeabi_uldivmod+0x18>
 8000920:	2900      	cmp	r1, #0
 8000922:	bf08      	it	eq
 8000924:	2800      	cmpeq	r0, #0
 8000926:	bf1c      	itt	ne
 8000928:	f04f 31ff 	movne.w	r1, #4294967295
 800092c:	f04f 30ff 	movne.w	r0, #4294967295
 8000930:	f000 b988 	b.w	8000c44 <__aeabi_idiv0>
 8000934:	f1ad 0c08 	sub.w	ip, sp, #8
 8000938:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800093c:	f000 f806 	bl	800094c <__udivmoddi4>
 8000940:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000944:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000948:	b004      	add	sp, #16
 800094a:	4770      	bx	lr

0800094c <__udivmoddi4>:
 800094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000950:	9d08      	ldr	r5, [sp, #32]
 8000952:	468e      	mov	lr, r1
 8000954:	4604      	mov	r4, r0
 8000956:	4688      	mov	r8, r1
 8000958:	2b00      	cmp	r3, #0
 800095a:	d14a      	bne.n	80009f2 <__udivmoddi4+0xa6>
 800095c:	428a      	cmp	r2, r1
 800095e:	4617      	mov	r7, r2
 8000960:	d962      	bls.n	8000a28 <__udivmoddi4+0xdc>
 8000962:	fab2 f682 	clz	r6, r2
 8000966:	b14e      	cbz	r6, 800097c <__udivmoddi4+0x30>
 8000968:	f1c6 0320 	rsb	r3, r6, #32
 800096c:	fa01 f806 	lsl.w	r8, r1, r6
 8000970:	fa20 f303 	lsr.w	r3, r0, r3
 8000974:	40b7      	lsls	r7, r6
 8000976:	ea43 0808 	orr.w	r8, r3, r8
 800097a:	40b4      	lsls	r4, r6
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	fa1f fc87 	uxth.w	ip, r7
 8000984:	fbb8 f1fe 	udiv	r1, r8, lr
 8000988:	0c23      	lsrs	r3, r4, #16
 800098a:	fb0e 8811 	mls	r8, lr, r1, r8
 800098e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000992:	fb01 f20c 	mul.w	r2, r1, ip
 8000996:	429a      	cmp	r2, r3
 8000998:	d909      	bls.n	80009ae <__udivmoddi4+0x62>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f101 30ff 	add.w	r0, r1, #4294967295
 80009a0:	f080 80ea 	bcs.w	8000b78 <__udivmoddi4+0x22c>
 80009a4:	429a      	cmp	r2, r3
 80009a6:	f240 80e7 	bls.w	8000b78 <__udivmoddi4+0x22c>
 80009aa:	3902      	subs	r1, #2
 80009ac:	443b      	add	r3, r7
 80009ae:	1a9a      	subs	r2, r3, r2
 80009b0:	b2a3      	uxth	r3, r4
 80009b2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009b6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009be:	fb00 fc0c 	mul.w	ip, r0, ip
 80009c2:	459c      	cmp	ip, r3
 80009c4:	d909      	bls.n	80009da <__udivmoddi4+0x8e>
 80009c6:	18fb      	adds	r3, r7, r3
 80009c8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009cc:	f080 80d6 	bcs.w	8000b7c <__udivmoddi4+0x230>
 80009d0:	459c      	cmp	ip, r3
 80009d2:	f240 80d3 	bls.w	8000b7c <__udivmoddi4+0x230>
 80009d6:	443b      	add	r3, r7
 80009d8:	3802      	subs	r0, #2
 80009da:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80009de:	eba3 030c 	sub.w	r3, r3, ip
 80009e2:	2100      	movs	r1, #0
 80009e4:	b11d      	cbz	r5, 80009ee <__udivmoddi4+0xa2>
 80009e6:	40f3      	lsrs	r3, r6
 80009e8:	2200      	movs	r2, #0
 80009ea:	e9c5 3200 	strd	r3, r2, [r5]
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d905      	bls.n	8000a02 <__udivmoddi4+0xb6>
 80009f6:	b10d      	cbz	r5, 80009fc <__udivmoddi4+0xb0>
 80009f8:	e9c5 0100 	strd	r0, r1, [r5]
 80009fc:	2100      	movs	r1, #0
 80009fe:	4608      	mov	r0, r1
 8000a00:	e7f5      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a02:	fab3 f183 	clz	r1, r3
 8000a06:	2900      	cmp	r1, #0
 8000a08:	d146      	bne.n	8000a98 <__udivmoddi4+0x14c>
 8000a0a:	4573      	cmp	r3, lr
 8000a0c:	d302      	bcc.n	8000a14 <__udivmoddi4+0xc8>
 8000a0e:	4282      	cmp	r2, r0
 8000a10:	f200 8105 	bhi.w	8000c1e <__udivmoddi4+0x2d2>
 8000a14:	1a84      	subs	r4, r0, r2
 8000a16:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	4690      	mov	r8, r2
 8000a1e:	2d00      	cmp	r5, #0
 8000a20:	d0e5      	beq.n	80009ee <__udivmoddi4+0xa2>
 8000a22:	e9c5 4800 	strd	r4, r8, [r5]
 8000a26:	e7e2      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a28:	2a00      	cmp	r2, #0
 8000a2a:	f000 8090 	beq.w	8000b4e <__udivmoddi4+0x202>
 8000a2e:	fab2 f682 	clz	r6, r2
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	f040 80a4 	bne.w	8000b80 <__udivmoddi4+0x234>
 8000a38:	1a8a      	subs	r2, r1, r2
 8000a3a:	0c03      	lsrs	r3, r0, #16
 8000a3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a40:	b280      	uxth	r0, r0
 8000a42:	b2bc      	uxth	r4, r7
 8000a44:	2101      	movs	r1, #1
 8000a46:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a4a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a52:	fb04 f20c 	mul.w	r2, r4, ip
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d907      	bls.n	8000a6a <__udivmoddi4+0x11e>
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a60:	d202      	bcs.n	8000a68 <__udivmoddi4+0x11c>
 8000a62:	429a      	cmp	r2, r3
 8000a64:	f200 80e0 	bhi.w	8000c28 <__udivmoddi4+0x2dc>
 8000a68:	46c4      	mov	ip, r8
 8000a6a:	1a9b      	subs	r3, r3, r2
 8000a6c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a70:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a74:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a78:	fb02 f404 	mul.w	r4, r2, r4
 8000a7c:	429c      	cmp	r4, r3
 8000a7e:	d907      	bls.n	8000a90 <__udivmoddi4+0x144>
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a86:	d202      	bcs.n	8000a8e <__udivmoddi4+0x142>
 8000a88:	429c      	cmp	r4, r3
 8000a8a:	f200 80ca 	bhi.w	8000c22 <__udivmoddi4+0x2d6>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	1b1b      	subs	r3, r3, r4
 8000a92:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a96:	e7a5      	b.n	80009e4 <__udivmoddi4+0x98>
 8000a98:	f1c1 0620 	rsb	r6, r1, #32
 8000a9c:	408b      	lsls	r3, r1
 8000a9e:	fa22 f706 	lsr.w	r7, r2, r6
 8000aa2:	431f      	orrs	r7, r3
 8000aa4:	fa0e f401 	lsl.w	r4, lr, r1
 8000aa8:	fa20 f306 	lsr.w	r3, r0, r6
 8000aac:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ab0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ab4:	4323      	orrs	r3, r4
 8000ab6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aba:	fa1f fc87 	uxth.w	ip, r7
 8000abe:	fbbe f0f9 	udiv	r0, lr, r9
 8000ac2:	0c1c      	lsrs	r4, r3, #16
 8000ac4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ac8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000acc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ad0:	45a6      	cmp	lr, r4
 8000ad2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x1a0>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ade:	f080 809c 	bcs.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae2:	45a6      	cmp	lr, r4
 8000ae4:	f240 8099 	bls.w	8000c1a <__udivmoddi4+0x2ce>
 8000ae8:	3802      	subs	r0, #2
 8000aea:	443c      	add	r4, r7
 8000aec:	eba4 040e 	sub.w	r4, r4, lr
 8000af0:	fa1f fe83 	uxth.w	lr, r3
 8000af4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000af8:	fb09 4413 	mls	r4, r9, r3, r4
 8000afc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b00:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b04:	45a4      	cmp	ip, r4
 8000b06:	d908      	bls.n	8000b1a <__udivmoddi4+0x1ce>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b0e:	f080 8082 	bcs.w	8000c16 <__udivmoddi4+0x2ca>
 8000b12:	45a4      	cmp	ip, r4
 8000b14:	d97f      	bls.n	8000c16 <__udivmoddi4+0x2ca>
 8000b16:	3b02      	subs	r3, #2
 8000b18:	443c      	add	r4, r7
 8000b1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b1e:	eba4 040c 	sub.w	r4, r4, ip
 8000b22:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b26:	4564      	cmp	r4, ip
 8000b28:	4673      	mov	r3, lr
 8000b2a:	46e1      	mov	r9, ip
 8000b2c:	d362      	bcc.n	8000bf4 <__udivmoddi4+0x2a8>
 8000b2e:	d05f      	beq.n	8000bf0 <__udivmoddi4+0x2a4>
 8000b30:	b15d      	cbz	r5, 8000b4a <__udivmoddi4+0x1fe>
 8000b32:	ebb8 0203 	subs.w	r2, r8, r3
 8000b36:	eb64 0409 	sbc.w	r4, r4, r9
 8000b3a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b3e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b42:	431e      	orrs	r6, r3
 8000b44:	40cc      	lsrs	r4, r1
 8000b46:	e9c5 6400 	strd	r6, r4, [r5]
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	e74f      	b.n	80009ee <__udivmoddi4+0xa2>
 8000b4e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b52:	0c01      	lsrs	r1, r0, #16
 8000b54:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b58:	b280      	uxth	r0, r0
 8000b5a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b5e:	463b      	mov	r3, r7
 8000b60:	4638      	mov	r0, r7
 8000b62:	463c      	mov	r4, r7
 8000b64:	46b8      	mov	r8, r7
 8000b66:	46be      	mov	lr, r7
 8000b68:	2620      	movs	r6, #32
 8000b6a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b6e:	eba2 0208 	sub.w	r2, r2, r8
 8000b72:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b76:	e766      	b.n	8000a46 <__udivmoddi4+0xfa>
 8000b78:	4601      	mov	r1, r0
 8000b7a:	e718      	b.n	80009ae <__udivmoddi4+0x62>
 8000b7c:	4610      	mov	r0, r2
 8000b7e:	e72c      	b.n	80009da <__udivmoddi4+0x8e>
 8000b80:	f1c6 0220 	rsb	r2, r6, #32
 8000b84:	fa2e f302 	lsr.w	r3, lr, r2
 8000b88:	40b7      	lsls	r7, r6
 8000b8a:	40b1      	lsls	r1, r6
 8000b8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	430a      	orrs	r2, r1
 8000b96:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b9a:	b2bc      	uxth	r4, r7
 8000b9c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ba0:	0c11      	lsrs	r1, r2, #16
 8000ba2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba6:	fb08 f904 	mul.w	r9, r8, r4
 8000baa:	40b0      	lsls	r0, r6
 8000bac:	4589      	cmp	r9, r1
 8000bae:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000bb2:	b280      	uxth	r0, r0
 8000bb4:	d93e      	bls.n	8000c34 <__udivmoddi4+0x2e8>
 8000bb6:	1879      	adds	r1, r7, r1
 8000bb8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bbc:	d201      	bcs.n	8000bc2 <__udivmoddi4+0x276>
 8000bbe:	4589      	cmp	r9, r1
 8000bc0:	d81f      	bhi.n	8000c02 <__udivmoddi4+0x2b6>
 8000bc2:	eba1 0109 	sub.w	r1, r1, r9
 8000bc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bca:	fb09 f804 	mul.w	r8, r9, r4
 8000bce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bd2:	b292      	uxth	r2, r2
 8000bd4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bd8:	4542      	cmp	r2, r8
 8000bda:	d229      	bcs.n	8000c30 <__udivmoddi4+0x2e4>
 8000bdc:	18ba      	adds	r2, r7, r2
 8000bde:	f109 31ff 	add.w	r1, r9, #4294967295
 8000be2:	d2c4      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be4:	4542      	cmp	r2, r8
 8000be6:	d2c2      	bcs.n	8000b6e <__udivmoddi4+0x222>
 8000be8:	f1a9 0102 	sub.w	r1, r9, #2
 8000bec:	443a      	add	r2, r7
 8000bee:	e7be      	b.n	8000b6e <__udivmoddi4+0x222>
 8000bf0:	45f0      	cmp	r8, lr
 8000bf2:	d29d      	bcs.n	8000b30 <__udivmoddi4+0x1e4>
 8000bf4:	ebbe 0302 	subs.w	r3, lr, r2
 8000bf8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bfc:	3801      	subs	r0, #1
 8000bfe:	46e1      	mov	r9, ip
 8000c00:	e796      	b.n	8000b30 <__udivmoddi4+0x1e4>
 8000c02:	eba7 0909 	sub.w	r9, r7, r9
 8000c06:	4449      	add	r1, r9
 8000c08:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c10:	fb09 f804 	mul.w	r8, r9, r4
 8000c14:	e7db      	b.n	8000bce <__udivmoddi4+0x282>
 8000c16:	4673      	mov	r3, lr
 8000c18:	e77f      	b.n	8000b1a <__udivmoddi4+0x1ce>
 8000c1a:	4650      	mov	r0, sl
 8000c1c:	e766      	b.n	8000aec <__udivmoddi4+0x1a0>
 8000c1e:	4608      	mov	r0, r1
 8000c20:	e6fd      	b.n	8000a1e <__udivmoddi4+0xd2>
 8000c22:	443b      	add	r3, r7
 8000c24:	3a02      	subs	r2, #2
 8000c26:	e733      	b.n	8000a90 <__udivmoddi4+0x144>
 8000c28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c2c:	443b      	add	r3, r7
 8000c2e:	e71c      	b.n	8000a6a <__udivmoddi4+0x11e>
 8000c30:	4649      	mov	r1, r9
 8000c32:	e79c      	b.n	8000b6e <__udivmoddi4+0x222>
 8000c34:	eba1 0109 	sub.w	r1, r1, r9
 8000c38:	46c4      	mov	ip, r8
 8000c3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c3e:	fb09 f804 	mul.w	r8, r9, r4
 8000c42:	e7c4      	b.n	8000bce <__udivmoddi4+0x282>

08000c44 <__aeabi_idiv0>:
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08a      	sub	sp, #40	@ 0x28
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000c4e:	463b      	mov	r3, r7
 8000c50:	2228      	movs	r2, #40	@ 0x28
 8000c52:	2100      	movs	r1, #0
 8000c54:	4618      	mov	r0, r3
 8000c56:	f00a ffac 	bl	800bbb2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000c5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <MX_DAC1_Init+0x60>)
 8000c5c:	4a13      	ldr	r2, [pc, #76]	@ (8000cac <MX_DAC1_Init+0x64>)
 8000c5e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000c60:	4811      	ldr	r0, [pc, #68]	@ (8000ca8 <MX_DAC1_Init+0x60>)
 8000c62:	f002 fe81 	bl	8003968 <HAL_DAC_Init>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000c6c:	f001 f95e 	bl	8001f2c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000c70:	2300      	movs	r3, #0
 8000c72:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000c74:	230a      	movs	r3, #10
 8000c76:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000c78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c7c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000c82:	2300      	movs	r3, #0
 8000c84:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4805      	ldr	r0, [pc, #20]	@ (8000ca8 <MX_DAC1_Init+0x60>)
 8000c92:	f003 f81f 	bl	8003cd4 <HAL_DAC_ConfigChannel>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000c9c:	f001 f946 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000ca0:	bf00      	nop
 8000ca2:	3728      	adds	r7, #40	@ 0x28
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	200000c0 	.word	0x200000c0
 8000cac:	40007400 	.word	0x40007400

08000cb0 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08a      	sub	sp, #40	@ 0x28
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8000d8c <HAL_DAC_MspInit+0xdc>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d157      	bne.n	8000d82 <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000cd2:	4b2f      	ldr	r3, [pc, #188]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd6:	4a2e      	ldr	r2, [pc, #184]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cd8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cde:	4b2c      	ldr	r3, [pc, #176]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b29      	ldr	r3, [pc, #164]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cee:	4a28      	ldr	r2, [pc, #160]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf6:	4b26      	ldr	r3, [pc, #152]	@ (8000d90 <HAL_DAC_MspInit+0xe0>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d02:	2310      	movs	r3, #16
 8000d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d06:	2303      	movs	r3, #3
 8000d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0e:	f107 0314 	add.w	r3, r7, #20
 8000d12:	4619      	mov	r1, r3
 8000d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d18:	f004 f83e 	bl	8004d98 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8000d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000d98 <HAL_DAC_MspInit+0xe8>)
 8000d20:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000d22:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d24:	2206      	movs	r2, #6
 8000d26:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d28:	4b1a      	ldr	r3, [pc, #104]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d2a:	2210      	movs	r2, #16
 8000d2c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d2e:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000d34:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d36:	2280      	movs	r2, #128	@ 0x80
 8000d38:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d3a:	4b16      	ldr	r3, [pc, #88]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d40:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d42:	4b14      	ldr	r3, [pc, #80]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d48:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000d4a:	4b12      	ldr	r3, [pc, #72]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d4c:	2220      	movs	r2, #32
 8000d4e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000d50:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000d56:	480f      	ldr	r0, [pc, #60]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d58:	f003 fd50 	bl	80047fc <HAL_DMA_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8000d62:	f001 f8e3 	bl	8001f2c <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4a0a      	ldr	r2, [pc, #40]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <HAL_DAC_MspInit+0xe4>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	210f      	movs	r1, #15
 8000d76:	2036      	movs	r0, #54	@ 0x36
 8000d78:	f002 fdcc 	bl	8003914 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d7c:	2036      	movs	r0, #54	@ 0x36
 8000d7e:	f002 fde5 	bl	800394c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000d82:	bf00      	nop
 8000d84:	3728      	adds	r7, #40	@ 0x28
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40007400 	.word	0x40007400
 8000d90:	40021000 	.word	0x40021000
 8000d94:	200000d4 	.word	0x200000d4
 8000d98:	40020008 	.word	0x40020008

08000d9c <MX_DFSDM1_Init>:
DFSDM_Channel_HandleTypeDef hdfsdm1_channel2;
DMA_HandleTypeDef hdma_dfsdm1_flt0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000da0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000da2:	4a2d      	ldr	r2, [pc, #180]	@ (8000e58 <MX_DFSDM1_Init+0xbc>)
 8000da4:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000da6:	4b2b      	ldr	r3, [pc, #172]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000dac:	4b29      	ldr	r3, [pc, #164]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000db2:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8000db8:	4b26      	ldr	r3, [pc, #152]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dba:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 8000dbe:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 64;
 8000dc0:	4b24      	ldr	r3, [pc, #144]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dc2:	2240      	movs	r2, #64	@ 0x40
 8000dc4:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000dc6:	4b23      	ldr	r3, [pc, #140]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dc8:	2201      	movs	r2, #1
 8000dca:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000dcc:	4821      	ldr	r0, [pc, #132]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000dce:	f003 fa21 	bl	8004214 <HAL_DFSDM_FilterInit>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 8000dd8:	f001 f8a8 	bl	8001f2c <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8000ddc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000dde:	4a20      	ldr	r2, [pc, #128]	@ (8000e60 <MX_DFSDM1_Init+0xc4>)
 8000de0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000de2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000de8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 117;
 8000dee:	4b1b      	ldr	r3, [pc, #108]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000df0:	2275      	movs	r2, #117	@ 0x75
 8000df2:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000df4:	4b19      	ldr	r3, [pc, #100]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000dfa:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000e00:	4b16      	ldr	r3, [pc, #88]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000e06:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000e0c:	4b13      	ldr	r3, [pc, #76]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e0e:	2204      	movs	r2, #4
 8000e10:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000e12:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000e18:	4b10      	ldr	r3, [pc, #64]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8000e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000e24:	4b0d      	ldr	r3, [pc, #52]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8000e2a:	480c      	ldr	r0, [pc, #48]	@ (8000e5c <MX_DFSDM1_Init+0xc0>)
 8000e2c:	f003 f932 	bl	8004094 <HAL_DFSDM_ChannelInit>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 8000e36:	f001 f879 	bl	8001f2c <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	4909      	ldr	r1, [pc, #36]	@ (8000e64 <MX_DFSDM1_Init+0xc8>)
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_DFSDM1_Init+0xb8>)
 8000e40:	f003 fac2 	bl	80043c8 <HAL_DFSDM_FilterConfigRegChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 8000e4a:	f001 f86f 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000134 	.word	0x20000134
 8000e58:	40016100 	.word	0x40016100
 8000e5c:	20000188 	.word	0x20000188
 8000e60:	40016040 	.word	0x40016040
 8000e64:	00020004 	.word	0x00020004

08000e68 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b0ae      	sub	sp, #184	@ 0xb8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	2294      	movs	r2, #148	@ 0x94
 8000e86:	2100      	movs	r1, #0
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f00a fe92 	bl	800bbb2 <memset>
  if(DFSDM1_Init == 0)
 8000e8e:	4b45      	ldr	r3, [pc, #276]	@ (8000fa4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d14b      	bne.n	8000f2e <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000e96:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e9a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ea2:	f107 0310 	add.w	r3, r7, #16
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f007 f8ca 	bl	8008040 <HAL_RCCEx_PeriphCLKConfig>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8000eb2:	f001 f83b 	bl	8001f2c <Error_Handler>
    }

    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000eb6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fa8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	4a3a      	ldr	r2, [pc, #232]	@ (8000fa8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000ebe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000ec0:	4b39      	ldr	r3, [pc, #228]	@ (8000fa8 <HAL_DFSDM_FilterMspInit+0x140>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d10b      	bne.n	8000ee0 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000ec8:	4b38      	ldr	r3, [pc, #224]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ecc:	4a37      	ldr	r2, [pc, #220]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ece:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ed2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ed4:	4b35      	ldr	r3, [pc, #212]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ed8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ee0:	4b32      	ldr	r3, [pc, #200]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee4:	4a31      	ldr	r2, [pc, #196]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000ee6:	f043 0310 	orr.w	r3, r3, #16
 8000eea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eec:	4b2f      	ldr	r3, [pc, #188]	@ (8000fac <HAL_DFSDM_FilterMspInit+0x144>)
 8000eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef0:	f003 0310 	and.w	r3, r3, #16
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8000ef8:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000efc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000f12:	2306      	movs	r3, #6
 8000f14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f18:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4824      	ldr	r0, [pc, #144]	@ (8000fb0 <HAL_DFSDM_FilterMspInit+0x148>)
 8000f20:	f003 ff3a 	bl	8004d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000f24:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8000fa4 <HAL_DFSDM_FilterMspInit+0x13c>)
 8000f2c:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a20      	ldr	r2, [pc, #128]	@ (8000fb4 <HAL_DFSDM_FilterMspInit+0x14c>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d130      	bne.n	8000f9a <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 8000f38:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f3a:	4a20      	ldr	r2, [pc, #128]	@ (8000fbc <HAL_DFSDM_FilterMspInit+0x154>)
 8000f3c:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8000f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f40:	2256      	movs	r2, #86	@ 0x56
 8000f42:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f44:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8000f50:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f52:	2280      	movs	r2, #128	@ 0x80
 8000f54:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f56:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f5c:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f5e:	4b16      	ldr	r3, [pc, #88]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f64:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8000f66:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f68:	2220      	movs	r2, #32
 8000f6a:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000f72:	4811      	ldr	r0, [pc, #68]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f74:	f003 fc42 	bl	80047fc <HAL_DMA_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8000f7e:	f000 ffd5 	bl	8001f2c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f88:	4a0b      	ldr	r2, [pc, #44]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a09      	ldr	r2, [pc, #36]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f92:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f94:	4a08      	ldr	r2, [pc, #32]	@ (8000fb8 <HAL_DFSDM_FilterMspInit+0x150>)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 8000f9a:	bf00      	nop
 8000f9c:	37b8      	adds	r7, #184	@ 0xb8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000224 	.word	0x20000224
 8000fa8:	20000220 	.word	0x20000220
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	48001000 	.word	0x48001000
 8000fb4:	40016100 	.word	0x40016100
 8000fb8:	200001c0 	.word	0x200001c0
 8000fbc:	4002001c 	.word	0x4002001c

08000fc0 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b0ae      	sub	sp, #184	@ 0xb8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fd8:	f107 0310 	add.w	r3, r7, #16
 8000fdc:	2294      	movs	r2, #148	@ 0x94
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f00a fde6 	bl	800bbb2 <memset>
  if(DFSDM1_Init == 0)
 8000fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8001090 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d14b      	bne.n	8001086 <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8000fee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ff2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ffa:	f107 0310 	add.w	r3, r7, #16
 8000ffe:	4618      	mov	r0, r3
 8001000:	f007 f81e 	bl	8008040 <HAL_RCCEx_PeriphCLKConfig>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800100a:	f000 ff8f 	bl	8001f2c <Error_Handler>
    }

    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800100e:	4b21      	ldr	r3, [pc, #132]	@ (8001094 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	3301      	adds	r3, #1
 8001014:	4a1f      	ldr	r2, [pc, #124]	@ (8001094 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8001016:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001018:	4b1e      	ldr	r3, [pc, #120]	@ (8001094 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d10b      	bne.n	8001038 <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001020:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001022:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001024:	4a1c      	ldr	r2, [pc, #112]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800102a:	6613      	str	r3, [r2, #96]	@ 0x60
 800102c:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800102e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001030:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001038:	4b17      	ldr	r3, [pc, #92]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800103a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103c:	4a16      	ldr	r2, [pc, #88]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 800103e:	f043 0310 	orr.w	r3, r3, #16
 8001042:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001044:	4b14      	ldr	r3, [pc, #80]	@ (8001098 <HAL_DFSDM_ChannelMspInit+0xd8>)
 8001046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001048:	f003 0310 	and.w	r3, r3, #16
 800104c:	60bb      	str	r3, [r7, #8]
 800104e:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001050:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001054:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001064:	2300      	movs	r3, #0
 8001066:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800106a:	2306      	movs	r3, #6
 800106c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001070:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001074:	4619      	mov	r1, r3
 8001076:	4809      	ldr	r0, [pc, #36]	@ (800109c <HAL_DFSDM_ChannelMspInit+0xdc>)
 8001078:	f003 fe8e 	bl	8004d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800107c:	4b04      	ldr	r3, [pc, #16]	@ (8001090 <HAL_DFSDM_ChannelMspInit+0xd0>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	4a03      	ldr	r2, [pc, #12]	@ (8001090 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8001084:	6013      	str	r3, [r2, #0]
  }
}
 8001086:	bf00      	nop
 8001088:	37b8      	adds	r7, #184	@ 0xb8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	20000224 	.word	0x20000224
 8001094:	20000220 	.word	0x20000220
 8001098:	40021000 	.word	0x40021000
 800109c:	48001000 	.word	0x48001000

080010a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80010a6:	4b16      	ldr	r3, [pc, #88]	@ (8001100 <MX_DMA_Init+0x60>)
 80010a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010aa:	4a15      	ldr	r2, [pc, #84]	@ (8001100 <MX_DMA_Init+0x60>)
 80010ac:	f043 0304 	orr.w	r3, r3, #4
 80010b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80010b2:	4b13      	ldr	r3, [pc, #76]	@ (8001100 <MX_DMA_Init+0x60>)
 80010b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010b6:	f003 0304 	and.w	r3, r3, #4
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010be:	4b10      	ldr	r3, [pc, #64]	@ (8001100 <MX_DMA_Init+0x60>)
 80010c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001100 <MX_DMA_Init+0x60>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80010ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001100 <MX_DMA_Init+0x60>)
 80010cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2105      	movs	r1, #5
 80010da:	200b      	movs	r0, #11
 80010dc:	f002 fc1a 	bl	8003914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010e0:	200b      	movs	r0, #11
 80010e2:	f002 fc33 	bl	800394c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2105      	movs	r1, #5
 80010ea:	200c      	movs	r0, #12
 80010ec:	f002 fc12 	bl	8003914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80010f0:	200c      	movs	r0, #12
 80010f2:	f002 fc2b 	bl	800394c <HAL_NVIC_EnableIRQ>

}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40021000 	.word	0x40021000

08001104 <vApplicationGetIdleTaskMemory>:
static StackType_t  xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer,
                                    StackType_t **ppxIdleTaskStackBuffer,
                                    uint32_t *pulIdleTaskStackSize )
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	4a07      	ldr	r2, [pc, #28]	@ (8001130 <vApplicationGetIdleTaskMemory+0x2c>)
 8001114:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	4a06      	ldr	r2, [pc, #24]	@ (8001134 <vApplicationGetIdleTaskMemory+0x30>)
 800111a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2280      	movs	r2, #128	@ 0x80
 8001120:	601a      	str	r2, [r3, #0]
}
 8001122:	bf00      	nop
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	2000023c 	.word	0x2000023c
 8001134:	20000290 	.word	0x20000290

08001138 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001138:	b5b0      	push	{r4, r5, r7, lr}
 800113a:	b0a4      	sub	sp, #144	@ 0x90
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 800113e:	4b30      	ldr	r3, [pc, #192]	@ (8001200 <MX_FREERTOS_Init+0xc8>)
 8001140:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8001144:	461d      	mov	r5, r3
 8001146:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001148:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800114a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800114e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001152:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f009 f8da 	bl	800a312 <osThreadCreate>
 800115e:	4603      	mov	r3, r0
 8001160:	4a28      	ldr	r2, [pc, #160]	@ (8001204 <MX_FREERTOS_Init+0xcc>)
 8001162:	6013      	str	r3, [r2, #0]

  /* definition and creation of GameTask */
  osThreadDef(GameTask, StartTask02, osPriorityNormal, 0, 512);
 8001164:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <MX_FREERTOS_Init+0xd0>)
 8001166:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800116a:	461d      	mov	r5, r3
 800116c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800116e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001170:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001174:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GameTaskHandle = osThreadCreate(osThread(GameTask), NULL);
 8001178:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f009 f8c7 	bl	800a312 <osThreadCreate>
 8001184:	4603      	mov	r3, r0
 8001186:	4a21      	ldr	r2, [pc, #132]	@ (800120c <MX_FREERTOS_Init+0xd4>)
 8001188:	6013      	str	r3, [r2, #0]

  /* definition and creation of MicTask */
  osThreadDef(MicTask, StartTask03, osPriorityHigh, 0, 256);
 800118a:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <MX_FREERTOS_Init+0xd8>)
 800118c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001190:	461d      	mov	r5, r3
 8001192:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001194:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001196:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800119a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MicTaskHandle = osThreadCreate(osThread(MicTask), NULL);
 800119e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011a2:	2100      	movs	r1, #0
 80011a4:	4618      	mov	r0, r3
 80011a6:	f009 f8b4 	bl	800a312 <osThreadCreate>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4a19      	ldr	r2, [pc, #100]	@ (8001214 <MX_FREERTOS_Init+0xdc>)
 80011ae:	6013      	str	r3, [r2, #0]

  /* definition and creation of FlashTask */
  osThreadDef(FlashTask, StartTask04, osPriorityLow, 0, 256);
 80011b0:	4b19      	ldr	r3, [pc, #100]	@ (8001218 <MX_FREERTOS_Init+0xe0>)
 80011b2:	f107 0420 	add.w	r4, r7, #32
 80011b6:	461d      	mov	r5, r3
 80011b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011c0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  FlashTaskHandle = osThreadCreate(osThread(FlashTask), NULL);
 80011c4:	f107 0320 	add.w	r3, r7, #32
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f009 f8a1 	bl	800a312 <osThreadCreate>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4a12      	ldr	r2, [pc, #72]	@ (800121c <MX_FREERTOS_Init+0xe4>)
 80011d4:	6013      	str	r3, [r2, #0]

  /* definition and creation of AudioTask */
  osThreadDef(AudioTask, StartTask05, osPriorityAboveNormal, 0, 256);
 80011d6:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <MX_FREERTOS_Init+0xe8>)
 80011d8:	1d3c      	adds	r4, r7, #4
 80011da:	461d      	mov	r5, r3
 80011dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AudioTaskHandle = osThreadCreate(osThread(AudioTask), NULL);
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	2100      	movs	r1, #0
 80011ec:	4618      	mov	r0, r3
 80011ee:	f009 f890 	bl	800a312 <osThreadCreate>
 80011f2:	4603      	mov	r3, r0
 80011f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001224 <MX_FREERTOS_Init+0xec>)
 80011f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add any extra RTOS objects here if needed */
  /* USER CODE END RTOS_THREADS */
}
 80011f8:	bf00      	nop
 80011fa:	3790      	adds	r7, #144	@ 0x90
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bdb0      	pop	{r4, r5, r7, pc}
 8001200:	0800cc74 	.word	0x0800cc74
 8001204:	20000228 	.word	0x20000228
 8001208:	0800cc9c 	.word	0x0800cc9c
 800120c:	2000022c 	.word	0x2000022c
 8001210:	0800ccc0 	.word	0x0800ccc0
 8001214:	20000230 	.word	0x20000230
 8001218:	0800cce8 	.word	0x0800cce8
 800121c:	20000234 	.word	0x20000234
 8001220:	0800cd10 	.word	0x0800cd10
 8001224:	20000238 	.word	0x20000238

08001228 <StartDefaultTask>:
/**
  * @brief  Function implementing the defaultTask thread.
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  for(;;)
  {
    osDelay(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f009 f8ba 	bl	800a3aa <osDelay>
 8001236:	e7fb      	b.n	8001230 <StartDefaultTask+0x8>

08001238 <StartTask02>:
/**
* @brief Function implementing the GameTask thread.
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001238:	b5b0      	push	{r4, r5, r7, lr}
 800123a:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 800123e:	af04      	add	r7, sp, #16
 8001240:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001244:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001248:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartTask02 */

  for(;;)
  {
      switch (g_state) {
 800124a:	4ba9      	ldr	r3, [pc, #676]	@ (80014f0 <StartTask02+0x2b8>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b04      	cmp	r3, #4
 8001250:	f200 824a 	bhi.w	80016e8 <StartTask02+0x4b0>
 8001254:	a201      	add	r2, pc, #4	@ (adr r2, 800125c <StartTask02+0x24>)
 8001256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125a:	bf00      	nop
 800125c:	08001271 	.word	0x08001271
 8001260:	080012a5 	.word	0x080012a5
 8001264:	0800130f 	.word	0x0800130f
 8001268:	0800135f 	.word	0x0800135f
 800126c:	080016a3 	.word	0x080016a3

          case GAME_AWAKE:
          {
              // Display rules once
              char msg[512];
              snprintf(msg,sizeof(msg),
 8001270:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001274:	4a9f      	ldr	r2, [pc, #636]	@ (80014f4 <StartTask02+0x2bc>)
 8001276:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800127a:	4618      	mov	r0, r3
 800127c:	f00a fbfe 	bl	800ba7c <sniprintf>
                      "- High note: tilt right. Low note: tilt left\r\n"
                      "- Middle note: make a sound!\r\n"
                      "- Start game with button press\r\n"
                      "- When game starts, listen for 3 countdown tones\r\n"
                      "- Score printed at end. Play again with button press\r\n\r\n");
              HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001280:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001284:	4618      	mov	r0, r3
 8001286:	f7fe ffbb 	bl	8000200 <strlen>
 800128a:	4603      	mov	r3, r0
 800128c:	b29a      	uxth	r2, r3
 800128e:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8001292:	f04f 33ff 	mov.w	r3, #4294967295
 8001296:	4898      	ldr	r0, [pc, #608]	@ (80014f8 <StartTask02+0x2c0>)
 8001298:	f008 f970 	bl	800957c <HAL_UART_Transmit>

              g_state = GAME_IDLE;
 800129c:	4b94      	ldr	r3, [pc, #592]	@ (80014f0 <StartTask02+0x2b8>)
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
              break;
 80012a2:	e225      	b.n	80016f0 <StartTask02+0x4b8>
          }

          case GAME_IDLE:
          {
              HAL_Delay(100);
 80012a4:	2064      	movs	r0, #100	@ 0x64
 80012a6:	f002 fa59 	bl	800375c <HAL_Delay>

              // Prepare new random sequence when entering idle
              static uint8_t initialized = 0;
              if (!initialized) {
 80012aa:	4b94      	ldr	r3, [pc, #592]	@ (80014fc <StartTask02+0x2c4>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d108      	bne.n	80012c4 <StartTask02+0x8c>
                  srand(HAL_GetTick());  // seed RNG once per boot
 80012b2:	f002 fa47 	bl	8003744 <HAL_GetTick>
 80012b6:	4603      	mov	r3, r0
 80012b8:	4618      	mov	r0, r3
 80012ba:	f00a fab1 	bl	800b820 <srand>
                  initialized = 1;
 80012be:	4b8f      	ldr	r3, [pc, #572]	@ (80014fc <StartTask02+0x2c4>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
              }

              for (int i = 0; i < NUM_CUES; i++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 80012ca:	e01b      	b.n	8001304 <StartTask02+0xcc>
                  cueList[i]   = rand() % 4;   // 03 inclusive
 80012cc:	f00a fad6 	bl	800b87c <rand>
 80012d0:	4603      	mov	r3, r0
 80012d2:	425a      	negs	r2, r3
 80012d4:	f003 0303 	and.w	r3, r3, #3
 80012d8:	f002 0203 	and.w	r2, r2, #3
 80012dc:	bf58      	it	pl
 80012de:	4253      	negpl	r3, r2
 80012e0:	b2d9      	uxtb	r1, r3
 80012e2:	4a87      	ldr	r2, [pc, #540]	@ (8001500 <StartTask02+0x2c8>)
 80012e4:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80012e8:	4413      	add	r3, r2
 80012ea:	460a      	mov	r2, r1
 80012ec:	701a      	strb	r2, [r3, #0]
                  cueResults[i] = 0;
 80012ee:	4a85      	ldr	r2, [pc, #532]	@ (8001504 <StartTask02+0x2cc>)
 80012f0:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80012f4:	4413      	add	r3, r2
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < NUM_CUES; i++) {
 80012fa:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80012fe:	3301      	adds	r3, #1
 8001300:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 8001304:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8001308:	2b1d      	cmp	r3, #29
 800130a:	dddf      	ble.n	80012cc <StartTask02+0x94>
              }
              break;
 800130c:	e1f0      	b.n	80016f0 <StartTask02+0x4b8>
          }

          case GAME_STARTING:
          {
              char m[64] = "Game start!\r\n";
 800130e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001312:	f5a3 7505 	sub.w	r5, r3, #532	@ 0x214
 8001316:	4a7c      	ldr	r2, [pc, #496]	@ (8001508 <StartTask02+0x2d0>)
 8001318:	462b      	mov	r3, r5
 800131a:	4614      	mov	r4, r2
 800131c:	6820      	ldr	r0, [r4, #0]
 800131e:	6861      	ldr	r1, [r4, #4]
 8001320:	68a2      	ldr	r2, [r4, #8]
 8001322:	c307      	stmia	r3!, {r0, r1, r2}
 8001324:	89a2      	ldrh	r2, [r4, #12]
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	f105 030e 	add.w	r3, r5, #14
 800132c:	2232      	movs	r2, #50	@ 0x32
 800132e:	2100      	movs	r1, #0
 8001330:	4618      	mov	r0, r3
 8001332:	f00a fc3e 	bl	800bbb2 <memset>
              HAL_UART_Transmit(&huart1, (uint8_t*)m, strlen(m), HAL_MAX_DELAY);
 8001336:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800133a:	4618      	mov	r0, r3
 800133c:	f7fe ff60 	bl	8000200 <strlen>
 8001340:	4603      	mov	r3, r0
 8001342:	b29a      	uxth	r2, r3
 8001344:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8001348:	f04f 33ff 	mov.w	r3, #4294967295
 800134c:	486a      	ldr	r0, [pc, #424]	@ (80014f8 <StartTask02+0x2c0>)
 800134e:	f008 f915 	bl	800957c <HAL_UART_Transmit>

              play_start_sequence();
 8001352:	f000 fbf1 	bl	8001b38 <play_start_sequence>
              g_state = GAME_ON;
 8001356:	4b66      	ldr	r3, [pc, #408]	@ (80014f0 <StartTask02+0x2b8>)
 8001358:	2203      	movs	r2, #3
 800135a:	701a      	strb	r2, [r3, #0]
              break;
 800135c:	e1c8      	b.n	80016f0 <StartTask02+0x4b8>
          }

          case GAME_ON:
          {
              char msg[64];
              uint32_t score = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258

              for (int i = 0; i < NUM_CUES; i++) {
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 800136a:	e11c      	b.n	80015a6 <StartTask02+0x36e>
                  playerResponded = 0;
 800136c:	4b67      	ldr	r3, [pc, #412]	@ (800150c <StartTask02+0x2d4>)
 800136e:	2200      	movs	r2, #0
 8001370:	701a      	strb	r2, [r3, #0]
                  playerFail      = 0;
 8001372:	4b67      	ldr	r3, [pc, #412]	@ (8001510 <StartTask02+0x2d8>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]

                  // Present cue
                  currentCue = cueList[i];
 8001378:	4a61      	ldr	r2, [pc, #388]	@ (8001500 <StartTask02+0x2c8>)
 800137a:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800137e:	4413      	add	r3, r2
 8001380:	781a      	ldrb	r2, [r3, #0]
 8001382:	4b64      	ldr	r3, [pc, #400]	@ (8001514 <StartTask02+0x2dc>)
 8001384:	701a      	strb	r2, [r3, #0]
                  switch (currentCue) {
 8001386:	4b63      	ldr	r3, [pc, #396]	@ (8001514 <StartTask02+0x2dc>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b03      	cmp	r3, #3
 800138e:	d830      	bhi.n	80013f2 <StartTask02+0x1ba>
 8001390:	a201      	add	r2, pc, #4	@ (adr r2, 8001398 <StartTask02+0x160>)
 8001392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001396:	bf00      	nop
 8001398:	080013a9 	.word	0x080013a9
 800139c:	080013b7 	.word	0x080013b7
 80013a0:	080013c5 	.word	0x080013c5
 80013a4:	080013e5 	.word	0x080013e5
                      case CUE_SOUND1:
                          start_note_circular(600.0f, noteBuf, &noteLen);
 80013a8:	495b      	ldr	r1, [pc, #364]	@ (8001518 <StartTask02+0x2e0>)
 80013aa:	485c      	ldr	r0, [pc, #368]	@ (800151c <StartTask02+0x2e4>)
 80013ac:	ed9f 0a5c 	vldr	s0, [pc, #368]	@ 8001520 <StartTask02+0x2e8>
 80013b0:	f000 fb2a 	bl	8001a08 <start_note_circular>
                          break;
 80013b4:	e01d      	b.n	80013f2 <StartTask02+0x1ba>
                      case CUE_SOUND2:
                          start_note_circular(1000.0f, noteBuf, &noteLen);
 80013b6:	4958      	ldr	r1, [pc, #352]	@ (8001518 <StartTask02+0x2e0>)
 80013b8:	4858      	ldr	r0, [pc, #352]	@ (800151c <StartTask02+0x2e4>)
 80013ba:	ed9f 0a5a 	vldr	s0, [pc, #360]	@ 8001524 <StartTask02+0x2ec>
 80013be:	f000 fb23 	bl	8001a08 <start_note_circular>
                          break;
 80013c2:	e016      	b.n	80013f2 <StartTask02+0x1ba>
                      case CUE_SOUND3:
                          start_note_circular(800.0f, noteBuf, &noteLen);
 80013c4:	4954      	ldr	r1, [pc, #336]	@ (8001518 <StartTask02+0x2e0>)
 80013c6:	4855      	ldr	r0, [pc, #340]	@ (800151c <StartTask02+0x2e4>)
 80013c8:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 8001528 <StartTask02+0x2f0>
 80013cc:	f000 fb1c 	bl	8001a08 <start_note_circular>
                          micLoud = 0;
 80013d0:	4b56      	ldr	r3, [pc, #344]	@ (800152c <StartTask02+0x2f4>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	701a      	strb	r2, [r3, #0]
                          HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, micBuffer, NSAMPLES);
 80013d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013da:	4955      	ldr	r1, [pc, #340]	@ (8001530 <StartTask02+0x2f8>)
 80013dc:	4855      	ldr	r0, [pc, #340]	@ (8001534 <StartTask02+0x2fc>)
 80013de:	f003 f839 	bl	8004454 <HAL_DFSDM_FilterRegularStart_DMA>
                          break;
 80013e2:	e006      	b.n	80013f2 <StartTask02+0x1ba>
                      case CUE_LED:
                          HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80013e4:	2201      	movs	r2, #1
 80013e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013ea:	4853      	ldr	r0, [pc, #332]	@ (8001538 <StartTask02+0x300>)
 80013ec:	f003 ff58 	bl	80052a0 <HAL_GPIO_WritePin>
                          break;
 80013f0:	bf00      	nop
                  }

                  // Wait for reaction window
                  uint32_t start = HAL_GetTick();
 80013f2:	f002 f9a7 	bl	8003744 <HAL_GetTick>
 80013f6:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
                  while ((HAL_GetTick() - start) < CUE_DELAY_MS) {
 80013fa:	e054      	b.n	80014a6 <StartTask02+0x26e>
                      if (playerResponded || playerFail) {
 80013fc:	4b43      	ldr	r3, [pc, #268]	@ (800150c <StartTask02+0x2d4>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	b2db      	uxtb	r3, r3
 8001402:	2b00      	cmp	r3, #0
 8001404:	d14e      	bne.n	80014a4 <StartTask02+0x26c>
 8001406:	4b42      	ldr	r3, [pc, #264]	@ (8001510 <StartTask02+0x2d8>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	b2db      	uxtb	r3, r3
 800140c:	2b00      	cmp	r3, #0
 800140e:	d149      	bne.n	80014a4 <StartTask02+0x26c>
                          continue;
                      }

                      if (currentCue == CUE_SOUND1 || currentCue == CUE_SOUND2) {
 8001410:	4b40      	ldr	r3, [pc, #256]	@ (8001514 <StartTask02+0x2dc>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	b2db      	uxtb	r3, r3
 8001416:	2b00      	cmp	r3, #0
 8001418:	d004      	beq.n	8001424 <StartTask02+0x1ec>
 800141a:	4b3e      	ldr	r3, [pc, #248]	@ (8001514 <StartTask02+0x2dc>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b01      	cmp	r3, #1
 8001422:	d131      	bne.n	8001488 <StartTask02+0x250>
                          // poll accelerometer
                          BSP_ACCELERO_AccGetXYZ((int16_t*)accel_data);
 8001424:	4845      	ldr	r0, [pc, #276]	@ (800153c <StartTask02+0x304>)
 8001426:	f001 f821 	bl	800246c <BSP_ACCELERO_AccGetXYZ>
                          HAL_Delay(5);
 800142a:	2005      	movs	r0, #5
 800142c:	f002 f996 	bl	800375c <HAL_Delay>

                          if (currentCue == CUE_SOUND1) {
 8001430:	4b38      	ldr	r3, [pc, #224]	@ (8001514 <StartTask02+0x2dc>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d113      	bne.n	8001462 <StartTask02+0x22a>
                              if (accel_data[0] > 500) {
 800143a:	4b40      	ldr	r3, [pc, #256]	@ (800153c <StartTask02+0x304>)
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	b21b      	sxth	r3, r3
 8001440:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001444:	dd03      	ble.n	800144e <StartTask02+0x216>
                                  playerResponded = 1;
 8001446:	4b31      	ldr	r3, [pc, #196]	@ (800150c <StartTask02+0x2d4>)
 8001448:	2201      	movs	r2, #1
 800144a:	701a      	strb	r2, [r3, #0]
 800144c:	e01c      	b.n	8001488 <StartTask02+0x250>
                              }
                              else if (accel_data[0] < -500) {
 800144e:	4b3b      	ldr	r3, [pc, #236]	@ (800153c <StartTask02+0x304>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	b21b      	sxth	r3, r3
 8001454:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 8001458:	da16      	bge.n	8001488 <StartTask02+0x250>
                                  playerFail = 1;
 800145a:	4b2d      	ldr	r3, [pc, #180]	@ (8001510 <StartTask02+0x2d8>)
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]
 8001460:	e012      	b.n	8001488 <StartTask02+0x250>
                              }
                          } else { // SOUND2
                              if (accel_data[0] < -500) {
 8001462:	4b36      	ldr	r3, [pc, #216]	@ (800153c <StartTask02+0x304>)
 8001464:	881b      	ldrh	r3, [r3, #0]
 8001466:	b21b      	sxth	r3, r3
 8001468:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 800146c:	da03      	bge.n	8001476 <StartTask02+0x23e>
                                  playerResponded = 1;
 800146e:	4b27      	ldr	r3, [pc, #156]	@ (800150c <StartTask02+0x2d4>)
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
 8001474:	e008      	b.n	8001488 <StartTask02+0x250>
                              }
                              else if (accel_data[0] > 500) {
 8001476:	4b31      	ldr	r3, [pc, #196]	@ (800153c <StartTask02+0x304>)
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	b21b      	sxth	r3, r3
 800147c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001480:	dd02      	ble.n	8001488 <StartTask02+0x250>
                                  playerFail = 1;
 8001482:	4b23      	ldr	r3, [pc, #140]	@ (8001510 <StartTask02+0x2d8>)
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
                              }
                          }
                      }

                      // microphone cue
                      if (currentCue == CUE_SOUND3) {
 8001488:	4b22      	ldr	r3, [pc, #136]	@ (8001514 <StartTask02+0x2dc>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d109      	bne.n	80014a6 <StartTask02+0x26e>
                          if (micLoud) {
 8001492:	4b26      	ldr	r3, [pc, #152]	@ (800152c <StartTask02+0x2f4>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	d004      	beq.n	80014a6 <StartTask02+0x26e>
                              playerResponded = 1;
 800149c:	4b1b      	ldr	r3, [pc, #108]	@ (800150c <StartTask02+0x2d4>)
 800149e:	2201      	movs	r2, #1
 80014a0:	701a      	strb	r2, [r3, #0]
 80014a2:	e000      	b.n	80014a6 <StartTask02+0x26e>
                          continue;
 80014a4:	bf00      	nop
                  while ((HAL_GetTick() - start) < CUE_DELAY_MS) {
 80014a6:	f002 f94d 	bl	8003744 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	f240 52db 	movw	r2, #1499	@ 0x5db
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d9a0      	bls.n	80013fc <StartTask02+0x1c4>
                          }
                      }
                  }

                  // Evaluate result
                  if (playerResponded) {
 80014ba:	4b14      	ldr	r3, [pc, #80]	@ (800150c <StartTask02+0x2d4>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d03f      	beq.n	8001544 <StartTask02+0x30c>
                      cueResults[i] = 1;
 80014c4:	4a0f      	ldr	r2, [pc, #60]	@ (8001504 <StartTask02+0x2cc>)
 80014c6:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80014ca:	4413      	add	r3, r2
 80014cc:	2201      	movs	r2, #1
 80014ce:	701a      	strb	r2, [r3, #0]
                      score++;
 80014d0:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80014d4:	3301      	adds	r3, #1
 80014d6:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
                      sprintf(msg, "Cue %02d: PASS\r\n", i+1);
 80014da:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80014de:	1c5a      	adds	r2, r3, #1
 80014e0:	f107 030c 	add.w	r3, r7, #12
 80014e4:	4916      	ldr	r1, [pc, #88]	@ (8001540 <StartTask02+0x308>)
 80014e6:	4618      	mov	r0, r3
 80014e8:	f00a fafe 	bl	800bae8 <siprintf>
 80014ec:	e039      	b.n	8001562 <StartTask02+0x32a>
 80014ee:	bf00      	nop
 80014f0:	200004e8 	.word	0x200004e8
 80014f4:	0800cd2c 	.word	0x0800cd2c
 80014f8:	200016ec 	.word	0x200016ec
 80014fc:	20000490 	.word	0x20000490
 8001500:	20000cf0 	.word	0x20000cf0
 8001504:	20000d10 	.word	0x20000d10
 8001508:	0800cee8 	.word	0x0800cee8
 800150c:	20000d2e 	.word	0x20000d2e
 8001510:	20000d2f 	.word	0x20000d2f
 8001514:	20000000 	.word	0x20000000
 8001518:	20000cec 	.word	0x20000cec
 800151c:	200004ec 	.word	0x200004ec
 8001520:	44160000 	.word	0x44160000
 8001524:	447a0000 	.word	0x447a0000
 8001528:	44480000 	.word	0x44480000
 800152c:	20000d50 	.word	0x20000d50
 8001530:	20000d54 	.word	0x20000d54
 8001534:	20000134 	.word	0x20000134
 8001538:	48000400 	.word	0x48000400
 800153c:	20000d34 	.word	0x20000d34
 8001540:	0800ce64 	.word	0x0800ce64
                  } else {
                      cueResults[i] = 0;
 8001544:	4a6c      	ldr	r2, [pc, #432]	@ (80016f8 <StartTask02+0x4c0>)
 8001546:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800154a:	4413      	add	r3, r2
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]
                      sprintf(msg, "Cue %02d: MISS\r\n", i+1);
 8001550:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8001554:	1c5a      	adds	r2, r3, #1
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	4968      	ldr	r1, [pc, #416]	@ (80016fc <StartTask02+0x4c4>)
 800155c:	4618      	mov	r0, r3
 800155e:	f00a fac3 	bl	800bae8 <siprintf>
                  }
                  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001562:	f107 030c 	add.w	r3, r7, #12
 8001566:	4618      	mov	r0, r3
 8001568:	f7fe fe4a 	bl	8000200 <strlen>
 800156c:	4603      	mov	r3, r0
 800156e:	b29a      	uxth	r2, r3
 8001570:	f107 010c 	add.w	r1, r7, #12
 8001574:	f04f 33ff 	mov.w	r3, #4294967295
 8001578:	4861      	ldr	r0, [pc, #388]	@ (8001700 <StartTask02+0x4c8>)
 800157a:	f007 ffff 	bl	800957c <HAL_UART_Transmit>

                  // Cleanup
                  stop_playback_if_running();
 800157e:	f000 fa33 	bl	80019e8 <stop_playback_if_running>
                  HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8001582:	4860      	ldr	r0, [pc, #384]	@ (8001704 <StartTask02+0x4cc>)
 8001584:	f002 ffe8 	bl	8004558 <HAL_DFSDM_FilterRegularStop_DMA>
                  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001588:	2200      	movs	r2, #0
 800158a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800158e:	485e      	ldr	r0, [pc, #376]	@ (8001708 <StartTask02+0x4d0>)
 8001590:	f003 fe86 	bl	80052a0 <HAL_GPIO_WritePin>
                  HAL_Delay(300); // small gap before next cue
 8001594:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001598:	f002 f8e0 	bl	800375c <HAL_Delay>
              for (int i = 0; i < NUM_CUES; i++) {
 800159c:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80015a0:	3301      	adds	r3, #1
 80015a2:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 80015a6:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80015aa:	2b1d      	cmp	r3, #29
 80015ac:	f77f aede 	ble.w	800136c <StartTask02+0x134>
              }

              // Game summary
              sprintf(msg, "\r\nFinal score: %lu / %d\r\n", score, NUM_CUES);
 80015b0:	f107 000c 	add.w	r0, r7, #12
 80015b4:	231e      	movs	r3, #30
 80015b6:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 80015ba:	4954      	ldr	r1, [pc, #336]	@ (800170c <StartTask02+0x4d4>)
 80015bc:	f00a fa94 	bl	800bae8 <siprintf>
              HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7fe fe1b 	bl	8000200 <strlen>
 80015ca:	4603      	mov	r3, r0
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	f107 010c 	add.w	r1, r7, #12
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
 80015d6:	484a      	ldr	r0, [pc, #296]	@ (8001700 <StartTask02+0x4c8>)
 80015d8:	f007 ffd0 	bl	800957c <HAL_UART_Transmit>

              // Update stats
              stats.gamesPlayed++;
 80015dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001710 <StartTask02+0x4d8>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	3301      	adds	r3, #1
 80015e2:	4a4b      	ldr	r2, [pc, #300]	@ (8001710 <StartTask02+0x4d8>)
 80015e4:	6093      	str	r3, [r2, #8]
              stats.totalScore += score;
 80015e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001710 <StartTask02+0x4d8>)
 80015e8:	68da      	ldr	r2, [r3, #12]
 80015ea:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 80015ee:	4413      	add	r3, r2
 80015f0:	4a47      	ldr	r2, [pc, #284]	@ (8001710 <StartTask02+0x4d8>)
 80015f2:	60d3      	str	r3, [r2, #12]
              if (score > stats.bestScore)
 80015f4:	4b46      	ldr	r3, [pc, #280]	@ (8001710 <StartTask02+0x4d8>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d903      	bls.n	8001608 <StartTask02+0x3d0>
                  stats.bestScore = score;
 8001600:	4a43      	ldr	r2, [pc, #268]	@ (8001710 <StartTask02+0x4d8>)
 8001602:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001606:	6053      	str	r3, [r2, #4]

              // Compute average AFTER update
              uint32_t avg100 = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
              if (stats.gamesPlayed > 0) {
 800160e:	4b40      	ldr	r3, [pc, #256]	@ (8001710 <StartTask02+0x4d8>)
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d00a      	beq.n	800162c <StartTask02+0x3f4>
                  avg100 = (stats.totalScore * 100) / stats.gamesPlayed;
 8001616:	4b3e      	ldr	r3, [pc, #248]	@ (8001710 <StartTask02+0x4d8>)
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	2264      	movs	r2, #100	@ 0x64
 800161c:	fb03 f202 	mul.w	r2, r3, r2
 8001620:	4b3b      	ldr	r3, [pc, #236]	@ (8001710 <StartTask02+0x4d8>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	fbb2 f3f3 	udiv	r3, r2, r3
 8001628:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
              }

              // Save to flash
              lastScore = score;
 800162c:	4a39      	ldr	r2, [pc, #228]	@ (8001714 <StartTask02+0x4dc>)
 800162e:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001632:	6013      	str	r3, [r2, #0]
              Flash_WriteStats(&stats);
 8001634:	4836      	ldr	r0, [pc, #216]	@ (8001710 <StartTask02+0x4d8>)
 8001636:	f000 fb11 	bl	8001c5c <Flash_WriteStats>
              HAL_Delay(10);
 800163a:	200a      	movs	r0, #10
 800163c:	f002 f88e 	bl	800375c <HAL_Delay>

              // Print stats
              char msgStats[128];
              snprintf(msgStats, sizeof(msgStats),
 8001640:	4b33      	ldr	r3, [pc, #204]	@ (8001710 <StartTask02+0x4d8>)
 8001642:	685d      	ldr	r5, [r3, #4]
 8001644:	4b32      	ldr	r3, [pc, #200]	@ (8001710 <StartTask02+0x4d8>)
 8001646:	6899      	ldr	r1, [r3, #8]
 8001648:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800164c:	4a32      	ldr	r2, [pc, #200]	@ (8001718 <StartTask02+0x4e0>)
 800164e:	fba2 2303 	umull	r2, r3, r2, r3
 8001652:	0958      	lsrs	r0, r3, #5
 8001654:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8001658:	4b2f      	ldr	r3, [pc, #188]	@ (8001718 <StartTask02+0x4e0>)
 800165a:	fba3 4302 	umull	r4, r3, r3, r2
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	2464      	movs	r4, #100	@ 0x64
 8001662:	fb04 f303 	mul.w	r3, r4, r3
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 800166c:	9302      	str	r3, [sp, #8]
 800166e:	9001      	str	r0, [sp, #4]
 8001670:	9100      	str	r1, [sp, #0]
 8001672:	462b      	mov	r3, r5
 8001674:	4a29      	ldr	r2, [pc, #164]	@ (800171c <StartTask02+0x4e4>)
 8001676:	2180      	movs	r1, #128	@ 0x80
 8001678:	4620      	mov	r0, r4
 800167a:	f00a f9ff 	bl	800ba7c <sniprintf>
                      "Best score: %lu\r\nGames played: %lu\r\nAverage score: %lu.%02lu\r\n",
                      stats.bestScore,
                      stats.gamesPlayed,
                      avg100 / 100, avg100 % 100);

              HAL_UART_Transmit(&huart1, (uint8_t*)msgStats, strlen(msgStats), HAL_MAX_DELAY);
 800167e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fdbc 	bl	8000200 <strlen>
 8001688:	4603      	mov	r3, r0
 800168a:	b29a      	uxth	r2, r3
 800168c:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 8001690:	f04f 33ff 	mov.w	r3, #4294967295
 8001694:	481a      	ldr	r0, [pc, #104]	@ (8001700 <StartTask02+0x4c8>)
 8001696:	f007 ff71 	bl	800957c <HAL_UART_Transmit>

              g_state = GAME_ENDING;
 800169a:	4b21      	ldr	r3, [pc, #132]	@ (8001720 <StartTask02+0x4e8>)
 800169c:	2204      	movs	r2, #4
 800169e:	701a      	strb	r2, [r3, #0]
              break;
 80016a0:	e026      	b.n	80016f0 <StartTask02+0x4b8>
          }

          case GAME_ENDING:
          {
              play_end_sequence();
 80016a2:	f000 fa7b 	bl	8001b9c <play_end_sequence>
              char msg2[] = "Game ended!\r\n\r\nPress button to restart.\r\n";
 80016a6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80016aa:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80016ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001724 <StartTask02+0x4ec>)
 80016b0:	461c      	mov	r4, r3
 80016b2:	4615      	mov	r5, r2
 80016b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016bc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016c0:	c403      	stmia	r4!, {r0, r1}
 80016c2:	8022      	strh	r2, [r4, #0]
              HAL_UART_Transmit(&huart1, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);
 80016c4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7fe fd99 	bl	8000200 <strlen>
 80016ce:	4603      	mov	r3, r0
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 80016d6:	f04f 33ff 	mov.w	r3, #4294967295
 80016da:	4809      	ldr	r0, [pc, #36]	@ (8001700 <StartTask02+0x4c8>)
 80016dc:	f007 ff4e 	bl	800957c <HAL_UART_Transmit>
              g_state = GAME_DONE;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <StartTask02+0x4e8>)
 80016e2:	2205      	movs	r2, #5
 80016e4:	701a      	strb	r2, [r3, #0]
              break;
 80016e6:	e003      	b.n	80016f0 <StartTask02+0x4b8>
          }

          case GAME_DONE:
          default:
              HAL_Delay(1);
 80016e8:	2001      	movs	r0, #1
 80016ea:	f002 f837 	bl	800375c <HAL_Delay>
              break;
 80016ee:	bf00      	nop
      }

      osDelay(1);   // small yield each loop
 80016f0:	2001      	movs	r0, #1
 80016f2:	f008 fe5a 	bl	800a3aa <osDelay>
      switch (g_state) {
 80016f6:	e5a8      	b.n	800124a <StartTask02+0x12>
 80016f8:	20000d10 	.word	0x20000d10
 80016fc:	0800ce78 	.word	0x0800ce78
 8001700:	200016ec 	.word	0x200016ec
 8001704:	20000134 	.word	0x20000134
 8001708:	48000400 	.word	0x48000400
 800170c:	0800ce8c 	.word	0x0800ce8c
 8001710:	20000d3c 	.word	0x20000d3c
 8001714:	20000d4c 	.word	0x20000d4c
 8001718:	51eb851f 	.word	0x51eb851f
 800171c:	0800cea8 	.word	0x0800cea8
 8001720:	200004e8 	.word	0x200004e8
 8001724:	0800cef8 	.word	0x0800cef8

08001728 <StartTask03>:
/**
* @brief Function implementing the MicTask thread.
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Currently mic detection is done in DFSDM DMA callback.
     Task reserved for future extensions. */
  for(;;)
  {
    osDelay(10);
 8001730:	200a      	movs	r0, #10
 8001732:	f008 fe3a 	bl	800a3aa <osDelay>
 8001736:	e7fb      	b.n	8001730 <StartTask03+0x8>

08001738 <StartTask04>:
/**
* @brief Function implementing the FlashTask thread.
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Not used yet  flash writes are done from GameTask.
     Could be turned into a QSPI worker later. */
  for(;;)
  {
    osDelay(50);
 8001740:	2032      	movs	r0, #50	@ 0x32
 8001742:	f008 fe32 	bl	800a3aa <osDelay>
 8001746:	e7fb      	b.n	8001740 <StartTask04+0x8>

08001748 <StartTask05>:
/**
* @brief Function implementing the AudioTask thread.
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Audio playback is kicked off directly in GameTask.
     This task is a placeholder if you want to move audio there later. */
  for(;;)
  {
    osDelay(50);
 8001750:	2032      	movs	r0, #50	@ 0x32
 8001752:	f008 fe2a 	bl	800a3aa <osDelay>
 8001756:	e7fb      	b.n	8001750 <StartTask05+0x8>

08001758 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08a      	sub	sp, #40	@ 0x28
 800175c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]
 800176c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800176e:	4b2f      	ldr	r3, [pc, #188]	@ (800182c <MX_GPIO_Init+0xd4>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	4a2e      	ldr	r2, [pc, #184]	@ (800182c <MX_GPIO_Init+0xd4>)
 8001774:	f043 0304 	orr.w	r3, r3, #4
 8001778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177a:	4b2c      	ldr	r3, [pc, #176]	@ (800182c <MX_GPIO_Init+0xd4>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001786:	4b29      	ldr	r3, [pc, #164]	@ (800182c <MX_GPIO_Init+0xd4>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	4a28      	ldr	r2, [pc, #160]	@ (800182c <MX_GPIO_Init+0xd4>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001792:	4b26      	ldr	r3, [pc, #152]	@ (800182c <MX_GPIO_Init+0xd4>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800179e:	4b23      	ldr	r3, [pc, #140]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a2:	4a22      	ldr	r2, [pc, #136]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017a4:	f043 0302 	orr.w	r3, r3, #2
 80017a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017aa:	4b20      	ldr	r3, [pc, #128]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017b6:	4b1d      	ldr	r3, [pc, #116]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	4a1c      	ldr	r2, [pc, #112]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017bc:	f043 0310 	orr.w	r3, r3, #16
 80017c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c2:	4b1a      	ldr	r3, [pc, #104]	@ (800182c <MX_GPIO_Init+0xd4>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	f003 0310 	and.w	r3, r3, #16
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017d4:	4816      	ldr	r0, [pc, #88]	@ (8001830 <MX_GPIO_Init+0xd8>)
 80017d6:	f003 fd63 	bl	80052a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80017da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017e0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4619      	mov	r1, r3
 80017f0:	4810      	ldr	r0, [pc, #64]	@ (8001834 <MX_GPIO_Init+0xdc>)
 80017f2:	f003 fad1 	bl	8004d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80017f6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fc:	2301      	movs	r3, #1
 80017fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001804:	2300      	movs	r3, #0
 8001806:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001808:	f107 0314 	add.w	r3, r7, #20
 800180c:	4619      	mov	r1, r3
 800180e:	4808      	ldr	r0, [pc, #32]	@ (8001830 <MX_GPIO_Init+0xd8>)
 8001810:	f003 fac2 	bl	8004d98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001814:	2200      	movs	r2, #0
 8001816:	2105      	movs	r1, #5
 8001818:	2028      	movs	r0, #40	@ 0x28
 800181a:	f002 f87b 	bl	8003914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800181e:	2028      	movs	r0, #40	@ 0x28
 8001820:	f002 f894 	bl	800394c <HAL_NVIC_EnableIRQ>

}
 8001824:	bf00      	nop
 8001826:	3728      	adds	r7, #40	@ 0x28
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	40021000 	.word	0x40021000
 8001830:	48000400 	.word	0x48000400
 8001834:	48000800 	.word	0x48000800

08001838 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800183c:	4b1b      	ldr	r3, [pc, #108]	@ (80018ac <MX_I2C2_Init+0x74>)
 800183e:	4a1c      	ldr	r2, [pc, #112]	@ (80018b0 <MX_I2C2_Init+0x78>)
 8001840:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 8001842:	4b1a      	ldr	r3, [pc, #104]	@ (80018ac <MX_I2C2_Init+0x74>)
 8001844:	4a1b      	ldr	r2, [pc, #108]	@ (80018b4 <MX_I2C2_Init+0x7c>)
 8001846:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001848:	4b18      	ldr	r3, [pc, #96]	@ (80018ac <MX_I2C2_Init+0x74>)
 800184a:	2200      	movs	r2, #0
 800184c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800184e:	4b17      	ldr	r3, [pc, #92]	@ (80018ac <MX_I2C2_Init+0x74>)
 8001850:	2201      	movs	r2, #1
 8001852:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001854:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <MX_I2C2_Init+0x74>)
 8001856:	2200      	movs	r2, #0
 8001858:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800185a:	4b14      	ldr	r3, [pc, #80]	@ (80018ac <MX_I2C2_Init+0x74>)
 800185c:	2200      	movs	r2, #0
 800185e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001860:	4b12      	ldr	r3, [pc, #72]	@ (80018ac <MX_I2C2_Init+0x74>)
 8001862:	2200      	movs	r2, #0
 8001864:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001866:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <MX_I2C2_Init+0x74>)
 8001868:	2200      	movs	r2, #0
 800186a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800186c:	4b0f      	ldr	r3, [pc, #60]	@ (80018ac <MX_I2C2_Init+0x74>)
 800186e:	2200      	movs	r2, #0
 8001870:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001872:	480e      	ldr	r0, [pc, #56]	@ (80018ac <MX_I2C2_Init+0x74>)
 8001874:	f003 fd44 	bl	8005300 <HAL_I2C_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800187e:	f000 fb55 	bl	8001f2c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001882:	2100      	movs	r1, #0
 8001884:	4809      	ldr	r0, [pc, #36]	@ (80018ac <MX_I2C2_Init+0x74>)
 8001886:	f004 faf5 	bl	8005e74 <HAL_I2CEx_ConfigAnalogFilter>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001890:	f000 fb4c 	bl	8001f2c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001894:	2100      	movs	r1, #0
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <MX_I2C2_Init+0x74>)
 8001898:	f004 fb37 	bl	8005f0a <HAL_I2CEx_ConfigDigitalFilter>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80018a2:	f000 fb43 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000494 	.word	0x20000494
 80018b0:	40005800 	.word	0x40005800
 80018b4:	30a175ab 	.word	0x30a175ab

080018b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b0ae      	sub	sp, #184	@ 0xb8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018d0:	f107 0310 	add.w	r3, r7, #16
 80018d4:	2294      	movs	r2, #148	@ 0x94
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f00a f96a 	bl	800bbb2 <memset>
  if(i2cHandle->Instance==I2C2)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a21      	ldr	r2, [pc, #132]	@ (8001968 <HAL_I2C_MspInit+0xb0>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d13b      	bne.n	8001960 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80018e8:	2380      	movs	r3, #128	@ 0x80
 80018ea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018f0:	f107 0310 	add.w	r3, r7, #16
 80018f4:	4618      	mov	r0, r3
 80018f6:	f006 fba3 	bl	8008040 <HAL_RCCEx_PeriphCLKConfig>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001900:	f000 fb14 	bl	8001f2c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001904:	4b19      	ldr	r3, [pc, #100]	@ (800196c <HAL_I2C_MspInit+0xb4>)
 8001906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001908:	4a18      	ldr	r2, [pc, #96]	@ (800196c <HAL_I2C_MspInit+0xb4>)
 800190a:	f043 0302 	orr.w	r3, r3, #2
 800190e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001910:	4b16      	ldr	r3, [pc, #88]	@ (800196c <HAL_I2C_MspInit+0xb4>)
 8001912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800191c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001920:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001924:	2312      	movs	r3, #18
 8001926:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001930:	2303      	movs	r3, #3
 8001932:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001936:	2304      	movs	r3, #4
 8001938:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001940:	4619      	mov	r1, r3
 8001942:	480b      	ldr	r0, [pc, #44]	@ (8001970 <HAL_I2C_MspInit+0xb8>)
 8001944:	f003 fa28 	bl	8004d98 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001948:	4b08      	ldr	r3, [pc, #32]	@ (800196c <HAL_I2C_MspInit+0xb4>)
 800194a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194c:	4a07      	ldr	r2, [pc, #28]	@ (800196c <HAL_I2C_MspInit+0xb4>)
 800194e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001952:	6593      	str	r3, [r2, #88]	@ 0x58
 8001954:	4b05      	ldr	r3, [pc, #20]	@ (800196c <HAL_I2C_MspInit+0xb4>)
 8001956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001958:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001960:	bf00      	nop
 8001962:	37b8      	adds	r7, #184	@ 0xb8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40005800 	.word	0x40005800
 800196c:	40021000 	.word	0x40021000
 8001970:	48000400 	.word	0x48000400

08001974 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a0b      	ldr	r2, [pc, #44]	@ (80019b0 <HAL_I2C_MspDeInit+0x3c>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d10f      	bne.n	80019a6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001986:	4b0b      	ldr	r3, [pc, #44]	@ (80019b4 <HAL_I2C_MspDeInit+0x40>)
 8001988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198a:	4a0a      	ldr	r2, [pc, #40]	@ (80019b4 <HAL_I2C_MspDeInit+0x40>)
 800198c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001990:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001992:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001996:	4808      	ldr	r0, [pc, #32]	@ (80019b8 <HAL_I2C_MspDeInit+0x44>)
 8001998:	f003 fb90 	bl	80050bc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 800199c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019a0:	4805      	ldr	r0, [pc, #20]	@ (80019b8 <HAL_I2C_MspDeInit+0x44>)
 80019a2:	f003 fb8b 	bl	80050bc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40005800 	.word	0x40005800
 80019b4:	40021000 	.word	0x40021000
 80019b8:	48000400 	.word	0x48000400

080019bc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80019c0:	f3bf 8f4f 	dsb	sy
}
 80019c4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019c6:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <__NVIC_SystemReset+0x24>)
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019ce:	4904      	ldr	r1, [pc, #16]	@ (80019e0 <__NVIC_SystemReset+0x24>)
 80019d0:	4b04      	ldr	r3, [pc, #16]	@ (80019e4 <__NVIC_SystemReset+0x28>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80019d6:	f3bf 8f4f 	dsb	sy
}
 80019da:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <__NVIC_SystemReset+0x20>
 80019e0:	e000ed00 	.word	0xe000ed00
 80019e4:	05fa0004 	.word	0x05fa0004

080019e8 <stop_playback_if_running>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void stop_playback_if_running(void) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80019ec:	2100      	movs	r1, #0
 80019ee:	4804      	ldr	r0, [pc, #16]	@ (8001a00 <stop_playback_if_running+0x18>)
 80019f0:	f002 f8a8 	bl	8003b44 <HAL_DAC_Stop_DMA>
  HAL_TIM_Base_Stop(&htim2);
 80019f4:	4803      	ldr	r0, [pc, #12]	@ (8001a04 <stop_playback_if_running+0x1c>)
 80019f6:	f007 f8fb 	bl	8008bf0 <HAL_TIM_Base_Stop>
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200000c0 	.word	0x200000c0
 8001a04:	200016a0 	.word	0x200016a0

08001a08 <start_note_circular>:

// Build one full-period sine buffer and start circular DMA playback
void start_note_circular(float freq_hz, uint16_t *buf, uint32_t *len) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08c      	sub	sp, #48	@ 0x30
 8001a0c:	af02      	add	r7, sp, #8
 8001a0e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a12:	60b8      	str	r0, [r7, #8]
 8001a14:	6079      	str	r1, [r7, #4]
  float samples_per_period_f = FS_HZ / freq_hz;
 8001a16:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001b28 <start_note_circular+0x120>
 8001a1a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a22:	edc7 7a06 	vstr	s15, [r7, #24]
  uint32_t samples = (uint32_t)(samples_per_period_f + 0.5f);
 8001a26:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a2a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001a2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a36:	ee17 3a90 	vmov	r3, s15
 8001a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (samples < 16) samples = 16;
 8001a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a3e:	2b0f      	cmp	r3, #15
 8001a40:	d801      	bhi.n	8001a46 <start_note_circular+0x3e>
 8001a42:	2310      	movs	r3, #16
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
  if (samples > NOTE_MAX_SAMPLES) samples = NOTE_MAX_SAMPLES;
 8001a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a4c:	d902      	bls.n	8001a54 <start_note_circular+0x4c>
 8001a4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24

  for (uint32_t i = 0; i < samples; i++) {
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
 8001a58:	e045      	b.n	8001ae6 <start_note_circular+0xde>
    float ph = 2.0f * M_PI * ((float)i / (float)samples);
 8001a5a:	6a3b      	ldr	r3, [r7, #32]
 8001a5c:	ee07 3a90 	vmov	s15, r3
 8001a60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a66:	ee07 3a90 	vmov	s15, r3
 8001a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a6e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a72:	ee16 0a90 	vmov	r0, s13
 8001a76:	f7fe fea9 	bl	80007cc <__aeabi_f2d>
 8001a7a:	a329      	add	r3, pc, #164	@ (adr r3, 8001b20 <start_note_circular+0x118>)
 8001a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a80:	f7fe fc16 	bl	80002b0 <__aeabi_dmul>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	f7fe fef6 	bl	800087c <__aeabi_d2f>
 8001a90:	4603      	mov	r3, r0
 8001a92:	617b      	str	r3, [r7, #20]
    float s  = arm_sin_f32(ph);
 8001a94:	ed97 0a05 	vldr	s0, [r7, #20]
 8001a98:	f009 fe7c 	bl	800b794 <arm_sin_f32>
 8001a9c:	ed87 0a04 	vstr	s0, [r7, #16]
    int32_t v = DAC_MID + (int32_t)(DAC_AMP * s);
 8001aa0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001aa4:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001b2c <start_note_circular+0x124>
 8001aa8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ab0:	ee17 3a90 	vmov	r3, s15
 8001ab4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ab8:	61fb      	str	r3, [r7, #28]
    if (v < 0) v = 0;
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	da01      	bge.n	8001ac4 <start_note_circular+0xbc>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
    if (v > 4095) v = 4095;
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001aca:	db02      	blt.n	8001ad2 <start_note_circular+0xca>
 8001acc:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001ad0:	61fb      	str	r3, [r7, #28]
    buf[i] = (uint16_t)v;
 8001ad2:	6a3b      	ldr	r3, [r7, #32]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	4413      	add	r3, r2
 8001ada:	69fa      	ldr	r2, [r7, #28]
 8001adc:	b292      	uxth	r2, r2
 8001ade:	801a      	strh	r2, [r3, #0]
  for (uint32_t i = 0; i < samples; i++) {
 8001ae0:	6a3b      	ldr	r3, [r7, #32]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	623b      	str	r3, [r7, #32]
 8001ae6:	6a3a      	ldr	r2, [r7, #32]
 8001ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d3b5      	bcc.n	8001a5a <start_note_circular+0x52>
  }

  *len = samples;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001af2:	601a      	str	r2, [r3, #0]
  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001af4:	2100      	movs	r1, #0
 8001af6:	480e      	ldr	r0, [pc, #56]	@ (8001b30 <start_note_circular+0x128>)
 8001af8:	f002 f824 	bl	8003b44 <HAL_DAC_Stop_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)buf, *len, DAC_ALIGN_12B_R);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2200      	movs	r2, #0
 8001b02:	9200      	str	r2, [sp, #0]
 8001b04:	68ba      	ldr	r2, [r7, #8]
 8001b06:	2100      	movs	r1, #0
 8001b08:	4809      	ldr	r0, [pc, #36]	@ (8001b30 <start_note_circular+0x128>)
 8001b0a:	f001 ff4f 	bl	80039ac <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 8001b0e:	4809      	ldr	r0, [pc, #36]	@ (8001b34 <start_note_circular+0x12c>)
 8001b10:	f007 f806 	bl	8008b20 <HAL_TIM_Base_Start>
}
 8001b14:	bf00      	nop
 8001b16:	3728      	adds	r7, #40	@ 0x28
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	f3af 8000 	nop.w
 8001b20:	54442d18 	.word	0x54442d18
 8001b24:	401921fb 	.word	0x401921fb
 8001b28:	467a0000 	.word	0x467a0000
 8001b2c:	44fa0000 	.word	0x44fa0000
 8001b30:	200000c0 	.word	0x200000c0
 8001b34:	200016a0 	.word	0x200016a0

08001b38 <play_start_sequence>:

void play_start_sequence(void) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
  const float freqs[3] = {400.0f, 500.0f, 800.0f};
 8001b3e:	4a14      	ldr	r2, [pc, #80]	@ (8001b90 <play_start_sequence+0x58>)
 8001b40:	463b      	mov	r3, r7
 8001b42:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b44:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; i++) {
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	e017      	b.n	8001b7e <play_start_sequence+0x46>
    start_note_circular(freqs[i], noteBuf, &noteLen);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	3310      	adds	r3, #16
 8001b54:	443b      	add	r3, r7
 8001b56:	3b10      	subs	r3, #16
 8001b58:	edd3 7a00 	vldr	s15, [r3]
 8001b5c:	490d      	ldr	r1, [pc, #52]	@ (8001b94 <play_start_sequence+0x5c>)
 8001b5e:	480e      	ldr	r0, [pc, #56]	@ (8001b98 <play_start_sequence+0x60>)
 8001b60:	eeb0 0a67 	vmov.f32	s0, s15
 8001b64:	f7ff ff50 	bl	8001a08 <start_note_circular>
    HAL_Delay(NOTE_DURATION_MS);
 8001b68:	20fa      	movs	r0, #250	@ 0xfa
 8001b6a:	f001 fdf7 	bl	800375c <HAL_Delay>
    stop_playback_if_running();
 8001b6e:	f7ff ff3b 	bl	80019e8 <stop_playback_if_running>
    HAL_Delay(100);
 8001b72:	2064      	movs	r0, #100	@ 0x64
 8001b74:	f001 fdf2 	bl	800375c <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	dde4      	ble.n	8001b4e <play_start_sequence+0x16>
  }
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3710      	adds	r7, #16
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	0800cf24 	.word	0x0800cf24
 8001b94:	20000cec 	.word	0x20000cec
 8001b98:	200004ec 	.word	0x200004ec

08001b9c <play_end_sequence>:

void play_end_sequence(void) {
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
  const float freqs[3] = {700.0f, 500.0f, 300.0f};
 8001ba2:	4a14      	ldr	r2, [pc, #80]	@ (8001bf4 <play_end_sequence+0x58>)
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ba8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for (int i = 0; i < 3; i++) {
 8001bac:	2300      	movs	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	e017      	b.n	8001be2 <play_end_sequence+0x46>
    start_note_circular(freqs[i], noteBuf, &noteLen);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	3310      	adds	r3, #16
 8001bb8:	443b      	add	r3, r7
 8001bba:	3b10      	subs	r3, #16
 8001bbc:	edd3 7a00 	vldr	s15, [r3]
 8001bc0:	490d      	ldr	r1, [pc, #52]	@ (8001bf8 <play_end_sequence+0x5c>)
 8001bc2:	480e      	ldr	r0, [pc, #56]	@ (8001bfc <play_end_sequence+0x60>)
 8001bc4:	eeb0 0a67 	vmov.f32	s0, s15
 8001bc8:	f7ff ff1e 	bl	8001a08 <start_note_circular>
    HAL_Delay(NOTE_DURATION_MS);
 8001bcc:	20fa      	movs	r0, #250	@ 0xfa
 8001bce:	f001 fdc5 	bl	800375c <HAL_Delay>
    stop_playback_if_running();
 8001bd2:	f7ff ff09 	bl	80019e8 <stop_playback_if_running>
    HAL_Delay(100);
 8001bd6:	2064      	movs	r0, #100	@ 0x64
 8001bd8:	f001 fdc0 	bl	800375c <HAL_Delay>
  for (int i = 0; i < 3; i++) {
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	3301      	adds	r3, #1
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	dde4      	ble.n	8001bb2 <play_end_sequence+0x16>
  }
}
 8001be8:	bf00      	nop
 8001bea:	bf00      	nop
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	0800cf30 	.word	0x0800cf30
 8001bf8:	20000cec 	.word	0x20000cec
 8001bfc:	200004ec 	.word	0x200004ec

08001c00 <Flash_ReadStats>:
  return (uint16_t)v;
}

/* Read stats struct from flash */
void Flash_ReadStats(GameStats *s)
{
 8001c00:	b590      	push	{r4, r7, lr}
 8001c02:	b087      	sub	sp, #28
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    GameStats temp;

    BSP_QSPI_Read((uint8_t*)&temp, FLASH_STATS_ADDR, sizeof(GameStats));
 8001c08:	f107 0308 	add.w	r3, r7, #8
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 fcc1 	bl	8002598 <BSP_QSPI_Read>
    while (BSP_QSPI_GetStatus() != QSPI_OK);
 8001c16:	bf00      	nop
 8001c18:	f000 fe22 	bl	8002860 <BSP_QSPI_GetStatus>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1fa      	bne.n	8001c18 <Flash_ReadStats+0x18>

    if (temp.magic != 0xDEADBEEF)
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	4a0c      	ldr	r2, [pc, #48]	@ (8001c58 <Flash_ReadStats+0x58>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d00c      	beq.n	8001c44 <Flash_ReadStats+0x44>
    {
        // Flash is blank or corrupted  reset stats
        s->magic       = 0xDEADBEEF;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c58 <Flash_ReadStats+0x58>)
 8001c2e:	601a      	str	r2, [r3, #0]
        s->bestScore   = 0;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2200      	movs	r2, #0
 8001c34:	605a      	str	r2, [r3, #4]
        s->gamesPlayed = 0;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]
        s->totalScore  = 0;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	e006      	b.n	8001c52 <Flash_ReadStats+0x52>
        return;
    }

    // Valid struct  copy to output
    *s = temp;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	461c      	mov	r4, r3
 8001c48:	f107 0308 	add.w	r3, r7, #8
 8001c4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001c52:	371c      	adds	r7, #28
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd90      	pop	{r4, r7, pc}
 8001c58:	deadbeef 	.word	0xdeadbeef

08001c5c <Flash_WriteStats>:

/* Overwrite stats area with new struct */
void Flash_WriteStats(GameStats *s)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
    // Sector must be erased before writing
    BSP_QSPI_Erase_Block(FLASH_STATS_SECTOR);
 8001c64:	2000      	movs	r0, #0
 8001c66:	f000 fd6f 	bl	8002748 <BSP_QSPI_Erase_Block>
    while (BSP_QSPI_GetStatus() != QSPI_OK);
 8001c6a:	bf00      	nop
 8001c6c:	f000 fdf8 	bl	8002860 <BSP_QSPI_GetStatus>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1fa      	bne.n	8001c6c <Flash_WriteStats+0x10>

    BSP_QSPI_Write((uint8_t*)s, FLASH_STATS_ADDR, sizeof(GameStats));
 8001c76:	2210      	movs	r2, #16
 8001c78:	2100      	movs	r1, #0
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 fcde 	bl	800263c <BSP_QSPI_Write>
    while (BSP_QSPI_GetStatus() != QSPI_OK);
 8001c80:	bf00      	nop
 8001c82:	f000 fded 	bl	8002860 <BSP_QSPI_GetStatus>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d1fa      	bne.n	8001c82 <Flash_WriteStats+0x26>
}
 8001c8c:	bf00      	nop
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c9e:	f001 fd25 	bl	80036ec <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001ca2:	f000 f84b 	bl	8001d3c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ca6:	f7ff fd57 	bl	8001758 <MX_GPIO_Init>
  MX_DMA_Init();
 8001caa:	f7ff f9f9 	bl	80010a0 <MX_DMA_Init>
  MX_DAC1_Init();
 8001cae:	f7fe ffcb 	bl	8000c48 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001cb2:	f001 fac1 	bl	8003238 <MX_TIM2_Init>
  MX_I2C2_Init();
 8001cb6:	f7ff fdbf 	bl	8001838 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001cba:	f001 fb2f 	bl	800331c <MX_USART1_UART_Init>
  MX_DFSDM1_Init();
 8001cbe:	f7ff f86d 	bl	8000d9c <MX_DFSDM1_Init>
  MX_OCTOSPI1_Init();
 8001cc2:	f000 f939 	bl	8001f38 <MX_OCTOSPI1_Init>

  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 8001cc6:	f000 fb91 	bl	80023ec <BSP_ACCELERO_Init>
  BSP_QSPI_Init();
 8001cca:	f000 fbe7 	bl	800249c <BSP_QSPI_Init>
  Flash_ReadStats(&stats);
 8001cce:	4819      	ldr	r0, [pc, #100]	@ (8001d34 <main+0x9c>)
 8001cd0:	f7ff ff96 	bl	8001c00 <Flash_ReadStats>

  // --- Flash corruption check ---
  uint32_t avg100 = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	607b      	str	r3, [r7, #4]
  if (stats.gamesPlayed > 0) {
 8001cd8:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <main+0x9c>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d009      	beq.n	8001cf4 <main+0x5c>
      avg100 = (stats.totalScore * 100) / stats.gamesPlayed;
 8001ce0:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <main+0x9c>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	2264      	movs	r2, #100	@ 0x64
 8001ce6:	fb03 f202 	mul.w	r2, r3, r2
 8001cea:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <main+0x9c>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf2:	607b      	str	r3, [r7, #4]
  }
  uint32_t avgScore = avg100 / 100;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4a10      	ldr	r2, [pc, #64]	@ (8001d38 <main+0xa0>)
 8001cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfc:	095b      	lsrs	r3, r3, #5
 8001cfe:	603b      	str	r3, [r7, #0]

  // If impossible scores  flash is corrupted  erase chip and reset
  if (stats.bestScore > NUM_CUES ||
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <main+0x9c>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	2b1e      	cmp	r3, #30
 8001d06:	d802      	bhi.n	8001d0e <main+0x76>
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	2b1e      	cmp	r3, #30
 8001d0c:	d90c      	bls.n	8001d28 <main+0x90>
      avgScore > NUM_CUES)
  {
      BSP_QSPI_Erase_Chip();
 8001d0e:	f000 fd65 	bl	80027dc <BSP_QSPI_Erase_Chip>
      while (BSP_QSPI_GetStatus() != QSPI_OK);
 8001d12:	bf00      	nop
 8001d14:	f000 fda4 	bl	8002860 <BSP_QSPI_GetStatus>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d1fa      	bne.n	8001d14 <main+0x7c>

      HAL_Delay(200);
 8001d1e:	20c8      	movs	r0, #200	@ 0xc8
 8001d20:	f001 fd1c 	bl	800375c <HAL_Delay>

      NVIC_SystemReset();   // reboot with clean flash
 8001d24:	f7ff fe4a 	bl	80019bc <__NVIC_SystemReset>
  }

  /* Initialize FreeRTOS objects (tasks, etc.) */
  MX_FREERTOS_Init();
 8001d28:	f7ff fa06 	bl	8001138 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001d2c:	f008 faea 	bl	800a304 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  while (1)
 8001d30:	bf00      	nop
 8001d32:	e7fd      	b.n	8001d30 <main+0x98>
 8001d34:	20000d3c 	.word	0x20000d3c
 8001d38:	51eb851f 	.word	0x51eb851f

08001d3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b096      	sub	sp, #88	@ 0x58
 8001d40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	2244      	movs	r2, #68	@ 0x44
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f009 ff31 	bl	800bbb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d50:	463b      	mov	r3, r7
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
 8001d5c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f005 f9c0 	bl	80070e4 <HAL_PWREx_ControlVoltageScaling>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001d6a:	f000 f8df 	bl	8001f2c <Error_Handler>
  }

  /** Initializes the RCC Oscillators */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001d6e:	2310      	movs	r3, #16
 8001d70:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d72:	2301      	movs	r3, #1
 8001d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001d7a:	2360      	movs	r3, #96	@ 0x60
 8001d7c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001d82:	2301      	movs	r3, #1
 8001d84:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d86:	2301      	movs	r3, #1
 8001d88:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001d8a:	233c      	movs	r3, #60	@ 0x3c
 8001d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d92:	2302      	movs	r3, #2
 8001d94:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d96:	2302      	movs	r3, #2
 8001d98:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d9a:	f107 0314 	add.w	r3, r7, #20
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f005 fa44 	bl	800722c <HAL_RCC_OscConfig>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001daa:	f000 f8bf 	bl	8001f2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dae:	230f      	movs	r3, #15
 8001db0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8001db2:	2303      	movs	r3, #3
 8001db4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001dc2:	463b      	mov	r3, r7
 8001dc4:	2105      	movs	r1, #5
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f005 fe4a 	bl	8007a60 <HAL_RCC_ClockConfig>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001dd2:	f000 f8ab 	bl	8001f2c <Error_Handler>
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	3758      	adds	r7, #88	@ 0x58
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <HAL_DFSDM_FilterRegConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hfilter)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
    // Scan for loud event
    micLoud = 0;
 8001de8:	4b16      	ldr	r3, [pc, #88]	@ (8001e44 <HAL_DFSDM_FilterRegConvCpltCallback+0x64>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]

    for (uint32_t i = 0; i < NSAMPLES; i++)
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	e01c      	b.n	8001e2e <HAL_DFSDM_FilterRegConvCpltCallback+0x4e>
    {
        threshold = micBuffer[i] >> 8;  // top 24-bit
 8001df4:	4a14      	ldr	r2, [pc, #80]	@ (8001e48 <HAL_DFSDM_FilterRegConvCpltCallback+0x68>)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dfc:	121b      	asrs	r3, r3, #8
 8001dfe:	4a13      	ldr	r2, [pc, #76]	@ (8001e4c <HAL_DFSDM_FilterRegConvCpltCallback+0x6c>)
 8001e00:	6013      	str	r3, [r2, #0]
        if (threshold < 0) threshold = -threshold;  // absolute amplitude
 8001e02:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <HAL_DFSDM_FilterRegConvCpltCallback+0x6c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	da04      	bge.n	8001e14 <HAL_DFSDM_FilterRegConvCpltCallback+0x34>
 8001e0a:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <HAL_DFSDM_FilterRegConvCpltCallback+0x6c>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	425b      	negs	r3, r3
 8001e10:	4a0e      	ldr	r2, [pc, #56]	@ (8001e4c <HAL_DFSDM_FilterRegConvCpltCallback+0x6c>)
 8001e12:	6013      	str	r3, [r2, #0]

        if (threshold > MIC_THRESHOLD)
 8001e14:	4b0d      	ldr	r3, [pc, #52]	@ (8001e4c <HAL_DFSDM_FilterRegConvCpltCallback+0x6c>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	dd03      	ble.n	8001e28 <HAL_DFSDM_FilterRegConvCpltCallback+0x48>
        {
            micLoud = 1;
 8001e20:	4b08      	ldr	r3, [pc, #32]	@ (8001e44 <HAL_DFSDM_FilterRegConvCpltCallback+0x64>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]
            break;
 8001e26:	e007      	b.n	8001e38 <HAL_DFSDM_FilterRegConvCpltCallback+0x58>
    for (uint32_t i = 0; i < NSAMPLES; i++)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e34:	d3de      	bcc.n	8001df4 <HAL_DFSDM_FilterRegConvCpltCallback+0x14>
        }
    }
}
 8001e36:	bf00      	nop
 8001e38:	bf00      	nop
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	20000d50 	.word	0x20000d50
 8001e48:	20000d54 	.word	0x20000d54
 8001e4c:	20000d30 	.word	0x20000d30

08001e50 <HAL_GPIO_EXTI_Callback>:

// Called automatically on button interrupt (PC13 -> EXTI15_10)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == BUTTON_Pin)  // confirm it was our button
 8001e5a:	88fb      	ldrh	r3, [r7, #6]
 8001e5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e60:	d141      	bne.n	8001ee6 <HAL_GPIO_EXTI_Callback+0x96>
    {
        static uint32_t last_press = 0;
        uint32_t now = HAL_GetTick();
 8001e62:	f001 fc6f 	bl	8003744 <HAL_GetTick>
 8001e66:	6178      	str	r0, [r7, #20]
        if (now - last_press < 250) return; // debounce
 8001e68:	4b20      	ldr	r3, [pc, #128]	@ (8001eec <HAL_GPIO_EXTI_Callback+0x9c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	697a      	ldr	r2, [r7, #20]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2bf9      	cmp	r3, #249	@ 0xf9
 8001e72:	d937      	bls.n	8001ee4 <HAL_GPIO_EXTI_Callback+0x94>
        last_press = now;
 8001e74:	4a1d      	ldr	r2, [pc, #116]	@ (8001eec <HAL_GPIO_EXTI_Callback+0x9c>)
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	6013      	str	r3, [r2, #0]

        char msg2[] = "BPRESS\r\n";
 8001e7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001e7c:	f107 0308 	add.w	r3, r7, #8
 8001e80:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e82:	c303      	stmia	r3!, {r0, r1}
 8001e84:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg2, strlen(msg2), HAL_MAX_DELAY);
 8001e86:	f107 0308 	add.w	r3, r7, #8
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe f9b8 	bl	8000200 <strlen>
 8001e90:	4603      	mov	r3, r0
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	f107 0108 	add.w	r1, r7, #8
 8001e98:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9c:	4815      	ldr	r0, [pc, #84]	@ (8001ef4 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001e9e:	f007 fb6d 	bl	800957c <HAL_UART_Transmit>

        if (g_state == GAME_IDLE) {
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d103      	bne.n	8001eb2 <HAL_GPIO_EXTI_Callback+0x62>
            g_state = GAME_STARTING;
 8001eaa:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001eac:	2202      	movs	r2, #2
 8001eae:	701a      	strb	r2, [r3, #0]
 8001eb0:	e019      	b.n	8001ee6 <HAL_GPIO_EXTI_Callback+0x96>
        }
        else if ( g_state == GAME_ON) {
 8001eb2:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d10c      	bne.n	8001ed4 <HAL_GPIO_EXTI_Callback+0x84>
            if (currentCue == CUE_LED) {
 8001eba:	4b10      	ldr	r3, [pc, #64]	@ (8001efc <HAL_GPIO_EXTI_Callback+0xac>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	d103      	bne.n	8001ecc <HAL_GPIO_EXTI_Callback+0x7c>
                playerResponded  = 1;
 8001ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f00 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	701a      	strb	r2, [r3, #0]
 8001eca:	e00c      	b.n	8001ee6 <HAL_GPIO_EXTI_Callback+0x96>
            } else {
                playerFail = 1;
 8001ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8001f04 <HAL_GPIO_EXTI_Callback+0xb4>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	701a      	strb	r2, [r3, #0]
 8001ed2:	e008      	b.n	8001ee6 <HAL_GPIO_EXTI_Callback+0x96>
            }
        }
        else if (g_state == GAME_DONE) {
 8001ed4:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	2b05      	cmp	r3, #5
 8001eda:	d104      	bne.n	8001ee6 <HAL_GPIO_EXTI_Callback+0x96>
            g_state = GAME_STARTING; // restart game
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001ede:	2202      	movs	r2, #2
 8001ee0:	701a      	strb	r2, [r3, #0]
 8001ee2:	e000      	b.n	8001ee6 <HAL_GPIO_EXTI_Callback+0x96>
        if (now - last_press < 250) return; // debounce
 8001ee4:	bf00      	nop
        }
    }
}
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20001554 	.word	0x20001554
 8001ef0:	0800cf3c 	.word	0x0800cf3c
 8001ef4:	200016ec 	.word	0x200016ec
 8001ef8:	200004e8 	.word	0x200004e8
 8001efc:	20000000 	.word	0x20000000
 8001f00:	20000d2e 	.word	0x20000d2e
 8001f04:	20000d2f 	.word	0x20000d2f

08001f08 <HAL_TIM_PeriodElapsedCallback>:

/**
  * @brief  Period elapsed callback in non blocking mode
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a04      	ldr	r2, [pc, #16]	@ (8001f28 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d101      	bne.n	8001f1e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001f1a:	f001 fbff 	bl	800371c <HAL_IncTick>
  }
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40001000 	.word	0x40001000

08001f2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f30:	b672      	cpsid	i
}
 8001f32:	bf00      	nop
  __disable_irq();
  while (1)
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <Error_Handler+0x8>

08001f38 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8001f4c:	4b22      	ldr	r3, [pc, #136]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f4e:	4a23      	ldr	r2, [pc, #140]	@ (8001fdc <MX_OCTOSPI1_Init+0xa4>)
 8001f50:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001f52:	4b21      	ldr	r3, [pc, #132]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001f58:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8001f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8001f64:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f66:	2220      	movs	r2, #32
 8001f68:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001f70:	4b19      	ldr	r3, [pc, #100]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001f76:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001f7c:	4b16      	ldr	r3, [pc, #88]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001f82:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001f88:	4b13      	ldr	r3, [pc, #76]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001f8e:	4b12      	ldr	r3, [pc, #72]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001f94:	4b10      	ldr	r3, [pc, #64]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f96:	2208      	movs	r2, #8
 8001f98:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001f9a:	480f      	ldr	r0, [pc, #60]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001f9c:	f004 f802 	bl	8005fa4 <HAL_OSPI_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_OCTOSPI1_Init+0x72>
  {
    Error_Handler();
 8001fa6:	f7ff ffc1 	bl	8001f2c <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001faa:	2301      	movs	r3, #1
 8001fac:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001fb2:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8001fb6:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001fb8:	1d3b      	adds	r3, r7, #4
 8001fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4805      	ldr	r0, [pc, #20]	@ (8001fd8 <MX_OCTOSPI1_Init+0xa0>)
 8001fc2:	f004 faed 	bl	80065a0 <HAL_OSPIM_Config>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_OCTOSPI1_Init+0x98>
  {
    Error_Handler();
 8001fcc:	f7ff ffae 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001fd0:	bf00      	nop
 8001fd2:	3718      	adds	r7, #24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20001558 	.word	0x20001558
 8001fdc:	a0001000 	.word	0xa0001000

08001fe0 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b0b0      	sub	sp, #192	@ 0xc0
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ff8:	f107 0318 	add.w	r3, r7, #24
 8001ffc:	2294      	movs	r2, #148	@ 0x94
 8001ffe:	2100      	movs	r1, #0
 8002000:	4618      	mov	r0, r3
 8002002:	f009 fdd6 	bl	800bbb2 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a39      	ldr	r2, [pc, #228]	@ (80020f0 <HAL_OSPI_MspInit+0x110>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d16a      	bne.n	80020e6 <HAL_OSPI_MspInit+0x106>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002010:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002014:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8002016:	2300      	movs	r3, #0
 8002018:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800201c:	f107 0318 	add.w	r3, r7, #24
 8002020:	4618      	mov	r0, r3
 8002022:	f006 f80d 	bl	8008040 <HAL_RCCEx_PeriphCLKConfig>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 800202c:	f7ff ff7e 	bl	8001f2c <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002030:	4b30      	ldr	r3, [pc, #192]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 8002032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002034:	4a2f      	ldr	r2, [pc, #188]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 8002036:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800203a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800203c:	4b2d      	ldr	r3, [pc, #180]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 800203e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002040:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8002048:	4b2a      	ldr	r3, [pc, #168]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 800204a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800204c:	4a29      	ldr	r2, [pc, #164]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 800204e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002052:	6513      	str	r3, [r2, #80]	@ 0x50
 8002054:	4b27      	ldr	r3, [pc, #156]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 8002056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002060:	4b24      	ldr	r3, [pc, #144]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 8002062:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002064:	4a23      	ldr	r2, [pc, #140]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800206c:	4b21      	ldr	r3, [pc, #132]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 800206e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002070:	f003 0301 	and.w	r3, r3, #1
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002078:	4b1e      	ldr	r3, [pc, #120]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 800207a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800207c:	4a1d      	ldr	r2, [pc, #116]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 800207e:	f043 0302 	orr.w	r3, r3, #2
 8002082:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002084:	4b1b      	ldr	r3, [pc, #108]	@ (80020f4 <HAL_OSPI_MspInit+0x114>)
 8002086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> OCTOSPIM_P1_IO3
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 8002090:	23cc      	movs	r3, #204	@ 0xcc
 8002092:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002096:	2302      	movs	r3, #2
 8002098:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a2:	2303      	movs	r3, #3
 80020a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80020a8:	230a      	movs	r3, #10
 80020aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ae:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80020b2:	4619      	mov	r1, r3
 80020b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020b8:	f002 fe6e 	bl	8004d98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80020bc:	2303      	movs	r3, #3
 80020be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c8:	2300      	movs	r3, #0
 80020ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ce:	2303      	movs	r3, #3
 80020d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80020d4:	230a      	movs	r3, #10
 80020d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020da:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80020de:	4619      	mov	r1, r3
 80020e0:	4805      	ldr	r0, [pc, #20]	@ (80020f8 <HAL_OSPI_MspInit+0x118>)
 80020e2:	f002 fe59 	bl	8004d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 80020e6:	bf00      	nop
 80020e8:	37c0      	adds	r7, #192	@ 0xc0
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	a0001000 	.word	0xa0001000
 80020f4:	40021000 	.word	0x40021000
 80020f8:	48000400 	.word	0x48000400

080020fc <HAL_OSPI_MspDeInit>:

void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* ospiHandle)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]

  if(ospiHandle->Instance==OCTOSPI1)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a0d      	ldr	r2, [pc, #52]	@ (8002140 <HAL_OSPI_MspDeInit+0x44>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d114      	bne.n	8002138 <HAL_OSPI_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800210e:	4b0d      	ldr	r3, [pc, #52]	@ (8002144 <HAL_OSPI_MspDeInit+0x48>)
 8002110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002112:	4a0c      	ldr	r2, [pc, #48]	@ (8002144 <HAL_OSPI_MspDeInit+0x48>)
 8002114:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002118:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 800211a:	4b0a      	ldr	r3, [pc, #40]	@ (8002144 <HAL_OSPI_MspDeInit+0x48>)
 800211c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800211e:	4a09      	ldr	r2, [pc, #36]	@ (8002144 <HAL_OSPI_MspDeInit+0x48>)
 8002120:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002124:	6513      	str	r3, [r2, #80]	@ 0x50
    PA6     ------> OCTOSPIM_P1_IO3
    PA7     ------> OCTOSPIM_P1_IO2
    PB0     ------> OCTOSPIM_P1_IO1
    PB1     ------> OCTOSPIM_P1_IO0
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7);
 8002126:	21cc      	movs	r1, #204	@ 0xcc
 8002128:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800212c:	f002 ffc6 	bl	80050bc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 8002130:	2103      	movs	r1, #3
 8002132:	4805      	ldr	r0, [pc, #20]	@ (8002148 <HAL_OSPI_MspDeInit+0x4c>)
 8002134:	f002 ffc2 	bl	80050bc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }
}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	a0001000 	.word	0xa0001000
 8002144:	40021000 	.word	0x40021000
 8002148:	48000400 	.word	0x48000400

0800214c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	@ 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002154:	4b27      	ldr	r3, [pc, #156]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 8002156:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002158:	4a26      	ldr	r2, [pc, #152]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 800215a:	f043 0302 	orr.w	r3, r3, #2
 800215e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002160:	4b24      	ldr	r3, [pc, #144]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 8002162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	613b      	str	r3, [r7, #16]
 800216a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 800216c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002170:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002172:	2312      	movs	r3, #18
 8002174:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002176:	2301      	movs	r3, #1
 8002178:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217a:	2303      	movs	r3, #3
 800217c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800217e:	2304      	movs	r3, #4
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002182:	f107 0314 	add.w	r3, r7, #20
 8002186:	4619      	mov	r1, r3
 8002188:	481b      	ldr	r0, [pc, #108]	@ (80021f8 <I2Cx_MspInit+0xac>)
 800218a:	f002 fe05 	bl	8004d98 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800218e:	f107 0314 	add.w	r3, r7, #20
 8002192:	4619      	mov	r1, r3
 8002194:	4818      	ldr	r0, [pc, #96]	@ (80021f8 <I2Cx_MspInit+0xac>)
 8002196:	f002 fdff 	bl	8004d98 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800219a:	4b16      	ldr	r3, [pc, #88]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 800219c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219e:	4a15      	ldr	r2, [pc, #84]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 80021a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80021a6:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 80021a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80021b2:	4b10      	ldr	r3, [pc, #64]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 80021b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021b6:	4a0f      	ldr	r2, [pc, #60]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 80021b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021bc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80021be:	4b0d      	ldr	r3, [pc, #52]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 80021c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021c2:	4a0c      	ldr	r2, [pc, #48]	@ (80021f4 <I2Cx_MspInit+0xa8>)
 80021c4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80021c8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80021ca:	2200      	movs	r2, #0
 80021cc:	210f      	movs	r1, #15
 80021ce:	2021      	movs	r0, #33	@ 0x21
 80021d0:	f001 fba0 	bl	8003914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80021d4:	2021      	movs	r0, #33	@ 0x21
 80021d6:	f001 fbb9 	bl	800394c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	210f      	movs	r1, #15
 80021de:	2022      	movs	r0, #34	@ 0x22
 80021e0:	f001 fb98 	bl	8003914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80021e4:	2022      	movs	r0, #34	@ 0x22
 80021e6:	f001 fbb1 	bl	800394c <HAL_NVIC_EnableIRQ>
}
 80021ea:	bf00      	nop
 80021ec:	3728      	adds	r7, #40	@ 0x28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40021000 	.word	0x40021000
 80021f8:	48000400 	.word	0x48000400

080021fc <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a12      	ldr	r2, [pc, #72]	@ (8002250 <I2Cx_Init+0x54>)
 8002208:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a11      	ldr	r2, [pc, #68]	@ (8002254 <I2Cx_Init+0x58>)
 800220e:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2201      	movs	r2, #1
 800221a:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7ff ff89 	bl	800214c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f003 f860 	bl	8005300 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8002240:	2100      	movs	r1, #0
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f003 fe16 	bl	8005e74 <HAL_I2CEx_ConfigAnalogFilter>
}
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40005800 	.word	0x40005800
 8002254:	00702681 	.word	0x00702681

08002258 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	@ 0x28
 800225c:	af04      	add	r7, sp, #16
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	4608      	mov	r0, r1
 8002262:	4611      	mov	r1, r2
 8002264:	461a      	mov	r2, r3
 8002266:	4603      	mov	r3, r0
 8002268:	72fb      	strb	r3, [r7, #11]
 800226a:	460b      	mov	r3, r1
 800226c:	813b      	strh	r3, [r7, #8]
 800226e:	4613      	mov	r3, r2
 8002270:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002272:	2300      	movs	r3, #0
 8002274:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002276:	7afb      	ldrb	r3, [r7, #11]
 8002278:	b299      	uxth	r1, r3
 800227a:	88f8      	ldrh	r0, [r7, #6]
 800227c:	893a      	ldrh	r2, [r7, #8]
 800227e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002282:	9302      	str	r3, [sp, #8]
 8002284:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002286:	9301      	str	r3, [sp, #4]
 8002288:	6a3b      	ldr	r3, [r7, #32]
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	4603      	mov	r3, r0
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f003 fa14 	bl	80056bc <HAL_I2C_Mem_Read>
 8002294:	4603      	mov	r3, r0
 8002296:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002298:	7dfb      	ldrb	r3, [r7, #23]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d004      	beq.n	80022a8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800229e:	7afb      	ldrb	r3, [r7, #11]
 80022a0:	4619      	mov	r1, r3
 80022a2:	68f8      	ldr	r0, [r7, #12]
 80022a4:	f000 f832 	bl	800230c <I2Cx_Error>
  }
  return status;
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3718      	adds	r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b08a      	sub	sp, #40	@ 0x28
 80022b6:	af04      	add	r7, sp, #16
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	4608      	mov	r0, r1
 80022bc:	4611      	mov	r1, r2
 80022be:	461a      	mov	r2, r3
 80022c0:	4603      	mov	r3, r0
 80022c2:	72fb      	strb	r3, [r7, #11]
 80022c4:	460b      	mov	r3, r1
 80022c6:	813b      	strh	r3, [r7, #8]
 80022c8:	4613      	mov	r3, r2
 80022ca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80022cc:	2300      	movs	r3, #0
 80022ce:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80022d0:	7afb      	ldrb	r3, [r7, #11]
 80022d2:	b299      	uxth	r1, r3
 80022d4:	88f8      	ldrh	r0, [r7, #6]
 80022d6:	893a      	ldrh	r2, [r7, #8]
 80022d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022dc:	9302      	str	r3, [sp, #8]
 80022de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80022e0:	9301      	str	r3, [sp, #4]
 80022e2:	6a3b      	ldr	r3, [r7, #32]
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	4603      	mov	r3, r0
 80022e8:	68f8      	ldr	r0, [r7, #12]
 80022ea:	f003 f8d3 	bl	8005494 <HAL_I2C_Mem_Write>
 80022ee:	4603      	mov	r3, r0
 80022f0:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80022f2:	7dfb      	ldrb	r3, [r7, #23]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d004      	beq.n	8002302 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80022f8:	7afb      	ldrb	r3, [r7, #11]
 80022fa:	4619      	mov	r1, r3
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 f805 	bl	800230c <I2Cx_Error>
  }
  return status;
 8002302:	7dfb      	ldrb	r3, [r7, #23]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3718      	adds	r7, #24
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	460b      	mov	r3, r1
 8002316:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f003 f88c 	bl	8005436 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7ff ff6c 	bl	80021fc <I2Cx_Init>
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002330:	4802      	ldr	r0, [pc, #8]	@ (800233c <SENSOR_IO_Init+0x10>)
 8002332:	f7ff ff63 	bl	80021fc <I2Cx_Init>
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	200015a8 	.word	0x200015a8

08002340 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af02      	add	r7, sp, #8
 8002346:	4603      	mov	r3, r0
 8002348:	71fb      	strb	r3, [r7, #7]
 800234a:	460b      	mov	r3, r1
 800234c:	71bb      	strb	r3, [r7, #6]
 800234e:	4613      	mov	r3, r2
 8002350:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002352:	79bb      	ldrb	r3, [r7, #6]
 8002354:	b29a      	uxth	r2, r3
 8002356:	79f9      	ldrb	r1, [r7, #7]
 8002358:	2301      	movs	r3, #1
 800235a:	9301      	str	r3, [sp, #4]
 800235c:	1d7b      	adds	r3, r7, #5
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	2301      	movs	r3, #1
 8002362:	4803      	ldr	r0, [pc, #12]	@ (8002370 <SENSOR_IO_Write+0x30>)
 8002364:	f7ff ffa5 	bl	80022b2 <I2Cx_WriteMultiple>
}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	200015a8 	.word	0x200015a8

08002374 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af02      	add	r7, sp, #8
 800237a:	4603      	mov	r3, r0
 800237c:	460a      	mov	r2, r1
 800237e:	71fb      	strb	r3, [r7, #7]
 8002380:	4613      	mov	r3, r2
 8002382:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002388:	79bb      	ldrb	r3, [r7, #6]
 800238a:	b29a      	uxth	r2, r3
 800238c:	79f9      	ldrb	r1, [r7, #7]
 800238e:	2301      	movs	r3, #1
 8002390:	9301      	str	r3, [sp, #4]
 8002392:	f107 030f 	add.w	r3, r7, #15
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	2301      	movs	r3, #1
 800239a:	4804      	ldr	r0, [pc, #16]	@ (80023ac <SENSOR_IO_Read+0x38>)
 800239c:	f7ff ff5c 	bl	8002258 <I2Cx_ReadMultiple>

  return read_value;
 80023a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3710      	adds	r7, #16
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	200015a8 	.word	0x200015a8

080023b0 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af02      	add	r7, sp, #8
 80023b6:	603a      	str	r2, [r7, #0]
 80023b8:	461a      	mov	r2, r3
 80023ba:	4603      	mov	r3, r0
 80023bc:	71fb      	strb	r3, [r7, #7]
 80023be:	460b      	mov	r3, r1
 80023c0:	71bb      	strb	r3, [r7, #6]
 80023c2:	4613      	mov	r3, r2
 80023c4:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80023c6:	79bb      	ldrb	r3, [r7, #6]
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	79f9      	ldrb	r1, [r7, #7]
 80023cc:	88bb      	ldrh	r3, [r7, #4]
 80023ce:	9301      	str	r3, [sp, #4]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	2301      	movs	r3, #1
 80023d6:	4804      	ldr	r0, [pc, #16]	@ (80023e8 <SENSOR_IO_ReadMultiple+0x38>)
 80023d8:	f7ff ff3e 	bl	8002258 <I2Cx_ReadMultiple>
 80023dc:	4603      	mov	r3, r0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	200015a8 	.word	0x200015a8

080023ec <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80023f2:	2300      	movs	r3, #0
 80023f4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80023f6:	2300      	movs	r3, #0
 80023f8:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80023fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002464 <BSP_ACCELERO_Init+0x78>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	4798      	blx	r3
 8002400:	4603      	mov	r3, r0
 8002402:	2b6a      	cmp	r3, #106	@ 0x6a
 8002404:	d002      	beq.n	800240c <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	73fb      	strb	r3, [r7, #15]
 800240a:	e025      	b.n	8002458 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 800240c:	4b16      	ldr	r3, [pc, #88]	@ (8002468 <BSP_ACCELERO_Init+0x7c>)
 800240e:	4a15      	ldr	r2, [pc, #84]	@ (8002464 <BSP_ACCELERO_Init+0x78>)
 8002410:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8002412:	2330      	movs	r3, #48	@ 0x30
 8002414:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8002416:	2300      	movs	r3, #0
 8002418:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 800241a:	2300      	movs	r3, #0
 800241c:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800241e:	2340      	movs	r3, #64	@ 0x40
 8002420:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 800242a:	797a      	ldrb	r2, [r7, #5]
 800242c:	7abb      	ldrb	r3, [r7, #10]
 800242e:	4313      	orrs	r3, r2
 8002430:	b2db      	uxtb	r3, r3
 8002432:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8002434:	7a3b      	ldrb	r3, [r7, #8]
 8002436:	f043 0304 	orr.w	r3, r3, #4
 800243a:	b2db      	uxtb	r3, r3
 800243c:	b21b      	sxth	r3, r3
 800243e:	021b      	lsls	r3, r3, #8
 8002440:	b21a      	sxth	r2, r3
 8002442:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002446:	4313      	orrs	r3, r2
 8002448:	b21b      	sxth	r3, r3
 800244a:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <BSP_ACCELERO_Init+0x7c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	89ba      	ldrh	r2, [r7, #12]
 8002454:	4610      	mov	r0, r2
 8002456:	4798      	blx	r3
  }  

  return ret;
 8002458:	7bfb      	ldrb	r3, [r7, #15]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000008 	.word	0x20000008
 8002468:	200015fc 	.word	0x200015fc

0800246c <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8002474:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d009      	beq.n	8002490 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 800247c:	4b06      	ldr	r3, [pc, #24]	@ (8002498 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	2b00      	cmp	r3, #0
 8002484:	d004      	beq.n	8002490 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8002486:	4b04      	ldr	r3, [pc, #16]	@ (8002498 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	4798      	blx	r3
    }
  }
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	200015fc 	.word	0x200015fc

0800249c <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 80024a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 80024a4:	4a3b      	ldr	r2, [pc, #236]	@ (8002594 <BSP_QSPI_Init+0xf8>)
 80024a6:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 80024a8:	4839      	ldr	r0, [pc, #228]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 80024aa:	f003 fe25 	bl	80060f8 <HAL_OSPI_DeInit>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e067      	b.n	8002588 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 80024b8:	f000 fa42 	bl	8002940 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 80024bc:	4b34      	ldr	r3, [pc, #208]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 80024be:	2204      	movs	r2, #4
 80024c0:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 80024c2:	4b33      	ldr	r3, [pc, #204]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 80024c8:	4b31      	ldr	r3, [pc, #196]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 80024ca:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80024ce:	60da      	str	r2, [r3, #12]
 80024d0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80024d4:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	fa93 f3a3 	rbit	r3, r3
 80024dc:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <BSP_QSPI_Init+0x50>
  {
    return 32U;
 80024e8:	2320      	movs	r3, #32
 80024ea:	e003      	b.n	80024f4 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	fab3 f383 	clz	r3, r3
 80024f2:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 80024f4:	461a      	mov	r2, r3
 80024f6:	4b26      	ldr	r3, [pc, #152]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 80024f8:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 80024fa:	4b25      	ldr	r3, [pc, #148]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 80024fc:	2201      	movs	r2, #1
 80024fe:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8002500:	4b23      	ldr	r3, [pc, #140]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002502:	2200      	movs	r2, #0
 8002504:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8002506:	4b22      	ldr	r3, [pc, #136]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002508:	2200      	movs	r2, #0
 800250a:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 800250c:	4b20      	ldr	r3, [pc, #128]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 800250e:	2204      	movs	r2, #4
 8002510:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8002512:	4b1f      	ldr	r3, [pc, #124]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002514:	2200      	movs	r2, #0
 8002516:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8002518:	4b1d      	ldr	r3, [pc, #116]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 800251a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800251e:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8002520:	4b1b      	ldr	r3, [pc, #108]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002522:	2200      	movs	r2, #0
 8002524:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8002526:	4b1a      	ldr	r3, [pc, #104]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002528:	2200      	movs	r2, #0
 800252a:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 800252c:	4818      	ldr	r0, [pc, #96]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 800252e:	f003 fd39 	bl	8005fa4 <HAL_OSPI_Init>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e025      	b.n	8002588 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 800253c:	4814      	ldr	r0, [pc, #80]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 800253e:	f000 fa3f 	bl	80029c0 <QSPI_ResetMemory>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8002548:	2304      	movs	r3, #4
 800254a:	e01d      	b.n	8002588 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 800254c:	2101      	movs	r1, #1
 800254e:	4810      	ldr	r0, [pc, #64]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002550:	f000 fb24 	bl	8002b9c <QSPI_QuadMode>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e014      	b.n	8002588 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 800255e:	2101      	movs	r1, #1
 8002560:	480b      	ldr	r0, [pc, #44]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002562:	f000 fbc7 	bl	8002cf4 <QSPI_HighPerfMode>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e00b      	b.n	8002588 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8002570:	4b07      	ldr	r3, [pc, #28]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002572:	2202      	movs	r2, #2
 8002574:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8002576:	4806      	ldr	r0, [pc, #24]	@ (8002590 <BSP_QSPI_Init+0xf4>)
 8002578:	f003 fd14 	bl	8005fa4 <HAL_OSPI_Init>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e000      	b.n	8002588 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20001600 	.word	0x20001600
 8002594:	a0001000 	.word	0xa0001000

08002598 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b098      	sub	sp, #96	@ 0x60
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 80025a4:	2300      	movs	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 80025ac:	23eb      	movs	r3, #235	@ 0xeb
 80025ae:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 80025b0:	2301      	movs	r3, #1
 80025b2:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 80025b4:	2300      	movs	r3, #0
 80025b6:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80025b8:	2300      	movs	r3, #0
 80025ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 80025c0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 80025c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025ca:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80025cc:	2300      	movs	r3, #0
 80025ce:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 80025d0:	23aa      	movs	r3, #170	@ 0xaa
 80025d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 80025d4:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80025d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 80025da:	2300      	movs	r3, #0
 80025dc:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 80025de:	2300      	movs	r3, #0
 80025e0:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 80025e2:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80025e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 80025f0:	2304      	movs	r3, #4
 80025f2:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 80025f4:	2300      	movs	r3, #0
 80025f6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80025f8:	2300      	movs	r3, #0
 80025fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80025fc:	f107 0310 	add.w	r3, r7, #16
 8002600:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002604:	4619      	mov	r1, r3
 8002606:	480c      	ldr	r0, [pc, #48]	@ (8002638 <BSP_QSPI_Read+0xa0>)
 8002608:	f003 fd9d 	bl	8006146 <HAL_OSPI_Command>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e00b      	b.n	800262e <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800261a:	68f9      	ldr	r1, [r7, #12]
 800261c:	4806      	ldr	r0, [pc, #24]	@ (8002638 <BSP_QSPI_Read+0xa0>)
 800261e:	f003 fe86 	bl	800632e <HAL_OSPI_Receive>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3760      	adds	r7, #96	@ 0x60
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20001600 	.word	0x20001600

0800263c <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b09c      	sub	sp, #112	@ 0x70
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	b2db      	uxtb	r3, r3
 800264c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8002650:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8002652:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	429a      	cmp	r2, r3
 8002658:	d901      	bls.n	800265e <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4413      	add	r3, r2
 8002668:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800266a:	2300      	movs	r3, #0
 800266c:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800266e:	2300      	movs	r3, #0
 8002670:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 8002672:	2338      	movs	r3, #56	@ 0x38
 8002674:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002676:	2301      	movs	r3, #1
 8002678:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800267e:	2300      	movs	r3, #0
 8002680:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 8002682:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002686:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8002688:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800268c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 800268e:	2300      	movs	r3, #0
 8002690:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002692:	2300      	movs	r3, #0
 8002694:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8002696:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800269a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800269c:	2300      	movs	r3, #0
 800269e:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 80026a0:	2300      	movs	r3, #0
 80026a2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80026a4:	2300      	movs	r3, #0
 80026a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80026a8:	2300      	movs	r3, #0
 80026aa:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80026ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 80026b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026b2:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 80026b4:	4823      	ldr	r0, [pc, #140]	@ (8002744 <BSP_QSPI_Write+0x108>)
 80026b6:	f000 f9ca 	bl	8002a4e <QSPI_WriteEnable>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e03b      	b.n	800273c <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80026c4:	f107 0314 	add.w	r3, r7, #20
 80026c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026cc:	4619      	mov	r1, r3
 80026ce:	481d      	ldr	r0, [pc, #116]	@ (8002744 <BSP_QSPI_Write+0x108>)
 80026d0:	f003 fd39 	bl	8006146 <HAL_OSPI_Command>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e02e      	b.n	800273c <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80026de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e2:	68f9      	ldr	r1, [r7, #12]
 80026e4:	4817      	ldr	r0, [pc, #92]	@ (8002744 <BSP_QSPI_Write+0x108>)
 80026e6:	f003 fdaf 	bl	8006248 <HAL_OSPI_Transmit>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e023      	b.n	800273c <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80026f4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80026f8:	4812      	ldr	r0, [pc, #72]	@ (8002744 <BSP_QSPI_Write+0x108>)
 80026fa:	f000 fa04 	bl	8002b06 <QSPI_AutoPollingMemReady>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e019      	b.n	800273c <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8002708:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800270a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800270c:	4413      	add	r3, r2
 800270e:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8002710:	68fa      	ldr	r2, [r7, #12]
 8002712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002714:	4413      	add	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8002718:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800271a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800271e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002720:	429a      	cmp	r2, r3
 8002722:	d203      	bcs.n	800272c <BSP_QSPI_Write+0xf0>
 8002724:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002726:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	e001      	b.n	8002730 <BSP_QSPI_Write+0xf4>
 800272c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002730:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 8002732:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002734:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002736:	429a      	cmp	r2, r3
 8002738:	d3b8      	bcc.n	80026ac <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3770      	adds	r7, #112	@ 0x70
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	20001600 	.word	0x20001600

08002748 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b096      	sub	sp, #88	@ 0x58
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002750:	2300      	movs	r3, #0
 8002752:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8002758:	23d8      	movs	r3, #216	@ 0xd8
 800275a:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800275c:	2301      	movs	r3, #1
 800275e:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002760:	2300      	movs	r3, #0
 8002762:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002764:	2300      	movs	r3, #0
 8002766:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 800276c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002770:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8002772:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002776:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8002778:	2300      	movs	r3, #0
 800277a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800277c:	2300      	movs	r3, #0
 800277e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8002780:	2300      	movs	r3, #0
 8002782:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002788:	2300      	movs	r3, #0
 800278a:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800278c:	2300      	movs	r3, #0
 800278e:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8002790:	4811      	ldr	r0, [pc, #68]	@ (80027d8 <BSP_QSPI_Erase_Block+0x90>)
 8002792:	f000 f95c 	bl	8002a4e <QSPI_WriteEnable>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e017      	b.n	80027d0 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80027a0:	f107 0308 	add.w	r3, r7, #8
 80027a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027a8:	4619      	mov	r1, r3
 80027aa:	480b      	ldr	r0, [pc, #44]	@ (80027d8 <BSP_QSPI_Erase_Block+0x90>)
 80027ac:	f003 fccb 	bl	8006146 <HAL_OSPI_Command>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e00a      	b.n	80027d0 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 80027ba:	f640 51ac 	movw	r1, #3500	@ 0xdac
 80027be:	4806      	ldr	r0, [pc, #24]	@ (80027d8 <BSP_QSPI_Erase_Block+0x90>)
 80027c0:	f000 f9a1 	bl	8002b06 <QSPI_AutoPollingMemReady>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e000      	b.n	80027d0 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 80027ce:	2300      	movs	r3, #0
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3758      	adds	r7, #88	@ 0x58
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	20001600 	.word	0x20001600

080027dc <BSP_QSPI_Erase_Chip>:
/**
  * @brief  Erases the entire QSPI memory.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Chip(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b094      	sub	sp, #80	@ 0x50
 80027e0:	af00      	add	r7, sp, #0
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80027e2:	2300      	movs	r3, #0
 80027e4:	603b      	str	r3, [r7, #0]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80027e6:	2300      	movs	r3, #0
 80027e8:	607b      	str	r3, [r7, #4]
  sCommand.Instruction        = CHIP_ERASE_CMD;
 80027ea:	2360      	movs	r3, #96	@ 0x60
 80027ec:	60bb      	str	r3, [r7, #8]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80027ee:	2301      	movs	r3, #1
 80027f0:	60fb      	str	r3, [r7, #12]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80027f2:	2300      	movs	r3, #0
 80027f4:	613b      	str	r3, [r7, #16]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80027f6:	2300      	movs	r3, #0
 80027f8:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80027fa:	2300      	movs	r3, #0
 80027fc:	61fb      	str	r3, [r7, #28]
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80027fe:	2300      	movs	r3, #0
 8002800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8002802:	2300      	movs	r3, #0
 8002804:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.DummyCycles        = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800280a:	2300      	movs	r3, #0
 800280c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800280e:	2300      	movs	r3, #0
 8002810:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8002812:	4811      	ldr	r0, [pc, #68]	@ (8002858 <BSP_QSPI_Erase_Chip+0x7c>)
 8002814:	f000 f91b 	bl	8002a4e <QSPI_WriteEnable>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <BSP_QSPI_Erase_Chip+0x46>
  {
    return QSPI_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e015      	b.n	800284e <BSP_QSPI_Erase_Chip+0x72>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002822:	463b      	mov	r3, r7
 8002824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002828:	4619      	mov	r1, r3
 800282a:	480b      	ldr	r0, [pc, #44]	@ (8002858 <BSP_QSPI_Erase_Chip+0x7c>)
 800282c:	f003 fc8b 	bl	8006146 <HAL_OSPI_Command>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <BSP_QSPI_Erase_Chip+0x5e>
  {
    return QSPI_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e009      	b.n	800284e <BSP_QSPI_Erase_Chip+0x72>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_CHIP_ERASE_MAX_TIME) != QSPI_OK)
 800283a:	4908      	ldr	r1, [pc, #32]	@ (800285c <BSP_QSPI_Erase_Chip+0x80>)
 800283c:	4806      	ldr	r0, [pc, #24]	@ (8002858 <BSP_QSPI_Erase_Chip+0x7c>)
 800283e:	f000 f962 	bl	8002b06 <QSPI_AutoPollingMemReady>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <BSP_QSPI_Erase_Chip+0x70>
  {
    return QSPI_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e000      	b.n	800284e <BSP_QSPI_Erase_Chip+0x72>
  }

  return QSPI_OK;
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3750      	adds	r7, #80	@ 0x50
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20001600 	.word	0x20001600
 800285c:	0003a980 	.word	0x0003a980

08002860 <BSP_QSPI_GetStatus>:
/**
  * @brief  Reads current status of the QSPI memory.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_GetStatus(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b096      	sub	sp, #88	@ 0x58
 8002864:	af00      	add	r7, sp, #0
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read security register command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = READ_SEC_REG_CMD;
 800286e:	232b      	movs	r3, #43	@ 0x2b
 8002870:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002872:	2301      	movs	r3, #1
 8002874:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002876:	2300      	movs	r3, #0
 8002878:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 800287a:	2300      	movs	r3, #0
 800287c:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 800287e:	2300      	movs	r3, #0
 8002880:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002882:	2300      	movs	r3, #0
 8002884:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002886:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800288a:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.NbData             = 1;
 800288c:	2301      	movs	r3, #1
 800288e:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002890:	2300      	movs	r3, #0
 8002892:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles        = 0;
 8002894:	2300      	movs	r3, #0
 8002896:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002898:	2300      	movs	r3, #0
 800289a:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800289c:	2300      	movs	r3, #0
 800289e:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80028a0:	f107 0308 	add.w	r3, r7, #8
 80028a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028a8:	4619      	mov	r1, r3
 80028aa:	4824      	ldr	r0, [pc, #144]	@ (800293c <BSP_QSPI_GetStatus+0xdc>)
 80028ac:	f003 fc4b 	bl	8006146 <HAL_OSPI_Command>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <BSP_QSPI_GetStatus+0x5a>
  {
    return QSPI_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e03c      	b.n	8002934 <BSP_QSPI_GetStatus+0xd4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80028ba:	1dfb      	adds	r3, r7, #7
 80028bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c0:	4619      	mov	r1, r3
 80028c2:	481e      	ldr	r0, [pc, #120]	@ (800293c <BSP_QSPI_GetStatus+0xdc>)
 80028c4:	f003 fd33 	bl	800632e <HAL_OSPI_Receive>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <BSP_QSPI_GetStatus+0x72>
  {
    return QSPI_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e030      	b.n	8002934 <BSP_QSPI_GetStatus+0xd4>
  }
  
  /* Check the value of the register */
  if ((reg & (MX25R6435F_SECR_P_FAIL | MX25R6435F_SECR_E_FAIL)) != 0)
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <BSP_QSPI_GetStatus+0x80>
  {
    return QSPI_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e029      	b.n	8002934 <BSP_QSPI_GetStatus+0xd4>
  }
  else if ((reg & (MX25R6435F_SECR_PSB | MX25R6435F_SECR_ESB)) != 0)
 80028e0:	79fb      	ldrb	r3, [r7, #7]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <BSP_QSPI_GetStatus+0x8e>
  {
    return QSPI_SUSPENDED;
 80028ea:	2308      	movs	r3, #8
 80028ec:	e022      	b.n	8002934 <BSP_QSPI_GetStatus+0xd4>
  }

  /* Initialize the read status register command */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 80028ee:	2305      	movs	r3, #5
 80028f0:	613b      	str	r3, [r7, #16]

  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80028f2:	f107 0308 	add.w	r3, r7, #8
 80028f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028fa:	4619      	mov	r1, r3
 80028fc:	480f      	ldr	r0, [pc, #60]	@ (800293c <BSP_QSPI_GetStatus+0xdc>)
 80028fe:	f003 fc22 	bl	8006146 <HAL_OSPI_Command>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d001      	beq.n	800290c <BSP_QSPI_GetStatus+0xac>
  {
    return QSPI_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e013      	b.n	8002934 <BSP_QSPI_GetStatus+0xd4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800290c:	1dfb      	adds	r3, r7, #7
 800290e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002912:	4619      	mov	r1, r3
 8002914:	4809      	ldr	r0, [pc, #36]	@ (800293c <BSP_QSPI_GetStatus+0xdc>)
 8002916:	f003 fd0a 	bl	800632e <HAL_OSPI_Receive>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <BSP_QSPI_GetStatus+0xc4>
  {
    return QSPI_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e007      	b.n	8002934 <BSP_QSPI_GetStatus+0xd4>
  }

  /* Check the value of the register */
  if ((reg & MX25R6435F_SR_WIP) != 0)
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <BSP_QSPI_GetStatus+0xd2>
  {
    return QSPI_BUSY;
 800292e:	2302      	movs	r3, #2
 8002930:	e000      	b.n	8002934 <BSP_QSPI_GetStatus+0xd4>
  }
  else
  {
    return QSPI_OK;
 8002932:	2300      	movs	r3, #0
  }
}
 8002934:	4618      	mov	r0, r3
 8002936:	3758      	adds	r7, #88	@ 0x58
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20001600 	.word	0x20001600

08002940 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b088      	sub	sp, #32
 8002944:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8002946:	4b1c      	ldr	r3, [pc, #112]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 8002948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800294a:	4a1b      	ldr	r2, [pc, #108]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 800294c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002950:	6513      	str	r3, [r2, #80]	@ 0x50
 8002952:	4b19      	ldr	r3, [pc, #100]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 8002954:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 800295e:	4b16      	ldr	r3, [pc, #88]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	4a15      	ldr	r2, [pc, #84]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 8002964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002968:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 800296a:	4b13      	ldr	r3, [pc, #76]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	4a12      	ldr	r2, [pc, #72]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 8002970:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002974:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002976:	4b10      	ldr	r3, [pc, #64]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 8002978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297a:	4a0f      	ldr	r2, [pc, #60]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 800297c:	f043 0310 	orr.w	r3, r3, #16
 8002980:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002982:	4b0d      	ldr	r3, [pc, #52]	@ (80029b8 <BSP_QSPI_MspInit+0x78>)
 8002984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002986:	f003 0310 	and.w	r3, r3, #16
 800298a:	607b      	str	r3, [r7, #4]
 800298c:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 800298e:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8002992:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8002994:	2302      	movs	r3, #2
 8002996:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800299c:	2303      	movs	r3, #3
 800299e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80029a0:	230a      	movs	r3, #10
 80029a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029a4:	f107 030c 	add.w	r3, r7, #12
 80029a8:	4619      	mov	r1, r3
 80029aa:	4804      	ldr	r0, [pc, #16]	@ (80029bc <BSP_QSPI_MspInit+0x7c>)
 80029ac:	f002 f9f4 	bl	8004d98 <HAL_GPIO_Init>
}
 80029b0:	bf00      	nop
 80029b2:	3720      	adds	r7, #32
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40021000 	.word	0x40021000
 80029bc:	48001000 	.word	0x48001000

080029c0 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b096      	sub	sp, #88	@ 0x58
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 80029d0:	2366      	movs	r3, #102	@ 0x66
 80029d2:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80029d4:	2301      	movs	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80029d8:	2300      	movs	r3, #0
 80029da:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80029dc:	2300      	movs	r3, #0
 80029de:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80029e0:	2300      	movs	r3, #0
 80029e2:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80029e4:	2300      	movs	r3, #0
 80029e6:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80029e8:	2300      	movs	r3, #0
 80029ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80029f4:	2300      	movs	r3, #0
 80029f6:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80029f8:	f107 0308 	add.w	r3, r7, #8
 80029fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a00:	4619      	mov	r1, r3
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f003 fb9f 	bl	8006146 <HAL_OSPI_Command>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e019      	b.n	8002a46 <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8002a12:	2399      	movs	r3, #153	@ 0x99
 8002a14:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a16:	f107 0308 	add.w	r3, r7, #8
 8002a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a1e:	4619      	mov	r1, r3
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f003 fb90 	bl	8006146 <HAL_OSPI_Command>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e00a      	b.n	8002a46 <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002a30:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 f866 	bl	8002b06 <QSPI_AutoPollingMemReady>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e000      	b.n	8002a46 <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3758      	adds	r7, #88	@ 0x58
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b09c      	sub	sp, #112	@ 0x70
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002a56:	2300      	movs	r3, #0
 8002a58:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8002a5e:	2306      	movs	r3, #6
 8002a60:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002a62:	2301      	movs	r3, #1
 8002a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002a66:	2300      	movs	r3, #0
 8002a68:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002a72:	2300      	movs	r3, #0
 8002a74:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8002a76:	2300      	movs	r3, #0
 8002a78:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002a82:	2300      	movs	r3, #0
 8002a84:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002a86:	f107 0320 	add.w	r3, r7, #32
 8002a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a8e:	4619      	mov	r1, r3
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f003 fb58 	bl	8006146 <HAL_OSPI_Command>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e02e      	b.n	8002afe <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8002aac:	2310      	movs	r3, #16
 8002aae:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8002ab0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ab4:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8002ab6:	2305      	movs	r3, #5
 8002ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8002aba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002abe:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002ac8:	f107 0320 	add.w	r3, r7, #32
 8002acc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f003 fb37 	bl	8006146 <HAL_OSPI_Command>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e00d      	b.n	8002afe <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002ae2:	f107 030c 	add.w	r3, r7, #12
 8002ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aea:	4619      	mov	r1, r3
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f003 fcc1 	bl	8006474 <HAL_OSPI_AutoPolling>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3770      	adds	r7, #112	@ 0x70
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b09c      	sub	sp, #112	@ 0x70
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
 8002b0e:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002b10:	2300      	movs	r3, #0
 8002b12:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002b14:	2300      	movs	r3, #0
 8002b16:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002b18:	2305      	movs	r3, #5
 8002b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002b20:	2300      	movs	r3, #0
 8002b22:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002b24:	2300      	movs	r3, #0
 8002b26:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002b30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b34:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8002b36:	2301      	movs	r3, #1
 8002b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002b42:	2300      	movs	r3, #0
 8002b44:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002b46:	2300      	movs	r3, #0
 8002b48:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8002b52:	2300      	movs	r3, #0
 8002b54:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8002b56:	2310      	movs	r3, #16
 8002b58:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8002b5a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b5e:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002b60:	f107 0320 	add.w	r3, r7, #32
 8002b64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b68:	4619      	mov	r1, r3
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f003 faeb 	bl	8006146 <HAL_OSPI_Command>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e00c      	b.n	8002b94 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8002b7a:	f107 030c 	add.w	r3, r7, #12
 8002b7e:	683a      	ldr	r2, [r7, #0]
 8002b80:	4619      	mov	r1, r3
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f003 fc76 	bl	8006474 <HAL_OSPI_AutoPolling>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3770      	adds	r7, #112	@ 0x70
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b098      	sub	sp, #96	@ 0x60
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002bb0:	2305      	movs	r3, #5
 8002bb2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002bc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002bde:	2300      	movs	r3, #0
 8002be0:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002be2:	f107 0310 	add.w	r3, r7, #16
 8002be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bea:	4619      	mov	r1, r3
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	f003 faaa 	bl	8006146 <HAL_OSPI_Command>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e077      	b.n	8002cec <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002bfc:	f107 030f 	add.w	r3, r7, #15
 8002c00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c04:	4619      	mov	r1, r3
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f003 fb91 	bl	800632e <HAL_OSPI_Receive>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e06a      	b.n	8002cec <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7ff ff19 	bl	8002a4e <QSPI_WriteEnable>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e062      	b.n	8002cec <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8002c26:	78fb      	ldrb	r3, [r7, #3]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d105      	bne.n	8002c38 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
 8002c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	73fb      	strb	r3, [r7, #15]
 8002c36:	e004      	b.n	8002c42 <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8002c38:	7bfb      	ldrb	r3, [r7, #15]
 8002c3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c3e:	b2db      	uxtb	r3, r3
 8002c40:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8002c42:	2301      	movs	r3, #1
 8002c44:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c46:	f107 0310 	add.w	r3, r7, #16
 8002c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c4e:	4619      	mov	r1, r3
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f003 fa78 	bl	8006146 <HAL_OSPI_Command>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e045      	b.n	8002cec <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c60:	f107 030f 	add.w	r3, r7, #15
 8002c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c68:	4619      	mov	r1, r3
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f003 faec 	bl	8006248 <HAL_OSPI_Transmit>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e038      	b.n	8002cec <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002c7a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7ff ff41 	bl	8002b06 <QSPI_AutoPollingMemReady>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e02e      	b.n	8002cec <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8002c8e:	2305      	movs	r3, #5
 8002c90:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002c92:	f107 0310 	add.w	r3, r7, #16
 8002c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f003 fa52 	bl	8006146 <HAL_OSPI_Command>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e01f      	b.n	8002cec <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002cac:	f107 030f 	add.w	r3, r7, #15
 8002cb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f003 fb39 	bl	800632e <HAL_OSPI_Receive>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e012      	b.n	8002cec <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
 8002cc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d102      	bne.n	8002cd6 <QSPI_QuadMode+0x13a>
 8002cd0:	78fb      	ldrb	r3, [r7, #3]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d007      	beq.n	8002ce6 <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
 8002cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d004      	beq.n	8002cea <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8002ce0:	78fb      	ldrb	r3, [r7, #3]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3760      	adds	r7, #96	@ 0x60
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b098      	sub	sp, #96	@ 0x60
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8002d00:	2300      	movs	r3, #0
 8002d02:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8002d04:	2300      	movs	r3, #0
 8002d06:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8002d08:	2305      	movs	r3, #5
 8002d0a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8002d10:	2300      	movs	r3, #0
 8002d12:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8002d14:	2300      	movs	r3, #0
 8002d16:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002d20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d24:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8002d26:	2300      	movs	r3, #0
 8002d28:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8002d32:	2300      	movs	r3, #0
 8002d34:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8002d36:	2300      	movs	r3, #0
 8002d38:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d3a:	f107 0310 	add.w	r3, r7, #16
 8002d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d42:	4619      	mov	r1, r3
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f003 f9fe 	bl	8006146 <HAL_OSPI_Command>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e09a      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d54:	f107 030c 	add.w	r3, r7, #12
 8002d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f003 fae5 	bl	800632e <HAL_OSPI_Receive>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e08d      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002d6e:	2315      	movs	r3, #21
 8002d70:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002d72:	2302      	movs	r3, #2
 8002d74:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d76:	f107 0310 	add.w	r3, r7, #16
 8002d7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7e:	4619      	mov	r1, r3
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f003 f9e0 	bl	8006146 <HAL_OSPI_Command>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e07c      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002d90:	f107 030c 	add.w	r3, r7, #12
 8002d94:	3301      	adds	r3, #1
 8002d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f003 fac6 	bl	800632e <HAL_OSPI_Receive>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e06e      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f7ff fe4e 	bl	8002a4e <QSPI_WriteEnable>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e066      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8002dbc:	78fb      	ldrb	r3, [r7, #3]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d105      	bne.n	8002dce <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002dc2:	7bbb      	ldrb	r3, [r7, #14]
 8002dc4:	f043 0302 	orr.w	r3, r3, #2
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	73bb      	strb	r3, [r7, #14]
 8002dcc:	e004      	b.n	8002dd8 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8002dce:	7bbb      	ldrb	r3, [r7, #14]
 8002dd0:	f023 0302 	bic.w	r3, r3, #2
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002de0:	f107 0310 	add.w	r3, r7, #16
 8002de4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002de8:	4619      	mov	r1, r3
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f003 f9ab 	bl	8006146 <HAL_OSPI_Command>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e047      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002dfa:	f107 030c 	add.w	r3, r7, #12
 8002dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e02:	4619      	mov	r1, r3
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f003 fa1f 	bl	8006248 <HAL_OSPI_Transmit>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e03a      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002e14:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f7ff fe74 	bl	8002b06 <QSPI_AutoPollingMemReady>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e030      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002e28:	2315      	movs	r3, #21
 8002e2a:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002e30:	f107 0310 	add.w	r3, r7, #16
 8002e34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e38:	4619      	mov	r1, r3
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f003 f983 	bl	8006146 <HAL_OSPI_Command>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e01f      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002e4a:	f107 030c 	add.w	r3, r7, #12
 8002e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e52:	4619      	mov	r1, r3
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f003 fa6a 	bl	800632e <HAL_OSPI_Receive>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e012      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002e64:	7b7b      	ldrb	r3, [r7, #13]
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d102      	bne.n	8002e74 <QSPI_HighPerfMode+0x180>
 8002e6e:	78fb      	ldrb	r3, [r7, #3]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d007      	beq.n	8002e84 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002e74:	7b7b      	ldrb	r3, [r7, #13]
 8002e76:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d004      	beq.n	8002e88 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002e7e:	78fb      	ldrb	r3, [r7, #3]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e000      	b.n	8002e8a <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3760      	adds	r7, #96	@ 0x60
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
	...

08002e94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9a:	4b11      	ldr	r3, [pc, #68]	@ (8002ee0 <HAL_MspInit+0x4c>)
 8002e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e9e:	4a10      	ldr	r2, [pc, #64]	@ (8002ee0 <HAL_MspInit+0x4c>)
 8002ea0:	f043 0301 	orr.w	r3, r3, #1
 8002ea4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee0 <HAL_MspInit+0x4c>)
 8002ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	607b      	str	r3, [r7, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee0 <HAL_MspInit+0x4c>)
 8002eb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ee0 <HAL_MspInit+0x4c>)
 8002eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ebc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ebe:	4b08      	ldr	r3, [pc, #32]	@ (8002ee0 <HAL_MspInit+0x4c>)
 8002ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec6:	603b      	str	r3, [r7, #0]
 8002ec8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002eca:	2200      	movs	r2, #0
 8002ecc:	210f      	movs	r1, #15
 8002ece:	f06f 0001 	mvn.w	r0, #1
 8002ed2:	f000 fd1f 	bl	8003914 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40021000 	.word	0x40021000

08002ee4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08e      	sub	sp, #56	@ 0x38
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002eec:	2300      	movs	r3, #0
 8002eee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002ef2:	4b34      	ldr	r3, [pc, #208]	@ (8002fc4 <HAL_InitTick+0xe0>)
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef6:	4a33      	ldr	r2, [pc, #204]	@ (8002fc4 <HAL_InitTick+0xe0>)
 8002ef8:	f043 0310 	orr.w	r3, r3, #16
 8002efc:	6593      	str	r3, [r2, #88]	@ 0x58
 8002efe:	4b31      	ldr	r3, [pc, #196]	@ (8002fc4 <HAL_InitTick+0xe0>)
 8002f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f02:	f003 0310 	and.w	r3, r3, #16
 8002f06:	60fb      	str	r3, [r7, #12]
 8002f08:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f0a:	f107 0210 	add.w	r2, r7, #16
 8002f0e:	f107 0314 	add.w	r3, r7, #20
 8002f12:	4611      	mov	r1, r2
 8002f14:	4618      	mov	r0, r3
 8002f16:	f004 ffa1 	bl	8007e5c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d103      	bne.n	8002f2c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002f24:	f004 ff6e 	bl	8007e04 <HAL_RCC_GetPCLK1Freq>
 8002f28:	6378      	str	r0, [r7, #52]	@ 0x34
 8002f2a:	e004      	b.n	8002f36 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002f2c:	f004 ff6a 	bl	8007e04 <HAL_RCC_GetPCLK1Freq>
 8002f30:	4603      	mov	r3, r0
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f38:	4a23      	ldr	r2, [pc, #140]	@ (8002fc8 <HAL_InitTick+0xe4>)
 8002f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3e:	0c9b      	lsrs	r3, r3, #18
 8002f40:	3b01      	subs	r3, #1
 8002f42:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002f44:	4b21      	ldr	r3, [pc, #132]	@ (8002fcc <HAL_InitTick+0xe8>)
 8002f46:	4a22      	ldr	r2, [pc, #136]	@ (8002fd0 <HAL_InitTick+0xec>)
 8002f48:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002f4a:	4b20      	ldr	r3, [pc, #128]	@ (8002fcc <HAL_InitTick+0xe8>)
 8002f4c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002f50:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002f52:	4a1e      	ldr	r2, [pc, #120]	@ (8002fcc <HAL_InitTick+0xe8>)
 8002f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f56:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002f58:	4b1c      	ldr	r3, [pc, #112]	@ (8002fcc <HAL_InitTick+0xe8>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fcc <HAL_InitTick+0xe8>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f64:	4b19      	ldr	r3, [pc, #100]	@ (8002fcc <HAL_InitTick+0xe8>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002f6a:	4818      	ldr	r0, [pc, #96]	@ (8002fcc <HAL_InitTick+0xe8>)
 8002f6c:	f005 fd80 	bl	8008a70 <HAL_TIM_Base_Init>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002f76:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d11b      	bne.n	8002fb6 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002f7e:	4813      	ldr	r0, [pc, #76]	@ (8002fcc <HAL_InitTick+0xe8>)
 8002f80:	f005 fe5e 	bl	8008c40 <HAL_TIM_Base_Start_IT>
 8002f84:	4603      	mov	r3, r0
 8002f86:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002f8a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d111      	bne.n	8002fb6 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f92:	2036      	movs	r0, #54	@ 0x36
 8002f94:	f000 fcda 	bl	800394c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b0f      	cmp	r3, #15
 8002f9c:	d808      	bhi.n	8002fb0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	2036      	movs	r0, #54	@ 0x36
 8002fa4:	f000 fcb6 	bl	8003914 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd4 <HAL_InitTick+0xf0>)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6013      	str	r3, [r2, #0]
 8002fae:	e002      	b.n	8002fb6 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002fb6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3738      	adds	r7, #56	@ 0x38
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	431bde83 	.word	0x431bde83
 8002fcc:	20001650 	.word	0x20001650
 8002fd0:	40001000 	.word	0x40001000
 8002fd4:	2000003c 	.word	0x2000003c

08002fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fdc:	bf00      	nop
 8002fde:	e7fd      	b.n	8002fdc <NMI_Handler+0x4>

08002fe0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fe4:	bf00      	nop
 8002fe6:	e7fd      	b.n	8002fe4 <HardFault_Handler+0x4>

08002fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fec:	bf00      	nop
 8002fee:	e7fd      	b.n	8002fec <MemManage_Handler+0x4>

08002ff0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ff4:	bf00      	nop
 8002ff6:	e7fd      	b.n	8002ff4 <BusFault_Handler+0x4>

08002ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ffc:	bf00      	nop
 8002ffe:	e7fd      	b.n	8002ffc <UsageFault_Handler+0x4>

08003000 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003004:	bf00      	nop
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
	...

08003010 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003014:	4802      	ldr	r0, [pc, #8]	@ (8003020 <DMA1_Channel1_IRQHandler+0x10>)
 8003016:	f001 fd70 	bl	8004afa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	200000d4 	.word	0x200000d4

08003024 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8003028:	4802      	ldr	r0, [pc, #8]	@ (8003034 <DMA1_Channel2_IRQHandler+0x10>)
 800302a:	f001 fd66 	bl	8004afa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800302e:	bf00      	nop
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	200001c0 	.word	0x200001c0

08003038 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800303c:	4802      	ldr	r0, [pc, #8]	@ (8003048 <TIM2_IRQHandler+0x10>)
 800303e:	f005 fe6f 	bl	8008d20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003042:	bf00      	nop
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	200016a0 	.word	0x200016a0

0800304c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8003050:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003054:	f002 f93c 	bl	80052d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003058:	bf00      	nop
 800305a:	bd80      	pop	{r7, pc}

0800305c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (htim6.Instance != NULL)
 8003060:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <TIM6_DAC_IRQHandler+0x24>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d002      	beq.n	800306e <TIM6_DAC_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim6);
 8003068:	4805      	ldr	r0, [pc, #20]	@ (8003080 <TIM6_DAC_IRQHandler+0x24>)
 800306a:	f005 fe59 	bl	8008d20 <HAL_TIM_IRQHandler>
  }
  if (hdac1.Instance != NULL)
 800306e:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <TIM6_DAC_IRQHandler+0x28>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d002      	beq.n	800307c <TIM6_DAC_IRQHandler+0x20>
  {
    HAL_DAC_IRQHandler(&hdac1);
 8003076:	4803      	ldr	r0, [pc, #12]	@ (8003084 <TIM6_DAC_IRQHandler+0x28>)
 8003078:	f000 fda9 	bl	8003bce <HAL_DAC_IRQHandler>
  }
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800307c:	bf00      	nop
 800307e:	bd80      	pop	{r7, pc}
 8003080:	20001650 	.word	0x20001650
 8003084:	200000c0 	.word	0x200000c0

08003088 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  return 1;
 800308c:	2301      	movs	r3, #1
}
 800308e:	4618      	mov	r0, r3
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <_kill>:

int _kill(int pid, int sig)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030a2:	f008 fdd5 	bl	800bc50 <__errno>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2216      	movs	r2, #22
 80030aa:	601a      	str	r2, [r3, #0]
  return -1;
 80030ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <_exit>:

void _exit (int status)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030c0:	f04f 31ff 	mov.w	r1, #4294967295
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7ff ffe7 	bl	8003098 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030ca:	bf00      	nop
 80030cc:	e7fd      	b.n	80030ca <_exit+0x12>

080030ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b086      	sub	sp, #24
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	60f8      	str	r0, [r7, #12]
 80030d6:	60b9      	str	r1, [r7, #8]
 80030d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030da:	2300      	movs	r3, #0
 80030dc:	617b      	str	r3, [r7, #20]
 80030de:	e00a      	b.n	80030f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030e0:	f3af 8000 	nop.w
 80030e4:	4601      	mov	r1, r0
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	1c5a      	adds	r2, r3, #1
 80030ea:	60ba      	str	r2, [r7, #8]
 80030ec:	b2ca      	uxtb	r2, r1
 80030ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	3301      	adds	r3, #1
 80030f4:	617b      	str	r3, [r7, #20]
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	dbf0      	blt.n	80030e0 <_read+0x12>
  }

  return len;
 80030fe:	687b      	ldr	r3, [r7, #4]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003114:	2300      	movs	r3, #0
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	e009      	b.n	800312e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	1c5a      	adds	r2, r3, #1
 800311e:	60ba      	str	r2, [r7, #8]
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	3301      	adds	r3, #1
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	429a      	cmp	r2, r3
 8003134:	dbf1      	blt.n	800311a <_write+0x12>
  }
  return len;
 8003136:	687b      	ldr	r3, [r7, #4]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <_close>:

int _close(int file)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003148:	f04f 33ff 	mov.w	r3, #4294967295
}
 800314c:	4618      	mov	r0, r3
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003168:	605a      	str	r2, [r3, #4]
  return 0;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <_isatty>:

int _isatty(int file)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003180:	2301      	movs	r3, #1
}
 8003182:	4618      	mov	r0, r3
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800318e:	b480      	push	{r7}
 8003190:	b085      	sub	sp, #20
 8003192:	af00      	add	r7, sp, #0
 8003194:	60f8      	str	r0, [r7, #12]
 8003196:	60b9      	str	r1, [r7, #8]
 8003198:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3714      	adds	r7, #20
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031b0:	4a14      	ldr	r2, [pc, #80]	@ (8003204 <_sbrk+0x5c>)
 80031b2:	4b15      	ldr	r3, [pc, #84]	@ (8003208 <_sbrk+0x60>)
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031bc:	4b13      	ldr	r3, [pc, #76]	@ (800320c <_sbrk+0x64>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d102      	bne.n	80031ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031c4:	4b11      	ldr	r3, [pc, #68]	@ (800320c <_sbrk+0x64>)
 80031c6:	4a12      	ldr	r2, [pc, #72]	@ (8003210 <_sbrk+0x68>)
 80031c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031ca:	4b10      	ldr	r3, [pc, #64]	@ (800320c <_sbrk+0x64>)
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4413      	add	r3, r2
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d207      	bcs.n	80031e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031d8:	f008 fd3a 	bl	800bc50 <__errno>
 80031dc:	4603      	mov	r3, r0
 80031de:	220c      	movs	r2, #12
 80031e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031e2:	f04f 33ff 	mov.w	r3, #4294967295
 80031e6:	e009      	b.n	80031fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031e8:	4b08      	ldr	r3, [pc, #32]	@ (800320c <_sbrk+0x64>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031ee:	4b07      	ldr	r3, [pc, #28]	@ (800320c <_sbrk+0x64>)
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4413      	add	r3, r2
 80031f6:	4a05      	ldr	r2, [pc, #20]	@ (800320c <_sbrk+0x64>)
 80031f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031fa:	68fb      	ldr	r3, [r7, #12]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3718      	adds	r7, #24
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	200a0000 	.word	0x200a0000
 8003208:	00000400 	.word	0x00000400
 800320c:	2000169c 	.word	0x2000169c
 8003210:	20002600 	.word	0x20002600

08003214 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003218:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <SystemInit+0x20>)
 800321a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321e:	4a05      	ldr	r2, [pc, #20]	@ (8003234 <SystemInit+0x20>)
 8003220:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003224:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	e000ed00 	.word	0xe000ed00

08003238 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b088      	sub	sp, #32
 800323c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800323e:	f107 0310 	add.w	r3, r7, #16
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	605a      	str	r2, [r3, #4]
 8003248:	609a      	str	r2, [r3, #8]
 800324a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800324c:	1d3b      	adds	r3, r7, #4
 800324e:	2200      	movs	r2, #0
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	605a      	str	r2, [r3, #4]
 8003254:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003256:	4b1e      	ldr	r3, [pc, #120]	@ (80032d0 <MX_TIM2_Init+0x98>)
 8003258:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800325c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800325e:	4b1c      	ldr	r3, [pc, #112]	@ (80032d0 <MX_TIM2_Init+0x98>)
 8003260:	2200      	movs	r2, #0
 8003262:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003264:	4b1a      	ldr	r3, [pc, #104]	@ (80032d0 <MX_TIM2_Init+0x98>)
 8003266:	2200      	movs	r2, #0
 8003268:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7487;
 800326a:	4b19      	ldr	r3, [pc, #100]	@ (80032d0 <MX_TIM2_Init+0x98>)
 800326c:	f641 523f 	movw	r2, #7487	@ 0x1d3f
 8003270:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003272:	4b17      	ldr	r3, [pc, #92]	@ (80032d0 <MX_TIM2_Init+0x98>)
 8003274:	2200      	movs	r2, #0
 8003276:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003278:	4b15      	ldr	r3, [pc, #84]	@ (80032d0 <MX_TIM2_Init+0x98>)
 800327a:	2200      	movs	r2, #0
 800327c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800327e:	4814      	ldr	r0, [pc, #80]	@ (80032d0 <MX_TIM2_Init+0x98>)
 8003280:	f005 fbf6 	bl	8008a70 <HAL_TIM_Base_Init>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800328a:	f7fe fe4f 	bl	8001f2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800328e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003292:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003294:	f107 0310 	add.w	r3, r7, #16
 8003298:	4619      	mov	r1, r3
 800329a:	480d      	ldr	r0, [pc, #52]	@ (80032d0 <MX_TIM2_Init+0x98>)
 800329c:	f005 fe47 	bl	8008f2e <HAL_TIM_ConfigClockSource>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80032a6:	f7fe fe41 	bl	8001f2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80032aa:	2320      	movs	r3, #32
 80032ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032ae:	2300      	movs	r3, #0
 80032b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032b2:	1d3b      	adds	r3, r7, #4
 80032b4:	4619      	mov	r1, r3
 80032b6:	4806      	ldr	r0, [pc, #24]	@ (80032d0 <MX_TIM2_Init+0x98>)
 80032b8:	f006 f86a 	bl	8009390 <HAL_TIMEx_MasterConfigSynchronization>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80032c2:	f7fe fe33 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80032c6:	bf00      	nop
 80032c8:	3720      	adds	r7, #32
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	200016a0 	.word	0x200016a0

080032d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e4:	d113      	bne.n	800330e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003318 <HAL_TIM_Base_MspInit+0x44>)
 80032e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ea:	4a0b      	ldr	r2, [pc, #44]	@ (8003318 <HAL_TIM_Base_MspInit+0x44>)
 80032ec:	f043 0301 	orr.w	r3, r3, #1
 80032f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80032f2:	4b09      	ldr	r3, [pc, #36]	@ (8003318 <HAL_TIM_Base_MspInit+0x44>)
 80032f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80032fe:	2200      	movs	r2, #0
 8003300:	2105      	movs	r1, #5
 8003302:	201c      	movs	r0, #28
 8003304:	f000 fb06 	bl	8003914 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003308:	201c      	movs	r0, #28
 800330a:	f000 fb1f 	bl	800394c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	40021000 	.word	0x40021000

0800331c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003320:	4b22      	ldr	r3, [pc, #136]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003322:	4a23      	ldr	r2, [pc, #140]	@ (80033b0 <MX_USART1_UART_Init+0x94>)
 8003324:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003326:	4b21      	ldr	r3, [pc, #132]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003328:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800332c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800332e:	4b1f      	ldr	r3, [pc, #124]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003330:	2200      	movs	r2, #0
 8003332:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003334:	4b1d      	ldr	r3, [pc, #116]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003336:	2200      	movs	r2, #0
 8003338:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800333a:	4b1c      	ldr	r3, [pc, #112]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 800333c:	2200      	movs	r2, #0
 800333e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003340:	4b1a      	ldr	r3, [pc, #104]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003342:	220c      	movs	r2, #12
 8003344:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003346:	4b19      	ldr	r3, [pc, #100]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003348:	2200      	movs	r2, #0
 800334a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800334c:	4b17      	ldr	r3, [pc, #92]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 800334e:	2200      	movs	r2, #0
 8003350:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003352:	4b16      	ldr	r3, [pc, #88]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003354:	2200      	movs	r2, #0
 8003356:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003358:	4b14      	ldr	r3, [pc, #80]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 800335a:	2200      	movs	r2, #0
 800335c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800335e:	4b13      	ldr	r3, [pc, #76]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003360:	2200      	movs	r2, #0
 8003362:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003364:	4811      	ldr	r0, [pc, #68]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003366:	f006 f8b9 	bl	80094dc <HAL_UART_Init>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003370:	f7fe fddc 	bl	8001f2c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003374:	2100      	movs	r1, #0
 8003376:	480d      	ldr	r0, [pc, #52]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 8003378:	f006 fee2 	bl	800a140 <HAL_UARTEx_SetTxFifoThreshold>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003382:	f7fe fdd3 	bl	8001f2c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003386:	2100      	movs	r1, #0
 8003388:	4808      	ldr	r0, [pc, #32]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 800338a:	f006 ff17 	bl	800a1bc <HAL_UARTEx_SetRxFifoThreshold>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003394:	f7fe fdca 	bl	8001f2c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003398:	4804      	ldr	r0, [pc, #16]	@ (80033ac <MX_USART1_UART_Init+0x90>)
 800339a:	f006 fe98 	bl	800a0ce <HAL_UARTEx_DisableFifoMode>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80033a4:	f7fe fdc2 	bl	8001f2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80033a8:	bf00      	nop
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	200016ec 	.word	0x200016ec
 80033b0:	40013800 	.word	0x40013800

080033b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b0ae      	sub	sp, #184	@ 0xb8
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033bc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	609a      	str	r2, [r3, #8]
 80033c8:	60da      	str	r2, [r3, #12]
 80033ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033cc:	f107 0310 	add.w	r3, r7, #16
 80033d0:	2294      	movs	r2, #148	@ 0x94
 80033d2:	2100      	movs	r1, #0
 80033d4:	4618      	mov	r0, r3
 80033d6:	f008 fbec 	bl	800bbb2 <memset>
  if(uartHandle->Instance==USART1)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a21      	ldr	r2, [pc, #132]	@ (8003464 <HAL_UART_MspInit+0xb0>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d13a      	bne.n	800345a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80033e4:	2301      	movs	r3, #1
 80033e6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80033e8:	2300      	movs	r3, #0
 80033ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033ec:	f107 0310 	add.w	r3, r7, #16
 80033f0:	4618      	mov	r0, r3
 80033f2:	f004 fe25 	bl	8008040 <HAL_RCCEx_PeriphCLKConfig>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80033fc:	f7fe fd96 	bl	8001f2c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003400:	4b19      	ldr	r3, [pc, #100]	@ (8003468 <HAL_UART_MspInit+0xb4>)
 8003402:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003404:	4a18      	ldr	r2, [pc, #96]	@ (8003468 <HAL_UART_MspInit+0xb4>)
 8003406:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800340a:	6613      	str	r3, [r2, #96]	@ 0x60
 800340c:	4b16      	ldr	r3, [pc, #88]	@ (8003468 <HAL_UART_MspInit+0xb4>)
 800340e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003410:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003418:	4b13      	ldr	r3, [pc, #76]	@ (8003468 <HAL_UART_MspInit+0xb4>)
 800341a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800341c:	4a12      	ldr	r2, [pc, #72]	@ (8003468 <HAL_UART_MspInit+0xb4>)
 800341e:	f043 0302 	orr.w	r3, r3, #2
 8003422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003424:	4b10      	ldr	r3, [pc, #64]	@ (8003468 <HAL_UART_MspInit+0xb4>)
 8003426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	60bb      	str	r3, [r7, #8]
 800342e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003430:	23c0      	movs	r3, #192	@ 0xc0
 8003432:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003436:	2302      	movs	r3, #2
 8003438:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343c:	2300      	movs	r3, #0
 800343e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003442:	2303      	movs	r3, #3
 8003444:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003448:	2307      	movs	r3, #7
 800344a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800344e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003452:	4619      	mov	r1, r3
 8003454:	4805      	ldr	r0, [pc, #20]	@ (800346c <HAL_UART_MspInit+0xb8>)
 8003456:	f001 fc9f 	bl	8004d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800345a:	bf00      	nop
 800345c:	37b8      	adds	r7, #184	@ 0xb8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40013800 	.word	0x40013800
 8003468:	40021000 	.word	0x40021000
 800346c:	48000400 	.word	0x48000400

08003470 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003470:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003474:	f7ff fece 	bl	8003214 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003478:	480c      	ldr	r0, [pc, #48]	@ (80034ac <LoopForever+0x6>)
  ldr r1, =_edata
 800347a:	490d      	ldr	r1, [pc, #52]	@ (80034b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800347c:	4a0d      	ldr	r2, [pc, #52]	@ (80034b4 <LoopForever+0xe>)
  movs r3, #0
 800347e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003480:	e002      	b.n	8003488 <LoopCopyDataInit>

08003482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003486:	3304      	adds	r3, #4

08003488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800348a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800348c:	d3f9      	bcc.n	8003482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800348e:	4a0a      	ldr	r2, [pc, #40]	@ (80034b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003490:	4c0a      	ldr	r4, [pc, #40]	@ (80034bc <LoopForever+0x16>)
  movs r3, #0
 8003492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003494:	e001      	b.n	800349a <LoopFillZerobss>

08003496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003498:	3204      	adds	r2, #4

0800349a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800349a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800349c:	d3fb      	bcc.n	8003496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800349e:	f008 fbdd 	bl	800bc5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80034a2:	f7fe fbf9 	bl	8001c98 <main>

080034a6 <LoopForever>:

LoopForever:
    b LoopForever
 80034a6:	e7fe      	b.n	80034a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80034a8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80034ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034b0:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 80034b4:	0800d8b4 	.word	0x0800d8b4
  ldr r2, =_sbss
 80034b8:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 80034bc:	20002600 	.word	0x20002600

080034c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80034c0:	e7fe      	b.n	80034c0 <ADC1_IRQHandler>

080034c2 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b084      	sub	sp, #16
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	4603      	mov	r3, r0
 80034ca:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80034cc:	2300      	movs	r3, #0
 80034ce:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80034d0:	2110      	movs	r1, #16
 80034d2:	20d4      	movs	r0, #212	@ 0xd4
 80034d4:	f7fe ff4e 	bl	8002374 <SENSOR_IO_Read>
 80034d8:	4603      	mov	r3, r0
 80034da:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 80034dc:	88fb      	ldrh	r3, [r7, #6]
 80034de:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 80034e0:	7bbb      	ldrb	r3, [r7, #14]
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 80034e8:	7bba      	ldrb	r2, [r7, #14]
 80034ea:	7bfb      	ldrb	r3, [r7, #15]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 80034f0:	7bbb      	ldrb	r3, [r7, #14]
 80034f2:	461a      	mov	r2, r3
 80034f4:	2110      	movs	r1, #16
 80034f6:	20d4      	movs	r0, #212	@ 0xd4
 80034f8:	f7fe ff22 	bl	8002340 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 80034fc:	2112      	movs	r1, #18
 80034fe:	20d4      	movs	r0, #212	@ 0xd4
 8003500:	f7fe ff38 	bl	8002374 <SENSOR_IO_Read>
 8003504:	4603      	mov	r3, r0
 8003506:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8003508:	88fb      	ldrh	r3, [r7, #6]
 800350a:	0a1b      	lsrs	r3, r3, #8
 800350c:	b29b      	uxth	r3, r3
 800350e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8003510:	7bbb      	ldrb	r3, [r7, #14]
 8003512:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8003516:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8003518:	7bba      	ldrb	r2, [r7, #14]
 800351a:	7bfb      	ldrb	r3, [r7, #15]
 800351c:	4313      	orrs	r3, r2
 800351e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8003520:	7bbb      	ldrb	r3, [r7, #14]
 8003522:	461a      	mov	r2, r3
 8003524:	2112      	movs	r1, #18
 8003526:	20d4      	movs	r0, #212	@ 0xd4
 8003528:	f7fe ff0a 	bl	8002340 <SENSOR_IO_Write>
}
 800352c:	bf00      	nop
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800353a:	2300      	movs	r3, #0
 800353c:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800353e:	2110      	movs	r1, #16
 8003540:	20d4      	movs	r0, #212	@ 0xd4
 8003542:	f7fe ff17 	bl	8002374 <SENSOR_IO_Read>
 8003546:	4603      	mov	r3, r0
 8003548:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800354a:	79fb      	ldrb	r3, [r7, #7]
 800354c:	f003 030f 	and.w	r3, r3, #15
 8003550:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003552:	79fb      	ldrb	r3, [r7, #7]
 8003554:	461a      	mov	r2, r3
 8003556:	2110      	movs	r1, #16
 8003558:	20d4      	movs	r0, #212	@ 0xd4
 800355a:	f7fe fef1 	bl	8002340 <SENSOR_IO_Write>
}
 800355e:	bf00      	nop
 8003560:	3708      	adds	r7, #8
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8003566:	b580      	push	{r7, lr}
 8003568:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 800356a:	f7fe fedf 	bl	800232c <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800356e:	210f      	movs	r1, #15
 8003570:	20d4      	movs	r0, #212	@ 0xd4
 8003572:	f7fe feff 	bl	8002374 <SENSOR_IO_Read>
 8003576:	4603      	mov	r3, r0
}
 8003578:	4618      	mov	r0, r3
 800357a:	bd80      	pop	{r7, pc}

0800357c <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	4603      	mov	r3, r0
 8003584:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003586:	2300      	movs	r3, #0
 8003588:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800358a:	2115      	movs	r1, #21
 800358c:	20d4      	movs	r0, #212	@ 0xd4
 800358e:	f7fe fef1 	bl	8002374 <SENSOR_IO_Read>
 8003592:	4603      	mov	r3, r0
 8003594:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8003596:	7bfb      	ldrb	r3, [r7, #15]
 8003598:	f023 0310 	bic.w	r3, r3, #16
 800359c:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800359e:	88fb      	ldrh	r3, [r7, #6]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80035a4:	7bfb      	ldrb	r3, [r7, #15]
 80035a6:	f043 0310 	orr.w	r3, r3, #16
 80035aa:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80035ac:	7bfb      	ldrb	r3, [r7, #15]
 80035ae:	461a      	mov	r2, r3
 80035b0:	2115      	movs	r1, #21
 80035b2:	20d4      	movs	r0, #212	@ 0xd4
 80035b4:	f7fe fec4 	bl	8002340 <SENSOR_IO_Write>
}
 80035b8:	bf00      	nop
 80035ba:	3710      	adds	r7, #16
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80035c8:	2300      	movs	r3, #0
 80035ca:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80035cc:	2300      	movs	r3, #0
 80035ce:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80035d0:	f04f 0300 	mov.w	r3, #0
 80035d4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80035d6:	2110      	movs	r1, #16
 80035d8:	20d4      	movs	r0, #212	@ 0xd4
 80035da:	f7fe fecb 	bl	8002374 <SENSOR_IO_Read>
 80035de:	4603      	mov	r3, r0
 80035e0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80035e2:	f107 0208 	add.w	r2, r7, #8
 80035e6:	2306      	movs	r3, #6
 80035e8:	2128      	movs	r1, #40	@ 0x28
 80035ea:	20d4      	movs	r0, #212	@ 0xd4
 80035ec:	f7fe fee0 	bl	80023b0 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80035f0:	2300      	movs	r3, #0
 80035f2:	77fb      	strb	r3, [r7, #31]
 80035f4:	e01a      	b.n	800362c <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80035f6:	7ffb      	ldrb	r3, [r7, #31]
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	3301      	adds	r3, #1
 80035fc:	3320      	adds	r3, #32
 80035fe:	443b      	add	r3, r7
 8003600:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	b29b      	uxth	r3, r3
 8003608:	7ffa      	ldrb	r2, [r7, #31]
 800360a:	0052      	lsls	r2, r2, #1
 800360c:	3220      	adds	r2, #32
 800360e:	443a      	add	r2, r7
 8003610:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8003614:	4413      	add	r3, r2
 8003616:	b29a      	uxth	r2, r3
 8003618:	7ffb      	ldrb	r3, [r7, #31]
 800361a:	b212      	sxth	r2, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	3320      	adds	r3, #32
 8003620:	443b      	add	r3, r7
 8003622:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8003626:	7ffb      	ldrb	r3, [r7, #31]
 8003628:	3301      	adds	r3, #1
 800362a:	77fb      	strb	r3, [r7, #31]
 800362c:	7ffb      	ldrb	r3, [r7, #31]
 800362e:	2b02      	cmp	r3, #2
 8003630:	d9e1      	bls.n	80035f6 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8003632:	7dfb      	ldrb	r3, [r7, #23]
 8003634:	f003 030c 	and.w	r3, r3, #12
 8003638:	2b0c      	cmp	r3, #12
 800363a:	d829      	bhi.n	8003690 <LSM6DSL_AccReadXYZ+0xd0>
 800363c:	a201      	add	r2, pc, #4	@ (adr r2, 8003644 <LSM6DSL_AccReadXYZ+0x84>)
 800363e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003642:	bf00      	nop
 8003644:	08003679 	.word	0x08003679
 8003648:	08003691 	.word	0x08003691
 800364c:	08003691 	.word	0x08003691
 8003650:	08003691 	.word	0x08003691
 8003654:	0800368b 	.word	0x0800368b
 8003658:	08003691 	.word	0x08003691
 800365c:	08003691 	.word	0x08003691
 8003660:	08003691 	.word	0x08003691
 8003664:	0800367f 	.word	0x0800367f
 8003668:	08003691 	.word	0x08003691
 800366c:	08003691 	.word	0x08003691
 8003670:	08003691 	.word	0x08003691
 8003674:	08003685 	.word	0x08003685
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8003678:	4b18      	ldr	r3, [pc, #96]	@ (80036dc <LSM6DSL_AccReadXYZ+0x11c>)
 800367a:	61bb      	str	r3, [r7, #24]
    break;
 800367c:	e008      	b.n	8003690 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800367e:	4b18      	ldr	r3, [pc, #96]	@ (80036e0 <LSM6DSL_AccReadXYZ+0x120>)
 8003680:	61bb      	str	r3, [r7, #24]
    break;
 8003682:	e005      	b.n	8003690 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8003684:	4b17      	ldr	r3, [pc, #92]	@ (80036e4 <LSM6DSL_AccReadXYZ+0x124>)
 8003686:	61bb      	str	r3, [r7, #24]
    break;
 8003688:	e002      	b.n	8003690 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800368a:	4b17      	ldr	r3, [pc, #92]	@ (80036e8 <LSM6DSL_AccReadXYZ+0x128>)
 800368c:	61bb      	str	r3, [r7, #24]
    break;    
 800368e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8003690:	2300      	movs	r3, #0
 8003692:	77fb      	strb	r3, [r7, #31]
 8003694:	e01a      	b.n	80036cc <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8003696:	7ffb      	ldrb	r3, [r7, #31]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	3320      	adds	r3, #32
 800369c:	443b      	add	r3, r7
 800369e:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80036a2:	ee07 3a90 	vmov	s15, r3
 80036a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80036ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b2:	7ffb      	ldrb	r3, [r7, #31]
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	4413      	add	r3, r2
 80036ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036be:	ee17 2a90 	vmov	r2, s15
 80036c2:	b212      	sxth	r2, r2
 80036c4:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80036c6:	7ffb      	ldrb	r3, [r7, #31]
 80036c8:	3301      	adds	r3, #1
 80036ca:	77fb      	strb	r3, [r7, #31]
 80036cc:	7ffb      	ldrb	r3, [r7, #31]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d9e1      	bls.n	8003696 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 80036d2:	bf00      	nop
 80036d4:	bf00      	nop
 80036d6:	3720      	adds	r7, #32
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	3d79db23 	.word	0x3d79db23
 80036e0:	3df9db23 	.word	0x3df9db23
 80036e4:	3e79db23 	.word	0x3e79db23
 80036e8:	3ef9db23 	.word	0x3ef9db23

080036ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036f6:	2003      	movs	r0, #3
 80036f8:	f000 f901 	bl	80038fe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036fc:	200f      	movs	r0, #15
 80036fe:	f7ff fbf1 	bl	8002ee4 <HAL_InitTick>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d002      	beq.n	800370e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	71fb      	strb	r3, [r7, #7]
 800370c:	e001      	b.n	8003712 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800370e:	f7ff fbc1 	bl	8002e94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003712:	79fb      	ldrb	r3, [r7, #7]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3708      	adds	r7, #8
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003720:	4b06      	ldr	r3, [pc, #24]	@ (800373c <HAL_IncTick+0x20>)
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	461a      	mov	r2, r3
 8003726:	4b06      	ldr	r3, [pc, #24]	@ (8003740 <HAL_IncTick+0x24>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4413      	add	r3, r2
 800372c:	4a04      	ldr	r2, [pc, #16]	@ (8003740 <HAL_IncTick+0x24>)
 800372e:	6013      	str	r3, [r2, #0]
}
 8003730:	bf00      	nop
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	20000040 	.word	0x20000040
 8003740:	20001780 	.word	0x20001780

08003744 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  return uwTick;
 8003748:	4b03      	ldr	r3, [pc, #12]	@ (8003758 <HAL_GetTick+0x14>)
 800374a:	681b      	ldr	r3, [r3, #0]
}
 800374c:	4618      	mov	r0, r3
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	20001780 	.word	0x20001780

0800375c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003764:	f7ff ffee 	bl	8003744 <HAL_GetTick>
 8003768:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003774:	d005      	beq.n	8003782 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003776:	4b0a      	ldr	r3, [pc, #40]	@ (80037a0 <HAL_Delay+0x44>)
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	461a      	mov	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4413      	add	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003782:	bf00      	nop
 8003784:	f7ff ffde 	bl	8003744 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	429a      	cmp	r2, r3
 8003792:	d8f7      	bhi.n	8003784 <HAL_Delay+0x28>
  {
  }
}
 8003794:	bf00      	nop
 8003796:	bf00      	nop
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	20000040 	.word	0x20000040

080037a4 <__NVIC_SetPriorityGrouping>:
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037b4:	4b0c      	ldr	r3, [pc, #48]	@ (80037e8 <__NVIC_SetPriorityGrouping+0x44>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037c0:	4013      	ands	r3, r2
 80037c2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037d6:	4a04      	ldr	r2, [pc, #16]	@ (80037e8 <__NVIC_SetPriorityGrouping+0x44>)
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	60d3      	str	r3, [r2, #12]
}
 80037dc:	bf00      	nop
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	e000ed00 	.word	0xe000ed00

080037ec <__NVIC_GetPriorityGrouping>:
{
 80037ec:	b480      	push	{r7}
 80037ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037f0:	4b04      	ldr	r3, [pc, #16]	@ (8003804 <__NVIC_GetPriorityGrouping+0x18>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	0a1b      	lsrs	r3, r3, #8
 80037f6:	f003 0307 	and.w	r3, r3, #7
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	e000ed00 	.word	0xe000ed00

08003808 <__NVIC_EnableIRQ>:
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003816:	2b00      	cmp	r3, #0
 8003818:	db0b      	blt.n	8003832 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800381a:	79fb      	ldrb	r3, [r7, #7]
 800381c:	f003 021f 	and.w	r2, r3, #31
 8003820:	4907      	ldr	r1, [pc, #28]	@ (8003840 <__NVIC_EnableIRQ+0x38>)
 8003822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003826:	095b      	lsrs	r3, r3, #5
 8003828:	2001      	movs	r0, #1
 800382a:	fa00 f202 	lsl.w	r2, r0, r2
 800382e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	e000e100 	.word	0xe000e100

08003844 <__NVIC_SetPriority>:
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	4603      	mov	r3, r0
 800384c:	6039      	str	r1, [r7, #0]
 800384e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003854:	2b00      	cmp	r3, #0
 8003856:	db0a      	blt.n	800386e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	b2da      	uxtb	r2, r3
 800385c:	490c      	ldr	r1, [pc, #48]	@ (8003890 <__NVIC_SetPriority+0x4c>)
 800385e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003862:	0112      	lsls	r2, r2, #4
 8003864:	b2d2      	uxtb	r2, r2
 8003866:	440b      	add	r3, r1
 8003868:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800386c:	e00a      	b.n	8003884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	b2da      	uxtb	r2, r3
 8003872:	4908      	ldr	r1, [pc, #32]	@ (8003894 <__NVIC_SetPriority+0x50>)
 8003874:	79fb      	ldrb	r3, [r7, #7]
 8003876:	f003 030f 	and.w	r3, r3, #15
 800387a:	3b04      	subs	r3, #4
 800387c:	0112      	lsls	r2, r2, #4
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	440b      	add	r3, r1
 8003882:	761a      	strb	r2, [r3, #24]
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr
 8003890:	e000e100 	.word	0xe000e100
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <NVIC_EncodePriority>:
{
 8003898:	b480      	push	{r7}
 800389a:	b089      	sub	sp, #36	@ 0x24
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	f1c3 0307 	rsb	r3, r3, #7
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	bf28      	it	cs
 80038b6:	2304      	movcs	r3, #4
 80038b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	3304      	adds	r3, #4
 80038be:	2b06      	cmp	r3, #6
 80038c0:	d902      	bls.n	80038c8 <NVIC_EncodePriority+0x30>
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	3b03      	subs	r3, #3
 80038c6:	e000      	b.n	80038ca <NVIC_EncodePriority+0x32>
 80038c8:	2300      	movs	r3, #0
 80038ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038cc:	f04f 32ff 	mov.w	r2, #4294967295
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	43da      	mvns	r2, r3
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	401a      	ands	r2, r3
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038e0:	f04f 31ff 	mov.w	r1, #4294967295
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ea:	43d9      	mvns	r1, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038f0:	4313      	orrs	r3, r2
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3724      	adds	r7, #36	@ 0x24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr

080038fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7ff ff4c 	bl	80037a4 <__NVIC_SetPriorityGrouping>
}
 800390c:	bf00      	nop
 800390e:	3708      	adds	r7, #8
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
 800391a:	4603      	mov	r3, r0
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
 8003920:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003922:	2300      	movs	r3, #0
 8003924:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003926:	f7ff ff61 	bl	80037ec <__NVIC_GetPriorityGrouping>
 800392a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	68b9      	ldr	r1, [r7, #8]
 8003930:	6978      	ldr	r0, [r7, #20]
 8003932:	f7ff ffb1 	bl	8003898 <NVIC_EncodePriority>
 8003936:	4602      	mov	r2, r0
 8003938:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800393c:	4611      	mov	r1, r2
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff ff80 	bl	8003844 <__NVIC_SetPriority>
}
 8003944:	bf00      	nop
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	4603      	mov	r3, r0
 8003954:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395a:	4618      	mov	r0, r3
 800395c:	f7ff ff54 	bl	8003808 <__NVIC_EnableIRQ>
}
 8003960:	bf00      	nop
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e014      	b.n	80039a4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	791b      	ldrb	r3, [r3, #4]
 800397e:	b2db      	uxtb	r3, r3
 8003980:	2b00      	cmp	r3, #0
 8003982:	d105      	bne.n	8003990 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7fd f990 	bl	8000cb0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2202      	movs	r2, #2
 8003994:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b086      	sub	sp, #24
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
 80039b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80039ba:	2300      	movs	r3, #0
 80039bc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	795b      	ldrb	r3, [r3, #5]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d101      	bne.n	80039ca <HAL_DAC_Start_DMA+0x1e>
 80039c6:	2302      	movs	r3, #2
 80039c8:	e0ab      	b.n	8003b22 <HAL_DAC_Start_DMA+0x176>
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2201      	movs	r2, #1
 80039ce:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2202      	movs	r2, #2
 80039d4:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d12f      	bne.n	8003a3c <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	4a52      	ldr	r2, [pc, #328]	@ (8003b2c <HAL_DAC_Start_DMA+0x180>)
 80039e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	4a51      	ldr	r2, [pc, #324]	@ (8003b30 <HAL_DAC_Start_DMA+0x184>)
 80039ea:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	4a50      	ldr	r2, [pc, #320]	@ (8003b34 <HAL_DAC_Start_DMA+0x188>)
 80039f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a02:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003a04:	6a3b      	ldr	r3, [r7, #32]
 8003a06:	2b08      	cmp	r3, #8
 8003a08:	d013      	beq.n	8003a32 <HAL_DAC_Start_DMA+0x86>
 8003a0a:	6a3b      	ldr	r3, [r7, #32]
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	d845      	bhi.n	8003a9c <HAL_DAC_Start_DMA+0xf0>
 8003a10:	6a3b      	ldr	r3, [r7, #32]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_DAC_Start_DMA+0x72>
 8003a16:	6a3b      	ldr	r3, [r7, #32]
 8003a18:	2b04      	cmp	r3, #4
 8003a1a:	d005      	beq.n	8003a28 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003a1c:	e03e      	b.n	8003a9c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	3308      	adds	r3, #8
 8003a24:	613b      	str	r3, [r7, #16]
        break;
 8003a26:	e03c      	b.n	8003aa2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	330c      	adds	r3, #12
 8003a2e:	613b      	str	r3, [r7, #16]
        break;
 8003a30:	e037      	b.n	8003aa2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3310      	adds	r3, #16
 8003a38:	613b      	str	r3, [r7, #16]
        break;
 8003a3a:	e032      	b.n	8003aa2 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	4a3d      	ldr	r2, [pc, #244]	@ (8003b38 <HAL_DAC_Start_DMA+0x18c>)
 8003a42:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	4a3c      	ldr	r2, [pc, #240]	@ (8003b3c <HAL_DAC_Start_DMA+0x190>)
 8003a4a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	4a3b      	ldr	r2, [pc, #236]	@ (8003b40 <HAL_DAC_Start_DMA+0x194>)
 8003a52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003a62:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d013      	beq.n	8003a92 <HAL_DAC_Start_DMA+0xe6>
 8003a6a:	6a3b      	ldr	r3, [r7, #32]
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d817      	bhi.n	8003aa0 <HAL_DAC_Start_DMA+0xf4>
 8003a70:	6a3b      	ldr	r3, [r7, #32]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_DAC_Start_DMA+0xd2>
 8003a76:	6a3b      	ldr	r3, [r7, #32]
 8003a78:	2b04      	cmp	r3, #4
 8003a7a:	d005      	beq.n	8003a88 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003a7c:	e010      	b.n	8003aa0 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	3314      	adds	r3, #20
 8003a84:	613b      	str	r3, [r7, #16]
        break;
 8003a86:	e00c      	b.n	8003aa2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	3318      	adds	r3, #24
 8003a8e:	613b      	str	r3, [r7, #16]
        break;
 8003a90:	e007      	b.n	8003aa2 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	331c      	adds	r3, #28
 8003a98:	613b      	str	r3, [r7, #16]
        break;
 8003a9a:	e002      	b.n	8003aa2 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003a9c:	bf00      	nop
 8003a9e:	e000      	b.n	8003aa2 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003aa0:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d111      	bne.n	8003acc <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ab6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6898      	ldr	r0, [r3, #8]
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	f000 ff43 	bl	800494c <HAL_DMA_Start_IT>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	75fb      	strb	r3, [r7, #23]
 8003aca:	e010      	b.n	8003aee <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003ada:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	68d8      	ldr	r0, [r3, #12]
 8003ae0:	6879      	ldr	r1, [r7, #4]
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	f000 ff31 	bl	800494c <HAL_DMA_Start_IT>
 8003aea:	4603      	mov	r3, r0
 8003aec:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003af4:	7dfb      	ldrb	r3, [r7, #23]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10c      	bne.n	8003b14 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	6819      	ldr	r1, [r3, #0]
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	f003 0310 	and.w	r3, r3, #16
 8003b06:	2201      	movs	r2, #1
 8003b08:	409a      	lsls	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	e005      	b.n	8003b20 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	f043 0204 	orr.w	r2, r3, #4
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003b20:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3718      	adds	r7, #24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	08003f6d 	.word	0x08003f6d
 8003b30:	08003f8f 	.word	0x08003f8f
 8003b34:	08003fab 	.word	0x08003fab
 8003b38:	08004029 	.word	0x08004029
 8003b3c:	0800404b 	.word	0x0800404b
 8003b40:	08004067 	.word	0x08004067

08003b44 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6819      	ldr	r1, [r3, #0]
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	f003 0310 	and.w	r3, r3, #16
 8003b5a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	43da      	mvns	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	400a      	ands	r2, r1
 8003b6a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6819      	ldr	r1, [r3, #0]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	f003 0310 	and.w	r3, r3, #16
 8003b78:	2201      	movs	r2, #1
 8003b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7e:	43da      	mvns	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	400a      	ands	r2, r1
 8003b86:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10d      	bne.n	8003baa <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f000 ff55 	bl	8004a42 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ba6:	601a      	str	r2, [r3, #0]
 8003ba8:	e00c      	b.n	8003bc4 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f000 ff47 	bl	8004a42 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8003bc2:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b082      	sub	sp, #8
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003be0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003be4:	d120      	bne.n	8003c28 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bf4:	d118      	bne.n	8003c28 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2204      	movs	r2, #4
 8003bfa:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	f043 0201 	orr.w	r2, r3, #1
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003c10:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c20:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f84b 	bl	8003cbe <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c36:	d120      	bne.n	8003c7a <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c46:	d118      	bne.n	8003c7a <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2204      	movs	r2, #4
 8003c4c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	f043 0202 	orr.w	r2, r3, #2
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003c62:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8003c72:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f9cd 	bl	8004014 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8003c7a:	bf00      	nop
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr

08003c96 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b083      	sub	sp, #12
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003c9e:	bf00      	nop
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b083      	sub	sp, #12
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003cb2:	bf00      	nop
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr

08003cbe <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b083      	sub	sp, #12
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
	...

08003cd4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b088      	sub	sp, #32
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	795b      	ldrb	r3, [r3, #5]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d101      	bne.n	8003cf0 <HAL_DAC_ConfigChannel+0x1c>
 8003cec:	2302      	movs	r3, #2
 8003cee:	e137      	b.n	8003f60 <HAL_DAC_ConfigChannel+0x28c>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b04      	cmp	r3, #4
 8003d02:	f040 8081 	bne.w	8003e08 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003d06:	f7ff fd1d 	bl	8003744 <HAL_GetTick>
 8003d0a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d140      	bne.n	8003d94 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003d12:	e018      	b.n	8003d46 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003d14:	f7ff fd16 	bl	8003744 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d911      	bls.n	8003d46 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00a      	beq.n	8003d46 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	f043 0208 	orr.w	r2, r3, #8
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2203      	movs	r2, #3
 8003d40:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e10c      	b.n	8003f60 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1df      	bne.n	8003d14 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003d54:	2001      	movs	r0, #1
 8003d56:	f7ff fd01 	bl	800375c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	69d2      	ldr	r2, [r2, #28]
 8003d62:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d64:	e023      	b.n	8003dae <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003d66:	f7ff fced 	bl	8003744 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d90f      	bls.n	8003d94 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	da0a      	bge.n	8003d94 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	f043 0208 	orr.w	r2, r3, #8
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2203      	movs	r2, #3
 8003d8e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e0e5      	b.n	8003f60 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	dbe3      	blt.n	8003d66 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003d9e:	2001      	movs	r0, #1
 8003da0:	f7ff fcdc 	bl	800375c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	69d2      	ldr	r2, [r2, #28]
 8003dac:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8003dc2:	43db      	mvns	r3, r3
 8003dc4:	ea02 0103 	and.w	r1, r2, r3
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	6a1a      	ldr	r2, [r3, #32]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	21ff      	movs	r1, #255	@ 0xff
 8003dea:	fa01 f303 	lsl.w	r3, r1, r3
 8003dee:	43db      	mvns	r3, r3
 8003df0:	ea02 0103 	and.w	r1, r2, r3
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	409a      	lsls	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d11d      	bne.n	8003e4c <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e16:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f003 0310 	and.w	r3, r3, #16
 8003e1e:	221f      	movs	r2, #31
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	43db      	mvns	r3, r3
 8003e26:	69fa      	ldr	r2, [r7, #28]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f003 0310 	and.w	r3, r3, #16
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	69fa      	ldr	r2, [r7, #28]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	69fa      	ldr	r2, [r7, #28]
 8003e4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e52:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f003 0310 	and.w	r3, r3, #16
 8003e5a:	2207      	movs	r2, #7
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	43db      	mvns	r3, r3
 8003e62:	69fa      	ldr	r2, [r7, #28]
 8003e64:	4013      	ands	r3, r2
 8003e66:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	685a      	ldr	r2, [r3, #4]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	431a      	orrs	r2, r3
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f003 0310 	and.w	r3, r3, #16
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	69fa      	ldr	r2, [r7, #28]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	69fa      	ldr	r2, [r7, #28]
 8003e92:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6819      	ldr	r1, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f003 0310 	and.w	r3, r3, #16
 8003ea0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43da      	mvns	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	400a      	ands	r2, r1
 8003eb0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f003 0310 	and.w	r3, r3, #16
 8003ec0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69fa      	ldr	r2, [r7, #28]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee2:	69fa      	ldr	r2, [r7, #28]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ef0:	d104      	bne.n	8003efc <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ef8:	61fb      	str	r3, [r7, #28]
 8003efa:	e018      	b.n	8003f2e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d104      	bne.n	8003f0e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003f0a:	61fb      	str	r3, [r7, #28]
 8003f0c:	e00f      	b.n	8003f2e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003f0e:	f003 ff6d 	bl	8007dec <HAL_RCC_GetHCLKFreq>
 8003f12:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	4a14      	ldr	r2, [pc, #80]	@ (8003f68 <HAL_DAC_ConfigChannel+0x294>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d904      	bls.n	8003f26 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f22:	61fb      	str	r3, [r7, #28]
 8003f24:	e003      	b.n	8003f2e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003f2c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69fa      	ldr	r2, [r7, #28]
 8003f34:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6819      	ldr	r1, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f003 0310 	and.w	r3, r3, #16
 8003f42:	22c0      	movs	r2, #192	@ 0xc0
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	43da      	mvns	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	400a      	ands	r2, r1
 8003f50:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3720      	adds	r7, #32
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	04c4b400 	.word	0x04c4b400

08003f6c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f78:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f7ff fe81 	bl	8003c82 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2201      	movs	r2, #1
 8003f84:	711a      	strb	r2, [r3, #4]
}
 8003f86:	bf00      	nop
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7ff fe7a 	bl	8003c96 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b084      	sub	sp, #16
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	f043 0204 	orr.w	r2, r3, #4
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003fc4:	68f8      	ldr	r0, [r7, #12]
 8003fc6:	f7ff fe70 	bl	8003caa <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	711a      	strb	r2, [r3, #4]
}
 8003fd0:	bf00      	nop
 8003fd2:	3710      	adds	r7, #16
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr

08003fec <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003ff4:	bf00      	nop
 8003ff6:	370c      	adds	r7, #12
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004034:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f7ff ffce 	bl	8003fd8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2201      	movs	r2, #1
 8004040:	711a      	strb	r2, [r3, #4]
}
 8004042:	bf00      	nop
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b084      	sub	sp, #16
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004056:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f7ff ffc7 	bl	8003fec <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800405e:	bf00      	nop
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004072:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	f043 0204 	orr.w	r2, r3, #4
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f7ff ffbd 	bl	8004000 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2201      	movs	r2, #1
 800408a:	711a      	strb	r2, [r3, #4]
}
 800408c:	bf00      	nop
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e0ac      	b.n	8004200 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 fab6 	bl	800461c <DFSDM_GetChannelFromInstance>
 80040b0:	4603      	mov	r3, r0
 80040b2:	4a55      	ldr	r2, [pc, #340]	@ (8004208 <HAL_DFSDM_ChannelInit+0x174>)
 80040b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d001      	beq.n	80040c0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e09f      	b.n	8004200 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7fc ff7d 	bl	8000fc0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80040c6:	4b51      	ldr	r3, [pc, #324]	@ (800420c <HAL_DFSDM_ChannelInit+0x178>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	3301      	adds	r3, #1
 80040cc:	4a4f      	ldr	r2, [pc, #316]	@ (800420c <HAL_DFSDM_ChannelInit+0x178>)
 80040ce:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80040d0:	4b4e      	ldr	r3, [pc, #312]	@ (800420c <HAL_DFSDM_ChannelInit+0x178>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d125      	bne.n	8004124 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80040d8:	4b4d      	ldr	r3, [pc, #308]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a4c      	ldr	r2, [pc, #304]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 80040de:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80040e2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80040e4:	4b4a      	ldr	r3, [pc, #296]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	4948      	ldr	r1, [pc, #288]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80040f2:	4b47      	ldr	r3, [pc, #284]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a46      	ldr	r2, [pc, #280]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 80040f8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80040fc:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	791b      	ldrb	r3, [r3, #4]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d108      	bne.n	8004118 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8004106:	4b42      	ldr	r3, [pc, #264]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	3b01      	subs	r3, #1
 8004110:	041b      	lsls	r3, r3, #16
 8004112:	493f      	ldr	r1, [pc, #252]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 8004114:	4313      	orrs	r3, r2
 8004116:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004118:	4b3d      	ldr	r3, [pc, #244]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a3c      	ldr	r2, [pc, #240]	@ (8004210 <HAL_DFSDM_ChannelInit+0x17c>)
 800411e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004122:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8004132:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	6819      	ldr	r1, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004142:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004148:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f022 020f 	bic.w	r2, r2, #15
 8004160:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6819      	ldr	r1, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004170:	431a      	orrs	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8004188:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6899      	ldr	r1, [r3, #8]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004198:	3b01      	subs	r3, #1
 800419a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	430a      	orrs	r2, r1
 80041a4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	685a      	ldr	r2, [r3, #4]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f002 0207 	and.w	r2, r2, #7
 80041b4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6859      	ldr	r1, [r3, #4]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80041c8:	431a      	orrs	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80041e0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 fa14 	bl	800461c <DFSDM_GetChannelFromInstance>
 80041f4:	4602      	mov	r2, r0
 80041f6:	4904      	ldr	r1, [pc, #16]	@ (8004208 <HAL_DFSDM_ChannelInit+0x174>)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	20001788 	.word	0x20001788
 800420c:	20001784 	.word	0x20001784
 8004210:	40016000 	.word	0x40016000

08004214 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e0ca      	b.n	80043bc <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a66      	ldr	r2, [pc, #408]	@ (80043c4 <HAL_DFSDM_FilterInit+0x1b0>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d109      	bne.n	8004244 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8004234:	2b01      	cmp	r3, #1
 8004236:	d003      	beq.n	8004240 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 800423c:	2b01      	cmp	r3, #1
 800423e:	d101      	bne.n	8004244 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e0bb      	b.n	80043bc <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f7fc fe03 	bl	8000e68 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8004270:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	7a1b      	ldrb	r3, [r3, #8]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d108      	bne.n	800428c <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	e007      	b.n	800429c <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800429a:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	7a5b      	ldrb	r3, [r3, #9]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d108      	bne.n	80042b6 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 80042b2:	601a      	str	r2, [r3, #0]
 80042b4:	e007      	b.n	80042c6 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80042c4:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	6812      	ldr	r2, [r2, #0]
 80042d0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80042d4:	f023 0308 	bic.w	r3, r3, #8
 80042d8:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d108      	bne.n	80042f4 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6819      	ldr	r1, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	695a      	ldr	r2, [r3, #20]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	7c1b      	ldrb	r3, [r3, #16]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d108      	bne.n	800430e <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f042 0210 	orr.w	r2, r2, #16
 800430a:	601a      	str	r2, [r3, #0]
 800430c:	e007      	b.n	800431e <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f022 0210 	bic.w	r2, r2, #16
 800431c:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	7c5b      	ldrb	r3, [r3, #17]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d108      	bne.n	8004338 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f042 0220 	orr.w	r2, r2, #32
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	e007      	b.n	8004348 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0220 	bic.w	r2, r2, #32
 8004346:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	6812      	ldr	r2, [r2, #0]
 8004352:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8004356:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 800435a:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6959      	ldr	r1, [r3, #20]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a1b      	ldr	r3, [r3, #32]
 800436a:	3b01      	subs	r3, #1
 800436c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800436e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8004376:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	430a      	orrs	r2, r1
 800437e:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	68da      	ldr	r2, [r3, #12]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	699a      	ldr	r2, [r3, #24]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	7c1a      	ldrb	r2, [r3, #16]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0201 	orr.w	r2, r2, #1
 80043b0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3708      	adds	r7, #8
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40016100 	.word	0x40016100

080043c8 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b087      	sub	sp, #28
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043d4:	2300      	movs	r3, #0
 80043d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d02e      	beq.n	8004440 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80043e8:	2bff      	cmp	r3, #255	@ 0xff
 80043ea:	d029      	beq.n	8004440 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	6812      	ldr	r2, [r2, #0]
 80043f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80043fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043fe:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b01      	cmp	r3, #1
 8004404:	d10d      	bne.n	8004422 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	021b      	lsls	r3, r3, #8
 8004410:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8004414:	431a      	orrs	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	e00a      	b.n	8004438 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6819      	ldr	r1, [r3, #0]
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	021b      	lsls	r3, r3, #8
 800442c:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	631a      	str	r2, [r3, #48]	@ 0x30
 800443e:	e001      	b.n	8004444 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8004444:	7dfb      	ldrb	r3, [r7, #23]
}
 8004446:	4618      	mov	r0, r3
 8004448:	371c      	adds	r7, #28
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
	...

08004454 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004460:	2300      	movs	r3, #0
 8004462:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d002      	beq.n	8004470 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d102      	bne.n	8004476 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	75fb      	strb	r3, [r7, #23]
 8004474:	e064      	b.n	8004540 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004480:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004484:	d002      	beq.n	800448c <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	75fb      	strb	r3, [r7, #23]
 800448a:	e059      	b.n	8004540 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10e      	bne.n	80044b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10a      	bne.n	80044b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044a0:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d105      	bne.n	80044b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d002      	beq.n	80044b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	75fb      	strb	r3, [r7, #23]
 80044b0:	e046      	b.n	8004540 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10b      	bne.n	80044d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d107      	bne.n	80044d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c6:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80044c8:	2b20      	cmp	r3, #32
 80044ca:	d102      	bne.n	80044d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	75fb      	strb	r3, [r7, #23]
 80044d0:	e036      	b.n	8004540 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d004      	beq.n	80044e6 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80044e2:	2b03      	cmp	r3, #3
 80044e4:	d12a      	bne.n	800453c <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ea:	4a18      	ldr	r2, [pc, #96]	@ (800454c <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80044ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f2:	4a17      	ldr	r2, [pc, #92]	@ (8004550 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80044f4:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fa:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80044fc:	2b20      	cmp	r3, #32
 80044fe:	d101      	bne.n	8004504 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8004500:	4a14      	ldr	r2, [pc, #80]	@ (8004554 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8004502:	e000      	b.n	8004506 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8004504:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	331c      	adds	r3, #28
 8004516:	4619      	mov	r1, r3
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f000 fa16 	bl	800494c <HAL_DMA_Start_IT>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d006      	beq.n	8004534 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	22ff      	movs	r2, #255	@ 0xff
 800452a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8004532:	e005      	b.n	8004540 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 f8bd 	bl	80046b4 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800453a:	e001      	b.n	8004540 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8004540:	7dfb      	ldrb	r3, [r7, #23]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	080045dd 	.word	0x080045dd
 8004550:	080045f9 	.word	0x080045f9
 8004554:	080045c1 	.word	0x080045c1

08004558 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004560:	2300      	movs	r3, #0
 8004562:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800456a:	2b02      	cmp	r3, #2
 800456c:	d007      	beq.n	800457e <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8004574:	2b04      	cmp	r3, #4
 8004576:	d002      	beq.n	800457e <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	73fb      	strb	r3, [r7, #15]
 800457c:	e007      	b.n	800458e <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004582:	4618      	mov	r0, r3
 8004584:	f000 fa5d 	bl	8004a42 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 f8e9 	bl	8004760 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 800458e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f7ff ffe2 	bl	8004598 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80045d4:	bf00      	nop
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e8:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f7fd fbf8 	bl	8001de0 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80045f0:	bf00      	nop
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004604:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2203      	movs	r2, #3
 800460a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f7ff ffcd 	bl	80045ac <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8004612:	bf00      	nop
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
	...

0800461c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a1c      	ldr	r2, [pc, #112]	@ (8004698 <DFSDM_GetChannelFromInstance+0x7c>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d102      	bne.n	8004632 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800462c:	2300      	movs	r3, #0
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	e02b      	b.n	800468a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a19      	ldr	r2, [pc, #100]	@ (800469c <DFSDM_GetChannelFromInstance+0x80>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d102      	bne.n	8004640 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800463a:	2301      	movs	r3, #1
 800463c:	60fb      	str	r3, [r7, #12]
 800463e:	e024      	b.n	800468a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a17      	ldr	r2, [pc, #92]	@ (80046a0 <DFSDM_GetChannelFromInstance+0x84>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d102      	bne.n	800464e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004648:	2302      	movs	r3, #2
 800464a:	60fb      	str	r3, [r7, #12]
 800464c:	e01d      	b.n	800468a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a14      	ldr	r2, [pc, #80]	@ (80046a4 <DFSDM_GetChannelFromInstance+0x88>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d102      	bne.n	800465c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004656:	2304      	movs	r3, #4
 8004658:	60fb      	str	r3, [r7, #12]
 800465a:	e016      	b.n	800468a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a12      	ldr	r2, [pc, #72]	@ (80046a8 <DFSDM_GetChannelFromInstance+0x8c>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d102      	bne.n	800466a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004664:	2305      	movs	r3, #5
 8004666:	60fb      	str	r3, [r7, #12]
 8004668:	e00f      	b.n	800468a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a0f      	ldr	r2, [pc, #60]	@ (80046ac <DFSDM_GetChannelFromInstance+0x90>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d102      	bne.n	8004678 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004672:	2306      	movs	r3, #6
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	e008      	b.n	800468a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	4a0d      	ldr	r2, [pc, #52]	@ (80046b0 <DFSDM_GetChannelFromInstance+0x94>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d102      	bne.n	8004686 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004680:	2307      	movs	r3, #7
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	e001      	b.n	800468a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8004686:	2303      	movs	r3, #3
 8004688:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800468a:	68fb      	ldr	r3, [r7, #12]
}
 800468c:	4618      	mov	r0, r3
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr
 8004698:	40016000 	.word	0x40016000
 800469c:	40016020 	.word	0x40016020
 80046a0:	40016040 	.word	0x40016040
 80046a4:	40016080 	.word	0x40016080
 80046a8:	400160a0 	.word	0x400160a0
 80046ac:	400160c0 	.word	0x400160c0
 80046b0:	400160e0 	.word	0x400160e0

080046b4 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d108      	bne.n	80046d6 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80046d2:	601a      	str	r2, [r3, #0]
 80046d4:	e033      	b.n	800473e <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0201 	bic.w	r2, r2, #1
 80046e4:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80046f4:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f042 0201 	orr.w	r2, r2, #1
 8004704:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800470c:	2b03      	cmp	r3, #3
 800470e:	d116      	bne.n	800473e <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004714:	2b00      	cmp	r3, #0
 8004716:	d107      	bne.n	8004728 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f042 0202 	orr.w	r2, r2, #2
 8004726:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 800472e:	2b01      	cmp	r3, #1
 8004730:	d102      	bne.n	8004738 <DFSDM_RegConvStart+0x84>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004736:	e000      	b.n	800473a <DFSDM_RegConvStart+0x86>
 8004738:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8004744:	2b01      	cmp	r3, #1
 8004746:	d101      	bne.n	800474c <DFSDM_RegConvStart+0x98>
 8004748:	2202      	movs	r2, #2
 800474a:	e000      	b.n	800474e <DFSDM_RegConvStart+0x9a>
 800474c:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 0201 	bic.w	r2, r2, #1
 8004776:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800477c:	2b01      	cmp	r3, #1
 800477e:	d107      	bne.n	8004790 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 800478e:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0201 	orr.w	r2, r2, #1
 800479e:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d116      	bne.n	80047d8 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d107      	bne.n	80047c2 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f042 0202 	orr.w	r2, r2, #2
 80047c0:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d102      	bne.n	80047d2 <DFSDM_RegConvStop+0x72>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d0:	e000      	b.n	80047d4 <DFSDM_RegConvStop+0x74>
 80047d2:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d101      	bne.n	80047e6 <DFSDM_RegConvStop+0x86>
 80047e2:	2201      	movs	r2, #1
 80047e4:	e000      	b.n	80047e8 <DFSDM_RegConvStop+0x88>
 80047e6:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
	...

080047fc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e08d      	b.n	800492a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	461a      	mov	r2, r3
 8004814:	4b47      	ldr	r3, [pc, #284]	@ (8004934 <HAL_DMA_Init+0x138>)
 8004816:	429a      	cmp	r2, r3
 8004818:	d80f      	bhi.n	800483a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	461a      	mov	r2, r3
 8004820:	4b45      	ldr	r3, [pc, #276]	@ (8004938 <HAL_DMA_Init+0x13c>)
 8004822:	4413      	add	r3, r2
 8004824:	4a45      	ldr	r2, [pc, #276]	@ (800493c <HAL_DMA_Init+0x140>)
 8004826:	fba2 2303 	umull	r2, r3, r2, r3
 800482a:	091b      	lsrs	r3, r3, #4
 800482c:	009a      	lsls	r2, r3, #2
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a42      	ldr	r2, [pc, #264]	@ (8004940 <HAL_DMA_Init+0x144>)
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40
 8004838:	e00e      	b.n	8004858 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	461a      	mov	r2, r3
 8004840:	4b40      	ldr	r3, [pc, #256]	@ (8004944 <HAL_DMA_Init+0x148>)
 8004842:	4413      	add	r3, r2
 8004844:	4a3d      	ldr	r2, [pc, #244]	@ (800493c <HAL_DMA_Init+0x140>)
 8004846:	fba2 2303 	umull	r2, r3, r2, r3
 800484a:	091b      	lsrs	r3, r3, #4
 800484c:	009a      	lsls	r2, r3, #2
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a3c      	ldr	r2, [pc, #240]	@ (8004948 <HAL_DMA_Init+0x14c>)
 8004856:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2202      	movs	r2, #2
 800485c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800486e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004872:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800487c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004888:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004894:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a1b      	ldr	r3, [r3, #32]
 800489a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	4313      	orrs	r3, r2
 80048a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 fa12 	bl	8004cd4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048b8:	d102      	bne.n	80048c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685a      	ldr	r2, [r3, #4]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048c8:	b2d2      	uxtb	r2, r2
 80048ca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048d4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d010      	beq.n	8004900 <HAL_DMA_Init+0x104>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d80c      	bhi.n	8004900 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 fa32 	bl	8004d50 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f0:	2200      	movs	r2, #0
 80048f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048fc:	605a      	str	r2, [r3, #4]
 80048fe:	e008      	b.n	8004912 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	40020407 	.word	0x40020407
 8004938:	bffdfff8 	.word	0xbffdfff8
 800493c:	cccccccd 	.word	0xcccccccd
 8004940:	40020000 	.word	0x40020000
 8004944:	bffdfbf8 	.word	0xbffdfbf8
 8004948:	40020400 	.word	0x40020400

0800494c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b086      	sub	sp, #24
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
 8004958:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004964:	2b01      	cmp	r3, #1
 8004966:	d101      	bne.n	800496c <HAL_DMA_Start_IT+0x20>
 8004968:	2302      	movs	r3, #2
 800496a:	e066      	b.n	8004a3a <HAL_DMA_Start_IT+0xee>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800497a:	b2db      	uxtb	r3, r3
 800497c:	2b01      	cmp	r3, #1
 800497e:	d155      	bne.n	8004a2c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 0201 	bic.w	r2, r2, #1
 800499c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	68b9      	ldr	r1, [r7, #8]
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 f957 	bl	8004c58 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d008      	beq.n	80049c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 020e 	orr.w	r2, r2, #14
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	e00f      	b.n	80049e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0204 	bic.w	r2, r2, #4
 80049d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f042 020a 	orr.w	r2, r2, #10
 80049e2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d007      	beq.n	8004a02 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a00:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d007      	beq.n	8004a1a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a18:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f042 0201 	orr.w	r2, r2, #1
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	e005      	b.n	8004a38 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004a34:	2302      	movs	r3, #2
 8004a36:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3718      	adds	r7, #24
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b085      	sub	sp, #20
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d008      	beq.n	8004a6c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2204      	movs	r2, #4
 8004a5e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e040      	b.n	8004aee <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 020e 	bic.w	r2, r2, #14
 8004a7a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a8a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f022 0201 	bic.w	r2, r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa0:	f003 021c 	and.w	r2, r3, #28
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa8:	2101      	movs	r1, #1
 8004aaa:	fa01 f202 	lsl.w	r2, r1, r2
 8004aae:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ab8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00c      	beq.n	8004adc <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004acc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ad0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ada:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr

08004afa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b084      	sub	sp, #16
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b16:	f003 031c 	and.w	r3, r3, #28
 8004b1a:	2204      	movs	r2, #4
 8004b1c:	409a      	lsls	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	4013      	ands	r3, r2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d026      	beq.n	8004b74 <HAL_DMA_IRQHandler+0x7a>
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f003 0304 	and.w	r3, r3, #4
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d021      	beq.n	8004b74 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0320 	and.w	r3, r3, #32
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d107      	bne.n	8004b4e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0204 	bic.w	r2, r2, #4
 8004b4c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	f003 021c 	and.w	r2, r3, #28
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5a:	2104      	movs	r1, #4
 8004b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004b60:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d071      	beq.n	8004c4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004b72:	e06c      	b.n	8004c4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b78:	f003 031c 	and.w	r3, r3, #28
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	409a      	lsls	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d02e      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xec>
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d029      	beq.n	8004be6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0320 	and.w	r3, r3, #32
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d10b      	bne.n	8004bb8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 020a 	bic.w	r2, r2, #10
 8004bae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bbc:	f003 021c 	and.w	r2, r3, #28
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc4:	2102      	movs	r1, #2
 8004bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8004bca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d038      	beq.n	8004c4e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004be4:	e033      	b.n	8004c4e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bea:	f003 031c 	and.w	r3, r3, #28
 8004bee:	2208      	movs	r2, #8
 8004bf0:	409a      	lsls	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d02a      	beq.n	8004c50 <HAL_DMA_IRQHandler+0x156>
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	f003 0308 	and.w	r3, r3, #8
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d025      	beq.n	8004c50 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 020e 	bic.w	r2, r2, #14
 8004c12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c18:	f003 021c 	and.w	r2, r3, #28
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c20:	2101      	movs	r1, #1
 8004c22:	fa01 f202 	lsl.w	r2, r1, r2
 8004c26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d004      	beq.n	8004c50 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004c4e:	bf00      	nop
 8004c50:	bf00      	nop
}
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b085      	sub	sp, #20
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
 8004c64:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c6e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d004      	beq.n	8004c82 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004c80:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c86:	f003 021c 	and.w	r2, r3, #28
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	2101      	movs	r1, #1
 8004c90:	fa01 f202 	lsl.w	r2, r1, r2
 8004c94:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	683a      	ldr	r2, [r7, #0]
 8004c9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	2b10      	cmp	r3, #16
 8004ca4:	d108      	bne.n	8004cb8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004cb6:	e007      	b.n	8004cc8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	60da      	str	r2, [r3, #12]
}
 8004cc8:	bf00      	nop
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	4b17      	ldr	r3, [pc, #92]	@ (8004d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d80a      	bhi.n	8004cfe <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cec:	089b      	lsrs	r3, r3, #2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004cf4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	6493      	str	r3, [r2, #72]	@ 0x48
 8004cfc:	e007      	b.n	8004d0e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d02:	089b      	lsrs	r3, r3, #2
 8004d04:	009a      	lsls	r2, r3, #2
 8004d06:	4b0f      	ldr	r3, [pc, #60]	@ (8004d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004d08:	4413      	add	r3, r2
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	3b08      	subs	r3, #8
 8004d16:	4a0c      	ldr	r2, [pc, #48]	@ (8004d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004d18:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1c:	091b      	lsrs	r3, r3, #4
 8004d1e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a0a      	ldr	r2, [pc, #40]	@ (8004d4c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004d24:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f003 031f 	and.w	r3, r3, #31
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	409a      	lsls	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004d34:	bf00      	nop
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr
 8004d40:	40020407 	.word	0x40020407
 8004d44:	4002081c 	.word	0x4002081c
 8004d48:	cccccccd 	.word	0xcccccccd
 8004d4c:	40020880 	.word	0x40020880

08004d50 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	4b0b      	ldr	r3, [pc, #44]	@ (8004d90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004d64:	4413      	add	r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	461a      	mov	r2, r3
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a08      	ldr	r2, [pc, #32]	@ (8004d94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004d72:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	3b01      	subs	r3, #1
 8004d78:	f003 0303 	and.w	r3, r3, #3
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	409a      	lsls	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004d84:	bf00      	nop
 8004d86:	3714      	adds	r7, #20
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr
 8004d90:	1000823f 	.word	0x1000823f
 8004d94:	40020940 	.word	0x40020940

08004d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004da2:	2300      	movs	r3, #0
 8004da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004da6:	e166      	b.n	8005076 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	2101      	movs	r1, #1
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	fa01 f303 	lsl.w	r3, r1, r3
 8004db4:	4013      	ands	r3, r2
 8004db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	f000 8158 	beq.w	8005070 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f003 0303 	and.w	r3, r3, #3
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d005      	beq.n	8004dd8 <HAL_GPIO_Init+0x40>
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f003 0303 	and.w	r3, r3, #3
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d130      	bne.n	8004e3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	2203      	movs	r2, #3
 8004de4:	fa02 f303 	lsl.w	r3, r2, r3
 8004de8:	43db      	mvns	r3, r3
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	4013      	ands	r3, r2
 8004dee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	68da      	ldr	r2, [r3, #12]
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e0e:	2201      	movs	r2, #1
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	fa02 f303 	lsl.w	r3, r2, r3
 8004e16:	43db      	mvns	r3, r3
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	091b      	lsrs	r3, r3, #4
 8004e24:	f003 0201 	and.w	r2, r3, #1
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	693a      	ldr	r2, [r7, #16]
 8004e38:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f003 0303 	and.w	r3, r3, #3
 8004e42:	2b03      	cmp	r3, #3
 8004e44:	d017      	beq.n	8004e76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	2203      	movs	r2, #3
 8004e52:	fa02 f303 	lsl.w	r3, r2, r3
 8004e56:	43db      	mvns	r3, r3
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	689a      	ldr	r2, [r3, #8]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	693a      	ldr	r2, [r7, #16]
 8004e74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	f003 0303 	and.w	r3, r3, #3
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d123      	bne.n	8004eca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	08da      	lsrs	r2, r3, #3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	3208      	adds	r2, #8
 8004e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	f003 0307 	and.w	r3, r3, #7
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	220f      	movs	r2, #15
 8004e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9e:	43db      	mvns	r3, r3
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	691a      	ldr	r2, [r3, #16]
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	f003 0307 	and.w	r3, r3, #7
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	08da      	lsrs	r2, r3, #3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	3208      	adds	r2, #8
 8004ec4:	6939      	ldr	r1, [r7, #16]
 8004ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	005b      	lsls	r3, r3, #1
 8004ed4:	2203      	movs	r2, #3
 8004ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eda:	43db      	mvns	r3, r3
 8004edc:	693a      	ldr	r2, [r7, #16]
 8004ede:	4013      	ands	r3, r2
 8004ee0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f003 0203 	and.w	r2, r3, #3
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	005b      	lsls	r3, r3, #1
 8004eee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef2:	693a      	ldr	r2, [r7, #16]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	f000 80b2 	beq.w	8005070 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f0c:	4b61      	ldr	r3, [pc, #388]	@ (8005094 <HAL_GPIO_Init+0x2fc>)
 8004f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f10:	4a60      	ldr	r2, [pc, #384]	@ (8005094 <HAL_GPIO_Init+0x2fc>)
 8004f12:	f043 0301 	orr.w	r3, r3, #1
 8004f16:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f18:	4b5e      	ldr	r3, [pc, #376]	@ (8005094 <HAL_GPIO_Init+0x2fc>)
 8004f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	60bb      	str	r3, [r7, #8]
 8004f22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004f24:	4a5c      	ldr	r2, [pc, #368]	@ (8005098 <HAL_GPIO_Init+0x300>)
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	089b      	lsrs	r3, r3, #2
 8004f2a:	3302      	adds	r3, #2
 8004f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	220f      	movs	r2, #15
 8004f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f40:	43db      	mvns	r3, r3
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	4013      	ands	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004f4e:	d02b      	beq.n	8004fa8 <HAL_GPIO_Init+0x210>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a52      	ldr	r2, [pc, #328]	@ (800509c <HAL_GPIO_Init+0x304>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d025      	beq.n	8004fa4 <HAL_GPIO_Init+0x20c>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	4a51      	ldr	r2, [pc, #324]	@ (80050a0 <HAL_GPIO_Init+0x308>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d01f      	beq.n	8004fa0 <HAL_GPIO_Init+0x208>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a50      	ldr	r2, [pc, #320]	@ (80050a4 <HAL_GPIO_Init+0x30c>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d019      	beq.n	8004f9c <HAL_GPIO_Init+0x204>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a4f      	ldr	r2, [pc, #316]	@ (80050a8 <HAL_GPIO_Init+0x310>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d013      	beq.n	8004f98 <HAL_GPIO_Init+0x200>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a4e      	ldr	r2, [pc, #312]	@ (80050ac <HAL_GPIO_Init+0x314>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d00d      	beq.n	8004f94 <HAL_GPIO_Init+0x1fc>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a4d      	ldr	r2, [pc, #308]	@ (80050b0 <HAL_GPIO_Init+0x318>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d007      	beq.n	8004f90 <HAL_GPIO_Init+0x1f8>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a4c      	ldr	r2, [pc, #304]	@ (80050b4 <HAL_GPIO_Init+0x31c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d101      	bne.n	8004f8c <HAL_GPIO_Init+0x1f4>
 8004f88:	2307      	movs	r3, #7
 8004f8a:	e00e      	b.n	8004faa <HAL_GPIO_Init+0x212>
 8004f8c:	2308      	movs	r3, #8
 8004f8e:	e00c      	b.n	8004faa <HAL_GPIO_Init+0x212>
 8004f90:	2306      	movs	r3, #6
 8004f92:	e00a      	b.n	8004faa <HAL_GPIO_Init+0x212>
 8004f94:	2305      	movs	r3, #5
 8004f96:	e008      	b.n	8004faa <HAL_GPIO_Init+0x212>
 8004f98:	2304      	movs	r3, #4
 8004f9a:	e006      	b.n	8004faa <HAL_GPIO_Init+0x212>
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e004      	b.n	8004faa <HAL_GPIO_Init+0x212>
 8004fa0:	2302      	movs	r3, #2
 8004fa2:	e002      	b.n	8004faa <HAL_GPIO_Init+0x212>
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e000      	b.n	8004faa <HAL_GPIO_Init+0x212>
 8004fa8:	2300      	movs	r3, #0
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	f002 0203 	and.w	r2, r2, #3
 8004fb0:	0092      	lsls	r2, r2, #2
 8004fb2:	4093      	lsls	r3, r2
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004fba:	4937      	ldr	r1, [pc, #220]	@ (8005098 <HAL_GPIO_Init+0x300>)
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	089b      	lsrs	r3, r3, #2
 8004fc0:	3302      	adds	r3, #2
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004fc8:	4b3b      	ldr	r3, [pc, #236]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	43db      	mvns	r3, r3
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004fec:	4a32      	ldr	r2, [pc, #200]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004ff2:	4b31      	ldr	r3, [pc, #196]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	43db      	mvns	r3, r3
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	4013      	ands	r3, r2
 8005000:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	4313      	orrs	r3, r2
 8005014:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005016:	4a28      	ldr	r2, [pc, #160]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800501c:	4b26      	ldr	r3, [pc, #152]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	43db      	mvns	r3, r3
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	4013      	ands	r3, r2
 800502a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	4313      	orrs	r3, r2
 800503e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005040:	4a1d      	ldr	r2, [pc, #116]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005046:	4b1c      	ldr	r3, [pc, #112]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	43db      	mvns	r3, r3
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	4013      	ands	r3, r2
 8005054:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d003      	beq.n	800506a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8005062:	693a      	ldr	r2, [r7, #16]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4313      	orrs	r3, r2
 8005068:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800506a:	4a13      	ldr	r2, [pc, #76]	@ (80050b8 <HAL_GPIO_Init+0x320>)
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	3301      	adds	r3, #1
 8005074:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	fa22 f303 	lsr.w	r3, r2, r3
 8005080:	2b00      	cmp	r3, #0
 8005082:	f47f ae91 	bne.w	8004da8 <HAL_GPIO_Init+0x10>
  }
}
 8005086:	bf00      	nop
 8005088:	bf00      	nop
 800508a:	371c      	adds	r7, #28
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr
 8005094:	40021000 	.word	0x40021000
 8005098:	40010000 	.word	0x40010000
 800509c:	48000400 	.word	0x48000400
 80050a0:	48000800 	.word	0x48000800
 80050a4:	48000c00 	.word	0x48000c00
 80050a8:	48001000 	.word	0x48001000
 80050ac:	48001400 	.word	0x48001400
 80050b0:	48001800 	.word	0x48001800
 80050b4:	48001c00 	.word	0x48001c00
 80050b8:	40010400 	.word	0x40010400

080050bc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80050bc:	b480      	push	{r7}
 80050be:	b087      	sub	sp, #28
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80050c6:	2300      	movs	r3, #0
 80050c8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80050ca:	e0c9      	b.n	8005260 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80050cc:	2201      	movs	r2, #1
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	fa02 f303 	lsl.w	r3, r2, r3
 80050d4:	683a      	ldr	r2, [r7, #0]
 80050d6:	4013      	ands	r3, r2
 80050d8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 80bc 	beq.w	800525a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80050e2:	4a66      	ldr	r2, [pc, #408]	@ (800527c <HAL_GPIO_DeInit+0x1c0>)
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	089b      	lsrs	r3, r3, #2
 80050e8:	3302      	adds	r3, #2
 80050ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050ee:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	f003 0303 	and.w	r3, r3, #3
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	220f      	movs	r2, #15
 80050fa:	fa02 f303 	lsl.w	r3, r2, r3
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4013      	ands	r3, r2
 8005102:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800510a:	d02b      	beq.n	8005164 <HAL_GPIO_DeInit+0xa8>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a5c      	ldr	r2, [pc, #368]	@ (8005280 <HAL_GPIO_DeInit+0x1c4>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d025      	beq.n	8005160 <HAL_GPIO_DeInit+0xa4>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a5b      	ldr	r2, [pc, #364]	@ (8005284 <HAL_GPIO_DeInit+0x1c8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d01f      	beq.n	800515c <HAL_GPIO_DeInit+0xa0>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a5a      	ldr	r2, [pc, #360]	@ (8005288 <HAL_GPIO_DeInit+0x1cc>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d019      	beq.n	8005158 <HAL_GPIO_DeInit+0x9c>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a59      	ldr	r2, [pc, #356]	@ (800528c <HAL_GPIO_DeInit+0x1d0>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d013      	beq.n	8005154 <HAL_GPIO_DeInit+0x98>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a58      	ldr	r2, [pc, #352]	@ (8005290 <HAL_GPIO_DeInit+0x1d4>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d00d      	beq.n	8005150 <HAL_GPIO_DeInit+0x94>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a57      	ldr	r2, [pc, #348]	@ (8005294 <HAL_GPIO_DeInit+0x1d8>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d007      	beq.n	800514c <HAL_GPIO_DeInit+0x90>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a56      	ldr	r2, [pc, #344]	@ (8005298 <HAL_GPIO_DeInit+0x1dc>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d101      	bne.n	8005148 <HAL_GPIO_DeInit+0x8c>
 8005144:	2307      	movs	r3, #7
 8005146:	e00e      	b.n	8005166 <HAL_GPIO_DeInit+0xaa>
 8005148:	2308      	movs	r3, #8
 800514a:	e00c      	b.n	8005166 <HAL_GPIO_DeInit+0xaa>
 800514c:	2306      	movs	r3, #6
 800514e:	e00a      	b.n	8005166 <HAL_GPIO_DeInit+0xaa>
 8005150:	2305      	movs	r3, #5
 8005152:	e008      	b.n	8005166 <HAL_GPIO_DeInit+0xaa>
 8005154:	2304      	movs	r3, #4
 8005156:	e006      	b.n	8005166 <HAL_GPIO_DeInit+0xaa>
 8005158:	2303      	movs	r3, #3
 800515a:	e004      	b.n	8005166 <HAL_GPIO_DeInit+0xaa>
 800515c:	2302      	movs	r3, #2
 800515e:	e002      	b.n	8005166 <HAL_GPIO_DeInit+0xaa>
 8005160:	2301      	movs	r3, #1
 8005162:	e000      	b.n	8005166 <HAL_GPIO_DeInit+0xaa>
 8005164:	2300      	movs	r3, #0
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	f002 0203 	and.w	r2, r2, #3
 800516c:	0092      	lsls	r2, r2, #2
 800516e:	4093      	lsls	r3, r2
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	429a      	cmp	r2, r3
 8005174:	d132      	bne.n	80051dc <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005176:	4b49      	ldr	r3, [pc, #292]	@ (800529c <HAL_GPIO_DeInit+0x1e0>)
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	43db      	mvns	r3, r3
 800517e:	4947      	ldr	r1, [pc, #284]	@ (800529c <HAL_GPIO_DeInit+0x1e0>)
 8005180:	4013      	ands	r3, r2
 8005182:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005184:	4b45      	ldr	r3, [pc, #276]	@ (800529c <HAL_GPIO_DeInit+0x1e0>)
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	43db      	mvns	r3, r3
 800518c:	4943      	ldr	r1, [pc, #268]	@ (800529c <HAL_GPIO_DeInit+0x1e0>)
 800518e:	4013      	ands	r3, r2
 8005190:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8005192:	4b42      	ldr	r3, [pc, #264]	@ (800529c <HAL_GPIO_DeInit+0x1e0>)
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	43db      	mvns	r3, r3
 800519a:	4940      	ldr	r1, [pc, #256]	@ (800529c <HAL_GPIO_DeInit+0x1e0>)
 800519c:	4013      	ands	r3, r2
 800519e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80051a0:	4b3e      	ldr	r3, [pc, #248]	@ (800529c <HAL_GPIO_DeInit+0x1e0>)
 80051a2:	689a      	ldr	r2, [r3, #8]
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	43db      	mvns	r3, r3
 80051a8:	493c      	ldr	r1, [pc, #240]	@ (800529c <HAL_GPIO_DeInit+0x1e0>)
 80051aa:	4013      	ands	r3, r2
 80051ac:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	f003 0303 	and.w	r3, r3, #3
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	220f      	movs	r2, #15
 80051b8:	fa02 f303 	lsl.w	r3, r2, r3
 80051bc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80051be:	4a2f      	ldr	r2, [pc, #188]	@ (800527c <HAL_GPIO_DeInit+0x1c0>)
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	089b      	lsrs	r3, r3, #2
 80051c4:	3302      	adds	r3, #2
 80051c6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	43da      	mvns	r2, r3
 80051ce:	482b      	ldr	r0, [pc, #172]	@ (800527c <HAL_GPIO_DeInit+0x1c0>)
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	089b      	lsrs	r3, r3, #2
 80051d4:	400a      	ands	r2, r1
 80051d6:	3302      	adds	r3, #2
 80051d8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	2103      	movs	r1, #3
 80051e6:	fa01 f303 	lsl.w	r3, r1, r3
 80051ea:	431a      	orrs	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	08da      	lsrs	r2, r3, #3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3208      	adds	r2, #8
 80051f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	220f      	movs	r2, #15
 8005206:	fa02 f303 	lsl.w	r3, r2, r3
 800520a:	43db      	mvns	r3, r3
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	08d2      	lsrs	r2, r2, #3
 8005210:	4019      	ands	r1, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	3208      	adds	r2, #8
 8005216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	689a      	ldr	r2, [r3, #8]
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	2103      	movs	r1, #3
 8005224:	fa01 f303 	lsl.w	r3, r1, r3
 8005228:	43db      	mvns	r3, r3
 800522a:	401a      	ands	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	2101      	movs	r1, #1
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	fa01 f303 	lsl.w	r3, r1, r3
 800523c:	43db      	mvns	r3, r3
 800523e:	401a      	ands	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68da      	ldr	r2, [r3, #12]
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	005b      	lsls	r3, r3, #1
 800524c:	2103      	movs	r1, #3
 800524e:	fa01 f303 	lsl.w	r3, r1, r3
 8005252:	43db      	mvns	r3, r3
 8005254:	401a      	ands	r2, r3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	3301      	adds	r3, #1
 800525e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	fa22 f303 	lsr.w	r3, r2, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	f47f af2f 	bne.w	80050cc <HAL_GPIO_DeInit+0x10>
  }
}
 800526e:	bf00      	nop
 8005270:	bf00      	nop
 8005272:	371c      	adds	r7, #28
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	40010000 	.word	0x40010000
 8005280:	48000400 	.word	0x48000400
 8005284:	48000800 	.word	0x48000800
 8005288:	48000c00 	.word	0x48000c00
 800528c:	48001000 	.word	0x48001000
 8005290:	48001400 	.word	0x48001400
 8005294:	48001800 	.word	0x48001800
 8005298:	48001c00 	.word	0x48001c00
 800529c:	40010400 	.word	0x40010400

080052a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	460b      	mov	r3, r1
 80052aa:	807b      	strh	r3, [r7, #2]
 80052ac:	4613      	mov	r3, r2
 80052ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052b0:	787b      	ldrb	r3, [r7, #1]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80052b6:	887a      	ldrh	r2, [r7, #2]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80052bc:	e002      	b.n	80052c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80052be:	887a      	ldrh	r2, [r7, #2]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	4603      	mov	r3, r0
 80052d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80052da:	4b08      	ldr	r3, [pc, #32]	@ (80052fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052dc:	695a      	ldr	r2, [r3, #20]
 80052de:	88fb      	ldrh	r3, [r7, #6]
 80052e0:	4013      	ands	r3, r2
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d006      	beq.n	80052f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80052e6:	4a05      	ldr	r2, [pc, #20]	@ (80052fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80052e8:	88fb      	ldrh	r3, [r7, #6]
 80052ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80052ec:	88fb      	ldrh	r3, [r7, #6]
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7fc fdae 	bl	8001e50 <HAL_GPIO_EXTI_Callback>
  }
}
 80052f4:	bf00      	nop
 80052f6:	3708      	adds	r7, #8
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	40010400 	.word	0x40010400

08005300 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e08d      	b.n	800542e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b00      	cmp	r3, #0
 800531c:	d106      	bne.n	800532c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7fc fac6 	bl	80018b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2224      	movs	r2, #36	@ 0x24
 8005330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f022 0201 	bic.w	r2, r2, #1
 8005342:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005350:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	689a      	ldr	r2, [r3, #8]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005360:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	2b01      	cmp	r3, #1
 8005368:	d107      	bne.n	800537a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	689a      	ldr	r2, [r3, #8]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005376:	609a      	str	r2, [r3, #8]
 8005378:	e006      	b.n	8005388 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005386:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	2b02      	cmp	r3, #2
 800538e:	d108      	bne.n	80053a2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800539e:	605a      	str	r2, [r3, #4]
 80053a0:	e007      	b.n	80053b2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053b0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	6812      	ldr	r2, [r2, #0]
 80053bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80053c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68da      	ldr	r2, [r3, #12]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80053d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691a      	ldr	r2, [r3, #16]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	430a      	orrs	r2, r1
 80053ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	69d9      	ldr	r1, [r3, #28]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1a      	ldr	r2, [r3, #32]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	430a      	orrs	r2, r1
 80053fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f042 0201 	orr.w	r2, r2, #1
 800540e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2220      	movs	r2, #32
 800541a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3708      	adds	r7, #8
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005436:	b580      	push	{r7, lr}
 8005438:	b082      	sub	sp, #8
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d101      	bne.n	8005448 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e021      	b.n	800548c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2224      	movs	r2, #36	@ 0x24
 800544c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 0201 	bic.w	r2, r2, #1
 800545e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f7fc fa87 	bl	8001974 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b088      	sub	sp, #32
 8005498:	af02      	add	r7, sp, #8
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	4608      	mov	r0, r1
 800549e:	4611      	mov	r1, r2
 80054a0:	461a      	mov	r2, r3
 80054a2:	4603      	mov	r3, r0
 80054a4:	817b      	strh	r3, [r7, #10]
 80054a6:	460b      	mov	r3, r1
 80054a8:	813b      	strh	r3, [r7, #8]
 80054aa:	4613      	mov	r3, r2
 80054ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b20      	cmp	r3, #32
 80054b8:	f040 80f9 	bne.w	80056ae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80054bc:	6a3b      	ldr	r3, [r7, #32]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d002      	beq.n	80054c8 <HAL_I2C_Mem_Write+0x34>
 80054c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d105      	bne.n	80054d4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054ce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e0ed      	b.n	80056b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d101      	bne.n	80054e2 <HAL_I2C_Mem_Write+0x4e>
 80054de:	2302      	movs	r3, #2
 80054e0:	e0e6      	b.n	80056b0 <HAL_I2C_Mem_Write+0x21c>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80054ea:	f7fe f92b 	bl	8003744 <HAL_GetTick>
 80054ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	9300      	str	r3, [sp, #0]
 80054f4:	2319      	movs	r3, #25
 80054f6:	2201      	movs	r2, #1
 80054f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80054fc:	68f8      	ldr	r0, [r7, #12]
 80054fe:	f000 fac3 	bl	8005a88 <I2C_WaitOnFlagUntilTimeout>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e0d1      	b.n	80056b0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2221      	movs	r2, #33	@ 0x21
 8005510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2240      	movs	r2, #64	@ 0x40
 8005518:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a3a      	ldr	r2, [r7, #32]
 8005526:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800552c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2200      	movs	r2, #0
 8005532:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005534:	88f8      	ldrh	r0, [r7, #6]
 8005536:	893a      	ldrh	r2, [r7, #8]
 8005538:	8979      	ldrh	r1, [r7, #10]
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	9301      	str	r3, [sp, #4]
 800553e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005540:	9300      	str	r3, [sp, #0]
 8005542:	4603      	mov	r3, r0
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f000 f9d3 	bl	80058f0 <I2C_RequestMemoryWrite>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d005      	beq.n	800555c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e0a9      	b.n	80056b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005560:	b29b      	uxth	r3, r3
 8005562:	2bff      	cmp	r3, #255	@ 0xff
 8005564:	d90e      	bls.n	8005584 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	22ff      	movs	r2, #255	@ 0xff
 800556a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005570:	b2da      	uxtb	r2, r3
 8005572:	8979      	ldrh	r1, [r7, #10]
 8005574:	2300      	movs	r3, #0
 8005576:	9300      	str	r3, [sp, #0]
 8005578:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 fc47 	bl	8005e10 <I2C_TransferConfig>
 8005582:	e00f      	b.n	80055a4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005588:	b29a      	uxth	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005592:	b2da      	uxtb	r2, r3
 8005594:	8979      	ldrh	r1, [r7, #10]
 8005596:	2300      	movs	r3, #0
 8005598:	9300      	str	r3, [sp, #0]
 800559a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f000 fc36 	bl	8005e10 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055a8:	68f8      	ldr	r0, [r7, #12]
 80055aa:	f000 fac6 	bl	8005b3a <I2C_WaitOnTXISFlagUntilTimeout>
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e07b      	b.n	80056b0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055bc:	781a      	ldrb	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c8:	1c5a      	adds	r2, r3, #1
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055e0:	3b01      	subs	r3, #1
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d034      	beq.n	800565c <HAL_I2C_Mem_Write+0x1c8>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d130      	bne.n	800565c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	9300      	str	r3, [sp, #0]
 80055fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005600:	2200      	movs	r2, #0
 8005602:	2180      	movs	r1, #128	@ 0x80
 8005604:	68f8      	ldr	r0, [r7, #12]
 8005606:	f000 fa3f 	bl	8005a88 <I2C_WaitOnFlagUntilTimeout>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	d001      	beq.n	8005614 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e04d      	b.n	80056b0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005618:	b29b      	uxth	r3, r3
 800561a:	2bff      	cmp	r3, #255	@ 0xff
 800561c:	d90e      	bls.n	800563c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	22ff      	movs	r2, #255	@ 0xff
 8005622:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005628:	b2da      	uxtb	r2, r3
 800562a:	8979      	ldrh	r1, [r7, #10]
 800562c:	2300      	movs	r3, #0
 800562e:	9300      	str	r3, [sp, #0]
 8005630:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 fbeb 	bl	8005e10 <I2C_TransferConfig>
 800563a:	e00f      	b.n	800565c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800564a:	b2da      	uxtb	r2, r3
 800564c:	8979      	ldrh	r1, [r7, #10]
 800564e:	2300      	movs	r3, #0
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 fbda 	bl	8005e10 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005660:	b29b      	uxth	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d19e      	bne.n	80055a4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005666:	697a      	ldr	r2, [r7, #20]
 8005668:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f000 faac 	bl	8005bc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e01a      	b.n	80056b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2220      	movs	r2, #32
 8005680:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6859      	ldr	r1, [r3, #4]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	4b0a      	ldr	r3, [pc, #40]	@ (80056b8 <HAL_I2C_Mem_Write+0x224>)
 800568e:	400b      	ands	r3, r1
 8005690:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2220      	movs	r2, #32
 8005696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056aa:	2300      	movs	r3, #0
 80056ac:	e000      	b.n	80056b0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80056ae:	2302      	movs	r3, #2
  }
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3718      	adds	r7, #24
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	fe00e800 	.word	0xfe00e800

080056bc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b088      	sub	sp, #32
 80056c0:	af02      	add	r7, sp, #8
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	4608      	mov	r0, r1
 80056c6:	4611      	mov	r1, r2
 80056c8:	461a      	mov	r2, r3
 80056ca:	4603      	mov	r3, r0
 80056cc:	817b      	strh	r3, [r7, #10]
 80056ce:	460b      	mov	r3, r1
 80056d0:	813b      	strh	r3, [r7, #8]
 80056d2:	4613      	mov	r3, r2
 80056d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b20      	cmp	r3, #32
 80056e0:	f040 80fd 	bne.w	80058de <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80056e4:	6a3b      	ldr	r3, [r7, #32]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d002      	beq.n	80056f0 <HAL_I2C_Mem_Read+0x34>
 80056ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d105      	bne.n	80056fc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056f6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e0f1      	b.n	80058e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005702:	2b01      	cmp	r3, #1
 8005704:	d101      	bne.n	800570a <HAL_I2C_Mem_Read+0x4e>
 8005706:	2302      	movs	r3, #2
 8005708:	e0ea      	b.n	80058e0 <HAL_I2C_Mem_Read+0x224>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005712:	f7fe f817 	bl	8003744 <HAL_GetTick>
 8005716:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	2319      	movs	r3, #25
 800571e:	2201      	movs	r2, #1
 8005720:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005724:	68f8      	ldr	r0, [r7, #12]
 8005726:	f000 f9af 	bl	8005a88 <I2C_WaitOnFlagUntilTimeout>
 800572a:	4603      	mov	r3, r0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d001      	beq.n	8005734 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e0d5      	b.n	80058e0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2222      	movs	r2, #34	@ 0x22
 8005738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2240      	movs	r2, #64	@ 0x40
 8005740:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6a3a      	ldr	r2, [r7, #32]
 800574e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005754:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800575c:	88f8      	ldrh	r0, [r7, #6]
 800575e:	893a      	ldrh	r2, [r7, #8]
 8005760:	8979      	ldrh	r1, [r7, #10]
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	9301      	str	r3, [sp, #4]
 8005766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	4603      	mov	r3, r0
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 f913 	bl	8005998 <I2C_RequestMemoryRead>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d005      	beq.n	8005784 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e0ad      	b.n	80058e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005788:	b29b      	uxth	r3, r3
 800578a:	2bff      	cmp	r3, #255	@ 0xff
 800578c:	d90e      	bls.n	80057ac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2201      	movs	r2, #1
 8005792:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005798:	b2da      	uxtb	r2, r3
 800579a:	8979      	ldrh	r1, [r7, #10]
 800579c:	4b52      	ldr	r3, [pc, #328]	@ (80058e8 <HAL_I2C_Mem_Read+0x22c>)
 800579e:	9300      	str	r3, [sp, #0]
 80057a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f000 fb33 	bl	8005e10 <I2C_TransferConfig>
 80057aa:	e00f      	b.n	80057cc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057b0:	b29a      	uxth	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ba:	b2da      	uxtb	r2, r3
 80057bc:	8979      	ldrh	r1, [r7, #10]
 80057be:	4b4a      	ldr	r3, [pc, #296]	@ (80058e8 <HAL_I2C_Mem_Read+0x22c>)
 80057c0:	9300      	str	r3, [sp, #0]
 80057c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057c6:	68f8      	ldr	r0, [r7, #12]
 80057c8:	f000 fb22 	bl	8005e10 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	9300      	str	r3, [sp, #0]
 80057d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d2:	2200      	movs	r2, #0
 80057d4:	2104      	movs	r1, #4
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f000 f956 	bl	8005a88 <I2C_WaitOnFlagUntilTimeout>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e07c      	b.n	80058e0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f0:	b2d2      	uxtb	r2, r2
 80057f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005802:	3b01      	subs	r3, #1
 8005804:	b29a      	uxth	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800580e:	b29b      	uxth	r3, r3
 8005810:	3b01      	subs	r3, #1
 8005812:	b29a      	uxth	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800581c:	b29b      	uxth	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d034      	beq.n	800588c <HAL_I2C_Mem_Read+0x1d0>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005826:	2b00      	cmp	r3, #0
 8005828:	d130      	bne.n	800588c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005830:	2200      	movs	r2, #0
 8005832:	2180      	movs	r1, #128	@ 0x80
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f000 f927 	bl	8005a88 <I2C_WaitOnFlagUntilTimeout>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e04d      	b.n	80058e0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005848:	b29b      	uxth	r3, r3
 800584a:	2bff      	cmp	r3, #255	@ 0xff
 800584c:	d90e      	bls.n	800586c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2201      	movs	r2, #1
 8005852:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005858:	b2da      	uxtb	r2, r3
 800585a:	8979      	ldrh	r1, [r7, #10]
 800585c:	2300      	movs	r3, #0
 800585e:	9300      	str	r3, [sp, #0]
 8005860:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005864:	68f8      	ldr	r0, [r7, #12]
 8005866:	f000 fad3 	bl	8005e10 <I2C_TransferConfig>
 800586a:	e00f      	b.n	800588c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005870:	b29a      	uxth	r2, r3
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800587a:	b2da      	uxtb	r2, r3
 800587c:	8979      	ldrh	r1, [r7, #10]
 800587e:	2300      	movs	r3, #0
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f000 fac2 	bl	8005e10 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005890:	b29b      	uxth	r3, r3
 8005892:	2b00      	cmp	r3, #0
 8005894:	d19a      	bne.n	80057cc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f994 	bl	8005bc8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e01a      	b.n	80058e0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2220      	movs	r2, #32
 80058b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	6859      	ldr	r1, [r3, #4]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	4b0b      	ldr	r3, [pc, #44]	@ (80058ec <HAL_I2C_Mem_Read+0x230>)
 80058be:	400b      	ands	r3, r1
 80058c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2220      	movs	r2, #32
 80058c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	e000      	b.n	80058e0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80058de:	2302      	movs	r3, #2
  }
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3718      	adds	r7, #24
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	80002400 	.word	0x80002400
 80058ec:	fe00e800 	.word	0xfe00e800

080058f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af02      	add	r7, sp, #8
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	4608      	mov	r0, r1
 80058fa:	4611      	mov	r1, r2
 80058fc:	461a      	mov	r2, r3
 80058fe:	4603      	mov	r3, r0
 8005900:	817b      	strh	r3, [r7, #10]
 8005902:	460b      	mov	r3, r1
 8005904:	813b      	strh	r3, [r7, #8]
 8005906:	4613      	mov	r3, r2
 8005908:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800590a:	88fb      	ldrh	r3, [r7, #6]
 800590c:	b2da      	uxtb	r2, r3
 800590e:	8979      	ldrh	r1, [r7, #10]
 8005910:	4b20      	ldr	r3, [pc, #128]	@ (8005994 <I2C_RequestMemoryWrite+0xa4>)
 8005912:	9300      	str	r3, [sp, #0]
 8005914:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005918:	68f8      	ldr	r0, [r7, #12]
 800591a:	f000 fa79 	bl	8005e10 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800591e:	69fa      	ldr	r2, [r7, #28]
 8005920:	69b9      	ldr	r1, [r7, #24]
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f000 f909 	bl	8005b3a <I2C_WaitOnTXISFlagUntilTimeout>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d001      	beq.n	8005932 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e02c      	b.n	800598c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005932:	88fb      	ldrh	r3, [r7, #6]
 8005934:	2b01      	cmp	r3, #1
 8005936:	d105      	bne.n	8005944 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005938:	893b      	ldrh	r3, [r7, #8]
 800593a:	b2da      	uxtb	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	629a      	str	r2, [r3, #40]	@ 0x28
 8005942:	e015      	b.n	8005970 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005944:	893b      	ldrh	r3, [r7, #8]
 8005946:	0a1b      	lsrs	r3, r3, #8
 8005948:	b29b      	uxth	r3, r3
 800594a:	b2da      	uxtb	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005952:	69fa      	ldr	r2, [r7, #28]
 8005954:	69b9      	ldr	r1, [r7, #24]
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f000 f8ef 	bl	8005b3a <I2C_WaitOnTXISFlagUntilTimeout>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e012      	b.n	800598c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005966:	893b      	ldrh	r3, [r7, #8]
 8005968:	b2da      	uxtb	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	9300      	str	r3, [sp, #0]
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	2200      	movs	r2, #0
 8005978:	2180      	movs	r1, #128	@ 0x80
 800597a:	68f8      	ldr	r0, [r7, #12]
 800597c:	f000 f884 	bl	8005a88 <I2C_WaitOnFlagUntilTimeout>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d001      	beq.n	800598a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e000      	b.n	800598c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	80002000 	.word	0x80002000

08005998 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af02      	add	r7, sp, #8
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	4608      	mov	r0, r1
 80059a2:	4611      	mov	r1, r2
 80059a4:	461a      	mov	r2, r3
 80059a6:	4603      	mov	r3, r0
 80059a8:	817b      	strh	r3, [r7, #10]
 80059aa:	460b      	mov	r3, r1
 80059ac:	813b      	strh	r3, [r7, #8]
 80059ae:	4613      	mov	r3, r2
 80059b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80059b2:	88fb      	ldrh	r3, [r7, #6]
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	8979      	ldrh	r1, [r7, #10]
 80059b8:	4b20      	ldr	r3, [pc, #128]	@ (8005a3c <I2C_RequestMemoryRead+0xa4>)
 80059ba:	9300      	str	r3, [sp, #0]
 80059bc:	2300      	movs	r3, #0
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	f000 fa26 	bl	8005e10 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059c4:	69fa      	ldr	r2, [r7, #28]
 80059c6:	69b9      	ldr	r1, [r7, #24]
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 f8b6 	bl	8005b3a <I2C_WaitOnTXISFlagUntilTimeout>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e02c      	b.n	8005a32 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059d8:	88fb      	ldrh	r3, [r7, #6]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d105      	bne.n	80059ea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059de:	893b      	ldrh	r3, [r7, #8]
 80059e0:	b2da      	uxtb	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80059e8:	e015      	b.n	8005a16 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80059ea:	893b      	ldrh	r3, [r7, #8]
 80059ec:	0a1b      	lsrs	r3, r3, #8
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f8:	69fa      	ldr	r2, [r7, #28]
 80059fa:	69b9      	ldr	r1, [r7, #24]
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 f89c 	bl	8005b3a <I2C_WaitOnTXISFlagUntilTimeout>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d001      	beq.n	8005a0c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e012      	b.n	8005a32 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a0c:	893b      	ldrh	r3, [r7, #8]
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005a16:	69fb      	ldr	r3, [r7, #28]
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	2140      	movs	r1, #64	@ 0x40
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f000 f831 	bl	8005a88 <I2C_WaitOnFlagUntilTimeout>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d001      	beq.n	8005a30 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e000      	b.n	8005a32 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005a30:	2300      	movs	r3, #0
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	80002000 	.word	0x80002000

08005a40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	f003 0302 	and.w	r3, r3, #2
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	d103      	bne.n	8005a5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d007      	beq.n	8005a7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699a      	ldr	r2, [r3, #24]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0201 	orr.w	r2, r2, #1
 8005a7a:	619a      	str	r2, [r3, #24]
  }
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	603b      	str	r3, [r7, #0]
 8005a94:	4613      	mov	r3, r2
 8005a96:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a98:	e03b      	b.n	8005b12 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a9a:	69ba      	ldr	r2, [r7, #24]
 8005a9c:	6839      	ldr	r1, [r7, #0]
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 f8d6 	bl	8005c50 <I2C_IsErrorOccurred>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e041      	b.n	8005b32 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ab4:	d02d      	beq.n	8005b12 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ab6:	f7fd fe45 	bl	8003744 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	683a      	ldr	r2, [r7, #0]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d302      	bcc.n	8005acc <I2C_WaitOnFlagUntilTimeout+0x44>
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d122      	bne.n	8005b12 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	699a      	ldr	r2, [r3, #24]
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	68ba      	ldr	r2, [r7, #8]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	bf0c      	ite	eq
 8005adc:	2301      	moveq	r3, #1
 8005ade:	2300      	movne	r3, #0
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	79fb      	ldrb	r3, [r7, #7]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d113      	bne.n	8005b12 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aee:	f043 0220 	orr.w	r2, r3, #32
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e00f      	b.n	8005b32 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	699a      	ldr	r2, [r3, #24]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	bf0c      	ite	eq
 8005b22:	2301      	moveq	r3, #1
 8005b24:	2300      	movne	r3, #0
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	461a      	mov	r2, r3
 8005b2a:	79fb      	ldrb	r3, [r7, #7]
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d0b4      	beq.n	8005a9a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3710      	adds	r7, #16
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b084      	sub	sp, #16
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	60f8      	str	r0, [r7, #12]
 8005b42:	60b9      	str	r1, [r7, #8]
 8005b44:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b46:	e033      	b.n	8005bb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	68b9      	ldr	r1, [r7, #8]
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f000 f87f 	bl	8005c50 <I2C_IsErrorOccurred>
 8005b52:	4603      	mov	r3, r0
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d001      	beq.n	8005b5c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e031      	b.n	8005bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b62:	d025      	beq.n	8005bb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b64:	f7fd fdee 	bl	8003744 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d302      	bcc.n	8005b7a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d11a      	bne.n	8005bb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	f003 0302 	and.w	r3, r3, #2
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d013      	beq.n	8005bb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b8c:	f043 0220 	orr.w	r2, r3, #32
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2220      	movs	r2, #32
 8005b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e007      	b.n	8005bc0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d1c4      	bne.n	8005b48 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3710      	adds	r7, #16
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bd4:	e02f      	b.n	8005c36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	68b9      	ldr	r1, [r7, #8]
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f000 f838 	bl	8005c50 <I2C_IsErrorOccurred>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d001      	beq.n	8005bea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e02d      	b.n	8005c46 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bea:	f7fd fdab 	bl	8003744 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d302      	bcc.n	8005c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d11a      	bne.n	8005c36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	f003 0320 	and.w	r3, r3, #32
 8005c0a:	2b20      	cmp	r3, #32
 8005c0c:	d013      	beq.n	8005c36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c12:	f043 0220 	orr.w	r2, r3, #32
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e007      	b.n	8005c46 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	f003 0320 	and.w	r3, r3, #32
 8005c40:	2b20      	cmp	r3, #32
 8005c42:	d1c8      	bne.n	8005bd6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
	...

08005c50 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b08a      	sub	sp, #40	@ 0x28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	f003 0310 	and.w	r3, r3, #16
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d068      	beq.n	8005d4e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2210      	movs	r2, #16
 8005c82:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005c84:	e049      	b.n	8005d1a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8c:	d045      	beq.n	8005d1a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005c8e:	f7fd fd59 	bl	8003744 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d302      	bcc.n	8005ca4 <I2C_IsErrorOccurred+0x54>
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d13a      	bne.n	8005d1a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cb6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cc6:	d121      	bne.n	8005d0c <I2C_IsErrorOccurred+0xbc>
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cce:	d01d      	beq.n	8005d0c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005cd0:	7cfb      	ldrb	r3, [r7, #19]
 8005cd2:	2b20      	cmp	r3, #32
 8005cd4:	d01a      	beq.n	8005d0c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ce4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005ce6:	f7fd fd2d 	bl	8003744 <HAL_GetTick>
 8005cea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005cec:	e00e      	b.n	8005d0c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005cee:	f7fd fd29 	bl	8003744 <HAL_GetTick>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	1ad3      	subs	r3, r2, r3
 8005cf8:	2b19      	cmp	r3, #25
 8005cfa:	d907      	bls.n	8005d0c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005cfc:	6a3b      	ldr	r3, [r7, #32]
 8005cfe:	f043 0320 	orr.w	r3, r3, #32
 8005d02:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005d0a:	e006      	b.n	8005d1a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	f003 0320 	and.w	r3, r3, #32
 8005d16:	2b20      	cmp	r3, #32
 8005d18:	d1e9      	bne.n	8005cee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	699b      	ldr	r3, [r3, #24]
 8005d20:	f003 0320 	and.w	r3, r3, #32
 8005d24:	2b20      	cmp	r3, #32
 8005d26:	d003      	beq.n	8005d30 <I2C_IsErrorOccurred+0xe0>
 8005d28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d0aa      	beq.n	8005c86 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005d30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d103      	bne.n	8005d40 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005d40:	6a3b      	ldr	r3, [r7, #32]
 8005d42:	f043 0304 	orr.w	r3, r3, #4
 8005d46:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00b      	beq.n	8005d78 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	f043 0301 	orr.w	r3, r3, #1
 8005d66:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00b      	beq.n	8005d9a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005d82:	6a3b      	ldr	r3, [r7, #32]
 8005d84:	f043 0308 	orr.w	r3, r3, #8
 8005d88:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005d92:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00b      	beq.n	8005dbc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005da4:	6a3b      	ldr	r3, [r7, #32]
 8005da6:	f043 0302 	orr.w	r3, r3, #2
 8005daa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005db4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005dbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01c      	beq.n	8005dfe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f7ff fe3b 	bl	8005a40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6859      	ldr	r1, [r3, #4]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8005e0c <I2C_IsErrorOccurred+0x1bc>)
 8005dd6:	400b      	ands	r3, r1
 8005dd8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dde:	6a3b      	ldr	r3, [r7, #32]
 8005de0:	431a      	orrs	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2220      	movs	r2, #32
 8005dea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005dfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3728      	adds	r7, #40	@ 0x28
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	fe00e800 	.word	0xfe00e800

08005e10 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b087      	sub	sp, #28
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	607b      	str	r3, [r7, #4]
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	817b      	strh	r3, [r7, #10]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e22:	897b      	ldrh	r3, [r7, #10]
 8005e24:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e28:	7a7b      	ldrb	r3, [r7, #9]
 8005e2a:	041b      	lsls	r3, r3, #16
 8005e2c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e30:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005e36:	6a3b      	ldr	r3, [r7, #32]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e3e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685a      	ldr	r2, [r3, #4]
 8005e46:	6a3b      	ldr	r3, [r7, #32]
 8005e48:	0d5b      	lsrs	r3, r3, #21
 8005e4a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005e4e:	4b08      	ldr	r3, [pc, #32]	@ (8005e70 <I2C_TransferConfig+0x60>)
 8005e50:	430b      	orrs	r3, r1
 8005e52:	43db      	mvns	r3, r3
 8005e54:	ea02 0103 	and.w	r1, r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	697a      	ldr	r2, [r7, #20]
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005e62:	bf00      	nop
 8005e64:	371c      	adds	r7, #28
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	03ff63ff 	.word	0x03ff63ff

08005e74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b20      	cmp	r3, #32
 8005e88:	d138      	bne.n	8005efc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d101      	bne.n	8005e98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005e94:	2302      	movs	r3, #2
 8005e96:	e032      	b.n	8005efe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2224      	movs	r2, #36	@ 0x24
 8005ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 0201 	bic.w	r2, r2, #1
 8005eb6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005ec6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	6819      	ldr	r1, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	430a      	orrs	r2, r1
 8005ed6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f042 0201 	orr.w	r2, r2, #1
 8005ee6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2220      	movs	r2, #32
 8005eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	e000      	b.n	8005efe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005efc:	2302      	movs	r3, #2
  }
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	370c      	adds	r7, #12
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr

08005f0a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005f0a:	b480      	push	{r7}
 8005f0c:	b085      	sub	sp, #20
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
 8005f12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b20      	cmp	r3, #32
 8005f1e:	d139      	bne.n	8005f94 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d101      	bne.n	8005f2e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005f2a:	2302      	movs	r3, #2
 8005f2c:	e033      	b.n	8005f96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2224      	movs	r2, #36	@ 0x24
 8005f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 0201 	bic.w	r2, r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005f5c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	021b      	lsls	r3, r3, #8
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0201 	orr.w	r2, r2, #1
 8005f7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f90:	2300      	movs	r3, #0
 8005f92:	e000      	b.n	8005f96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005f94:	2302      	movs	r3, #2
  }
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3714      	adds	r7, #20
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
	...

08005fa4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b086      	sub	sp, #24
 8005fa8:	af02      	add	r7, sp, #8
 8005faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fac:	2300      	movs	r3, #0
 8005fae:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005fb0:	f7fd fbc8 	bl	8003744 <HAL_GetTick>
 8005fb4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d102      	bne.n	8005fc2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	73fb      	strb	r3, [r7, #15]
 8005fc0:	e092      	b.n	80060e8 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f040 808b 	bne.w	80060e8 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f7fc f804 	bl	8001fe0 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8005fd8:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 fad0 	bl	8006582 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	4b42      	ldr	r3, [pc, #264]	@ (80060f4 <HAL_OSPI_Init+0x150>)
 8005fea:	4013      	ands	r3, r2
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	68d1      	ldr	r1, [r2, #12]
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	6912      	ldr	r2, [r2, #16]
 8005ff4:	3a01      	subs	r2, #1
 8005ff6:	0412      	lsls	r2, r2, #16
 8005ff8:	4311      	orrs	r1, r2
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	6952      	ldr	r2, [r2, #20]
 8005ffe:	3a01      	subs	r2, #1
 8006000:	0212      	lsls	r2, r2, #8
 8006002:	4311      	orrs	r1, r2
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006008:	4311      	orrs	r1, r2
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	69d2      	ldr	r2, [r2, #28]
 800600e:	4311      	orrs	r1, r2
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	6812      	ldr	r2, [r2, #0]
 8006014:	430b      	orrs	r3, r1
 8006016:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	0412      	lsls	r2, r2, #16
 8006022:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	3b01      	subs	r3, #1
 8006034:	021a      	lsls	r2, r3, #8
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	430a      	orrs	r2, r1
 800603c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	2200      	movs	r2, #0
 8006048:	2120      	movs	r1, #32
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 fde0 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 8006050:	4603      	mov	r3, r0
 8006052:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006054:	7bfb      	ldrb	r3, [r7, #15]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d146      	bne.n	80060e8 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a1b      	ldr	r3, [r3, #32]
 8006068:	1e5a      	subs	r2, r3, #1
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	430a      	orrs	r2, r1
 8006070:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006090:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609c:	431a      	orrs	r2, r3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	430a      	orrs	r2, r1
 80060a4:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f042 0201 	orr.w	r2, r2, #1
 80060b6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	2b02      	cmp	r3, #2
 80060be:	d107      	bne.n	80060d0 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	689a      	ldr	r2, [r3, #8]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f042 0202 	orr.w	r2, r2, #2
 80060ce:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060d8:	d103      	bne.n	80060e2 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	645a      	str	r2, [r3, #68]	@ 0x44
 80060e0:	e002      	b.n	80060e8 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2202      	movs	r2, #2
 80060e6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 80060e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	f8e0f8f4 	.word	0xf8e0f8f4

080060f8 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006100:	2300      	movs	r3, #0
 8006102:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d102      	bne.n	8006110 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	73fb      	strb	r3, [r7, #15]
 800610e:	e015      	b.n	800613c <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0201 	bic.w	r2, r2, #1
 800611e:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689a      	ldr	r2, [r3, #8]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f022 0202 	bic.w	r2, r2, #2
 800612e:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f7fb ffe3 	bl	80020fc <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 800613c:	7bfb      	ldrb	r3, [r7, #15]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b08a      	sub	sp, #40	@ 0x28
 800614a:	af02      	add	r7, sp, #8
 800614c:	60f8      	str	r0, [r7, #12]
 800614e:	60b9      	str	r1, [r7, #8]
 8006150:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8006152:	f7fd faf7 	bl	8003744 <HAL_GetTick>
 8006156:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800615c:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006162:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	2b02      	cmp	r3, #2
 8006168:	d104      	bne.n	8006174 <HAL_OSPI_Command+0x2e>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006172:	d10d      	bne.n	8006190 <HAL_OSPI_Command+0x4a>
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	2b14      	cmp	r3, #20
 8006178:	d103      	bne.n	8006182 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2b02      	cmp	r3, #2
 8006180:	d006      	beq.n	8006190 <HAL_OSPI_Command+0x4a>
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	2b24      	cmp	r3, #36	@ 0x24
 8006186:	d153      	bne.n	8006230 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d14f      	bne.n	8006230 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	9300      	str	r3, [sp, #0]
 8006194:	69bb      	ldr	r3, [r7, #24]
 8006196:	2200      	movs	r2, #0
 8006198:	2120      	movs	r1, #32
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	f000 fd38 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 80061a0:	4603      	mov	r3, r0
 80061a2:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80061a4:	7ffb      	ldrb	r3, [r7, #31]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d148      	bne.n	800623c <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 80061b0:	68b9      	ldr	r1, [r7, #8]
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f000 fd64 	bl	8006c80 <OSPI_ConfigCmd>
 80061b8:	4603      	mov	r3, r0
 80061ba:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80061bc:	7ffb      	ldrb	r3, [r7, #31]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d13c      	bne.n	800623c <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10e      	bne.n	80061e8 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	9300      	str	r3, [sp, #0]
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	2201      	movs	r2, #1
 80061d2:	2102      	movs	r1, #2
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 fd1b 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 80061da:	4603      	mov	r3, r0
 80061dc:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2202      	movs	r2, #2
 80061e4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 80061e6:	e029      	b.n	800623c <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d103      	bne.n	80061f8 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2204      	movs	r2, #4
 80061f4:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80061f6:	e021      	b.n	800623c <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d10b      	bne.n	8006218 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006204:	2b24      	cmp	r3, #36	@ 0x24
 8006206:	d103      	bne.n	8006210 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2204      	movs	r2, #4
 800620c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800620e:	e015      	b.n	800623c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2214      	movs	r2, #20
 8006214:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006216:	e011      	b.n	800623c <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800621c:	2b14      	cmp	r3, #20
 800621e:	d103      	bne.n	8006228 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2204      	movs	r2, #4
 8006224:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006226:	e009      	b.n	800623c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2224      	movs	r2, #36	@ 0x24
 800622c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800622e:	e005      	b.n	800623c <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2210      	movs	r2, #16
 8006238:	649a      	str	r2, [r3, #72]	@ 0x48
 800623a:	e000      	b.n	800623e <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 800623c:	bf00      	nop
  }

  /* Return function status */
  return status;
 800623e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006240:	4618      	mov	r0, r3
 8006242:	3720      	adds	r7, #32
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b08a      	sub	sp, #40	@ 0x28
 800624c:	af02      	add	r7, sp, #8
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006254:	f7fd fa76 	bl	8003744 <HAL_GetTick>
 8006258:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	3350      	adds	r3, #80	@ 0x50
 8006260:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d105      	bne.n	8006274 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2208      	movs	r2, #8
 8006270:	649a      	str	r2, [r3, #72]	@ 0x48
 8006272:	e057      	b.n	8006324 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006278:	2b04      	cmp	r3, #4
 800627a:	d14e      	bne.n	800631a <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006282:	1c5a      	adds	r2, r3, #1
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	68ba      	ldr	r2, [r7, #8]
 8006294:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80062a4:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	9300      	str	r3, [sp, #0]
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	2201      	movs	r2, #1
 80062ae:	2104      	movs	r1, #4
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 fcad 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 80062b6:	4603      	mov	r3, r0
 80062b8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80062ba:	7ffb      	ldrb	r3, [r7, #31]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d113      	bne.n	80062e8 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c4:	781a      	ldrb	r2, [r3, #0]
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062ce:	1c5a      	adds	r2, r3, #1
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d8:	1e5a      	subs	r2, r3, #1
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1df      	bne.n	80062a6 <HAL_OSPI_Transmit+0x5e>
 80062e6:	e000      	b.n	80062ea <HAL_OSPI_Transmit+0xa2>
          break;
 80062e8:	bf00      	nop

      if (status == HAL_OK)
 80062ea:	7ffb      	ldrb	r3, [r7, #31]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d119      	bne.n	8006324 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	9300      	str	r3, [sp, #0]
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	2201      	movs	r2, #1
 80062f8:	2102      	movs	r1, #2
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f000 fc88 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 8006300:	4603      	mov	r3, r0
 8006302:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8006304:	7ffb      	ldrb	r3, [r7, #31]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10c      	bne.n	8006324 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2202      	movs	r2, #2
 8006310:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2202      	movs	r2, #2
 8006316:	645a      	str	r2, [r3, #68]	@ 0x44
 8006318:	e004      	b.n	8006324 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2210      	movs	r2, #16
 8006322:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8006324:	7ffb      	ldrb	r3, [r7, #31]
}
 8006326:	4618      	mov	r0, r3
 8006328:	3720      	adds	r7, #32
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800632e:	b580      	push	{r7, lr}
 8006330:	b08c      	sub	sp, #48	@ 0x30
 8006332:	af02      	add	r7, sp, #8
 8006334:	60f8      	str	r0, [r7, #12]
 8006336:	60b9      	str	r1, [r7, #8]
 8006338:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800633a:	f7fd fa03 	bl	8003744 <HAL_GetTick>
 800633e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	3350      	adds	r3, #80	@ 0x50
 8006346:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800634e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006358:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d106      	bne.n	800636e <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2208      	movs	r2, #8
 800636a:	649a      	str	r2, [r3, #72]	@ 0x48
 800636c:	e07c      	b.n	8006468 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006372:	2b04      	cmp	r3, #4
 8006374:	d172      	bne.n	800645c <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	68ba      	ldr	r2, [r7, #8]
 800638e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80063a2:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80063ac:	d104      	bne.n	80063b8 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	649a      	str	r2, [r3, #72]	@ 0x48
 80063b6:	e011      	b.n	80063dc <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80063c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d004      	beq.n	80063d2 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	69ba      	ldr	r2, [r7, #24]
 80063ce:	649a      	str	r2, [r3, #72]	@ 0x48
 80063d0:	e004      	b.n	80063dc <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	9300      	str	r3, [sp, #0]
 80063e0:	6a3b      	ldr	r3, [r7, #32]
 80063e2:	2201      	movs	r2, #1
 80063e4:	2106      	movs	r1, #6
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 fc12 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 80063ec:	4603      	mov	r3, r0
 80063ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 80063f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d114      	bne.n	8006424 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063fe:	69fa      	ldr	r2, [r7, #28]
 8006400:	7812      	ldrb	r2, [r2, #0]
 8006402:	b2d2      	uxtb	r2, r2
 8006404:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800640a:	1c5a      	adds	r2, r3, #1
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006414:	1e5a      	subs	r2, r3, #1
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1dc      	bne.n	80063dc <HAL_OSPI_Receive+0xae>
 8006422:	e000      	b.n	8006426 <HAL_OSPI_Receive+0xf8>
          break;
 8006424:	bf00      	nop

      if (status == HAL_OK)
 8006426:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800642a:	2b00      	cmp	r3, #0
 800642c:	d11c      	bne.n	8006468 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	6a3b      	ldr	r3, [r7, #32]
 8006434:	2201      	movs	r2, #1
 8006436:	2102      	movs	r1, #2
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f000 fbe9 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 800643e:	4603      	mov	r3, r0
 8006440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8006444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10d      	bne.n	8006468 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2202      	movs	r2, #2
 8006452:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2202      	movs	r2, #2
 8006458:	645a      	str	r2, [r3, #68]	@ 0x44
 800645a:	e005      	b.n	8006468 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2210      	movs	r2, #16
 8006466:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8006468:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800646c:	4618      	mov	r0, r3
 800646e:	3728      	adds	r7, #40	@ 0x28
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08a      	sub	sp, #40	@ 0x28
 8006478:	af02      	add	r7, sp, #8
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006480:	f7fd f960 	bl	8003744 <HAL_GetTick>
 8006484:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800648c:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006496:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800649c:	2b04      	cmp	r3, #4
 800649e:	d164      	bne.n	800656a <HAL_OSPI_AutoPolling+0xf6>
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064a8:	d15f      	bne.n	800656a <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	2200      	movs	r2, #0
 80064b2:	2120      	movs	r1, #32
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f000 fbab 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 80064ba:	4603      	mov	r3, r0
 80064bc:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80064be:	7ffb      	ldrb	r3, [r7, #31]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d158      	bne.n	8006576 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68ba      	ldr	r2, [r7, #8]
 80064ca:	6812      	ldr	r2, [r2, #0]
 80064cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	6852      	ldr	r2, [r2, #4]
 80064d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68ba      	ldr	r2, [r7, #8]
 80064e2:	6912      	ldr	r2, [r2, #16]
 80064e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	6899      	ldr	r1, [r3, #8]
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	430b      	orrs	r3, r1
 80064fc:	431a      	orrs	r2, r3
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8006506:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006510:	d104      	bne.n	800651c <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	697a      	ldr	r2, [r7, #20]
 8006518:	649a      	str	r2, [r3, #72]	@ 0x48
 800651a:	e011      	b.n	8006540 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006524:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006528:	2b00      	cmp	r3, #0
 800652a:	d004      	beq.n	8006536 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	649a      	str	r2, [r3, #72]	@ 0x48
 8006534:	e004      	b.n	8006540 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	693a      	ldr	r2, [r7, #16]
 800653c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	2201      	movs	r2, #1
 8006548:	2108      	movs	r1, #8
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 fb60 	bl	8006c10 <OSPI_WaitFlagStateUntilTimeout>
 8006550:	4603      	mov	r3, r0
 8006552:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8006554:	7ffb      	ldrb	r3, [r7, #31]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10d      	bne.n	8006576 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2208      	movs	r2, #8
 8006560:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2202      	movs	r2, #2
 8006566:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8006568:	e005      	b.n	8006576 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2210      	movs	r2, #16
 8006572:	649a      	str	r2, [r3, #72]	@ 0x48
 8006574:	e000      	b.n	8006578 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8006576:	bf00      	nop
  }

  /* Return function status */
  return status;
 8006578:	7ffb      	ldrb	r3, [r7, #31]
}
 800657a:	4618      	mov	r0, r3
 800657c:	3720      	adds	r7, #32
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8006582:	b480      	push	{r7}
 8006584:	b083      	sub	sp, #12
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
 800658a:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	683a      	ldr	r2, [r7, #0]
 8006590:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b092      	sub	sp, #72	@ 0x48
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065ac:	2300      	movs	r3, #0
 80065ae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 80065b2:	2300      	movs	r3, #0
 80065b4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a08      	ldr	r2, [pc, #32]	@ (80065e0 <HAL_OSPIM_Config+0x40>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d105      	bne.n	80065ce <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 80065c2:	2300      	movs	r3, #0
 80065c4:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 80065c6:	2301      	movs	r3, #1
 80065c8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 80065cc:	e004      	b.n	80065d8 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 80065ce:	2301      	movs	r3, #1
 80065d0:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80065d8:	2300      	movs	r3, #0
 80065da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80065de:	e01f      	b.n	8006620 <HAL_OSPIM_Config+0x80>
 80065e0:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 80065e4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80065e8:	3301      	adds	r3, #1
 80065ea:	b2d8      	uxtb	r0, r3
 80065ec:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80065f0:	f107 0114 	add.w	r1, r7, #20
 80065f4:	4613      	mov	r3, r2
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	4413      	add	r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	440b      	add	r3, r1
 80065fe:	4619      	mov	r1, r3
 8006600:	f000 fca0 	bl	8006f44 <OSPIM_GetConfig>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d005      	beq.n	8006616 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2208      	movs	r2, #8
 8006614:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8006616:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800661a:	3301      	adds	r3, #1
 800661c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006620:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006624:	2b01      	cmp	r3, #1
 8006626:	d9dd      	bls.n	80065e4 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8006628:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800662c:	2b00      	cmp	r3, #0
 800662e:	f040 82e3 	bne.w	8006bf8 <HAL_OSPIM_Config+0x658>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8006632:	4bc5      	ldr	r3, [pc, #788]	@ (8006948 <HAL_OSPIM_Config+0x3a8>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00b      	beq.n	8006656 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800663e:	4bc2      	ldr	r3, [pc, #776]	@ (8006948 <HAL_OSPIM_Config+0x3a8>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4ac1      	ldr	r2, [pc, #772]	@ (8006948 <HAL_OSPIM_Config+0x3a8>)
 8006644:	f023 0301 	bic.w	r3, r3, #1
 8006648:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800664a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800664e:	f043 0301 	orr.w	r3, r3, #1
 8006652:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8006656:	4bbd      	ldr	r3, [pc, #756]	@ (800694c <HAL_OSPIM_Config+0x3ac>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0301 	and.w	r3, r3, #1
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00b      	beq.n	800667a <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8006662:	4bba      	ldr	r3, [pc, #744]	@ (800694c <HAL_OSPIM_Config+0x3ac>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4ab9      	ldr	r2, [pc, #740]	@ (800694c <HAL_OSPIM_Config+0x3ac>)
 8006668:	f023 0301 	bic.w	r3, r3, #1
 800666c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800666e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006672:	f043 0302 	orr.w	r3, r3, #2
 8006676:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800667a:	49b5      	ldr	r1, [pc, #724]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 800667c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800667e:	4613      	mov	r3, r2
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	4413      	add	r3, r2
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	3348      	adds	r3, #72	@ 0x48
 8006688:	443b      	add	r3, r7
 800668a:	3b2c      	subs	r3, #44	@ 0x2c
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	3b01      	subs	r3, #1
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	440b      	add	r3, r1
 8006694:	6859      	ldr	r1, [r3, #4]
 8006696:	48ae      	ldr	r0, [pc, #696]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 8006698:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800669a:	4613      	mov	r3, r2
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	4413      	add	r3, r2
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	3348      	adds	r3, #72	@ 0x48
 80066a4:	443b      	add	r3, r7
 80066a6:	3b2c      	subs	r3, #44	@ 0x2c
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	4403      	add	r3, r0
 80066b4:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 80066b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066b8:	4613      	mov	r3, r2
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	4413      	add	r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	3348      	adds	r3, #72	@ 0x48
 80066c2:	443b      	add	r3, r7
 80066c4:	3b34      	subs	r3, #52	@ 0x34
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 80a1 	beq.w	8006810 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80066ce:	49a0      	ldr	r1, [pc, #640]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 80066d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066d2:	4613      	mov	r3, r2
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	4413      	add	r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	3348      	adds	r3, #72	@ 0x48
 80066dc:	443b      	add	r3, r7
 80066de:	3b34      	subs	r3, #52	@ 0x34
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	3b01      	subs	r3, #1
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	440b      	add	r3, r1
 80066e8:	6859      	ldr	r1, [r3, #4]
 80066ea:	4899      	ldr	r0, [pc, #612]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 80066ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066ee:	4613      	mov	r3, r2
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	4413      	add	r3, r2
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	3348      	adds	r3, #72	@ 0x48
 80066f8:	443b      	add	r3, r7
 80066fa:	3b34      	subs	r3, #52	@ 0x34
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3b01      	subs	r3, #1
 8006700:	f021 0201 	bic.w	r2, r1, #1
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4403      	add	r3, r0
 8006708:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800670a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800670c:	4613      	mov	r3, r2
 800670e:	009b      	lsls	r3, r3, #2
 8006710:	4413      	add	r3, r2
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	3348      	adds	r3, #72	@ 0x48
 8006716:	443b      	add	r3, r7
 8006718:	3b30      	subs	r3, #48	@ 0x30
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d01d      	beq.n	800675c <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8006720:	498b      	ldr	r1, [pc, #556]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 8006722:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006724:	4613      	mov	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4413      	add	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	3348      	adds	r3, #72	@ 0x48
 800672e:	443b      	add	r3, r7
 8006730:	3b30      	subs	r3, #48	@ 0x30
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	3b01      	subs	r3, #1
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	440b      	add	r3, r1
 800673a:	6859      	ldr	r1, [r3, #4]
 800673c:	4884      	ldr	r0, [pc, #528]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 800673e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006740:	4613      	mov	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	3348      	adds	r3, #72	@ 0x48
 800674a:	443b      	add	r3, r7
 800674c:	3b30      	subs	r3, #48	@ 0x30
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3b01      	subs	r3, #1
 8006752:	f021 0210 	bic.w	r2, r1, #16
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	4403      	add	r3, r0
 800675a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800675c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800675e:	4613      	mov	r3, r2
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4413      	add	r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	3348      	adds	r3, #72	@ 0x48
 8006768:	443b      	add	r3, r7
 800676a:	3b28      	subs	r3, #40	@ 0x28
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d021      	beq.n	80067b6 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8006772:	4977      	ldr	r1, [pc, #476]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 8006774:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006776:	4613      	mov	r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	4413      	add	r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	3348      	adds	r3, #72	@ 0x48
 8006780:	443b      	add	r3, r7
 8006782:	3b28      	subs	r3, #40	@ 0x28
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	3b01      	subs	r3, #1
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	440b      	add	r3, r1
 8006790:	6859      	ldr	r1, [r3, #4]
 8006792:	486f      	ldr	r0, [pc, #444]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 8006794:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006796:	4613      	mov	r3, r2
 8006798:	009b      	lsls	r3, r3, #2
 800679a:	4413      	add	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	3348      	adds	r3, #72	@ 0x48
 80067a0:	443b      	add	r3, r7
 80067a2:	3b28      	subs	r3, #40	@ 0x28
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	3b01      	subs	r3, #1
 80067a8:	f003 0301 	and.w	r3, r3, #1
 80067ac:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	4403      	add	r3, r0
 80067b4:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80067b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067b8:	4613      	mov	r3, r2
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	4413      	add	r3, r2
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	3348      	adds	r3, #72	@ 0x48
 80067c2:	443b      	add	r3, r7
 80067c4:	3b24      	subs	r3, #36	@ 0x24
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d021      	beq.n	8006810 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80067cc:	4960      	ldr	r1, [pc, #384]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 80067ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067d0:	4613      	mov	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	3348      	adds	r3, #72	@ 0x48
 80067da:	443b      	add	r3, r7
 80067dc:	3b24      	subs	r3, #36	@ 0x24
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	3b01      	subs	r3, #1
 80067e2:	f003 0301 	and.w	r3, r3, #1
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	440b      	add	r3, r1
 80067ea:	6859      	ldr	r1, [r3, #4]
 80067ec:	4858      	ldr	r0, [pc, #352]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 80067ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067f0:	4613      	mov	r3, r2
 80067f2:	009b      	lsls	r3, r3, #2
 80067f4:	4413      	add	r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	3348      	adds	r3, #72	@ 0x48
 80067fa:	443b      	add	r3, r7
 80067fc:	3b24      	subs	r3, #36	@ 0x24
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3b01      	subs	r3, #1
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4403      	add	r3, r0
 800680e:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	6819      	ldr	r1, [r3, #0]
 8006814:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006818:	4613      	mov	r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	4413      	add	r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	3348      	adds	r3, #72	@ 0x48
 8006822:	443b      	add	r3, r7
 8006824:	3b34      	subs	r3, #52	@ 0x34
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4299      	cmp	r1, r3
 800682a:	d03c      	beq.n	80068a6 <HAL_OSPIM_Config+0x306>
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	6899      	ldr	r1, [r3, #8]
 8006830:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006834:	4613      	mov	r3, r2
 8006836:	009b      	lsls	r3, r3, #2
 8006838:	4413      	add	r3, r2
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	3348      	adds	r3, #72	@ 0x48
 800683e:	443b      	add	r3, r7
 8006840:	3b2c      	subs	r3, #44	@ 0x2c
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4299      	cmp	r1, r3
 8006846:	d02e      	beq.n	80068a6 <HAL_OSPIM_Config+0x306>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	6859      	ldr	r1, [r3, #4]
 800684c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006850:	4613      	mov	r3, r2
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	4413      	add	r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	3348      	adds	r3, #72	@ 0x48
 800685a:	443b      	add	r3, r7
 800685c:	3b30      	subs	r3, #48	@ 0x30
 800685e:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8006860:	4299      	cmp	r1, r3
 8006862:	d103      	bne.n	800686c <HAL_OSPIM_Config+0x2cc>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d11c      	bne.n	80068a6 <HAL_OSPIM_Config+0x306>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	68d9      	ldr	r1, [r3, #12]
 8006870:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006874:	4613      	mov	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	4413      	add	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	3348      	adds	r3, #72	@ 0x48
 800687e:	443b      	add	r3, r7
 8006880:	3b28      	subs	r3, #40	@ 0x28
 8006882:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8006884:	4299      	cmp	r1, r3
 8006886:	d00e      	beq.n	80068a6 <HAL_OSPIM_Config+0x306>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	6919      	ldr	r1, [r3, #16]
 800688c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006890:	4613      	mov	r3, r2
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	4413      	add	r3, r2
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	3348      	adds	r3, #72	@ 0x48
 800689a:	443b      	add	r3, r7
 800689c:	3b24      	subs	r3, #36	@ 0x24
 800689e:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80068a0:	4299      	cmp	r1, r3
 80068a2:	f040 80d4 	bne.w	8006a4e <HAL_OSPIM_Config+0x4ae>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80068a6:	492a      	ldr	r1, [pc, #168]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 80068a8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80068ac:	4613      	mov	r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	3348      	adds	r3, #72	@ 0x48
 80068b6:	443b      	add	r3, r7
 80068b8:	3b34      	subs	r3, #52	@ 0x34
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	3b01      	subs	r3, #1
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	440b      	add	r3, r1
 80068c2:	6859      	ldr	r1, [r3, #4]
 80068c4:	4822      	ldr	r0, [pc, #136]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 80068c6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80068ca:	4613      	mov	r3, r2
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	4413      	add	r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	3348      	adds	r3, #72	@ 0x48
 80068d4:	443b      	add	r3, r7
 80068d6:	3b34      	subs	r3, #52	@ 0x34
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	3b01      	subs	r3, #1
 80068dc:	f021 0201 	bic.w	r2, r1, #1
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	4403      	add	r3, r0
 80068e4:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80068e6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80068ea:	4613      	mov	r3, r2
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4413      	add	r3, r2
 80068f0:	009b      	lsls	r3, r3, #2
 80068f2:	3348      	adds	r3, #72	@ 0x48
 80068f4:	443b      	add	r3, r7
 80068f6:	3b30      	subs	r3, #48	@ 0x30
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d01f      	beq.n	800693e <HAL_OSPIM_Config+0x39e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80068fe:	4914      	ldr	r1, [pc, #80]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 8006900:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006904:	4613      	mov	r3, r2
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	4413      	add	r3, r2
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	3348      	adds	r3, #72	@ 0x48
 800690e:	443b      	add	r3, r7
 8006910:	3b30      	subs	r3, #48	@ 0x30
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	3b01      	subs	r3, #1
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	440b      	add	r3, r1
 800691a:	6859      	ldr	r1, [r3, #4]
 800691c:	480c      	ldr	r0, [pc, #48]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 800691e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006922:	4613      	mov	r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	4413      	add	r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	3348      	adds	r3, #72	@ 0x48
 800692c:	443b      	add	r3, r7
 800692e:	3b30      	subs	r3, #48	@ 0x30
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3b01      	subs	r3, #1
 8006934:	f021 0210 	bic.w	r2, r1, #16
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	4403      	add	r3, r0
 800693c:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800693e:	4904      	ldr	r1, [pc, #16]	@ (8006950 <HAL_OSPIM_Config+0x3b0>)
 8006940:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006944:	e006      	b.n	8006954 <HAL_OSPIM_Config+0x3b4>
 8006946:	bf00      	nop
 8006948:	a0001000 	.word	0xa0001000
 800694c:	a0001400 	.word	0xa0001400
 8006950:	50061c00 	.word	0x50061c00
 8006954:	4613      	mov	r3, r2
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4413      	add	r3, r2
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	3348      	adds	r3, #72	@ 0x48
 800695e:	443b      	add	r3, r7
 8006960:	3b2c      	subs	r3, #44	@ 0x2c
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3b01      	subs	r3, #1
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	440b      	add	r3, r1
 800696a:	6859      	ldr	r1, [r3, #4]
 800696c:	48a5      	ldr	r0, [pc, #660]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 800696e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006972:	4613      	mov	r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4413      	add	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	3348      	adds	r3, #72	@ 0x48
 800697c:	443b      	add	r3, r7
 800697e:	3b2c      	subs	r3, #44	@ 0x2c
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	3b01      	subs	r3, #1
 8006984:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	4403      	add	r3, r0
 800698c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800698e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006992:	4613      	mov	r3, r2
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4413      	add	r3, r2
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	3348      	adds	r3, #72	@ 0x48
 800699c:	443b      	add	r3, r7
 800699e:	3b28      	subs	r3, #40	@ 0x28
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d023      	beq.n	80069ee <HAL_OSPIM_Config+0x44e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80069a6:	4997      	ldr	r1, [pc, #604]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 80069a8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80069ac:	4613      	mov	r3, r2
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	4413      	add	r3, r2
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	3348      	adds	r3, #72	@ 0x48
 80069b6:	443b      	add	r3, r7
 80069b8:	3b28      	subs	r3, #40	@ 0x28
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	3b01      	subs	r3, #1
 80069be:	f003 0301 	and.w	r3, r3, #1
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	440b      	add	r3, r1
 80069c6:	6859      	ldr	r1, [r3, #4]
 80069c8:	488e      	ldr	r0, [pc, #568]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 80069ca:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80069ce:	4613      	mov	r3, r2
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	4413      	add	r3, r2
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	3348      	adds	r3, #72	@ 0x48
 80069d8:	443b      	add	r3, r7
 80069da:	3b28      	subs	r3, #40	@ 0x28
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	3b01      	subs	r3, #1
 80069e0:	f003 0301 	and.w	r3, r3, #1
 80069e4:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	4403      	add	r3, r0
 80069ec:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80069ee:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80069f2:	4613      	mov	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4413      	add	r3, r2
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	3348      	adds	r3, #72	@ 0x48
 80069fc:	443b      	add	r3, r7
 80069fe:	3b24      	subs	r3, #36	@ 0x24
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d023      	beq.n	8006a4e <HAL_OSPIM_Config+0x4ae>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006a06:	497f      	ldr	r1, [pc, #508]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006a08:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006a0c:	4613      	mov	r3, r2
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4413      	add	r3, r2
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	3348      	adds	r3, #72	@ 0x48
 8006a16:	443b      	add	r3, r7
 8006a18:	3b24      	subs	r3, #36	@ 0x24
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3b01      	subs	r3, #1
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	440b      	add	r3, r1
 8006a26:	6859      	ldr	r1, [r3, #4]
 8006a28:	4876      	ldr	r0, [pc, #472]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006a2a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006a2e:	4613      	mov	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	3348      	adds	r3, #72	@ 0x48
 8006a38:	443b      	add	r3, r7
 8006a3a:	3b24      	subs	r3, #36	@ 0x24
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	4403      	add	r3, r0
 8006a4c:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8006a4e:	4a6d      	ldr	r2, [pc, #436]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	3b01      	subs	r3, #1
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	4413      	add	r3, r2
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a62:	025b      	lsls	r3, r3, #9
 8006a64:	431a      	orrs	r2, r3
 8006a66:	4967      	ldr	r1, [pc, #412]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	440b      	add	r3, r1
 8006a76:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8006a78:	4a62      	ldr	r2, [pc, #392]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	4413      	add	r3, r2
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	f023 0203 	bic.w	r2, r3, #3
 8006a8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a8c:	005b      	lsls	r3, r3, #1
 8006a8e:	431a      	orrs	r2, r3
 8006a90:	495c      	ldr	r1, [pc, #368]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	3b01      	subs	r3, #1
 8006a98:	f042 0201 	orr.w	r2, r2, #1
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	440b      	add	r3, r1
 8006aa0:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d014      	beq.n	8006ad4 <HAL_OSPIM_Config+0x534>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8006aaa:	4a56      	ldr	r2, [pc, #344]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	4413      	add	r3, r2
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006abe:	015b      	lsls	r3, r3, #5
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	4950      	ldr	r1, [pc, #320]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	3b01      	subs	r3, #1
 8006aca:	f042 0210 	orr.w	r2, r2, #16
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	440b      	add	r3, r1
 8006ad2:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d019      	beq.n	8006b14 <HAL_OSPIM_Config+0x574>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006ae0:	4a48      	ldr	r2, [pc, #288]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	68db      	ldr	r3, [r3, #12]
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	f003 0301 	and.w	r3, r3, #1
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	4413      	add	r3, r2
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006af8:	049b      	lsls	r3, r3, #18
 8006afa:	431a      	orrs	r2, r3
 8006afc:	4941      	ldr	r1, [pc, #260]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	68db      	ldr	r3, [r3, #12]
 8006b02:	3b01      	subs	r3, #1
 8006b04:	f003 0301 	and.w	r3, r3, #1
 8006b08:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	440b      	add	r3, r1
 8006b10:	605a      	str	r2, [r3, #4]
 8006b12:	e01c      	b.n	8006b4e <HAL_OSPIM_Config+0x5ae>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d018      	beq.n	8006b4e <HAL_OSPIM_Config+0x5ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006b1c:	4a39      	ldr	r2, [pc, #228]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	68db      	ldr	r3, [r3, #12]
 8006b22:	3b01      	subs	r3, #1
 8006b24:	f003 0301 	and.w	r3, r3, #1
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4413      	add	r3, r2
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8006b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b34:	069b      	lsls	r3, r3, #26
 8006b36:	431a      	orrs	r2, r3
 8006b38:	4932      	ldr	r1, [pc, #200]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	440b      	add	r3, r1
 8006b4c:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d019      	beq.n	8006b8e <HAL_OSPIM_Config+0x5ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006b5a:	4a2a      	ldr	r2, [pc, #168]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	691b      	ldr	r3, [r3, #16]
 8006b60:	3b01      	subs	r3, #1
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	4413      	add	r3, r2
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8006b70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b72:	049b      	lsls	r3, r3, #18
 8006b74:	431a      	orrs	r2, r3
 8006b76:	4923      	ldr	r1, [pc, #140]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	440b      	add	r3, r1
 8006b8a:	605a      	str	r2, [r3, #4]
 8006b8c:	e01c      	b.n	8006bc8 <HAL_OSPIM_Config+0x628>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d018      	beq.n	8006bc8 <HAL_OSPIM_Config+0x628>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006b96:	4a1b      	ldr	r2, [pc, #108]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	3b01      	subs	r3, #1
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	4413      	add	r3, r2
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8006bac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bae:	069b      	lsls	r3, r3, #26
 8006bb0:	431a      	orrs	r2, r3
 8006bb2:	4914      	ldr	r1, [pc, #80]	@ (8006c04 <HAL_OSPIM_Config+0x664>)
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	440b      	add	r3, r1
 8006bc6:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8006bc8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006bcc:	f003 0301 	and.w	r3, r3, #1
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d005      	beq.n	8006be0 <HAL_OSPIM_Config+0x640>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8006bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006c08 <HAL_OSPIM_Config+0x668>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8006c08 <HAL_OSPIM_Config+0x668>)
 8006bda:	f043 0301 	orr.w	r3, r3, #1
 8006bde:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8006be0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006be4:	f003 0302 	and.w	r3, r3, #2
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d005      	beq.n	8006bf8 <HAL_OSPIM_Config+0x658>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8006bec:	4b07      	ldr	r3, [pc, #28]	@ (8006c0c <HAL_OSPIM_Config+0x66c>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a06      	ldr	r2, [pc, #24]	@ (8006c0c <HAL_OSPIM_Config+0x66c>)
 8006bf2:	f043 0301 	orr.w	r3, r3, #1
 8006bf6:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8006bf8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3748      	adds	r7, #72	@ 0x48
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	50061c00 	.word	0x50061c00
 8006c08:	a0001000 	.word	0xa0001000
 8006c0c:	a0001400 	.word	0xa0001400

08006c10 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	603b      	str	r3, [r7, #0]
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8006c20:	e01a      	b.n	8006c58 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c28:	d016      	beq.n	8006c58 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c2a:	f7fc fd8b 	bl	8003744 <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	69ba      	ldr	r2, [r7, #24]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d302      	bcc.n	8006c40 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10b      	bne.n	8006c58 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c46:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c4c:	f043 0201 	orr.w	r2, r3, #1
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e00e      	b.n	8006c76 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6a1a      	ldr	r2, [r3, #32]
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	4013      	ands	r3, r2
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	bf14      	ite	ne
 8006c66:	2301      	movne	r3, #1
 8006c68:	2300      	moveq	r3, #0
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	79fb      	ldrb	r3, [r7, #7]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d1d6      	bne.n	8006c22 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3710      	adds	r7, #16
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
	...

08006c80 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b089      	sub	sp, #36	@ 0x24
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006c9c:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d10a      	bne.n	8006cbc <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	685a      	ldr	r2, [r3, #4]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d114      	bne.n	8006cee <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006ccc:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8006cd6:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8006ce0:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8006cea:	60fb      	str	r3, [r7, #12]
 8006cec:	e013      	b.n	8006d16 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006cf6:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8006d00:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8006d0a:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8006d14:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d1e:	431a      	orrs	r2, r3
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d012      	beq.n	8006d52 <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d44:	4319      	orrs	r1, r3
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4a:	430b      	orrs	r3, r1
 8006d4c:	431a      	orrs	r2, r3
 8006d4e:	69bb      	ldr	r3, [r7, #24]
 8006d50:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f023 021f 	bic.w	r2, r3, #31
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d5e:	431a      	orrs	r2, r3
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d009      	beq.n	8006d80 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d105      	bne.n	8006d80 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	3a01      	subs	r2, #1
 8006d7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f000 8099 	beq.w	8006ebc <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	69db      	ldr	r3, [r3, #28]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d055      	beq.n	8006e3e <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d01e      	beq.n	8006dd8 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8006d9a:	69bb      	ldr	r3, [r7, #24]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	4b68      	ldr	r3, [pc, #416]	@ (8006f40 <OSPI_ConfigCmd+0x2c0>)
 8006da0:	4013      	ands	r3, r2
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	68d1      	ldr	r1, [r2, #12]
 8006da6:	683a      	ldr	r2, [r7, #0]
 8006da8:	6952      	ldr	r2, [r2, #20]
 8006daa:	4311      	orrs	r1, r2
 8006dac:	683a      	ldr	r2, [r7, #0]
 8006dae:	6912      	ldr	r2, [r2, #16]
 8006db0:	4311      	orrs	r1, r2
 8006db2:	683a      	ldr	r2, [r7, #0]
 8006db4:	69d2      	ldr	r2, [r2, #28]
 8006db6:	4311      	orrs	r1, r2
 8006db8:	683a      	ldr	r2, [r7, #0]
 8006dba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006dbc:	4311      	orrs	r1, r2
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	6a12      	ldr	r2, [r2, #32]
 8006dc2:	4311      	orrs	r1, r2
 8006dc4:	683a      	ldr	r2, [r7, #0]
 8006dc6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006dc8:	4311      	orrs	r1, r2
 8006dca:	683a      	ldr	r2, [r7, #0]
 8006dcc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	431a      	orrs	r2, r3
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	e028      	b.n	8006e2a <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006de0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006de4:	683a      	ldr	r2, [r7, #0]
 8006de6:	68d1      	ldr	r1, [r2, #12]
 8006de8:	683a      	ldr	r2, [r7, #0]
 8006dea:	6952      	ldr	r2, [r2, #20]
 8006dec:	4311      	orrs	r1, r2
 8006dee:	683a      	ldr	r2, [r7, #0]
 8006df0:	6912      	ldr	r2, [r2, #16]
 8006df2:	4311      	orrs	r1, r2
 8006df4:	683a      	ldr	r2, [r7, #0]
 8006df6:	69d2      	ldr	r2, [r2, #28]
 8006df8:	4311      	orrs	r1, r2
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006dfe:	4311      	orrs	r1, r2
 8006e00:	683a      	ldr	r2, [r7, #0]
 8006e02:	6a12      	ldr	r2, [r2, #32]
 8006e04:	430a      	orrs	r2, r1
 8006e06:	431a      	orrs	r2, r3
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e14:	d109      	bne.n	8006e2a <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006e1a:	2b08      	cmp	r3, #8
 8006e1c:	d105      	bne.n	8006e2a <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	689a      	ldr	r2, [r3, #8]
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	6992      	ldr	r2, [r2, #24]
 8006e3a:	649a      	str	r2, [r3, #72]	@ 0x48
 8006e3c:	e078      	b.n	8006f30 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d017      	beq.n	8006e76 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8006e46:	69bb      	ldr	r3, [r7, #24]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8006e4e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	68d1      	ldr	r1, [r2, #12]
 8006e56:	683a      	ldr	r2, [r7, #0]
 8006e58:	6952      	ldr	r2, [r2, #20]
 8006e5a:	4311      	orrs	r1, r2
 8006e5c:	683a      	ldr	r2, [r7, #0]
 8006e5e:	6912      	ldr	r2, [r2, #16]
 8006e60:	4311      	orrs	r1, r2
 8006e62:	683a      	ldr	r2, [r7, #0]
 8006e64:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006e66:	4311      	orrs	r1, r2
 8006e68:	683a      	ldr	r2, [r7, #0]
 8006e6a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006e6c:	430a      	orrs	r2, r1
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	601a      	str	r2, [r3, #0]
 8006e74:	e01d      	b.n	8006eb2 <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	68d9      	ldr	r1, [r3, #12]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	4319      	orrs	r1, r3
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	430b      	orrs	r3, r1
 8006e8e:	431a      	orrs	r2, r3
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e9c:	d109      	bne.n	8006eb2 <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8006ea2:	2b08      	cmp	r3, #8
 8006ea4:	d105      	bne.n	8006eb2 <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	689a      	ldr	r2, [r3, #8]
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	e039      	b.n	8006f30 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	69db      	ldr	r3, [r3, #28]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d030      	beq.n	8006f26 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d017      	beq.n	8006efc <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8006ed4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006ed8:	683a      	ldr	r2, [r7, #0]
 8006eda:	69d1      	ldr	r1, [r2, #28]
 8006edc:	683a      	ldr	r2, [r7, #0]
 8006ede:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ee0:	4311      	orrs	r1, r2
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	6a12      	ldr	r2, [r2, #32]
 8006ee6:	4311      	orrs	r1, r2
 8006ee8:	683a      	ldr	r2, [r7, #0]
 8006eea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006eec:	4311      	orrs	r1, r2
 8006eee:	683a      	ldr	r2, [r7, #0]
 8006ef0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006ef2:	430a      	orrs	r2, r1
 8006ef4:	431a      	orrs	r2, r3
 8006ef6:	69bb      	ldr	r3, [r7, #24]
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	e00e      	b.n	8006f1a <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	69d9      	ldr	r1, [r3, #28]
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0c:	4319      	orrs	r1, r3
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	430b      	orrs	r3, r1
 8006f14:	431a      	orrs	r2, r3
 8006f16:	69bb      	ldr	r3, [r7, #24]
 8006f18:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	6992      	ldr	r2, [r2, #24]
 8006f22:	649a      	str	r2, [r3, #72]	@ 0x48
 8006f24:	e004      	b.n	8006f30 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2208      	movs	r2, #8
 8006f2e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8006f30:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3724      	adds	r7, #36	@ 0x24
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	f0ffc0c0 	.word	0xf0ffc0c0

08006f44 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b087      	sub	sp, #28
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	6039      	str	r1, [r7, #0]
 8006f4e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8006f50:	2300      	movs	r3, #0
 8006f52:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8006f54:	2300      	movs	r3, #0
 8006f56:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8006f58:	79fb      	ldrb	r3, [r7, #7]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d005      	beq.n	8006f6a <OSPIM_GetConfig+0x26>
 8006f5e:	79fb      	ldrb	r3, [r7, #7]
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d802      	bhi.n	8006f6a <OSPIM_GetConfig+0x26>
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d102      	bne.n	8006f70 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	75fb      	strb	r3, [r7, #23]
 8006f6e:	e08e      	b.n	800708e <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	2200      	movs	r2, #0
 8006f74:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	2200      	movs	r2, #0
 8006f86:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8006f8e:	79fb      	ldrb	r3, [r7, #7]
 8006f90:	2b02      	cmp	r3, #2
 8006f92:	d101      	bne.n	8006f98 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8006f94:	4b41      	ldr	r3, [pc, #260]	@ (800709c <OSPIM_GetConfig+0x158>)
 8006f96:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8006f98:	2300      	movs	r3, #0
 8006f9a:	60fb      	str	r3, [r7, #12]
 8006f9c:	e074      	b.n	8007088 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8006f9e:	4a40      	ldr	r2, [pc, #256]	@ (80070a0 <OSPIM_GetConfig+0x15c>)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00a      	beq.n	8006fca <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8006fb4:	68ba      	ldr	r2, [r7, #8]
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	4053      	eors	r3, r2
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d103      	bne.n	8006fca <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	1c5a      	adds	r2, r3, #1
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	f003 0310 	and.w	r3, r3, #16
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00a      	beq.n	8006fea <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	4053      	eors	r3, r2
 8006fda:	f003 0320 	and.w	r3, r3, #32
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d103      	bne.n	8006fea <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	1c5a      	adds	r2, r3, #1
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d00a      	beq.n	800700a <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8006ff4:	68ba      	ldr	r2, [r7, #8]
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	4053      	eors	r3, r2
 8006ffa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d103      	bne.n	800700a <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	1c5a      	adds	r2, r3, #1
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d018      	beq.n	8007046 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8007014:	68ba      	ldr	r2, [r7, #8]
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	4053      	eors	r3, r2
 800701a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d111      	bne.n	8007046 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007028:	2b00      	cmp	r3, #0
 800702a:	d106      	bne.n	800703a <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	3301      	adds	r3, #1
 8007030:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	60da      	str	r2, [r3, #12]
 8007038:	e005      	b.n	8007046 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	3301      	adds	r3, #1
 800703e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800704c:	2b00      	cmp	r3, #0
 800704e:	d018      	beq.n	8007082 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	4053      	eors	r3, r2
 8007056:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d111      	bne.n	8007082 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007064:	2b00      	cmp	r3, #0
 8007066:	d106      	bne.n	8007076 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	3301      	adds	r3, #1
 800706c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	611a      	str	r2, [r3, #16]
 8007074:	e005      	b.n	8007082 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	3301      	adds	r3, #1
 800707a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	3301      	adds	r3, #1
 8007086:	60fb      	str	r3, [r7, #12]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2b01      	cmp	r3, #1
 800708c:	d987      	bls.n	8006f9e <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 800708e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007090:	4618      	mov	r0, r3
 8007092:	371c      	adds	r7, #28
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	04040222 	.word	0x04040222
 80070a0:	50061c00 	.word	0x50061c00

080070a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80070a4:	b480      	push	{r7}
 80070a6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80070a8:	4b0d      	ldr	r3, [pc, #52]	@ (80070e0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80070b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070b4:	d102      	bne.n	80070bc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80070b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070ba:	e00b      	b.n	80070d4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80070bc:	4b08      	ldr	r3, [pc, #32]	@ (80070e0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80070be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ca:	d102      	bne.n	80070d2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80070cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80070d0:	e000      	b.n	80070d4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80070d2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	40007000 	.word	0x40007000

080070e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d141      	bne.n	8007176 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80070f2:	4b4b      	ldr	r3, [pc, #300]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80070fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070fe:	d131      	bne.n	8007164 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007100:	4b47      	ldr	r3, [pc, #284]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007102:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007106:	4a46      	ldr	r2, [pc, #280]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007108:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800710c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007110:	4b43      	ldr	r3, [pc, #268]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007118:	4a41      	ldr	r2, [pc, #260]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800711a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800711e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8007120:	4b40      	ldr	r3, [pc, #256]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	2232      	movs	r2, #50	@ 0x32
 8007126:	fb02 f303 	mul.w	r3, r2, r3
 800712a:	4a3f      	ldr	r2, [pc, #252]	@ (8007228 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800712c:	fba2 2303 	umull	r2, r3, r2, r3
 8007130:	0c9b      	lsrs	r3, r3, #18
 8007132:	3301      	adds	r3, #1
 8007134:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007136:	e002      	b.n	800713e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	3b01      	subs	r3, #1
 800713c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800713e:	4b38      	ldr	r3, [pc, #224]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007140:	695b      	ldr	r3, [r3, #20]
 8007142:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800714a:	d102      	bne.n	8007152 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d1f2      	bne.n	8007138 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007152:	4b33      	ldr	r3, [pc, #204]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800715a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800715e:	d158      	bne.n	8007212 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e057      	b.n	8007214 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007164:	4b2e      	ldr	r3, [pc, #184]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007166:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800716a:	4a2d      	ldr	r2, [pc, #180]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800716c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007170:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007174:	e04d      	b.n	8007212 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800717c:	d141      	bne.n	8007202 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800717e:	4b28      	ldr	r3, [pc, #160]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007186:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800718a:	d131      	bne.n	80071f0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800718c:	4b24      	ldr	r3, [pc, #144]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800718e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007192:	4a23      	ldr	r2, [pc, #140]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007198:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800719c:	4b20      	ldr	r3, [pc, #128]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80071a4:	4a1e      	ldr	r2, [pc, #120]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80071aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80071ac:	4b1d      	ldr	r3, [pc, #116]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2232      	movs	r2, #50	@ 0x32
 80071b2:	fb02 f303 	mul.w	r3, r2, r3
 80071b6:	4a1c      	ldr	r2, [pc, #112]	@ (8007228 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80071b8:	fba2 2303 	umull	r2, r3, r2, r3
 80071bc:	0c9b      	lsrs	r3, r3, #18
 80071be:	3301      	adds	r3, #1
 80071c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071c2:	e002      	b.n	80071ca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	3b01      	subs	r3, #1
 80071c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071ca:	4b15      	ldr	r3, [pc, #84]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071d6:	d102      	bne.n	80071de <HAL_PWREx_ControlVoltageScaling+0xfa>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1f2      	bne.n	80071c4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80071de:	4b10      	ldr	r3, [pc, #64]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071ea:	d112      	bne.n	8007212 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80071ec:	2303      	movs	r3, #3
 80071ee:	e011      	b.n	8007214 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071f6:	4a0a      	ldr	r2, [pc, #40]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007200:	e007      	b.n	8007212 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007202:	4b07      	ldr	r3, [pc, #28]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800720a:	4a05      	ldr	r2, [pc, #20]	@ (8007220 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800720c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007210:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3714      	adds	r7, #20
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr
 8007220:	40007000 	.word	0x40007000
 8007224:	20000004 	.word	0x20000004
 8007228:	431bde83 	.word	0x431bde83

0800722c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b088      	sub	sp, #32
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d102      	bne.n	8007240 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	f000 bc08 	b.w	8007a50 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007240:	4b96      	ldr	r3, [pc, #600]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	f003 030c 	and.w	r3, r3, #12
 8007248:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800724a:	4b94      	ldr	r3, [pc, #592]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	f003 0303 	and.w	r3, r3, #3
 8007252:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0310 	and.w	r3, r3, #16
 800725c:	2b00      	cmp	r3, #0
 800725e:	f000 80e4 	beq.w	800742a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d007      	beq.n	8007278 <HAL_RCC_OscConfig+0x4c>
 8007268:	69bb      	ldr	r3, [r7, #24]
 800726a:	2b0c      	cmp	r3, #12
 800726c:	f040 808b 	bne.w	8007386 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	2b01      	cmp	r3, #1
 8007274:	f040 8087 	bne.w	8007386 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007278:	4b88      	ldr	r3, [pc, #544]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 0302 	and.w	r3, r3, #2
 8007280:	2b00      	cmp	r3, #0
 8007282:	d005      	beq.n	8007290 <HAL_RCC_OscConfig+0x64>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	699b      	ldr	r3, [r3, #24]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d101      	bne.n	8007290 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e3df      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6a1a      	ldr	r2, [r3, #32]
 8007294:	4b81      	ldr	r3, [pc, #516]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 0308 	and.w	r3, r3, #8
 800729c:	2b00      	cmp	r3, #0
 800729e:	d004      	beq.n	80072aa <HAL_RCC_OscConfig+0x7e>
 80072a0:	4b7e      	ldr	r3, [pc, #504]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072a8:	e005      	b.n	80072b6 <HAL_RCC_OscConfig+0x8a>
 80072aa:	4b7c      	ldr	r3, [pc, #496]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80072ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072b0:	091b      	lsrs	r3, r3, #4
 80072b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d223      	bcs.n	8007302 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a1b      	ldr	r3, [r3, #32]
 80072be:	4618      	mov	r0, r3
 80072c0:	f000 fdfe 	bl	8007ec0 <RCC_SetFlashLatencyFromMSIRange>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d001      	beq.n	80072ce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e3c0      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80072ce:	4b73      	ldr	r3, [pc, #460]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a72      	ldr	r2, [pc, #456]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80072d4:	f043 0308 	orr.w	r3, r3, #8
 80072d8:	6013      	str	r3, [r2, #0]
 80072da:	4b70      	ldr	r3, [pc, #448]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a1b      	ldr	r3, [r3, #32]
 80072e6:	496d      	ldr	r1, [pc, #436]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80072e8:	4313      	orrs	r3, r2
 80072ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80072ec:	4b6b      	ldr	r3, [pc, #428]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	69db      	ldr	r3, [r3, #28]
 80072f8:	021b      	lsls	r3, r3, #8
 80072fa:	4968      	ldr	r1, [pc, #416]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80072fc:	4313      	orrs	r3, r2
 80072fe:	604b      	str	r3, [r1, #4]
 8007300:	e025      	b.n	800734e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007302:	4b66      	ldr	r3, [pc, #408]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a65      	ldr	r2, [pc, #404]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007308:	f043 0308 	orr.w	r3, r3, #8
 800730c:	6013      	str	r3, [r2, #0]
 800730e:	4b63      	ldr	r3, [pc, #396]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	4960      	ldr	r1, [pc, #384]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 800731c:	4313      	orrs	r3, r2
 800731e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007320:	4b5e      	ldr	r3, [pc, #376]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	69db      	ldr	r3, [r3, #28]
 800732c:	021b      	lsls	r3, r3, #8
 800732e:	495b      	ldr	r1, [pc, #364]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007330:	4313      	orrs	r3, r2
 8007332:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d109      	bne.n	800734e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a1b      	ldr	r3, [r3, #32]
 800733e:	4618      	mov	r0, r3
 8007340:	f000 fdbe 	bl	8007ec0 <RCC_SetFlashLatencyFromMSIRange>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e380      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800734e:	f000 fcc1 	bl	8007cd4 <HAL_RCC_GetSysClockFreq>
 8007352:	4602      	mov	r2, r0
 8007354:	4b51      	ldr	r3, [pc, #324]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	091b      	lsrs	r3, r3, #4
 800735a:	f003 030f 	and.w	r3, r3, #15
 800735e:	4950      	ldr	r1, [pc, #320]	@ (80074a0 <HAL_RCC_OscConfig+0x274>)
 8007360:	5ccb      	ldrb	r3, [r1, r3]
 8007362:	f003 031f 	and.w	r3, r3, #31
 8007366:	fa22 f303 	lsr.w	r3, r2, r3
 800736a:	4a4e      	ldr	r2, [pc, #312]	@ (80074a4 <HAL_RCC_OscConfig+0x278>)
 800736c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800736e:	4b4e      	ldr	r3, [pc, #312]	@ (80074a8 <HAL_RCC_OscConfig+0x27c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4618      	mov	r0, r3
 8007374:	f7fb fdb6 	bl	8002ee4 <HAL_InitTick>
 8007378:	4603      	mov	r3, r0
 800737a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800737c:	7bfb      	ldrb	r3, [r7, #15]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d052      	beq.n	8007428 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8007382:	7bfb      	ldrb	r3, [r7, #15]
 8007384:	e364      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d032      	beq.n	80073f4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800738e:	4b43      	ldr	r3, [pc, #268]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a42      	ldr	r2, [pc, #264]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007394:	f043 0301 	orr.w	r3, r3, #1
 8007398:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800739a:	f7fc f9d3 	bl	8003744 <HAL_GetTick>
 800739e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80073a0:	e008      	b.n	80073b4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80073a2:	f7fc f9cf 	bl	8003744 <HAL_GetTick>
 80073a6:	4602      	mov	r2, r0
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	1ad3      	subs	r3, r2, r3
 80073ac:	2b02      	cmp	r3, #2
 80073ae:	d901      	bls.n	80073b4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80073b0:	2303      	movs	r3, #3
 80073b2:	e34d      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80073b4:	4b39      	ldr	r3, [pc, #228]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0302 	and.w	r3, r3, #2
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d0f0      	beq.n	80073a2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80073c0:	4b36      	ldr	r3, [pc, #216]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a35      	ldr	r2, [pc, #212]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073c6:	f043 0308 	orr.w	r3, r3, #8
 80073ca:	6013      	str	r3, [r2, #0]
 80073cc:	4b33      	ldr	r3, [pc, #204]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a1b      	ldr	r3, [r3, #32]
 80073d8:	4930      	ldr	r1, [pc, #192]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80073de:	4b2f      	ldr	r3, [pc, #188]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	69db      	ldr	r3, [r3, #28]
 80073ea:	021b      	lsls	r3, r3, #8
 80073ec:	492b      	ldr	r1, [pc, #172]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073ee:	4313      	orrs	r3, r2
 80073f0:	604b      	str	r3, [r1, #4]
 80073f2:	e01a      	b.n	800742a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80073f4:	4b29      	ldr	r3, [pc, #164]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a28      	ldr	r2, [pc, #160]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 80073fa:	f023 0301 	bic.w	r3, r3, #1
 80073fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007400:	f7fc f9a0 	bl	8003744 <HAL_GetTick>
 8007404:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007406:	e008      	b.n	800741a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007408:	f7fc f99c 	bl	8003744 <HAL_GetTick>
 800740c:	4602      	mov	r2, r0
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	2b02      	cmp	r3, #2
 8007414:	d901      	bls.n	800741a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	e31a      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800741a:	4b20      	ldr	r3, [pc, #128]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 0302 	and.w	r3, r3, #2
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1f0      	bne.n	8007408 <HAL_RCC_OscConfig+0x1dc>
 8007426:	e000      	b.n	800742a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007428:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0301 	and.w	r3, r3, #1
 8007432:	2b00      	cmp	r3, #0
 8007434:	d073      	beq.n	800751e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	2b08      	cmp	r3, #8
 800743a:	d005      	beq.n	8007448 <HAL_RCC_OscConfig+0x21c>
 800743c:	69bb      	ldr	r3, [r7, #24]
 800743e:	2b0c      	cmp	r3, #12
 8007440:	d10e      	bne.n	8007460 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	2b03      	cmp	r3, #3
 8007446:	d10b      	bne.n	8007460 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007448:	4b14      	ldr	r3, [pc, #80]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007450:	2b00      	cmp	r3, #0
 8007452:	d063      	beq.n	800751c <HAL_RCC_OscConfig+0x2f0>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d15f      	bne.n	800751c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e2f7      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007468:	d106      	bne.n	8007478 <HAL_RCC_OscConfig+0x24c>
 800746a:	4b0c      	ldr	r3, [pc, #48]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a0b      	ldr	r2, [pc, #44]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007474:	6013      	str	r3, [r2, #0]
 8007476:	e025      	b.n	80074c4 <HAL_RCC_OscConfig+0x298>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007480:	d114      	bne.n	80074ac <HAL_RCC_OscConfig+0x280>
 8007482:	4b06      	ldr	r3, [pc, #24]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a05      	ldr	r2, [pc, #20]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007488:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800748c:	6013      	str	r3, [r2, #0]
 800748e:	4b03      	ldr	r3, [pc, #12]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a02      	ldr	r2, [pc, #8]	@ (800749c <HAL_RCC_OscConfig+0x270>)
 8007494:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007498:	6013      	str	r3, [r2, #0]
 800749a:	e013      	b.n	80074c4 <HAL_RCC_OscConfig+0x298>
 800749c:	40021000 	.word	0x40021000
 80074a0:	0800cf50 	.word	0x0800cf50
 80074a4:	20000004 	.word	0x20000004
 80074a8:	2000003c 	.word	0x2000003c
 80074ac:	4ba0      	ldr	r3, [pc, #640]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a9f      	ldr	r2, [pc, #636]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80074b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074b6:	6013      	str	r3, [r2, #0]
 80074b8:	4b9d      	ldr	r3, [pc, #628]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a9c      	ldr	r2, [pc, #624]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80074be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80074c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d013      	beq.n	80074f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074cc:	f7fc f93a 	bl	8003744 <HAL_GetTick>
 80074d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80074d2:	e008      	b.n	80074e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074d4:	f7fc f936 	bl	8003744 <HAL_GetTick>
 80074d8:	4602      	mov	r2, r0
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	1ad3      	subs	r3, r2, r3
 80074de:	2b64      	cmp	r3, #100	@ 0x64
 80074e0:	d901      	bls.n	80074e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80074e2:	2303      	movs	r3, #3
 80074e4:	e2b4      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80074e6:	4b92      	ldr	r3, [pc, #584]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d0f0      	beq.n	80074d4 <HAL_RCC_OscConfig+0x2a8>
 80074f2:	e014      	b.n	800751e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f4:	f7fc f926 	bl	8003744 <HAL_GetTick>
 80074f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80074fa:	e008      	b.n	800750e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074fc:	f7fc f922 	bl	8003744 <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	2b64      	cmp	r3, #100	@ 0x64
 8007508:	d901      	bls.n	800750e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e2a0      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800750e:	4b88      	ldr	r3, [pc, #544]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1f0      	bne.n	80074fc <HAL_RCC_OscConfig+0x2d0>
 800751a:	e000      	b.n	800751e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800751c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0302 	and.w	r3, r3, #2
 8007526:	2b00      	cmp	r3, #0
 8007528:	d060      	beq.n	80075ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800752a:	69bb      	ldr	r3, [r7, #24]
 800752c:	2b04      	cmp	r3, #4
 800752e:	d005      	beq.n	800753c <HAL_RCC_OscConfig+0x310>
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	2b0c      	cmp	r3, #12
 8007534:	d119      	bne.n	800756a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	2b02      	cmp	r3, #2
 800753a:	d116      	bne.n	800756a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800753c:	4b7c      	ldr	r3, [pc, #496]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007544:	2b00      	cmp	r3, #0
 8007546:	d005      	beq.n	8007554 <HAL_RCC_OscConfig+0x328>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e27d      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007554:	4b76      	ldr	r3, [pc, #472]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	061b      	lsls	r3, r3, #24
 8007562:	4973      	ldr	r1, [pc, #460]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007564:	4313      	orrs	r3, r2
 8007566:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007568:	e040      	b.n	80075ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d023      	beq.n	80075ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007572:	4b6f      	ldr	r3, [pc, #444]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a6e      	ldr	r2, [pc, #440]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800757c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800757e:	f7fc f8e1 	bl	8003744 <HAL_GetTick>
 8007582:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007584:	e008      	b.n	8007598 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007586:	f7fc f8dd 	bl	8003744 <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	2b02      	cmp	r3, #2
 8007592:	d901      	bls.n	8007598 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e25b      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007598:	4b65      	ldr	r3, [pc, #404]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d0f0      	beq.n	8007586 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075a4:	4b62      	ldr	r3, [pc, #392]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	061b      	lsls	r3, r3, #24
 80075b2:	495f      	ldr	r1, [pc, #380]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	604b      	str	r3, [r1, #4]
 80075b8:	e018      	b.n	80075ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80075ba:	4b5d      	ldr	r3, [pc, #372]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a5c      	ldr	r2, [pc, #368]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80075c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075c6:	f7fc f8bd 	bl	8003744 <HAL_GetTick>
 80075ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80075cc:	e008      	b.n	80075e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075ce:	f7fc f8b9 	bl	8003744 <HAL_GetTick>
 80075d2:	4602      	mov	r2, r0
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	1ad3      	subs	r3, r2, r3
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d901      	bls.n	80075e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80075dc:	2303      	movs	r3, #3
 80075de:	e237      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80075e0:	4b53      	ldr	r3, [pc, #332]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d1f0      	bne.n	80075ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 0308 	and.w	r3, r3, #8
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d03c      	beq.n	8007672 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	695b      	ldr	r3, [r3, #20]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d01c      	beq.n	800763a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007600:	4b4b      	ldr	r3, [pc, #300]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007602:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007606:	4a4a      	ldr	r2, [pc, #296]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007608:	f043 0301 	orr.w	r3, r3, #1
 800760c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007610:	f7fc f898 	bl	8003744 <HAL_GetTick>
 8007614:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007616:	e008      	b.n	800762a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007618:	f7fc f894 	bl	8003744 <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b02      	cmp	r3, #2
 8007624:	d901      	bls.n	800762a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e212      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800762a:	4b41      	ldr	r3, [pc, #260]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 800762c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007630:	f003 0302 	and.w	r3, r3, #2
 8007634:	2b00      	cmp	r3, #0
 8007636:	d0ef      	beq.n	8007618 <HAL_RCC_OscConfig+0x3ec>
 8007638:	e01b      	b.n	8007672 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800763a:	4b3d      	ldr	r3, [pc, #244]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 800763c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007640:	4a3b      	ldr	r2, [pc, #236]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007642:	f023 0301 	bic.w	r3, r3, #1
 8007646:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800764a:	f7fc f87b 	bl	8003744 <HAL_GetTick>
 800764e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007650:	e008      	b.n	8007664 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007652:	f7fc f877 	bl	8003744 <HAL_GetTick>
 8007656:	4602      	mov	r2, r0
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	1ad3      	subs	r3, r2, r3
 800765c:	2b02      	cmp	r3, #2
 800765e:	d901      	bls.n	8007664 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007660:	2303      	movs	r3, #3
 8007662:	e1f5      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007664:	4b32      	ldr	r3, [pc, #200]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007666:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800766a:	f003 0302 	and.w	r3, r3, #2
 800766e:	2b00      	cmp	r3, #0
 8007670:	d1ef      	bne.n	8007652 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0304 	and.w	r3, r3, #4
 800767a:	2b00      	cmp	r3, #0
 800767c:	f000 80a6 	beq.w	80077cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007680:	2300      	movs	r3, #0
 8007682:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007684:	4b2a      	ldr	r3, [pc, #168]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800768c:	2b00      	cmp	r3, #0
 800768e:	d10d      	bne.n	80076ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007690:	4b27      	ldr	r3, [pc, #156]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007694:	4a26      	ldr	r2, [pc, #152]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007696:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800769a:	6593      	str	r3, [r2, #88]	@ 0x58
 800769c:	4b24      	ldr	r3, [pc, #144]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 800769e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076a4:	60bb      	str	r3, [r7, #8]
 80076a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80076a8:	2301      	movs	r3, #1
 80076aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076ac:	4b21      	ldr	r3, [pc, #132]	@ (8007734 <HAL_RCC_OscConfig+0x508>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d118      	bne.n	80076ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80076b8:	4b1e      	ldr	r3, [pc, #120]	@ (8007734 <HAL_RCC_OscConfig+0x508>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a1d      	ldr	r2, [pc, #116]	@ (8007734 <HAL_RCC_OscConfig+0x508>)
 80076be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076c4:	f7fc f83e 	bl	8003744 <HAL_GetTick>
 80076c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076ca:	e008      	b.n	80076de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076cc:	f7fc f83a 	bl	8003744 <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	d901      	bls.n	80076de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80076da:	2303      	movs	r3, #3
 80076dc:	e1b8      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076de:	4b15      	ldr	r3, [pc, #84]	@ (8007734 <HAL_RCC_OscConfig+0x508>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d0f0      	beq.n	80076cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d108      	bne.n	8007704 <HAL_RCC_OscConfig+0x4d8>
 80076f2:	4b0f      	ldr	r3, [pc, #60]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80076f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076f8:	4a0d      	ldr	r2, [pc, #52]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 80076fa:	f043 0301 	orr.w	r3, r3, #1
 80076fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007702:	e029      	b.n	8007758 <HAL_RCC_OscConfig+0x52c>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	689b      	ldr	r3, [r3, #8]
 8007708:	2b05      	cmp	r3, #5
 800770a:	d115      	bne.n	8007738 <HAL_RCC_OscConfig+0x50c>
 800770c:	4b08      	ldr	r3, [pc, #32]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 800770e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007712:	4a07      	ldr	r2, [pc, #28]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007714:	f043 0304 	orr.w	r3, r3, #4
 8007718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800771c:	4b04      	ldr	r3, [pc, #16]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 800771e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007722:	4a03      	ldr	r2, [pc, #12]	@ (8007730 <HAL_RCC_OscConfig+0x504>)
 8007724:	f043 0301 	orr.w	r3, r3, #1
 8007728:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800772c:	e014      	b.n	8007758 <HAL_RCC_OscConfig+0x52c>
 800772e:	bf00      	nop
 8007730:	40021000 	.word	0x40021000
 8007734:	40007000 	.word	0x40007000
 8007738:	4b9d      	ldr	r3, [pc, #628]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800773a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800773e:	4a9c      	ldr	r2, [pc, #624]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 8007740:	f023 0301 	bic.w	r3, r3, #1
 8007744:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007748:	4b99      	ldr	r3, [pc, #612]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800774a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800774e:	4a98      	ldr	r2, [pc, #608]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 8007750:	f023 0304 	bic.w	r3, r3, #4
 8007754:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d016      	beq.n	800778e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007760:	f7fb fff0 	bl	8003744 <HAL_GetTick>
 8007764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007766:	e00a      	b.n	800777e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007768:	f7fb ffec 	bl	8003744 <HAL_GetTick>
 800776c:	4602      	mov	r2, r0
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007776:	4293      	cmp	r3, r2
 8007778:	d901      	bls.n	800777e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e168      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800777e:	4b8c      	ldr	r3, [pc, #560]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 8007780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007784:	f003 0302 	and.w	r3, r3, #2
 8007788:	2b00      	cmp	r3, #0
 800778a:	d0ed      	beq.n	8007768 <HAL_RCC_OscConfig+0x53c>
 800778c:	e015      	b.n	80077ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800778e:	f7fb ffd9 	bl	8003744 <HAL_GetTick>
 8007792:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007794:	e00a      	b.n	80077ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007796:	f7fb ffd5 	bl	8003744 <HAL_GetTick>
 800779a:	4602      	mov	r2, r0
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	1ad3      	subs	r3, r2, r3
 80077a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d901      	bls.n	80077ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e151      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80077ac:	4b80      	ldr	r3, [pc, #512]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80077ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077b2:	f003 0302 	and.w	r3, r3, #2
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d1ed      	bne.n	8007796 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80077ba:	7ffb      	ldrb	r3, [r7, #31]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d105      	bne.n	80077cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077c0:	4b7b      	ldr	r3, [pc, #492]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80077c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077c4:	4a7a      	ldr	r2, [pc, #488]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80077c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077ca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 0320 	and.w	r3, r3, #32
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d03c      	beq.n	8007852 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d01c      	beq.n	800781a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80077e0:	4b73      	ldr	r3, [pc, #460]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80077e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80077e6:	4a72      	ldr	r2, [pc, #456]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80077e8:	f043 0301 	orr.w	r3, r3, #1
 80077ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077f0:	f7fb ffa8 	bl	8003744 <HAL_GetTick>
 80077f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80077f6:	e008      	b.n	800780a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077f8:	f7fb ffa4 	bl	8003744 <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	2b02      	cmp	r3, #2
 8007804:	d901      	bls.n	800780a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007806:	2303      	movs	r3, #3
 8007808:	e122      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800780a:	4b69      	ldr	r3, [pc, #420]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800780c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007810:	f003 0302 	and.w	r3, r3, #2
 8007814:	2b00      	cmp	r3, #0
 8007816:	d0ef      	beq.n	80077f8 <HAL_RCC_OscConfig+0x5cc>
 8007818:	e01b      	b.n	8007852 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800781a:	4b65      	ldr	r3, [pc, #404]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800781c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007820:	4a63      	ldr	r2, [pc, #396]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 8007822:	f023 0301 	bic.w	r3, r3, #1
 8007826:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800782a:	f7fb ff8b 	bl	8003744 <HAL_GetTick>
 800782e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007830:	e008      	b.n	8007844 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007832:	f7fb ff87 	bl	8003744 <HAL_GetTick>
 8007836:	4602      	mov	r2, r0
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	2b02      	cmp	r3, #2
 800783e:	d901      	bls.n	8007844 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007840:	2303      	movs	r3, #3
 8007842:	e105      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007844:	4b5a      	ldr	r3, [pc, #360]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 8007846:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800784a:	f003 0302 	and.w	r3, r3, #2
 800784e:	2b00      	cmp	r3, #0
 8007850:	d1ef      	bne.n	8007832 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007856:	2b00      	cmp	r3, #0
 8007858:	f000 80f9 	beq.w	8007a4e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007860:	2b02      	cmp	r3, #2
 8007862:	f040 80cf 	bne.w	8007a04 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007866:	4b52      	ldr	r3, [pc, #328]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	f003 0203 	and.w	r2, r3, #3
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007876:	429a      	cmp	r2, r3
 8007878:	d12c      	bne.n	80078d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007884:	3b01      	subs	r3, #1
 8007886:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007888:	429a      	cmp	r2, r3
 800788a:	d123      	bne.n	80078d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007896:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007898:	429a      	cmp	r2, r3
 800789a:	d11b      	bne.n	80078d4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d113      	bne.n	80078d4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078b6:	085b      	lsrs	r3, r3, #1
 80078b8:	3b01      	subs	r3, #1
 80078ba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80078bc:	429a      	cmp	r2, r3
 80078be:	d109      	bne.n	80078d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ca:	085b      	lsrs	r3, r3, #1
 80078cc:	3b01      	subs	r3, #1
 80078ce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80078d0:	429a      	cmp	r2, r3
 80078d2:	d071      	beq.n	80079b8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	2b0c      	cmp	r3, #12
 80078d8:	d068      	beq.n	80079ac <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80078da:	4b35      	ldr	r3, [pc, #212]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d105      	bne.n	80078f2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80078e6:	4b32      	ldr	r3, [pc, #200]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d001      	beq.n	80078f6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	e0ac      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80078f6:	4b2e      	ldr	r3, [pc, #184]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a2d      	ldr	r2, [pc, #180]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80078fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007900:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007902:	f7fb ff1f 	bl	8003744 <HAL_GetTick>
 8007906:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007908:	e008      	b.n	800791c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800790a:	f7fb ff1b 	bl	8003744 <HAL_GetTick>
 800790e:	4602      	mov	r2, r0
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	1ad3      	subs	r3, r2, r3
 8007914:	2b02      	cmp	r3, #2
 8007916:	d901      	bls.n	800791c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8007918:	2303      	movs	r3, #3
 800791a:	e099      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800791c:	4b24      	ldr	r3, [pc, #144]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1f0      	bne.n	800790a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007928:	4b21      	ldr	r3, [pc, #132]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800792a:	68da      	ldr	r2, [r3, #12]
 800792c:	4b21      	ldr	r3, [pc, #132]	@ (80079b4 <HAL_RCC_OscConfig+0x788>)
 800792e:	4013      	ands	r3, r2
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007938:	3a01      	subs	r2, #1
 800793a:	0112      	lsls	r2, r2, #4
 800793c:	4311      	orrs	r1, r2
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007942:	0212      	lsls	r2, r2, #8
 8007944:	4311      	orrs	r1, r2
 8007946:	687a      	ldr	r2, [r7, #4]
 8007948:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800794a:	0852      	lsrs	r2, r2, #1
 800794c:	3a01      	subs	r2, #1
 800794e:	0552      	lsls	r2, r2, #21
 8007950:	4311      	orrs	r1, r2
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007956:	0852      	lsrs	r2, r2, #1
 8007958:	3a01      	subs	r2, #1
 800795a:	0652      	lsls	r2, r2, #25
 800795c:	4311      	orrs	r1, r2
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007962:	06d2      	lsls	r2, r2, #27
 8007964:	430a      	orrs	r2, r1
 8007966:	4912      	ldr	r1, [pc, #72]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 8007968:	4313      	orrs	r3, r2
 800796a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800796c:	4b10      	ldr	r3, [pc, #64]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a0f      	ldr	r2, [pc, #60]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 8007972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007976:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007978:	4b0d      	ldr	r3, [pc, #52]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	4a0c      	ldr	r2, [pc, #48]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 800797e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007982:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007984:	f7fb fede 	bl	8003744 <HAL_GetTick>
 8007988:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800798a:	e008      	b.n	800799e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800798c:	f7fb feda 	bl	8003744 <HAL_GetTick>
 8007990:	4602      	mov	r2, r0
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	2b02      	cmp	r3, #2
 8007998:	d901      	bls.n	800799e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800799a:	2303      	movs	r3, #3
 800799c:	e058      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800799e:	4b04      	ldr	r3, [pc, #16]	@ (80079b0 <HAL_RCC_OscConfig+0x784>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d0f0      	beq.n	800798c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80079aa:	e050      	b.n	8007a4e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e04f      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
 80079b0:	40021000 	.word	0x40021000
 80079b4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079b8:	4b27      	ldr	r3, [pc, #156]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d144      	bne.n	8007a4e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80079c4:	4b24      	ldr	r3, [pc, #144]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a23      	ldr	r2, [pc, #140]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 80079ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80079d0:	4b21      	ldr	r3, [pc, #132]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	4a20      	ldr	r2, [pc, #128]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 80079d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80079dc:	f7fb feb2 	bl	8003744 <HAL_GetTick>
 80079e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079e2:	e008      	b.n	80079f6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079e4:	f7fb feae 	bl	8003744 <HAL_GetTick>
 80079e8:	4602      	mov	r2, r0
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	d901      	bls.n	80079f6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e02c      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079f6:	4b18      	ldr	r3, [pc, #96]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d0f0      	beq.n	80079e4 <HAL_RCC_OscConfig+0x7b8>
 8007a02:	e024      	b.n	8007a4e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	2b0c      	cmp	r3, #12
 8007a08:	d01f      	beq.n	8007a4a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a0a:	4b13      	ldr	r3, [pc, #76]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a12      	ldr	r2, [pc, #72]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 8007a10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a16:	f7fb fe95 	bl	8003744 <HAL_GetTick>
 8007a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a1c:	e008      	b.n	8007a30 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a1e:	f7fb fe91 	bl	8003744 <HAL_GetTick>
 8007a22:	4602      	mov	r2, r0
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	2b02      	cmp	r3, #2
 8007a2a:	d901      	bls.n	8007a30 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	e00f      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a30:	4b09      	ldr	r3, [pc, #36]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1f0      	bne.n	8007a1e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007a3c:	4b06      	ldr	r3, [pc, #24]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 8007a3e:	68da      	ldr	r2, [r3, #12]
 8007a40:	4905      	ldr	r1, [pc, #20]	@ (8007a58 <HAL_RCC_OscConfig+0x82c>)
 8007a42:	4b06      	ldr	r3, [pc, #24]	@ (8007a5c <HAL_RCC_OscConfig+0x830>)
 8007a44:	4013      	ands	r3, r2
 8007a46:	60cb      	str	r3, [r1, #12]
 8007a48:	e001      	b.n	8007a4e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e000      	b.n	8007a50 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8007a4e:	2300      	movs	r3, #0
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3720      	adds	r7, #32
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}
 8007a58:	40021000 	.word	0x40021000
 8007a5c:	feeefffc 	.word	0xfeeefffc

08007a60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b086      	sub	sp, #24
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d101      	bne.n	8007a78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e11d      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a78:	4b90      	ldr	r3, [pc, #576]	@ (8007cbc <HAL_RCC_ClockConfig+0x25c>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 030f 	and.w	r3, r3, #15
 8007a80:	683a      	ldr	r2, [r7, #0]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d910      	bls.n	8007aa8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a86:	4b8d      	ldr	r3, [pc, #564]	@ (8007cbc <HAL_RCC_ClockConfig+0x25c>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f023 020f 	bic.w	r2, r3, #15
 8007a8e:	498b      	ldr	r1, [pc, #556]	@ (8007cbc <HAL_RCC_ClockConfig+0x25c>)
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	4313      	orrs	r3, r2
 8007a94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a96:	4b89      	ldr	r3, [pc, #548]	@ (8007cbc <HAL_RCC_ClockConfig+0x25c>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 030f 	and.w	r3, r3, #15
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d001      	beq.n	8007aa8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e105      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0302 	and.w	r3, r3, #2
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d010      	beq.n	8007ad6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	689a      	ldr	r2, [r3, #8]
 8007ab8:	4b81      	ldr	r3, [pc, #516]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d908      	bls.n	8007ad6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ac4:	4b7e      	ldr	r3, [pc, #504]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007ac6:	689b      	ldr	r3, [r3, #8]
 8007ac8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	497b      	ldr	r1, [pc, #492]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007ad2:	4313      	orrs	r3, r2
 8007ad4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0301 	and.w	r3, r3, #1
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d079      	beq.n	8007bd6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	2b03      	cmp	r3, #3
 8007ae8:	d11e      	bne.n	8007b28 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007aea:	4b75      	ldr	r3, [pc, #468]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d101      	bne.n	8007afa <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	e0dc      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8007afa:	f000 fa3b 	bl	8007f74 <RCC_GetSysClockFreqFromPLLSource>
 8007afe:	4603      	mov	r3, r0
 8007b00:	4a70      	ldr	r2, [pc, #448]	@ (8007cc4 <HAL_RCC_ClockConfig+0x264>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d946      	bls.n	8007b94 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007b06:	4b6e      	ldr	r3, [pc, #440]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d140      	bne.n	8007b94 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007b12:	4b6b      	ldr	r3, [pc, #428]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b1a:	4a69      	ldr	r2, [pc, #420]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b20:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007b22:	2380      	movs	r3, #128	@ 0x80
 8007b24:	617b      	str	r3, [r7, #20]
 8007b26:	e035      	b.n	8007b94 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d107      	bne.n	8007b40 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b30:	4b63      	ldr	r3, [pc, #396]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d115      	bne.n	8007b68 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e0b9      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d107      	bne.n	8007b58 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007b48:	4b5d      	ldr	r3, [pc, #372]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d109      	bne.n	8007b68 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e0ad      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b58:	4b59      	ldr	r3, [pc, #356]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d101      	bne.n	8007b68 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e0a5      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8007b68:	f000 f8b4 	bl	8007cd4 <HAL_RCC_GetSysClockFreq>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	4a55      	ldr	r2, [pc, #340]	@ (8007cc4 <HAL_RCC_ClockConfig+0x264>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d90f      	bls.n	8007b94 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007b74:	4b52      	ldr	r3, [pc, #328]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d109      	bne.n	8007b94 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007b80:	4b4f      	ldr	r3, [pc, #316]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b88:	4a4d      	ldr	r2, [pc, #308]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b8e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007b90:	2380      	movs	r3, #128	@ 0x80
 8007b92:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007b94:	4b4a      	ldr	r3, [pc, #296]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007b96:	689b      	ldr	r3, [r3, #8]
 8007b98:	f023 0203 	bic.w	r2, r3, #3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	4947      	ldr	r1, [pc, #284]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ba6:	f7fb fdcd 	bl	8003744 <HAL_GetTick>
 8007baa:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bac:	e00a      	b.n	8007bc4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bae:	f7fb fdc9 	bl	8003744 <HAL_GetTick>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	1ad3      	subs	r3, r2, r3
 8007bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d901      	bls.n	8007bc4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	e077      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bc4:	4b3e      	ldr	r3, [pc, #248]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	f003 020c 	and.w	r2, r3, #12
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d1eb      	bne.n	8007bae <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	2b80      	cmp	r3, #128	@ 0x80
 8007bda:	d105      	bne.n	8007be8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007bdc:	4b38      	ldr	r3, [pc, #224]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	4a37      	ldr	r2, [pc, #220]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007be2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007be6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 0302 	and.w	r3, r3, #2
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d010      	beq.n	8007c16 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	689a      	ldr	r2, [r3, #8]
 8007bf8:	4b31      	ldr	r3, [pc, #196]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d208      	bcs.n	8007c16 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c04:	4b2e      	ldr	r3, [pc, #184]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	492b      	ldr	r1, [pc, #172]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007c12:	4313      	orrs	r3, r2
 8007c14:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007c16:	4b29      	ldr	r3, [pc, #164]	@ (8007cbc <HAL_RCC_ClockConfig+0x25c>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 030f 	and.w	r3, r3, #15
 8007c1e:	683a      	ldr	r2, [r7, #0]
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d210      	bcs.n	8007c46 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c24:	4b25      	ldr	r3, [pc, #148]	@ (8007cbc <HAL_RCC_ClockConfig+0x25c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f023 020f 	bic.w	r2, r3, #15
 8007c2c:	4923      	ldr	r1, [pc, #140]	@ (8007cbc <HAL_RCC_ClockConfig+0x25c>)
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c34:	4b21      	ldr	r3, [pc, #132]	@ (8007cbc <HAL_RCC_ClockConfig+0x25c>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 030f 	and.w	r3, r3, #15
 8007c3c:	683a      	ldr	r2, [r7, #0]
 8007c3e:	429a      	cmp	r2, r3
 8007c40:	d001      	beq.n	8007c46 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e036      	b.n	8007cb4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f003 0304 	and.w	r3, r3, #4
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d008      	beq.n	8007c64 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c52:	4b1b      	ldr	r3, [pc, #108]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	4918      	ldr	r1, [pc, #96]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007c60:	4313      	orrs	r3, r2
 8007c62:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f003 0308 	and.w	r3, r3, #8
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d009      	beq.n	8007c84 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c70:	4b13      	ldr	r3, [pc, #76]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	691b      	ldr	r3, [r3, #16]
 8007c7c:	00db      	lsls	r3, r3, #3
 8007c7e:	4910      	ldr	r1, [pc, #64]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007c80:	4313      	orrs	r3, r2
 8007c82:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007c84:	f000 f826 	bl	8007cd4 <HAL_RCC_GetSysClockFreq>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cc0 <HAL_RCC_ClockConfig+0x260>)
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	091b      	lsrs	r3, r3, #4
 8007c90:	f003 030f 	and.w	r3, r3, #15
 8007c94:	490c      	ldr	r1, [pc, #48]	@ (8007cc8 <HAL_RCC_ClockConfig+0x268>)
 8007c96:	5ccb      	ldrb	r3, [r1, r3]
 8007c98:	f003 031f 	and.w	r3, r3, #31
 8007c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8007ca0:	4a0a      	ldr	r2, [pc, #40]	@ (8007ccc <HAL_RCC_ClockConfig+0x26c>)
 8007ca2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8007cd0 <HAL_RCC_ClockConfig+0x270>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4618      	mov	r0, r3
 8007caa:	f7fb f91b 	bl	8002ee4 <HAL_InitTick>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	73fb      	strb	r3, [r7, #15]

  return status;
 8007cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3718      	adds	r7, #24
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	40022000 	.word	0x40022000
 8007cc0:	40021000 	.word	0x40021000
 8007cc4:	04c4b400 	.word	0x04c4b400
 8007cc8:	0800cf50 	.word	0x0800cf50
 8007ccc:	20000004 	.word	0x20000004
 8007cd0:	2000003c 	.word	0x2000003c

08007cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b089      	sub	sp, #36	@ 0x24
 8007cd8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	61fb      	str	r3, [r7, #28]
 8007cde:	2300      	movs	r3, #0
 8007ce0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ce2:	4b3e      	ldr	r3, [pc, #248]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f003 030c 	and.w	r3, r3, #12
 8007cea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007cec:	4b3b      	ldr	r3, [pc, #236]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	f003 0303 	and.w	r3, r3, #3
 8007cf4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d005      	beq.n	8007d08 <HAL_RCC_GetSysClockFreq+0x34>
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	2b0c      	cmp	r3, #12
 8007d00:	d121      	bne.n	8007d46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d11e      	bne.n	8007d46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007d08:	4b34      	ldr	r3, [pc, #208]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f003 0308 	and.w	r3, r3, #8
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d107      	bne.n	8007d24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007d14:	4b31      	ldr	r3, [pc, #196]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d1a:	0a1b      	lsrs	r3, r3, #8
 8007d1c:	f003 030f 	and.w	r3, r3, #15
 8007d20:	61fb      	str	r3, [r7, #28]
 8007d22:	e005      	b.n	8007d30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007d24:	4b2d      	ldr	r3, [pc, #180]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	091b      	lsrs	r3, r3, #4
 8007d2a:	f003 030f 	and.w	r3, r3, #15
 8007d2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007d30:	4a2b      	ldr	r2, [pc, #172]	@ (8007de0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10d      	bne.n	8007d5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007d44:	e00a      	b.n	8007d5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	2b04      	cmp	r3, #4
 8007d4a:	d102      	bne.n	8007d52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007d4c:	4b25      	ldr	r3, [pc, #148]	@ (8007de4 <HAL_RCC_GetSysClockFreq+0x110>)
 8007d4e:	61bb      	str	r3, [r7, #24]
 8007d50:	e004      	b.n	8007d5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	2b08      	cmp	r3, #8
 8007d56:	d101      	bne.n	8007d5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007d58:	4b23      	ldr	r3, [pc, #140]	@ (8007de8 <HAL_RCC_GetSysClockFreq+0x114>)
 8007d5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	2b0c      	cmp	r3, #12
 8007d60:	d134      	bne.n	8007dcc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007d62:	4b1e      	ldr	r3, [pc, #120]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	f003 0303 	and.w	r3, r3, #3
 8007d6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d003      	beq.n	8007d7a <HAL_RCC_GetSysClockFreq+0xa6>
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	2b03      	cmp	r3, #3
 8007d76:	d003      	beq.n	8007d80 <HAL_RCC_GetSysClockFreq+0xac>
 8007d78:	e005      	b.n	8007d86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8007de4 <HAL_RCC_GetSysClockFreq+0x110>)
 8007d7c:	617b      	str	r3, [r7, #20]
      break;
 8007d7e:	e005      	b.n	8007d8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007d80:	4b19      	ldr	r3, [pc, #100]	@ (8007de8 <HAL_RCC_GetSysClockFreq+0x114>)
 8007d82:	617b      	str	r3, [r7, #20]
      break;
 8007d84:	e002      	b.n	8007d8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	617b      	str	r3, [r7, #20]
      break;
 8007d8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007d8c:	4b13      	ldr	r3, [pc, #76]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007d8e:	68db      	ldr	r3, [r3, #12]
 8007d90:	091b      	lsrs	r3, r3, #4
 8007d92:	f003 030f 	and.w	r3, r3, #15
 8007d96:	3301      	adds	r3, #1
 8007d98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007d9a:	4b10      	ldr	r3, [pc, #64]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	0a1b      	lsrs	r3, r3, #8
 8007da0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007da4:	697a      	ldr	r2, [r7, #20]
 8007da6:	fb03 f202 	mul.w	r2, r3, r2
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007db2:	4b0a      	ldr	r3, [pc, #40]	@ (8007ddc <HAL_RCC_GetSysClockFreq+0x108>)
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	0e5b      	lsrs	r3, r3, #25
 8007db8:	f003 0303 	and.w	r3, r3, #3
 8007dbc:	3301      	adds	r3, #1
 8007dbe:	005b      	lsls	r3, r3, #1
 8007dc0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007dcc:	69bb      	ldr	r3, [r7, #24]
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3724      	adds	r7, #36	@ 0x24
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop
 8007ddc:	40021000 	.word	0x40021000
 8007de0:	0800cf68 	.word	0x0800cf68
 8007de4:	00f42400 	.word	0x00f42400
 8007de8:	007a1200 	.word	0x007a1200

08007dec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007dec:	b480      	push	{r7}
 8007dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007df0:	4b03      	ldr	r3, [pc, #12]	@ (8007e00 <HAL_RCC_GetHCLKFreq+0x14>)
 8007df2:	681b      	ldr	r3, [r3, #0]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	20000004 	.word	0x20000004

08007e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007e08:	f7ff fff0 	bl	8007dec <HAL_RCC_GetHCLKFreq>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	4b06      	ldr	r3, [pc, #24]	@ (8007e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	0a1b      	lsrs	r3, r3, #8
 8007e14:	f003 0307 	and.w	r3, r3, #7
 8007e18:	4904      	ldr	r1, [pc, #16]	@ (8007e2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007e1a:	5ccb      	ldrb	r3, [r1, r3]
 8007e1c:	f003 031f 	and.w	r3, r3, #31
 8007e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	40021000 	.word	0x40021000
 8007e2c:	0800cf60 	.word	0x0800cf60

08007e30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007e34:	f7ff ffda 	bl	8007dec <HAL_RCC_GetHCLKFreq>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	4b06      	ldr	r3, [pc, #24]	@ (8007e54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	0adb      	lsrs	r3, r3, #11
 8007e40:	f003 0307 	and.w	r3, r3, #7
 8007e44:	4904      	ldr	r1, [pc, #16]	@ (8007e58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007e46:	5ccb      	ldrb	r3, [r1, r3]
 8007e48:	f003 031f 	and.w	r3, r3, #31
 8007e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	40021000 	.word	0x40021000
 8007e58:	0800cf60 	.word	0x0800cf60

08007e5c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	220f      	movs	r2, #15
 8007e6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007e6c:	4b12      	ldr	r3, [pc, #72]	@ (8007eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	f003 0203 	and.w	r2, r3, #3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007e78:	4b0f      	ldr	r3, [pc, #60]	@ (8007eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007e84:	4b0c      	ldr	r3, [pc, #48]	@ (8007eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007e90:	4b09      	ldr	r3, [pc, #36]	@ (8007eb8 <HAL_RCC_GetClockConfig+0x5c>)
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	08db      	lsrs	r3, r3, #3
 8007e96:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007e9e:	4b07      	ldr	r3, [pc, #28]	@ (8007ebc <HAL_RCC_GetClockConfig+0x60>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 020f 	and.w	r2, r3, #15
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	601a      	str	r2, [r3, #0]
}
 8007eaa:	bf00      	nop
 8007eac:	370c      	adds	r7, #12
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop
 8007eb8:	40021000 	.word	0x40021000
 8007ebc:	40022000 	.word	0x40022000

08007ec0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b086      	sub	sp, #24
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007ec8:	2300      	movs	r3, #0
 8007eca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007ecc:	4b27      	ldr	r3, [pc, #156]	@ (8007f6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ed0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d003      	beq.n	8007ee0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007ed8:	f7ff f8e4 	bl	80070a4 <HAL_PWREx_GetVoltageRange>
 8007edc:	6178      	str	r0, [r7, #20]
 8007ede:	e014      	b.n	8007f0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007ee0:	4b22      	ldr	r3, [pc, #136]	@ (8007f6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ee4:	4a21      	ldr	r2, [pc, #132]	@ (8007f6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007ee6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007eea:	6593      	str	r3, [r2, #88]	@ 0x58
 8007eec:	4b1f      	ldr	r3, [pc, #124]	@ (8007f6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ef0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ef4:	60fb      	str	r3, [r7, #12]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007ef8:	f7ff f8d4 	bl	80070a4 <HAL_PWREx_GetVoltageRange>
 8007efc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007efe:	4b1b      	ldr	r3, [pc, #108]	@ (8007f6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f02:	4a1a      	ldr	r2, [pc, #104]	@ (8007f6c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8007f04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f08:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f10:	d10b      	bne.n	8007f2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2b80      	cmp	r3, #128	@ 0x80
 8007f16:	d913      	bls.n	8007f40 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2ba0      	cmp	r3, #160	@ 0xa0
 8007f1c:	d902      	bls.n	8007f24 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007f1e:	2302      	movs	r3, #2
 8007f20:	613b      	str	r3, [r7, #16]
 8007f22:	e00d      	b.n	8007f40 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007f24:	2301      	movs	r3, #1
 8007f26:	613b      	str	r3, [r7, #16]
 8007f28:	e00a      	b.n	8007f40 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8007f2e:	d902      	bls.n	8007f36 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8007f30:	2302      	movs	r3, #2
 8007f32:	613b      	str	r3, [r7, #16]
 8007f34:	e004      	b.n	8007f40 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2b70      	cmp	r3, #112	@ 0x70
 8007f3a:	d101      	bne.n	8007f40 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007f40:	4b0b      	ldr	r3, [pc, #44]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f023 020f 	bic.w	r2, r3, #15
 8007f48:	4909      	ldr	r1, [pc, #36]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007f50:	4b07      	ldr	r3, [pc, #28]	@ (8007f70 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f003 030f 	and.w	r3, r3, #15
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d001      	beq.n	8007f62 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e000      	b.n	8007f64 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3718      	adds	r7, #24
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	40021000 	.word	0x40021000
 8007f70:	40022000 	.word	0x40022000

08007f74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b087      	sub	sp, #28
 8007f78:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8008030 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	f003 0303 	and.w	r3, r3, #3
 8007f82:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2b03      	cmp	r3, #3
 8007f88:	d00b      	beq.n	8007fa2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2b03      	cmp	r3, #3
 8007f8e:	d825      	bhi.n	8007fdc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d008      	beq.n	8007fa8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d11f      	bne.n	8007fdc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8007f9c:	4b25      	ldr	r3, [pc, #148]	@ (8008034 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8007f9e:	613b      	str	r3, [r7, #16]
    break;
 8007fa0:	e01f      	b.n	8007fe2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8007fa2:	4b25      	ldr	r3, [pc, #148]	@ (8008038 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8007fa4:	613b      	str	r3, [r7, #16]
    break;
 8007fa6:	e01c      	b.n	8007fe2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007fa8:	4b21      	ldr	r3, [pc, #132]	@ (8008030 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 0308 	and.w	r3, r3, #8
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d107      	bne.n	8007fc4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007fb4:	4b1e      	ldr	r3, [pc, #120]	@ (8008030 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007fba:	0a1b      	lsrs	r3, r3, #8
 8007fbc:	f003 030f 	and.w	r3, r3, #15
 8007fc0:	617b      	str	r3, [r7, #20]
 8007fc2:	e005      	b.n	8007fd0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8008030 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	091b      	lsrs	r3, r3, #4
 8007fca:	f003 030f 	and.w	r3, r3, #15
 8007fce:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8007fd0:	4a1a      	ldr	r2, [pc, #104]	@ (800803c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fd8:	613b      	str	r3, [r7, #16]
    break;
 8007fda:	e002      	b.n	8007fe2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	613b      	str	r3, [r7, #16]
    break;
 8007fe0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007fe2:	4b13      	ldr	r3, [pc, #76]	@ (8008030 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	091b      	lsrs	r3, r3, #4
 8007fe8:	f003 030f 	and.w	r3, r3, #15
 8007fec:	3301      	adds	r3, #1
 8007fee:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8008030 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007ff2:	68db      	ldr	r3, [r3, #12]
 8007ff4:	0a1b      	lsrs	r3, r3, #8
 8007ff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	fb03 f202 	mul.w	r2, r3, r2
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	fbb2 f3f3 	udiv	r3, r2, r3
 8008006:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008008:	4b09      	ldr	r3, [pc, #36]	@ (8008030 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	0e5b      	lsrs	r3, r3, #25
 800800e:	f003 0303 	and.w	r3, r3, #3
 8008012:	3301      	adds	r3, #1
 8008014:	005b      	lsls	r3, r3, #1
 8008016:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8008018:	693a      	ldr	r2, [r7, #16]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008020:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8008022:	683b      	ldr	r3, [r7, #0]
}
 8008024:	4618      	mov	r0, r3
 8008026:	371c      	adds	r7, #28
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	40021000 	.word	0x40021000
 8008034:	00f42400 	.word	0x00f42400
 8008038:	007a1200 	.word	0x007a1200
 800803c:	0800cf68 	.word	0x0800cf68

08008040 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b086      	sub	sp, #24
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008048:	2300      	movs	r3, #0
 800804a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800804c:	2300      	movs	r3, #0
 800804e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008058:	2b00      	cmp	r3, #0
 800805a:	d040      	beq.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008060:	2b80      	cmp	r3, #128	@ 0x80
 8008062:	d02a      	beq.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008064:	2b80      	cmp	r3, #128	@ 0x80
 8008066:	d825      	bhi.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8008068:	2b60      	cmp	r3, #96	@ 0x60
 800806a:	d026      	beq.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800806c:	2b60      	cmp	r3, #96	@ 0x60
 800806e:	d821      	bhi.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8008070:	2b40      	cmp	r3, #64	@ 0x40
 8008072:	d006      	beq.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8008074:	2b40      	cmp	r3, #64	@ 0x40
 8008076:	d81d      	bhi.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8008078:	2b00      	cmp	r3, #0
 800807a:	d009      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800807c:	2b20      	cmp	r3, #32
 800807e:	d010      	beq.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8008080:	e018      	b.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008082:	4b89      	ldr	r3, [pc, #548]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	4a88      	ldr	r2, [pc, #544]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800808c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800808e:	e015      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	3304      	adds	r3, #4
 8008094:	2100      	movs	r1, #0
 8008096:	4618      	mov	r0, r3
 8008098:	f000 fb02 	bl	80086a0 <RCCEx_PLLSAI1_Config>
 800809c:	4603      	mov	r3, r0
 800809e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80080a0:	e00c      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	3320      	adds	r3, #32
 80080a6:	2100      	movs	r1, #0
 80080a8:	4618      	mov	r0, r3
 80080aa:	f000 fbed 	bl	8008888 <RCCEx_PLLSAI2_Config>
 80080ae:	4603      	mov	r3, r0
 80080b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80080b2:	e003      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	74fb      	strb	r3, [r7, #19]
      break;
 80080b8:	e000      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80080ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080bc:	7cfb      	ldrb	r3, [r7, #19]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d10b      	bne.n	80080da <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80080c2:	4b79      	ldr	r3, [pc, #484]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80080c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80080c8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080d0:	4975      	ldr	r1, [pc, #468]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80080d2:	4313      	orrs	r3, r2
 80080d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80080d8:	e001      	b.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080da:	7cfb      	ldrb	r3, [r7, #19]
 80080dc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d047      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080f2:	d030      	beq.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80080f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080f8:	d82a      	bhi.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80080fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080fe:	d02a      	beq.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8008100:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008104:	d824      	bhi.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8008106:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800810a:	d008      	beq.n	800811e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800810c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008110:	d81e      	bhi.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00a      	beq.n	800812c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8008116:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800811a:	d010      	beq.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800811c:	e018      	b.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800811e:	4b62      	ldr	r3, [pc, #392]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	4a61      	ldr	r2, [pc, #388]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008128:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800812a:	e015      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	3304      	adds	r3, #4
 8008130:	2100      	movs	r1, #0
 8008132:	4618      	mov	r0, r3
 8008134:	f000 fab4 	bl	80086a0 <RCCEx_PLLSAI1_Config>
 8008138:	4603      	mov	r3, r0
 800813a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800813c:	e00c      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	3320      	adds	r3, #32
 8008142:	2100      	movs	r1, #0
 8008144:	4618      	mov	r0, r3
 8008146:	f000 fb9f 	bl	8008888 <RCCEx_PLLSAI2_Config>
 800814a:	4603      	mov	r3, r0
 800814c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800814e:	e003      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008150:	2301      	movs	r3, #1
 8008152:	74fb      	strb	r3, [r7, #19]
      break;
 8008154:	e000      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8008156:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008158:	7cfb      	ldrb	r3, [r7, #19]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d10b      	bne.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800815e:	4b52      	ldr	r3, [pc, #328]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008160:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008164:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800816c:	494e      	ldr	r1, [pc, #312]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800816e:	4313      	orrs	r3, r2
 8008170:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8008174:	e001      	b.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008176:	7cfb      	ldrb	r3, [r7, #19]
 8008178:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008182:	2b00      	cmp	r3, #0
 8008184:	f000 809f 	beq.w	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008188:	2300      	movs	r3, #0
 800818a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800818c:	4b46      	ldr	r3, [pc, #280]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800818e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008190:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008194:	2b00      	cmp	r3, #0
 8008196:	d101      	bne.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8008198:	2301      	movs	r3, #1
 800819a:	e000      	b.n	800819e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800819c:	2300      	movs	r3, #0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d00d      	beq.n	80081be <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081a2:	4b41      	ldr	r3, [pc, #260]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80081a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a6:	4a40      	ldr	r2, [pc, #256]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80081a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80081ae:	4b3e      	ldr	r3, [pc, #248]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80081b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081b6:	60bb      	str	r3, [r7, #8]
 80081b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081ba:	2301      	movs	r3, #1
 80081bc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081be:	4b3b      	ldr	r3, [pc, #236]	@ (80082ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a3a      	ldr	r2, [pc, #232]	@ (80082ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80081c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081ca:	f7fb fabb 	bl	8003744 <HAL_GetTick>
 80081ce:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80081d0:	e009      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081d2:	f7fb fab7 	bl	8003744 <HAL_GetTick>
 80081d6:	4602      	mov	r2, r0
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	1ad3      	subs	r3, r2, r3
 80081dc:	2b02      	cmp	r3, #2
 80081de:	d902      	bls.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80081e0:	2303      	movs	r3, #3
 80081e2:	74fb      	strb	r3, [r7, #19]
        break;
 80081e4:	e005      	b.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80081e6:	4b31      	ldr	r3, [pc, #196]	@ (80082ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d0ef      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80081f2:	7cfb      	ldrb	r3, [r7, #19]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d15b      	bne.n	80082b0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80081f8:	4b2b      	ldr	r3, [pc, #172]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80081fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008202:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d01f      	beq.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	429a      	cmp	r2, r3
 8008214:	d019      	beq.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008216:	4b24      	ldr	r3, [pc, #144]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800821c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008220:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008222:	4b21      	ldr	r3, [pc, #132]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008228:	4a1f      	ldr	r2, [pc, #124]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800822a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800822e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008232:	4b1d      	ldr	r3, [pc, #116]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008238:	4a1b      	ldr	r2, [pc, #108]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800823a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800823e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008242:	4a19      	ldr	r2, [pc, #100]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f003 0301 	and.w	r3, r3, #1
 8008250:	2b00      	cmp	r3, #0
 8008252:	d016      	beq.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008254:	f7fb fa76 	bl	8003744 <HAL_GetTick>
 8008258:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800825a:	e00b      	b.n	8008274 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800825c:	f7fb fa72 	bl	8003744 <HAL_GetTick>
 8008260:	4602      	mov	r2, r0
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	1ad3      	subs	r3, r2, r3
 8008266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800826a:	4293      	cmp	r3, r2
 800826c:	d902      	bls.n	8008274 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	74fb      	strb	r3, [r7, #19]
            break;
 8008272:	e006      	b.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008274:	4b0c      	ldr	r3, [pc, #48]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800827a:	f003 0302 	and.w	r3, r3, #2
 800827e:	2b00      	cmp	r3, #0
 8008280:	d0ec      	beq.n	800825c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8008282:	7cfb      	ldrb	r3, [r7, #19]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d10c      	bne.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008288:	4b07      	ldr	r3, [pc, #28]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800828a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800828e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008298:	4903      	ldr	r1, [pc, #12]	@ (80082a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800829a:	4313      	orrs	r3, r2
 800829c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80082a0:	e008      	b.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80082a2:	7cfb      	ldrb	r3, [r7, #19]
 80082a4:	74bb      	strb	r3, [r7, #18]
 80082a6:	e005      	b.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80082a8:	40021000 	.word	0x40021000
 80082ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082b0:	7cfb      	ldrb	r3, [r7, #19]
 80082b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80082b4:	7c7b      	ldrb	r3, [r7, #17]
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d105      	bne.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082ba:	4ba0      	ldr	r3, [pc, #640]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082be:	4a9f      	ldr	r2, [pc, #636]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f003 0301 	and.w	r3, r3, #1
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00a      	beq.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80082d2:	4b9a      	ldr	r3, [pc, #616]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082d8:	f023 0203 	bic.w	r2, r3, #3
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082e0:	4996      	ldr	r1, [pc, #600]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082e2:	4313      	orrs	r3, r2
 80082e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 0302 	and.w	r3, r3, #2
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d00a      	beq.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80082f4:	4b91      	ldr	r3, [pc, #580]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80082f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082fa:	f023 020c 	bic.w	r2, r3, #12
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008302:	498e      	ldr	r1, [pc, #568]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008304:	4313      	orrs	r3, r2
 8008306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f003 0304 	and.w	r3, r3, #4
 8008312:	2b00      	cmp	r3, #0
 8008314:	d00a      	beq.n	800832c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008316:	4b89      	ldr	r3, [pc, #548]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008318:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800831c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008324:	4985      	ldr	r1, [pc, #532]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008326:	4313      	orrs	r3, r2
 8008328:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 0308 	and.w	r3, r3, #8
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00a      	beq.n	800834e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008338:	4b80      	ldr	r3, [pc, #512]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800833a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800833e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008346:	497d      	ldr	r1, [pc, #500]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008348:	4313      	orrs	r3, r2
 800834a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f003 0310 	and.w	r3, r3, #16
 8008356:	2b00      	cmp	r3, #0
 8008358:	d00a      	beq.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800835a:	4b78      	ldr	r3, [pc, #480]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800835c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008360:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008368:	4974      	ldr	r1, [pc, #464]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800836a:	4313      	orrs	r3, r2
 800836c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 0320 	and.w	r3, r3, #32
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00a      	beq.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800837c:	4b6f      	ldr	r3, [pc, #444]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800837e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008382:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800838a:	496c      	ldr	r1, [pc, #432]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800838c:	4313      	orrs	r3, r2
 800838e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800839a:	2b00      	cmp	r3, #0
 800839c:	d00a      	beq.n	80083b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800839e:	4b67      	ldr	r3, [pc, #412]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083ac:	4963      	ldr	r1, [pc, #396]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083ae:	4313      	orrs	r3, r2
 80083b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00a      	beq.n	80083d6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80083c0:	4b5e      	ldr	r3, [pc, #376]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083ce:	495b      	ldr	r1, [pc, #364]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083d0:	4313      	orrs	r3, r2
 80083d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00a      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80083e2:	4b56      	ldr	r3, [pc, #344]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083f0:	4952      	ldr	r1, [pc, #328]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80083f2:	4313      	orrs	r3, r2
 80083f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00a      	beq.n	800841a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008404:	4b4d      	ldr	r3, [pc, #308]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800840a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008412:	494a      	ldr	r1, [pc, #296]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008414:	4313      	orrs	r3, r2
 8008416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00a      	beq.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008426:	4b45      	ldr	r3, [pc, #276]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800842c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008434:	4941      	ldr	r1, [pc, #260]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008436:	4313      	orrs	r3, r2
 8008438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008444:	2b00      	cmp	r3, #0
 8008446:	d00a      	beq.n	800845e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008448:	4b3c      	ldr	r3, [pc, #240]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800844a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800844e:	f023 0203 	bic.w	r2, r3, #3
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008456:	4939      	ldr	r1, [pc, #228]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008458:	4313      	orrs	r3, r2
 800845a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d028      	beq.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800846a:	4b34      	ldr	r3, [pc, #208]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800846c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008470:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008478:	4930      	ldr	r1, [pc, #192]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800847a:	4313      	orrs	r3, r2
 800847c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008484:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008488:	d106      	bne.n	8008498 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800848a:	4b2c      	ldr	r3, [pc, #176]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	4a2b      	ldr	r2, [pc, #172]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008490:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008494:	60d3      	str	r3, [r2, #12]
 8008496:	e011      	b.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800849c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80084a0:	d10c      	bne.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	3304      	adds	r3, #4
 80084a6:	2101      	movs	r1, #1
 80084a8:	4618      	mov	r0, r3
 80084aa:	f000 f8f9 	bl	80086a0 <RCCEx_PLLSAI1_Config>
 80084ae:	4603      	mov	r3, r0
 80084b0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80084b2:	7cfb      	ldrb	r3, [r7, #19]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d001      	beq.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80084b8:	7cfb      	ldrb	r3, [r7, #19]
 80084ba:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d04d      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80084cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80084d0:	d108      	bne.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80084d2:	4b1a      	ldr	r3, [pc, #104]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80084d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80084d8:	4a18      	ldr	r2, [pc, #96]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80084da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80084de:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80084e2:	e012      	b.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80084e4:	4b15      	ldr	r3, [pc, #84]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80084e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80084ea:	4a14      	ldr	r2, [pc, #80]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80084ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80084f0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80084f4:	4b11      	ldr	r3, [pc, #68]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80084f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008502:	490e      	ldr	r1, [pc, #56]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008504:	4313      	orrs	r3, r2
 8008506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800850e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008512:	d106      	bne.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008514:	4b09      	ldr	r3, [pc, #36]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	4a08      	ldr	r2, [pc, #32]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800851a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800851e:	60d3      	str	r3, [r2, #12]
 8008520:	e020      	b.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008526:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800852a:	d109      	bne.n	8008540 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800852c:	4b03      	ldr	r3, [pc, #12]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	4a02      	ldr	r2, [pc, #8]	@ (800853c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8008532:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008536:	60d3      	str	r3, [r2, #12]
 8008538:	e014      	b.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800853a:	bf00      	nop
 800853c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008544:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008548:	d10c      	bne.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	3304      	adds	r3, #4
 800854e:	2101      	movs	r1, #1
 8008550:	4618      	mov	r0, r3
 8008552:	f000 f8a5 	bl	80086a0 <RCCEx_PLLSAI1_Config>
 8008556:	4603      	mov	r3, r0
 8008558:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800855a:	7cfb      	ldrb	r3, [r7, #19]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d001      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8008560:	7cfb      	ldrb	r3, [r7, #19]
 8008562:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800856c:	2b00      	cmp	r3, #0
 800856e:	d028      	beq.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008570:	4b4a      	ldr	r3, [pc, #296]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008576:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800857e:	4947      	ldr	r1, [pc, #284]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008580:	4313      	orrs	r3, r2
 8008582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800858a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800858e:	d106      	bne.n	800859e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008590:	4b42      	ldr	r3, [pc, #264]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	4a41      	ldr	r2, [pc, #260]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008596:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800859a:	60d3      	str	r3, [r2, #12]
 800859c:	e011      	b.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80085a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80085a6:	d10c      	bne.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	3304      	adds	r3, #4
 80085ac:	2101      	movs	r1, #1
 80085ae:	4618      	mov	r0, r3
 80085b0:	f000 f876 	bl	80086a0 <RCCEx_PLLSAI1_Config>
 80085b4:	4603      	mov	r3, r0
 80085b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80085b8:	7cfb      	ldrb	r3, [r7, #19]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d001      	beq.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80085be:	7cfb      	ldrb	r3, [r7, #19]
 80085c0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d01e      	beq.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80085ce:	4b33      	ldr	r3, [pc, #204]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085d4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085de:	492f      	ldr	r1, [pc, #188]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80085e0:	4313      	orrs	r3, r2
 80085e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085f0:	d10c      	bne.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	3304      	adds	r3, #4
 80085f6:	2102      	movs	r1, #2
 80085f8:	4618      	mov	r0, r3
 80085fa:	f000 f851 	bl	80086a0 <RCCEx_PLLSAI1_Config>
 80085fe:	4603      	mov	r3, r0
 8008600:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008602:	7cfb      	ldrb	r3, [r7, #19]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8008608:	7cfb      	ldrb	r3, [r7, #19]
 800860a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008614:	2b00      	cmp	r3, #0
 8008616:	d00b      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008618:	4b20      	ldr	r3, [pc, #128]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800861a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800861e:	f023 0204 	bic.w	r2, r3, #4
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008628:	491c      	ldr	r1, [pc, #112]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800862a:	4313      	orrs	r3, r2
 800862c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00b      	beq.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800863c:	4b17      	ldr	r3, [pc, #92]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800863e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008642:	f023 0218 	bic.w	r2, r3, #24
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800864c:	4913      	ldr	r1, [pc, #76]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800864e:	4313      	orrs	r3, r2
 8008650:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800865c:	2b00      	cmp	r3, #0
 800865e:	d017      	beq.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8008660:	4b0e      	ldr	r3, [pc, #56]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008662:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008666:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008670:	490a      	ldr	r1, [pc, #40]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008672:	4313      	orrs	r3, r2
 8008674:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800867e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008682:	d105      	bne.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008684:	4b05      	ldr	r3, [pc, #20]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	4a04      	ldr	r2, [pc, #16]	@ (800869c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800868a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800868e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008690:	7cbb      	ldrb	r3, [r7, #18]
}
 8008692:	4618      	mov	r0, r3
 8008694:	3718      	adds	r7, #24
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	40021000 	.word	0x40021000

080086a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80086aa:	2300      	movs	r3, #0
 80086ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80086ae:	4b72      	ldr	r3, [pc, #456]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 80086b0:	68db      	ldr	r3, [r3, #12]
 80086b2:	f003 0303 	and.w	r3, r3, #3
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00e      	beq.n	80086d8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80086ba:	4b6f      	ldr	r3, [pc, #444]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 80086bc:	68db      	ldr	r3, [r3, #12]
 80086be:	f003 0203 	and.w	r2, r3, #3
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d103      	bne.n	80086d2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
       ||
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d142      	bne.n	8008758 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	73fb      	strb	r3, [r7, #15]
 80086d6:	e03f      	b.n	8008758 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2b03      	cmp	r3, #3
 80086de:	d018      	beq.n	8008712 <RCCEx_PLLSAI1_Config+0x72>
 80086e0:	2b03      	cmp	r3, #3
 80086e2:	d825      	bhi.n	8008730 <RCCEx_PLLSAI1_Config+0x90>
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d002      	beq.n	80086ee <RCCEx_PLLSAI1_Config+0x4e>
 80086e8:	2b02      	cmp	r3, #2
 80086ea:	d009      	beq.n	8008700 <RCCEx_PLLSAI1_Config+0x60>
 80086ec:	e020      	b.n	8008730 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80086ee:	4b62      	ldr	r3, [pc, #392]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 0302 	and.w	r3, r3, #2
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d11d      	bne.n	8008736 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80086fa:	2301      	movs	r3, #1
 80086fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80086fe:	e01a      	b.n	8008736 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008700:	4b5d      	ldr	r3, [pc, #372]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008708:	2b00      	cmp	r3, #0
 800870a:	d116      	bne.n	800873a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008710:	e013      	b.n	800873a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008712:	4b59      	ldr	r3, [pc, #356]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800871a:	2b00      	cmp	r3, #0
 800871c:	d10f      	bne.n	800873e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800871e:	4b56      	ldr	r3, [pc, #344]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008726:	2b00      	cmp	r3, #0
 8008728:	d109      	bne.n	800873e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800872e:	e006      	b.n	800873e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	73fb      	strb	r3, [r7, #15]
      break;
 8008734:	e004      	b.n	8008740 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8008736:	bf00      	nop
 8008738:	e002      	b.n	8008740 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800873a:	bf00      	nop
 800873c:	e000      	b.n	8008740 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800873e:	bf00      	nop
    }

    if(status == HAL_OK)
 8008740:	7bfb      	ldrb	r3, [r7, #15]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d108      	bne.n	8008758 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8008746:	4b4c      	ldr	r3, [pc, #304]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	f023 0203 	bic.w	r2, r3, #3
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4949      	ldr	r1, [pc, #292]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008754:	4313      	orrs	r3, r2
 8008756:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008758:	7bfb      	ldrb	r3, [r7, #15]
 800875a:	2b00      	cmp	r3, #0
 800875c:	f040 8086 	bne.w	800886c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008760:	4b45      	ldr	r3, [pc, #276]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a44      	ldr	r2, [pc, #272]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008766:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800876a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800876c:	f7fa ffea 	bl	8003744 <HAL_GetTick>
 8008770:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008772:	e009      	b.n	8008788 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008774:	f7fa ffe6 	bl	8003744 <HAL_GetTick>
 8008778:	4602      	mov	r2, r0
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	1ad3      	subs	r3, r2, r3
 800877e:	2b02      	cmp	r3, #2
 8008780:	d902      	bls.n	8008788 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8008782:	2303      	movs	r3, #3
 8008784:	73fb      	strb	r3, [r7, #15]
        break;
 8008786:	e005      	b.n	8008794 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008788:	4b3b      	ldr	r3, [pc, #236]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d1ef      	bne.n	8008774 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8008794:	7bfb      	ldrb	r3, [r7, #15]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d168      	bne.n	800886c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d113      	bne.n	80087c8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80087a0:	4b35      	ldr	r3, [pc, #212]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 80087a2:	691a      	ldr	r2, [r3, #16]
 80087a4:	4b35      	ldr	r3, [pc, #212]	@ (800887c <RCCEx_PLLSAI1_Config+0x1dc>)
 80087a6:	4013      	ands	r3, r2
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	6892      	ldr	r2, [r2, #8]
 80087ac:	0211      	lsls	r1, r2, #8
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	68d2      	ldr	r2, [r2, #12]
 80087b2:	06d2      	lsls	r2, r2, #27
 80087b4:	4311      	orrs	r1, r2
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	6852      	ldr	r2, [r2, #4]
 80087ba:	3a01      	subs	r2, #1
 80087bc:	0112      	lsls	r2, r2, #4
 80087be:	430a      	orrs	r2, r1
 80087c0:	492d      	ldr	r1, [pc, #180]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 80087c2:	4313      	orrs	r3, r2
 80087c4:	610b      	str	r3, [r1, #16]
 80087c6:	e02d      	b.n	8008824 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d115      	bne.n	80087fa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80087ce:	4b2a      	ldr	r3, [pc, #168]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 80087d0:	691a      	ldr	r2, [r3, #16]
 80087d2:	4b2b      	ldr	r3, [pc, #172]	@ (8008880 <RCCEx_PLLSAI1_Config+0x1e0>)
 80087d4:	4013      	ands	r3, r2
 80087d6:	687a      	ldr	r2, [r7, #4]
 80087d8:	6892      	ldr	r2, [r2, #8]
 80087da:	0211      	lsls	r1, r2, #8
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	6912      	ldr	r2, [r2, #16]
 80087e0:	0852      	lsrs	r2, r2, #1
 80087e2:	3a01      	subs	r2, #1
 80087e4:	0552      	lsls	r2, r2, #21
 80087e6:	4311      	orrs	r1, r2
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	6852      	ldr	r2, [r2, #4]
 80087ec:	3a01      	subs	r2, #1
 80087ee:	0112      	lsls	r2, r2, #4
 80087f0:	430a      	orrs	r2, r1
 80087f2:	4921      	ldr	r1, [pc, #132]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 80087f4:	4313      	orrs	r3, r2
 80087f6:	610b      	str	r3, [r1, #16]
 80087f8:	e014      	b.n	8008824 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80087fa:	4b1f      	ldr	r3, [pc, #124]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 80087fc:	691a      	ldr	r2, [r3, #16]
 80087fe:	4b21      	ldr	r3, [pc, #132]	@ (8008884 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008800:	4013      	ands	r3, r2
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	6892      	ldr	r2, [r2, #8]
 8008806:	0211      	lsls	r1, r2, #8
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	6952      	ldr	r2, [r2, #20]
 800880c:	0852      	lsrs	r2, r2, #1
 800880e:	3a01      	subs	r2, #1
 8008810:	0652      	lsls	r2, r2, #25
 8008812:	4311      	orrs	r1, r2
 8008814:	687a      	ldr	r2, [r7, #4]
 8008816:	6852      	ldr	r2, [r2, #4]
 8008818:	3a01      	subs	r2, #1
 800881a:	0112      	lsls	r2, r2, #4
 800881c:	430a      	orrs	r2, r1
 800881e:	4916      	ldr	r1, [pc, #88]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008820:	4313      	orrs	r3, r2
 8008822:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008824:	4b14      	ldr	r3, [pc, #80]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a13      	ldr	r2, [pc, #76]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 800882a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800882e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008830:	f7fa ff88 	bl	8003744 <HAL_GetTick>
 8008834:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008836:	e009      	b.n	800884c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008838:	f7fa ff84 	bl	8003744 <HAL_GetTick>
 800883c:	4602      	mov	r2, r0
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	1ad3      	subs	r3, r2, r3
 8008842:	2b02      	cmp	r3, #2
 8008844:	d902      	bls.n	800884c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8008846:	2303      	movs	r3, #3
 8008848:	73fb      	strb	r3, [r7, #15]
          break;
 800884a:	e005      	b.n	8008858 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800884c:	4b0a      	ldr	r3, [pc, #40]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008854:	2b00      	cmp	r3, #0
 8008856:	d0ef      	beq.n	8008838 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008858:	7bfb      	ldrb	r3, [r7, #15]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d106      	bne.n	800886c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800885e:	4b06      	ldr	r3, [pc, #24]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008860:	691a      	ldr	r2, [r3, #16]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	699b      	ldr	r3, [r3, #24]
 8008866:	4904      	ldr	r1, [pc, #16]	@ (8008878 <RCCEx_PLLSAI1_Config+0x1d8>)
 8008868:	4313      	orrs	r3, r2
 800886a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800886c:	7bfb      	ldrb	r3, [r7, #15]
}
 800886e:	4618      	mov	r0, r3
 8008870:	3710      	adds	r7, #16
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	40021000 	.word	0x40021000
 800887c:	07ff800f 	.word	0x07ff800f
 8008880:	ff9f800f 	.word	0xff9f800f
 8008884:	f9ff800f 	.word	0xf9ff800f

08008888 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008892:	2300      	movs	r3, #0
 8008894:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008896:	4b72      	ldr	r3, [pc, #456]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008898:	68db      	ldr	r3, [r3, #12]
 800889a:	f003 0303 	and.w	r3, r3, #3
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00e      	beq.n	80088c0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80088a2:	4b6f      	ldr	r3, [pc, #444]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80088a4:	68db      	ldr	r3, [r3, #12]
 80088a6:	f003 0203 	and.w	r2, r3, #3
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d103      	bne.n	80088ba <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
       ||
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d142      	bne.n	8008940 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	73fb      	strb	r3, [r7, #15]
 80088be:	e03f      	b.n	8008940 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	2b03      	cmp	r3, #3
 80088c6:	d018      	beq.n	80088fa <RCCEx_PLLSAI2_Config+0x72>
 80088c8:	2b03      	cmp	r3, #3
 80088ca:	d825      	bhi.n	8008918 <RCCEx_PLLSAI2_Config+0x90>
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d002      	beq.n	80088d6 <RCCEx_PLLSAI2_Config+0x4e>
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d009      	beq.n	80088e8 <RCCEx_PLLSAI2_Config+0x60>
 80088d4:	e020      	b.n	8008918 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80088d6:	4b62      	ldr	r3, [pc, #392]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f003 0302 	and.w	r3, r3, #2
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d11d      	bne.n	800891e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80088e6:	e01a      	b.n	800891e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80088e8:	4b5d      	ldr	r3, [pc, #372]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d116      	bne.n	8008922 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80088f4:	2301      	movs	r3, #1
 80088f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80088f8:	e013      	b.n	8008922 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80088fa:	4b59      	ldr	r3, [pc, #356]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008902:	2b00      	cmp	r3, #0
 8008904:	d10f      	bne.n	8008926 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008906:	4b56      	ldr	r3, [pc, #344]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800890e:	2b00      	cmp	r3, #0
 8008910:	d109      	bne.n	8008926 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8008912:	2301      	movs	r3, #1
 8008914:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008916:	e006      	b.n	8008926 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	73fb      	strb	r3, [r7, #15]
      break;
 800891c:	e004      	b.n	8008928 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800891e:	bf00      	nop
 8008920:	e002      	b.n	8008928 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008922:	bf00      	nop
 8008924:	e000      	b.n	8008928 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008926:	bf00      	nop
    }

    if(status == HAL_OK)
 8008928:	7bfb      	ldrb	r3, [r7, #15]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d108      	bne.n	8008940 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800892e:	4b4c      	ldr	r3, [pc, #304]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008930:	68db      	ldr	r3, [r3, #12]
 8008932:	f023 0203 	bic.w	r2, r3, #3
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4949      	ldr	r1, [pc, #292]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 800893c:	4313      	orrs	r3, r2
 800893e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008940:	7bfb      	ldrb	r3, [r7, #15]
 8008942:	2b00      	cmp	r3, #0
 8008944:	f040 8086 	bne.w	8008a54 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008948:	4b45      	ldr	r3, [pc, #276]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a44      	ldr	r2, [pc, #272]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 800894e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008952:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008954:	f7fa fef6 	bl	8003744 <HAL_GetTick>
 8008958:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800895a:	e009      	b.n	8008970 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800895c:	f7fa fef2 	bl	8003744 <HAL_GetTick>
 8008960:	4602      	mov	r2, r0
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	1ad3      	subs	r3, r2, r3
 8008966:	2b02      	cmp	r3, #2
 8008968:	d902      	bls.n	8008970 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800896a:	2303      	movs	r3, #3
 800896c:	73fb      	strb	r3, [r7, #15]
        break;
 800896e:	e005      	b.n	800897c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008970:	4b3b      	ldr	r3, [pc, #236]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1ef      	bne.n	800895c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800897c:	7bfb      	ldrb	r3, [r7, #15]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d168      	bne.n	8008a54 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d113      	bne.n	80089b0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008988:	4b35      	ldr	r3, [pc, #212]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 800898a:	695a      	ldr	r2, [r3, #20]
 800898c:	4b35      	ldr	r3, [pc, #212]	@ (8008a64 <RCCEx_PLLSAI2_Config+0x1dc>)
 800898e:	4013      	ands	r3, r2
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	6892      	ldr	r2, [r2, #8]
 8008994:	0211      	lsls	r1, r2, #8
 8008996:	687a      	ldr	r2, [r7, #4]
 8008998:	68d2      	ldr	r2, [r2, #12]
 800899a:	06d2      	lsls	r2, r2, #27
 800899c:	4311      	orrs	r1, r2
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	6852      	ldr	r2, [r2, #4]
 80089a2:	3a01      	subs	r2, #1
 80089a4:	0112      	lsls	r2, r2, #4
 80089a6:	430a      	orrs	r2, r1
 80089a8:	492d      	ldr	r1, [pc, #180]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80089aa:	4313      	orrs	r3, r2
 80089ac:	614b      	str	r3, [r1, #20]
 80089ae:	e02d      	b.n	8008a0c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d115      	bne.n	80089e2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80089b6:	4b2a      	ldr	r3, [pc, #168]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80089b8:	695a      	ldr	r2, [r3, #20]
 80089ba:	4b2b      	ldr	r3, [pc, #172]	@ (8008a68 <RCCEx_PLLSAI2_Config+0x1e0>)
 80089bc:	4013      	ands	r3, r2
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	6892      	ldr	r2, [r2, #8]
 80089c2:	0211      	lsls	r1, r2, #8
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	6912      	ldr	r2, [r2, #16]
 80089c8:	0852      	lsrs	r2, r2, #1
 80089ca:	3a01      	subs	r2, #1
 80089cc:	0552      	lsls	r2, r2, #21
 80089ce:	4311      	orrs	r1, r2
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	6852      	ldr	r2, [r2, #4]
 80089d4:	3a01      	subs	r2, #1
 80089d6:	0112      	lsls	r2, r2, #4
 80089d8:	430a      	orrs	r2, r1
 80089da:	4921      	ldr	r1, [pc, #132]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80089dc:	4313      	orrs	r3, r2
 80089de:	614b      	str	r3, [r1, #20]
 80089e0:	e014      	b.n	8008a0c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80089e2:	4b1f      	ldr	r3, [pc, #124]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80089e4:	695a      	ldr	r2, [r3, #20]
 80089e6:	4b21      	ldr	r3, [pc, #132]	@ (8008a6c <RCCEx_PLLSAI2_Config+0x1e4>)
 80089e8:	4013      	ands	r3, r2
 80089ea:	687a      	ldr	r2, [r7, #4]
 80089ec:	6892      	ldr	r2, [r2, #8]
 80089ee:	0211      	lsls	r1, r2, #8
 80089f0:	687a      	ldr	r2, [r7, #4]
 80089f2:	6952      	ldr	r2, [r2, #20]
 80089f4:	0852      	lsrs	r2, r2, #1
 80089f6:	3a01      	subs	r2, #1
 80089f8:	0652      	lsls	r2, r2, #25
 80089fa:	4311      	orrs	r1, r2
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	6852      	ldr	r2, [r2, #4]
 8008a00:	3a01      	subs	r2, #1
 8008a02:	0112      	lsls	r2, r2, #4
 8008a04:	430a      	orrs	r2, r1
 8008a06:	4916      	ldr	r1, [pc, #88]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008a0c:	4b14      	ldr	r3, [pc, #80]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a13      	ldr	r2, [pc, #76]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008a12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a18:	f7fa fe94 	bl	8003744 <HAL_GetTick>
 8008a1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008a1e:	e009      	b.n	8008a34 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008a20:	f7fa fe90 	bl	8003744 <HAL_GetTick>
 8008a24:	4602      	mov	r2, r0
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	1ad3      	subs	r3, r2, r3
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	d902      	bls.n	8008a34 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	73fb      	strb	r3, [r7, #15]
          break;
 8008a32:	e005      	b.n	8008a40 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008a34:	4b0a      	ldr	r3, [pc, #40]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d0ef      	beq.n	8008a20 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008a40:	7bfb      	ldrb	r3, [r7, #15]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d106      	bne.n	8008a54 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008a46:	4b06      	ldr	r3, [pc, #24]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008a48:	695a      	ldr	r2, [r3, #20]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	699b      	ldr	r3, [r3, #24]
 8008a4e:	4904      	ldr	r1, [pc, #16]	@ (8008a60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008a50:	4313      	orrs	r3, r2
 8008a52:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	40021000 	.word	0x40021000
 8008a64:	07ff800f 	.word	0x07ff800f
 8008a68:	ff9f800f 	.word	0xff9f800f
 8008a6c:	f9ff800f 	.word	0xf9ff800f

08008a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d101      	bne.n	8008a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e049      	b.n	8008b16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d106      	bne.n	8008a9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f7fa fc1c 	bl	80032d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	3304      	adds	r3, #4
 8008aac:	4619      	mov	r1, r3
 8008aae:	4610      	mov	r0, r2
 8008ab0:	f000 fb2e 	bl	8009110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3708      	adds	r7, #8
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}
	...

08008b20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b085      	sub	sp, #20
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d001      	beq.n	8008b38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008b34:	2301      	movs	r3, #1
 8008b36:	e047      	b.n	8008bc8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a23      	ldr	r2, [pc, #140]	@ (8008bd4 <HAL_TIM_Base_Start+0xb4>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d01d      	beq.n	8008b86 <HAL_TIM_Base_Start+0x66>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b52:	d018      	beq.n	8008b86 <HAL_TIM_Base_Start+0x66>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a1f      	ldr	r2, [pc, #124]	@ (8008bd8 <HAL_TIM_Base_Start+0xb8>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d013      	beq.n	8008b86 <HAL_TIM_Base_Start+0x66>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a1e      	ldr	r2, [pc, #120]	@ (8008bdc <HAL_TIM_Base_Start+0xbc>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d00e      	beq.n	8008b86 <HAL_TIM_Base_Start+0x66>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a1c      	ldr	r2, [pc, #112]	@ (8008be0 <HAL_TIM_Base_Start+0xc0>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d009      	beq.n	8008b86 <HAL_TIM_Base_Start+0x66>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a1b      	ldr	r2, [pc, #108]	@ (8008be4 <HAL_TIM_Base_Start+0xc4>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d004      	beq.n	8008b86 <HAL_TIM_Base_Start+0x66>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a19      	ldr	r2, [pc, #100]	@ (8008be8 <HAL_TIM_Base_Start+0xc8>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d115      	bne.n	8008bb2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	689a      	ldr	r2, [r3, #8]
 8008b8c:	4b17      	ldr	r3, [pc, #92]	@ (8008bec <HAL_TIM_Base_Start+0xcc>)
 8008b8e:	4013      	ands	r3, r2
 8008b90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2b06      	cmp	r3, #6
 8008b96:	d015      	beq.n	8008bc4 <HAL_TIM_Base_Start+0xa4>
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b9e:	d011      	beq.n	8008bc4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f042 0201 	orr.w	r2, r2, #1
 8008bae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bb0:	e008      	b.n	8008bc4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f042 0201 	orr.w	r2, r2, #1
 8008bc0:	601a      	str	r2, [r3, #0]
 8008bc2:	e000      	b.n	8008bc6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3714      	adds	r7, #20
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd2:	4770      	bx	lr
 8008bd4:	40012c00 	.word	0x40012c00
 8008bd8:	40000400 	.word	0x40000400
 8008bdc:	40000800 	.word	0x40000800
 8008be0:	40000c00 	.word	0x40000c00
 8008be4:	40013400 	.word	0x40013400
 8008be8:	40014000 	.word	0x40014000
 8008bec:	00010007 	.word	0x00010007

08008bf0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b083      	sub	sp, #12
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	6a1a      	ldr	r2, [r3, #32]
 8008bfe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008c02:	4013      	ands	r3, r2
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d10f      	bne.n	8008c28 <HAL_TIM_Base_Stop+0x38>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	6a1a      	ldr	r2, [r3, #32]
 8008c0e:	f240 4344 	movw	r3, #1092	@ 0x444
 8008c12:	4013      	ands	r3, r2
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d107      	bne.n	8008c28 <HAL_TIM_Base_Stop+0x38>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f022 0201 	bic.w	r2, r2, #1
 8008c26:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	370c      	adds	r7, #12
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr
	...

08008c40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c4e:	b2db      	uxtb	r3, r3
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d001      	beq.n	8008c58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008c54:	2301      	movs	r3, #1
 8008c56:	e04f      	b.n	8008cf8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2202      	movs	r2, #2
 8008c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68da      	ldr	r2, [r3, #12]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f042 0201 	orr.w	r2, r2, #1
 8008c6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a23      	ldr	r2, [pc, #140]	@ (8008d04 <HAL_TIM_Base_Start_IT+0xc4>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d01d      	beq.n	8008cb6 <HAL_TIM_Base_Start_IT+0x76>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c82:	d018      	beq.n	8008cb6 <HAL_TIM_Base_Start_IT+0x76>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a1f      	ldr	r2, [pc, #124]	@ (8008d08 <HAL_TIM_Base_Start_IT+0xc8>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d013      	beq.n	8008cb6 <HAL_TIM_Base_Start_IT+0x76>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a1e      	ldr	r2, [pc, #120]	@ (8008d0c <HAL_TIM_Base_Start_IT+0xcc>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d00e      	beq.n	8008cb6 <HAL_TIM_Base_Start_IT+0x76>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a1c      	ldr	r2, [pc, #112]	@ (8008d10 <HAL_TIM_Base_Start_IT+0xd0>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d009      	beq.n	8008cb6 <HAL_TIM_Base_Start_IT+0x76>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a1b      	ldr	r2, [pc, #108]	@ (8008d14 <HAL_TIM_Base_Start_IT+0xd4>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d004      	beq.n	8008cb6 <HAL_TIM_Base_Start_IT+0x76>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a19      	ldr	r2, [pc, #100]	@ (8008d18 <HAL_TIM_Base_Start_IT+0xd8>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d115      	bne.n	8008ce2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	689a      	ldr	r2, [r3, #8]
 8008cbc:	4b17      	ldr	r3, [pc, #92]	@ (8008d1c <HAL_TIM_Base_Start_IT+0xdc>)
 8008cbe:	4013      	ands	r3, r2
 8008cc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2b06      	cmp	r3, #6
 8008cc6:	d015      	beq.n	8008cf4 <HAL_TIM_Base_Start_IT+0xb4>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cce:	d011      	beq.n	8008cf4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f042 0201 	orr.w	r2, r2, #1
 8008cde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ce0:	e008      	b.n	8008cf4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f042 0201 	orr.w	r2, r2, #1
 8008cf0:	601a      	str	r2, [r3, #0]
 8008cf2:	e000      	b.n	8008cf6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cf4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3714      	adds	r7, #20
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr
 8008d04:	40012c00 	.word	0x40012c00
 8008d08:	40000400 	.word	0x40000400
 8008d0c:	40000800 	.word	0x40000800
 8008d10:	40000c00 	.word	0x40000c00
 8008d14:	40013400 	.word	0x40013400
 8008d18:	40014000 	.word	0x40014000
 8008d1c:	00010007 	.word	0x00010007

08008d20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b084      	sub	sp, #16
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	68db      	ldr	r3, [r3, #12]
 8008d2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	f003 0302 	and.w	r3, r3, #2
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d020      	beq.n	8008d84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f003 0302 	and.w	r3, r3, #2
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d01b      	beq.n	8008d84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f06f 0202 	mvn.w	r2, #2
 8008d54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	699b      	ldr	r3, [r3, #24]
 8008d62:	f003 0303 	and.w	r3, r3, #3
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d003      	beq.n	8008d72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 f9b2 	bl	80090d4 <HAL_TIM_IC_CaptureCallback>
 8008d70:	e005      	b.n	8008d7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 f9a4 	bl	80090c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f000 f9b5 	bl	80090e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	f003 0304 	and.w	r3, r3, #4
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d020      	beq.n	8008dd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f003 0304 	and.w	r3, r3, #4
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d01b      	beq.n	8008dd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f06f 0204 	mvn.w	r2, #4
 8008da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2202      	movs	r2, #2
 8008da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	699b      	ldr	r3, [r3, #24]
 8008dae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d003      	beq.n	8008dbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f98c 	bl	80090d4 <HAL_TIM_IC_CaptureCallback>
 8008dbc:	e005      	b.n	8008dca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 f97e 	bl	80090c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 f98f 	bl	80090e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	f003 0308 	and.w	r3, r3, #8
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d020      	beq.n	8008e1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f003 0308 	and.w	r3, r3, #8
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d01b      	beq.n	8008e1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f06f 0208 	mvn.w	r2, #8
 8008dec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2204      	movs	r2, #4
 8008df2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	69db      	ldr	r3, [r3, #28]
 8008dfa:	f003 0303 	and.w	r3, r3, #3
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d003      	beq.n	8008e0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 f966 	bl	80090d4 <HAL_TIM_IC_CaptureCallback>
 8008e08:	e005      	b.n	8008e16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 f958 	bl	80090c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 f969 	bl	80090e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	f003 0310 	and.w	r3, r3, #16
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d020      	beq.n	8008e68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	f003 0310 	and.w	r3, r3, #16
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d01b      	beq.n	8008e68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f06f 0210 	mvn.w	r2, #16
 8008e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2208      	movs	r2, #8
 8008e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	69db      	ldr	r3, [r3, #28]
 8008e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d003      	beq.n	8008e56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 f940 	bl	80090d4 <HAL_TIM_IC_CaptureCallback>
 8008e54:	e005      	b.n	8008e62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f000 f932 	bl	80090c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 f943 	bl	80090e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	f003 0301 	and.w	r3, r3, #1
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d00c      	beq.n	8008e8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f003 0301 	and.w	r3, r3, #1
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d007      	beq.n	8008e8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f06f 0201 	mvn.w	r2, #1
 8008e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f7f9 f83e 	bl	8001f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d104      	bne.n	8008ea0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d00c      	beq.n	8008eba <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d007      	beq.n	8008eba <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008eb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 fafd 	bl	80094b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d00c      	beq.n	8008ede <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d007      	beq.n	8008ede <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008ed6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f000 faf5 	bl	80094c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d00c      	beq.n	8008f02 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d007      	beq.n	8008f02 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f000 f8fd 	bl	80090fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	f003 0320 	and.w	r3, r3, #32
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d00c      	beq.n	8008f26 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f003 0320 	and.w	r3, r3, #32
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d007      	beq.n	8008f26 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f06f 0220 	mvn.w	r2, #32
 8008f1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f000 fabd 	bl	80094a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f26:	bf00      	nop
 8008f28:	3710      	adds	r7, #16
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}

08008f2e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f2e:	b580      	push	{r7, lr}
 8008f30:	b084      	sub	sp, #16
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	6078      	str	r0, [r7, #4]
 8008f36:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d101      	bne.n	8008f4a <HAL_TIM_ConfigClockSource+0x1c>
 8008f46:	2302      	movs	r3, #2
 8008f48:	e0b6      	b.n	80090b8 <HAL_TIM_ConfigClockSource+0x18a>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2202      	movs	r2, #2
 8008f56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f68:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008f6c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f74:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f86:	d03e      	beq.n	8009006 <HAL_TIM_ConfigClockSource+0xd8>
 8008f88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f8c:	f200 8087 	bhi.w	800909e <HAL_TIM_ConfigClockSource+0x170>
 8008f90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f94:	f000 8086 	beq.w	80090a4 <HAL_TIM_ConfigClockSource+0x176>
 8008f98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f9c:	d87f      	bhi.n	800909e <HAL_TIM_ConfigClockSource+0x170>
 8008f9e:	2b70      	cmp	r3, #112	@ 0x70
 8008fa0:	d01a      	beq.n	8008fd8 <HAL_TIM_ConfigClockSource+0xaa>
 8008fa2:	2b70      	cmp	r3, #112	@ 0x70
 8008fa4:	d87b      	bhi.n	800909e <HAL_TIM_ConfigClockSource+0x170>
 8008fa6:	2b60      	cmp	r3, #96	@ 0x60
 8008fa8:	d050      	beq.n	800904c <HAL_TIM_ConfigClockSource+0x11e>
 8008faa:	2b60      	cmp	r3, #96	@ 0x60
 8008fac:	d877      	bhi.n	800909e <HAL_TIM_ConfigClockSource+0x170>
 8008fae:	2b50      	cmp	r3, #80	@ 0x50
 8008fb0:	d03c      	beq.n	800902c <HAL_TIM_ConfigClockSource+0xfe>
 8008fb2:	2b50      	cmp	r3, #80	@ 0x50
 8008fb4:	d873      	bhi.n	800909e <HAL_TIM_ConfigClockSource+0x170>
 8008fb6:	2b40      	cmp	r3, #64	@ 0x40
 8008fb8:	d058      	beq.n	800906c <HAL_TIM_ConfigClockSource+0x13e>
 8008fba:	2b40      	cmp	r3, #64	@ 0x40
 8008fbc:	d86f      	bhi.n	800909e <HAL_TIM_ConfigClockSource+0x170>
 8008fbe:	2b30      	cmp	r3, #48	@ 0x30
 8008fc0:	d064      	beq.n	800908c <HAL_TIM_ConfigClockSource+0x15e>
 8008fc2:	2b30      	cmp	r3, #48	@ 0x30
 8008fc4:	d86b      	bhi.n	800909e <HAL_TIM_ConfigClockSource+0x170>
 8008fc6:	2b20      	cmp	r3, #32
 8008fc8:	d060      	beq.n	800908c <HAL_TIM_ConfigClockSource+0x15e>
 8008fca:	2b20      	cmp	r3, #32
 8008fcc:	d867      	bhi.n	800909e <HAL_TIM_ConfigClockSource+0x170>
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d05c      	beq.n	800908c <HAL_TIM_ConfigClockSource+0x15e>
 8008fd2:	2b10      	cmp	r3, #16
 8008fd4:	d05a      	beq.n	800908c <HAL_TIM_ConfigClockSource+0x15e>
 8008fd6:	e062      	b.n	800909e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008fe8:	f000 f9b2 	bl	8009350 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008ffa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	609a      	str	r2, [r3, #8]
      break;
 8009004:	e04f      	b.n	80090a6 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009016:	f000 f99b 	bl	8009350 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	689a      	ldr	r2, [r3, #8]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009028:	609a      	str	r2, [r3, #8]
      break;
 800902a:	e03c      	b.n	80090a6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009038:	461a      	mov	r2, r3
 800903a:	f000 f90f 	bl	800925c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2150      	movs	r1, #80	@ 0x50
 8009044:	4618      	mov	r0, r3
 8009046:	f000 f968 	bl	800931a <TIM_ITRx_SetConfig>
      break;
 800904a:	e02c      	b.n	80090a6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009058:	461a      	mov	r2, r3
 800905a:	f000 f92e 	bl	80092ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2160      	movs	r1, #96	@ 0x60
 8009064:	4618      	mov	r0, r3
 8009066:	f000 f958 	bl	800931a <TIM_ITRx_SetConfig>
      break;
 800906a:	e01c      	b.n	80090a6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009078:	461a      	mov	r2, r3
 800907a:	f000 f8ef 	bl	800925c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2140      	movs	r1, #64	@ 0x40
 8009084:	4618      	mov	r0, r3
 8009086:	f000 f948 	bl	800931a <TIM_ITRx_SetConfig>
      break;
 800908a:	e00c      	b.n	80090a6 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681a      	ldr	r2, [r3, #0]
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4619      	mov	r1, r3
 8009096:	4610      	mov	r0, r2
 8009098:	f000 f93f 	bl	800931a <TIM_ITRx_SetConfig>
      break;
 800909c:	e003      	b.n	80090a6 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	73fb      	strb	r3, [r7, #15]
      break;
 80090a2:	e000      	b.n	80090a6 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80090a4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2201      	movs	r2, #1
 80090aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2200      	movs	r2, #0
 80090b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80090b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3710      	adds	r7, #16
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}

080090c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80090dc:	bf00      	nop
 80090de:	370c      	adds	r7, #12
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b083      	sub	sp, #12
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009110:	b480      	push	{r7}
 8009112:	b085      	sub	sp, #20
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a46      	ldr	r2, [pc, #280]	@ (800923c <TIM_Base_SetConfig+0x12c>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d013      	beq.n	8009150 <TIM_Base_SetConfig+0x40>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800912e:	d00f      	beq.n	8009150 <TIM_Base_SetConfig+0x40>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4a43      	ldr	r2, [pc, #268]	@ (8009240 <TIM_Base_SetConfig+0x130>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d00b      	beq.n	8009150 <TIM_Base_SetConfig+0x40>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a42      	ldr	r2, [pc, #264]	@ (8009244 <TIM_Base_SetConfig+0x134>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d007      	beq.n	8009150 <TIM_Base_SetConfig+0x40>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a41      	ldr	r2, [pc, #260]	@ (8009248 <TIM_Base_SetConfig+0x138>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d003      	beq.n	8009150 <TIM_Base_SetConfig+0x40>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a40      	ldr	r2, [pc, #256]	@ (800924c <TIM_Base_SetConfig+0x13c>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d108      	bne.n	8009162 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009156:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	685b      	ldr	r3, [r3, #4]
 800915c:	68fa      	ldr	r2, [r7, #12]
 800915e:	4313      	orrs	r3, r2
 8009160:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	4a35      	ldr	r2, [pc, #212]	@ (800923c <TIM_Base_SetConfig+0x12c>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d01f      	beq.n	80091aa <TIM_Base_SetConfig+0x9a>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009170:	d01b      	beq.n	80091aa <TIM_Base_SetConfig+0x9a>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	4a32      	ldr	r2, [pc, #200]	@ (8009240 <TIM_Base_SetConfig+0x130>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d017      	beq.n	80091aa <TIM_Base_SetConfig+0x9a>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	4a31      	ldr	r2, [pc, #196]	@ (8009244 <TIM_Base_SetConfig+0x134>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d013      	beq.n	80091aa <TIM_Base_SetConfig+0x9a>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	4a30      	ldr	r2, [pc, #192]	@ (8009248 <TIM_Base_SetConfig+0x138>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d00f      	beq.n	80091aa <TIM_Base_SetConfig+0x9a>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a2f      	ldr	r2, [pc, #188]	@ (800924c <TIM_Base_SetConfig+0x13c>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d00b      	beq.n	80091aa <TIM_Base_SetConfig+0x9a>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a2e      	ldr	r2, [pc, #184]	@ (8009250 <TIM_Base_SetConfig+0x140>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d007      	beq.n	80091aa <TIM_Base_SetConfig+0x9a>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a2d      	ldr	r2, [pc, #180]	@ (8009254 <TIM_Base_SetConfig+0x144>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d003      	beq.n	80091aa <TIM_Base_SetConfig+0x9a>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	4a2c      	ldr	r2, [pc, #176]	@ (8009258 <TIM_Base_SetConfig+0x148>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d108      	bne.n	80091bc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	68db      	ldr	r3, [r3, #12]
 80091b6:	68fa      	ldr	r2, [r7, #12]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	695b      	ldr	r3, [r3, #20]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	68fa      	ldr	r2, [r7, #12]
 80091ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	689a      	ldr	r2, [r3, #8]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	4a16      	ldr	r2, [pc, #88]	@ (800923c <TIM_Base_SetConfig+0x12c>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d00f      	beq.n	8009208 <TIM_Base_SetConfig+0xf8>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	4a18      	ldr	r2, [pc, #96]	@ (800924c <TIM_Base_SetConfig+0x13c>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d00b      	beq.n	8009208 <TIM_Base_SetConfig+0xf8>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4a17      	ldr	r2, [pc, #92]	@ (8009250 <TIM_Base_SetConfig+0x140>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d007      	beq.n	8009208 <TIM_Base_SetConfig+0xf8>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a16      	ldr	r2, [pc, #88]	@ (8009254 <TIM_Base_SetConfig+0x144>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d003      	beq.n	8009208 <TIM_Base_SetConfig+0xf8>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4a15      	ldr	r2, [pc, #84]	@ (8009258 <TIM_Base_SetConfig+0x148>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d103      	bne.n	8009210 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	691a      	ldr	r2, [r3, #16]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	691b      	ldr	r3, [r3, #16]
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	2b01      	cmp	r3, #1
 8009220:	d105      	bne.n	800922e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	691b      	ldr	r3, [r3, #16]
 8009226:	f023 0201 	bic.w	r2, r3, #1
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	611a      	str	r2, [r3, #16]
  }
}
 800922e:	bf00      	nop
 8009230:	3714      	adds	r7, #20
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	40012c00 	.word	0x40012c00
 8009240:	40000400 	.word	0x40000400
 8009244:	40000800 	.word	0x40000800
 8009248:	40000c00 	.word	0x40000c00
 800924c:	40013400 	.word	0x40013400
 8009250:	40014000 	.word	0x40014000
 8009254:	40014400 	.word	0x40014400
 8009258:	40014800 	.word	0x40014800

0800925c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800925c:	b480      	push	{r7}
 800925e:	b087      	sub	sp, #28
 8009260:	af00      	add	r7, sp, #0
 8009262:	60f8      	str	r0, [r7, #12]
 8009264:	60b9      	str	r1, [r7, #8]
 8009266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	6a1b      	ldr	r3, [r3, #32]
 800926c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6a1b      	ldr	r3, [r3, #32]
 8009272:	f023 0201 	bic.w	r2, r3, #1
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	699b      	ldr	r3, [r3, #24]
 800927e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	011b      	lsls	r3, r3, #4
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	4313      	orrs	r3, r2
 8009290:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	f023 030a 	bic.w	r3, r3, #10
 8009298:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800929a:	697a      	ldr	r2, [r7, #20]
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	4313      	orrs	r3, r2
 80092a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	693a      	ldr	r2, [r7, #16]
 80092a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	621a      	str	r2, [r3, #32]
}
 80092ae:	bf00      	nop
 80092b0:	371c      	adds	r7, #28
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr

080092ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092ba:	b480      	push	{r7}
 80092bc:	b087      	sub	sp, #28
 80092be:	af00      	add	r7, sp, #0
 80092c0:	60f8      	str	r0, [r7, #12]
 80092c2:	60b9      	str	r1, [r7, #8]
 80092c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	6a1b      	ldr	r3, [r3, #32]
 80092ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6a1b      	ldr	r3, [r3, #32]
 80092d0:	f023 0210 	bic.w	r2, r3, #16
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80092e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	031b      	lsls	r3, r3, #12
 80092ea:	693a      	ldr	r2, [r7, #16]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80092f0:	697b      	ldr	r3, [r7, #20]
 80092f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80092f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	011b      	lsls	r3, r3, #4
 80092fc:	697a      	ldr	r2, [r7, #20]
 80092fe:	4313      	orrs	r3, r2
 8009300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	693a      	ldr	r2, [r7, #16]
 8009306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	697a      	ldr	r2, [r7, #20]
 800930c:	621a      	str	r2, [r3, #32]
}
 800930e:	bf00      	nop
 8009310:	371c      	adds	r7, #28
 8009312:	46bd      	mov	sp, r7
 8009314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009318:	4770      	bx	lr

0800931a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800931a:	b480      	push	{r7}
 800931c:	b085      	sub	sp, #20
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009330:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009332:	683a      	ldr	r2, [r7, #0]
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	4313      	orrs	r3, r2
 8009338:	f043 0307 	orr.w	r3, r3, #7
 800933c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	68fa      	ldr	r2, [r7, #12]
 8009342:	609a      	str	r2, [r3, #8]
}
 8009344:	bf00      	nop
 8009346:	3714      	adds	r7, #20
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009350:	b480      	push	{r7}
 8009352:	b087      	sub	sp, #28
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	607a      	str	r2, [r7, #4]
 800935c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800936a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	021a      	lsls	r2, r3, #8
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	431a      	orrs	r2, r3
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	4313      	orrs	r3, r2
 8009378:	697a      	ldr	r2, [r7, #20]
 800937a:	4313      	orrs	r3, r2
 800937c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	697a      	ldr	r2, [r7, #20]
 8009382:	609a      	str	r2, [r3, #8]
}
 8009384:	bf00      	nop
 8009386:	371c      	adds	r7, #28
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009390:	b480      	push	{r7}
 8009392:	b085      	sub	sp, #20
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d101      	bne.n	80093a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80093a4:	2302      	movs	r3, #2
 80093a6:	e068      	b.n	800947a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2201      	movs	r2, #1
 80093ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2202      	movs	r2, #2
 80093b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	689b      	ldr	r3, [r3, #8]
 80093c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a2e      	ldr	r2, [pc, #184]	@ (8009488 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d004      	beq.n	80093dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a2d      	ldr	r2, [pc, #180]	@ (800948c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d108      	bne.n	80093ee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80093e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	68fa      	ldr	r2, [r7, #12]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	4313      	orrs	r3, r2
 80093fe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	68fa      	ldr	r2, [r7, #12]
 8009406:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a1e      	ldr	r2, [pc, #120]	@ (8009488 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d01d      	beq.n	800944e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800941a:	d018      	beq.n	800944e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a1b      	ldr	r2, [pc, #108]	@ (8009490 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d013      	beq.n	800944e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a1a      	ldr	r2, [pc, #104]	@ (8009494 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d00e      	beq.n	800944e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a18      	ldr	r2, [pc, #96]	@ (8009498 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d009      	beq.n	800944e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a13      	ldr	r2, [pc, #76]	@ (800948c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d004      	beq.n	800944e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a14      	ldr	r2, [pc, #80]	@ (800949c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d10c      	bne.n	8009468 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009454:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	68ba      	ldr	r2, [r7, #8]
 800945c:	4313      	orrs	r3, r2
 800945e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	68ba      	ldr	r2, [r7, #8]
 8009466:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2201      	movs	r2, #1
 800946c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009478:	2300      	movs	r3, #0
}
 800947a:	4618      	mov	r0, r3
 800947c:	3714      	adds	r7, #20
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr
 8009486:	bf00      	nop
 8009488:	40012c00 	.word	0x40012c00
 800948c:	40013400 	.word	0x40013400
 8009490:	40000400 	.word	0x40000400
 8009494:	40000800 	.word	0x40000800
 8009498:	40000c00 	.word	0x40000c00
 800949c:	40014000 	.word	0x40014000

080094a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80094a8:	bf00      	nop
 80094aa:	370c      	adds	r7, #12
 80094ac:	46bd      	mov	sp, r7
 80094ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b2:	4770      	bx	lr

080094b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b083      	sub	sp, #12
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80094bc:	bf00      	nop
 80094be:	370c      	adds	r7, #12
 80094c0:	46bd      	mov	sp, r7
 80094c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c6:	4770      	bx	lr

080094c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b083      	sub	sp, #12
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80094d0:	bf00      	nop
 80094d2:	370c      	adds	r7, #12
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr

080094dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b082      	sub	sp, #8
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d101      	bne.n	80094ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80094ea:	2301      	movs	r3, #1
 80094ec:	e042      	b.n	8009574 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d106      	bne.n	8009506 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f7f9 ff57 	bl	80033b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	2224      	movs	r2, #36	@ 0x24
 800950a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f022 0201 	bic.w	r2, r2, #1
 800951c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009522:	2b00      	cmp	r3, #0
 8009524:	d002      	beq.n	800952c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 fbb2 	bl	8009c90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 f8b3 	bl	8009698 <UART_SetConfig>
 8009532:	4603      	mov	r3, r0
 8009534:	2b01      	cmp	r3, #1
 8009536:	d101      	bne.n	800953c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009538:	2301      	movs	r3, #1
 800953a:	e01b      	b.n	8009574 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	685a      	ldr	r2, [r3, #4]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800954a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	689a      	ldr	r2, [r3, #8]
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800955a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	681a      	ldr	r2, [r3, #0]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f042 0201 	orr.w	r2, r2, #1
 800956a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f000 fc31 	bl	8009dd4 <UART_CheckIdleState>
 8009572:	4603      	mov	r3, r0
}
 8009574:	4618      	mov	r0, r3
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b08a      	sub	sp, #40	@ 0x28
 8009580:	af02      	add	r7, sp, #8
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	603b      	str	r3, [r7, #0]
 8009588:	4613      	mov	r3, r2
 800958a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009592:	2b20      	cmp	r3, #32
 8009594:	d17b      	bne.n	800968e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d002      	beq.n	80095a2 <HAL_UART_Transmit+0x26>
 800959c:	88fb      	ldrh	r3, [r7, #6]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d101      	bne.n	80095a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80095a2:	2301      	movs	r3, #1
 80095a4:	e074      	b.n	8009690 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2200      	movs	r2, #0
 80095aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2221      	movs	r2, #33	@ 0x21
 80095b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80095b6:	f7fa f8c5 	bl	8003744 <HAL_GetTick>
 80095ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	88fa      	ldrh	r2, [r7, #6]
 80095c0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	88fa      	ldrh	r2, [r7, #6]
 80095c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095d4:	d108      	bne.n	80095e8 <HAL_UART_Transmit+0x6c>
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d104      	bne.n	80095e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80095de:	2300      	movs	r3, #0
 80095e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	61bb      	str	r3, [r7, #24]
 80095e6:	e003      	b.n	80095f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80095ec:	2300      	movs	r3, #0
 80095ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80095f0:	e030      	b.n	8009654 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	9300      	str	r3, [sp, #0]
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	2200      	movs	r2, #0
 80095fa:	2180      	movs	r1, #128	@ 0x80
 80095fc:	68f8      	ldr	r0, [r7, #12]
 80095fe:	f000 fc93 	bl	8009f28 <UART_WaitOnFlagUntilTimeout>
 8009602:	4603      	mov	r3, r0
 8009604:	2b00      	cmp	r3, #0
 8009606:	d005      	beq.n	8009614 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2220      	movs	r2, #32
 800960c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009610:	2303      	movs	r3, #3
 8009612:	e03d      	b.n	8009690 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d10b      	bne.n	8009632 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800961a:	69bb      	ldr	r3, [r7, #24]
 800961c:	881a      	ldrh	r2, [r3, #0]
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009626:	b292      	uxth	r2, r2
 8009628:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800962a:	69bb      	ldr	r3, [r7, #24]
 800962c:	3302      	adds	r3, #2
 800962e:	61bb      	str	r3, [r7, #24]
 8009630:	e007      	b.n	8009642 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009632:	69fb      	ldr	r3, [r7, #28]
 8009634:	781a      	ldrb	r2, [r3, #0]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	3301      	adds	r3, #1
 8009640:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009648:	b29b      	uxth	r3, r3
 800964a:	3b01      	subs	r3, #1
 800964c:	b29a      	uxth	r2, r3
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800965a:	b29b      	uxth	r3, r3
 800965c:	2b00      	cmp	r3, #0
 800965e:	d1c8      	bne.n	80095f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	9300      	str	r3, [sp, #0]
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	2200      	movs	r2, #0
 8009668:	2140      	movs	r1, #64	@ 0x40
 800966a:	68f8      	ldr	r0, [r7, #12]
 800966c:	f000 fc5c 	bl	8009f28 <UART_WaitOnFlagUntilTimeout>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d005      	beq.n	8009682 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2220      	movs	r2, #32
 800967a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800967e:	2303      	movs	r3, #3
 8009680:	e006      	b.n	8009690 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2220      	movs	r2, #32
 8009686:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800968a:	2300      	movs	r3, #0
 800968c:	e000      	b.n	8009690 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800968e:	2302      	movs	r3, #2
  }
}
 8009690:	4618      	mov	r0, r3
 8009692:	3720      	adds	r7, #32
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}

08009698 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800969c:	b08c      	sub	sp, #48	@ 0x30
 800969e:	af00      	add	r7, sp, #0
 80096a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80096a2:	2300      	movs	r3, #0
 80096a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	689a      	ldr	r2, [r3, #8]
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	691b      	ldr	r3, [r3, #16]
 80096b0:	431a      	orrs	r2, r3
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	695b      	ldr	r3, [r3, #20]
 80096b6:	431a      	orrs	r2, r3
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	69db      	ldr	r3, [r3, #28]
 80096bc:	4313      	orrs	r3, r2
 80096be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	4baa      	ldr	r3, [pc, #680]	@ (8009970 <UART_SetConfig+0x2d8>)
 80096c8:	4013      	ands	r3, r2
 80096ca:	697a      	ldr	r2, [r7, #20]
 80096cc:	6812      	ldr	r2, [r2, #0]
 80096ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096d0:	430b      	orrs	r3, r1
 80096d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80096de:	697b      	ldr	r3, [r7, #20]
 80096e0:	68da      	ldr	r2, [r3, #12]
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	430a      	orrs	r2, r1
 80096e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	699b      	ldr	r3, [r3, #24]
 80096ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a9f      	ldr	r2, [pc, #636]	@ (8009974 <UART_SetConfig+0x2dc>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d004      	beq.n	8009704 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	6a1b      	ldr	r3, [r3, #32]
 80096fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009700:	4313      	orrs	r3, r2
 8009702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800970e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009712:	697a      	ldr	r2, [r7, #20]
 8009714:	6812      	ldr	r2, [r2, #0]
 8009716:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009718:	430b      	orrs	r3, r1
 800971a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009722:	f023 010f 	bic.w	r1, r3, #15
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	430a      	orrs	r2, r1
 8009730:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a90      	ldr	r2, [pc, #576]	@ (8009978 <UART_SetConfig+0x2e0>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d125      	bne.n	8009788 <UART_SetConfig+0xf0>
 800973c:	4b8f      	ldr	r3, [pc, #572]	@ (800997c <UART_SetConfig+0x2e4>)
 800973e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009742:	f003 0303 	and.w	r3, r3, #3
 8009746:	2b03      	cmp	r3, #3
 8009748:	d81a      	bhi.n	8009780 <UART_SetConfig+0xe8>
 800974a:	a201      	add	r2, pc, #4	@ (adr r2, 8009750 <UART_SetConfig+0xb8>)
 800974c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009750:	08009761 	.word	0x08009761
 8009754:	08009771 	.word	0x08009771
 8009758:	08009769 	.word	0x08009769
 800975c:	08009779 	.word	0x08009779
 8009760:	2301      	movs	r3, #1
 8009762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009766:	e116      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009768:	2302      	movs	r3, #2
 800976a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800976e:	e112      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009770:	2304      	movs	r3, #4
 8009772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009776:	e10e      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009778:	2308      	movs	r3, #8
 800977a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800977e:	e10a      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009780:	2310      	movs	r3, #16
 8009782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009786:	e106      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a7c      	ldr	r2, [pc, #496]	@ (8009980 <UART_SetConfig+0x2e8>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d138      	bne.n	8009804 <UART_SetConfig+0x16c>
 8009792:	4b7a      	ldr	r3, [pc, #488]	@ (800997c <UART_SetConfig+0x2e4>)
 8009794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009798:	f003 030c 	and.w	r3, r3, #12
 800979c:	2b0c      	cmp	r3, #12
 800979e:	d82d      	bhi.n	80097fc <UART_SetConfig+0x164>
 80097a0:	a201      	add	r2, pc, #4	@ (adr r2, 80097a8 <UART_SetConfig+0x110>)
 80097a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097a6:	bf00      	nop
 80097a8:	080097dd 	.word	0x080097dd
 80097ac:	080097fd 	.word	0x080097fd
 80097b0:	080097fd 	.word	0x080097fd
 80097b4:	080097fd 	.word	0x080097fd
 80097b8:	080097ed 	.word	0x080097ed
 80097bc:	080097fd 	.word	0x080097fd
 80097c0:	080097fd 	.word	0x080097fd
 80097c4:	080097fd 	.word	0x080097fd
 80097c8:	080097e5 	.word	0x080097e5
 80097cc:	080097fd 	.word	0x080097fd
 80097d0:	080097fd 	.word	0x080097fd
 80097d4:	080097fd 	.word	0x080097fd
 80097d8:	080097f5 	.word	0x080097f5
 80097dc:	2300      	movs	r3, #0
 80097de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097e2:	e0d8      	b.n	8009996 <UART_SetConfig+0x2fe>
 80097e4:	2302      	movs	r3, #2
 80097e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ea:	e0d4      	b.n	8009996 <UART_SetConfig+0x2fe>
 80097ec:	2304      	movs	r3, #4
 80097ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097f2:	e0d0      	b.n	8009996 <UART_SetConfig+0x2fe>
 80097f4:	2308      	movs	r3, #8
 80097f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097fa:	e0cc      	b.n	8009996 <UART_SetConfig+0x2fe>
 80097fc:	2310      	movs	r3, #16
 80097fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009802:	e0c8      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4a5e      	ldr	r2, [pc, #376]	@ (8009984 <UART_SetConfig+0x2ec>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d125      	bne.n	800985a <UART_SetConfig+0x1c2>
 800980e:	4b5b      	ldr	r3, [pc, #364]	@ (800997c <UART_SetConfig+0x2e4>)
 8009810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009814:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009818:	2b30      	cmp	r3, #48	@ 0x30
 800981a:	d016      	beq.n	800984a <UART_SetConfig+0x1b2>
 800981c:	2b30      	cmp	r3, #48	@ 0x30
 800981e:	d818      	bhi.n	8009852 <UART_SetConfig+0x1ba>
 8009820:	2b20      	cmp	r3, #32
 8009822:	d00a      	beq.n	800983a <UART_SetConfig+0x1a2>
 8009824:	2b20      	cmp	r3, #32
 8009826:	d814      	bhi.n	8009852 <UART_SetConfig+0x1ba>
 8009828:	2b00      	cmp	r3, #0
 800982a:	d002      	beq.n	8009832 <UART_SetConfig+0x19a>
 800982c:	2b10      	cmp	r3, #16
 800982e:	d008      	beq.n	8009842 <UART_SetConfig+0x1aa>
 8009830:	e00f      	b.n	8009852 <UART_SetConfig+0x1ba>
 8009832:	2300      	movs	r3, #0
 8009834:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009838:	e0ad      	b.n	8009996 <UART_SetConfig+0x2fe>
 800983a:	2302      	movs	r3, #2
 800983c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009840:	e0a9      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009842:	2304      	movs	r3, #4
 8009844:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009848:	e0a5      	b.n	8009996 <UART_SetConfig+0x2fe>
 800984a:	2308      	movs	r3, #8
 800984c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009850:	e0a1      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009852:	2310      	movs	r3, #16
 8009854:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009858:	e09d      	b.n	8009996 <UART_SetConfig+0x2fe>
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a4a      	ldr	r2, [pc, #296]	@ (8009988 <UART_SetConfig+0x2f0>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d125      	bne.n	80098b0 <UART_SetConfig+0x218>
 8009864:	4b45      	ldr	r3, [pc, #276]	@ (800997c <UART_SetConfig+0x2e4>)
 8009866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800986a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800986e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009870:	d016      	beq.n	80098a0 <UART_SetConfig+0x208>
 8009872:	2bc0      	cmp	r3, #192	@ 0xc0
 8009874:	d818      	bhi.n	80098a8 <UART_SetConfig+0x210>
 8009876:	2b80      	cmp	r3, #128	@ 0x80
 8009878:	d00a      	beq.n	8009890 <UART_SetConfig+0x1f8>
 800987a:	2b80      	cmp	r3, #128	@ 0x80
 800987c:	d814      	bhi.n	80098a8 <UART_SetConfig+0x210>
 800987e:	2b00      	cmp	r3, #0
 8009880:	d002      	beq.n	8009888 <UART_SetConfig+0x1f0>
 8009882:	2b40      	cmp	r3, #64	@ 0x40
 8009884:	d008      	beq.n	8009898 <UART_SetConfig+0x200>
 8009886:	e00f      	b.n	80098a8 <UART_SetConfig+0x210>
 8009888:	2300      	movs	r3, #0
 800988a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800988e:	e082      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009890:	2302      	movs	r3, #2
 8009892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009896:	e07e      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009898:	2304      	movs	r3, #4
 800989a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800989e:	e07a      	b.n	8009996 <UART_SetConfig+0x2fe>
 80098a0:	2308      	movs	r3, #8
 80098a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098a6:	e076      	b.n	8009996 <UART_SetConfig+0x2fe>
 80098a8:	2310      	movs	r3, #16
 80098aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098ae:	e072      	b.n	8009996 <UART_SetConfig+0x2fe>
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a35      	ldr	r2, [pc, #212]	@ (800998c <UART_SetConfig+0x2f4>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d12a      	bne.n	8009910 <UART_SetConfig+0x278>
 80098ba:	4b30      	ldr	r3, [pc, #192]	@ (800997c <UART_SetConfig+0x2e4>)
 80098bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80098c8:	d01a      	beq.n	8009900 <UART_SetConfig+0x268>
 80098ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80098ce:	d81b      	bhi.n	8009908 <UART_SetConfig+0x270>
 80098d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098d4:	d00c      	beq.n	80098f0 <UART_SetConfig+0x258>
 80098d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098da:	d815      	bhi.n	8009908 <UART_SetConfig+0x270>
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d003      	beq.n	80098e8 <UART_SetConfig+0x250>
 80098e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098e4:	d008      	beq.n	80098f8 <UART_SetConfig+0x260>
 80098e6:	e00f      	b.n	8009908 <UART_SetConfig+0x270>
 80098e8:	2300      	movs	r3, #0
 80098ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098ee:	e052      	b.n	8009996 <UART_SetConfig+0x2fe>
 80098f0:	2302      	movs	r3, #2
 80098f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098f6:	e04e      	b.n	8009996 <UART_SetConfig+0x2fe>
 80098f8:	2304      	movs	r3, #4
 80098fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098fe:	e04a      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009900:	2308      	movs	r3, #8
 8009902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009906:	e046      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009908:	2310      	movs	r3, #16
 800990a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800990e:	e042      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009910:	697b      	ldr	r3, [r7, #20]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a17      	ldr	r2, [pc, #92]	@ (8009974 <UART_SetConfig+0x2dc>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d13a      	bne.n	8009990 <UART_SetConfig+0x2f8>
 800991a:	4b18      	ldr	r3, [pc, #96]	@ (800997c <UART_SetConfig+0x2e4>)
 800991c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009920:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009924:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009928:	d01a      	beq.n	8009960 <UART_SetConfig+0x2c8>
 800992a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800992e:	d81b      	bhi.n	8009968 <UART_SetConfig+0x2d0>
 8009930:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009934:	d00c      	beq.n	8009950 <UART_SetConfig+0x2b8>
 8009936:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800993a:	d815      	bhi.n	8009968 <UART_SetConfig+0x2d0>
 800993c:	2b00      	cmp	r3, #0
 800993e:	d003      	beq.n	8009948 <UART_SetConfig+0x2b0>
 8009940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009944:	d008      	beq.n	8009958 <UART_SetConfig+0x2c0>
 8009946:	e00f      	b.n	8009968 <UART_SetConfig+0x2d0>
 8009948:	2300      	movs	r3, #0
 800994a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800994e:	e022      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009950:	2302      	movs	r3, #2
 8009952:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009956:	e01e      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009958:	2304      	movs	r3, #4
 800995a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800995e:	e01a      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009960:	2308      	movs	r3, #8
 8009962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009966:	e016      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009968:	2310      	movs	r3, #16
 800996a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800996e:	e012      	b.n	8009996 <UART_SetConfig+0x2fe>
 8009970:	cfff69f3 	.word	0xcfff69f3
 8009974:	40008000 	.word	0x40008000
 8009978:	40013800 	.word	0x40013800
 800997c:	40021000 	.word	0x40021000
 8009980:	40004400 	.word	0x40004400
 8009984:	40004800 	.word	0x40004800
 8009988:	40004c00 	.word	0x40004c00
 800998c:	40005000 	.word	0x40005000
 8009990:	2310      	movs	r3, #16
 8009992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4aae      	ldr	r2, [pc, #696]	@ (8009c54 <UART_SetConfig+0x5bc>)
 800999c:	4293      	cmp	r3, r2
 800999e:	f040 8097 	bne.w	8009ad0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80099a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80099a6:	2b08      	cmp	r3, #8
 80099a8:	d823      	bhi.n	80099f2 <UART_SetConfig+0x35a>
 80099aa:	a201      	add	r2, pc, #4	@ (adr r2, 80099b0 <UART_SetConfig+0x318>)
 80099ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099b0:	080099d5 	.word	0x080099d5
 80099b4:	080099f3 	.word	0x080099f3
 80099b8:	080099dd 	.word	0x080099dd
 80099bc:	080099f3 	.word	0x080099f3
 80099c0:	080099e3 	.word	0x080099e3
 80099c4:	080099f3 	.word	0x080099f3
 80099c8:	080099f3 	.word	0x080099f3
 80099cc:	080099f3 	.word	0x080099f3
 80099d0:	080099eb 	.word	0x080099eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099d4:	f7fe fa16 	bl	8007e04 <HAL_RCC_GetPCLK1Freq>
 80099d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099da:	e010      	b.n	80099fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80099dc:	4b9e      	ldr	r3, [pc, #632]	@ (8009c58 <UART_SetConfig+0x5c0>)
 80099de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099e0:	e00d      	b.n	80099fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80099e2:	f7fe f977 	bl	8007cd4 <HAL_RCC_GetSysClockFreq>
 80099e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099e8:	e009      	b.n	80099fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099f0:	e005      	b.n	80099fe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80099f2:	2300      	movs	r3, #0
 80099f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80099fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80099fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	f000 8130 	beq.w	8009c66 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a0a:	4a94      	ldr	r2, [pc, #592]	@ (8009c5c <UART_SetConfig+0x5c4>)
 8009a0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a10:	461a      	mov	r2, r3
 8009a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a14:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a18:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	685a      	ldr	r2, [r3, #4]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	005b      	lsls	r3, r3, #1
 8009a22:	4413      	add	r3, r2
 8009a24:	69ba      	ldr	r2, [r7, #24]
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d305      	bcc.n	8009a36 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a30:	69ba      	ldr	r2, [r7, #24]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d903      	bls.n	8009a3e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009a36:	2301      	movs	r3, #1
 8009a38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009a3c:	e113      	b.n	8009c66 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a40:	2200      	movs	r2, #0
 8009a42:	60bb      	str	r3, [r7, #8]
 8009a44:	60fa      	str	r2, [r7, #12]
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a4a:	4a84      	ldr	r2, [pc, #528]	@ (8009c5c <UART_SetConfig+0x5c4>)
 8009a4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	2200      	movs	r2, #0
 8009a54:	603b      	str	r3, [r7, #0]
 8009a56:	607a      	str	r2, [r7, #4]
 8009a58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009a60:	f7f6 ff5c 	bl	800091c <__aeabi_uldivmod>
 8009a64:	4602      	mov	r2, r0
 8009a66:	460b      	mov	r3, r1
 8009a68:	4610      	mov	r0, r2
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	f04f 0200 	mov.w	r2, #0
 8009a70:	f04f 0300 	mov.w	r3, #0
 8009a74:	020b      	lsls	r3, r1, #8
 8009a76:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009a7a:	0202      	lsls	r2, r0, #8
 8009a7c:	6979      	ldr	r1, [r7, #20]
 8009a7e:	6849      	ldr	r1, [r1, #4]
 8009a80:	0849      	lsrs	r1, r1, #1
 8009a82:	2000      	movs	r0, #0
 8009a84:	460c      	mov	r4, r1
 8009a86:	4605      	mov	r5, r0
 8009a88:	eb12 0804 	adds.w	r8, r2, r4
 8009a8c:	eb43 0905 	adc.w	r9, r3, r5
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	2200      	movs	r2, #0
 8009a96:	469a      	mov	sl, r3
 8009a98:	4693      	mov	fp, r2
 8009a9a:	4652      	mov	r2, sl
 8009a9c:	465b      	mov	r3, fp
 8009a9e:	4640      	mov	r0, r8
 8009aa0:	4649      	mov	r1, r9
 8009aa2:	f7f6 ff3b 	bl	800091c <__aeabi_uldivmod>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	4613      	mov	r3, r2
 8009aac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009aae:	6a3b      	ldr	r3, [r7, #32]
 8009ab0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ab4:	d308      	bcc.n	8009ac8 <UART_SetConfig+0x430>
 8009ab6:	6a3b      	ldr	r3, [r7, #32]
 8009ab8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009abc:	d204      	bcs.n	8009ac8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	6a3a      	ldr	r2, [r7, #32]
 8009ac4:	60da      	str	r2, [r3, #12]
 8009ac6:	e0ce      	b.n	8009c66 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ace:	e0ca      	b.n	8009c66 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	69db      	ldr	r3, [r3, #28]
 8009ad4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ad8:	d166      	bne.n	8009ba8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009ada:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009ade:	2b08      	cmp	r3, #8
 8009ae0:	d827      	bhi.n	8009b32 <UART_SetConfig+0x49a>
 8009ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8009ae8 <UART_SetConfig+0x450>)
 8009ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ae8:	08009b0d 	.word	0x08009b0d
 8009aec:	08009b15 	.word	0x08009b15
 8009af0:	08009b1d 	.word	0x08009b1d
 8009af4:	08009b33 	.word	0x08009b33
 8009af8:	08009b23 	.word	0x08009b23
 8009afc:	08009b33 	.word	0x08009b33
 8009b00:	08009b33 	.word	0x08009b33
 8009b04:	08009b33 	.word	0x08009b33
 8009b08:	08009b2b 	.word	0x08009b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b0c:	f7fe f97a 	bl	8007e04 <HAL_RCC_GetPCLK1Freq>
 8009b10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b12:	e014      	b.n	8009b3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b14:	f7fe f98c 	bl	8007e30 <HAL_RCC_GetPCLK2Freq>
 8009b18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b1a:	e010      	b.n	8009b3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b1c:	4b4e      	ldr	r3, [pc, #312]	@ (8009c58 <UART_SetConfig+0x5c0>)
 8009b1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009b20:	e00d      	b.n	8009b3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b22:	f7fe f8d7 	bl	8007cd4 <HAL_RCC_GetSysClockFreq>
 8009b26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b28:	e009      	b.n	8009b3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009b30:	e005      	b.n	8009b3e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009b32:	2300      	movs	r3, #0
 8009b34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009b36:	2301      	movs	r3, #1
 8009b38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009b3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f000 8090 	beq.w	8009c66 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b4a:	4a44      	ldr	r2, [pc, #272]	@ (8009c5c <UART_SetConfig+0x5c4>)
 8009b4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b50:	461a      	mov	r2, r3
 8009b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b54:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b58:	005a      	lsls	r2, r3, #1
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	685b      	ldr	r3, [r3, #4]
 8009b5e:	085b      	lsrs	r3, r3, #1
 8009b60:	441a      	add	r2, r3
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b6a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b6c:	6a3b      	ldr	r3, [r7, #32]
 8009b6e:	2b0f      	cmp	r3, #15
 8009b70:	d916      	bls.n	8009ba0 <UART_SetConfig+0x508>
 8009b72:	6a3b      	ldr	r3, [r7, #32]
 8009b74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b78:	d212      	bcs.n	8009ba0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b7a:	6a3b      	ldr	r3, [r7, #32]
 8009b7c:	b29b      	uxth	r3, r3
 8009b7e:	f023 030f 	bic.w	r3, r3, #15
 8009b82:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b84:	6a3b      	ldr	r3, [r7, #32]
 8009b86:	085b      	lsrs	r3, r3, #1
 8009b88:	b29b      	uxth	r3, r3
 8009b8a:	f003 0307 	and.w	r3, r3, #7
 8009b8e:	b29a      	uxth	r2, r3
 8009b90:	8bfb      	ldrh	r3, [r7, #30]
 8009b92:	4313      	orrs	r3, r2
 8009b94:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	8bfa      	ldrh	r2, [r7, #30]
 8009b9c:	60da      	str	r2, [r3, #12]
 8009b9e:	e062      	b.n	8009c66 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ba6:	e05e      	b.n	8009c66 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ba8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009bac:	2b08      	cmp	r3, #8
 8009bae:	d828      	bhi.n	8009c02 <UART_SetConfig+0x56a>
 8009bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8009bb8 <UART_SetConfig+0x520>)
 8009bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bb6:	bf00      	nop
 8009bb8:	08009bdd 	.word	0x08009bdd
 8009bbc:	08009be5 	.word	0x08009be5
 8009bc0:	08009bed 	.word	0x08009bed
 8009bc4:	08009c03 	.word	0x08009c03
 8009bc8:	08009bf3 	.word	0x08009bf3
 8009bcc:	08009c03 	.word	0x08009c03
 8009bd0:	08009c03 	.word	0x08009c03
 8009bd4:	08009c03 	.word	0x08009c03
 8009bd8:	08009bfb 	.word	0x08009bfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bdc:	f7fe f912 	bl	8007e04 <HAL_RCC_GetPCLK1Freq>
 8009be0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009be2:	e014      	b.n	8009c0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009be4:	f7fe f924 	bl	8007e30 <HAL_RCC_GetPCLK2Freq>
 8009be8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bea:	e010      	b.n	8009c0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009bec:	4b1a      	ldr	r3, [pc, #104]	@ (8009c58 <UART_SetConfig+0x5c0>)
 8009bee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009bf0:	e00d      	b.n	8009c0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009bf2:	f7fe f86f 	bl	8007cd4 <HAL_RCC_GetSysClockFreq>
 8009bf6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bf8:	e009      	b.n	8009c0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009bfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009bfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c00:	e005      	b.n	8009c0e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009c02:	2300      	movs	r3, #0
 8009c04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009c06:	2301      	movs	r3, #1
 8009c08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009c0c:	bf00      	nop
    }

    if (pclk != 0U)
 8009c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d028      	beq.n	8009c66 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c18:	4a10      	ldr	r2, [pc, #64]	@ (8009c5c <UART_SetConfig+0x5c4>)
 8009c1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c1e:	461a      	mov	r2, r3
 8009c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c22:	fbb3 f2f2 	udiv	r2, r3, r2
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	685b      	ldr	r3, [r3, #4]
 8009c2a:	085b      	lsrs	r3, r3, #1
 8009c2c:	441a      	add	r2, r3
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c36:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c38:	6a3b      	ldr	r3, [r7, #32]
 8009c3a:	2b0f      	cmp	r3, #15
 8009c3c:	d910      	bls.n	8009c60 <UART_SetConfig+0x5c8>
 8009c3e:	6a3b      	ldr	r3, [r7, #32]
 8009c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c44:	d20c      	bcs.n	8009c60 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c46:	6a3b      	ldr	r3, [r7, #32]
 8009c48:	b29a      	uxth	r2, r3
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	60da      	str	r2, [r3, #12]
 8009c50:	e009      	b.n	8009c66 <UART_SetConfig+0x5ce>
 8009c52:	bf00      	nop
 8009c54:	40008000 	.word	0x40008000
 8009c58:	00f42400 	.word	0x00f42400
 8009c5c:	0800cf98 	.word	0x0800cf98
      }
      else
      {
        ret = HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	2201      	movs	r2, #1
 8009c72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009c82:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3730      	adds	r7, #48	@ 0x30
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009c90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c9c:	f003 0308 	and.w	r3, r3, #8
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d00a      	beq.n	8009cba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	430a      	orrs	r2, r1
 8009cb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cbe:	f003 0301 	and.w	r3, r3, #1
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d00a      	beq.n	8009cdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	430a      	orrs	r2, r1
 8009cda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce0:	f003 0302 	and.w	r3, r3, #2
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d00a      	beq.n	8009cfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	430a      	orrs	r2, r1
 8009cfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d02:	f003 0304 	and.w	r3, r3, #4
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d00a      	beq.n	8009d20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	430a      	orrs	r2, r1
 8009d1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d24:	f003 0310 	and.w	r3, r3, #16
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d00a      	beq.n	8009d42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	689b      	ldr	r3, [r3, #8]
 8009d32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	430a      	orrs	r2, r1
 8009d40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d46:	f003 0320 	and.w	r3, r3, #32
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d00a      	beq.n	8009d64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	689b      	ldr	r3, [r3, #8]
 8009d54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	430a      	orrs	r2, r1
 8009d62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d01a      	beq.n	8009da6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	430a      	orrs	r2, r1
 8009d84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d8e:	d10a      	bne.n	8009da6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	685b      	ldr	r3, [r3, #4]
 8009d96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	430a      	orrs	r2, r1
 8009da4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d00a      	beq.n	8009dc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	430a      	orrs	r2, r1
 8009dc6:	605a      	str	r2, [r3, #4]
  }
}
 8009dc8:	bf00      	nop
 8009dca:	370c      	adds	r7, #12
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b098      	sub	sp, #96	@ 0x60
 8009dd8:	af02      	add	r7, sp, #8
 8009dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009de4:	f7f9 fcae 	bl	8003744 <HAL_GetTick>
 8009de8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f003 0308 	and.w	r3, r3, #8
 8009df4:	2b08      	cmp	r3, #8
 8009df6:	d12f      	bne.n	8009e58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009df8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009dfc:	9300      	str	r3, [sp, #0]
 8009dfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e00:	2200      	movs	r2, #0
 8009e02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 f88e 	bl	8009f28 <UART_WaitOnFlagUntilTimeout>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d022      	beq.n	8009e58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e1a:	e853 3f00 	ldrex	r3, [r3]
 8009e1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e26:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	461a      	mov	r2, r3
 8009e2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e30:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e32:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e38:	e841 2300 	strex	r3, r2, [r1]
 8009e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1e6      	bne.n	8009e12 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2220      	movs	r2, #32
 8009e48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e54:	2303      	movs	r3, #3
 8009e56:	e063      	b.n	8009f20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f003 0304 	and.w	r3, r3, #4
 8009e62:	2b04      	cmp	r3, #4
 8009e64:	d149      	bne.n	8009efa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e6a:	9300      	str	r3, [sp, #0]
 8009e6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f000 f857 	bl	8009f28 <UART_WaitOnFlagUntilTimeout>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d03c      	beq.n	8009efa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e88:	e853 3f00 	ldrex	r3, [r3]
 8009e8c:	623b      	str	r3, [r7, #32]
   return(result);
 8009e8e:	6a3b      	ldr	r3, [r7, #32]
 8009e90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	461a      	mov	r2, r3
 8009e9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ea0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ea6:	e841 2300 	strex	r3, r2, [r1]
 8009eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1e6      	bne.n	8009e80 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	3308      	adds	r3, #8
 8009eb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	e853 3f00 	ldrex	r3, [r3]
 8009ec0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f023 0301 	bic.w	r3, r3, #1
 8009ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3308      	adds	r3, #8
 8009ed0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ed2:	61fa      	str	r2, [r7, #28]
 8009ed4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed6:	69b9      	ldr	r1, [r7, #24]
 8009ed8:	69fa      	ldr	r2, [r7, #28]
 8009eda:	e841 2300 	strex	r3, r2, [r1]
 8009ede:	617b      	str	r3, [r7, #20]
   return(result);
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d1e5      	bne.n	8009eb2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2220      	movs	r2, #32
 8009eea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ef6:	2303      	movs	r3, #3
 8009ef8:	e012      	b.n	8009f20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2220      	movs	r2, #32
 8009efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2220      	movs	r2, #32
 8009f06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f1e:	2300      	movs	r3, #0
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3758      	adds	r7, #88	@ 0x58
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}

08009f28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b084      	sub	sp, #16
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	60f8      	str	r0, [r7, #12]
 8009f30:	60b9      	str	r1, [r7, #8]
 8009f32:	603b      	str	r3, [r7, #0]
 8009f34:	4613      	mov	r3, r2
 8009f36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f38:	e04f      	b.n	8009fda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f3a:	69bb      	ldr	r3, [r7, #24]
 8009f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f40:	d04b      	beq.n	8009fda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f42:	f7f9 fbff 	bl	8003744 <HAL_GetTick>
 8009f46:	4602      	mov	r2, r0
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	1ad3      	subs	r3, r2, r3
 8009f4c:	69ba      	ldr	r2, [r7, #24]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d302      	bcc.n	8009f58 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f52:	69bb      	ldr	r3, [r7, #24]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d101      	bne.n	8009f5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f58:	2303      	movs	r3, #3
 8009f5a:	e04e      	b.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f003 0304 	and.w	r3, r3, #4
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d037      	beq.n	8009fda <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	2b80      	cmp	r3, #128	@ 0x80
 8009f6e:	d034      	beq.n	8009fda <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	2b40      	cmp	r3, #64	@ 0x40
 8009f74:	d031      	beq.n	8009fda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	69db      	ldr	r3, [r3, #28]
 8009f7c:	f003 0308 	and.w	r3, r3, #8
 8009f80:	2b08      	cmp	r3, #8
 8009f82:	d110      	bne.n	8009fa6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2208      	movs	r2, #8
 8009f8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009f8c:	68f8      	ldr	r0, [r7, #12]
 8009f8e:	f000 f838 	bl	800a002 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2208      	movs	r2, #8
 8009f96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	e029      	b.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	69db      	ldr	r3, [r3, #28]
 8009fac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fb4:	d111      	bne.n	8009fda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009fbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fc0:	68f8      	ldr	r0, [r7, #12]
 8009fc2:	f000 f81e 	bl	800a002 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2220      	movs	r2, #32
 8009fca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009fd6:	2303      	movs	r3, #3
 8009fd8:	e00f      	b.n	8009ffa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	69da      	ldr	r2, [r3, #28]
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	4013      	ands	r3, r2
 8009fe4:	68ba      	ldr	r2, [r7, #8]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	bf0c      	ite	eq
 8009fea:	2301      	moveq	r3, #1
 8009fec:	2300      	movne	r3, #0
 8009fee:	b2db      	uxtb	r3, r3
 8009ff0:	461a      	mov	r2, r3
 8009ff2:	79fb      	ldrb	r3, [r7, #7]
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d0a0      	beq.n	8009f3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ff8:	2300      	movs	r3, #0
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}

0800a002 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a002:	b480      	push	{r7}
 800a004:	b095      	sub	sp, #84	@ 0x54
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a012:	e853 3f00 	ldrex	r3, [r3]
 800a016:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a01a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a01e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	461a      	mov	r2, r3
 800a026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a028:	643b      	str	r3, [r7, #64]	@ 0x40
 800a02a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a02c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a02e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a030:	e841 2300 	strex	r3, r2, [r1]
 800a034:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d1e6      	bne.n	800a00a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	3308      	adds	r3, #8
 800a042:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a044:	6a3b      	ldr	r3, [r7, #32]
 800a046:	e853 3f00 	ldrex	r3, [r3]
 800a04a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a04c:	69fb      	ldr	r3, [r7, #28]
 800a04e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a052:	f023 0301 	bic.w	r3, r3, #1
 800a056:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	3308      	adds	r3, #8
 800a05e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a060:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a062:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a064:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a066:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a068:	e841 2300 	strex	r3, r2, [r1]
 800a06c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a070:	2b00      	cmp	r3, #0
 800a072:	d1e3      	bne.n	800a03c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d118      	bne.n	800a0ae <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	e853 3f00 	ldrex	r3, [r3]
 800a088:	60bb      	str	r3, [r7, #8]
   return(result);
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	f023 0310 	bic.w	r3, r3, #16
 800a090:	647b      	str	r3, [r7, #68]	@ 0x44
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	461a      	mov	r2, r3
 800a098:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a09a:	61bb      	str	r3, [r7, #24]
 800a09c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09e:	6979      	ldr	r1, [r7, #20]
 800a0a0:	69ba      	ldr	r2, [r7, #24]
 800a0a2:	e841 2300 	strex	r3, r2, [r1]
 800a0a6:	613b      	str	r3, [r7, #16]
   return(result);
 800a0a8:	693b      	ldr	r3, [r7, #16]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d1e6      	bne.n	800a07c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2220      	movs	r2, #32
 800a0b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2200      	movs	r2, #0
 800a0c0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a0c2:	bf00      	nop
 800a0c4:	3754      	adds	r7, #84	@ 0x54
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr

0800a0ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a0ce:	b480      	push	{r7}
 800a0d0:	b085      	sub	sp, #20
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d101      	bne.n	800a0e4 <HAL_UARTEx_DisableFifoMode+0x16>
 800a0e0:	2302      	movs	r3, #2
 800a0e2:	e027      	b.n	800a134 <HAL_UARTEx_DisableFifoMode+0x66>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2224      	movs	r2, #36	@ 0x24
 800a0f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f022 0201 	bic.w	r2, r2, #1
 800a10a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a112:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	68fa      	ldr	r2, [r7, #12]
 800a120:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2220      	movs	r2, #32
 800a126:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a132:	2300      	movs	r3, #0
}
 800a134:	4618      	mov	r0, r3
 800a136:	3714      	adds	r7, #20
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr

0800a140 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b084      	sub	sp, #16
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a150:	2b01      	cmp	r3, #1
 800a152:	d101      	bne.n	800a158 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a154:	2302      	movs	r3, #2
 800a156:	e02d      	b.n	800a1b4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2224      	movs	r2, #36	@ 0x24
 800a164:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	681a      	ldr	r2, [r3, #0]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f022 0201 	bic.w	r2, r2, #1
 800a17e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	689b      	ldr	r3, [r3, #8]
 800a186:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	683a      	ldr	r2, [r7, #0]
 800a190:	430a      	orrs	r2, r1
 800a192:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 f84f 	bl	800a238 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2220      	movs	r2, #32
 800a1a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a1cc:	2b01      	cmp	r3, #1
 800a1ce:	d101      	bne.n	800a1d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a1d0:	2302      	movs	r3, #2
 800a1d2:	e02d      	b.n	800a230 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2224      	movs	r2, #36	@ 0x24
 800a1e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	681a      	ldr	r2, [r3, #0]
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f022 0201 	bic.w	r2, r2, #1
 800a1fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	689b      	ldr	r3, [r3, #8]
 800a202:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	683a      	ldr	r2, [r7, #0]
 800a20c:	430a      	orrs	r2, r1
 800a20e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f000 f811 	bl	800a238 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	68fa      	ldr	r2, [r7, #12]
 800a21c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2220      	movs	r2, #32
 800a222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2200      	movs	r2, #0
 800a22a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a22e:	2300      	movs	r3, #0
}
 800a230:	4618      	mov	r0, r3
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a238:	b480      	push	{r7}
 800a23a:	b085      	sub	sp, #20
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a244:	2b00      	cmp	r3, #0
 800a246:	d108      	bne.n	800a25a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2201      	movs	r2, #1
 800a24c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2201      	movs	r2, #1
 800a254:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a258:	e031      	b.n	800a2be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a25a:	2308      	movs	r3, #8
 800a25c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a25e:	2308      	movs	r3, #8
 800a260:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	0e5b      	lsrs	r3, r3, #25
 800a26a:	b2db      	uxtb	r3, r3
 800a26c:	f003 0307 	and.w	r3, r3, #7
 800a270:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	689b      	ldr	r3, [r3, #8]
 800a278:	0f5b      	lsrs	r3, r3, #29
 800a27a:	b2db      	uxtb	r3, r3
 800a27c:	f003 0307 	and.w	r3, r3, #7
 800a280:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a282:	7bbb      	ldrb	r3, [r7, #14]
 800a284:	7b3a      	ldrb	r2, [r7, #12]
 800a286:	4911      	ldr	r1, [pc, #68]	@ (800a2cc <UARTEx_SetNbDataToProcess+0x94>)
 800a288:	5c8a      	ldrb	r2, [r1, r2]
 800a28a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a28e:	7b3a      	ldrb	r2, [r7, #12]
 800a290:	490f      	ldr	r1, [pc, #60]	@ (800a2d0 <UARTEx_SetNbDataToProcess+0x98>)
 800a292:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a294:	fb93 f3f2 	sdiv	r3, r3, r2
 800a298:	b29a      	uxth	r2, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a2a0:	7bfb      	ldrb	r3, [r7, #15]
 800a2a2:	7b7a      	ldrb	r2, [r7, #13]
 800a2a4:	4909      	ldr	r1, [pc, #36]	@ (800a2cc <UARTEx_SetNbDataToProcess+0x94>)
 800a2a6:	5c8a      	ldrb	r2, [r1, r2]
 800a2a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a2ac:	7b7a      	ldrb	r2, [r7, #13]
 800a2ae:	4908      	ldr	r1, [pc, #32]	@ (800a2d0 <UARTEx_SetNbDataToProcess+0x98>)
 800a2b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a2b2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a2b6:	b29a      	uxth	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a2be:	bf00      	nop
 800a2c0:	3714      	adds	r7, #20
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c8:	4770      	bx	lr
 800a2ca:	bf00      	nop
 800a2cc:	0800cfb0 	.word	0x0800cfb0
 800a2d0:	0800cfb8 	.word	0x0800cfb8

0800a2d4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b085      	sub	sp, #20
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	4603      	mov	r3, r0
 800a2dc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a2e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a2e6:	2b84      	cmp	r3, #132	@ 0x84
 800a2e8:	d005      	beq.n	800a2f6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a2ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	4413      	add	r3, r2
 800a2f2:	3303      	adds	r3, #3
 800a2f4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3714      	adds	r7, #20
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr

0800a304 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a308:	f000 fae4 	bl	800a8d4 <vTaskStartScheduler>
  
  return osOK;
 800a30c:	2300      	movs	r3, #0
}
 800a30e:	4618      	mov	r0, r3
 800a310:	bd80      	pop	{r7, pc}

0800a312 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a312:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a314:	b089      	sub	sp, #36	@ 0x24
 800a316:	af04      	add	r7, sp, #16
 800a318:	6078      	str	r0, [r7, #4]
 800a31a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	695b      	ldr	r3, [r3, #20]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d020      	beq.n	800a366 <osThreadCreate+0x54>
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	699b      	ldr	r3, [r3, #24]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d01c      	beq.n	800a366 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	685c      	ldr	r4, [r3, #4]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	691e      	ldr	r6, [r3, #16]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a33e:	4618      	mov	r0, r3
 800a340:	f7ff ffc8 	bl	800a2d4 <makeFreeRtosPriority>
 800a344:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	695b      	ldr	r3, [r3, #20]
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a34e:	9202      	str	r2, [sp, #8]
 800a350:	9301      	str	r3, [sp, #4]
 800a352:	9100      	str	r1, [sp, #0]
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	4632      	mov	r2, r6
 800a358:	4629      	mov	r1, r5
 800a35a:	4620      	mov	r0, r4
 800a35c:	f000 f8ed 	bl	800a53a <xTaskCreateStatic>
 800a360:	4603      	mov	r3, r0
 800a362:	60fb      	str	r3, [r7, #12]
 800a364:	e01c      	b.n	800a3a0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	685c      	ldr	r4, [r3, #4]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a372:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a37a:	4618      	mov	r0, r3
 800a37c:	f7ff ffaa 	bl	800a2d4 <makeFreeRtosPriority>
 800a380:	4602      	mov	r2, r0
 800a382:	f107 030c 	add.w	r3, r7, #12
 800a386:	9301      	str	r3, [sp, #4]
 800a388:	9200      	str	r2, [sp, #0]
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	4632      	mov	r2, r6
 800a38e:	4629      	mov	r1, r5
 800a390:	4620      	mov	r0, r4
 800a392:	f000 f932 	bl	800a5fa <xTaskCreate>
 800a396:	4603      	mov	r3, r0
 800a398:	2b01      	cmp	r3, #1
 800a39a:	d001      	beq.n	800a3a0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a39c:	2300      	movs	r3, #0
 800a39e:	e000      	b.n	800a3a2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3714      	adds	r7, #20
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a3aa <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a3aa:	b580      	push	{r7, lr}
 800a3ac:	b084      	sub	sp, #16
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d001      	beq.n	800a3c0 <osDelay+0x16>
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	e000      	b.n	800a3c2 <osDelay+0x18>
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f000 fa50 	bl	800a868 <vTaskDelay>
  
  return osOK;
 800a3c8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3710      	adds	r7, #16
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}

0800a3d2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a3d2:	b480      	push	{r7}
 800a3d4:	b083      	sub	sp, #12
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f103 0208 	add.w	r2, r3, #8
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ea:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f103 0208 	add.w	r2, r3, #8
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f103 0208 	add.w	r2, r3, #8
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2200      	movs	r2, #0
 800a404:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a406:	bf00      	nop
 800a408:	370c      	adds	r7, #12
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr

0800a412 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a412:	b480      	push	{r7}
 800a414:	b083      	sub	sp, #12
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2200      	movs	r2, #0
 800a41e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a420:	bf00      	nop
 800a422:	370c      	adds	r7, #12
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr

0800a42c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a42c:	b480      	push	{r7}
 800a42e:	b085      	sub	sp, #20
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	68fa      	ldr	r2, [r7, #12]
 800a440:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	689a      	ldr	r2, [r3, #8]
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	683a      	ldr	r2, [r7, #0]
 800a450:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	683a      	ldr	r2, [r7, #0]
 800a456:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	687a      	ldr	r2, [r7, #4]
 800a45c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	1c5a      	adds	r2, r3, #1
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	601a      	str	r2, [r3, #0]
}
 800a468:	bf00      	nop
 800a46a:	3714      	adds	r7, #20
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr

0800a474 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a474:	b480      	push	{r7}
 800a476:	b085      	sub	sp, #20
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a48a:	d103      	bne.n	800a494 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	691b      	ldr	r3, [r3, #16]
 800a490:	60fb      	str	r3, [r7, #12]
 800a492:	e00c      	b.n	800a4ae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	3308      	adds	r3, #8
 800a498:	60fb      	str	r3, [r7, #12]
 800a49a:	e002      	b.n	800a4a2 <vListInsert+0x2e>
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	60fb      	str	r3, [r7, #12]
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	685b      	ldr	r3, [r3, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	68ba      	ldr	r2, [r7, #8]
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	d2f6      	bcs.n	800a49c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	685a      	ldr	r2, [r3, #4]
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	683a      	ldr	r2, [r7, #0]
 800a4bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	68fa      	ldr	r2, [r7, #12]
 800a4c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	683a      	ldr	r2, [r7, #0]
 800a4c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	1c5a      	adds	r2, r3, #1
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	601a      	str	r2, [r3, #0]
}
 800a4da:	bf00      	nop
 800a4dc:	3714      	adds	r7, #20
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr

0800a4e6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a4e6:	b480      	push	{r7}
 800a4e8:	b085      	sub	sp, #20
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	691b      	ldr	r3, [r3, #16]
 800a4f2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	687a      	ldr	r2, [r7, #4]
 800a4fa:	6892      	ldr	r2, [r2, #8]
 800a4fc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	687a      	ldr	r2, [r7, #4]
 800a504:	6852      	ldr	r2, [r2, #4]
 800a506:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	687a      	ldr	r2, [r7, #4]
 800a50e:	429a      	cmp	r2, r3
 800a510:	d103      	bne.n	800a51a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	689a      	ldr	r2, [r3, #8]
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	1e5a      	subs	r2, r3, #1
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	681b      	ldr	r3, [r3, #0]
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3714      	adds	r7, #20
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr

0800a53a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a53a:	b580      	push	{r7, lr}
 800a53c:	b08e      	sub	sp, #56	@ 0x38
 800a53e:	af04      	add	r7, sp, #16
 800a540:	60f8      	str	r0, [r7, #12]
 800a542:	60b9      	str	r1, [r7, #8]
 800a544:	607a      	str	r2, [r7, #4]
 800a546:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d10b      	bne.n	800a566 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a552:	f383 8811 	msr	BASEPRI, r3
 800a556:	f3bf 8f6f 	isb	sy
 800a55a:	f3bf 8f4f 	dsb	sy
 800a55e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a560:	bf00      	nop
 800a562:	bf00      	nop
 800a564:	e7fd      	b.n	800a562 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d10b      	bne.n	800a584 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a56c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a570:	f383 8811 	msr	BASEPRI, r3
 800a574:	f3bf 8f6f 	isb	sy
 800a578:	f3bf 8f4f 	dsb	sy
 800a57c:	61fb      	str	r3, [r7, #28]
}
 800a57e:	bf00      	nop
 800a580:	bf00      	nop
 800a582:	e7fd      	b.n	800a580 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a584:	2354      	movs	r3, #84	@ 0x54
 800a586:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	2b54      	cmp	r3, #84	@ 0x54
 800a58c:	d00b      	beq.n	800a5a6 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a592:	f383 8811 	msr	BASEPRI, r3
 800a596:	f3bf 8f6f 	isb	sy
 800a59a:	f3bf 8f4f 	dsb	sy
 800a59e:	61bb      	str	r3, [r7, #24]
}
 800a5a0:	bf00      	nop
 800a5a2:	bf00      	nop
 800a5a4:	e7fd      	b.n	800a5a2 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a5a6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a5a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d01e      	beq.n	800a5ec <xTaskCreateStatic+0xb2>
 800a5ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d01b      	beq.n	800a5ec <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a5b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5b6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a5bc:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5c0:	2202      	movs	r2, #2
 800a5c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	9303      	str	r3, [sp, #12]
 800a5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5cc:	9302      	str	r3, [sp, #8]
 800a5ce:	f107 0314 	add.w	r3, r7, #20
 800a5d2:	9301      	str	r3, [sp, #4]
 800a5d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d6:	9300      	str	r3, [sp, #0]
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	68b9      	ldr	r1, [r7, #8]
 800a5de:	68f8      	ldr	r0, [r7, #12]
 800a5e0:	f000 f850 	bl	800a684 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a5e4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a5e6:	f000 f8d5 	bl	800a794 <prvAddNewTaskToReadyList>
 800a5ea:	e001      	b.n	800a5f0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a5f0:	697b      	ldr	r3, [r7, #20]
	}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3728      	adds	r7, #40	@ 0x28
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b08c      	sub	sp, #48	@ 0x30
 800a5fe:	af04      	add	r7, sp, #16
 800a600:	60f8      	str	r0, [r7, #12]
 800a602:	60b9      	str	r1, [r7, #8]
 800a604:	603b      	str	r3, [r7, #0]
 800a606:	4613      	mov	r3, r2
 800a608:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a60a:	88fb      	ldrh	r3, [r7, #6]
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	4618      	mov	r0, r3
 800a610:	f000 fed2 	bl	800b3b8 <pvPortMalloc>
 800a614:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d00e      	beq.n	800a63a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a61c:	2054      	movs	r0, #84	@ 0x54
 800a61e:	f000 fecb 	bl	800b3b8 <pvPortMalloc>
 800a622:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a624:	69fb      	ldr	r3, [r7, #28]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d003      	beq.n	800a632 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	697a      	ldr	r2, [r7, #20]
 800a62e:	631a      	str	r2, [r3, #48]	@ 0x30
 800a630:	e005      	b.n	800a63e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a632:	6978      	ldr	r0, [r7, #20]
 800a634:	f000 ff8e 	bl	800b554 <vPortFree>
 800a638:	e001      	b.n	800a63e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a63a:	2300      	movs	r3, #0
 800a63c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a63e:	69fb      	ldr	r3, [r7, #28]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d017      	beq.n	800a674 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a644:	69fb      	ldr	r3, [r7, #28]
 800a646:	2200      	movs	r2, #0
 800a648:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a64c:	88fa      	ldrh	r2, [r7, #6]
 800a64e:	2300      	movs	r3, #0
 800a650:	9303      	str	r3, [sp, #12]
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	9302      	str	r3, [sp, #8]
 800a656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a658:	9301      	str	r3, [sp, #4]
 800a65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a65c:	9300      	str	r3, [sp, #0]
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	68b9      	ldr	r1, [r7, #8]
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f000 f80e 	bl	800a684 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a668:	69f8      	ldr	r0, [r7, #28]
 800a66a:	f000 f893 	bl	800a794 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a66e:	2301      	movs	r3, #1
 800a670:	61bb      	str	r3, [r7, #24]
 800a672:	e002      	b.n	800a67a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a674:	f04f 33ff 	mov.w	r3, #4294967295
 800a678:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a67a:	69bb      	ldr	r3, [r7, #24]
	}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3720      	adds	r7, #32
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b088      	sub	sp, #32
 800a688:	af00      	add	r7, sp, #0
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	607a      	str	r2, [r7, #4]
 800a690:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a694:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a69c:	3b01      	subs	r3, #1
 800a69e:	009b      	lsls	r3, r3, #2
 800a6a0:	4413      	add	r3, r2
 800a6a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a6a4:	69bb      	ldr	r3, [r7, #24]
 800a6a6:	f023 0307 	bic.w	r3, r3, #7
 800a6aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a6ac:	69bb      	ldr	r3, [r7, #24]
 800a6ae:	f003 0307 	and.w	r3, r3, #7
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d00b      	beq.n	800a6ce <prvInitialiseNewTask+0x4a>
	__asm volatile
 800a6b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ba:	f383 8811 	msr	BASEPRI, r3
 800a6be:	f3bf 8f6f 	isb	sy
 800a6c2:	f3bf 8f4f 	dsb	sy
 800a6c6:	617b      	str	r3, [r7, #20]
}
 800a6c8:	bf00      	nop
 800a6ca:	bf00      	nop
 800a6cc:	e7fd      	b.n	800a6ca <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a6ce:	68bb      	ldr	r3, [r7, #8]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d01f      	beq.n	800a714 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	61fb      	str	r3, [r7, #28]
 800a6d8:	e012      	b.n	800a700 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a6da:	68ba      	ldr	r2, [r7, #8]
 800a6dc:	69fb      	ldr	r3, [r7, #28]
 800a6de:	4413      	add	r3, r2
 800a6e0:	7819      	ldrb	r1, [r3, #0]
 800a6e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6e4:	69fb      	ldr	r3, [r7, #28]
 800a6e6:	4413      	add	r3, r2
 800a6e8:	3334      	adds	r3, #52	@ 0x34
 800a6ea:	460a      	mov	r2, r1
 800a6ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a6ee:	68ba      	ldr	r2, [r7, #8]
 800a6f0:	69fb      	ldr	r3, [r7, #28]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d006      	beq.n	800a708 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a6fa:	69fb      	ldr	r3, [r7, #28]
 800a6fc:	3301      	adds	r3, #1
 800a6fe:	61fb      	str	r3, [r7, #28]
 800a700:	69fb      	ldr	r3, [r7, #28]
 800a702:	2b0f      	cmp	r3, #15
 800a704:	d9e9      	bls.n	800a6da <prvInitialiseNewTask+0x56>
 800a706:	e000      	b.n	800a70a <prvInitialiseNewTask+0x86>
			{
				break;
 800a708:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70c:	2200      	movs	r2, #0
 800a70e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a712:	e003      	b.n	800a71c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a716:	2200      	movs	r2, #0
 800a718:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a71e:	2b06      	cmp	r3, #6
 800a720:	d901      	bls.n	800a726 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a722:	2306      	movs	r3, #6
 800a724:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a728:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a72a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a72c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a72e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a730:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a734:	2200      	movs	r2, #0
 800a736:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73a:	3304      	adds	r3, #4
 800a73c:	4618      	mov	r0, r3
 800a73e:	f7ff fe68 	bl	800a412 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a744:	3318      	adds	r3, #24
 800a746:	4618      	mov	r0, r3
 800a748:	f7ff fe63 	bl	800a412 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a74e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a750:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a754:	f1c3 0207 	rsb	r2, r3, #7
 800a758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a75a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a75e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a760:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a764:	2200      	movs	r2, #0
 800a766:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76a:	2200      	movs	r2, #0
 800a76c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a770:	683a      	ldr	r2, [r7, #0]
 800a772:	68f9      	ldr	r1, [r7, #12]
 800a774:	69b8      	ldr	r0, [r7, #24]
 800a776:	f000 fc0d 	bl	800af94 <pxPortInitialiseStack>
 800a77a:	4602      	mov	r2, r0
 800a77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a782:	2b00      	cmp	r3, #0
 800a784:	d002      	beq.n	800a78c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a788:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a78a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a78c:	bf00      	nop
 800a78e:	3720      	adds	r7, #32
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b082      	sub	sp, #8
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a79c:	f000 fd2c 	bl	800b1f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a7a0:	4b2a      	ldr	r3, [pc, #168]	@ (800a84c <prvAddNewTaskToReadyList+0xb8>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	3301      	adds	r3, #1
 800a7a6:	4a29      	ldr	r2, [pc, #164]	@ (800a84c <prvAddNewTaskToReadyList+0xb8>)
 800a7a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a7aa:	4b29      	ldr	r3, [pc, #164]	@ (800a850 <prvAddNewTaskToReadyList+0xbc>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d109      	bne.n	800a7c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a7b2:	4a27      	ldr	r2, [pc, #156]	@ (800a850 <prvAddNewTaskToReadyList+0xbc>)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a7b8:	4b24      	ldr	r3, [pc, #144]	@ (800a84c <prvAddNewTaskToReadyList+0xb8>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	d110      	bne.n	800a7e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a7c0:	f000 fac4 	bl	800ad4c <prvInitialiseTaskLists>
 800a7c4:	e00d      	b.n	800a7e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a7c6:	4b23      	ldr	r3, [pc, #140]	@ (800a854 <prvAddNewTaskToReadyList+0xc0>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d109      	bne.n	800a7e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a7ce:	4b20      	ldr	r3, [pc, #128]	@ (800a850 <prvAddNewTaskToReadyList+0xbc>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d802      	bhi.n	800a7e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a7dc:	4a1c      	ldr	r2, [pc, #112]	@ (800a850 <prvAddNewTaskToReadyList+0xbc>)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a7e2:	4b1d      	ldr	r3, [pc, #116]	@ (800a858 <prvAddNewTaskToReadyList+0xc4>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	3301      	adds	r3, #1
 800a7e8:	4a1b      	ldr	r2, [pc, #108]	@ (800a858 <prvAddNewTaskToReadyList+0xc4>)
 800a7ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7f0:	2201      	movs	r2, #1
 800a7f2:	409a      	lsls	r2, r3
 800a7f4:	4b19      	ldr	r3, [pc, #100]	@ (800a85c <prvAddNewTaskToReadyList+0xc8>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	4313      	orrs	r3, r2
 800a7fa:	4a18      	ldr	r2, [pc, #96]	@ (800a85c <prvAddNewTaskToReadyList+0xc8>)
 800a7fc:	6013      	str	r3, [r2, #0]
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a802:	4613      	mov	r3, r2
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	4413      	add	r3, r2
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	4a15      	ldr	r2, [pc, #84]	@ (800a860 <prvAddNewTaskToReadyList+0xcc>)
 800a80c:	441a      	add	r2, r3
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	3304      	adds	r3, #4
 800a812:	4619      	mov	r1, r3
 800a814:	4610      	mov	r0, r2
 800a816:	f7ff fe09 	bl	800a42c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a81a:	f000 fd1f 	bl	800b25c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a81e:	4b0d      	ldr	r3, [pc, #52]	@ (800a854 <prvAddNewTaskToReadyList+0xc0>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d00e      	beq.n	800a844 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a826:	4b0a      	ldr	r3, [pc, #40]	@ (800a850 <prvAddNewTaskToReadyList+0xbc>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a830:	429a      	cmp	r2, r3
 800a832:	d207      	bcs.n	800a844 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a834:	4b0b      	ldr	r3, [pc, #44]	@ (800a864 <prvAddNewTaskToReadyList+0xd0>)
 800a836:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a83a:	601a      	str	r2, [r3, #0]
 800a83c:	f3bf 8f4f 	dsb	sy
 800a840:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a844:	bf00      	nop
 800a846:	3708      	adds	r7, #8
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}
 800a84c:	200018a8 	.word	0x200018a8
 800a850:	200017a8 	.word	0x200017a8
 800a854:	200018b4 	.word	0x200018b4
 800a858:	200018c4 	.word	0x200018c4
 800a85c:	200018b0 	.word	0x200018b0
 800a860:	200017ac 	.word	0x200017ac
 800a864:	e000ed04 	.word	0xe000ed04

0800a868 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a870:	2300      	movs	r3, #0
 800a872:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d018      	beq.n	800a8ac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a87a:	4b14      	ldr	r3, [pc, #80]	@ (800a8cc <vTaskDelay+0x64>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d00b      	beq.n	800a89a <vTaskDelay+0x32>
	__asm volatile
 800a882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a886:	f383 8811 	msr	BASEPRI, r3
 800a88a:	f3bf 8f6f 	isb	sy
 800a88e:	f3bf 8f4f 	dsb	sy
 800a892:	60bb      	str	r3, [r7, #8]
}
 800a894:	bf00      	nop
 800a896:	bf00      	nop
 800a898:	e7fd      	b.n	800a896 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a89a:	f000 f87d 	bl	800a998 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a89e:	2100      	movs	r1, #0
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 fb11 	bl	800aec8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a8a6:	f000 f885 	bl	800a9b4 <xTaskResumeAll>
 800a8aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d107      	bne.n	800a8c2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a8b2:	4b07      	ldr	r3, [pc, #28]	@ (800a8d0 <vTaskDelay+0x68>)
 800a8b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8b8:	601a      	str	r2, [r3, #0]
 800a8ba:	f3bf 8f4f 	dsb	sy
 800a8be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a8c2:	bf00      	nop
 800a8c4:	3710      	adds	r7, #16
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	200018d0 	.word	0x200018d0
 800a8d0:	e000ed04 	.word	0xe000ed04

0800a8d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b08a      	sub	sp, #40	@ 0x28
 800a8d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a8de:	2300      	movs	r3, #0
 800a8e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a8e2:	463a      	mov	r2, r7
 800a8e4:	1d39      	adds	r1, r7, #4
 800a8e6:	f107 0308 	add.w	r3, r7, #8
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7f6 fc0a 	bl	8001104 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a8f0:	6839      	ldr	r1, [r7, #0]
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	68ba      	ldr	r2, [r7, #8]
 800a8f6:	9202      	str	r2, [sp, #8]
 800a8f8:	9301      	str	r3, [sp, #4]
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	9300      	str	r3, [sp, #0]
 800a8fe:	2300      	movs	r3, #0
 800a900:	460a      	mov	r2, r1
 800a902:	491f      	ldr	r1, [pc, #124]	@ (800a980 <vTaskStartScheduler+0xac>)
 800a904:	481f      	ldr	r0, [pc, #124]	@ (800a984 <vTaskStartScheduler+0xb0>)
 800a906:	f7ff fe18 	bl	800a53a <xTaskCreateStatic>
 800a90a:	4603      	mov	r3, r0
 800a90c:	4a1e      	ldr	r2, [pc, #120]	@ (800a988 <vTaskStartScheduler+0xb4>)
 800a90e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a910:	4b1d      	ldr	r3, [pc, #116]	@ (800a988 <vTaskStartScheduler+0xb4>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d002      	beq.n	800a91e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a918:	2301      	movs	r3, #1
 800a91a:	617b      	str	r3, [r7, #20]
 800a91c:	e001      	b.n	800a922 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a91e:	2300      	movs	r3, #0
 800a920:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	2b01      	cmp	r3, #1
 800a926:	d116      	bne.n	800a956 <vTaskStartScheduler+0x82>
	__asm volatile
 800a928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a92c:	f383 8811 	msr	BASEPRI, r3
 800a930:	f3bf 8f6f 	isb	sy
 800a934:	f3bf 8f4f 	dsb	sy
 800a938:	613b      	str	r3, [r7, #16]
}
 800a93a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a93c:	4b13      	ldr	r3, [pc, #76]	@ (800a98c <vTaskStartScheduler+0xb8>)
 800a93e:	f04f 32ff 	mov.w	r2, #4294967295
 800a942:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a944:	4b12      	ldr	r3, [pc, #72]	@ (800a990 <vTaskStartScheduler+0xbc>)
 800a946:	2201      	movs	r2, #1
 800a948:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a94a:	4b12      	ldr	r3, [pc, #72]	@ (800a994 <vTaskStartScheduler+0xc0>)
 800a94c:	2200      	movs	r2, #0
 800a94e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a950:	f000 fbae 	bl	800b0b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a954:	e00f      	b.n	800a976 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a95c:	d10b      	bne.n	800a976 <vTaskStartScheduler+0xa2>
	__asm volatile
 800a95e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a962:	f383 8811 	msr	BASEPRI, r3
 800a966:	f3bf 8f6f 	isb	sy
 800a96a:	f3bf 8f4f 	dsb	sy
 800a96e:	60fb      	str	r3, [r7, #12]
}
 800a970:	bf00      	nop
 800a972:	bf00      	nop
 800a974:	e7fd      	b.n	800a972 <vTaskStartScheduler+0x9e>
}
 800a976:	bf00      	nop
 800a978:	3718      	adds	r7, #24
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	0800cf48 	.word	0x0800cf48
 800a984:	0800ad1d 	.word	0x0800ad1d
 800a988:	200018cc 	.word	0x200018cc
 800a98c:	200018c8 	.word	0x200018c8
 800a990:	200018b4 	.word	0x200018b4
 800a994:	200018ac 	.word	0x200018ac

0800a998 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a998:	b480      	push	{r7}
 800a99a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a99c:	4b04      	ldr	r3, [pc, #16]	@ (800a9b0 <vTaskSuspendAll+0x18>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	4a03      	ldr	r2, [pc, #12]	@ (800a9b0 <vTaskSuspendAll+0x18>)
 800a9a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a9a6:	bf00      	nop
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ae:	4770      	bx	lr
 800a9b0:	200018d0 	.word	0x200018d0

0800a9b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a9c2:	4b42      	ldr	r3, [pc, #264]	@ (800aacc <xTaskResumeAll+0x118>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d10b      	bne.n	800a9e2 <xTaskResumeAll+0x2e>
	__asm volatile
 800a9ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ce:	f383 8811 	msr	BASEPRI, r3
 800a9d2:	f3bf 8f6f 	isb	sy
 800a9d6:	f3bf 8f4f 	dsb	sy
 800a9da:	603b      	str	r3, [r7, #0]
}
 800a9dc:	bf00      	nop
 800a9de:	bf00      	nop
 800a9e0:	e7fd      	b.n	800a9de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a9e2:	f000 fc09 	bl	800b1f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a9e6:	4b39      	ldr	r3, [pc, #228]	@ (800aacc <xTaskResumeAll+0x118>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	3b01      	subs	r3, #1
 800a9ec:	4a37      	ldr	r2, [pc, #220]	@ (800aacc <xTaskResumeAll+0x118>)
 800a9ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9f0:	4b36      	ldr	r3, [pc, #216]	@ (800aacc <xTaskResumeAll+0x118>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d161      	bne.n	800aabc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a9f8:	4b35      	ldr	r3, [pc, #212]	@ (800aad0 <xTaskResumeAll+0x11c>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d05d      	beq.n	800aabc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa00:	e02e      	b.n	800aa60 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa02:	4b34      	ldr	r3, [pc, #208]	@ (800aad4 <xTaskResumeAll+0x120>)
 800aa04:	68db      	ldr	r3, [r3, #12]
 800aa06:	68db      	ldr	r3, [r3, #12]
 800aa08:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	3318      	adds	r3, #24
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f7ff fd69 	bl	800a4e6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	3304      	adds	r3, #4
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f7ff fd64 	bl	800a4e6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa22:	2201      	movs	r2, #1
 800aa24:	409a      	lsls	r2, r3
 800aa26:	4b2c      	ldr	r3, [pc, #176]	@ (800aad8 <xTaskResumeAll+0x124>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	4a2a      	ldr	r2, [pc, #168]	@ (800aad8 <xTaskResumeAll+0x124>)
 800aa2e:	6013      	str	r3, [r2, #0]
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa34:	4613      	mov	r3, r2
 800aa36:	009b      	lsls	r3, r3, #2
 800aa38:	4413      	add	r3, r2
 800aa3a:	009b      	lsls	r3, r3, #2
 800aa3c:	4a27      	ldr	r2, [pc, #156]	@ (800aadc <xTaskResumeAll+0x128>)
 800aa3e:	441a      	add	r2, r3
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	3304      	adds	r3, #4
 800aa44:	4619      	mov	r1, r3
 800aa46:	4610      	mov	r0, r2
 800aa48:	f7ff fcf0 	bl	800a42c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa50:	4b23      	ldr	r3, [pc, #140]	@ (800aae0 <xTaskResumeAll+0x12c>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d302      	bcc.n	800aa60 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800aa5a:	4b22      	ldr	r3, [pc, #136]	@ (800aae4 <xTaskResumeAll+0x130>)
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa60:	4b1c      	ldr	r3, [pc, #112]	@ (800aad4 <xTaskResumeAll+0x120>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1cc      	bne.n	800aa02 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d001      	beq.n	800aa72 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aa6e:	f000 fa0b 	bl	800ae88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aa72:	4b1d      	ldr	r3, [pc, #116]	@ (800aae8 <xTaskResumeAll+0x134>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d010      	beq.n	800aaa0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aa7e:	f000 f837 	bl	800aaf0 <xTaskIncrementTick>
 800aa82:	4603      	mov	r3, r0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d002      	beq.n	800aa8e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800aa88:	4b16      	ldr	r3, [pc, #88]	@ (800aae4 <xTaskResumeAll+0x130>)
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	3b01      	subs	r3, #1
 800aa92:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d1f1      	bne.n	800aa7e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800aa9a:	4b13      	ldr	r3, [pc, #76]	@ (800aae8 <xTaskResumeAll+0x134>)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aaa0:	4b10      	ldr	r3, [pc, #64]	@ (800aae4 <xTaskResumeAll+0x130>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d009      	beq.n	800aabc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aaac:	4b0f      	ldr	r3, [pc, #60]	@ (800aaec <xTaskResumeAll+0x138>)
 800aaae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aab2:	601a      	str	r2, [r3, #0]
 800aab4:	f3bf 8f4f 	dsb	sy
 800aab8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aabc:	f000 fbce 	bl	800b25c <vPortExitCritical>

	return xAlreadyYielded;
 800aac0:	68bb      	ldr	r3, [r7, #8]
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3710      	adds	r7, #16
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	200018d0 	.word	0x200018d0
 800aad0:	200018a8 	.word	0x200018a8
 800aad4:	20001868 	.word	0x20001868
 800aad8:	200018b0 	.word	0x200018b0
 800aadc:	200017ac 	.word	0x200017ac
 800aae0:	200017a8 	.word	0x200017a8
 800aae4:	200018bc 	.word	0x200018bc
 800aae8:	200018b8 	.word	0x200018b8
 800aaec:	e000ed04 	.word	0xe000ed04

0800aaf0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b086      	sub	sp, #24
 800aaf4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aafa:	4b4f      	ldr	r3, [pc, #316]	@ (800ac38 <xTaskIncrementTick+0x148>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	f040 808f 	bne.w	800ac22 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ab04:	4b4d      	ldr	r3, [pc, #308]	@ (800ac3c <xTaskIncrementTick+0x14c>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	3301      	adds	r3, #1
 800ab0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ab0c:	4a4b      	ldr	r2, [pc, #300]	@ (800ac3c <xTaskIncrementTick+0x14c>)
 800ab0e:	693b      	ldr	r3, [r7, #16]
 800ab10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d121      	bne.n	800ab5c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ab18:	4b49      	ldr	r3, [pc, #292]	@ (800ac40 <xTaskIncrementTick+0x150>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d00b      	beq.n	800ab3a <xTaskIncrementTick+0x4a>
	__asm volatile
 800ab22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab26:	f383 8811 	msr	BASEPRI, r3
 800ab2a:	f3bf 8f6f 	isb	sy
 800ab2e:	f3bf 8f4f 	dsb	sy
 800ab32:	603b      	str	r3, [r7, #0]
}
 800ab34:	bf00      	nop
 800ab36:	bf00      	nop
 800ab38:	e7fd      	b.n	800ab36 <xTaskIncrementTick+0x46>
 800ab3a:	4b41      	ldr	r3, [pc, #260]	@ (800ac40 <xTaskIncrementTick+0x150>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	60fb      	str	r3, [r7, #12]
 800ab40:	4b40      	ldr	r3, [pc, #256]	@ (800ac44 <xTaskIncrementTick+0x154>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a3e      	ldr	r2, [pc, #248]	@ (800ac40 <xTaskIncrementTick+0x150>)
 800ab46:	6013      	str	r3, [r2, #0]
 800ab48:	4a3e      	ldr	r2, [pc, #248]	@ (800ac44 <xTaskIncrementTick+0x154>)
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	6013      	str	r3, [r2, #0]
 800ab4e:	4b3e      	ldr	r3, [pc, #248]	@ (800ac48 <xTaskIncrementTick+0x158>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	3301      	adds	r3, #1
 800ab54:	4a3c      	ldr	r2, [pc, #240]	@ (800ac48 <xTaskIncrementTick+0x158>)
 800ab56:	6013      	str	r3, [r2, #0]
 800ab58:	f000 f996 	bl	800ae88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ab5c:	4b3b      	ldr	r3, [pc, #236]	@ (800ac4c <xTaskIncrementTick+0x15c>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	693a      	ldr	r2, [r7, #16]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d348      	bcc.n	800abf8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab66:	4b36      	ldr	r3, [pc, #216]	@ (800ac40 <xTaskIncrementTick+0x150>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d104      	bne.n	800ab7a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab70:	4b36      	ldr	r3, [pc, #216]	@ (800ac4c <xTaskIncrementTick+0x15c>)
 800ab72:	f04f 32ff 	mov.w	r2, #4294967295
 800ab76:	601a      	str	r2, [r3, #0]
					break;
 800ab78:	e03e      	b.n	800abf8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab7a:	4b31      	ldr	r3, [pc, #196]	@ (800ac40 <xTaskIncrementTick+0x150>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	68db      	ldr	r3, [r3, #12]
 800ab82:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ab8a:	693a      	ldr	r2, [r7, #16]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	429a      	cmp	r2, r3
 800ab90:	d203      	bcs.n	800ab9a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ab92:	4a2e      	ldr	r2, [pc, #184]	@ (800ac4c <xTaskIncrementTick+0x15c>)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ab98:	e02e      	b.n	800abf8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	3304      	adds	r3, #4
 800ab9e:	4618      	mov	r0, r3
 800aba0:	f7ff fca1 	bl	800a4e6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d004      	beq.n	800abb6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800abac:	68bb      	ldr	r3, [r7, #8]
 800abae:	3318      	adds	r3, #24
 800abb0:	4618      	mov	r0, r3
 800abb2:	f7ff fc98 	bl	800a4e6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abba:	2201      	movs	r2, #1
 800abbc:	409a      	lsls	r2, r3
 800abbe:	4b24      	ldr	r3, [pc, #144]	@ (800ac50 <xTaskIncrementTick+0x160>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	4313      	orrs	r3, r2
 800abc4:	4a22      	ldr	r2, [pc, #136]	@ (800ac50 <xTaskIncrementTick+0x160>)
 800abc6:	6013      	str	r3, [r2, #0]
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abcc:	4613      	mov	r3, r2
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	4413      	add	r3, r2
 800abd2:	009b      	lsls	r3, r3, #2
 800abd4:	4a1f      	ldr	r2, [pc, #124]	@ (800ac54 <xTaskIncrementTick+0x164>)
 800abd6:	441a      	add	r2, r3
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	3304      	adds	r3, #4
 800abdc:	4619      	mov	r1, r3
 800abde:	4610      	mov	r0, r2
 800abe0:	f7ff fc24 	bl	800a42c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abe8:	4b1b      	ldr	r3, [pc, #108]	@ (800ac58 <xTaskIncrementTick+0x168>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abee:	429a      	cmp	r2, r3
 800abf0:	d3b9      	bcc.n	800ab66 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800abf2:	2301      	movs	r3, #1
 800abf4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abf6:	e7b6      	b.n	800ab66 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800abf8:	4b17      	ldr	r3, [pc, #92]	@ (800ac58 <xTaskIncrementTick+0x168>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abfe:	4915      	ldr	r1, [pc, #84]	@ (800ac54 <xTaskIncrementTick+0x164>)
 800ac00:	4613      	mov	r3, r2
 800ac02:	009b      	lsls	r3, r3, #2
 800ac04:	4413      	add	r3, r2
 800ac06:	009b      	lsls	r3, r3, #2
 800ac08:	440b      	add	r3, r1
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d901      	bls.n	800ac14 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ac10:	2301      	movs	r3, #1
 800ac12:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ac14:	4b11      	ldr	r3, [pc, #68]	@ (800ac5c <xTaskIncrementTick+0x16c>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d007      	beq.n	800ac2c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	617b      	str	r3, [r7, #20]
 800ac20:	e004      	b.n	800ac2c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ac22:	4b0f      	ldr	r3, [pc, #60]	@ (800ac60 <xTaskIncrementTick+0x170>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	3301      	adds	r3, #1
 800ac28:	4a0d      	ldr	r2, [pc, #52]	@ (800ac60 <xTaskIncrementTick+0x170>)
 800ac2a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ac2c:	697b      	ldr	r3, [r7, #20]
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3718      	adds	r7, #24
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
 800ac36:	bf00      	nop
 800ac38:	200018d0 	.word	0x200018d0
 800ac3c:	200018ac 	.word	0x200018ac
 800ac40:	20001860 	.word	0x20001860
 800ac44:	20001864 	.word	0x20001864
 800ac48:	200018c0 	.word	0x200018c0
 800ac4c:	200018c8 	.word	0x200018c8
 800ac50:	200018b0 	.word	0x200018b0
 800ac54:	200017ac 	.word	0x200017ac
 800ac58:	200017a8 	.word	0x200017a8
 800ac5c:	200018bc 	.word	0x200018bc
 800ac60:	200018b8 	.word	0x200018b8

0800ac64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ac64:	b480      	push	{r7}
 800ac66:	b087      	sub	sp, #28
 800ac68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ac6a:	4b27      	ldr	r3, [pc, #156]	@ (800ad08 <vTaskSwitchContext+0xa4>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d003      	beq.n	800ac7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ac72:	4b26      	ldr	r3, [pc, #152]	@ (800ad0c <vTaskSwitchContext+0xa8>)
 800ac74:	2201      	movs	r2, #1
 800ac76:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ac78:	e040      	b.n	800acfc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800ac7a:	4b24      	ldr	r3, [pc, #144]	@ (800ad0c <vTaskSwitchContext+0xa8>)
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac80:	4b23      	ldr	r3, [pc, #140]	@ (800ad10 <vTaskSwitchContext+0xac>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	fab3 f383 	clz	r3, r3
 800ac8c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ac8e:	7afb      	ldrb	r3, [r7, #11]
 800ac90:	f1c3 031f 	rsb	r3, r3, #31
 800ac94:	617b      	str	r3, [r7, #20]
 800ac96:	491f      	ldr	r1, [pc, #124]	@ (800ad14 <vTaskSwitchContext+0xb0>)
 800ac98:	697a      	ldr	r2, [r7, #20]
 800ac9a:	4613      	mov	r3, r2
 800ac9c:	009b      	lsls	r3, r3, #2
 800ac9e:	4413      	add	r3, r2
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	440b      	add	r3, r1
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d10b      	bne.n	800acc2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800acaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acae:	f383 8811 	msr	BASEPRI, r3
 800acb2:	f3bf 8f6f 	isb	sy
 800acb6:	f3bf 8f4f 	dsb	sy
 800acba:	607b      	str	r3, [r7, #4]
}
 800acbc:	bf00      	nop
 800acbe:	bf00      	nop
 800acc0:	e7fd      	b.n	800acbe <vTaskSwitchContext+0x5a>
 800acc2:	697a      	ldr	r2, [r7, #20]
 800acc4:	4613      	mov	r3, r2
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	4413      	add	r3, r2
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	4a11      	ldr	r2, [pc, #68]	@ (800ad14 <vTaskSwitchContext+0xb0>)
 800acce:	4413      	add	r3, r2
 800acd0:	613b      	str	r3, [r7, #16]
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	685a      	ldr	r2, [r3, #4]
 800acd8:	693b      	ldr	r3, [r7, #16]
 800acda:	605a      	str	r2, [r3, #4]
 800acdc:	693b      	ldr	r3, [r7, #16]
 800acde:	685a      	ldr	r2, [r3, #4]
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	3308      	adds	r3, #8
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d104      	bne.n	800acf2 <vTaskSwitchContext+0x8e>
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	685a      	ldr	r2, [r3, #4]
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	605a      	str	r2, [r3, #4]
 800acf2:	693b      	ldr	r3, [r7, #16]
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	68db      	ldr	r3, [r3, #12]
 800acf8:	4a07      	ldr	r2, [pc, #28]	@ (800ad18 <vTaskSwitchContext+0xb4>)
 800acfa:	6013      	str	r3, [r2, #0]
}
 800acfc:	bf00      	nop
 800acfe:	371c      	adds	r7, #28
 800ad00:	46bd      	mov	sp, r7
 800ad02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad06:	4770      	bx	lr
 800ad08:	200018d0 	.word	0x200018d0
 800ad0c:	200018bc 	.word	0x200018bc
 800ad10:	200018b0 	.word	0x200018b0
 800ad14:	200017ac 	.word	0x200017ac
 800ad18:	200017a8 	.word	0x200017a8

0800ad1c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ad24:	f000 f852 	bl	800adcc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ad28:	4b06      	ldr	r3, [pc, #24]	@ (800ad44 <prvIdleTask+0x28>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d9f9      	bls.n	800ad24 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ad30:	4b05      	ldr	r3, [pc, #20]	@ (800ad48 <prvIdleTask+0x2c>)
 800ad32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad36:	601a      	str	r2, [r3, #0]
 800ad38:	f3bf 8f4f 	dsb	sy
 800ad3c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ad40:	e7f0      	b.n	800ad24 <prvIdleTask+0x8>
 800ad42:	bf00      	nop
 800ad44:	200017ac 	.word	0x200017ac
 800ad48:	e000ed04 	.word	0xe000ed04

0800ad4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad52:	2300      	movs	r3, #0
 800ad54:	607b      	str	r3, [r7, #4]
 800ad56:	e00c      	b.n	800ad72 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ad58:	687a      	ldr	r2, [r7, #4]
 800ad5a:	4613      	mov	r3, r2
 800ad5c:	009b      	lsls	r3, r3, #2
 800ad5e:	4413      	add	r3, r2
 800ad60:	009b      	lsls	r3, r3, #2
 800ad62:	4a12      	ldr	r2, [pc, #72]	@ (800adac <prvInitialiseTaskLists+0x60>)
 800ad64:	4413      	add	r3, r2
 800ad66:	4618      	mov	r0, r3
 800ad68:	f7ff fb33 	bl	800a3d2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	3301      	adds	r3, #1
 800ad70:	607b      	str	r3, [r7, #4]
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2b06      	cmp	r3, #6
 800ad76:	d9ef      	bls.n	800ad58 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ad78:	480d      	ldr	r0, [pc, #52]	@ (800adb0 <prvInitialiseTaskLists+0x64>)
 800ad7a:	f7ff fb2a 	bl	800a3d2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ad7e:	480d      	ldr	r0, [pc, #52]	@ (800adb4 <prvInitialiseTaskLists+0x68>)
 800ad80:	f7ff fb27 	bl	800a3d2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ad84:	480c      	ldr	r0, [pc, #48]	@ (800adb8 <prvInitialiseTaskLists+0x6c>)
 800ad86:	f7ff fb24 	bl	800a3d2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ad8a:	480c      	ldr	r0, [pc, #48]	@ (800adbc <prvInitialiseTaskLists+0x70>)
 800ad8c:	f7ff fb21 	bl	800a3d2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ad90:	480b      	ldr	r0, [pc, #44]	@ (800adc0 <prvInitialiseTaskLists+0x74>)
 800ad92:	f7ff fb1e 	bl	800a3d2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ad96:	4b0b      	ldr	r3, [pc, #44]	@ (800adc4 <prvInitialiseTaskLists+0x78>)
 800ad98:	4a05      	ldr	r2, [pc, #20]	@ (800adb0 <prvInitialiseTaskLists+0x64>)
 800ad9a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ad9c:	4b0a      	ldr	r3, [pc, #40]	@ (800adc8 <prvInitialiseTaskLists+0x7c>)
 800ad9e:	4a05      	ldr	r2, [pc, #20]	@ (800adb4 <prvInitialiseTaskLists+0x68>)
 800ada0:	601a      	str	r2, [r3, #0]
}
 800ada2:	bf00      	nop
 800ada4:	3708      	adds	r7, #8
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}
 800adaa:	bf00      	nop
 800adac:	200017ac 	.word	0x200017ac
 800adb0:	20001838 	.word	0x20001838
 800adb4:	2000184c 	.word	0x2000184c
 800adb8:	20001868 	.word	0x20001868
 800adbc:	2000187c 	.word	0x2000187c
 800adc0:	20001894 	.word	0x20001894
 800adc4:	20001860 	.word	0x20001860
 800adc8:	20001864 	.word	0x20001864

0800adcc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b082      	sub	sp, #8
 800add0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800add2:	e019      	b.n	800ae08 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800add4:	f000 fa10 	bl	800b1f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800add8:	4b10      	ldr	r3, [pc, #64]	@ (800ae1c <prvCheckTasksWaitingTermination+0x50>)
 800adda:	68db      	ldr	r3, [r3, #12]
 800addc:	68db      	ldr	r3, [r3, #12]
 800adde:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	3304      	adds	r3, #4
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7ff fb7e 	bl	800a4e6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800adea:	4b0d      	ldr	r3, [pc, #52]	@ (800ae20 <prvCheckTasksWaitingTermination+0x54>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	3b01      	subs	r3, #1
 800adf0:	4a0b      	ldr	r2, [pc, #44]	@ (800ae20 <prvCheckTasksWaitingTermination+0x54>)
 800adf2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800adf4:	4b0b      	ldr	r3, [pc, #44]	@ (800ae24 <prvCheckTasksWaitingTermination+0x58>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	3b01      	subs	r3, #1
 800adfa:	4a0a      	ldr	r2, [pc, #40]	@ (800ae24 <prvCheckTasksWaitingTermination+0x58>)
 800adfc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800adfe:	f000 fa2d 	bl	800b25c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f000 f810 	bl	800ae28 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ae08:	4b06      	ldr	r3, [pc, #24]	@ (800ae24 <prvCheckTasksWaitingTermination+0x58>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d1e1      	bne.n	800add4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ae10:	bf00      	nop
 800ae12:	bf00      	nop
 800ae14:	3708      	adds	r7, #8
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	2000187c 	.word	0x2000187c
 800ae20:	200018a8 	.word	0x200018a8
 800ae24:	20001890 	.word	0x20001890

0800ae28 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d108      	bne.n	800ae4c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f000 fb88 	bl	800b554 <vPortFree>
				vPortFree( pxTCB );
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f000 fb85 	bl	800b554 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ae4a:	e019      	b.n	800ae80 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ae52:	2b01      	cmp	r3, #1
 800ae54:	d103      	bne.n	800ae5e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f000 fb7c 	bl	800b554 <vPortFree>
	}
 800ae5c:	e010      	b.n	800ae80 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ae64:	2b02      	cmp	r3, #2
 800ae66:	d00b      	beq.n	800ae80 <prvDeleteTCB+0x58>
	__asm volatile
 800ae68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae6c:	f383 8811 	msr	BASEPRI, r3
 800ae70:	f3bf 8f6f 	isb	sy
 800ae74:	f3bf 8f4f 	dsb	sy
 800ae78:	60fb      	str	r3, [r7, #12]
}
 800ae7a:	bf00      	nop
 800ae7c:	bf00      	nop
 800ae7e:	e7fd      	b.n	800ae7c <prvDeleteTCB+0x54>
	}
 800ae80:	bf00      	nop
 800ae82:	3710      	adds	r7, #16
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}

0800ae88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae8e:	4b0c      	ldr	r3, [pc, #48]	@ (800aec0 <prvResetNextTaskUnblockTime+0x38>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d104      	bne.n	800aea2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ae98:	4b0a      	ldr	r3, [pc, #40]	@ (800aec4 <prvResetNextTaskUnblockTime+0x3c>)
 800ae9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae9e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aea0:	e008      	b.n	800aeb4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aea2:	4b07      	ldr	r3, [pc, #28]	@ (800aec0 <prvResetNextTaskUnblockTime+0x38>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	68db      	ldr	r3, [r3, #12]
 800aea8:	68db      	ldr	r3, [r3, #12]
 800aeaa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	4a04      	ldr	r2, [pc, #16]	@ (800aec4 <prvResetNextTaskUnblockTime+0x3c>)
 800aeb2:	6013      	str	r3, [r2, #0]
}
 800aeb4:	bf00      	nop
 800aeb6:	370c      	adds	r7, #12
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebe:	4770      	bx	lr
 800aec0:	20001860 	.word	0x20001860
 800aec4:	200018c8 	.word	0x200018c8

0800aec8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b084      	sub	sp, #16
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aed2:	4b29      	ldr	r3, [pc, #164]	@ (800af78 <prvAddCurrentTaskToDelayedList+0xb0>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aed8:	4b28      	ldr	r3, [pc, #160]	@ (800af7c <prvAddCurrentTaskToDelayedList+0xb4>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	3304      	adds	r3, #4
 800aede:	4618      	mov	r0, r3
 800aee0:	f7ff fb01 	bl	800a4e6 <uxListRemove>
 800aee4:	4603      	mov	r3, r0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d10b      	bne.n	800af02 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800aeea:	4b24      	ldr	r3, [pc, #144]	@ (800af7c <prvAddCurrentTaskToDelayedList+0xb4>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aef0:	2201      	movs	r2, #1
 800aef2:	fa02 f303 	lsl.w	r3, r2, r3
 800aef6:	43da      	mvns	r2, r3
 800aef8:	4b21      	ldr	r3, [pc, #132]	@ (800af80 <prvAddCurrentTaskToDelayedList+0xb8>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	4013      	ands	r3, r2
 800aefe:	4a20      	ldr	r2, [pc, #128]	@ (800af80 <prvAddCurrentTaskToDelayedList+0xb8>)
 800af00:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af08:	d10a      	bne.n	800af20 <prvAddCurrentTaskToDelayedList+0x58>
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d007      	beq.n	800af20 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af10:	4b1a      	ldr	r3, [pc, #104]	@ (800af7c <prvAddCurrentTaskToDelayedList+0xb4>)
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	3304      	adds	r3, #4
 800af16:	4619      	mov	r1, r3
 800af18:	481a      	ldr	r0, [pc, #104]	@ (800af84 <prvAddCurrentTaskToDelayedList+0xbc>)
 800af1a:	f7ff fa87 	bl	800a42c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af1e:	e026      	b.n	800af6e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af20:	68fa      	ldr	r2, [r7, #12]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	4413      	add	r3, r2
 800af26:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af28:	4b14      	ldr	r3, [pc, #80]	@ (800af7c <prvAddCurrentTaskToDelayedList+0xb4>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	68ba      	ldr	r2, [r7, #8]
 800af2e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800af30:	68ba      	ldr	r2, [r7, #8]
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	429a      	cmp	r2, r3
 800af36:	d209      	bcs.n	800af4c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af38:	4b13      	ldr	r3, [pc, #76]	@ (800af88 <prvAddCurrentTaskToDelayedList+0xc0>)
 800af3a:	681a      	ldr	r2, [r3, #0]
 800af3c:	4b0f      	ldr	r3, [pc, #60]	@ (800af7c <prvAddCurrentTaskToDelayedList+0xb4>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	3304      	adds	r3, #4
 800af42:	4619      	mov	r1, r3
 800af44:	4610      	mov	r0, r2
 800af46:	f7ff fa95 	bl	800a474 <vListInsert>
}
 800af4a:	e010      	b.n	800af6e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af4c:	4b0f      	ldr	r3, [pc, #60]	@ (800af8c <prvAddCurrentTaskToDelayedList+0xc4>)
 800af4e:	681a      	ldr	r2, [r3, #0]
 800af50:	4b0a      	ldr	r3, [pc, #40]	@ (800af7c <prvAddCurrentTaskToDelayedList+0xb4>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	3304      	adds	r3, #4
 800af56:	4619      	mov	r1, r3
 800af58:	4610      	mov	r0, r2
 800af5a:	f7ff fa8b 	bl	800a474 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800af5e:	4b0c      	ldr	r3, [pc, #48]	@ (800af90 <prvAddCurrentTaskToDelayedList+0xc8>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	68ba      	ldr	r2, [r7, #8]
 800af64:	429a      	cmp	r2, r3
 800af66:	d202      	bcs.n	800af6e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800af68:	4a09      	ldr	r2, [pc, #36]	@ (800af90 <prvAddCurrentTaskToDelayedList+0xc8>)
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	6013      	str	r3, [r2, #0]
}
 800af6e:	bf00      	nop
 800af70:	3710      	adds	r7, #16
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}
 800af76:	bf00      	nop
 800af78:	200018ac 	.word	0x200018ac
 800af7c:	200017a8 	.word	0x200017a8
 800af80:	200018b0 	.word	0x200018b0
 800af84:	20001894 	.word	0x20001894
 800af88:	20001864 	.word	0x20001864
 800af8c:	20001860 	.word	0x20001860
 800af90:	200018c8 	.word	0x200018c8

0800af94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800af94:	b480      	push	{r7}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
 800af9a:	60f8      	str	r0, [r7, #12]
 800af9c:	60b9      	str	r1, [r7, #8]
 800af9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	3b04      	subs	r3, #4
 800afa4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800afac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3b04      	subs	r3, #4
 800afb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	f023 0201 	bic.w	r2, r3, #1
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	3b04      	subs	r3, #4
 800afc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800afc4:	4a0c      	ldr	r2, [pc, #48]	@ (800aff8 <pxPortInitialiseStack+0x64>)
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	3b14      	subs	r3, #20
 800afce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800afd0:	687a      	ldr	r2, [r7, #4]
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	3b04      	subs	r3, #4
 800afda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f06f 0202 	mvn.w	r2, #2
 800afe2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	3b20      	subs	r3, #32
 800afe8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800afea:	68fb      	ldr	r3, [r7, #12]
}
 800afec:	4618      	mov	r0, r3
 800afee:	3714      	adds	r7, #20
 800aff0:	46bd      	mov	sp, r7
 800aff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff6:	4770      	bx	lr
 800aff8:	0800affd 	.word	0x0800affd

0800affc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800affc:	b480      	push	{r7}
 800affe:	b085      	sub	sp, #20
 800b000:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b002:	2300      	movs	r3, #0
 800b004:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b006:	4b13      	ldr	r3, [pc, #76]	@ (800b054 <prvTaskExitError+0x58>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b00e:	d00b      	beq.n	800b028 <prvTaskExitError+0x2c>
	__asm volatile
 800b010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b014:	f383 8811 	msr	BASEPRI, r3
 800b018:	f3bf 8f6f 	isb	sy
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	60fb      	str	r3, [r7, #12]
}
 800b022:	bf00      	nop
 800b024:	bf00      	nop
 800b026:	e7fd      	b.n	800b024 <prvTaskExitError+0x28>
	__asm volatile
 800b028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b02c:	f383 8811 	msr	BASEPRI, r3
 800b030:	f3bf 8f6f 	isb	sy
 800b034:	f3bf 8f4f 	dsb	sy
 800b038:	60bb      	str	r3, [r7, #8]
}
 800b03a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b03c:	bf00      	nop
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d0fc      	beq.n	800b03e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b044:	bf00      	nop
 800b046:	bf00      	nop
 800b048:	3714      	adds	r7, #20
 800b04a:	46bd      	mov	sp, r7
 800b04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b050:	4770      	bx	lr
 800b052:	bf00      	nop
 800b054:	20000044 	.word	0x20000044
	...

0800b060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b060:	4b07      	ldr	r3, [pc, #28]	@ (800b080 <pxCurrentTCBConst2>)
 800b062:	6819      	ldr	r1, [r3, #0]
 800b064:	6808      	ldr	r0, [r1, #0]
 800b066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b06a:	f380 8809 	msr	PSP, r0
 800b06e:	f3bf 8f6f 	isb	sy
 800b072:	f04f 0000 	mov.w	r0, #0
 800b076:	f380 8811 	msr	BASEPRI, r0
 800b07a:	4770      	bx	lr
 800b07c:	f3af 8000 	nop.w

0800b080 <pxCurrentTCBConst2>:
 800b080:	200017a8 	.word	0x200017a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b084:	bf00      	nop
 800b086:	bf00      	nop

0800b088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b088:	4808      	ldr	r0, [pc, #32]	@ (800b0ac <prvPortStartFirstTask+0x24>)
 800b08a:	6800      	ldr	r0, [r0, #0]
 800b08c:	6800      	ldr	r0, [r0, #0]
 800b08e:	f380 8808 	msr	MSP, r0
 800b092:	f04f 0000 	mov.w	r0, #0
 800b096:	f380 8814 	msr	CONTROL, r0
 800b09a:	b662      	cpsie	i
 800b09c:	b661      	cpsie	f
 800b09e:	f3bf 8f4f 	dsb	sy
 800b0a2:	f3bf 8f6f 	isb	sy
 800b0a6:	df00      	svc	0
 800b0a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b0aa:	bf00      	nop
 800b0ac:	e000ed08 	.word	0xe000ed08

0800b0b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b086      	sub	sp, #24
 800b0b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b0b6:	4b47      	ldr	r3, [pc, #284]	@ (800b1d4 <xPortStartScheduler+0x124>)
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4a47      	ldr	r2, [pc, #284]	@ (800b1d8 <xPortStartScheduler+0x128>)
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d10b      	bne.n	800b0d8 <xPortStartScheduler+0x28>
	__asm volatile
 800b0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c4:	f383 8811 	msr	BASEPRI, r3
 800b0c8:	f3bf 8f6f 	isb	sy
 800b0cc:	f3bf 8f4f 	dsb	sy
 800b0d0:	60fb      	str	r3, [r7, #12]
}
 800b0d2:	bf00      	nop
 800b0d4:	bf00      	nop
 800b0d6:	e7fd      	b.n	800b0d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b0d8:	4b3e      	ldr	r3, [pc, #248]	@ (800b1d4 <xPortStartScheduler+0x124>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4a3f      	ldr	r2, [pc, #252]	@ (800b1dc <xPortStartScheduler+0x12c>)
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d10b      	bne.n	800b0fa <xPortStartScheduler+0x4a>
	__asm volatile
 800b0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e6:	f383 8811 	msr	BASEPRI, r3
 800b0ea:	f3bf 8f6f 	isb	sy
 800b0ee:	f3bf 8f4f 	dsb	sy
 800b0f2:	613b      	str	r3, [r7, #16]
}
 800b0f4:	bf00      	nop
 800b0f6:	bf00      	nop
 800b0f8:	e7fd      	b.n	800b0f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b0fa:	4b39      	ldr	r3, [pc, #228]	@ (800b1e0 <xPortStartScheduler+0x130>)
 800b0fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	781b      	ldrb	r3, [r3, #0]
 800b102:	b2db      	uxtb	r3, r3
 800b104:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	22ff      	movs	r2, #255	@ 0xff
 800b10a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	b2db      	uxtb	r3, r3
 800b112:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b114:	78fb      	ldrb	r3, [r7, #3]
 800b116:	b2db      	uxtb	r3, r3
 800b118:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b11c:	b2da      	uxtb	r2, r3
 800b11e:	4b31      	ldr	r3, [pc, #196]	@ (800b1e4 <xPortStartScheduler+0x134>)
 800b120:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b122:	4b31      	ldr	r3, [pc, #196]	@ (800b1e8 <xPortStartScheduler+0x138>)
 800b124:	2207      	movs	r2, #7
 800b126:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b128:	e009      	b.n	800b13e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b12a:	4b2f      	ldr	r3, [pc, #188]	@ (800b1e8 <xPortStartScheduler+0x138>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	3b01      	subs	r3, #1
 800b130:	4a2d      	ldr	r2, [pc, #180]	@ (800b1e8 <xPortStartScheduler+0x138>)
 800b132:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b134:	78fb      	ldrb	r3, [r7, #3]
 800b136:	b2db      	uxtb	r3, r3
 800b138:	005b      	lsls	r3, r3, #1
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b13e:	78fb      	ldrb	r3, [r7, #3]
 800b140:	b2db      	uxtb	r3, r3
 800b142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b146:	2b80      	cmp	r3, #128	@ 0x80
 800b148:	d0ef      	beq.n	800b12a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b14a:	4b27      	ldr	r3, [pc, #156]	@ (800b1e8 <xPortStartScheduler+0x138>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f1c3 0307 	rsb	r3, r3, #7
 800b152:	2b04      	cmp	r3, #4
 800b154:	d00b      	beq.n	800b16e <xPortStartScheduler+0xbe>
	__asm volatile
 800b156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b15a:	f383 8811 	msr	BASEPRI, r3
 800b15e:	f3bf 8f6f 	isb	sy
 800b162:	f3bf 8f4f 	dsb	sy
 800b166:	60bb      	str	r3, [r7, #8]
}
 800b168:	bf00      	nop
 800b16a:	bf00      	nop
 800b16c:	e7fd      	b.n	800b16a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b16e:	4b1e      	ldr	r3, [pc, #120]	@ (800b1e8 <xPortStartScheduler+0x138>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	021b      	lsls	r3, r3, #8
 800b174:	4a1c      	ldr	r2, [pc, #112]	@ (800b1e8 <xPortStartScheduler+0x138>)
 800b176:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b178:	4b1b      	ldr	r3, [pc, #108]	@ (800b1e8 <xPortStartScheduler+0x138>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b180:	4a19      	ldr	r2, [pc, #100]	@ (800b1e8 <xPortStartScheduler+0x138>)
 800b182:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	b2da      	uxtb	r2, r3
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b18c:	4b17      	ldr	r3, [pc, #92]	@ (800b1ec <xPortStartScheduler+0x13c>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	4a16      	ldr	r2, [pc, #88]	@ (800b1ec <xPortStartScheduler+0x13c>)
 800b192:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b196:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b198:	4b14      	ldr	r3, [pc, #80]	@ (800b1ec <xPortStartScheduler+0x13c>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4a13      	ldr	r2, [pc, #76]	@ (800b1ec <xPortStartScheduler+0x13c>)
 800b19e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b1a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b1a4:	f000 f8da 	bl	800b35c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b1a8:	4b11      	ldr	r3, [pc, #68]	@ (800b1f0 <xPortStartScheduler+0x140>)
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b1ae:	f000 f8f9 	bl	800b3a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b1b2:	4b10      	ldr	r3, [pc, #64]	@ (800b1f4 <xPortStartScheduler+0x144>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	4a0f      	ldr	r2, [pc, #60]	@ (800b1f4 <xPortStartScheduler+0x144>)
 800b1b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b1bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b1be:	f7ff ff63 	bl	800b088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b1c2:	f7ff fd4f 	bl	800ac64 <vTaskSwitchContext>
	prvTaskExitError();
 800b1c6:	f7ff ff19 	bl	800affc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b1ca:	2300      	movs	r3, #0
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3718      	adds	r7, #24
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}
 800b1d4:	e000ed00 	.word	0xe000ed00
 800b1d8:	410fc271 	.word	0x410fc271
 800b1dc:	410fc270 	.word	0x410fc270
 800b1e0:	e000e400 	.word	0xe000e400
 800b1e4:	200018d4 	.word	0x200018d4
 800b1e8:	200018d8 	.word	0x200018d8
 800b1ec:	e000ed20 	.word	0xe000ed20
 800b1f0:	20000044 	.word	0x20000044
 800b1f4:	e000ef34 	.word	0xe000ef34

0800b1f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b083      	sub	sp, #12
 800b1fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b202:	f383 8811 	msr	BASEPRI, r3
 800b206:	f3bf 8f6f 	isb	sy
 800b20a:	f3bf 8f4f 	dsb	sy
 800b20e:	607b      	str	r3, [r7, #4]
}
 800b210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b212:	4b10      	ldr	r3, [pc, #64]	@ (800b254 <vPortEnterCritical+0x5c>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	3301      	adds	r3, #1
 800b218:	4a0e      	ldr	r2, [pc, #56]	@ (800b254 <vPortEnterCritical+0x5c>)
 800b21a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b21c:	4b0d      	ldr	r3, [pc, #52]	@ (800b254 <vPortEnterCritical+0x5c>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	2b01      	cmp	r3, #1
 800b222:	d110      	bne.n	800b246 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b224:	4b0c      	ldr	r3, [pc, #48]	@ (800b258 <vPortEnterCritical+0x60>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	b2db      	uxtb	r3, r3
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d00b      	beq.n	800b246 <vPortEnterCritical+0x4e>
	__asm volatile
 800b22e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b232:	f383 8811 	msr	BASEPRI, r3
 800b236:	f3bf 8f6f 	isb	sy
 800b23a:	f3bf 8f4f 	dsb	sy
 800b23e:	603b      	str	r3, [r7, #0]
}
 800b240:	bf00      	nop
 800b242:	bf00      	nop
 800b244:	e7fd      	b.n	800b242 <vPortEnterCritical+0x4a>
	}
}
 800b246:	bf00      	nop
 800b248:	370c      	adds	r7, #12
 800b24a:	46bd      	mov	sp, r7
 800b24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b250:	4770      	bx	lr
 800b252:	bf00      	nop
 800b254:	20000044 	.word	0x20000044
 800b258:	e000ed04 	.word	0xe000ed04

0800b25c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b262:	4b12      	ldr	r3, [pc, #72]	@ (800b2ac <vPortExitCritical+0x50>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d10b      	bne.n	800b282 <vPortExitCritical+0x26>
	__asm volatile
 800b26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b26e:	f383 8811 	msr	BASEPRI, r3
 800b272:	f3bf 8f6f 	isb	sy
 800b276:	f3bf 8f4f 	dsb	sy
 800b27a:	607b      	str	r3, [r7, #4]
}
 800b27c:	bf00      	nop
 800b27e:	bf00      	nop
 800b280:	e7fd      	b.n	800b27e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b282:	4b0a      	ldr	r3, [pc, #40]	@ (800b2ac <vPortExitCritical+0x50>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	3b01      	subs	r3, #1
 800b288:	4a08      	ldr	r2, [pc, #32]	@ (800b2ac <vPortExitCritical+0x50>)
 800b28a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b28c:	4b07      	ldr	r3, [pc, #28]	@ (800b2ac <vPortExitCritical+0x50>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d105      	bne.n	800b2a0 <vPortExitCritical+0x44>
 800b294:	2300      	movs	r3, #0
 800b296:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b29e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b2a0:	bf00      	nop
 800b2a2:	370c      	adds	r7, #12
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr
 800b2ac:	20000044 	.word	0x20000044

0800b2b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b2b0:	f3ef 8009 	mrs	r0, PSP
 800b2b4:	f3bf 8f6f 	isb	sy
 800b2b8:	4b15      	ldr	r3, [pc, #84]	@ (800b310 <pxCurrentTCBConst>)
 800b2ba:	681a      	ldr	r2, [r3, #0]
 800b2bc:	f01e 0f10 	tst.w	lr, #16
 800b2c0:	bf08      	it	eq
 800b2c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b2c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ca:	6010      	str	r0, [r2, #0]
 800b2cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b2d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b2d4:	f380 8811 	msr	BASEPRI, r0
 800b2d8:	f3bf 8f4f 	dsb	sy
 800b2dc:	f3bf 8f6f 	isb	sy
 800b2e0:	f7ff fcc0 	bl	800ac64 <vTaskSwitchContext>
 800b2e4:	f04f 0000 	mov.w	r0, #0
 800b2e8:	f380 8811 	msr	BASEPRI, r0
 800b2ec:	bc09      	pop	{r0, r3}
 800b2ee:	6819      	ldr	r1, [r3, #0]
 800b2f0:	6808      	ldr	r0, [r1, #0]
 800b2f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f6:	f01e 0f10 	tst.w	lr, #16
 800b2fa:	bf08      	it	eq
 800b2fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b300:	f380 8809 	msr	PSP, r0
 800b304:	f3bf 8f6f 	isb	sy
 800b308:	4770      	bx	lr
 800b30a:	bf00      	nop
 800b30c:	f3af 8000 	nop.w

0800b310 <pxCurrentTCBConst>:
 800b310:	200017a8 	.word	0x200017a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b314:	bf00      	nop
 800b316:	bf00      	nop

0800b318 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b082      	sub	sp, #8
 800b31c:	af00      	add	r7, sp, #0
	__asm volatile
 800b31e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b322:	f383 8811 	msr	BASEPRI, r3
 800b326:	f3bf 8f6f 	isb	sy
 800b32a:	f3bf 8f4f 	dsb	sy
 800b32e:	607b      	str	r3, [r7, #4]
}
 800b330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b332:	f7ff fbdd 	bl	800aaf0 <xTaskIncrementTick>
 800b336:	4603      	mov	r3, r0
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d003      	beq.n	800b344 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b33c:	4b06      	ldr	r3, [pc, #24]	@ (800b358 <SysTick_Handler+0x40>)
 800b33e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b342:	601a      	str	r2, [r3, #0]
 800b344:	2300      	movs	r3, #0
 800b346:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	f383 8811 	msr	BASEPRI, r3
}
 800b34e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b350:	bf00      	nop
 800b352:	3708      	adds	r7, #8
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}
 800b358:	e000ed04 	.word	0xe000ed04

0800b35c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b35c:	b480      	push	{r7}
 800b35e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b360:	4b0b      	ldr	r3, [pc, #44]	@ (800b390 <vPortSetupTimerInterrupt+0x34>)
 800b362:	2200      	movs	r2, #0
 800b364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b366:	4b0b      	ldr	r3, [pc, #44]	@ (800b394 <vPortSetupTimerInterrupt+0x38>)
 800b368:	2200      	movs	r2, #0
 800b36a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b36c:	4b0a      	ldr	r3, [pc, #40]	@ (800b398 <vPortSetupTimerInterrupt+0x3c>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4a0a      	ldr	r2, [pc, #40]	@ (800b39c <vPortSetupTimerInterrupt+0x40>)
 800b372:	fba2 2303 	umull	r2, r3, r2, r3
 800b376:	099b      	lsrs	r3, r3, #6
 800b378:	4a09      	ldr	r2, [pc, #36]	@ (800b3a0 <vPortSetupTimerInterrupt+0x44>)
 800b37a:	3b01      	subs	r3, #1
 800b37c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b37e:	4b04      	ldr	r3, [pc, #16]	@ (800b390 <vPortSetupTimerInterrupt+0x34>)
 800b380:	2207      	movs	r2, #7
 800b382:	601a      	str	r2, [r3, #0]
}
 800b384:	bf00      	nop
 800b386:	46bd      	mov	sp, r7
 800b388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38c:	4770      	bx	lr
 800b38e:	bf00      	nop
 800b390:	e000e010 	.word	0xe000e010
 800b394:	e000e018 	.word	0xe000e018
 800b398:	20000004 	.word	0x20000004
 800b39c:	10624dd3 	.word	0x10624dd3
 800b3a0:	e000e014 	.word	0xe000e014

0800b3a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b3a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b3b4 <vPortEnableVFP+0x10>
 800b3a8:	6801      	ldr	r1, [r0, #0]
 800b3aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b3ae:	6001      	str	r1, [r0, #0]
 800b3b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b3b2:	bf00      	nop
 800b3b4:	e000ed88 	.word	0xe000ed88

0800b3b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b08a      	sub	sp, #40	@ 0x28
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b3c4:	f7ff fae8 	bl	800a998 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b3c8:	4b5c      	ldr	r3, [pc, #368]	@ (800b53c <pvPortMalloc+0x184>)
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d101      	bne.n	800b3d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b3d0:	f000 f924 	bl	800b61c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b3d4:	4b5a      	ldr	r3, [pc, #360]	@ (800b540 <pvPortMalloc+0x188>)
 800b3d6:	681a      	ldr	r2, [r3, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	4013      	ands	r3, r2
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	f040 8095 	bne.w	800b50c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d01e      	beq.n	800b426 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b3e8:	2208      	movs	r2, #8
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	4413      	add	r3, r2
 800b3ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f003 0307 	and.w	r3, r3, #7
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d015      	beq.n	800b426 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f023 0307 	bic.w	r3, r3, #7
 800b400:	3308      	adds	r3, #8
 800b402:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f003 0307 	and.w	r3, r3, #7
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d00b      	beq.n	800b426 <pvPortMalloc+0x6e>
	__asm volatile
 800b40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b412:	f383 8811 	msr	BASEPRI, r3
 800b416:	f3bf 8f6f 	isb	sy
 800b41a:	f3bf 8f4f 	dsb	sy
 800b41e:	617b      	str	r3, [r7, #20]
}
 800b420:	bf00      	nop
 800b422:	bf00      	nop
 800b424:	e7fd      	b.n	800b422 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d06f      	beq.n	800b50c <pvPortMalloc+0x154>
 800b42c:	4b45      	ldr	r3, [pc, #276]	@ (800b544 <pvPortMalloc+0x18c>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	429a      	cmp	r2, r3
 800b434:	d86a      	bhi.n	800b50c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b436:	4b44      	ldr	r3, [pc, #272]	@ (800b548 <pvPortMalloc+0x190>)
 800b438:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b43a:	4b43      	ldr	r3, [pc, #268]	@ (800b548 <pvPortMalloc+0x190>)
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b440:	e004      	b.n	800b44c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b444:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	429a      	cmp	r2, r3
 800b454:	d903      	bls.n	800b45e <pvPortMalloc+0xa6>
 800b456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d1f1      	bne.n	800b442 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b45e:	4b37      	ldr	r3, [pc, #220]	@ (800b53c <pvPortMalloc+0x184>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b464:	429a      	cmp	r2, r3
 800b466:	d051      	beq.n	800b50c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b468:	6a3b      	ldr	r3, [r7, #32]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	2208      	movs	r2, #8
 800b46e:	4413      	add	r3, r2
 800b470:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b474:	681a      	ldr	r2, [r3, #0]
 800b476:	6a3b      	ldr	r3, [r7, #32]
 800b478:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b47c:	685a      	ldr	r2, [r3, #4]
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	1ad2      	subs	r2, r2, r3
 800b482:	2308      	movs	r3, #8
 800b484:	005b      	lsls	r3, r3, #1
 800b486:	429a      	cmp	r2, r3
 800b488:	d920      	bls.n	800b4cc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b48a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	4413      	add	r3, r2
 800b490:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b492:	69bb      	ldr	r3, [r7, #24]
 800b494:	f003 0307 	and.w	r3, r3, #7
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00b      	beq.n	800b4b4 <pvPortMalloc+0xfc>
	__asm volatile
 800b49c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a0:	f383 8811 	msr	BASEPRI, r3
 800b4a4:	f3bf 8f6f 	isb	sy
 800b4a8:	f3bf 8f4f 	dsb	sy
 800b4ac:	613b      	str	r3, [r7, #16]
}
 800b4ae:	bf00      	nop
 800b4b0:	bf00      	nop
 800b4b2:	e7fd      	b.n	800b4b0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b6:	685a      	ldr	r2, [r3, #4]
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	1ad2      	subs	r2, r2, r3
 800b4bc:	69bb      	ldr	r3, [r7, #24]
 800b4be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c2:	687a      	ldr	r2, [r7, #4]
 800b4c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b4c6:	69b8      	ldr	r0, [r7, #24]
 800b4c8:	f000 f90a 	bl	800b6e0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b4cc:	4b1d      	ldr	r3, [pc, #116]	@ (800b544 <pvPortMalloc+0x18c>)
 800b4ce:	681a      	ldr	r2, [r3, #0]
 800b4d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d2:	685b      	ldr	r3, [r3, #4]
 800b4d4:	1ad3      	subs	r3, r2, r3
 800b4d6:	4a1b      	ldr	r2, [pc, #108]	@ (800b544 <pvPortMalloc+0x18c>)
 800b4d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b4da:	4b1a      	ldr	r3, [pc, #104]	@ (800b544 <pvPortMalloc+0x18c>)
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	4b1b      	ldr	r3, [pc, #108]	@ (800b54c <pvPortMalloc+0x194>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	d203      	bcs.n	800b4ee <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b4e6:	4b17      	ldr	r3, [pc, #92]	@ (800b544 <pvPortMalloc+0x18c>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	4a18      	ldr	r2, [pc, #96]	@ (800b54c <pvPortMalloc+0x194>)
 800b4ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f0:	685a      	ldr	r2, [r3, #4]
 800b4f2:	4b13      	ldr	r3, [pc, #76]	@ (800b540 <pvPortMalloc+0x188>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	431a      	orrs	r2, r3
 800b4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b4fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4fe:	2200      	movs	r2, #0
 800b500:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b502:	4b13      	ldr	r3, [pc, #76]	@ (800b550 <pvPortMalloc+0x198>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	3301      	adds	r3, #1
 800b508:	4a11      	ldr	r2, [pc, #68]	@ (800b550 <pvPortMalloc+0x198>)
 800b50a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b50c:	f7ff fa52 	bl	800a9b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b510:	69fb      	ldr	r3, [r7, #28]
 800b512:	f003 0307 	and.w	r3, r3, #7
 800b516:	2b00      	cmp	r3, #0
 800b518:	d00b      	beq.n	800b532 <pvPortMalloc+0x17a>
	__asm volatile
 800b51a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b51e:	f383 8811 	msr	BASEPRI, r3
 800b522:	f3bf 8f6f 	isb	sy
 800b526:	f3bf 8f4f 	dsb	sy
 800b52a:	60fb      	str	r3, [r7, #12]
}
 800b52c:	bf00      	nop
 800b52e:	bf00      	nop
 800b530:	e7fd      	b.n	800b52e <pvPortMalloc+0x176>
	return pvReturn;
 800b532:	69fb      	ldr	r3, [r7, #28]
}
 800b534:	4618      	mov	r0, r3
 800b536:	3728      	adds	r7, #40	@ 0x28
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}
 800b53c:	2000249c 	.word	0x2000249c
 800b540:	200024b0 	.word	0x200024b0
 800b544:	200024a0 	.word	0x200024a0
 800b548:	20002494 	.word	0x20002494
 800b54c:	200024a4 	.word	0x200024a4
 800b550:	200024a8 	.word	0x200024a8

0800b554 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b086      	sub	sp, #24
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d04f      	beq.n	800b606 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b566:	2308      	movs	r3, #8
 800b568:	425b      	negs	r3, r3
 800b56a:	697a      	ldr	r2, [r7, #20]
 800b56c:	4413      	add	r3, r2
 800b56e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b570:	697b      	ldr	r3, [r7, #20]
 800b572:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b574:	693b      	ldr	r3, [r7, #16]
 800b576:	685a      	ldr	r2, [r3, #4]
 800b578:	4b25      	ldr	r3, [pc, #148]	@ (800b610 <vPortFree+0xbc>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4013      	ands	r3, r2
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d10b      	bne.n	800b59a <vPortFree+0x46>
	__asm volatile
 800b582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b586:	f383 8811 	msr	BASEPRI, r3
 800b58a:	f3bf 8f6f 	isb	sy
 800b58e:	f3bf 8f4f 	dsb	sy
 800b592:	60fb      	str	r3, [r7, #12]
}
 800b594:	bf00      	nop
 800b596:	bf00      	nop
 800b598:	e7fd      	b.n	800b596 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b59a:	693b      	ldr	r3, [r7, #16]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d00b      	beq.n	800b5ba <vPortFree+0x66>
	__asm volatile
 800b5a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5a6:	f383 8811 	msr	BASEPRI, r3
 800b5aa:	f3bf 8f6f 	isb	sy
 800b5ae:	f3bf 8f4f 	dsb	sy
 800b5b2:	60bb      	str	r3, [r7, #8]
}
 800b5b4:	bf00      	nop
 800b5b6:	bf00      	nop
 800b5b8:	e7fd      	b.n	800b5b6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	685a      	ldr	r2, [r3, #4]
 800b5be:	4b14      	ldr	r3, [pc, #80]	@ (800b610 <vPortFree+0xbc>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	4013      	ands	r3, r2
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d01e      	beq.n	800b606 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b5c8:	693b      	ldr	r3, [r7, #16]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d11a      	bne.n	800b606 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b5d0:	693b      	ldr	r3, [r7, #16]
 800b5d2:	685a      	ldr	r2, [r3, #4]
 800b5d4:	4b0e      	ldr	r3, [pc, #56]	@ (800b610 <vPortFree+0xbc>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	43db      	mvns	r3, r3
 800b5da:	401a      	ands	r2, r3
 800b5dc:	693b      	ldr	r3, [r7, #16]
 800b5de:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b5e0:	f7ff f9da 	bl	800a998 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	685a      	ldr	r2, [r3, #4]
 800b5e8:	4b0a      	ldr	r3, [pc, #40]	@ (800b614 <vPortFree+0xc0>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	4a09      	ldr	r2, [pc, #36]	@ (800b614 <vPortFree+0xc0>)
 800b5f0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b5f2:	6938      	ldr	r0, [r7, #16]
 800b5f4:	f000 f874 	bl	800b6e0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b5f8:	4b07      	ldr	r3, [pc, #28]	@ (800b618 <vPortFree+0xc4>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	4a06      	ldr	r2, [pc, #24]	@ (800b618 <vPortFree+0xc4>)
 800b600:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b602:	f7ff f9d7 	bl	800a9b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b606:	bf00      	nop
 800b608:	3718      	adds	r7, #24
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}
 800b60e:	bf00      	nop
 800b610:	200024b0 	.word	0x200024b0
 800b614:	200024a0 	.word	0x200024a0
 800b618:	200024ac 	.word	0x200024ac

0800b61c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b61c:	b480      	push	{r7}
 800b61e:	b085      	sub	sp, #20
 800b620:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b622:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800b626:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b628:	4b27      	ldr	r3, [pc, #156]	@ (800b6c8 <prvHeapInit+0xac>)
 800b62a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f003 0307 	and.w	r3, r3, #7
 800b632:	2b00      	cmp	r3, #0
 800b634:	d00c      	beq.n	800b650 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	3307      	adds	r3, #7
 800b63a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	f023 0307 	bic.w	r3, r3, #7
 800b642:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b644:	68ba      	ldr	r2, [r7, #8]
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	1ad3      	subs	r3, r2, r3
 800b64a:	4a1f      	ldr	r2, [pc, #124]	@ (800b6c8 <prvHeapInit+0xac>)
 800b64c:	4413      	add	r3, r2
 800b64e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b654:	4a1d      	ldr	r2, [pc, #116]	@ (800b6cc <prvHeapInit+0xb0>)
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b65a:	4b1c      	ldr	r3, [pc, #112]	@ (800b6cc <prvHeapInit+0xb0>)
 800b65c:	2200      	movs	r2, #0
 800b65e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	68ba      	ldr	r2, [r7, #8]
 800b664:	4413      	add	r3, r2
 800b666:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b668:	2208      	movs	r2, #8
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	1a9b      	subs	r3, r3, r2
 800b66e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	f023 0307 	bic.w	r3, r3, #7
 800b676:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	4a15      	ldr	r2, [pc, #84]	@ (800b6d0 <prvHeapInit+0xb4>)
 800b67c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b67e:	4b14      	ldr	r3, [pc, #80]	@ (800b6d0 <prvHeapInit+0xb4>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	2200      	movs	r2, #0
 800b684:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b686:	4b12      	ldr	r3, [pc, #72]	@ (800b6d0 <prvHeapInit+0xb4>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	2200      	movs	r2, #0
 800b68c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	68fa      	ldr	r2, [r7, #12]
 800b696:	1ad2      	subs	r2, r2, r3
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b69c:	4b0c      	ldr	r3, [pc, #48]	@ (800b6d0 <prvHeapInit+0xb4>)
 800b69e:	681a      	ldr	r2, [r3, #0]
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	685b      	ldr	r3, [r3, #4]
 800b6a8:	4a0a      	ldr	r2, [pc, #40]	@ (800b6d4 <prvHeapInit+0xb8>)
 800b6aa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	4a09      	ldr	r2, [pc, #36]	@ (800b6d8 <prvHeapInit+0xbc>)
 800b6b2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b6b4:	4b09      	ldr	r3, [pc, #36]	@ (800b6dc <prvHeapInit+0xc0>)
 800b6b6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b6ba:	601a      	str	r2, [r3, #0]
}
 800b6bc:	bf00      	nop
 800b6be:	3714      	adds	r7, #20
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr
 800b6c8:	200018dc 	.word	0x200018dc
 800b6cc:	20002494 	.word	0x20002494
 800b6d0:	2000249c 	.word	0x2000249c
 800b6d4:	200024a4 	.word	0x200024a4
 800b6d8:	200024a0 	.word	0x200024a0
 800b6dc:	200024b0 	.word	0x200024b0

0800b6e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b085      	sub	sp, #20
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b6e8:	4b28      	ldr	r3, [pc, #160]	@ (800b78c <prvInsertBlockIntoFreeList+0xac>)
 800b6ea:	60fb      	str	r3, [r7, #12]
 800b6ec:	e002      	b.n	800b6f4 <prvInsertBlockIntoFreeList+0x14>
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	60fb      	str	r3, [r7, #12]
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	687a      	ldr	r2, [r7, #4]
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d8f7      	bhi.n	800b6ee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	68ba      	ldr	r2, [r7, #8]
 800b708:	4413      	add	r3, r2
 800b70a:	687a      	ldr	r2, [r7, #4]
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d108      	bne.n	800b722 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	685a      	ldr	r2, [r3, #4]
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	441a      	add	r2, r3
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	685b      	ldr	r3, [r3, #4]
 800b72a:	68ba      	ldr	r2, [r7, #8]
 800b72c:	441a      	add	r2, r3
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	429a      	cmp	r2, r3
 800b734:	d118      	bne.n	800b768 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	681a      	ldr	r2, [r3, #0]
 800b73a:	4b15      	ldr	r3, [pc, #84]	@ (800b790 <prvInsertBlockIntoFreeList+0xb0>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	429a      	cmp	r2, r3
 800b740:	d00d      	beq.n	800b75e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	685a      	ldr	r2, [r3, #4]
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	685b      	ldr	r3, [r3, #4]
 800b74c:	441a      	add	r2, r3
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	681a      	ldr	r2, [r3, #0]
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	601a      	str	r2, [r3, #0]
 800b75c:	e008      	b.n	800b770 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b75e:	4b0c      	ldr	r3, [pc, #48]	@ (800b790 <prvInsertBlockIntoFreeList+0xb0>)
 800b760:	681a      	ldr	r2, [r3, #0]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	601a      	str	r2, [r3, #0]
 800b766:	e003      	b.n	800b770 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681a      	ldr	r2, [r3, #0]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b770:	68fa      	ldr	r2, [r7, #12]
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	429a      	cmp	r2, r3
 800b776:	d002      	beq.n	800b77e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	687a      	ldr	r2, [r7, #4]
 800b77c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b77e:	bf00      	nop
 800b780:	3714      	adds	r7, #20
 800b782:	46bd      	mov	sp, r7
 800b784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b788:	4770      	bx	lr
 800b78a:	bf00      	nop
 800b78c:	20002494 	.word	0x20002494
 800b790:	2000249c 	.word	0x2000249c

0800b794 <arm_sin_f32>:
 800b794:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800b814 <arm_sin_f32+0x80>
 800b798:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b79c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b7a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7a4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b7a8:	d504      	bpl.n	800b7b4 <arm_sin_f32+0x20>
 800b7aa:	ee17 3a90 	vmov	r3, s15
 800b7ae:	3b01      	subs	r3, #1
 800b7b0:	ee07 3a90 	vmov	s15, r3
 800b7b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7b8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800b818 <arm_sin_f32+0x84>
 800b7bc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b7c0:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b7c4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800b7c8:	ee17 3a90 	vmov	r3, s15
 800b7cc:	b29b      	uxth	r3, r3
 800b7ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7d2:	d21a      	bcs.n	800b80a <arm_sin_f32+0x76>
 800b7d4:	ee07 3a90 	vmov	s15, r3
 800b7d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b7dc:	1c59      	adds	r1, r3, #1
 800b7de:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b7e2:	4a0e      	ldr	r2, [pc, #56]	@ (800b81c <arm_sin_f32+0x88>)
 800b7e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b7e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b7ec:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b7f0:	ed93 7a00 	vldr	s14, [r3]
 800b7f4:	edd2 6a00 	vldr	s13, [r2]
 800b7f8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b7fc:	ee20 0a26 	vmul.f32	s0, s0, s13
 800b800:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b804:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b808:	4770      	bx	lr
 800b80a:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b80e:	2101      	movs	r1, #1
 800b810:	2300      	movs	r3, #0
 800b812:	e7e6      	b.n	800b7e2 <arm_sin_f32+0x4e>
 800b814:	3e22f983 	.word	0x3e22f983
 800b818:	44000000 	.word	0x44000000
 800b81c:	0800cfc0 	.word	0x0800cfc0

0800b820 <srand>:
 800b820:	b538      	push	{r3, r4, r5, lr}
 800b822:	4b10      	ldr	r3, [pc, #64]	@ (800b864 <srand+0x44>)
 800b824:	681d      	ldr	r5, [r3, #0]
 800b826:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800b828:	4604      	mov	r4, r0
 800b82a:	b9b3      	cbnz	r3, 800b85a <srand+0x3a>
 800b82c:	2018      	movs	r0, #24
 800b82e:	f000 fab3 	bl	800bd98 <malloc>
 800b832:	4602      	mov	r2, r0
 800b834:	6328      	str	r0, [r5, #48]	@ 0x30
 800b836:	b920      	cbnz	r0, 800b842 <srand+0x22>
 800b838:	4b0b      	ldr	r3, [pc, #44]	@ (800b868 <srand+0x48>)
 800b83a:	480c      	ldr	r0, [pc, #48]	@ (800b86c <srand+0x4c>)
 800b83c:	2146      	movs	r1, #70	@ 0x46
 800b83e:	f000 fa43 	bl	800bcc8 <__assert_func>
 800b842:	490b      	ldr	r1, [pc, #44]	@ (800b870 <srand+0x50>)
 800b844:	4b0b      	ldr	r3, [pc, #44]	@ (800b874 <srand+0x54>)
 800b846:	e9c0 1300 	strd	r1, r3, [r0]
 800b84a:	4b0b      	ldr	r3, [pc, #44]	@ (800b878 <srand+0x58>)
 800b84c:	6083      	str	r3, [r0, #8]
 800b84e:	230b      	movs	r3, #11
 800b850:	8183      	strh	r3, [r0, #12]
 800b852:	2100      	movs	r1, #0
 800b854:	2001      	movs	r0, #1
 800b856:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b85a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800b85c:	2200      	movs	r2, #0
 800b85e:	611c      	str	r4, [r3, #16]
 800b860:	615a      	str	r2, [r3, #20]
 800b862:	bd38      	pop	{r3, r4, r5, pc}
 800b864:	20000054 	.word	0x20000054
 800b868:	0800d7c4 	.word	0x0800d7c4
 800b86c:	0800d7db 	.word	0x0800d7db
 800b870:	abcd330e 	.word	0xabcd330e
 800b874:	e66d1234 	.word	0xe66d1234
 800b878:	0005deec 	.word	0x0005deec

0800b87c <rand>:
 800b87c:	4b16      	ldr	r3, [pc, #88]	@ (800b8d8 <rand+0x5c>)
 800b87e:	b510      	push	{r4, lr}
 800b880:	681c      	ldr	r4, [r3, #0]
 800b882:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b884:	b9b3      	cbnz	r3, 800b8b4 <rand+0x38>
 800b886:	2018      	movs	r0, #24
 800b888:	f000 fa86 	bl	800bd98 <malloc>
 800b88c:	4602      	mov	r2, r0
 800b88e:	6320      	str	r0, [r4, #48]	@ 0x30
 800b890:	b920      	cbnz	r0, 800b89c <rand+0x20>
 800b892:	4b12      	ldr	r3, [pc, #72]	@ (800b8dc <rand+0x60>)
 800b894:	4812      	ldr	r0, [pc, #72]	@ (800b8e0 <rand+0x64>)
 800b896:	2152      	movs	r1, #82	@ 0x52
 800b898:	f000 fa16 	bl	800bcc8 <__assert_func>
 800b89c:	4911      	ldr	r1, [pc, #68]	@ (800b8e4 <rand+0x68>)
 800b89e:	4b12      	ldr	r3, [pc, #72]	@ (800b8e8 <rand+0x6c>)
 800b8a0:	e9c0 1300 	strd	r1, r3, [r0]
 800b8a4:	4b11      	ldr	r3, [pc, #68]	@ (800b8ec <rand+0x70>)
 800b8a6:	6083      	str	r3, [r0, #8]
 800b8a8:	230b      	movs	r3, #11
 800b8aa:	8183      	strh	r3, [r0, #12]
 800b8ac:	2100      	movs	r1, #0
 800b8ae:	2001      	movs	r0, #1
 800b8b0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b8b4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b8b6:	480e      	ldr	r0, [pc, #56]	@ (800b8f0 <rand+0x74>)
 800b8b8:	690b      	ldr	r3, [r1, #16]
 800b8ba:	694c      	ldr	r4, [r1, #20]
 800b8bc:	4a0d      	ldr	r2, [pc, #52]	@ (800b8f4 <rand+0x78>)
 800b8be:	4358      	muls	r0, r3
 800b8c0:	fb02 0004 	mla	r0, r2, r4, r0
 800b8c4:	fba3 3202 	umull	r3, r2, r3, r2
 800b8c8:	3301      	adds	r3, #1
 800b8ca:	eb40 0002 	adc.w	r0, r0, r2
 800b8ce:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b8d2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b8d6:	bd10      	pop	{r4, pc}
 800b8d8:	20000054 	.word	0x20000054
 800b8dc:	0800d7c4 	.word	0x0800d7c4
 800b8e0:	0800d7db 	.word	0x0800d7db
 800b8e4:	abcd330e 	.word	0xabcd330e
 800b8e8:	e66d1234 	.word	0xe66d1234
 800b8ec:	0005deec 	.word	0x0005deec
 800b8f0:	5851f42d 	.word	0x5851f42d
 800b8f4:	4c957f2d 	.word	0x4c957f2d

0800b8f8 <std>:
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	b510      	push	{r4, lr}
 800b8fc:	4604      	mov	r4, r0
 800b8fe:	e9c0 3300 	strd	r3, r3, [r0]
 800b902:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b906:	6083      	str	r3, [r0, #8]
 800b908:	8181      	strh	r1, [r0, #12]
 800b90a:	6643      	str	r3, [r0, #100]	@ 0x64
 800b90c:	81c2      	strh	r2, [r0, #14]
 800b90e:	6183      	str	r3, [r0, #24]
 800b910:	4619      	mov	r1, r3
 800b912:	2208      	movs	r2, #8
 800b914:	305c      	adds	r0, #92	@ 0x5c
 800b916:	f000 f94c 	bl	800bbb2 <memset>
 800b91a:	4b0d      	ldr	r3, [pc, #52]	@ (800b950 <std+0x58>)
 800b91c:	6263      	str	r3, [r4, #36]	@ 0x24
 800b91e:	4b0d      	ldr	r3, [pc, #52]	@ (800b954 <std+0x5c>)
 800b920:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b922:	4b0d      	ldr	r3, [pc, #52]	@ (800b958 <std+0x60>)
 800b924:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b926:	4b0d      	ldr	r3, [pc, #52]	@ (800b95c <std+0x64>)
 800b928:	6323      	str	r3, [r4, #48]	@ 0x30
 800b92a:	4b0d      	ldr	r3, [pc, #52]	@ (800b960 <std+0x68>)
 800b92c:	6224      	str	r4, [r4, #32]
 800b92e:	429c      	cmp	r4, r3
 800b930:	d006      	beq.n	800b940 <std+0x48>
 800b932:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b936:	4294      	cmp	r4, r2
 800b938:	d002      	beq.n	800b940 <std+0x48>
 800b93a:	33d0      	adds	r3, #208	@ 0xd0
 800b93c:	429c      	cmp	r4, r3
 800b93e:	d105      	bne.n	800b94c <std+0x54>
 800b940:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b948:	f000 b9ac 	b.w	800bca4 <__retarget_lock_init_recursive>
 800b94c:	bd10      	pop	{r4, pc}
 800b94e:	bf00      	nop
 800b950:	0800bb2d 	.word	0x0800bb2d
 800b954:	0800bb4f 	.word	0x0800bb4f
 800b958:	0800bb87 	.word	0x0800bb87
 800b95c:	0800bbab 	.word	0x0800bbab
 800b960:	200024b4 	.word	0x200024b4

0800b964 <stdio_exit_handler>:
 800b964:	4a02      	ldr	r2, [pc, #8]	@ (800b970 <stdio_exit_handler+0xc>)
 800b966:	4903      	ldr	r1, [pc, #12]	@ (800b974 <stdio_exit_handler+0x10>)
 800b968:	4803      	ldr	r0, [pc, #12]	@ (800b978 <stdio_exit_handler+0x14>)
 800b96a:	f000 b869 	b.w	800ba40 <_fwalk_sglue>
 800b96e:	bf00      	nop
 800b970:	20000048 	.word	0x20000048
 800b974:	0800c5d5 	.word	0x0800c5d5
 800b978:	20000058 	.word	0x20000058

0800b97c <cleanup_stdio>:
 800b97c:	6841      	ldr	r1, [r0, #4]
 800b97e:	4b0c      	ldr	r3, [pc, #48]	@ (800b9b0 <cleanup_stdio+0x34>)
 800b980:	4299      	cmp	r1, r3
 800b982:	b510      	push	{r4, lr}
 800b984:	4604      	mov	r4, r0
 800b986:	d001      	beq.n	800b98c <cleanup_stdio+0x10>
 800b988:	f000 fe24 	bl	800c5d4 <_fflush_r>
 800b98c:	68a1      	ldr	r1, [r4, #8]
 800b98e:	4b09      	ldr	r3, [pc, #36]	@ (800b9b4 <cleanup_stdio+0x38>)
 800b990:	4299      	cmp	r1, r3
 800b992:	d002      	beq.n	800b99a <cleanup_stdio+0x1e>
 800b994:	4620      	mov	r0, r4
 800b996:	f000 fe1d 	bl	800c5d4 <_fflush_r>
 800b99a:	68e1      	ldr	r1, [r4, #12]
 800b99c:	4b06      	ldr	r3, [pc, #24]	@ (800b9b8 <cleanup_stdio+0x3c>)
 800b99e:	4299      	cmp	r1, r3
 800b9a0:	d004      	beq.n	800b9ac <cleanup_stdio+0x30>
 800b9a2:	4620      	mov	r0, r4
 800b9a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9a8:	f000 be14 	b.w	800c5d4 <_fflush_r>
 800b9ac:	bd10      	pop	{r4, pc}
 800b9ae:	bf00      	nop
 800b9b0:	200024b4 	.word	0x200024b4
 800b9b4:	2000251c 	.word	0x2000251c
 800b9b8:	20002584 	.word	0x20002584

0800b9bc <global_stdio_init.part.0>:
 800b9bc:	b510      	push	{r4, lr}
 800b9be:	4b0b      	ldr	r3, [pc, #44]	@ (800b9ec <global_stdio_init.part.0+0x30>)
 800b9c0:	4c0b      	ldr	r4, [pc, #44]	@ (800b9f0 <global_stdio_init.part.0+0x34>)
 800b9c2:	4a0c      	ldr	r2, [pc, #48]	@ (800b9f4 <global_stdio_init.part.0+0x38>)
 800b9c4:	601a      	str	r2, [r3, #0]
 800b9c6:	4620      	mov	r0, r4
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	2104      	movs	r1, #4
 800b9cc:	f7ff ff94 	bl	800b8f8 <std>
 800b9d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b9d4:	2201      	movs	r2, #1
 800b9d6:	2109      	movs	r1, #9
 800b9d8:	f7ff ff8e 	bl	800b8f8 <std>
 800b9dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b9e0:	2202      	movs	r2, #2
 800b9e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9e6:	2112      	movs	r1, #18
 800b9e8:	f7ff bf86 	b.w	800b8f8 <std>
 800b9ec:	200025ec 	.word	0x200025ec
 800b9f0:	200024b4 	.word	0x200024b4
 800b9f4:	0800b965 	.word	0x0800b965

0800b9f8 <__sfp_lock_acquire>:
 800b9f8:	4801      	ldr	r0, [pc, #4]	@ (800ba00 <__sfp_lock_acquire+0x8>)
 800b9fa:	f000 b954 	b.w	800bca6 <__retarget_lock_acquire_recursive>
 800b9fe:	bf00      	nop
 800ba00:	200025f5 	.word	0x200025f5

0800ba04 <__sfp_lock_release>:
 800ba04:	4801      	ldr	r0, [pc, #4]	@ (800ba0c <__sfp_lock_release+0x8>)
 800ba06:	f000 b94f 	b.w	800bca8 <__retarget_lock_release_recursive>
 800ba0a:	bf00      	nop
 800ba0c:	200025f5 	.word	0x200025f5

0800ba10 <__sinit>:
 800ba10:	b510      	push	{r4, lr}
 800ba12:	4604      	mov	r4, r0
 800ba14:	f7ff fff0 	bl	800b9f8 <__sfp_lock_acquire>
 800ba18:	6a23      	ldr	r3, [r4, #32]
 800ba1a:	b11b      	cbz	r3, 800ba24 <__sinit+0x14>
 800ba1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba20:	f7ff bff0 	b.w	800ba04 <__sfp_lock_release>
 800ba24:	4b04      	ldr	r3, [pc, #16]	@ (800ba38 <__sinit+0x28>)
 800ba26:	6223      	str	r3, [r4, #32]
 800ba28:	4b04      	ldr	r3, [pc, #16]	@ (800ba3c <__sinit+0x2c>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d1f5      	bne.n	800ba1c <__sinit+0xc>
 800ba30:	f7ff ffc4 	bl	800b9bc <global_stdio_init.part.0>
 800ba34:	e7f2      	b.n	800ba1c <__sinit+0xc>
 800ba36:	bf00      	nop
 800ba38:	0800b97d 	.word	0x0800b97d
 800ba3c:	200025ec 	.word	0x200025ec

0800ba40 <_fwalk_sglue>:
 800ba40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba44:	4607      	mov	r7, r0
 800ba46:	4688      	mov	r8, r1
 800ba48:	4614      	mov	r4, r2
 800ba4a:	2600      	movs	r6, #0
 800ba4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba50:	f1b9 0901 	subs.w	r9, r9, #1
 800ba54:	d505      	bpl.n	800ba62 <_fwalk_sglue+0x22>
 800ba56:	6824      	ldr	r4, [r4, #0]
 800ba58:	2c00      	cmp	r4, #0
 800ba5a:	d1f7      	bne.n	800ba4c <_fwalk_sglue+0xc>
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba62:	89ab      	ldrh	r3, [r5, #12]
 800ba64:	2b01      	cmp	r3, #1
 800ba66:	d907      	bls.n	800ba78 <_fwalk_sglue+0x38>
 800ba68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	d003      	beq.n	800ba78 <_fwalk_sglue+0x38>
 800ba70:	4629      	mov	r1, r5
 800ba72:	4638      	mov	r0, r7
 800ba74:	47c0      	blx	r8
 800ba76:	4306      	orrs	r6, r0
 800ba78:	3568      	adds	r5, #104	@ 0x68
 800ba7a:	e7e9      	b.n	800ba50 <_fwalk_sglue+0x10>

0800ba7c <sniprintf>:
 800ba7c:	b40c      	push	{r2, r3}
 800ba7e:	b530      	push	{r4, r5, lr}
 800ba80:	4b18      	ldr	r3, [pc, #96]	@ (800bae4 <sniprintf+0x68>)
 800ba82:	1e0c      	subs	r4, r1, #0
 800ba84:	681d      	ldr	r5, [r3, #0]
 800ba86:	b09d      	sub	sp, #116	@ 0x74
 800ba88:	da08      	bge.n	800ba9c <sniprintf+0x20>
 800ba8a:	238b      	movs	r3, #139	@ 0x8b
 800ba8c:	602b      	str	r3, [r5, #0]
 800ba8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba92:	b01d      	add	sp, #116	@ 0x74
 800ba94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ba98:	b002      	add	sp, #8
 800ba9a:	4770      	bx	lr
 800ba9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800baa0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800baa4:	f04f 0300 	mov.w	r3, #0
 800baa8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800baaa:	bf14      	ite	ne
 800baac:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bab0:	4623      	moveq	r3, r4
 800bab2:	9304      	str	r3, [sp, #16]
 800bab4:	9307      	str	r3, [sp, #28]
 800bab6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800baba:	9002      	str	r0, [sp, #8]
 800babc:	9006      	str	r0, [sp, #24]
 800babe:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bac2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bac4:	ab21      	add	r3, sp, #132	@ 0x84
 800bac6:	a902      	add	r1, sp, #8
 800bac8:	4628      	mov	r0, r5
 800baca:	9301      	str	r3, [sp, #4]
 800bacc:	f000 fa76 	bl	800bfbc <_svfiprintf_r>
 800bad0:	1c43      	adds	r3, r0, #1
 800bad2:	bfbc      	itt	lt
 800bad4:	238b      	movlt	r3, #139	@ 0x8b
 800bad6:	602b      	strlt	r3, [r5, #0]
 800bad8:	2c00      	cmp	r4, #0
 800bada:	d0da      	beq.n	800ba92 <sniprintf+0x16>
 800badc:	9b02      	ldr	r3, [sp, #8]
 800bade:	2200      	movs	r2, #0
 800bae0:	701a      	strb	r2, [r3, #0]
 800bae2:	e7d6      	b.n	800ba92 <sniprintf+0x16>
 800bae4:	20000054 	.word	0x20000054

0800bae8 <siprintf>:
 800bae8:	b40e      	push	{r1, r2, r3}
 800baea:	b510      	push	{r4, lr}
 800baec:	b09d      	sub	sp, #116	@ 0x74
 800baee:	ab1f      	add	r3, sp, #124	@ 0x7c
 800baf0:	9002      	str	r0, [sp, #8]
 800baf2:	9006      	str	r0, [sp, #24]
 800baf4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800baf8:	480a      	ldr	r0, [pc, #40]	@ (800bb24 <siprintf+0x3c>)
 800bafa:	9107      	str	r1, [sp, #28]
 800bafc:	9104      	str	r1, [sp, #16]
 800bafe:	490a      	ldr	r1, [pc, #40]	@ (800bb28 <siprintf+0x40>)
 800bb00:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb04:	9105      	str	r1, [sp, #20]
 800bb06:	2400      	movs	r4, #0
 800bb08:	a902      	add	r1, sp, #8
 800bb0a:	6800      	ldr	r0, [r0, #0]
 800bb0c:	9301      	str	r3, [sp, #4]
 800bb0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bb10:	f000 fa54 	bl	800bfbc <_svfiprintf_r>
 800bb14:	9b02      	ldr	r3, [sp, #8]
 800bb16:	701c      	strb	r4, [r3, #0]
 800bb18:	b01d      	add	sp, #116	@ 0x74
 800bb1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb1e:	b003      	add	sp, #12
 800bb20:	4770      	bx	lr
 800bb22:	bf00      	nop
 800bb24:	20000054 	.word	0x20000054
 800bb28:	ffff0208 	.word	0xffff0208

0800bb2c <__sread>:
 800bb2c:	b510      	push	{r4, lr}
 800bb2e:	460c      	mov	r4, r1
 800bb30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb34:	f000 f868 	bl	800bc08 <_read_r>
 800bb38:	2800      	cmp	r0, #0
 800bb3a:	bfab      	itete	ge
 800bb3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bb3e:	89a3      	ldrhlt	r3, [r4, #12]
 800bb40:	181b      	addge	r3, r3, r0
 800bb42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bb46:	bfac      	ite	ge
 800bb48:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bb4a:	81a3      	strhlt	r3, [r4, #12]
 800bb4c:	bd10      	pop	{r4, pc}

0800bb4e <__swrite>:
 800bb4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb52:	461f      	mov	r7, r3
 800bb54:	898b      	ldrh	r3, [r1, #12]
 800bb56:	05db      	lsls	r3, r3, #23
 800bb58:	4605      	mov	r5, r0
 800bb5a:	460c      	mov	r4, r1
 800bb5c:	4616      	mov	r6, r2
 800bb5e:	d505      	bpl.n	800bb6c <__swrite+0x1e>
 800bb60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb64:	2302      	movs	r3, #2
 800bb66:	2200      	movs	r2, #0
 800bb68:	f000 f83c 	bl	800bbe4 <_lseek_r>
 800bb6c:	89a3      	ldrh	r3, [r4, #12]
 800bb6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb76:	81a3      	strh	r3, [r4, #12]
 800bb78:	4632      	mov	r2, r6
 800bb7a:	463b      	mov	r3, r7
 800bb7c:	4628      	mov	r0, r5
 800bb7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb82:	f000 b853 	b.w	800bc2c <_write_r>

0800bb86 <__sseek>:
 800bb86:	b510      	push	{r4, lr}
 800bb88:	460c      	mov	r4, r1
 800bb8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb8e:	f000 f829 	bl	800bbe4 <_lseek_r>
 800bb92:	1c43      	adds	r3, r0, #1
 800bb94:	89a3      	ldrh	r3, [r4, #12]
 800bb96:	bf15      	itete	ne
 800bb98:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bb9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bb9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bba2:	81a3      	strheq	r3, [r4, #12]
 800bba4:	bf18      	it	ne
 800bba6:	81a3      	strhne	r3, [r4, #12]
 800bba8:	bd10      	pop	{r4, pc}

0800bbaa <__sclose>:
 800bbaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbae:	f000 b809 	b.w	800bbc4 <_close_r>

0800bbb2 <memset>:
 800bbb2:	4402      	add	r2, r0
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d100      	bne.n	800bbbc <memset+0xa>
 800bbba:	4770      	bx	lr
 800bbbc:	f803 1b01 	strb.w	r1, [r3], #1
 800bbc0:	e7f9      	b.n	800bbb6 <memset+0x4>
	...

0800bbc4 <_close_r>:
 800bbc4:	b538      	push	{r3, r4, r5, lr}
 800bbc6:	4d06      	ldr	r5, [pc, #24]	@ (800bbe0 <_close_r+0x1c>)
 800bbc8:	2300      	movs	r3, #0
 800bbca:	4604      	mov	r4, r0
 800bbcc:	4608      	mov	r0, r1
 800bbce:	602b      	str	r3, [r5, #0]
 800bbd0:	f7f7 fab6 	bl	8003140 <_close>
 800bbd4:	1c43      	adds	r3, r0, #1
 800bbd6:	d102      	bne.n	800bbde <_close_r+0x1a>
 800bbd8:	682b      	ldr	r3, [r5, #0]
 800bbda:	b103      	cbz	r3, 800bbde <_close_r+0x1a>
 800bbdc:	6023      	str	r3, [r4, #0]
 800bbde:	bd38      	pop	{r3, r4, r5, pc}
 800bbe0:	200025f0 	.word	0x200025f0

0800bbe4 <_lseek_r>:
 800bbe4:	b538      	push	{r3, r4, r5, lr}
 800bbe6:	4d07      	ldr	r5, [pc, #28]	@ (800bc04 <_lseek_r+0x20>)
 800bbe8:	4604      	mov	r4, r0
 800bbea:	4608      	mov	r0, r1
 800bbec:	4611      	mov	r1, r2
 800bbee:	2200      	movs	r2, #0
 800bbf0:	602a      	str	r2, [r5, #0]
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	f7f7 facb 	bl	800318e <_lseek>
 800bbf8:	1c43      	adds	r3, r0, #1
 800bbfa:	d102      	bne.n	800bc02 <_lseek_r+0x1e>
 800bbfc:	682b      	ldr	r3, [r5, #0]
 800bbfe:	b103      	cbz	r3, 800bc02 <_lseek_r+0x1e>
 800bc00:	6023      	str	r3, [r4, #0]
 800bc02:	bd38      	pop	{r3, r4, r5, pc}
 800bc04:	200025f0 	.word	0x200025f0

0800bc08 <_read_r>:
 800bc08:	b538      	push	{r3, r4, r5, lr}
 800bc0a:	4d07      	ldr	r5, [pc, #28]	@ (800bc28 <_read_r+0x20>)
 800bc0c:	4604      	mov	r4, r0
 800bc0e:	4608      	mov	r0, r1
 800bc10:	4611      	mov	r1, r2
 800bc12:	2200      	movs	r2, #0
 800bc14:	602a      	str	r2, [r5, #0]
 800bc16:	461a      	mov	r2, r3
 800bc18:	f7f7 fa59 	bl	80030ce <_read>
 800bc1c:	1c43      	adds	r3, r0, #1
 800bc1e:	d102      	bne.n	800bc26 <_read_r+0x1e>
 800bc20:	682b      	ldr	r3, [r5, #0]
 800bc22:	b103      	cbz	r3, 800bc26 <_read_r+0x1e>
 800bc24:	6023      	str	r3, [r4, #0]
 800bc26:	bd38      	pop	{r3, r4, r5, pc}
 800bc28:	200025f0 	.word	0x200025f0

0800bc2c <_write_r>:
 800bc2c:	b538      	push	{r3, r4, r5, lr}
 800bc2e:	4d07      	ldr	r5, [pc, #28]	@ (800bc4c <_write_r+0x20>)
 800bc30:	4604      	mov	r4, r0
 800bc32:	4608      	mov	r0, r1
 800bc34:	4611      	mov	r1, r2
 800bc36:	2200      	movs	r2, #0
 800bc38:	602a      	str	r2, [r5, #0]
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	f7f7 fa64 	bl	8003108 <_write>
 800bc40:	1c43      	adds	r3, r0, #1
 800bc42:	d102      	bne.n	800bc4a <_write_r+0x1e>
 800bc44:	682b      	ldr	r3, [r5, #0]
 800bc46:	b103      	cbz	r3, 800bc4a <_write_r+0x1e>
 800bc48:	6023      	str	r3, [r4, #0]
 800bc4a:	bd38      	pop	{r3, r4, r5, pc}
 800bc4c:	200025f0 	.word	0x200025f0

0800bc50 <__errno>:
 800bc50:	4b01      	ldr	r3, [pc, #4]	@ (800bc58 <__errno+0x8>)
 800bc52:	6818      	ldr	r0, [r3, #0]
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop
 800bc58:	20000054 	.word	0x20000054

0800bc5c <__libc_init_array>:
 800bc5c:	b570      	push	{r4, r5, r6, lr}
 800bc5e:	4d0d      	ldr	r5, [pc, #52]	@ (800bc94 <__libc_init_array+0x38>)
 800bc60:	4c0d      	ldr	r4, [pc, #52]	@ (800bc98 <__libc_init_array+0x3c>)
 800bc62:	1b64      	subs	r4, r4, r5
 800bc64:	10a4      	asrs	r4, r4, #2
 800bc66:	2600      	movs	r6, #0
 800bc68:	42a6      	cmp	r6, r4
 800bc6a:	d109      	bne.n	800bc80 <__libc_init_array+0x24>
 800bc6c:	4d0b      	ldr	r5, [pc, #44]	@ (800bc9c <__libc_init_array+0x40>)
 800bc6e:	4c0c      	ldr	r4, [pc, #48]	@ (800bca0 <__libc_init_array+0x44>)
 800bc70:	f000 ffee 	bl	800cc50 <_init>
 800bc74:	1b64      	subs	r4, r4, r5
 800bc76:	10a4      	asrs	r4, r4, #2
 800bc78:	2600      	movs	r6, #0
 800bc7a:	42a6      	cmp	r6, r4
 800bc7c:	d105      	bne.n	800bc8a <__libc_init_array+0x2e>
 800bc7e:	bd70      	pop	{r4, r5, r6, pc}
 800bc80:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc84:	4798      	blx	r3
 800bc86:	3601      	adds	r6, #1
 800bc88:	e7ee      	b.n	800bc68 <__libc_init_array+0xc>
 800bc8a:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc8e:	4798      	blx	r3
 800bc90:	3601      	adds	r6, #1
 800bc92:	e7f2      	b.n	800bc7a <__libc_init_array+0x1e>
 800bc94:	0800d8ac 	.word	0x0800d8ac
 800bc98:	0800d8ac 	.word	0x0800d8ac
 800bc9c:	0800d8ac 	.word	0x0800d8ac
 800bca0:	0800d8b0 	.word	0x0800d8b0

0800bca4 <__retarget_lock_init_recursive>:
 800bca4:	4770      	bx	lr

0800bca6 <__retarget_lock_acquire_recursive>:
 800bca6:	4770      	bx	lr

0800bca8 <__retarget_lock_release_recursive>:
 800bca8:	4770      	bx	lr

0800bcaa <memcpy>:
 800bcaa:	440a      	add	r2, r1
 800bcac:	4291      	cmp	r1, r2
 800bcae:	f100 33ff 	add.w	r3, r0, #4294967295
 800bcb2:	d100      	bne.n	800bcb6 <memcpy+0xc>
 800bcb4:	4770      	bx	lr
 800bcb6:	b510      	push	{r4, lr}
 800bcb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcc0:	4291      	cmp	r1, r2
 800bcc2:	d1f9      	bne.n	800bcb8 <memcpy+0xe>
 800bcc4:	bd10      	pop	{r4, pc}
	...

0800bcc8 <__assert_func>:
 800bcc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcca:	4614      	mov	r4, r2
 800bccc:	461a      	mov	r2, r3
 800bcce:	4b09      	ldr	r3, [pc, #36]	@ (800bcf4 <__assert_func+0x2c>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	4605      	mov	r5, r0
 800bcd4:	68d8      	ldr	r0, [r3, #12]
 800bcd6:	b14c      	cbz	r4, 800bcec <__assert_func+0x24>
 800bcd8:	4b07      	ldr	r3, [pc, #28]	@ (800bcf8 <__assert_func+0x30>)
 800bcda:	9100      	str	r1, [sp, #0]
 800bcdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bce0:	4906      	ldr	r1, [pc, #24]	@ (800bcfc <__assert_func+0x34>)
 800bce2:	462b      	mov	r3, r5
 800bce4:	f000 fc9e 	bl	800c624 <fiprintf>
 800bce8:	f000 fcd8 	bl	800c69c <abort>
 800bcec:	4b04      	ldr	r3, [pc, #16]	@ (800bd00 <__assert_func+0x38>)
 800bcee:	461c      	mov	r4, r3
 800bcf0:	e7f3      	b.n	800bcda <__assert_func+0x12>
 800bcf2:	bf00      	nop
 800bcf4:	20000054 	.word	0x20000054
 800bcf8:	0800d833 	.word	0x0800d833
 800bcfc:	0800d840 	.word	0x0800d840
 800bd00:	0800d86e 	.word	0x0800d86e

0800bd04 <_free_r>:
 800bd04:	b538      	push	{r3, r4, r5, lr}
 800bd06:	4605      	mov	r5, r0
 800bd08:	2900      	cmp	r1, #0
 800bd0a:	d041      	beq.n	800bd90 <_free_r+0x8c>
 800bd0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd10:	1f0c      	subs	r4, r1, #4
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	bfb8      	it	lt
 800bd16:	18e4      	addlt	r4, r4, r3
 800bd18:	f000 f8e8 	bl	800beec <__malloc_lock>
 800bd1c:	4a1d      	ldr	r2, [pc, #116]	@ (800bd94 <_free_r+0x90>)
 800bd1e:	6813      	ldr	r3, [r2, #0]
 800bd20:	b933      	cbnz	r3, 800bd30 <_free_r+0x2c>
 800bd22:	6063      	str	r3, [r4, #4]
 800bd24:	6014      	str	r4, [r2, #0]
 800bd26:	4628      	mov	r0, r5
 800bd28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd2c:	f000 b8e4 	b.w	800bef8 <__malloc_unlock>
 800bd30:	42a3      	cmp	r3, r4
 800bd32:	d908      	bls.n	800bd46 <_free_r+0x42>
 800bd34:	6820      	ldr	r0, [r4, #0]
 800bd36:	1821      	adds	r1, r4, r0
 800bd38:	428b      	cmp	r3, r1
 800bd3a:	bf01      	itttt	eq
 800bd3c:	6819      	ldreq	r1, [r3, #0]
 800bd3e:	685b      	ldreq	r3, [r3, #4]
 800bd40:	1809      	addeq	r1, r1, r0
 800bd42:	6021      	streq	r1, [r4, #0]
 800bd44:	e7ed      	b.n	800bd22 <_free_r+0x1e>
 800bd46:	461a      	mov	r2, r3
 800bd48:	685b      	ldr	r3, [r3, #4]
 800bd4a:	b10b      	cbz	r3, 800bd50 <_free_r+0x4c>
 800bd4c:	42a3      	cmp	r3, r4
 800bd4e:	d9fa      	bls.n	800bd46 <_free_r+0x42>
 800bd50:	6811      	ldr	r1, [r2, #0]
 800bd52:	1850      	adds	r0, r2, r1
 800bd54:	42a0      	cmp	r0, r4
 800bd56:	d10b      	bne.n	800bd70 <_free_r+0x6c>
 800bd58:	6820      	ldr	r0, [r4, #0]
 800bd5a:	4401      	add	r1, r0
 800bd5c:	1850      	adds	r0, r2, r1
 800bd5e:	4283      	cmp	r3, r0
 800bd60:	6011      	str	r1, [r2, #0]
 800bd62:	d1e0      	bne.n	800bd26 <_free_r+0x22>
 800bd64:	6818      	ldr	r0, [r3, #0]
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	6053      	str	r3, [r2, #4]
 800bd6a:	4408      	add	r0, r1
 800bd6c:	6010      	str	r0, [r2, #0]
 800bd6e:	e7da      	b.n	800bd26 <_free_r+0x22>
 800bd70:	d902      	bls.n	800bd78 <_free_r+0x74>
 800bd72:	230c      	movs	r3, #12
 800bd74:	602b      	str	r3, [r5, #0]
 800bd76:	e7d6      	b.n	800bd26 <_free_r+0x22>
 800bd78:	6820      	ldr	r0, [r4, #0]
 800bd7a:	1821      	adds	r1, r4, r0
 800bd7c:	428b      	cmp	r3, r1
 800bd7e:	bf04      	itt	eq
 800bd80:	6819      	ldreq	r1, [r3, #0]
 800bd82:	685b      	ldreq	r3, [r3, #4]
 800bd84:	6063      	str	r3, [r4, #4]
 800bd86:	bf04      	itt	eq
 800bd88:	1809      	addeq	r1, r1, r0
 800bd8a:	6021      	streq	r1, [r4, #0]
 800bd8c:	6054      	str	r4, [r2, #4]
 800bd8e:	e7ca      	b.n	800bd26 <_free_r+0x22>
 800bd90:	bd38      	pop	{r3, r4, r5, pc}
 800bd92:	bf00      	nop
 800bd94:	200025fc 	.word	0x200025fc

0800bd98 <malloc>:
 800bd98:	4b02      	ldr	r3, [pc, #8]	@ (800bda4 <malloc+0xc>)
 800bd9a:	4601      	mov	r1, r0
 800bd9c:	6818      	ldr	r0, [r3, #0]
 800bd9e:	f000 b825 	b.w	800bdec <_malloc_r>
 800bda2:	bf00      	nop
 800bda4:	20000054 	.word	0x20000054

0800bda8 <sbrk_aligned>:
 800bda8:	b570      	push	{r4, r5, r6, lr}
 800bdaa:	4e0f      	ldr	r6, [pc, #60]	@ (800bde8 <sbrk_aligned+0x40>)
 800bdac:	460c      	mov	r4, r1
 800bdae:	6831      	ldr	r1, [r6, #0]
 800bdb0:	4605      	mov	r5, r0
 800bdb2:	b911      	cbnz	r1, 800bdba <sbrk_aligned+0x12>
 800bdb4:	f000 fc62 	bl	800c67c <_sbrk_r>
 800bdb8:	6030      	str	r0, [r6, #0]
 800bdba:	4621      	mov	r1, r4
 800bdbc:	4628      	mov	r0, r5
 800bdbe:	f000 fc5d 	bl	800c67c <_sbrk_r>
 800bdc2:	1c43      	adds	r3, r0, #1
 800bdc4:	d103      	bne.n	800bdce <sbrk_aligned+0x26>
 800bdc6:	f04f 34ff 	mov.w	r4, #4294967295
 800bdca:	4620      	mov	r0, r4
 800bdcc:	bd70      	pop	{r4, r5, r6, pc}
 800bdce:	1cc4      	adds	r4, r0, #3
 800bdd0:	f024 0403 	bic.w	r4, r4, #3
 800bdd4:	42a0      	cmp	r0, r4
 800bdd6:	d0f8      	beq.n	800bdca <sbrk_aligned+0x22>
 800bdd8:	1a21      	subs	r1, r4, r0
 800bdda:	4628      	mov	r0, r5
 800bddc:	f000 fc4e 	bl	800c67c <_sbrk_r>
 800bde0:	3001      	adds	r0, #1
 800bde2:	d1f2      	bne.n	800bdca <sbrk_aligned+0x22>
 800bde4:	e7ef      	b.n	800bdc6 <sbrk_aligned+0x1e>
 800bde6:	bf00      	nop
 800bde8:	200025f8 	.word	0x200025f8

0800bdec <_malloc_r>:
 800bdec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdf0:	1ccd      	adds	r5, r1, #3
 800bdf2:	f025 0503 	bic.w	r5, r5, #3
 800bdf6:	3508      	adds	r5, #8
 800bdf8:	2d0c      	cmp	r5, #12
 800bdfa:	bf38      	it	cc
 800bdfc:	250c      	movcc	r5, #12
 800bdfe:	2d00      	cmp	r5, #0
 800be00:	4606      	mov	r6, r0
 800be02:	db01      	blt.n	800be08 <_malloc_r+0x1c>
 800be04:	42a9      	cmp	r1, r5
 800be06:	d904      	bls.n	800be12 <_malloc_r+0x26>
 800be08:	230c      	movs	r3, #12
 800be0a:	6033      	str	r3, [r6, #0]
 800be0c:	2000      	movs	r0, #0
 800be0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bee8 <_malloc_r+0xfc>
 800be16:	f000 f869 	bl	800beec <__malloc_lock>
 800be1a:	f8d8 3000 	ldr.w	r3, [r8]
 800be1e:	461c      	mov	r4, r3
 800be20:	bb44      	cbnz	r4, 800be74 <_malloc_r+0x88>
 800be22:	4629      	mov	r1, r5
 800be24:	4630      	mov	r0, r6
 800be26:	f7ff ffbf 	bl	800bda8 <sbrk_aligned>
 800be2a:	1c43      	adds	r3, r0, #1
 800be2c:	4604      	mov	r4, r0
 800be2e:	d158      	bne.n	800bee2 <_malloc_r+0xf6>
 800be30:	f8d8 4000 	ldr.w	r4, [r8]
 800be34:	4627      	mov	r7, r4
 800be36:	2f00      	cmp	r7, #0
 800be38:	d143      	bne.n	800bec2 <_malloc_r+0xd6>
 800be3a:	2c00      	cmp	r4, #0
 800be3c:	d04b      	beq.n	800bed6 <_malloc_r+0xea>
 800be3e:	6823      	ldr	r3, [r4, #0]
 800be40:	4639      	mov	r1, r7
 800be42:	4630      	mov	r0, r6
 800be44:	eb04 0903 	add.w	r9, r4, r3
 800be48:	f000 fc18 	bl	800c67c <_sbrk_r>
 800be4c:	4581      	cmp	r9, r0
 800be4e:	d142      	bne.n	800bed6 <_malloc_r+0xea>
 800be50:	6821      	ldr	r1, [r4, #0]
 800be52:	1a6d      	subs	r5, r5, r1
 800be54:	4629      	mov	r1, r5
 800be56:	4630      	mov	r0, r6
 800be58:	f7ff ffa6 	bl	800bda8 <sbrk_aligned>
 800be5c:	3001      	adds	r0, #1
 800be5e:	d03a      	beq.n	800bed6 <_malloc_r+0xea>
 800be60:	6823      	ldr	r3, [r4, #0]
 800be62:	442b      	add	r3, r5
 800be64:	6023      	str	r3, [r4, #0]
 800be66:	f8d8 3000 	ldr.w	r3, [r8]
 800be6a:	685a      	ldr	r2, [r3, #4]
 800be6c:	bb62      	cbnz	r2, 800bec8 <_malloc_r+0xdc>
 800be6e:	f8c8 7000 	str.w	r7, [r8]
 800be72:	e00f      	b.n	800be94 <_malloc_r+0xa8>
 800be74:	6822      	ldr	r2, [r4, #0]
 800be76:	1b52      	subs	r2, r2, r5
 800be78:	d420      	bmi.n	800bebc <_malloc_r+0xd0>
 800be7a:	2a0b      	cmp	r2, #11
 800be7c:	d917      	bls.n	800beae <_malloc_r+0xc2>
 800be7e:	1961      	adds	r1, r4, r5
 800be80:	42a3      	cmp	r3, r4
 800be82:	6025      	str	r5, [r4, #0]
 800be84:	bf18      	it	ne
 800be86:	6059      	strne	r1, [r3, #4]
 800be88:	6863      	ldr	r3, [r4, #4]
 800be8a:	bf08      	it	eq
 800be8c:	f8c8 1000 	streq.w	r1, [r8]
 800be90:	5162      	str	r2, [r4, r5]
 800be92:	604b      	str	r3, [r1, #4]
 800be94:	4630      	mov	r0, r6
 800be96:	f000 f82f 	bl	800bef8 <__malloc_unlock>
 800be9a:	f104 000b 	add.w	r0, r4, #11
 800be9e:	1d23      	adds	r3, r4, #4
 800bea0:	f020 0007 	bic.w	r0, r0, #7
 800bea4:	1ac2      	subs	r2, r0, r3
 800bea6:	bf1c      	itt	ne
 800bea8:	1a1b      	subne	r3, r3, r0
 800beaa:	50a3      	strne	r3, [r4, r2]
 800beac:	e7af      	b.n	800be0e <_malloc_r+0x22>
 800beae:	6862      	ldr	r2, [r4, #4]
 800beb0:	42a3      	cmp	r3, r4
 800beb2:	bf0c      	ite	eq
 800beb4:	f8c8 2000 	streq.w	r2, [r8]
 800beb8:	605a      	strne	r2, [r3, #4]
 800beba:	e7eb      	b.n	800be94 <_malloc_r+0xa8>
 800bebc:	4623      	mov	r3, r4
 800bebe:	6864      	ldr	r4, [r4, #4]
 800bec0:	e7ae      	b.n	800be20 <_malloc_r+0x34>
 800bec2:	463c      	mov	r4, r7
 800bec4:	687f      	ldr	r7, [r7, #4]
 800bec6:	e7b6      	b.n	800be36 <_malloc_r+0x4a>
 800bec8:	461a      	mov	r2, r3
 800beca:	685b      	ldr	r3, [r3, #4]
 800becc:	42a3      	cmp	r3, r4
 800bece:	d1fb      	bne.n	800bec8 <_malloc_r+0xdc>
 800bed0:	2300      	movs	r3, #0
 800bed2:	6053      	str	r3, [r2, #4]
 800bed4:	e7de      	b.n	800be94 <_malloc_r+0xa8>
 800bed6:	230c      	movs	r3, #12
 800bed8:	6033      	str	r3, [r6, #0]
 800beda:	4630      	mov	r0, r6
 800bedc:	f000 f80c 	bl	800bef8 <__malloc_unlock>
 800bee0:	e794      	b.n	800be0c <_malloc_r+0x20>
 800bee2:	6005      	str	r5, [r0, #0]
 800bee4:	e7d6      	b.n	800be94 <_malloc_r+0xa8>
 800bee6:	bf00      	nop
 800bee8:	200025fc 	.word	0x200025fc

0800beec <__malloc_lock>:
 800beec:	4801      	ldr	r0, [pc, #4]	@ (800bef4 <__malloc_lock+0x8>)
 800beee:	f7ff beda 	b.w	800bca6 <__retarget_lock_acquire_recursive>
 800bef2:	bf00      	nop
 800bef4:	200025f4 	.word	0x200025f4

0800bef8 <__malloc_unlock>:
 800bef8:	4801      	ldr	r0, [pc, #4]	@ (800bf00 <__malloc_unlock+0x8>)
 800befa:	f7ff bed5 	b.w	800bca8 <__retarget_lock_release_recursive>
 800befe:	bf00      	nop
 800bf00:	200025f4 	.word	0x200025f4

0800bf04 <__ssputs_r>:
 800bf04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf08:	688e      	ldr	r6, [r1, #8]
 800bf0a:	461f      	mov	r7, r3
 800bf0c:	42be      	cmp	r6, r7
 800bf0e:	680b      	ldr	r3, [r1, #0]
 800bf10:	4682      	mov	sl, r0
 800bf12:	460c      	mov	r4, r1
 800bf14:	4690      	mov	r8, r2
 800bf16:	d82d      	bhi.n	800bf74 <__ssputs_r+0x70>
 800bf18:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf1c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bf20:	d026      	beq.n	800bf70 <__ssputs_r+0x6c>
 800bf22:	6965      	ldr	r5, [r4, #20]
 800bf24:	6909      	ldr	r1, [r1, #16]
 800bf26:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf2a:	eba3 0901 	sub.w	r9, r3, r1
 800bf2e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf32:	1c7b      	adds	r3, r7, #1
 800bf34:	444b      	add	r3, r9
 800bf36:	106d      	asrs	r5, r5, #1
 800bf38:	429d      	cmp	r5, r3
 800bf3a:	bf38      	it	cc
 800bf3c:	461d      	movcc	r5, r3
 800bf3e:	0553      	lsls	r3, r2, #21
 800bf40:	d527      	bpl.n	800bf92 <__ssputs_r+0x8e>
 800bf42:	4629      	mov	r1, r5
 800bf44:	f7ff ff52 	bl	800bdec <_malloc_r>
 800bf48:	4606      	mov	r6, r0
 800bf4a:	b360      	cbz	r0, 800bfa6 <__ssputs_r+0xa2>
 800bf4c:	6921      	ldr	r1, [r4, #16]
 800bf4e:	464a      	mov	r2, r9
 800bf50:	f7ff feab 	bl	800bcaa <memcpy>
 800bf54:	89a3      	ldrh	r3, [r4, #12]
 800bf56:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bf5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf5e:	81a3      	strh	r3, [r4, #12]
 800bf60:	6126      	str	r6, [r4, #16]
 800bf62:	6165      	str	r5, [r4, #20]
 800bf64:	444e      	add	r6, r9
 800bf66:	eba5 0509 	sub.w	r5, r5, r9
 800bf6a:	6026      	str	r6, [r4, #0]
 800bf6c:	60a5      	str	r5, [r4, #8]
 800bf6e:	463e      	mov	r6, r7
 800bf70:	42be      	cmp	r6, r7
 800bf72:	d900      	bls.n	800bf76 <__ssputs_r+0x72>
 800bf74:	463e      	mov	r6, r7
 800bf76:	6820      	ldr	r0, [r4, #0]
 800bf78:	4632      	mov	r2, r6
 800bf7a:	4641      	mov	r1, r8
 800bf7c:	f000 fb64 	bl	800c648 <memmove>
 800bf80:	68a3      	ldr	r3, [r4, #8]
 800bf82:	1b9b      	subs	r3, r3, r6
 800bf84:	60a3      	str	r3, [r4, #8]
 800bf86:	6823      	ldr	r3, [r4, #0]
 800bf88:	4433      	add	r3, r6
 800bf8a:	6023      	str	r3, [r4, #0]
 800bf8c:	2000      	movs	r0, #0
 800bf8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf92:	462a      	mov	r2, r5
 800bf94:	f000 fb89 	bl	800c6aa <_realloc_r>
 800bf98:	4606      	mov	r6, r0
 800bf9a:	2800      	cmp	r0, #0
 800bf9c:	d1e0      	bne.n	800bf60 <__ssputs_r+0x5c>
 800bf9e:	6921      	ldr	r1, [r4, #16]
 800bfa0:	4650      	mov	r0, sl
 800bfa2:	f7ff feaf 	bl	800bd04 <_free_r>
 800bfa6:	230c      	movs	r3, #12
 800bfa8:	f8ca 3000 	str.w	r3, [sl]
 800bfac:	89a3      	ldrh	r3, [r4, #12]
 800bfae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfb2:	81a3      	strh	r3, [r4, #12]
 800bfb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb8:	e7e9      	b.n	800bf8e <__ssputs_r+0x8a>
	...

0800bfbc <_svfiprintf_r>:
 800bfbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc0:	4698      	mov	r8, r3
 800bfc2:	898b      	ldrh	r3, [r1, #12]
 800bfc4:	061b      	lsls	r3, r3, #24
 800bfc6:	b09d      	sub	sp, #116	@ 0x74
 800bfc8:	4607      	mov	r7, r0
 800bfca:	460d      	mov	r5, r1
 800bfcc:	4614      	mov	r4, r2
 800bfce:	d510      	bpl.n	800bff2 <_svfiprintf_r+0x36>
 800bfd0:	690b      	ldr	r3, [r1, #16]
 800bfd2:	b973      	cbnz	r3, 800bff2 <_svfiprintf_r+0x36>
 800bfd4:	2140      	movs	r1, #64	@ 0x40
 800bfd6:	f7ff ff09 	bl	800bdec <_malloc_r>
 800bfda:	6028      	str	r0, [r5, #0]
 800bfdc:	6128      	str	r0, [r5, #16]
 800bfde:	b930      	cbnz	r0, 800bfee <_svfiprintf_r+0x32>
 800bfe0:	230c      	movs	r3, #12
 800bfe2:	603b      	str	r3, [r7, #0]
 800bfe4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfe8:	b01d      	add	sp, #116	@ 0x74
 800bfea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfee:	2340      	movs	r3, #64	@ 0x40
 800bff0:	616b      	str	r3, [r5, #20]
 800bff2:	2300      	movs	r3, #0
 800bff4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bff6:	2320      	movs	r3, #32
 800bff8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bffc:	f8cd 800c 	str.w	r8, [sp, #12]
 800c000:	2330      	movs	r3, #48	@ 0x30
 800c002:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c1a0 <_svfiprintf_r+0x1e4>
 800c006:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c00a:	f04f 0901 	mov.w	r9, #1
 800c00e:	4623      	mov	r3, r4
 800c010:	469a      	mov	sl, r3
 800c012:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c016:	b10a      	cbz	r2, 800c01c <_svfiprintf_r+0x60>
 800c018:	2a25      	cmp	r2, #37	@ 0x25
 800c01a:	d1f9      	bne.n	800c010 <_svfiprintf_r+0x54>
 800c01c:	ebba 0b04 	subs.w	fp, sl, r4
 800c020:	d00b      	beq.n	800c03a <_svfiprintf_r+0x7e>
 800c022:	465b      	mov	r3, fp
 800c024:	4622      	mov	r2, r4
 800c026:	4629      	mov	r1, r5
 800c028:	4638      	mov	r0, r7
 800c02a:	f7ff ff6b 	bl	800bf04 <__ssputs_r>
 800c02e:	3001      	adds	r0, #1
 800c030:	f000 80a7 	beq.w	800c182 <_svfiprintf_r+0x1c6>
 800c034:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c036:	445a      	add	r2, fp
 800c038:	9209      	str	r2, [sp, #36]	@ 0x24
 800c03a:	f89a 3000 	ldrb.w	r3, [sl]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	f000 809f 	beq.w	800c182 <_svfiprintf_r+0x1c6>
 800c044:	2300      	movs	r3, #0
 800c046:	f04f 32ff 	mov.w	r2, #4294967295
 800c04a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c04e:	f10a 0a01 	add.w	sl, sl, #1
 800c052:	9304      	str	r3, [sp, #16]
 800c054:	9307      	str	r3, [sp, #28]
 800c056:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c05a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c05c:	4654      	mov	r4, sl
 800c05e:	2205      	movs	r2, #5
 800c060:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c064:	484e      	ldr	r0, [pc, #312]	@ (800c1a0 <_svfiprintf_r+0x1e4>)
 800c066:	f7f4 f8d3 	bl	8000210 <memchr>
 800c06a:	9a04      	ldr	r2, [sp, #16]
 800c06c:	b9d8      	cbnz	r0, 800c0a6 <_svfiprintf_r+0xea>
 800c06e:	06d0      	lsls	r0, r2, #27
 800c070:	bf44      	itt	mi
 800c072:	2320      	movmi	r3, #32
 800c074:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c078:	0711      	lsls	r1, r2, #28
 800c07a:	bf44      	itt	mi
 800c07c:	232b      	movmi	r3, #43	@ 0x2b
 800c07e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c082:	f89a 3000 	ldrb.w	r3, [sl]
 800c086:	2b2a      	cmp	r3, #42	@ 0x2a
 800c088:	d015      	beq.n	800c0b6 <_svfiprintf_r+0xfa>
 800c08a:	9a07      	ldr	r2, [sp, #28]
 800c08c:	4654      	mov	r4, sl
 800c08e:	2000      	movs	r0, #0
 800c090:	f04f 0c0a 	mov.w	ip, #10
 800c094:	4621      	mov	r1, r4
 800c096:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c09a:	3b30      	subs	r3, #48	@ 0x30
 800c09c:	2b09      	cmp	r3, #9
 800c09e:	d94b      	bls.n	800c138 <_svfiprintf_r+0x17c>
 800c0a0:	b1b0      	cbz	r0, 800c0d0 <_svfiprintf_r+0x114>
 800c0a2:	9207      	str	r2, [sp, #28]
 800c0a4:	e014      	b.n	800c0d0 <_svfiprintf_r+0x114>
 800c0a6:	eba0 0308 	sub.w	r3, r0, r8
 800c0aa:	fa09 f303 	lsl.w	r3, r9, r3
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	9304      	str	r3, [sp, #16]
 800c0b2:	46a2      	mov	sl, r4
 800c0b4:	e7d2      	b.n	800c05c <_svfiprintf_r+0xa0>
 800c0b6:	9b03      	ldr	r3, [sp, #12]
 800c0b8:	1d19      	adds	r1, r3, #4
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	9103      	str	r1, [sp, #12]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	bfbb      	ittet	lt
 800c0c2:	425b      	neglt	r3, r3
 800c0c4:	f042 0202 	orrlt.w	r2, r2, #2
 800c0c8:	9307      	strge	r3, [sp, #28]
 800c0ca:	9307      	strlt	r3, [sp, #28]
 800c0cc:	bfb8      	it	lt
 800c0ce:	9204      	strlt	r2, [sp, #16]
 800c0d0:	7823      	ldrb	r3, [r4, #0]
 800c0d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0d4:	d10a      	bne.n	800c0ec <_svfiprintf_r+0x130>
 800c0d6:	7863      	ldrb	r3, [r4, #1]
 800c0d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0da:	d132      	bne.n	800c142 <_svfiprintf_r+0x186>
 800c0dc:	9b03      	ldr	r3, [sp, #12]
 800c0de:	1d1a      	adds	r2, r3, #4
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	9203      	str	r2, [sp, #12]
 800c0e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0e8:	3402      	adds	r4, #2
 800c0ea:	9305      	str	r3, [sp, #20]
 800c0ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c1b0 <_svfiprintf_r+0x1f4>
 800c0f0:	7821      	ldrb	r1, [r4, #0]
 800c0f2:	2203      	movs	r2, #3
 800c0f4:	4650      	mov	r0, sl
 800c0f6:	f7f4 f88b 	bl	8000210 <memchr>
 800c0fa:	b138      	cbz	r0, 800c10c <_svfiprintf_r+0x150>
 800c0fc:	9b04      	ldr	r3, [sp, #16]
 800c0fe:	eba0 000a 	sub.w	r0, r0, sl
 800c102:	2240      	movs	r2, #64	@ 0x40
 800c104:	4082      	lsls	r2, r0
 800c106:	4313      	orrs	r3, r2
 800c108:	3401      	adds	r4, #1
 800c10a:	9304      	str	r3, [sp, #16]
 800c10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c110:	4824      	ldr	r0, [pc, #144]	@ (800c1a4 <_svfiprintf_r+0x1e8>)
 800c112:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c116:	2206      	movs	r2, #6
 800c118:	f7f4 f87a 	bl	8000210 <memchr>
 800c11c:	2800      	cmp	r0, #0
 800c11e:	d036      	beq.n	800c18e <_svfiprintf_r+0x1d2>
 800c120:	4b21      	ldr	r3, [pc, #132]	@ (800c1a8 <_svfiprintf_r+0x1ec>)
 800c122:	bb1b      	cbnz	r3, 800c16c <_svfiprintf_r+0x1b0>
 800c124:	9b03      	ldr	r3, [sp, #12]
 800c126:	3307      	adds	r3, #7
 800c128:	f023 0307 	bic.w	r3, r3, #7
 800c12c:	3308      	adds	r3, #8
 800c12e:	9303      	str	r3, [sp, #12]
 800c130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c132:	4433      	add	r3, r6
 800c134:	9309      	str	r3, [sp, #36]	@ 0x24
 800c136:	e76a      	b.n	800c00e <_svfiprintf_r+0x52>
 800c138:	fb0c 3202 	mla	r2, ip, r2, r3
 800c13c:	460c      	mov	r4, r1
 800c13e:	2001      	movs	r0, #1
 800c140:	e7a8      	b.n	800c094 <_svfiprintf_r+0xd8>
 800c142:	2300      	movs	r3, #0
 800c144:	3401      	adds	r4, #1
 800c146:	9305      	str	r3, [sp, #20]
 800c148:	4619      	mov	r1, r3
 800c14a:	f04f 0c0a 	mov.w	ip, #10
 800c14e:	4620      	mov	r0, r4
 800c150:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c154:	3a30      	subs	r2, #48	@ 0x30
 800c156:	2a09      	cmp	r2, #9
 800c158:	d903      	bls.n	800c162 <_svfiprintf_r+0x1a6>
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d0c6      	beq.n	800c0ec <_svfiprintf_r+0x130>
 800c15e:	9105      	str	r1, [sp, #20]
 800c160:	e7c4      	b.n	800c0ec <_svfiprintf_r+0x130>
 800c162:	fb0c 2101 	mla	r1, ip, r1, r2
 800c166:	4604      	mov	r4, r0
 800c168:	2301      	movs	r3, #1
 800c16a:	e7f0      	b.n	800c14e <_svfiprintf_r+0x192>
 800c16c:	ab03      	add	r3, sp, #12
 800c16e:	9300      	str	r3, [sp, #0]
 800c170:	462a      	mov	r2, r5
 800c172:	4b0e      	ldr	r3, [pc, #56]	@ (800c1ac <_svfiprintf_r+0x1f0>)
 800c174:	a904      	add	r1, sp, #16
 800c176:	4638      	mov	r0, r7
 800c178:	f3af 8000 	nop.w
 800c17c:	1c42      	adds	r2, r0, #1
 800c17e:	4606      	mov	r6, r0
 800c180:	d1d6      	bne.n	800c130 <_svfiprintf_r+0x174>
 800c182:	89ab      	ldrh	r3, [r5, #12]
 800c184:	065b      	lsls	r3, r3, #25
 800c186:	f53f af2d 	bmi.w	800bfe4 <_svfiprintf_r+0x28>
 800c18a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c18c:	e72c      	b.n	800bfe8 <_svfiprintf_r+0x2c>
 800c18e:	ab03      	add	r3, sp, #12
 800c190:	9300      	str	r3, [sp, #0]
 800c192:	462a      	mov	r2, r5
 800c194:	4b05      	ldr	r3, [pc, #20]	@ (800c1ac <_svfiprintf_r+0x1f0>)
 800c196:	a904      	add	r1, sp, #16
 800c198:	4638      	mov	r0, r7
 800c19a:	f000 f879 	bl	800c290 <_printf_i>
 800c19e:	e7ed      	b.n	800c17c <_svfiprintf_r+0x1c0>
 800c1a0:	0800d86f 	.word	0x0800d86f
 800c1a4:	0800d879 	.word	0x0800d879
 800c1a8:	00000000 	.word	0x00000000
 800c1ac:	0800bf05 	.word	0x0800bf05
 800c1b0:	0800d875 	.word	0x0800d875

0800c1b4 <_printf_common>:
 800c1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1b8:	4616      	mov	r6, r2
 800c1ba:	4698      	mov	r8, r3
 800c1bc:	688a      	ldr	r2, [r1, #8]
 800c1be:	690b      	ldr	r3, [r1, #16]
 800c1c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	bfb8      	it	lt
 800c1c8:	4613      	movlt	r3, r2
 800c1ca:	6033      	str	r3, [r6, #0]
 800c1cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c1d0:	4607      	mov	r7, r0
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	b10a      	cbz	r2, 800c1da <_printf_common+0x26>
 800c1d6:	3301      	adds	r3, #1
 800c1d8:	6033      	str	r3, [r6, #0]
 800c1da:	6823      	ldr	r3, [r4, #0]
 800c1dc:	0699      	lsls	r1, r3, #26
 800c1de:	bf42      	ittt	mi
 800c1e0:	6833      	ldrmi	r3, [r6, #0]
 800c1e2:	3302      	addmi	r3, #2
 800c1e4:	6033      	strmi	r3, [r6, #0]
 800c1e6:	6825      	ldr	r5, [r4, #0]
 800c1e8:	f015 0506 	ands.w	r5, r5, #6
 800c1ec:	d106      	bne.n	800c1fc <_printf_common+0x48>
 800c1ee:	f104 0a19 	add.w	sl, r4, #25
 800c1f2:	68e3      	ldr	r3, [r4, #12]
 800c1f4:	6832      	ldr	r2, [r6, #0]
 800c1f6:	1a9b      	subs	r3, r3, r2
 800c1f8:	42ab      	cmp	r3, r5
 800c1fa:	dc26      	bgt.n	800c24a <_printf_common+0x96>
 800c1fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c200:	6822      	ldr	r2, [r4, #0]
 800c202:	3b00      	subs	r3, #0
 800c204:	bf18      	it	ne
 800c206:	2301      	movne	r3, #1
 800c208:	0692      	lsls	r2, r2, #26
 800c20a:	d42b      	bmi.n	800c264 <_printf_common+0xb0>
 800c20c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c210:	4641      	mov	r1, r8
 800c212:	4638      	mov	r0, r7
 800c214:	47c8      	blx	r9
 800c216:	3001      	adds	r0, #1
 800c218:	d01e      	beq.n	800c258 <_printf_common+0xa4>
 800c21a:	6823      	ldr	r3, [r4, #0]
 800c21c:	6922      	ldr	r2, [r4, #16]
 800c21e:	f003 0306 	and.w	r3, r3, #6
 800c222:	2b04      	cmp	r3, #4
 800c224:	bf02      	ittt	eq
 800c226:	68e5      	ldreq	r5, [r4, #12]
 800c228:	6833      	ldreq	r3, [r6, #0]
 800c22a:	1aed      	subeq	r5, r5, r3
 800c22c:	68a3      	ldr	r3, [r4, #8]
 800c22e:	bf0c      	ite	eq
 800c230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c234:	2500      	movne	r5, #0
 800c236:	4293      	cmp	r3, r2
 800c238:	bfc4      	itt	gt
 800c23a:	1a9b      	subgt	r3, r3, r2
 800c23c:	18ed      	addgt	r5, r5, r3
 800c23e:	2600      	movs	r6, #0
 800c240:	341a      	adds	r4, #26
 800c242:	42b5      	cmp	r5, r6
 800c244:	d11a      	bne.n	800c27c <_printf_common+0xc8>
 800c246:	2000      	movs	r0, #0
 800c248:	e008      	b.n	800c25c <_printf_common+0xa8>
 800c24a:	2301      	movs	r3, #1
 800c24c:	4652      	mov	r2, sl
 800c24e:	4641      	mov	r1, r8
 800c250:	4638      	mov	r0, r7
 800c252:	47c8      	blx	r9
 800c254:	3001      	adds	r0, #1
 800c256:	d103      	bne.n	800c260 <_printf_common+0xac>
 800c258:	f04f 30ff 	mov.w	r0, #4294967295
 800c25c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c260:	3501      	adds	r5, #1
 800c262:	e7c6      	b.n	800c1f2 <_printf_common+0x3e>
 800c264:	18e1      	adds	r1, r4, r3
 800c266:	1c5a      	adds	r2, r3, #1
 800c268:	2030      	movs	r0, #48	@ 0x30
 800c26a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c26e:	4422      	add	r2, r4
 800c270:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c274:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c278:	3302      	adds	r3, #2
 800c27a:	e7c7      	b.n	800c20c <_printf_common+0x58>
 800c27c:	2301      	movs	r3, #1
 800c27e:	4622      	mov	r2, r4
 800c280:	4641      	mov	r1, r8
 800c282:	4638      	mov	r0, r7
 800c284:	47c8      	blx	r9
 800c286:	3001      	adds	r0, #1
 800c288:	d0e6      	beq.n	800c258 <_printf_common+0xa4>
 800c28a:	3601      	adds	r6, #1
 800c28c:	e7d9      	b.n	800c242 <_printf_common+0x8e>
	...

0800c290 <_printf_i>:
 800c290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c294:	7e0f      	ldrb	r7, [r1, #24]
 800c296:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c298:	2f78      	cmp	r7, #120	@ 0x78
 800c29a:	4691      	mov	r9, r2
 800c29c:	4680      	mov	r8, r0
 800c29e:	460c      	mov	r4, r1
 800c2a0:	469a      	mov	sl, r3
 800c2a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c2a6:	d807      	bhi.n	800c2b8 <_printf_i+0x28>
 800c2a8:	2f62      	cmp	r7, #98	@ 0x62
 800c2aa:	d80a      	bhi.n	800c2c2 <_printf_i+0x32>
 800c2ac:	2f00      	cmp	r7, #0
 800c2ae:	f000 80d1 	beq.w	800c454 <_printf_i+0x1c4>
 800c2b2:	2f58      	cmp	r7, #88	@ 0x58
 800c2b4:	f000 80b8 	beq.w	800c428 <_printf_i+0x198>
 800c2b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c2c0:	e03a      	b.n	800c338 <_printf_i+0xa8>
 800c2c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c2c6:	2b15      	cmp	r3, #21
 800c2c8:	d8f6      	bhi.n	800c2b8 <_printf_i+0x28>
 800c2ca:	a101      	add	r1, pc, #4	@ (adr r1, 800c2d0 <_printf_i+0x40>)
 800c2cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c2d0:	0800c329 	.word	0x0800c329
 800c2d4:	0800c33d 	.word	0x0800c33d
 800c2d8:	0800c2b9 	.word	0x0800c2b9
 800c2dc:	0800c2b9 	.word	0x0800c2b9
 800c2e0:	0800c2b9 	.word	0x0800c2b9
 800c2e4:	0800c2b9 	.word	0x0800c2b9
 800c2e8:	0800c33d 	.word	0x0800c33d
 800c2ec:	0800c2b9 	.word	0x0800c2b9
 800c2f0:	0800c2b9 	.word	0x0800c2b9
 800c2f4:	0800c2b9 	.word	0x0800c2b9
 800c2f8:	0800c2b9 	.word	0x0800c2b9
 800c2fc:	0800c43b 	.word	0x0800c43b
 800c300:	0800c367 	.word	0x0800c367
 800c304:	0800c3f5 	.word	0x0800c3f5
 800c308:	0800c2b9 	.word	0x0800c2b9
 800c30c:	0800c2b9 	.word	0x0800c2b9
 800c310:	0800c45d 	.word	0x0800c45d
 800c314:	0800c2b9 	.word	0x0800c2b9
 800c318:	0800c367 	.word	0x0800c367
 800c31c:	0800c2b9 	.word	0x0800c2b9
 800c320:	0800c2b9 	.word	0x0800c2b9
 800c324:	0800c3fd 	.word	0x0800c3fd
 800c328:	6833      	ldr	r3, [r6, #0]
 800c32a:	1d1a      	adds	r2, r3, #4
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	6032      	str	r2, [r6, #0]
 800c330:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c334:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c338:	2301      	movs	r3, #1
 800c33a:	e09c      	b.n	800c476 <_printf_i+0x1e6>
 800c33c:	6833      	ldr	r3, [r6, #0]
 800c33e:	6820      	ldr	r0, [r4, #0]
 800c340:	1d19      	adds	r1, r3, #4
 800c342:	6031      	str	r1, [r6, #0]
 800c344:	0606      	lsls	r6, r0, #24
 800c346:	d501      	bpl.n	800c34c <_printf_i+0xbc>
 800c348:	681d      	ldr	r5, [r3, #0]
 800c34a:	e003      	b.n	800c354 <_printf_i+0xc4>
 800c34c:	0645      	lsls	r5, r0, #25
 800c34e:	d5fb      	bpl.n	800c348 <_printf_i+0xb8>
 800c350:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c354:	2d00      	cmp	r5, #0
 800c356:	da03      	bge.n	800c360 <_printf_i+0xd0>
 800c358:	232d      	movs	r3, #45	@ 0x2d
 800c35a:	426d      	negs	r5, r5
 800c35c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c360:	4858      	ldr	r0, [pc, #352]	@ (800c4c4 <_printf_i+0x234>)
 800c362:	230a      	movs	r3, #10
 800c364:	e011      	b.n	800c38a <_printf_i+0xfa>
 800c366:	6821      	ldr	r1, [r4, #0]
 800c368:	6833      	ldr	r3, [r6, #0]
 800c36a:	0608      	lsls	r0, r1, #24
 800c36c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c370:	d402      	bmi.n	800c378 <_printf_i+0xe8>
 800c372:	0649      	lsls	r1, r1, #25
 800c374:	bf48      	it	mi
 800c376:	b2ad      	uxthmi	r5, r5
 800c378:	2f6f      	cmp	r7, #111	@ 0x6f
 800c37a:	4852      	ldr	r0, [pc, #328]	@ (800c4c4 <_printf_i+0x234>)
 800c37c:	6033      	str	r3, [r6, #0]
 800c37e:	bf14      	ite	ne
 800c380:	230a      	movne	r3, #10
 800c382:	2308      	moveq	r3, #8
 800c384:	2100      	movs	r1, #0
 800c386:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c38a:	6866      	ldr	r6, [r4, #4]
 800c38c:	60a6      	str	r6, [r4, #8]
 800c38e:	2e00      	cmp	r6, #0
 800c390:	db05      	blt.n	800c39e <_printf_i+0x10e>
 800c392:	6821      	ldr	r1, [r4, #0]
 800c394:	432e      	orrs	r6, r5
 800c396:	f021 0104 	bic.w	r1, r1, #4
 800c39a:	6021      	str	r1, [r4, #0]
 800c39c:	d04b      	beq.n	800c436 <_printf_i+0x1a6>
 800c39e:	4616      	mov	r6, r2
 800c3a0:	fbb5 f1f3 	udiv	r1, r5, r3
 800c3a4:	fb03 5711 	mls	r7, r3, r1, r5
 800c3a8:	5dc7      	ldrb	r7, [r0, r7]
 800c3aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c3ae:	462f      	mov	r7, r5
 800c3b0:	42bb      	cmp	r3, r7
 800c3b2:	460d      	mov	r5, r1
 800c3b4:	d9f4      	bls.n	800c3a0 <_printf_i+0x110>
 800c3b6:	2b08      	cmp	r3, #8
 800c3b8:	d10b      	bne.n	800c3d2 <_printf_i+0x142>
 800c3ba:	6823      	ldr	r3, [r4, #0]
 800c3bc:	07df      	lsls	r7, r3, #31
 800c3be:	d508      	bpl.n	800c3d2 <_printf_i+0x142>
 800c3c0:	6923      	ldr	r3, [r4, #16]
 800c3c2:	6861      	ldr	r1, [r4, #4]
 800c3c4:	4299      	cmp	r1, r3
 800c3c6:	bfde      	ittt	le
 800c3c8:	2330      	movle	r3, #48	@ 0x30
 800c3ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c3ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c3d2:	1b92      	subs	r2, r2, r6
 800c3d4:	6122      	str	r2, [r4, #16]
 800c3d6:	f8cd a000 	str.w	sl, [sp]
 800c3da:	464b      	mov	r3, r9
 800c3dc:	aa03      	add	r2, sp, #12
 800c3de:	4621      	mov	r1, r4
 800c3e0:	4640      	mov	r0, r8
 800c3e2:	f7ff fee7 	bl	800c1b4 <_printf_common>
 800c3e6:	3001      	adds	r0, #1
 800c3e8:	d14a      	bne.n	800c480 <_printf_i+0x1f0>
 800c3ea:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ee:	b004      	add	sp, #16
 800c3f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3f4:	6823      	ldr	r3, [r4, #0]
 800c3f6:	f043 0320 	orr.w	r3, r3, #32
 800c3fa:	6023      	str	r3, [r4, #0]
 800c3fc:	4832      	ldr	r0, [pc, #200]	@ (800c4c8 <_printf_i+0x238>)
 800c3fe:	2778      	movs	r7, #120	@ 0x78
 800c400:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c404:	6823      	ldr	r3, [r4, #0]
 800c406:	6831      	ldr	r1, [r6, #0]
 800c408:	061f      	lsls	r7, r3, #24
 800c40a:	f851 5b04 	ldr.w	r5, [r1], #4
 800c40e:	d402      	bmi.n	800c416 <_printf_i+0x186>
 800c410:	065f      	lsls	r7, r3, #25
 800c412:	bf48      	it	mi
 800c414:	b2ad      	uxthmi	r5, r5
 800c416:	6031      	str	r1, [r6, #0]
 800c418:	07d9      	lsls	r1, r3, #31
 800c41a:	bf44      	itt	mi
 800c41c:	f043 0320 	orrmi.w	r3, r3, #32
 800c420:	6023      	strmi	r3, [r4, #0]
 800c422:	b11d      	cbz	r5, 800c42c <_printf_i+0x19c>
 800c424:	2310      	movs	r3, #16
 800c426:	e7ad      	b.n	800c384 <_printf_i+0xf4>
 800c428:	4826      	ldr	r0, [pc, #152]	@ (800c4c4 <_printf_i+0x234>)
 800c42a:	e7e9      	b.n	800c400 <_printf_i+0x170>
 800c42c:	6823      	ldr	r3, [r4, #0]
 800c42e:	f023 0320 	bic.w	r3, r3, #32
 800c432:	6023      	str	r3, [r4, #0]
 800c434:	e7f6      	b.n	800c424 <_printf_i+0x194>
 800c436:	4616      	mov	r6, r2
 800c438:	e7bd      	b.n	800c3b6 <_printf_i+0x126>
 800c43a:	6833      	ldr	r3, [r6, #0]
 800c43c:	6825      	ldr	r5, [r4, #0]
 800c43e:	6961      	ldr	r1, [r4, #20]
 800c440:	1d18      	adds	r0, r3, #4
 800c442:	6030      	str	r0, [r6, #0]
 800c444:	062e      	lsls	r6, r5, #24
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	d501      	bpl.n	800c44e <_printf_i+0x1be>
 800c44a:	6019      	str	r1, [r3, #0]
 800c44c:	e002      	b.n	800c454 <_printf_i+0x1c4>
 800c44e:	0668      	lsls	r0, r5, #25
 800c450:	d5fb      	bpl.n	800c44a <_printf_i+0x1ba>
 800c452:	8019      	strh	r1, [r3, #0]
 800c454:	2300      	movs	r3, #0
 800c456:	6123      	str	r3, [r4, #16]
 800c458:	4616      	mov	r6, r2
 800c45a:	e7bc      	b.n	800c3d6 <_printf_i+0x146>
 800c45c:	6833      	ldr	r3, [r6, #0]
 800c45e:	1d1a      	adds	r2, r3, #4
 800c460:	6032      	str	r2, [r6, #0]
 800c462:	681e      	ldr	r6, [r3, #0]
 800c464:	6862      	ldr	r2, [r4, #4]
 800c466:	2100      	movs	r1, #0
 800c468:	4630      	mov	r0, r6
 800c46a:	f7f3 fed1 	bl	8000210 <memchr>
 800c46e:	b108      	cbz	r0, 800c474 <_printf_i+0x1e4>
 800c470:	1b80      	subs	r0, r0, r6
 800c472:	6060      	str	r0, [r4, #4]
 800c474:	6863      	ldr	r3, [r4, #4]
 800c476:	6123      	str	r3, [r4, #16]
 800c478:	2300      	movs	r3, #0
 800c47a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c47e:	e7aa      	b.n	800c3d6 <_printf_i+0x146>
 800c480:	6923      	ldr	r3, [r4, #16]
 800c482:	4632      	mov	r2, r6
 800c484:	4649      	mov	r1, r9
 800c486:	4640      	mov	r0, r8
 800c488:	47d0      	blx	sl
 800c48a:	3001      	adds	r0, #1
 800c48c:	d0ad      	beq.n	800c3ea <_printf_i+0x15a>
 800c48e:	6823      	ldr	r3, [r4, #0]
 800c490:	079b      	lsls	r3, r3, #30
 800c492:	d413      	bmi.n	800c4bc <_printf_i+0x22c>
 800c494:	68e0      	ldr	r0, [r4, #12]
 800c496:	9b03      	ldr	r3, [sp, #12]
 800c498:	4298      	cmp	r0, r3
 800c49a:	bfb8      	it	lt
 800c49c:	4618      	movlt	r0, r3
 800c49e:	e7a6      	b.n	800c3ee <_printf_i+0x15e>
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	4632      	mov	r2, r6
 800c4a4:	4649      	mov	r1, r9
 800c4a6:	4640      	mov	r0, r8
 800c4a8:	47d0      	blx	sl
 800c4aa:	3001      	adds	r0, #1
 800c4ac:	d09d      	beq.n	800c3ea <_printf_i+0x15a>
 800c4ae:	3501      	adds	r5, #1
 800c4b0:	68e3      	ldr	r3, [r4, #12]
 800c4b2:	9903      	ldr	r1, [sp, #12]
 800c4b4:	1a5b      	subs	r3, r3, r1
 800c4b6:	42ab      	cmp	r3, r5
 800c4b8:	dcf2      	bgt.n	800c4a0 <_printf_i+0x210>
 800c4ba:	e7eb      	b.n	800c494 <_printf_i+0x204>
 800c4bc:	2500      	movs	r5, #0
 800c4be:	f104 0619 	add.w	r6, r4, #25
 800c4c2:	e7f5      	b.n	800c4b0 <_printf_i+0x220>
 800c4c4:	0800d880 	.word	0x0800d880
 800c4c8:	0800d891 	.word	0x0800d891

0800c4cc <__sflush_r>:
 800c4cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4d4:	0716      	lsls	r6, r2, #28
 800c4d6:	4605      	mov	r5, r0
 800c4d8:	460c      	mov	r4, r1
 800c4da:	d454      	bmi.n	800c586 <__sflush_r+0xba>
 800c4dc:	684b      	ldr	r3, [r1, #4]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	dc02      	bgt.n	800c4e8 <__sflush_r+0x1c>
 800c4e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	dd48      	ble.n	800c57a <__sflush_r+0xae>
 800c4e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c4ea:	2e00      	cmp	r6, #0
 800c4ec:	d045      	beq.n	800c57a <__sflush_r+0xae>
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c4f4:	682f      	ldr	r7, [r5, #0]
 800c4f6:	6a21      	ldr	r1, [r4, #32]
 800c4f8:	602b      	str	r3, [r5, #0]
 800c4fa:	d030      	beq.n	800c55e <__sflush_r+0x92>
 800c4fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c4fe:	89a3      	ldrh	r3, [r4, #12]
 800c500:	0759      	lsls	r1, r3, #29
 800c502:	d505      	bpl.n	800c510 <__sflush_r+0x44>
 800c504:	6863      	ldr	r3, [r4, #4]
 800c506:	1ad2      	subs	r2, r2, r3
 800c508:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c50a:	b10b      	cbz	r3, 800c510 <__sflush_r+0x44>
 800c50c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c50e:	1ad2      	subs	r2, r2, r3
 800c510:	2300      	movs	r3, #0
 800c512:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c514:	6a21      	ldr	r1, [r4, #32]
 800c516:	4628      	mov	r0, r5
 800c518:	47b0      	blx	r6
 800c51a:	1c43      	adds	r3, r0, #1
 800c51c:	89a3      	ldrh	r3, [r4, #12]
 800c51e:	d106      	bne.n	800c52e <__sflush_r+0x62>
 800c520:	6829      	ldr	r1, [r5, #0]
 800c522:	291d      	cmp	r1, #29
 800c524:	d82b      	bhi.n	800c57e <__sflush_r+0xb2>
 800c526:	4a2a      	ldr	r2, [pc, #168]	@ (800c5d0 <__sflush_r+0x104>)
 800c528:	40ca      	lsrs	r2, r1
 800c52a:	07d6      	lsls	r6, r2, #31
 800c52c:	d527      	bpl.n	800c57e <__sflush_r+0xb2>
 800c52e:	2200      	movs	r2, #0
 800c530:	6062      	str	r2, [r4, #4]
 800c532:	04d9      	lsls	r1, r3, #19
 800c534:	6922      	ldr	r2, [r4, #16]
 800c536:	6022      	str	r2, [r4, #0]
 800c538:	d504      	bpl.n	800c544 <__sflush_r+0x78>
 800c53a:	1c42      	adds	r2, r0, #1
 800c53c:	d101      	bne.n	800c542 <__sflush_r+0x76>
 800c53e:	682b      	ldr	r3, [r5, #0]
 800c540:	b903      	cbnz	r3, 800c544 <__sflush_r+0x78>
 800c542:	6560      	str	r0, [r4, #84]	@ 0x54
 800c544:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c546:	602f      	str	r7, [r5, #0]
 800c548:	b1b9      	cbz	r1, 800c57a <__sflush_r+0xae>
 800c54a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c54e:	4299      	cmp	r1, r3
 800c550:	d002      	beq.n	800c558 <__sflush_r+0x8c>
 800c552:	4628      	mov	r0, r5
 800c554:	f7ff fbd6 	bl	800bd04 <_free_r>
 800c558:	2300      	movs	r3, #0
 800c55a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c55c:	e00d      	b.n	800c57a <__sflush_r+0xae>
 800c55e:	2301      	movs	r3, #1
 800c560:	4628      	mov	r0, r5
 800c562:	47b0      	blx	r6
 800c564:	4602      	mov	r2, r0
 800c566:	1c50      	adds	r0, r2, #1
 800c568:	d1c9      	bne.n	800c4fe <__sflush_r+0x32>
 800c56a:	682b      	ldr	r3, [r5, #0]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d0c6      	beq.n	800c4fe <__sflush_r+0x32>
 800c570:	2b1d      	cmp	r3, #29
 800c572:	d001      	beq.n	800c578 <__sflush_r+0xac>
 800c574:	2b16      	cmp	r3, #22
 800c576:	d11e      	bne.n	800c5b6 <__sflush_r+0xea>
 800c578:	602f      	str	r7, [r5, #0]
 800c57a:	2000      	movs	r0, #0
 800c57c:	e022      	b.n	800c5c4 <__sflush_r+0xf8>
 800c57e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c582:	b21b      	sxth	r3, r3
 800c584:	e01b      	b.n	800c5be <__sflush_r+0xf2>
 800c586:	690f      	ldr	r7, [r1, #16]
 800c588:	2f00      	cmp	r7, #0
 800c58a:	d0f6      	beq.n	800c57a <__sflush_r+0xae>
 800c58c:	0793      	lsls	r3, r2, #30
 800c58e:	680e      	ldr	r6, [r1, #0]
 800c590:	bf08      	it	eq
 800c592:	694b      	ldreq	r3, [r1, #20]
 800c594:	600f      	str	r7, [r1, #0]
 800c596:	bf18      	it	ne
 800c598:	2300      	movne	r3, #0
 800c59a:	eba6 0807 	sub.w	r8, r6, r7
 800c59e:	608b      	str	r3, [r1, #8]
 800c5a0:	f1b8 0f00 	cmp.w	r8, #0
 800c5a4:	dde9      	ble.n	800c57a <__sflush_r+0xae>
 800c5a6:	6a21      	ldr	r1, [r4, #32]
 800c5a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c5aa:	4643      	mov	r3, r8
 800c5ac:	463a      	mov	r2, r7
 800c5ae:	4628      	mov	r0, r5
 800c5b0:	47b0      	blx	r6
 800c5b2:	2800      	cmp	r0, #0
 800c5b4:	dc08      	bgt.n	800c5c8 <__sflush_r+0xfc>
 800c5b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5be:	81a3      	strh	r3, [r4, #12]
 800c5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5c8:	4407      	add	r7, r0
 800c5ca:	eba8 0800 	sub.w	r8, r8, r0
 800c5ce:	e7e7      	b.n	800c5a0 <__sflush_r+0xd4>
 800c5d0:	20400001 	.word	0x20400001

0800c5d4 <_fflush_r>:
 800c5d4:	b538      	push	{r3, r4, r5, lr}
 800c5d6:	690b      	ldr	r3, [r1, #16]
 800c5d8:	4605      	mov	r5, r0
 800c5da:	460c      	mov	r4, r1
 800c5dc:	b913      	cbnz	r3, 800c5e4 <_fflush_r+0x10>
 800c5de:	2500      	movs	r5, #0
 800c5e0:	4628      	mov	r0, r5
 800c5e2:	bd38      	pop	{r3, r4, r5, pc}
 800c5e4:	b118      	cbz	r0, 800c5ee <_fflush_r+0x1a>
 800c5e6:	6a03      	ldr	r3, [r0, #32]
 800c5e8:	b90b      	cbnz	r3, 800c5ee <_fflush_r+0x1a>
 800c5ea:	f7ff fa11 	bl	800ba10 <__sinit>
 800c5ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d0f3      	beq.n	800c5de <_fflush_r+0xa>
 800c5f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c5f8:	07d0      	lsls	r0, r2, #31
 800c5fa:	d404      	bmi.n	800c606 <_fflush_r+0x32>
 800c5fc:	0599      	lsls	r1, r3, #22
 800c5fe:	d402      	bmi.n	800c606 <_fflush_r+0x32>
 800c600:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c602:	f7ff fb50 	bl	800bca6 <__retarget_lock_acquire_recursive>
 800c606:	4628      	mov	r0, r5
 800c608:	4621      	mov	r1, r4
 800c60a:	f7ff ff5f 	bl	800c4cc <__sflush_r>
 800c60e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c610:	07da      	lsls	r2, r3, #31
 800c612:	4605      	mov	r5, r0
 800c614:	d4e4      	bmi.n	800c5e0 <_fflush_r+0xc>
 800c616:	89a3      	ldrh	r3, [r4, #12]
 800c618:	059b      	lsls	r3, r3, #22
 800c61a:	d4e1      	bmi.n	800c5e0 <_fflush_r+0xc>
 800c61c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c61e:	f7ff fb43 	bl	800bca8 <__retarget_lock_release_recursive>
 800c622:	e7dd      	b.n	800c5e0 <_fflush_r+0xc>

0800c624 <fiprintf>:
 800c624:	b40e      	push	{r1, r2, r3}
 800c626:	b503      	push	{r0, r1, lr}
 800c628:	4601      	mov	r1, r0
 800c62a:	ab03      	add	r3, sp, #12
 800c62c:	4805      	ldr	r0, [pc, #20]	@ (800c644 <fiprintf+0x20>)
 800c62e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c632:	6800      	ldr	r0, [r0, #0]
 800c634:	9301      	str	r3, [sp, #4]
 800c636:	f000 f88f 	bl	800c758 <_vfiprintf_r>
 800c63a:	b002      	add	sp, #8
 800c63c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c640:	b003      	add	sp, #12
 800c642:	4770      	bx	lr
 800c644:	20000054 	.word	0x20000054

0800c648 <memmove>:
 800c648:	4288      	cmp	r0, r1
 800c64a:	b510      	push	{r4, lr}
 800c64c:	eb01 0402 	add.w	r4, r1, r2
 800c650:	d902      	bls.n	800c658 <memmove+0x10>
 800c652:	4284      	cmp	r4, r0
 800c654:	4623      	mov	r3, r4
 800c656:	d807      	bhi.n	800c668 <memmove+0x20>
 800c658:	1e43      	subs	r3, r0, #1
 800c65a:	42a1      	cmp	r1, r4
 800c65c:	d008      	beq.n	800c670 <memmove+0x28>
 800c65e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c662:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c666:	e7f8      	b.n	800c65a <memmove+0x12>
 800c668:	4402      	add	r2, r0
 800c66a:	4601      	mov	r1, r0
 800c66c:	428a      	cmp	r2, r1
 800c66e:	d100      	bne.n	800c672 <memmove+0x2a>
 800c670:	bd10      	pop	{r4, pc}
 800c672:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c676:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c67a:	e7f7      	b.n	800c66c <memmove+0x24>

0800c67c <_sbrk_r>:
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	4d06      	ldr	r5, [pc, #24]	@ (800c698 <_sbrk_r+0x1c>)
 800c680:	2300      	movs	r3, #0
 800c682:	4604      	mov	r4, r0
 800c684:	4608      	mov	r0, r1
 800c686:	602b      	str	r3, [r5, #0]
 800c688:	f7f6 fd8e 	bl	80031a8 <_sbrk>
 800c68c:	1c43      	adds	r3, r0, #1
 800c68e:	d102      	bne.n	800c696 <_sbrk_r+0x1a>
 800c690:	682b      	ldr	r3, [r5, #0]
 800c692:	b103      	cbz	r3, 800c696 <_sbrk_r+0x1a>
 800c694:	6023      	str	r3, [r4, #0]
 800c696:	bd38      	pop	{r3, r4, r5, pc}
 800c698:	200025f0 	.word	0x200025f0

0800c69c <abort>:
 800c69c:	b508      	push	{r3, lr}
 800c69e:	2006      	movs	r0, #6
 800c6a0:	f000 fa2e 	bl	800cb00 <raise>
 800c6a4:	2001      	movs	r0, #1
 800c6a6:	f7f6 fd07 	bl	80030b8 <_exit>

0800c6aa <_realloc_r>:
 800c6aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6ae:	4607      	mov	r7, r0
 800c6b0:	4614      	mov	r4, r2
 800c6b2:	460d      	mov	r5, r1
 800c6b4:	b921      	cbnz	r1, 800c6c0 <_realloc_r+0x16>
 800c6b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6ba:	4611      	mov	r1, r2
 800c6bc:	f7ff bb96 	b.w	800bdec <_malloc_r>
 800c6c0:	b92a      	cbnz	r2, 800c6ce <_realloc_r+0x24>
 800c6c2:	f7ff fb1f 	bl	800bd04 <_free_r>
 800c6c6:	4625      	mov	r5, r4
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6ce:	f000 fa33 	bl	800cb38 <_malloc_usable_size_r>
 800c6d2:	4284      	cmp	r4, r0
 800c6d4:	4606      	mov	r6, r0
 800c6d6:	d802      	bhi.n	800c6de <_realloc_r+0x34>
 800c6d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c6dc:	d8f4      	bhi.n	800c6c8 <_realloc_r+0x1e>
 800c6de:	4621      	mov	r1, r4
 800c6e0:	4638      	mov	r0, r7
 800c6e2:	f7ff fb83 	bl	800bdec <_malloc_r>
 800c6e6:	4680      	mov	r8, r0
 800c6e8:	b908      	cbnz	r0, 800c6ee <_realloc_r+0x44>
 800c6ea:	4645      	mov	r5, r8
 800c6ec:	e7ec      	b.n	800c6c8 <_realloc_r+0x1e>
 800c6ee:	42b4      	cmp	r4, r6
 800c6f0:	4622      	mov	r2, r4
 800c6f2:	4629      	mov	r1, r5
 800c6f4:	bf28      	it	cs
 800c6f6:	4632      	movcs	r2, r6
 800c6f8:	f7ff fad7 	bl	800bcaa <memcpy>
 800c6fc:	4629      	mov	r1, r5
 800c6fe:	4638      	mov	r0, r7
 800c700:	f7ff fb00 	bl	800bd04 <_free_r>
 800c704:	e7f1      	b.n	800c6ea <_realloc_r+0x40>

0800c706 <__sfputc_r>:
 800c706:	6893      	ldr	r3, [r2, #8]
 800c708:	3b01      	subs	r3, #1
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	b410      	push	{r4}
 800c70e:	6093      	str	r3, [r2, #8]
 800c710:	da08      	bge.n	800c724 <__sfputc_r+0x1e>
 800c712:	6994      	ldr	r4, [r2, #24]
 800c714:	42a3      	cmp	r3, r4
 800c716:	db01      	blt.n	800c71c <__sfputc_r+0x16>
 800c718:	290a      	cmp	r1, #10
 800c71a:	d103      	bne.n	800c724 <__sfputc_r+0x1e>
 800c71c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c720:	f000 b932 	b.w	800c988 <__swbuf_r>
 800c724:	6813      	ldr	r3, [r2, #0]
 800c726:	1c58      	adds	r0, r3, #1
 800c728:	6010      	str	r0, [r2, #0]
 800c72a:	7019      	strb	r1, [r3, #0]
 800c72c:	4608      	mov	r0, r1
 800c72e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c732:	4770      	bx	lr

0800c734 <__sfputs_r>:
 800c734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c736:	4606      	mov	r6, r0
 800c738:	460f      	mov	r7, r1
 800c73a:	4614      	mov	r4, r2
 800c73c:	18d5      	adds	r5, r2, r3
 800c73e:	42ac      	cmp	r4, r5
 800c740:	d101      	bne.n	800c746 <__sfputs_r+0x12>
 800c742:	2000      	movs	r0, #0
 800c744:	e007      	b.n	800c756 <__sfputs_r+0x22>
 800c746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c74a:	463a      	mov	r2, r7
 800c74c:	4630      	mov	r0, r6
 800c74e:	f7ff ffda 	bl	800c706 <__sfputc_r>
 800c752:	1c43      	adds	r3, r0, #1
 800c754:	d1f3      	bne.n	800c73e <__sfputs_r+0xa>
 800c756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c758 <_vfiprintf_r>:
 800c758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c75c:	460d      	mov	r5, r1
 800c75e:	b09d      	sub	sp, #116	@ 0x74
 800c760:	4614      	mov	r4, r2
 800c762:	4698      	mov	r8, r3
 800c764:	4606      	mov	r6, r0
 800c766:	b118      	cbz	r0, 800c770 <_vfiprintf_r+0x18>
 800c768:	6a03      	ldr	r3, [r0, #32]
 800c76a:	b90b      	cbnz	r3, 800c770 <_vfiprintf_r+0x18>
 800c76c:	f7ff f950 	bl	800ba10 <__sinit>
 800c770:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c772:	07d9      	lsls	r1, r3, #31
 800c774:	d405      	bmi.n	800c782 <_vfiprintf_r+0x2a>
 800c776:	89ab      	ldrh	r3, [r5, #12]
 800c778:	059a      	lsls	r2, r3, #22
 800c77a:	d402      	bmi.n	800c782 <_vfiprintf_r+0x2a>
 800c77c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c77e:	f7ff fa92 	bl	800bca6 <__retarget_lock_acquire_recursive>
 800c782:	89ab      	ldrh	r3, [r5, #12]
 800c784:	071b      	lsls	r3, r3, #28
 800c786:	d501      	bpl.n	800c78c <_vfiprintf_r+0x34>
 800c788:	692b      	ldr	r3, [r5, #16]
 800c78a:	b99b      	cbnz	r3, 800c7b4 <_vfiprintf_r+0x5c>
 800c78c:	4629      	mov	r1, r5
 800c78e:	4630      	mov	r0, r6
 800c790:	f000 f938 	bl	800ca04 <__swsetup_r>
 800c794:	b170      	cbz	r0, 800c7b4 <_vfiprintf_r+0x5c>
 800c796:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c798:	07dc      	lsls	r4, r3, #31
 800c79a:	d504      	bpl.n	800c7a6 <_vfiprintf_r+0x4e>
 800c79c:	f04f 30ff 	mov.w	r0, #4294967295
 800c7a0:	b01d      	add	sp, #116	@ 0x74
 800c7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7a6:	89ab      	ldrh	r3, [r5, #12]
 800c7a8:	0598      	lsls	r0, r3, #22
 800c7aa:	d4f7      	bmi.n	800c79c <_vfiprintf_r+0x44>
 800c7ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c7ae:	f7ff fa7b 	bl	800bca8 <__retarget_lock_release_recursive>
 800c7b2:	e7f3      	b.n	800c79c <_vfiprintf_r+0x44>
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7b8:	2320      	movs	r3, #32
 800c7ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c7be:	f8cd 800c 	str.w	r8, [sp, #12]
 800c7c2:	2330      	movs	r3, #48	@ 0x30
 800c7c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c974 <_vfiprintf_r+0x21c>
 800c7c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c7cc:	f04f 0901 	mov.w	r9, #1
 800c7d0:	4623      	mov	r3, r4
 800c7d2:	469a      	mov	sl, r3
 800c7d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7d8:	b10a      	cbz	r2, 800c7de <_vfiprintf_r+0x86>
 800c7da:	2a25      	cmp	r2, #37	@ 0x25
 800c7dc:	d1f9      	bne.n	800c7d2 <_vfiprintf_r+0x7a>
 800c7de:	ebba 0b04 	subs.w	fp, sl, r4
 800c7e2:	d00b      	beq.n	800c7fc <_vfiprintf_r+0xa4>
 800c7e4:	465b      	mov	r3, fp
 800c7e6:	4622      	mov	r2, r4
 800c7e8:	4629      	mov	r1, r5
 800c7ea:	4630      	mov	r0, r6
 800c7ec:	f7ff ffa2 	bl	800c734 <__sfputs_r>
 800c7f0:	3001      	adds	r0, #1
 800c7f2:	f000 80a7 	beq.w	800c944 <_vfiprintf_r+0x1ec>
 800c7f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7f8:	445a      	add	r2, fp
 800c7fa:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7fc:	f89a 3000 	ldrb.w	r3, [sl]
 800c800:	2b00      	cmp	r3, #0
 800c802:	f000 809f 	beq.w	800c944 <_vfiprintf_r+0x1ec>
 800c806:	2300      	movs	r3, #0
 800c808:	f04f 32ff 	mov.w	r2, #4294967295
 800c80c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c810:	f10a 0a01 	add.w	sl, sl, #1
 800c814:	9304      	str	r3, [sp, #16]
 800c816:	9307      	str	r3, [sp, #28]
 800c818:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c81c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c81e:	4654      	mov	r4, sl
 800c820:	2205      	movs	r2, #5
 800c822:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c826:	4853      	ldr	r0, [pc, #332]	@ (800c974 <_vfiprintf_r+0x21c>)
 800c828:	f7f3 fcf2 	bl	8000210 <memchr>
 800c82c:	9a04      	ldr	r2, [sp, #16]
 800c82e:	b9d8      	cbnz	r0, 800c868 <_vfiprintf_r+0x110>
 800c830:	06d1      	lsls	r1, r2, #27
 800c832:	bf44      	itt	mi
 800c834:	2320      	movmi	r3, #32
 800c836:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c83a:	0713      	lsls	r3, r2, #28
 800c83c:	bf44      	itt	mi
 800c83e:	232b      	movmi	r3, #43	@ 0x2b
 800c840:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c844:	f89a 3000 	ldrb.w	r3, [sl]
 800c848:	2b2a      	cmp	r3, #42	@ 0x2a
 800c84a:	d015      	beq.n	800c878 <_vfiprintf_r+0x120>
 800c84c:	9a07      	ldr	r2, [sp, #28]
 800c84e:	4654      	mov	r4, sl
 800c850:	2000      	movs	r0, #0
 800c852:	f04f 0c0a 	mov.w	ip, #10
 800c856:	4621      	mov	r1, r4
 800c858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c85c:	3b30      	subs	r3, #48	@ 0x30
 800c85e:	2b09      	cmp	r3, #9
 800c860:	d94b      	bls.n	800c8fa <_vfiprintf_r+0x1a2>
 800c862:	b1b0      	cbz	r0, 800c892 <_vfiprintf_r+0x13a>
 800c864:	9207      	str	r2, [sp, #28]
 800c866:	e014      	b.n	800c892 <_vfiprintf_r+0x13a>
 800c868:	eba0 0308 	sub.w	r3, r0, r8
 800c86c:	fa09 f303 	lsl.w	r3, r9, r3
 800c870:	4313      	orrs	r3, r2
 800c872:	9304      	str	r3, [sp, #16]
 800c874:	46a2      	mov	sl, r4
 800c876:	e7d2      	b.n	800c81e <_vfiprintf_r+0xc6>
 800c878:	9b03      	ldr	r3, [sp, #12]
 800c87a:	1d19      	adds	r1, r3, #4
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	9103      	str	r1, [sp, #12]
 800c880:	2b00      	cmp	r3, #0
 800c882:	bfbb      	ittet	lt
 800c884:	425b      	neglt	r3, r3
 800c886:	f042 0202 	orrlt.w	r2, r2, #2
 800c88a:	9307      	strge	r3, [sp, #28]
 800c88c:	9307      	strlt	r3, [sp, #28]
 800c88e:	bfb8      	it	lt
 800c890:	9204      	strlt	r2, [sp, #16]
 800c892:	7823      	ldrb	r3, [r4, #0]
 800c894:	2b2e      	cmp	r3, #46	@ 0x2e
 800c896:	d10a      	bne.n	800c8ae <_vfiprintf_r+0x156>
 800c898:	7863      	ldrb	r3, [r4, #1]
 800c89a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c89c:	d132      	bne.n	800c904 <_vfiprintf_r+0x1ac>
 800c89e:	9b03      	ldr	r3, [sp, #12]
 800c8a0:	1d1a      	adds	r2, r3, #4
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	9203      	str	r2, [sp, #12]
 800c8a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c8aa:	3402      	adds	r4, #2
 800c8ac:	9305      	str	r3, [sp, #20]
 800c8ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c984 <_vfiprintf_r+0x22c>
 800c8b2:	7821      	ldrb	r1, [r4, #0]
 800c8b4:	2203      	movs	r2, #3
 800c8b6:	4650      	mov	r0, sl
 800c8b8:	f7f3 fcaa 	bl	8000210 <memchr>
 800c8bc:	b138      	cbz	r0, 800c8ce <_vfiprintf_r+0x176>
 800c8be:	9b04      	ldr	r3, [sp, #16]
 800c8c0:	eba0 000a 	sub.w	r0, r0, sl
 800c8c4:	2240      	movs	r2, #64	@ 0x40
 800c8c6:	4082      	lsls	r2, r0
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	3401      	adds	r4, #1
 800c8cc:	9304      	str	r3, [sp, #16]
 800c8ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8d2:	4829      	ldr	r0, [pc, #164]	@ (800c978 <_vfiprintf_r+0x220>)
 800c8d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c8d8:	2206      	movs	r2, #6
 800c8da:	f7f3 fc99 	bl	8000210 <memchr>
 800c8de:	2800      	cmp	r0, #0
 800c8e0:	d03f      	beq.n	800c962 <_vfiprintf_r+0x20a>
 800c8e2:	4b26      	ldr	r3, [pc, #152]	@ (800c97c <_vfiprintf_r+0x224>)
 800c8e4:	bb1b      	cbnz	r3, 800c92e <_vfiprintf_r+0x1d6>
 800c8e6:	9b03      	ldr	r3, [sp, #12]
 800c8e8:	3307      	adds	r3, #7
 800c8ea:	f023 0307 	bic.w	r3, r3, #7
 800c8ee:	3308      	adds	r3, #8
 800c8f0:	9303      	str	r3, [sp, #12]
 800c8f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8f4:	443b      	add	r3, r7
 800c8f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8f8:	e76a      	b.n	800c7d0 <_vfiprintf_r+0x78>
 800c8fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8fe:	460c      	mov	r4, r1
 800c900:	2001      	movs	r0, #1
 800c902:	e7a8      	b.n	800c856 <_vfiprintf_r+0xfe>
 800c904:	2300      	movs	r3, #0
 800c906:	3401      	adds	r4, #1
 800c908:	9305      	str	r3, [sp, #20]
 800c90a:	4619      	mov	r1, r3
 800c90c:	f04f 0c0a 	mov.w	ip, #10
 800c910:	4620      	mov	r0, r4
 800c912:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c916:	3a30      	subs	r2, #48	@ 0x30
 800c918:	2a09      	cmp	r2, #9
 800c91a:	d903      	bls.n	800c924 <_vfiprintf_r+0x1cc>
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d0c6      	beq.n	800c8ae <_vfiprintf_r+0x156>
 800c920:	9105      	str	r1, [sp, #20]
 800c922:	e7c4      	b.n	800c8ae <_vfiprintf_r+0x156>
 800c924:	fb0c 2101 	mla	r1, ip, r1, r2
 800c928:	4604      	mov	r4, r0
 800c92a:	2301      	movs	r3, #1
 800c92c:	e7f0      	b.n	800c910 <_vfiprintf_r+0x1b8>
 800c92e:	ab03      	add	r3, sp, #12
 800c930:	9300      	str	r3, [sp, #0]
 800c932:	462a      	mov	r2, r5
 800c934:	4b12      	ldr	r3, [pc, #72]	@ (800c980 <_vfiprintf_r+0x228>)
 800c936:	a904      	add	r1, sp, #16
 800c938:	4630      	mov	r0, r6
 800c93a:	f3af 8000 	nop.w
 800c93e:	4607      	mov	r7, r0
 800c940:	1c78      	adds	r0, r7, #1
 800c942:	d1d6      	bne.n	800c8f2 <_vfiprintf_r+0x19a>
 800c944:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c946:	07d9      	lsls	r1, r3, #31
 800c948:	d405      	bmi.n	800c956 <_vfiprintf_r+0x1fe>
 800c94a:	89ab      	ldrh	r3, [r5, #12]
 800c94c:	059a      	lsls	r2, r3, #22
 800c94e:	d402      	bmi.n	800c956 <_vfiprintf_r+0x1fe>
 800c950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c952:	f7ff f9a9 	bl	800bca8 <__retarget_lock_release_recursive>
 800c956:	89ab      	ldrh	r3, [r5, #12]
 800c958:	065b      	lsls	r3, r3, #25
 800c95a:	f53f af1f 	bmi.w	800c79c <_vfiprintf_r+0x44>
 800c95e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c960:	e71e      	b.n	800c7a0 <_vfiprintf_r+0x48>
 800c962:	ab03      	add	r3, sp, #12
 800c964:	9300      	str	r3, [sp, #0]
 800c966:	462a      	mov	r2, r5
 800c968:	4b05      	ldr	r3, [pc, #20]	@ (800c980 <_vfiprintf_r+0x228>)
 800c96a:	a904      	add	r1, sp, #16
 800c96c:	4630      	mov	r0, r6
 800c96e:	f7ff fc8f 	bl	800c290 <_printf_i>
 800c972:	e7e4      	b.n	800c93e <_vfiprintf_r+0x1e6>
 800c974:	0800d86f 	.word	0x0800d86f
 800c978:	0800d879 	.word	0x0800d879
 800c97c:	00000000 	.word	0x00000000
 800c980:	0800c735 	.word	0x0800c735
 800c984:	0800d875 	.word	0x0800d875

0800c988 <__swbuf_r>:
 800c988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c98a:	460e      	mov	r6, r1
 800c98c:	4614      	mov	r4, r2
 800c98e:	4605      	mov	r5, r0
 800c990:	b118      	cbz	r0, 800c99a <__swbuf_r+0x12>
 800c992:	6a03      	ldr	r3, [r0, #32]
 800c994:	b90b      	cbnz	r3, 800c99a <__swbuf_r+0x12>
 800c996:	f7ff f83b 	bl	800ba10 <__sinit>
 800c99a:	69a3      	ldr	r3, [r4, #24]
 800c99c:	60a3      	str	r3, [r4, #8]
 800c99e:	89a3      	ldrh	r3, [r4, #12]
 800c9a0:	071a      	lsls	r2, r3, #28
 800c9a2:	d501      	bpl.n	800c9a8 <__swbuf_r+0x20>
 800c9a4:	6923      	ldr	r3, [r4, #16]
 800c9a6:	b943      	cbnz	r3, 800c9ba <__swbuf_r+0x32>
 800c9a8:	4621      	mov	r1, r4
 800c9aa:	4628      	mov	r0, r5
 800c9ac:	f000 f82a 	bl	800ca04 <__swsetup_r>
 800c9b0:	b118      	cbz	r0, 800c9ba <__swbuf_r+0x32>
 800c9b2:	f04f 37ff 	mov.w	r7, #4294967295
 800c9b6:	4638      	mov	r0, r7
 800c9b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9ba:	6823      	ldr	r3, [r4, #0]
 800c9bc:	6922      	ldr	r2, [r4, #16]
 800c9be:	1a98      	subs	r0, r3, r2
 800c9c0:	6963      	ldr	r3, [r4, #20]
 800c9c2:	b2f6      	uxtb	r6, r6
 800c9c4:	4283      	cmp	r3, r0
 800c9c6:	4637      	mov	r7, r6
 800c9c8:	dc05      	bgt.n	800c9d6 <__swbuf_r+0x4e>
 800c9ca:	4621      	mov	r1, r4
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	f7ff fe01 	bl	800c5d4 <_fflush_r>
 800c9d2:	2800      	cmp	r0, #0
 800c9d4:	d1ed      	bne.n	800c9b2 <__swbuf_r+0x2a>
 800c9d6:	68a3      	ldr	r3, [r4, #8]
 800c9d8:	3b01      	subs	r3, #1
 800c9da:	60a3      	str	r3, [r4, #8]
 800c9dc:	6823      	ldr	r3, [r4, #0]
 800c9de:	1c5a      	adds	r2, r3, #1
 800c9e0:	6022      	str	r2, [r4, #0]
 800c9e2:	701e      	strb	r6, [r3, #0]
 800c9e4:	6962      	ldr	r2, [r4, #20]
 800c9e6:	1c43      	adds	r3, r0, #1
 800c9e8:	429a      	cmp	r2, r3
 800c9ea:	d004      	beq.n	800c9f6 <__swbuf_r+0x6e>
 800c9ec:	89a3      	ldrh	r3, [r4, #12]
 800c9ee:	07db      	lsls	r3, r3, #31
 800c9f0:	d5e1      	bpl.n	800c9b6 <__swbuf_r+0x2e>
 800c9f2:	2e0a      	cmp	r6, #10
 800c9f4:	d1df      	bne.n	800c9b6 <__swbuf_r+0x2e>
 800c9f6:	4621      	mov	r1, r4
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	f7ff fdeb 	bl	800c5d4 <_fflush_r>
 800c9fe:	2800      	cmp	r0, #0
 800ca00:	d0d9      	beq.n	800c9b6 <__swbuf_r+0x2e>
 800ca02:	e7d6      	b.n	800c9b2 <__swbuf_r+0x2a>

0800ca04 <__swsetup_r>:
 800ca04:	b538      	push	{r3, r4, r5, lr}
 800ca06:	4b29      	ldr	r3, [pc, #164]	@ (800caac <__swsetup_r+0xa8>)
 800ca08:	4605      	mov	r5, r0
 800ca0a:	6818      	ldr	r0, [r3, #0]
 800ca0c:	460c      	mov	r4, r1
 800ca0e:	b118      	cbz	r0, 800ca18 <__swsetup_r+0x14>
 800ca10:	6a03      	ldr	r3, [r0, #32]
 800ca12:	b90b      	cbnz	r3, 800ca18 <__swsetup_r+0x14>
 800ca14:	f7fe fffc 	bl	800ba10 <__sinit>
 800ca18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca1c:	0719      	lsls	r1, r3, #28
 800ca1e:	d422      	bmi.n	800ca66 <__swsetup_r+0x62>
 800ca20:	06da      	lsls	r2, r3, #27
 800ca22:	d407      	bmi.n	800ca34 <__swsetup_r+0x30>
 800ca24:	2209      	movs	r2, #9
 800ca26:	602a      	str	r2, [r5, #0]
 800ca28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca2c:	81a3      	strh	r3, [r4, #12]
 800ca2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ca32:	e033      	b.n	800ca9c <__swsetup_r+0x98>
 800ca34:	0758      	lsls	r0, r3, #29
 800ca36:	d512      	bpl.n	800ca5e <__swsetup_r+0x5a>
 800ca38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca3a:	b141      	cbz	r1, 800ca4e <__swsetup_r+0x4a>
 800ca3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ca40:	4299      	cmp	r1, r3
 800ca42:	d002      	beq.n	800ca4a <__swsetup_r+0x46>
 800ca44:	4628      	mov	r0, r5
 800ca46:	f7ff f95d 	bl	800bd04 <_free_r>
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca4e:	89a3      	ldrh	r3, [r4, #12]
 800ca50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ca54:	81a3      	strh	r3, [r4, #12]
 800ca56:	2300      	movs	r3, #0
 800ca58:	6063      	str	r3, [r4, #4]
 800ca5a:	6923      	ldr	r3, [r4, #16]
 800ca5c:	6023      	str	r3, [r4, #0]
 800ca5e:	89a3      	ldrh	r3, [r4, #12]
 800ca60:	f043 0308 	orr.w	r3, r3, #8
 800ca64:	81a3      	strh	r3, [r4, #12]
 800ca66:	6923      	ldr	r3, [r4, #16]
 800ca68:	b94b      	cbnz	r3, 800ca7e <__swsetup_r+0x7a>
 800ca6a:	89a3      	ldrh	r3, [r4, #12]
 800ca6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ca70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca74:	d003      	beq.n	800ca7e <__swsetup_r+0x7a>
 800ca76:	4621      	mov	r1, r4
 800ca78:	4628      	mov	r0, r5
 800ca7a:	f000 f88b 	bl	800cb94 <__smakebuf_r>
 800ca7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca82:	f013 0201 	ands.w	r2, r3, #1
 800ca86:	d00a      	beq.n	800ca9e <__swsetup_r+0x9a>
 800ca88:	2200      	movs	r2, #0
 800ca8a:	60a2      	str	r2, [r4, #8]
 800ca8c:	6962      	ldr	r2, [r4, #20]
 800ca8e:	4252      	negs	r2, r2
 800ca90:	61a2      	str	r2, [r4, #24]
 800ca92:	6922      	ldr	r2, [r4, #16]
 800ca94:	b942      	cbnz	r2, 800caa8 <__swsetup_r+0xa4>
 800ca96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ca9a:	d1c5      	bne.n	800ca28 <__swsetup_r+0x24>
 800ca9c:	bd38      	pop	{r3, r4, r5, pc}
 800ca9e:	0799      	lsls	r1, r3, #30
 800caa0:	bf58      	it	pl
 800caa2:	6962      	ldrpl	r2, [r4, #20]
 800caa4:	60a2      	str	r2, [r4, #8]
 800caa6:	e7f4      	b.n	800ca92 <__swsetup_r+0x8e>
 800caa8:	2000      	movs	r0, #0
 800caaa:	e7f7      	b.n	800ca9c <__swsetup_r+0x98>
 800caac:	20000054 	.word	0x20000054

0800cab0 <_raise_r>:
 800cab0:	291f      	cmp	r1, #31
 800cab2:	b538      	push	{r3, r4, r5, lr}
 800cab4:	4605      	mov	r5, r0
 800cab6:	460c      	mov	r4, r1
 800cab8:	d904      	bls.n	800cac4 <_raise_r+0x14>
 800caba:	2316      	movs	r3, #22
 800cabc:	6003      	str	r3, [r0, #0]
 800cabe:	f04f 30ff 	mov.w	r0, #4294967295
 800cac2:	bd38      	pop	{r3, r4, r5, pc}
 800cac4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cac6:	b112      	cbz	r2, 800cace <_raise_r+0x1e>
 800cac8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cacc:	b94b      	cbnz	r3, 800cae2 <_raise_r+0x32>
 800cace:	4628      	mov	r0, r5
 800cad0:	f000 f830 	bl	800cb34 <_getpid_r>
 800cad4:	4622      	mov	r2, r4
 800cad6:	4601      	mov	r1, r0
 800cad8:	4628      	mov	r0, r5
 800cada:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cade:	f000 b817 	b.w	800cb10 <_kill_r>
 800cae2:	2b01      	cmp	r3, #1
 800cae4:	d00a      	beq.n	800cafc <_raise_r+0x4c>
 800cae6:	1c59      	adds	r1, r3, #1
 800cae8:	d103      	bne.n	800caf2 <_raise_r+0x42>
 800caea:	2316      	movs	r3, #22
 800caec:	6003      	str	r3, [r0, #0]
 800caee:	2001      	movs	r0, #1
 800caf0:	e7e7      	b.n	800cac2 <_raise_r+0x12>
 800caf2:	2100      	movs	r1, #0
 800caf4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800caf8:	4620      	mov	r0, r4
 800cafa:	4798      	blx	r3
 800cafc:	2000      	movs	r0, #0
 800cafe:	e7e0      	b.n	800cac2 <_raise_r+0x12>

0800cb00 <raise>:
 800cb00:	4b02      	ldr	r3, [pc, #8]	@ (800cb0c <raise+0xc>)
 800cb02:	4601      	mov	r1, r0
 800cb04:	6818      	ldr	r0, [r3, #0]
 800cb06:	f7ff bfd3 	b.w	800cab0 <_raise_r>
 800cb0a:	bf00      	nop
 800cb0c:	20000054 	.word	0x20000054

0800cb10 <_kill_r>:
 800cb10:	b538      	push	{r3, r4, r5, lr}
 800cb12:	4d07      	ldr	r5, [pc, #28]	@ (800cb30 <_kill_r+0x20>)
 800cb14:	2300      	movs	r3, #0
 800cb16:	4604      	mov	r4, r0
 800cb18:	4608      	mov	r0, r1
 800cb1a:	4611      	mov	r1, r2
 800cb1c:	602b      	str	r3, [r5, #0]
 800cb1e:	f7f6 fabb 	bl	8003098 <_kill>
 800cb22:	1c43      	adds	r3, r0, #1
 800cb24:	d102      	bne.n	800cb2c <_kill_r+0x1c>
 800cb26:	682b      	ldr	r3, [r5, #0]
 800cb28:	b103      	cbz	r3, 800cb2c <_kill_r+0x1c>
 800cb2a:	6023      	str	r3, [r4, #0]
 800cb2c:	bd38      	pop	{r3, r4, r5, pc}
 800cb2e:	bf00      	nop
 800cb30:	200025f0 	.word	0x200025f0

0800cb34 <_getpid_r>:
 800cb34:	f7f6 baa8 	b.w	8003088 <_getpid>

0800cb38 <_malloc_usable_size_r>:
 800cb38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb3c:	1f18      	subs	r0, r3, #4
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	bfbc      	itt	lt
 800cb42:	580b      	ldrlt	r3, [r1, r0]
 800cb44:	18c0      	addlt	r0, r0, r3
 800cb46:	4770      	bx	lr

0800cb48 <__swhatbuf_r>:
 800cb48:	b570      	push	{r4, r5, r6, lr}
 800cb4a:	460c      	mov	r4, r1
 800cb4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb50:	2900      	cmp	r1, #0
 800cb52:	b096      	sub	sp, #88	@ 0x58
 800cb54:	4615      	mov	r5, r2
 800cb56:	461e      	mov	r6, r3
 800cb58:	da0d      	bge.n	800cb76 <__swhatbuf_r+0x2e>
 800cb5a:	89a3      	ldrh	r3, [r4, #12]
 800cb5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb60:	f04f 0100 	mov.w	r1, #0
 800cb64:	bf14      	ite	ne
 800cb66:	2340      	movne	r3, #64	@ 0x40
 800cb68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cb6c:	2000      	movs	r0, #0
 800cb6e:	6031      	str	r1, [r6, #0]
 800cb70:	602b      	str	r3, [r5, #0]
 800cb72:	b016      	add	sp, #88	@ 0x58
 800cb74:	bd70      	pop	{r4, r5, r6, pc}
 800cb76:	466a      	mov	r2, sp
 800cb78:	f000 f848 	bl	800cc0c <_fstat_r>
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	dbec      	blt.n	800cb5a <__swhatbuf_r+0x12>
 800cb80:	9901      	ldr	r1, [sp, #4]
 800cb82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cb86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cb8a:	4259      	negs	r1, r3
 800cb8c:	4159      	adcs	r1, r3
 800cb8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb92:	e7eb      	b.n	800cb6c <__swhatbuf_r+0x24>

0800cb94 <__smakebuf_r>:
 800cb94:	898b      	ldrh	r3, [r1, #12]
 800cb96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb98:	079d      	lsls	r5, r3, #30
 800cb9a:	4606      	mov	r6, r0
 800cb9c:	460c      	mov	r4, r1
 800cb9e:	d507      	bpl.n	800cbb0 <__smakebuf_r+0x1c>
 800cba0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cba4:	6023      	str	r3, [r4, #0]
 800cba6:	6123      	str	r3, [r4, #16]
 800cba8:	2301      	movs	r3, #1
 800cbaa:	6163      	str	r3, [r4, #20]
 800cbac:	b003      	add	sp, #12
 800cbae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbb0:	ab01      	add	r3, sp, #4
 800cbb2:	466a      	mov	r2, sp
 800cbb4:	f7ff ffc8 	bl	800cb48 <__swhatbuf_r>
 800cbb8:	9f00      	ldr	r7, [sp, #0]
 800cbba:	4605      	mov	r5, r0
 800cbbc:	4639      	mov	r1, r7
 800cbbe:	4630      	mov	r0, r6
 800cbc0:	f7ff f914 	bl	800bdec <_malloc_r>
 800cbc4:	b948      	cbnz	r0, 800cbda <__smakebuf_r+0x46>
 800cbc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbca:	059a      	lsls	r2, r3, #22
 800cbcc:	d4ee      	bmi.n	800cbac <__smakebuf_r+0x18>
 800cbce:	f023 0303 	bic.w	r3, r3, #3
 800cbd2:	f043 0302 	orr.w	r3, r3, #2
 800cbd6:	81a3      	strh	r3, [r4, #12]
 800cbd8:	e7e2      	b.n	800cba0 <__smakebuf_r+0xc>
 800cbda:	89a3      	ldrh	r3, [r4, #12]
 800cbdc:	6020      	str	r0, [r4, #0]
 800cbde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbe2:	81a3      	strh	r3, [r4, #12]
 800cbe4:	9b01      	ldr	r3, [sp, #4]
 800cbe6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cbea:	b15b      	cbz	r3, 800cc04 <__smakebuf_r+0x70>
 800cbec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbf0:	4630      	mov	r0, r6
 800cbf2:	f000 f81d 	bl	800cc30 <_isatty_r>
 800cbf6:	b128      	cbz	r0, 800cc04 <__smakebuf_r+0x70>
 800cbf8:	89a3      	ldrh	r3, [r4, #12]
 800cbfa:	f023 0303 	bic.w	r3, r3, #3
 800cbfe:	f043 0301 	orr.w	r3, r3, #1
 800cc02:	81a3      	strh	r3, [r4, #12]
 800cc04:	89a3      	ldrh	r3, [r4, #12]
 800cc06:	431d      	orrs	r5, r3
 800cc08:	81a5      	strh	r5, [r4, #12]
 800cc0a:	e7cf      	b.n	800cbac <__smakebuf_r+0x18>

0800cc0c <_fstat_r>:
 800cc0c:	b538      	push	{r3, r4, r5, lr}
 800cc0e:	4d07      	ldr	r5, [pc, #28]	@ (800cc2c <_fstat_r+0x20>)
 800cc10:	2300      	movs	r3, #0
 800cc12:	4604      	mov	r4, r0
 800cc14:	4608      	mov	r0, r1
 800cc16:	4611      	mov	r1, r2
 800cc18:	602b      	str	r3, [r5, #0]
 800cc1a:	f7f6 fa9d 	bl	8003158 <_fstat>
 800cc1e:	1c43      	adds	r3, r0, #1
 800cc20:	d102      	bne.n	800cc28 <_fstat_r+0x1c>
 800cc22:	682b      	ldr	r3, [r5, #0]
 800cc24:	b103      	cbz	r3, 800cc28 <_fstat_r+0x1c>
 800cc26:	6023      	str	r3, [r4, #0]
 800cc28:	bd38      	pop	{r3, r4, r5, pc}
 800cc2a:	bf00      	nop
 800cc2c:	200025f0 	.word	0x200025f0

0800cc30 <_isatty_r>:
 800cc30:	b538      	push	{r3, r4, r5, lr}
 800cc32:	4d06      	ldr	r5, [pc, #24]	@ (800cc4c <_isatty_r+0x1c>)
 800cc34:	2300      	movs	r3, #0
 800cc36:	4604      	mov	r4, r0
 800cc38:	4608      	mov	r0, r1
 800cc3a:	602b      	str	r3, [r5, #0]
 800cc3c:	f7f6 fa9c 	bl	8003178 <_isatty>
 800cc40:	1c43      	adds	r3, r0, #1
 800cc42:	d102      	bne.n	800cc4a <_isatty_r+0x1a>
 800cc44:	682b      	ldr	r3, [r5, #0]
 800cc46:	b103      	cbz	r3, 800cc4a <_isatty_r+0x1a>
 800cc48:	6023      	str	r3, [r4, #0]
 800cc4a:	bd38      	pop	{r3, r4, r5, pc}
 800cc4c:	200025f0 	.word	0x200025f0

0800cc50 <_init>:
 800cc50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc52:	bf00      	nop
 800cc54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc56:	bc08      	pop	{r3}
 800cc58:	469e      	mov	lr, r3
 800cc5a:	4770      	bx	lr

0800cc5c <_fini>:
 800cc5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc5e:	bf00      	nop
 800cc60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc62:	bc08      	pop	{r3}
 800cc64:	469e      	mov	lr, r3
 800cc66:	4770      	bx	lr
