<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p958" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_958{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_958{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_958{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_958{left:95px;bottom:1088px;}
#t5_958{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_958{left:95px;bottom:1063px;}
#t7_958{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_958{left:95px;bottom:1039px;}
#t9_958{left:121px;bottom:1039px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_958{left:95px;bottom:1014px;}
#tb_958{left:121px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_958{left:95px;bottom:991px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#td_958{left:69px;bottom:965px;}
#te_958{left:95px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tf_958{left:371px;bottom:969px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#tg_958{left:95px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#th_958{left:95px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_958{left:95px;bottom:918px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tj_958{left:69px;bottom:892px;}
#tk_958{left:95px;bottom:895px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tl_958{left:373px;bottom:895px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tm_958{left:95px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tn_958{left:95px;bottom:862px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_958{left:69px;bottom:835px;}
#tp_958{left:95px;bottom:839px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#tq_958{left:296px;bottom:839px;letter-spacing:-0.13px;word-spacing:-1.42px;}
#tr_958{left:671px;bottom:839px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#ts_958{left:804px;bottom:839px;letter-spacing:-0.1px;word-spacing:-1.43px;}
#tt_958{left:95px;bottom:822px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tu_958{left:95px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_958{left:69px;bottom:779px;}
#tw_958{left:95px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tx_958{left:274px;bottom:782px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ty_958{left:69px;bottom:724px;letter-spacing:0.13px;}
#tz_958{left:151px;bottom:724px;letter-spacing:0.17px;word-spacing:0.01px;}
#t10_958{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t11_958{left:69px;bottom:683px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_958{left:481px;bottom:683px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t13_958{left:581px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t14_958{left:69px;bottom:666px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t15_958{left:69px;bottom:640px;}
#t16_958{left:95px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t17_958{left:297px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t18_958{left:549px;bottom:643px;}
#t19_958{left:557px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t1a_958{left:95px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_958{left:95px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t1c_958{left:69px;bottom:583px;}
#t1d_958{left:95px;bottom:587px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1e_958{left:306px;bottom:587px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1f_958{left:631px;bottom:587px;}
#t1g_958{left:640px;bottom:587px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1h_958{left:95px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_958{left:95px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1j_958{left:69px;bottom:527px;}
#t1k_958{left:95px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1l_958{left:304px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1m_958{left:628px;bottom:530px;}
#t1n_958{left:638px;bottom:530px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1o_958{left:95px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1p_958{left:95px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1q_958{left:69px;bottom:470px;}
#t1r_958{left:95px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1s_958{left:310px;bottom:474px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1t_958{left:635px;bottom:474px;}
#t1u_958{left:644px;bottom:474px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1v_958{left:95px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1w_958{left:95px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1x_958{left:69px;bottom:415px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t1y_958{left:648px;bottom:415px;letter-spacing:-0.12px;word-spacing:-1.12px;}
#t1z_958{left:69px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t20_958{left:69px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t21_958{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t22_958{left:69px;bottom:313px;letter-spacing:0.14px;}
#t23_958{left:151px;bottom:313px;letter-spacing:0.16px;word-spacing:0.01px;}
#t24_958{left:69px;bottom:289px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t25_958{left:69px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t26_958{left:69px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.43px;}

.s1_958{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_958{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_958{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_958{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_958{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_958{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts958" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg958Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg958" style="-webkit-user-select: none;"><object width="935" height="1210" data="958/958.svg" type="image/svg+xml" id="pdf958" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_958" class="t s1_958">25-16 </span><span id="t2_958" class="t s1_958">Vol. 3C </span>
<span id="t3_958" class="t s2_958">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_958" class="t s3_958">— </span><span id="t5_958" class="t s3_958">EOI_EXIT0 contains bits for vectors from 0 (bit 0) to 63 (bit 63). </span>
<span id="t6_958" class="t s3_958">— </span><span id="t7_958" class="t s3_958">EOI_EXIT1 contains bits for vectors from 64 (bit 0) to 127 (bit 63). </span>
<span id="t8_958" class="t s3_958">— </span><span id="t9_958" class="t s3_958">EOI_EXIT2 contains bits for vectors from 128 (bit 0) to 191 (bit 63). </span>
<span id="ta_958" class="t s3_958">— </span><span id="tb_958" class="t s3_958">EOI_EXIT3 contains bits for vectors from 192 (bit 0) to 255 (bit 63). </span>
<span id="tc_958" class="t s3_958">See Section 30.1.4 for more information on the use of this field. </span>
<span id="td_958" class="t s4_958">• </span><span id="te_958" class="t s5_958">Posted-interrupt notification vector </span><span id="tf_958" class="t s3_958">(16 bits). This field is supported only on processors that support the 1- </span>
<span id="tg_958" class="t s3_958">setting of the “process posted interrupts” VM-execution control. Its low 8 bits contain the interrupt vector that </span>
<span id="th_958" class="t s3_958">is used to notify a logical processor that virtual interrupts have been posted. See Section 30.6 for more </span>
<span id="ti_958" class="t s3_958">information on the use of this field. </span>
<span id="tj_958" class="t s4_958">• </span><span id="tk_958" class="t s5_958">Posted-interrupt descriptor address </span><span id="tl_958" class="t s3_958">(64 bits). This field is supported only on processors that support the 1- </span>
<span id="tm_958" class="t s3_958">setting of the “process posted interrupts” VM-execution control. It is the physical address of a 64-byte aligned </span>
<span id="tn_958" class="t s3_958">posted interrupt descriptor. See Section 30.6 for more information on the use of this field. </span>
<span id="to_958" class="t s4_958">• </span><span id="tp_958" class="t s5_958">PID-pointer table address </span><span id="tq_958" class="t s3_958">(64 bits). This field contains the physical address of the </span><span id="tr_958" class="t s5_958">PID-pointer table</span><span id="ts_958" class="t s3_958">. If the </span>
<span id="tt_958" class="t s3_958">“IPI virtualization” VM-execution control is 1, the logical processor uses entries in this table to virtualize IPIs. </span>
<span id="tu_958" class="t s3_958">See Section 30.1.6. </span>
<span id="tv_958" class="t s4_958">• </span><span id="tw_958" class="t s5_958">Last PID-pointer index </span><span id="tx_958" class="t s3_958">(16 bits). This field contains the index of the last entry in the PID-pointer table. </span>
<span id="ty_958" class="t s6_958">25.6.9 </span><span id="tz_958" class="t s6_958">MSR-Bitmap Address </span>
<span id="t10_958" class="t s3_958">On processors that support the 1-setting of the “use MSR bitmaps” VM-execution control, the VM-execution control </span>
<span id="t11_958" class="t s3_958">fields include the 64-bit physical address of four contiguous </span><span id="t12_958" class="t s5_958">MSR bitmaps</span><span id="t13_958" class="t s3_958">, which are each 1-KByte in size. This </span>
<span id="t14_958" class="t s3_958">field does not exist on processors that do not support the 1-setting of that control. The four bitmaps are: </span>
<span id="t15_958" class="t s4_958">• </span><span id="t16_958" class="t s5_958">Read bitmap for low MSRs </span><span id="t17_958" class="t s3_958">(located at the MSR-bitmap address)</span><span id="t18_958" class="t s5_958">. </span><span id="t19_958" class="t s3_958">This contains one bit for each MSR address </span>
<span id="t1a_958" class="t s3_958">in the range 00000000H to 00001FFFH. The bit determines whether an execution of RDMSR applied to that </span>
<span id="t1b_958" class="t s3_958">MSR causes a VM exit. </span>
<span id="t1c_958" class="t s4_958">• </span><span id="t1d_958" class="t s5_958">Read bitmap for high MSRs </span><span id="t1e_958" class="t s3_958">(located at the MSR-bitmap address plus 1024)</span><span id="t1f_958" class="t s5_958">. </span><span id="t1g_958" class="t s3_958">This contains one bit for each </span>
<span id="t1h_958" class="t s3_958">MSR address in the range C0000000H toC0001FFFH. The bit determines whether an execution of RDMSR </span>
<span id="t1i_958" class="t s3_958">applied to that MSR causes a VM exit. </span>
<span id="t1j_958" class="t s4_958">• </span><span id="t1k_958" class="t s5_958">Write bitmap for low MSRs </span><span id="t1l_958" class="t s3_958">(located at the MSR-bitmap address plus 2048)</span><span id="t1m_958" class="t s5_958">. </span><span id="t1n_958" class="t s3_958">This contains one bit for each </span>
<span id="t1o_958" class="t s3_958">MSR address in the range 00000000H to 00001FFFH. The bit determines whether an execution of WRMSR </span>
<span id="t1p_958" class="t s3_958">applied to that MSR causes a VM exit. </span>
<span id="t1q_958" class="t s4_958">• </span><span id="t1r_958" class="t s5_958">Write bitmap for high MSRs </span><span id="t1s_958" class="t s3_958">(located at the MSR-bitmap address plus 3072)</span><span id="t1t_958" class="t s5_958">. </span><span id="t1u_958" class="t s3_958">This contains one bit for each </span>
<span id="t1v_958" class="t s3_958">MSR address in the range C0000000H toC0001FFFH. The bit determines whether an execution of WRMSR </span>
<span id="t1w_958" class="t s3_958">applied to that MSR causes a VM exit. </span>
<span id="t1x_958" class="t s3_958">A logical processor uses these bitmaps if and only if the “use MSR bitmaps” control is </span><span id="t1y_958" class="t s3_958">1. If the bitmaps are used, an </span>
<span id="t1z_958" class="t s3_958">execution of RDMSR or WRMSR causes a VM exit if the value of RCX is in neither of the ranges covered by the </span>
<span id="t20_958" class="t s3_958">bitmaps or if the appropriate bit in the MSR bitmaps (corresponding to the instruction and the RCX value) is 1. See </span>
<span id="t21_958" class="t s3_958">Section 26.1.3 for details. If the bitmaps are used, their address must be 4-KByte aligned. </span>
<span id="t22_958" class="t s6_958">25.6.10 </span><span id="t23_958" class="t s6_958">Executive-VMCS Pointer </span>
<span id="t24_958" class="t s3_958">The executive-VMCS pointer is a 64-bit field used in the dual-monitor treatment of system-management interrupts </span>
<span id="t25_958" class="t s3_958">(SMIs) and system-management mode (SMM). SMM VM exits save this field as described in Section 32.15.2. </span>
<span id="t26_958" class="t s3_958">VM entries that return from SMM use this field as described in Section 32.15.4. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
