

================================================================
== Vitis HLS Report for 'encoder0_c1'
================================================================
* Date:           Fri Sep 19 13:56:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   705216|   705216|  10.578 ms|  10.578 ms|  705216|  705216|       no|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                                |                                                                      |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_encoder0_c1_Pipeline_1_fu_87                                                |encoder0_c1_Pipeline_1                                                |   153230|   153230|  2.298 ms|  2.298 ms|  153230|  153230|       no|
        |grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93  |encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3  |   150532|   150532|  2.258 ms|  2.258 ms|  150532|  150532|       no|
        |grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101                 |encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5                  |   401438|   401438|  6.022 ms|  6.022 ms|  401438|  401438|       no|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   638|   19789|   52950|    -|
|Memory           |      274|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     471|    -|
|Register         |        -|     -|     145|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      274|   638|   19934|   53421|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       43|    36|       4|      23|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_encoder0_c1_Pipeline_1_fu_87                                                |encoder0_c1_Pipeline_1                                                |        0|    0|     20|     77|    0|
    |grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93  |encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3  |        0|    1|     92|    366|    0|
    |grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101                 |encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5                  |        0|  637|  19677|  52507|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                           |                                                                      |        0|  638|  19789|  52950|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory  |                 Module                | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |padded_U  |encoder0_c1_padded_RAM_1WNR_AUTO_1R1W  |      274|  0|   0|    0|  153228|   32|     1|      4903296|
    +----------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total     |                                       |      274|  0|   0|    0|  153228|   32|     1|      4903296|
    +----------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  89|         18|    1|         18|
    |gmem_in_blk_n_AR         |   9|          2|    1|          2|
    |gmem_out_blk_n_AW        |   9|          2|    1|          2|
    |gmem_out_blk_n_B         |   9|          2|    1|          2|
    |m_axi_gmem_in_ARADDR     |  14|          3|   64|        192|
    |m_axi_gmem_in_ARBURST    |   9|          2|    2|          4|
    |m_axi_gmem_in_ARCACHE    |   9|          2|    4|          8|
    |m_axi_gmem_in_ARID       |   9|          2|    1|          2|
    |m_axi_gmem_in_ARLEN      |  14|          3|   32|         96|
    |m_axi_gmem_in_ARLOCK     |   9|          2|    2|          4|
    |m_axi_gmem_in_ARPROT     |   9|          2|    3|          6|
    |m_axi_gmem_in_ARQOS      |   9|          2|    4|          8|
    |m_axi_gmem_in_ARREGION   |   9|          2|    4|          8|
    |m_axi_gmem_in_ARSIZE     |   9|          2|    3|          6|
    |m_axi_gmem_in_ARUSER     |   9|          2|    1|          2|
    |m_axi_gmem_in_ARVALID    |  14|          3|    1|          3|
    |m_axi_gmem_in_RREADY     |   9|          2|    1|          2|
    |m_axi_gmem_out_AWADDR    |  14|          3|   64|        192|
    |m_axi_gmem_out_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem_out_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem_out_AWID      |   9|          2|    1|          2|
    |m_axi_gmem_out_AWLEN     |  14|          3|   32|         96|
    |m_axi_gmem_out_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem_out_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem_out_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem_out_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem_out_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem_out_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem_out_AWVALID   |  14|          3|    1|          3|
    |m_axi_gmem_out_BREADY    |  14|          3|    1|          3|
    |m_axi_gmem_out_WVALID    |   9|          2|    1|          2|
    |padded_address0          |  20|          4|   18|         72|
    |padded_ce0               |  20|          4|    1|          4|
    |padded_ce1               |   9|          2|    1|          2|
    |padded_d0                |  14|          3|   32|         96|
    |padded_we0               |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 471|        101|  302|        886|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  17|   0|   17|          0|
    |grp_encoder0_c1_Pipeline_1_fu_87_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93_ap_start_reg  |   1|   0|    1|          0|
    |grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101_ap_start_reg                 |   1|   0|    1|          0|
    |trunc_ln1_reg_161                                                                            |  63|   0|   63|          0|
    |trunc_ln_reg_151                                                                             |  62|   0|   62|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        | 145|   0|  145|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|   encoder0_c1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|   encoder0_c1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|   encoder0_c1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|   encoder0_c1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|   encoder0_c1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|   encoder0_c1|  return value|
|m_axi_gmem_in_AWVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWADDR     |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLEN      |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWBURST    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK     |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE    |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWPROT     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWQOS      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWREGION   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_AWUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WVALID     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WREADY     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WDATA      |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WSTRB      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WLAST      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WID        |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_WUSER      |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARVALID    |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREADY    |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARADDR     |  out|   64|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARID       |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLEN      |  out|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARBURST    |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK     |  out|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE    |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARPROT     |  out|    3|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARQOS      |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARREGION   |  out|    4|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_ARUSER     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RVALID     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RREADY     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RDATA      |   in|   32|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RLAST      |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RID        |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM   |   in|    9|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RUSER      |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_RRESP      |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BVALID     |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BREADY     |  out|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BRESP      |   in|    2|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BID        |   in|    1|       m_axi|       gmem_in|       pointer|
|m_axi_gmem_in_BUSER      |   in|    1|       m_axi|       gmem_in|       pointer|
|input_r                  |   in|   64|     ap_none|       input_r|        scalar|
|m_axi_gmem_out_AWVALID   |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWREADY   |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWADDR    |  out|   64|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWID      |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWLEN     |  out|   32|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWBURST   |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK    |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE   |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWPROT    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWQOS     |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWREGION  |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_AWUSER    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WVALID    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WREADY    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WDATA     |  out|   16|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WSTRB     |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WLAST     |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WID       |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_WUSER     |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARVALID   |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARREADY   |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARADDR    |  out|   64|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARID      |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARLEN     |  out|   32|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARBURST   |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK    |  out|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE   |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARPROT    |  out|    3|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARQOS     |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARREGION  |  out|    4|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_ARUSER    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RVALID    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RREADY    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RDATA     |   in|   16|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RLAST     |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RID       |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM  |   in|   10|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RUSER     |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_RRESP     |   in|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BVALID    |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BREADY    |  out|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BRESP     |   in|    2|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BID       |   in|    1|       m_axi|      gmem_out|       pointer|
|m_axi_gmem_out_BUSER     |   in|    1|       m_axi|      gmem_out|       pointer|
|output_r                 |   in|   64|     ap_none|      output_r|        scalar|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.9>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 18 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%padded = alloca i64 1" [lane_seg_hls/lane_seg_support.cpp:33]   --->   Operation 19 'alloca' 'padded' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encoder0_c1_Pipeline_1, i32 %padded"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32 2, i32 63" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 22 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln36" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 23 'getelementptr' 'gmem_in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [8/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encoder0_c1_Pipeline_1, i32 %padded"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [7/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 27 [6/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 28 [5/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 29 [4/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 30 [3/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 31 [2/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 32 [1/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln36 = call void @encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3, i32 %gmem_in, i62 %trunc_ln, i32 %padded" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 33 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 34 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln36 = call void @encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3, i32 %gmem_in, i62 %trunc_ln, i32 %padded" [lane_seg_hls/lane_seg_support.cpp:36]   --->   Operation 35 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %output_read, i32 1, i32 63" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 36 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i63 %trunc_ln1" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 37 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i16 %gmem_out, i64 %sext_ln50" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 38 'getelementptr' 'gmem_out_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (10.9ns)   --->   "%empty_51 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem_out_addr, i32 401408" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 39 'writereq' 'empty_51' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln50 = call void @encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5, i16 %gmem_out, i63 %trunc_ln1, i32 %padded" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 40 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln50 = call void @encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5, i16 %gmem_out, i63 %trunc_ln1, i32 %padded" [lane_seg_hls/lane_seg_support.cpp:50]   --->   Operation 41 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 10.9>
ST_13 : Operation 42 [5/5] (10.9ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:87]   --->   Operation 42 'writeresp' 'empty_52' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 10.9>
ST_14 : Operation 43 [4/5] (10.9ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:87]   --->   Operation 43 'writeresp' 'empty_52' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 10.9>
ST_15 : Operation 44 [3/5] (10.9ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:87]   --->   Operation 44 'writeresp' 'empty_52' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 10.9>
ST_16 : Operation 45 [2/5] (10.9ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:87]   --->   Operation 45 'writeresp' 'empty_52' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 10.9>
ST_17 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 401408, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 150528, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/5] (10.9ns)   --->   "%empty_52 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:87]   --->   Operation 48 'writeresp' 'empty_52' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln87 = ret" [lane_seg_hls/lane_seg_support.cpp:87]   --->   Operation 49 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_read        (read         ) [ 000000000000000000]
padded            (alloca       ) [ 001111111111100000]
trunc_ln          (partselect   ) [ 001111111110000000]
sext_ln36         (sext         ) [ 000000000000000000]
gmem_in_addr      (getelementptr) [ 001111111000000000]
call_ln0          (call         ) [ 000000000000000000]
empty             (readreq      ) [ 000000000000000000]
output_read       (read         ) [ 000000000000000000]
call_ln36         (call         ) [ 000000000000000000]
trunc_ln1         (partselect   ) [ 000000000001100000]
sext_ln50         (sext         ) [ 000000000000000000]
gmem_out_addr     (getelementptr) [ 000000000001111111]
empty_51          (writereq     ) [ 000000000000000000]
call_ln50         (call         ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
empty_52          (writeresp    ) [ 000000000000000000]
ret_ln87          (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoder0_c1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="padded_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="input_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_readreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="19" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="output_read_read_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/10 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_writeresp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="0"/>
<pin id="82" dir="0" index="2" bw="20" slack="0"/>
<pin id="83" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_51/10 empty_52/13 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_encoder0_c1_Pipeline_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="62" slack="8"/>
<pin id="97" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="63" slack="1"/>
<pin id="105" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/11 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="62" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="0" index="3" bw="7" slack="0"/>
<pin id="114" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln36_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="62" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="gmem_in_addr_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="63" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="7" slack="0"/>
<pin id="135" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln50_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="63" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="gmem_out_addr_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/10 "/>
</bind>
</comp>

<comp id="151" class="1005" name="trunc_ln_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="62" slack="8"/>
<pin id="153" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="156" class="1005" name="gmem_in_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="161" class="1005" name="trunc_ln1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="63" slack="1"/>
<pin id="163" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="gmem_out_addr_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="3"/>
<pin id="168" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="56" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="60" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="122"><net_src comp="109" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="119" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="123" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="73" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="143"><net_src comp="130" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="154"><net_src comp="109" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="159"><net_src comp="123" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="164"><net_src comp="130" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="169"><net_src comp="144" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: gmem_out | {10 11 12 13 14 15 16 17 }
 - Input state : 
	Port: encoder0_c1 : gmem_in | {1 2 3 4 5 6 7 8 9 10 }
	Port: encoder0_c1 : input_r | {1 }
	Port: encoder0_c1 : gmem_out | {}
	Port: encoder0_c1 : output_r | {10 }
  - Chain level:
	State 1
		call_ln0 : 1
		sext_ln36 : 1
		gmem_in_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sext_ln50 : 1
		gmem_out_addr : 2
		empty_51 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        grp_encoder0_c1_Pipeline_1_fu_87                        |    0    |    0    |    18   |    50   |
|   call   | grp_encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_93 |    1    |  0.854  |   178   |   297   |
|          |         grp_encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5_fu_101        |   637   |  4.9759 |  20172  |  52031  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                              input_read_read_fu_60                             |    0    |    0    |    0    |    0    |
|          |                             output_read_read_fu_73                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                grp_readreq_fu_66                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                               grp_writeresp_fu_79                              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                 trunc_ln_fu_109                                |    0    |    0    |    0    |    0    |
|          |                                trunc_ln1_fu_130                                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                                sext_ln36_fu_119                                |    0    |    0    |    0    |    0    |
|          |                                sext_ln50_fu_140                                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                |   638   |  5.8299 |  20368  |  52378  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|padded|   274  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   274  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| gmem_in_addr_reg_156|   32   |
|gmem_out_addr_reg_166|   16   |
|  trunc_ln1_reg_161  |   63   |
|   trunc_ln_reg_151  |   62   |
+---------------------+--------+
|        Total        |   173  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_66  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_79 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_79 |  p1  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   98   ||  1.281  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   638  |    5   |  20368 |  52378 |    -   |
|   Memory  |   274  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   173  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   274  |   638  |    7   |  20541 |  52396 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
