<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include_b/instance/tcc1.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_77906d78eadec3b490d272609fc2ad07.html">include_b</a></li><li class="navelem"><a class="el" href="dir_cb6526d79f0e6269a49150cf8e575202.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tcc1.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="saml21_2include__b_2instance_2tcc1_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_TCC1_INSTANCE_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_TCC1_INSTANCE_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========== Register definition for TCC1 peripheral ========== */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLA             (0x42001800U) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLBCLR          (0x42001804U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLBSET          (0x42001805U) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_TCC1_SYNCBUSY          (0x42001808U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_TCC1_FCTRLA            (0x4200180CU) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_TCC1_FCTRLB            (0x42001810U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_TCC1_DRVCTRL           (0x42001818U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_TCC1_DBGCTRL           (0x4200181EU) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_TCC1_EVCTRL            (0x42001820U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_TCC1_INTENCLR          (0x42001824U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_TCC1_INTENSET          (0x42001828U) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_TCC1_INTFLAG           (0x4200182CU) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_TCC1_STATUS            (0x42001830U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_TCC1_COUNT             (0x42001834U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_TCC1_PATT              (0x42001838U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_TCC1_WAVE              (0x4200183CU) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_TCC1_PER               (0x42001840U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_TCC1_CC0               (0x42001844U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_TCC1_CC1               (0x42001848U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_TCC1_PATTBUF           (0x42001864U) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_TCC1_PERBUF            (0x4200186CU) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_TCC1_CCBUF0            (0x42001870U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_TCC1_CCBUF1            (0x42001874U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ae5cd7851f51bed0c0120fa8eb3f705de">   73</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLA             (*(RwReg  *)0x42001800U) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a963334a0bf0172f4af2c7ea2be63fd9b">   74</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLBCLR          (*(RwReg8 *)0x42001804U) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a2ccc9b17368b82bec29bd91e859b4669">   75</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CTRLBSET          (*(RwReg8 *)0x42001805U) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a06e728439e8d707ef68a5837936f00b1">   76</a></span>&#160;<span class="preprocessor">#define REG_TCC1_SYNCBUSY          (*(RoReg  *)0x42001808U) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a23cb6fe2cfec2c5e6489b62a326d84e5">   77</a></span>&#160;<span class="preprocessor">#define REG_TCC1_FCTRLA            (*(RwReg  *)0x4200180CU) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a7ee7fd9855dcc2f260a055161ed9b1b6">   78</a></span>&#160;<span class="preprocessor">#define REG_TCC1_FCTRLB            (*(RwReg  *)0x42001810U) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ab17fec223c549a0f605db732798a68c5">   79</a></span>&#160;<span class="preprocessor">#define REG_TCC1_DRVCTRL           (*(RwReg  *)0x42001818U) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a6e6b584653cc910b9c289c1eda03bbe3">   80</a></span>&#160;<span class="preprocessor">#define REG_TCC1_DBGCTRL           (*(RwReg8 *)0x4200181EU) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#af0b1f8e9ff3efe003808eb2d8408965e">   81</a></span>&#160;<span class="preprocessor">#define REG_TCC1_EVCTRL            (*(RwReg  *)0x42001820U) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ac0cb1252cf859d4aa67d6004212ac495">   82</a></span>&#160;<span class="preprocessor">#define REG_TCC1_INTENCLR          (*(RwReg  *)0x42001824U) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#af07b2355341e617601807231394b5470">   83</a></span>&#160;<span class="preprocessor">#define REG_TCC1_INTENSET          (*(RwReg  *)0x42001828U) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ab4cc78645dd2570eba921057e1869467">   84</a></span>&#160;<span class="preprocessor">#define REG_TCC1_INTFLAG           (*(RwReg  *)0x4200182CU) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a4c77e42df68ed5322240d48e0fb13046">   85</a></span>&#160;<span class="preprocessor">#define REG_TCC1_STATUS            (*(RwReg  *)0x42001830U) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a4c9fa592136ece3acfbe6a1152bca25f">   86</a></span>&#160;<span class="preprocessor">#define REG_TCC1_COUNT             (*(RwReg  *)0x42001834U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a547e919ab428cff5269cf6ceb5820afa">   87</a></span>&#160;<span class="preprocessor">#define REG_TCC1_PATT              (*(RwReg16*)0x42001838U) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ab8c27a81ebc3115d0c7de44d0e6a01ab">   88</a></span>&#160;<span class="preprocessor">#define REG_TCC1_WAVE              (*(RwReg  *)0x4200183CU) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a0e578ce9efac12016f937e00e2b1b94b">   89</a></span>&#160;<span class="preprocessor">#define REG_TCC1_PER               (*(RwReg  *)0x42001840U) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a21dc13ef126e1b5986e369244fe315d3">   90</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CC0               (*(RwReg  *)0x42001844U) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ab4efa5c221d02499fa1b4f9b3115b525">   91</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CC1               (*(RwReg  *)0x42001848U) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a570b5c372b05f1f31ca27393e4c31484">   92</a></span>&#160;<span class="preprocessor">#define REG_TCC1_PATTBUF           (*(RwReg16*)0x42001864U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ac479a289e38b421bd57c579182ac5048">   93</a></span>&#160;<span class="preprocessor">#define REG_TCC1_PERBUF            (*(RwReg  *)0x4200186CU) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a6619903bbbb39dafe30896e6e6c5c942">   94</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CCBUF0            (*(RwReg  *)0x42001870U) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a2c3998d6d6a70200d0fdced604d9d74b">   95</a></span>&#160;<span class="preprocessor">#define REG_TCC1_CCBUF1            (*(RwReg  *)0x42001874U) </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* ========== Instance parameters for TCC1 peripheral ========== */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ace837ae518310c005a2ef7fd48775a9d">   99</a></span>&#160;<span class="preprocessor">#define TCC1_CC_NUM                 2        // Number of Compare/Capture units</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a64960dc0535f3616bb5813bb6bd55d35">  100</a></span>&#160;<span class="preprocessor">#define TCC1_DITHERING              1        // Dithering feature implemented</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a54fb490a23218bbb5f6f4266314f4378">  101</a></span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_0           17</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a91219a67698bd0aa1942e047e0c49690">  102</a></span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_1           18</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a784658758be52495e169f4b1907a5a21">  103</a></span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_LSB         17</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a21f238a1cf1c6c63fb6d1e081523c8dc">  104</a></span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_MSB         18</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a0c44e6de8a662e78dc40c56f8e4ad2c8">  105</a></span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_MC_SIZE        2</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a56b21e0f6ee6c5ebd39f387923fc5732">  106</a></span>&#160;<span class="preprocessor">#define TCC1_DMAC_ID_OVF            16       // DMA overflow/underflow/retrigger trigger</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a77b3b47c3711e472221223d998bef86d">  107</a></span>&#160;<span class="preprocessor">#define TCC1_DTI                    0        // Dead-Time-Insertion feature implemented</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ab7cc1b3fe862d3e823d3c4b5b2b9011e">  108</a></span>&#160;<span class="preprocessor">#define TCC1_EXT                    24       // Coding of implemented extended features</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a2dfbb25c57dd9f9a487b956585cde933">  109</a></span>&#160;<span class="preprocessor">#define TCC1_GCLK_ID                25       // Index of Generic Clock</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#ad9be9ead0f7a9a33ab44305389ff8b4b">  110</a></span>&#160;<span class="preprocessor">#define TCC1_OTMX                   0        // Output Matrix feature implemented</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a9300b7d5e0a3ba5294db26d49b5a9356">  111</a></span>&#160;<span class="preprocessor">#define TCC1_OW_NUM                 4        // Number of Output Waveforms</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a53aa3e24557ec0f0945d21e9075faa5f">  112</a></span>&#160;<span class="preprocessor">#define TCC1_PG                     1        // Pattern Generation feature implemented</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a27348a2e6313fe33634efaf41c449fcd">  113</a></span>&#160;<span class="preprocessor">#define TCC1_SIZE                   24</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#adc5446f5abf767eb36f9681dcaba66ec">  114</a></span>&#160;<span class="preprocessor">#define TCC1_SWAP                   0        // DTI outputs swap feature implemented</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="saml21_2include__b_2instance_2tcc1_8h.html#a14d59c68a4071e87fa910427a5212da6">  115</a></span>&#160;<span class="preprocessor">#define TCC1_TYPE                   2        // TCC type 0 : NA, 1 : Master, 2 : Slave</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_TCC1_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:02 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
