// Seed: 2625639549
module module_0;
  logic id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd72
) (
    output wire  id_0,
    input  uwire id_1,
    input  wor   _id_2,
    output tri0  id_3,
    output wire  id_4
);
  logic [-1 : id_2] id_6;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd89
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire _id_1;
  module_0 modCall_1 ();
  logic id_6;
  assign id_3 = 1;
  integer [1 'b0 : id_1] id_7;
  ;
endmodule
