$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 8 ' result [7:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 8 , result [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000100 #
b01001000 $
1%
1&
b01001100 '
b00000100 (
b01001000 )
1*
1+
b01001100 ,
#1000
0&
0+
#2000
b00010101 #
b00101111 $
1&
b01000100 '
b00010101 (
b00101111 )
1+
b01000100 ,
#3000
0&
0+
#4000
b00101010 #
b00011100 $
1&
b01000110 '
b00101010 (
b00011100 )
1+
b01000110 ,
#5000
0&
0+
#6000
b00111100 #
b00110001 $
1&
b01101101 '
b00111100 (
b00110001 )
1+
b01101101 ,
#7000
0&
0+
#8000
b01000100 #
b00001011 $
1&
b01001111 '
b01000100 (
b00001011 )
1+
b01001111 ,
#9000
0&
0+
#10000
b01001111 #
b01010010 $
1&
b10100001 '
b01001111 (
b01010010 )
1+
b10100001 ,
#11000
0&
0+
#12000
b00111110 #
b00100011 $
1&
b01100001 '
b00111110 (
b00100011 )
1+
b01100001 ,
#13000
0&
0+
#14000
b01100001 #
b01000100 $
1&
b10100101 '
b01100001 (
b01000100 )
1+
b10100101 ,
#15000
0&
0+
#16000
b00011101 #
b01010110 $
1&
b01110011 '
b00011101 (
b01010110 )
1+
b01110011 ,
#17000
0&
0+
#18000
b00100100 #
b00010000 $
1&
b00110100 '
b00100100 (
b00010000 )
1+
b00110100 ,
#19000
0&
0+
#20000
#20001
