WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 277275 cumulative IPC: 3.607 (Simulation time: 00 hr 00 min 09 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 277275 cumulative IPC: 3.607 (Simulation time: 00 hr 00 min 09 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 16262706 cumulative IPC: 0.06149 (Simulation time: 00 hr 01 min 37 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 16262706 cumulative IPC: 0.06149 (Simulation time: 00 hr 01 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06149 instructions: 1000000 cycles: 16262706
CPU 0 Branch Prediction Accuracy: 92.68% MPKI: 21.3 Average ROB Occupancy at Mispredict: 37.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.529
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 20.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.001

LLC TOTAL        ACCESS:     157373 HIT:      53714 MISS:     103659
LLC LOAD         ACCESS:     130721 HIT:      36068 MISS:      94653
LLC RFO          ACCESS:       1289 HIT:        366 MISS:        923
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15233 HIT:      15233 MISS:          0
LLC TRANSLATION  ACCESS:      10130 HIT:       2047 MISS:       8083
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 810.3 cycles
cpu0_DTLB TOTAL        ACCESS:     270152 HIT:      76246 MISS:     193906
cpu0_DTLB LOAD         ACCESS:     270152 HIT:      76246 MISS:     193906
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 65.97 cycles
cpu0_ITLB TOTAL        ACCESS:          9 HIT:          9 MISS:          0
cpu0_ITLB LOAD         ACCESS:          9 HIT:          9 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     320175 HIT:      55034 MISS:     265141
cpu0_L1D LOAD         ACCESS:     280337 HIT:      30410 MISS:     249927
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      24910 HIT:      23003 MISS:       1907
cpu0_L1D TRANSLATION  ACCESS:      14928 HIT:       1621 MISS:      13307
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 332.7 cycles
cpu0_L1I TOTAL        ACCESS:         10 HIT:          6 MISS:          4
cpu0_L1I LOAD         ACCESS:         10 HIT:          6 MISS:          4
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 189.5 cycles
cpu0_L2C TOTAL        ACCESS:     192827 HIT:      50689 MISS:     142138
cpu0_L2C LOAD         ACCESS:     162831 HIT:      32112 MISS:     130719
cpu0_L2C RFO          ACCESS:       1691 HIT:        402 MISS:       1289
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15072 HIT:      15072 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      13233 HIT:       3103 MISS:      10130
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 611.6 cycles
cpu0_STLB TOTAL        ACCESS:     137722 HIT:     127098 MISS:      10624
cpu0_STLB LOAD         ACCESS:     137722 HIT:     127098 MISS:      10624
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1150 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3601
  ROW_BUFFER_MISS:     100030
 AVG DBUS CONGESTED CYCLE: 3.978
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        407
  FULL:      22381
