// Seed: 804416492
macromodule module_0 ();
  assign id_1 = 1;
  always id_1 = 1;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri id_4
);
  tri0 id_6 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    input logic id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input wire id_11,
    output wor id_12,
    output logic id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri id_16,
    input supply1 id_17
);
  always_ff id_13 <= #1 id_3;
  module_0 modCall_1 ();
endmodule
