
*** Running xst
    with args -ifn "ArmRegisterBitAdder.xst" -ofn "ArmRegisterBitAdder.srp" -intstyle ise

Reading design: ArmRegisterBitAdder.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/full_adder.vhd" in Library work.
Entity <full_adder> compiled.
Entity <full_adder> (Architecture <structure>) compiled.
Compiling vhdl file "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/half_adder.vhd" in Library work.
Entity <half_adder> compiled.
Entity <half_adder> (Architecture <structure>) compiled.
Compiling vhdl file "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/two_bit_adder.vhd" in Library work.
Entity <two_bit_adder> compiled.
Entity <two_bit_adder> (Architecture <structure>) compiled.
Compiling vhdl file "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/three_bit_adder.vhd" in Library work.
Entity <three_bit_adder> compiled.
Entity <three_bit_adder> (Architecture <structure>) compiled.
Compiling vhdl file "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/four_bit_adder.vhd" in Library work.
Entity <four_bit_adder> compiled.
Entity <four_bit_adder> (Architecture <structure>) compiled.
Compiling vhdl file "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/ArmRegisterBitAdder.vhd" in Library work.
Entity <ArmRegisterBitAdder> compiled.
Entity <ArmRegisterBitAdder> (Architecture <structure>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ArmRegisterBitAdder> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <two_bit_adder> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <three_bit_adder> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <four_bit_adder> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structure>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ArmRegisterBitAdder> in library <work> (Architecture <structure>).
Entity <ArmRegisterBitAdder> analyzed. Unit <ArmRegisterBitAdder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <structure>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing Entity <two_bit_adder> in library <work> (Architecture <structure>).
Entity <two_bit_adder> analyzed. Unit <two_bit_adder> generated.

Analyzing Entity <three_bit_adder> in library <work> (Architecture <structure>).
Entity <three_bit_adder> analyzed. Unit <three_bit_adder> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structure>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <four_bit_adder> in library <work> (Architecture <structure>).
Entity <four_bit_adder> analyzed. Unit <four_bit_adder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <half_adder>.
    Related source file is "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/half_adder.vhd".
    Found 1-bit xor2 for signal <S>.
Unit <half_adder> synthesized.


Synthesizing Unit <two_bit_adder>.
    Related source file is "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/two_bit_adder.vhd".
    Found 2-bit xor2 for signal <S>.
    Found 1-bit xor2 for signal <C$xor0000> created at line 20.
Unit <two_bit_adder> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/full_adder.vhd".
    Found 1-bit xor3 for signal <S>.
    Summary:
	inferred   1 Xor(s).
Unit <full_adder> synthesized.


Synthesizing Unit <three_bit_adder>.
    Related source file is "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/three_bit_adder.vhd".
WARNING:Xst:653 - Signal <cin_0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <three_bit_adder> synthesized.


Synthesizing Unit <four_bit_adder>.
    Related source file is "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/four_bit_adder.vhd".
WARNING:Xst:653 - Signal <cin_0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <four_bit_adder> synthesized.


Synthesizing Unit <ArmRegisterBitAdder>.
    Related source file is "C:/HardwareLab/Blatt6/PlanAhead_Blatt5/PlanAhead_Blatt5.srcs/sources_1/imports/Blatt6/ArmRegisterBitAdder.vhd".
WARNING:Xst:1780 - Signal <two_bit_adder_vector> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ArmRegisterBitAdder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Xors                                                 : 30
 1-bit xor2                                            : 20
 1-bit xor3                                            : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Xors                                                 : 30
 1-bit xor2                                            : 20
 1-bit xor3                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ArmRegisterBitAdder> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 11.624ns

=========================================================================
