@W: CG1337 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":83:7:83:12|Net RESETN is not declared.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":75:12:75:29|Object DEBUG_READ_MUX_OUT is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":64:13:64:23|Removing wire DEBUG_STOPX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":101:12:101:21|Removing wire ALU_ARGB_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":110:12:110:25|Removing wire DEBUG_PC_NEXTX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":130:13:130:19|Removing wire LDS_RDX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":135:13:135:19|Removing wire LDS_WRX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":141:13:141:19|Removing wire JMP_RDX, as there is no assignment to it.
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":30:13:30:20|Removing wire PIN_WR0N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":31:13:31:20|Removing wire PIN_WR1N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":37:19:37:25|Removing wire PIN_LED, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":43:16:43:29|Removing wire PIN_DEBUG_STOP, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":65:5:65:12|Removing wire DBUS_OEN, as there is no assignment to it.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":30:13:30:20|*Output PIN_WR0N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":31:13:31:20|*Output PIN_WR1N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":37:19:37:25|*Output PIN_LED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":43:16:43:29|*Output PIN_DEBUG_STOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\debuggerTests\source\mcu.v":65:5:65:12|*Input DBUS_OEN to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":110:12:110:25|*Input DEBUG_PC_NEXTX[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":9:19:9:27|Input port bit 4 of DEBUG_OPX[4:0] is unused
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":10:19:10:28|Input port bit 2 of DEBUG_ARGX[2:0] is unused

