
---------- Begin Simulation Statistics ----------
final_tick                               262204331000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82150                       # Simulator instruction rate (inst/s)
host_mem_usage                                1047020                       # Number of bytes of host memory used
host_op_rate                                   160030                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1217.29                       # Real time elapsed on the host
host_tick_rate                              215400631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     194802755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.262204                       # Number of seconds simulated
sim_ticks                                262204331000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             54782034                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            1001552                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8643114                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58914934                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10497659                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        54782034                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         44284375                       # Number of indirect misses.
system.cpu.branchPred.lookups                58914934                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3027745                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      6879924                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 137079859                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83979272                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           8650615                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   22766745                       # Number of branches committed
system.cpu.commit.bw_lim_events               7781821                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           52866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       187071342                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              194802755                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    197982448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.983940                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.997275                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    139581070     70.50%     70.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17439652      8.81%     79.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9554130      4.83%     84.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11036634      5.57%     89.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5537520      2.80%     92.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3184466      1.61%     94.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2252122      1.14%     95.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1615033      0.82%     96.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7781821      3.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    197982448                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1640787                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1335661                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397050                       # Number of committed integer instructions.
system.cpu.commit.loads                      24613514                       # Number of loads committed
system.cpu.commit.membars                       34680                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       639959      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        153145701     78.62%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          164750      0.08%     79.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           337441      0.17%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          56925      0.03%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             550      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           46556      0.02%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96364      0.05%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         509233      0.26%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           351      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          433      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           42      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24538910     12.60%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14422927      7.40%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        74604      0.04%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       767159      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         194802755                       # Class of committed instruction
system.cpu.commit.refs                       39803600                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     194802755                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.622043                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.622043                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36405957                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36405957                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59695.640269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59695.640269                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57107.110889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57107.110889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     35682862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35682862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  43165619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  43165619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019862                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       723095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        723095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       304146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       304146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23924967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23924967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011508                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011508                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       418949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418949                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82949.786855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82949.786855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81711.981869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81711.981869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15025027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15025027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13739304996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13739304996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       165634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       165634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13249842996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13249842996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       162153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       162153                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.058744                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.764706                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        68733                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          744                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     51596618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51596618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64029.556812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64029.556812                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63972.951385                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63972.951385                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     50707889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50707889                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  56904923996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56904923996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017225                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       888729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         888729                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       307627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       307627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37174809996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37174809996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011262                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011262                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       581102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       581102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     51596618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51596618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64029.556812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64029.556812                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63972.951385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63972.951385                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     50707889                       # number of overall hits
system.cpu.dcache.overall_hits::total        50707889                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  56904923996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56904923996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017225                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       888729                       # number of overall misses
system.cpu.dcache.overall_misses::total        888729                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       307627                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       307627                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37174809996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37174809996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011262                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011262                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       581102                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       581102                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 578269                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          629                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             88.539092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        103772529                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.675206                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            579293                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         103772529                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.675206                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51290076                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       356425                       # number of writebacks
system.cpu.dcache.writebacks::total            356425                       # number of writebacks
system.cpu.decode.BlockedCycles              37211441                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              456580877                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                117134110                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  60434728                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                8681366                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4805461                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39351461                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1230401                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    20587941                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        178664                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    58914934                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33371600                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      91332024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               5096411                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles        17062                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      247605722                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                12715                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          652                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         62460                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                17362732                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         73                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.224691                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          128160754                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13525404                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.944324                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          228267106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.139654                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.355491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                155522124     68.13%     68.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3152896      1.38%     69.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3049655      1.34%     70.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3492747      1.53%     72.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3222602      1.41%     73.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3759071      1.65%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3852275      1.69%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3843155      1.68%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 48372581     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            228267106                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2408260                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   844515                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     33371411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33371411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29289.821877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29289.821877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28586.242582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28586.242582                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     25484135                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25484135                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 231016909131                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 231016909131                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.236348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.236348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      7887276                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7887276                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       879018                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       879018                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 200339763265                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 200339763265                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.210008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.210008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      7008258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7008258                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.313059                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             17428                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs       197164                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     33371411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33371411                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29289.821877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29289.821877                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28586.242582                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28586.242582                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     25484135                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25484135                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 231016909131                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 231016909131                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.236348                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.236348                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      7887276                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7887276                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       879018                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       879018                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 200339763265                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 200339763265                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.210008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.210008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      7008258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7008258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     33371411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33371411                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29289.821877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29289.821877                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28586.242582                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28586.242582                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     25484135                       # number of overall hits
system.cpu.icache.overall_hits::total        25484135                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 231016909131                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 231016909131                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.236348                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.236348                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      7887276                       # number of overall misses
system.cpu.icache.overall_misses::total       7887276                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       879018                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       879018                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 200339763265                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 200339763265                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.210008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.210008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      7008258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7008258                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                7006754                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.636301                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         73751080                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.942172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           7008258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          73751080                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.942172                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32492393                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      7006754                       # number of writebacks
system.cpu.icache.writebacks::total           7006754                       # number of writebacks
system.cpu.idleCycles                        33937226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             11171161                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 32014087                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.162005                       # Inst execution rate
system.cpu.iew.exec_refs                     59902568                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20576855                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23156283                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              51119071                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             183048                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            462732                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27885319                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           381863060                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39325713                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          16610015                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             304682704                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  42381                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3309630                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                8681366                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3372221                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1798172                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        43683                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        45105                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        81436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     26505557                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     12695233                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          45105                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      9254108                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1917053                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 322297795                       # num instructions consuming a value
system.cpu.iew.wb_count                     296958286                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657727                       # average fanout of values written-back
system.cpu.iew.wb_producers                 211983820                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.132545                       # insts written-back per cycle
system.cpu.iew.wb_sent                      300628767                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                405738938                       # number of integer regfile reads
system.cpu.int_regfile_writes               244015190                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.381382                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381382                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3106301      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             252115219     78.47%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               222800      0.07%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                359734      0.11%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               60143      0.02%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                4580      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  844      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76509      0.02%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               120940      0.04%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              537364      0.17%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                806      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             202      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1365      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             131      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1019      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42332253     13.18%     93.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21345790      6.64%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          140565      0.04%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         866152      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              321292719                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1939357                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3852800                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1831549                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2475517                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5440709                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016934                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5090062     93.56%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    31      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2712      0.05%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    125      0.00%     93.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   448      0.01%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  150      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 222778      4.09%     97.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 91136      1.68%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1081      0.02%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            32180      0.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              321687770                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          874462015                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    295126737                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         566488285                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  381312173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 321292719                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              550887                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       187060303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2021562                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         498021                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    257531242                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     228267106                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.407530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.220995                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           142097264     62.25%     62.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16704228      7.32%     69.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14218275      6.23%     75.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11578031      5.07%     80.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11136187      4.88%     85.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            11329737      4.96%     90.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            11525467      5.05%     95.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6351723      2.78%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3326194      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       228267106                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.225352                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    33382892                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        340767                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           2666529                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2270670                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             51119071                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27885319                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               136198010                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                        262204332                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    262204331000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                29090032                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             220583257                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              130                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 985325                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                120472244                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 110932                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                165751                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1047244478                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              432578857                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           476358116                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  61318345                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                7162856                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                8681366                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               8676706                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                255774850                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2782894                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        622212643                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          28413                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1706                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6152907                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1639                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    572074724                       # The number of ROB reads
system.cpu.rob.rob_writes                   794575821                       # The number of ROB writes
system.cpu.timesIdled                         2742070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   504                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        49521                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         49521                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87031.760694                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87031.760694                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  10747204001                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  10747204001                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       123486                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         123486                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      7006325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7006325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 111580.864951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111580.864951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91649.283356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91649.283356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6678748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6678748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  36551324998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  36551324998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.046754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.046754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       327577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           327577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst          635                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           635                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  29963999999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  29963999999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.046664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.046664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       326942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       326942                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        160407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            160407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106975.491081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106975.491081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86981.109629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86981.109629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             51875                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51875                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  11610263998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11610263998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.676604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.676604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          108532                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108532                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9439276998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9439276998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.676535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.676535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       108521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108521                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       418886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        418886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 122942.452062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122942.452062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103168.783124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103168.783124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        283816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            283816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  16605837000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16605837000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.322450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.322450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       135070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          135070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          726                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          726                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13860107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13860107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.320717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.320717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       134344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       134344                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         1809                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1809                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1007.476636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1007.476636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 30173.831776                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 30173.831776                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             1274                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1274                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data       539000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       539000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.295744                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.295744                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            535                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                535                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     16143000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16143000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.295744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.295744                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          535                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           535                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      6994295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6994295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6994295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6994295                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       356425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       356425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       356425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           356425                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          7006325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           579293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7585618                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 111580.864951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115828.691874                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113392.519676                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91649.283356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95935.536195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93476.184036                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              6678748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               335691                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7014439                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  36551324998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  28216100998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64767425996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.046754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.420516                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075298                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             327577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             243602                       # number of demand (read+write) misses
system.l2.demand_misses::total                 571179                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst             635                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             737                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1372                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  29963999999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23299383998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53263383997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.046664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.419244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        326942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        242865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            569807                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         7006325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          579293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7585618                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 111580.864951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115828.691874                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113392.519676                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91649.283356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95935.536195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87031.760694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92328.334482                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             6678748                       # number of overall hits
system.l2.overall_hits::.cpu.data              335691                       # number of overall hits
system.l2.overall_hits::total                 7014439                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  36551324998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  28216100998                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64767425996                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.046754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.420516                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075298                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            327577                       # number of overall misses
system.l2.overall_misses::.cpu.data            243602                       # number of overall misses
system.l2.overall_misses::total                571179                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst            635                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            737                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1372                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  29963999999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23299383998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  10747204001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64010587998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.046664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.419244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.091396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       326942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       242865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       123486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           693293                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           179347                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                  502                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              180214                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  5598                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         770805                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          312                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          705                       # Occupied blocks per task id
system.l2.tags.avg_refs                     19.648954                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                122046749                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     375.416339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2197.464112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1041.558159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   478.306736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.091654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.536490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.254287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.116774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999205                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           431                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3665                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.105225                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.894775                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    774901                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 122046749                       # Number of tag accesses
system.l2.tags.tagsinuse                  4092.745346                       # Cycle average of tags in use
system.l2.tags.total_refs                    15225994                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     59235                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              162211                       # number of writebacks
system.l2.writebacks::total                    162211                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     308315.27                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45347.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    162158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    326940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    118141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     26597.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       167.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        39.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     79801458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         79801458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          79801458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          59277861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     28906921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167986241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39593183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         79801458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         59277861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     28906921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            207579424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39593183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39593183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       291133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.342215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.551885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.768666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       127189     43.69%     43.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       101866     34.99%     78.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27265      9.37%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12580      4.32%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6749      2.32%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3865      1.33%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2622      0.90%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1936      0.66%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7061      2.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       291133                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               43874304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                44046720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  172416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10376384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             10381504                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst     20924288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      20924288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst       20924288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15542912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      7579520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44046720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10381504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10381504                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       326942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       242858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       118430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40269.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44621.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59823.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst     20924160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15389120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      7561024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 79800970.183059260249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 58691326.498340710998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 28836381.043606787920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13165637216                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10836648856                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   7084891751                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       162211                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  38439321.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     10376384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 39573656.012569829822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 6235280775774                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    53                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9571                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1559659                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             153117                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9571                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          326942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          242858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       118430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              688230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       162211                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             162211                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    65.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             45181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             50343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            42559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            47558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10436                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002983214500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.622192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     60.376609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.269699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8756     91.48%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          789      8.24%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           17      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  476345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    688230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                688230                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      688230                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 66.79                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   457866                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   2694                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3427680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  262203947000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             31087177823                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  18233377823                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.939818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.903439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.125246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5389     56.31%     56.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      1.29%     57.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3461     36.16%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              481      5.03%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               92      0.96%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   162211                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               162211                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     162211                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.85                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   98666                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11459282850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1042732740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     68799684570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            514.814847                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1019021250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7965100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  22852539000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  61467875324                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   18022856293                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 150876939133                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            712847520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                554221800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23603634240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2447306400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18829496400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7124859240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           134986682670                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         235196902207                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              403130160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11730761880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1035971160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     65815898730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            511.618766                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1158879750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7863440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  25784981000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  64367273314                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   18697103966                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 144332652970                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            757617600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                550627935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24716996640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2447420640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18589172160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8051661300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           134148656205                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         234483086784                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              443193660                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2060456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2060456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2060456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     54428224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     54428224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54428224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2028966068                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3648024303                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            688773                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  688773    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              688773                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       684288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1372226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             579716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       162211                       # Transaction distribution
system.membus.trans_dist::CleanEvict           521242                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              543                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108514                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        579716                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     21021337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1740473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22761810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    896837056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     59885952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              956723008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 262204331000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        29900830964                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21025665108                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1742317368                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  10505216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8529757                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019443                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.139102                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8365128     98.07%     98.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 163415      1.92%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1214      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8529757                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        20988                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1214                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7585652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       142413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15174437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         143627                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          942317                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           7427144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       518636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7006754                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          830438                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           169579                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1809                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1809                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           160407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          160407                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7008258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       418886                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
