Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Jun 18 23:17:36 2018
| Host         : Dell-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sccomp_dataflow_timing_summary_routed.rpt -rpx sccomp_dataflow_timing_summary_routed.rpx
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.819   -97834.695                  18761                86459        0.051        0.000                      0                86459        3.000        0.000                       0                 10670  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.250}      12.500          80.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -7.819   -97833.898                  18750                86272        0.051        0.000                      0                86272        5.000        0.000                       0                 10550  
  clk_out2_clk_wiz_0       28.617        0.000                      0                  155        0.158        0.000                      0                  155       19.500        0.000                       0                   116  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -2.165     -499.038                    389                  389        0.165        0.000                      0                  389  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -0.251       -0.797                     11                   32        0.128        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :        18750  Failing Endpoints,  Worst Slack       -7.819ns,  Total Violation   -97833.901ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.819ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.239ns  (logic 3.876ns (20.147%)  route 15.363ns (79.853%))
  Logic Levels:           15  (CARRY4=2 LUT4=2 LUT6=6 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.991 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.099     3.080    sccpu/rfl/spo[21]
    SLICE_X53Y169        LUT6 (Prop_lut6_I4_O)        0.124     3.204 r  sccpu/rfl/mul_z__0_i_181/O
                         net (fo=1, routed)           0.000     3.204    sccpu/rfl/mul_z__0_i_181_n_0
    SLICE_X53Y169        MUXF7 (Prop_muxf7_I1_O)      0.245     3.449 r  sccpu/rfl/mul_z__0_i_65/O
                         net (fo=1, routed)           1.169     4.618    sccpu/rfl/mul_z__0_i_65_n_0
    SLICE_X47Y163        LUT6 (Prop_lut6_I5_O)        0.298     4.916 r  sccpu/rfl/mul_z__0_i_12/O
                         net (fo=20, routed)          1.434     6.350    sccpu/rfl/rf_rdata1[5]
    SLICE_X47Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.857 r  sccpu/rfl/DMEM_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.857    sccpu/rfl/DMEM_i_3_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  sccpu/rfl/DMEM_i_2/O[0]
                         net (fo=12226, routed)       3.513    10.592    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_21_21/A6
    SLICE_X74Y91         MUXF7 (Prop_muxf7_S_O)       0.489    11.081 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_21_21/F7.B/O
                         net (fo=1, routed)           0.000    11.081    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_21_21/O0
    SLICE_X74Y91         MUXF8 (Prop_muxf8_I0_O)      0.098    11.179 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_21_21/F8/O
                         net (fo=1, routed)           1.384    12.564    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_21_21_n_0
    SLICE_X63Y111        LUT6 (Prop_lut6_I3_O)        0.319    12.883 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    12.883    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_23_n_0
    SLICE_X63Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    13.095 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    13.095    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_12_n_0
    SLICE_X63Y111        MUXF8 (Prop_muxf8_I1_O)      0.094    13.189 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_3/O
                         net (fo=1, routed)           1.605    14.794    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_3_n_0
    SLICE_X55Y134        LUT6 (Prop_lut6_I3_O)        0.316    15.110 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=3, routed)           0.418    15.528    sccpu/rfl/bbstub_spo[31]_1[21]
    SLICE_X55Y132        LUT6 (Prop_lut6_I3_O)        0.124    15.652 r  sccpu/rfl/DMEM_i_15/O
                         net (fo=256, routed)         2.836    18.488    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_21_21/D
    SLICE_X70Y91         RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.511    10.991    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_21_21/WCLK
    SLICE_X70Y91         RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_21_21/RAMS64E_A/CLK
                         clock pessimism              0.480    11.471    
                         clock uncertainty           -0.077    11.394    
    SLICE_X70Y91         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    10.669    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -18.488    
  -------------------------------------------------------------------
                         slack                                 -7.819    

Slack (VIOLATED) :        -7.649ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/rfl/array_reg_reg[3][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.797ns  (logic 4.255ns (21.493%)  route 15.542ns (78.507%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT6=7 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 11.148 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.099     3.080    sccpu/rfl/spo[21]
    SLICE_X53Y169        LUT6 (Prop_lut6_I4_O)        0.124     3.204 r  sccpu/rfl/mul_z__0_i_181/O
                         net (fo=1, routed)           0.000     3.204    sccpu/rfl/mul_z__0_i_181_n_0
    SLICE_X53Y169        MUXF7 (Prop_muxf7_I1_O)      0.245     3.449 r  sccpu/rfl/mul_z__0_i_65/O
                         net (fo=1, routed)           1.169     4.618    sccpu/rfl/mul_z__0_i_65_n_0
    SLICE_X47Y163        LUT6 (Prop_lut6_I5_O)        0.298     4.916 r  sccpu/rfl/mul_z__0_i_12/O
                         net (fo=20, routed)          1.434     6.350    sccpu/rfl/rf_rdata1[5]
    SLICE_X47Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.857 r  sccpu/rfl/DMEM_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.857    sccpu/rfl/DMEM_i_3_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  sccpu/rfl/DMEM_i_2/O[0]
                         net (fo=12226, routed)       2.953    10.032    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/A6
    SLICE_X50Y83         MUXF7 (Prop_muxf7_S_O)       0.489    10.521 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/F7.B/O
                         net (fo=1, routed)           0.000    10.521    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/O0
    SLICE_X50Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    10.619 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/F8/O
                         net (fo=1, routed)           1.494    12.113    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.319    12.432 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    12.432    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    12.677 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    12.677    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_11_n_0
    SLICE_X47Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    12.781 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           1.354    14.135    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I3_O)        0.316    14.451 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=4, routed)           2.785    17.236    sccpu/rfl/bbstub_spo[31]_1[27]
    SLICE_X41Y177        LUT6 (Prop_lut6_I3_O)        0.124    17.360 r  sccpu/rfl/array_reg[31][27]_i_5/O
                         net (fo=1, routed)           0.151    17.512    sccpu/cp0_inst/array_reg_reg[19][11]
    SLICE_X41Y177        LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  sccpu/cp0_inst/array_reg[31][27]_i_2/O
                         net (fo=1, routed)           0.000    17.636    sccpu/cp0_inst/array_reg[31][27]_i_2_n_0
    SLICE_X41Y177        MUXF7 (Prop_muxf7_I0_O)      0.212    17.848 r  sccpu/cp0_inst/array_reg_reg[31][27]_i_1/O
                         net (fo=31, routed)          1.198    19.046    sccpu/rfl/wdata[27]
    SLICE_X40Y182        FDCE                                         r  sccpu/rfl/array_reg_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.668    11.148    sccpu/rfl/clk_out1
    SLICE_X40Y182        FDCE                                         r  sccpu/rfl/array_reg_reg[3][27]/C
                         clock pessimism              0.569    11.716    
                         clock uncertainty           -0.077    11.639    
    SLICE_X40Y182        FDCE (Setup_fdce_C_D)       -0.242    11.397    sccpu/rfl/array_reg_reg[3][27]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                         -19.046    
  -------------------------------------------------------------------
                         slack                                 -7.649    

Slack (VIOLATED) :        -7.625ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/rfl/array_reg_reg[16][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.802ns  (logic 4.401ns (22.225%)  route 15.401ns (77.775%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT4=2 LUT6=7 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 11.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.139     3.121    sccpu/rfl/spo[21]
    SLICE_X44Y164        LUT6 (Prop_lut6_I4_O)        0.124     3.245 r  sccpu/rfl/mul_z__0_i_194/O
                         net (fo=1, routed)           0.000     3.245    sccpu/rfl/mul_z__0_i_194_n_0
    SLICE_X44Y164        MUXF7 (Prop_muxf7_I0_O)      0.212     3.457 r  sccpu/rfl/mul_z__0_i_72/O
                         net (fo=2, routed)           0.881     4.338    sccpu/rfl/mul_z__0_i_72_n_0
    SLICE_X47Y160        LUT6 (Prop_lut6_I3_O)        0.299     4.637 r  sccpu/rfl/mul_z__0_i_14/O
                         net (fo=14, routed)          1.245     5.881    sccpu/rfl/rf_rdata1[3]
    SLICE_X47Y137        LUT2 (Prop_lut2_I0_O)        0.124     6.005 r  sccpu/rfl/DMEM_i_50/O
                         net (fo=1, routed)           0.000     6.005    sccpu/rfl/DMEM_i_50_n_0
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.406 r  sccpu/rfl/DMEM_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.406    sccpu/rfl/DMEM_i_4_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.740 r  sccpu/rfl/DMEM_i_3/O[1]
                         net (fo=8161, routed)        3.626    10.367    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/A3
    SLICE_X60Y89         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.303    10.670 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.670    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/OD
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    10.911 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    10.911    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/O0
    SLICE_X60Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    11.009 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.558    12.567    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.319    12.886 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    12.886    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    13.124 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    13.124    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13_n_0
    SLICE_X48Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    13.228 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.930    14.158    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.316    14.474 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           2.628    17.102    sccpu/rfl/bbstub_spo[31]_1[13]
    SLICE_X55Y165        LUT6 (Prop_lut6_I4_O)        0.124    17.226 r  sccpu/rfl/array_reg[31][5]_i_6/O
                         net (fo=1, routed)           0.473    17.699    sccpu/cp0_inst/data6[4]
    SLICE_X55Y165        LUT6 (Prop_lut6_I5_O)        0.124    17.823 r  sccpu/cp0_inst/array_reg[31][5]_i_2/O
                         net (fo=1, routed)           0.000    17.823    sccpu/cp0_inst/array_reg[31][5]_i_2_n_0
    SLICE_X55Y165        MUXF7 (Prop_muxf7_I0_O)      0.212    18.035 r  sccpu/cp0_inst/array_reg_reg[31][5]_i_1/O
                         net (fo=31, routed)          1.016    19.051    sccpu/rfl/wdata[5]
    SLICE_X50Y169        FDCE                                         r  sccpu/rfl/array_reg_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.658    11.138    sccpu/rfl/clk_out1
    SLICE_X50Y169        FDCE                                         r  sccpu/rfl/array_reg_reg[16][5]/C
                         clock pessimism              0.569    11.706    
                         clock uncertainty           -0.077    11.629    
    SLICE_X50Y169        FDCE (Setup_fdce_C_D)       -0.203    11.426    sccpu/rfl/array_reg_reg[16][5]
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                         -19.051    
  -------------------------------------------------------------------
                         slack                                 -7.625    

Slack (VIOLATED) :        -7.624ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/rfl/array_reg_reg[25][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.694ns  (logic 4.401ns (22.347%)  route 15.293ns (77.653%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT4=2 LUT6=7 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 11.141 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.139     3.121    sccpu/rfl/spo[21]
    SLICE_X44Y164        LUT6 (Prop_lut6_I4_O)        0.124     3.245 r  sccpu/rfl/mul_z__0_i_194/O
                         net (fo=1, routed)           0.000     3.245    sccpu/rfl/mul_z__0_i_194_n_0
    SLICE_X44Y164        MUXF7 (Prop_muxf7_I0_O)      0.212     3.457 r  sccpu/rfl/mul_z__0_i_72/O
                         net (fo=2, routed)           0.881     4.338    sccpu/rfl/mul_z__0_i_72_n_0
    SLICE_X47Y160        LUT6 (Prop_lut6_I3_O)        0.299     4.637 r  sccpu/rfl/mul_z__0_i_14/O
                         net (fo=14, routed)          1.245     5.881    sccpu/rfl/rf_rdata1[3]
    SLICE_X47Y137        LUT2 (Prop_lut2_I0_O)        0.124     6.005 r  sccpu/rfl/DMEM_i_50/O
                         net (fo=1, routed)           0.000     6.005    sccpu/rfl/DMEM_i_50_n_0
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.406 r  sccpu/rfl/DMEM_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.406    sccpu/rfl/DMEM_i_4_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.740 r  sccpu/rfl/DMEM_i_3/O[1]
                         net (fo=8161, routed)        3.626    10.367    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/A3
    SLICE_X60Y89         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.303    10.670 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.670    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/OD
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    10.911 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    10.911    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/O0
    SLICE_X60Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    11.009 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.558    12.567    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.319    12.886 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    12.886    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    13.124 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    13.124    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13_n_0
    SLICE_X48Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    13.228 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.930    14.158    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.316    14.474 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           2.628    17.102    sccpu/rfl/bbstub_spo[31]_1[13]
    SLICE_X55Y165        LUT6 (Prop_lut6_I4_O)        0.124    17.226 r  sccpu/rfl/array_reg[31][5]_i_6/O
                         net (fo=1, routed)           0.473    17.699    sccpu/cp0_inst/data6[4]
    SLICE_X55Y165        LUT6 (Prop_lut6_I5_O)        0.124    17.823 r  sccpu/cp0_inst/array_reg[31][5]_i_2/O
                         net (fo=1, routed)           0.000    17.823    sccpu/cp0_inst/array_reg[31][5]_i_2_n_0
    SLICE_X55Y165        MUXF7 (Prop_muxf7_I0_O)      0.212    18.035 r  sccpu/cp0_inst/array_reg_reg[31][5]_i_1/O
                         net (fo=31, routed)          0.908    18.943    sccpu/rfl/wdata[5]
    SLICE_X59Y165        FDCE                                         r  sccpu/rfl/array_reg_reg[25][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.661    11.141    sccpu/rfl/clk_out1
    SLICE_X59Y165        FDCE                                         r  sccpu/rfl/array_reg_reg[25][5]/C
                         clock pessimism              0.497    11.638    
                         clock uncertainty           -0.077    11.561    
    SLICE_X59Y165        FDCE (Setup_fdce_C_D)       -0.242    11.319    sccpu/rfl/array_reg_reg[25][5]
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                         -18.943    
  -------------------------------------------------------------------
                         slack                                 -7.624    

Slack (VIOLATED) :        -7.621ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/rfl/array_reg_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.668ns  (logic 4.401ns (22.377%)  route 15.267ns (77.623%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT4=2 LUT6=7 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 11.132 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.139     3.121    sccpu/rfl/spo[21]
    SLICE_X44Y164        LUT6 (Prop_lut6_I4_O)        0.124     3.245 r  sccpu/rfl/mul_z__0_i_194/O
                         net (fo=1, routed)           0.000     3.245    sccpu/rfl/mul_z__0_i_194_n_0
    SLICE_X44Y164        MUXF7 (Prop_muxf7_I0_O)      0.212     3.457 r  sccpu/rfl/mul_z__0_i_72/O
                         net (fo=2, routed)           0.881     4.338    sccpu/rfl/mul_z__0_i_72_n_0
    SLICE_X47Y160        LUT6 (Prop_lut6_I3_O)        0.299     4.637 r  sccpu/rfl/mul_z__0_i_14/O
                         net (fo=14, routed)          1.245     5.881    sccpu/rfl/rf_rdata1[3]
    SLICE_X47Y137        LUT2 (Prop_lut2_I0_O)        0.124     6.005 r  sccpu/rfl/DMEM_i_50/O
                         net (fo=1, routed)           0.000     6.005    sccpu/rfl/DMEM_i_50_n_0
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.406 r  sccpu/rfl/DMEM_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.406    sccpu/rfl/DMEM_i_4_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.740 r  sccpu/rfl/DMEM_i_3/O[1]
                         net (fo=8161, routed)        3.626    10.367    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/A3
    SLICE_X60Y89         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.303    10.670 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.670    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/OD
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    10.911 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    10.911    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/O0
    SLICE_X60Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    11.009 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.558    12.567    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.319    12.886 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    12.886    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    13.124 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    13.124    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13_n_0
    SLICE_X48Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    13.228 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.930    14.158    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.316    14.474 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           2.628    17.102    sccpu/rfl/bbstub_spo[31]_1[13]
    SLICE_X55Y165        LUT6 (Prop_lut6_I4_O)        0.124    17.226 r  sccpu/rfl/array_reg[31][5]_i_6/O
                         net (fo=1, routed)           0.473    17.699    sccpu/cp0_inst/data6[4]
    SLICE_X55Y165        LUT6 (Prop_lut6_I5_O)        0.124    17.823 r  sccpu/cp0_inst/array_reg[31][5]_i_2/O
                         net (fo=1, routed)           0.000    17.823    sccpu/cp0_inst/array_reg[31][5]_i_2_n_0
    SLICE_X55Y165        MUXF7 (Prop_muxf7_I0_O)      0.212    18.035 r  sccpu/cp0_inst/array_reg_reg[31][5]_i_1/O
                         net (fo=31, routed)          0.882    18.917    sccpu/rfl/wdata[5]
    SLICE_X57Y169        FDCE                                         r  sccpu/rfl/array_reg_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.652    11.132    sccpu/rfl/clk_out1
    SLICE_X57Y169        FDCE                                         r  sccpu/rfl/array_reg_reg[14][5]/C
                         clock pessimism              0.497    11.629    
                         clock uncertainty           -0.077    11.552    
    SLICE_X57Y169        FDCE (Setup_fdce_C_D)       -0.256    11.296    sccpu/rfl/array_reg_reg[14][5]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                 -7.621    

Slack (VIOLATED) :        -7.606ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/rfl/array_reg_reg[12][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.673ns  (logic 4.401ns (22.371%)  route 15.272ns (77.629%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT4=2 LUT6=7 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 11.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.139     3.121    sccpu/rfl/spo[21]
    SLICE_X44Y164        LUT6 (Prop_lut6_I4_O)        0.124     3.245 r  sccpu/rfl/mul_z__0_i_194/O
                         net (fo=1, routed)           0.000     3.245    sccpu/rfl/mul_z__0_i_194_n_0
    SLICE_X44Y164        MUXF7 (Prop_muxf7_I0_O)      0.212     3.457 r  sccpu/rfl/mul_z__0_i_72/O
                         net (fo=2, routed)           0.881     4.338    sccpu/rfl/mul_z__0_i_72_n_0
    SLICE_X47Y160        LUT6 (Prop_lut6_I3_O)        0.299     4.637 r  sccpu/rfl/mul_z__0_i_14/O
                         net (fo=14, routed)          1.245     5.881    sccpu/rfl/rf_rdata1[3]
    SLICE_X47Y137        LUT2 (Prop_lut2_I0_O)        0.124     6.005 r  sccpu/rfl/DMEM_i_50/O
                         net (fo=1, routed)           0.000     6.005    sccpu/rfl/DMEM_i_50_n_0
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.406 r  sccpu/rfl/DMEM_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.406    sccpu/rfl/DMEM_i_4_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.740 r  sccpu/rfl/DMEM_i_3/O[1]
                         net (fo=8161, routed)        3.626    10.367    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/A3
    SLICE_X60Y89         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.303    10.670 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.670    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/OD
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    10.911 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    10.911    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/O0
    SLICE_X60Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    11.009 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.558    12.567    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.319    12.886 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    12.886    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    13.124 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    13.124    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13_n_0
    SLICE_X48Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    13.228 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.930    14.158    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.316    14.474 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           2.628    17.102    sccpu/rfl/bbstub_spo[31]_1[13]
    SLICE_X55Y165        LUT6 (Prop_lut6_I4_O)        0.124    17.226 r  sccpu/rfl/array_reg[31][5]_i_6/O
                         net (fo=1, routed)           0.473    17.699    sccpu/cp0_inst/data6[4]
    SLICE_X55Y165        LUT6 (Prop_lut6_I5_O)        0.124    17.823 r  sccpu/cp0_inst/array_reg[31][5]_i_2/O
                         net (fo=1, routed)           0.000    17.823    sccpu/cp0_inst/array_reg[31][5]_i_2_n_0
    SLICE_X55Y165        MUXF7 (Prop_muxf7_I0_O)      0.212    18.035 r  sccpu/cp0_inst/array_reg_reg[31][5]_i_1/O
                         net (fo=31, routed)          0.887    18.922    sccpu/rfl/wdata[5]
    SLICE_X57Y163        FDCE                                         r  sccpu/rfl/array_reg_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.658    11.138    sccpu/rfl/clk_out1
    SLICE_X57Y163        FDCE                                         r  sccpu/rfl/array_reg_reg[12][5]/C
                         clock pessimism              0.497    11.635    
                         clock uncertainty           -0.077    11.558    
    SLICE_X57Y163        FDCE (Setup_fdce_C_D)       -0.242    11.316    sccpu/rfl/array_reg_reg[12][5]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                         -18.922    
  -------------------------------------------------------------------
                         slack                                 -7.606    

Slack (VIOLATED) :        -7.597ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/rfl/array_reg_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.664ns  (logic 4.401ns (22.381%)  route 15.263ns (77.619%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT4=2 LUT6=7 MUXF7=4 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 11.139 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.139     3.121    sccpu/rfl/spo[21]
    SLICE_X44Y164        LUT6 (Prop_lut6_I4_O)        0.124     3.245 r  sccpu/rfl/mul_z__0_i_194/O
                         net (fo=1, routed)           0.000     3.245    sccpu/rfl/mul_z__0_i_194_n_0
    SLICE_X44Y164        MUXF7 (Prop_muxf7_I0_O)      0.212     3.457 r  sccpu/rfl/mul_z__0_i_72/O
                         net (fo=2, routed)           0.881     4.338    sccpu/rfl/mul_z__0_i_72_n_0
    SLICE_X47Y160        LUT6 (Prop_lut6_I3_O)        0.299     4.637 r  sccpu/rfl/mul_z__0_i_14/O
                         net (fo=14, routed)          1.245     5.881    sccpu/rfl/rf_rdata1[3]
    SLICE_X47Y137        LUT2 (Prop_lut2_I0_O)        0.124     6.005 r  sccpu/rfl/DMEM_i_50/O
                         net (fo=1, routed)           0.000     6.005    sccpu/rfl/DMEM_i_50_n_0
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.406 r  sccpu/rfl/DMEM_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.406    sccpu/rfl/DMEM_i_4_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.740 r  sccpu/rfl/DMEM_i_3/O[1]
                         net (fo=8161, routed)        3.626    10.367    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/A3
    SLICE_X60Y89         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.303    10.670 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.670    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/OD
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    10.911 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F7.B/O
                         net (fo=1, routed)           0.000    10.911    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/O0
    SLICE_X60Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    11.009 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           1.558    12.567    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_13_13_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I3_O)        0.319    12.886 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    12.886    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_25_n_0
    SLICE_X48Y100        MUXF7 (Prop_muxf7_I0_O)      0.238    13.124 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    13.124    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_13_n_0
    SLICE_X48Y100        MUXF8 (Prop_muxf8_I0_O)      0.104    13.228 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.930    14.158    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_4_n_0
    SLICE_X40Y105        LUT6 (Prop_lut6_I5_O)        0.316    14.474 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           2.628    17.102    sccpu/rfl/bbstub_spo[31]_1[13]
    SLICE_X55Y165        LUT6 (Prop_lut6_I4_O)        0.124    17.226 r  sccpu/rfl/array_reg[31][5]_i_6/O
                         net (fo=1, routed)           0.473    17.699    sccpu/cp0_inst/data6[4]
    SLICE_X55Y165        LUT6 (Prop_lut6_I5_O)        0.124    17.823 r  sccpu/cp0_inst/array_reg[31][5]_i_2/O
                         net (fo=1, routed)           0.000    17.823    sccpu/cp0_inst/array_reg[31][5]_i_2_n_0
    SLICE_X55Y165        MUXF7 (Prop_muxf7_I0_O)      0.212    18.035 r  sccpu/cp0_inst/array_reg_reg[31][5]_i_1/O
                         net (fo=31, routed)          0.878    18.913    sccpu/rfl/wdata[5]
    SLICE_X55Y161        FDCE                                         r  sccpu/rfl/array_reg_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.659    11.139    sccpu/rfl/clk_out1
    SLICE_X55Y161        FDCE                                         r  sccpu/rfl/array_reg_reg[10][5]/C
                         clock pessimism              0.497    11.636    
                         clock uncertainty           -0.077    11.559    
    SLICE_X55Y161        FDCE (Setup_fdce_C_D)       -0.242    11.317    sccpu/rfl/array_reg_reg[10][5]
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                         -18.913    
  -------------------------------------------------------------------
                         slack                                 -7.597    

Slack (VIOLATED) :        -7.596ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_10_10/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 4.196ns (22.057%)  route 14.828ns (77.943%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT4=2 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 10.999 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.139     3.121    sccpu/rfl/spo[21]
    SLICE_X44Y164        LUT6 (Prop_lut6_I4_O)        0.124     3.245 r  sccpu/rfl/mul_z__0_i_194/O
                         net (fo=1, routed)           0.000     3.245    sccpu/rfl/mul_z__0_i_194_n_0
    SLICE_X44Y164        MUXF7 (Prop_muxf7_I0_O)      0.212     3.457 r  sccpu/rfl/mul_z__0_i_72/O
                         net (fo=2, routed)           0.881     4.338    sccpu/rfl/mul_z__0_i_72_n_0
    SLICE_X47Y160        LUT6 (Prop_lut6_I3_O)        0.299     4.637 r  sccpu/rfl/mul_z__0_i_14/O
                         net (fo=14, routed)          1.245     5.881    sccpu/rfl/rf_rdata1[3]
    SLICE_X47Y137        LUT2 (Prop_lut2_I0_O)        0.124     6.005 r  sccpu/rfl/DMEM_i_50/O
                         net (fo=1, routed)           0.000     6.005    sccpu/rfl/DMEM_i_50_n_0
    SLICE_X47Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.406 r  sccpu/rfl/DMEM_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.406    sccpu/rfl/DMEM_i_4_n_0
    SLICE_X47Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.628 r  sccpu/rfl/DMEM_i_3/O[0]
                         net (fo=8161, routed)        3.333     9.961    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_10_10/A2
    SLICE_X80Y172        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.614    10.575 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_10_10/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.575    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_10_10/OA
    SLICE_X80Y172        MUXF7 (Prop_muxf7_I1_O)      0.214    10.789 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_10_10/F7.A/O
                         net (fo=1, routed)           0.000    10.789    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_10_10/O1
    SLICE_X80Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    10.877 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_10_10/F8/O
                         net (fo=1, routed)           1.825    12.703    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_10_10_n_0
    SLICE_X79Y145        LUT6 (Prop_lut6_I1_O)        0.319    13.022 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    13.022    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_28_n_0
    SLICE_X79Y145        MUXF7 (Prop_muxf7_I1_O)      0.217    13.239 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    13.239    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_14_n_0
    SLICE_X79Y145        MUXF8 (Prop_muxf8_I1_O)      0.094    13.333 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_4/O
                         net (fo=1, routed)           1.275    14.608    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0_i_4_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I5_O)        0.316    14.924 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[10]_INST_0/O
                         net (fo=3, routed)           0.305    15.229    sccpu/rfl/bbstub_spo[31]_1[10]
    SLICE_X64Y142        LUT6 (Prop_lut6_I2_O)        0.124    15.353 r  sccpu/rfl/DMEM_i_26/O
                         net (fo=256, routed)         2.921    18.273    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_10_10/D
    SLICE_X34Y93         RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_10_10/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.519    10.999    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_10_10/WCLK
    SLICE_X34Y93         RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_10_10/RAMS64E_A/CLK
                         clock pessimism              0.480    11.479    
                         clock uncertainty           -0.077    11.402    
    SLICE_X34Y93         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    10.677    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         10.677    
                         arrival time                         -18.273    
  -------------------------------------------------------------------
                         slack                                 -7.596    

Slack (VIOLATED) :        -7.590ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/rfl/array_reg_reg[6][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.735ns  (logic 4.255ns (21.561%)  route 15.480ns (78.439%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT6=7 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 11.145 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.099     3.080    sccpu/rfl/spo[21]
    SLICE_X53Y169        LUT6 (Prop_lut6_I4_O)        0.124     3.204 r  sccpu/rfl/mul_z__0_i_181/O
                         net (fo=1, routed)           0.000     3.204    sccpu/rfl/mul_z__0_i_181_n_0
    SLICE_X53Y169        MUXF7 (Prop_muxf7_I1_O)      0.245     3.449 r  sccpu/rfl/mul_z__0_i_65/O
                         net (fo=1, routed)           1.169     4.618    sccpu/rfl/mul_z__0_i_65_n_0
    SLICE_X47Y163        LUT6 (Prop_lut6_I5_O)        0.298     4.916 r  sccpu/rfl/mul_z__0_i_12/O
                         net (fo=20, routed)          1.434     6.350    sccpu/rfl/rf_rdata1[5]
    SLICE_X47Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.857 r  sccpu/rfl/DMEM_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.857    sccpu/rfl/DMEM_i_3_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  sccpu/rfl/DMEM_i_2/O[0]
                         net (fo=12226, routed)       2.953    10.032    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/A6
    SLICE_X50Y83         MUXF7 (Prop_muxf7_S_O)       0.489    10.521 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/F7.B/O
                         net (fo=1, routed)           0.000    10.521    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/O0
    SLICE_X50Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    10.619 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/F8/O
                         net (fo=1, routed)           1.494    12.113    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.319    12.432 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    12.432    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    12.677 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    12.677    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_11_n_0
    SLICE_X47Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    12.781 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           1.354    14.135    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I3_O)        0.316    14.451 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=4, routed)           2.785    17.236    sccpu/rfl/bbstub_spo[31]_1[27]
    SLICE_X41Y177        LUT6 (Prop_lut6_I3_O)        0.124    17.360 r  sccpu/rfl/array_reg[31][27]_i_5/O
                         net (fo=1, routed)           0.151    17.512    sccpu/cp0_inst/array_reg_reg[19][11]
    SLICE_X41Y177        LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  sccpu/cp0_inst/array_reg[31][27]_i_2/O
                         net (fo=1, routed)           0.000    17.636    sccpu/cp0_inst/array_reg[31][27]_i_2_n_0
    SLICE_X41Y177        MUXF7 (Prop_muxf7_I0_O)      0.212    17.848 r  sccpu/cp0_inst/array_reg_reg[31][27]_i_1/O
                         net (fo=31, routed)          1.137    18.984    sccpu/rfl/wdata[27]
    SLICE_X39Y179        FDCE                                         r  sccpu/rfl/array_reg_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.665    11.145    sccpu/rfl/clk_out1
    SLICE_X39Y179        FDCE                                         r  sccpu/rfl/array_reg_reg[6][27]/C
                         clock pessimism              0.569    11.713    
                         clock uncertainty           -0.077    11.636    
    SLICE_X39Y179        FDCE (Setup_fdce_C_D)       -0.242    11.394    sccpu/rfl/array_reg_reg[6][27]
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                         -18.984    
  -------------------------------------------------------------------
                         slack                                 -7.590    

Slack (VIOLATED) :        -7.586ns  (required time - arrival time)
  Source:                 sccpu/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/rfl/array_reg_reg[4][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.732ns  (logic 4.255ns (21.564%)  route 15.477ns (78.436%))
  Logic Levels:           17  (CARRY4=2 LUT4=2 LUT6=7 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 11.146 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.789    -0.751    sccpu/clk_out1
    SLICE_X35Y173        FDCE                                         r  sccpu/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y173        FDCE (Prop_fdce_C_Q)         0.456    -0.295 f  sccpu/PC_reg[9]/Q
                         net (fo=7, routed)           0.829     0.534    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X37Y171        LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4/O
                         net (fo=52, routed)          0.775     1.433    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_4_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I2_O)        0.124     1.557 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.301     1.858    IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X41Y172        LUT4 (Prop_lut4_I2_O)        0.124     1.982 r  IMEM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, routed)         1.099     3.080    sccpu/rfl/spo[21]
    SLICE_X53Y169        LUT6 (Prop_lut6_I4_O)        0.124     3.204 r  sccpu/rfl/mul_z__0_i_181/O
                         net (fo=1, routed)           0.000     3.204    sccpu/rfl/mul_z__0_i_181_n_0
    SLICE_X53Y169        MUXF7 (Prop_muxf7_I1_O)      0.245     3.449 r  sccpu/rfl/mul_z__0_i_65/O
                         net (fo=1, routed)           1.169     4.618    sccpu/rfl/mul_z__0_i_65_n_0
    SLICE_X47Y163        LUT6 (Prop_lut6_I5_O)        0.298     4.916 r  sccpu/rfl/mul_z__0_i_12/O
                         net (fo=20, routed)          1.434     6.350    sccpu/rfl/rf_rdata1[5]
    SLICE_X47Y138        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.857 r  sccpu/rfl/DMEM_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.857    sccpu/rfl/DMEM_i_3_n_0
    SLICE_X47Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.079 r  sccpu/rfl/DMEM_i_2/O[0]
                         net (fo=12226, routed)       2.953    10.032    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/A6
    SLICE_X50Y83         MUXF7 (Prop_muxf7_S_O)       0.489    10.521 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/F7.B/O
                         net (fo=1, routed)           0.000    10.521    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/O0
    SLICE_X50Y83         MUXF8 (Prop_muxf8_I0_O)      0.098    10.619 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27/F8/O
                         net (fo=1, routed)           1.494    12.113    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_27_27_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.319    12.432 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    12.432    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_22_n_0
    SLICE_X47Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    12.677 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    12.677    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_11_n_0
    SLICE_X47Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    12.781 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3/O
                         net (fo=1, routed)           1.354    14.135    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0_i_3_n_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I3_O)        0.316    14.451 r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=4, routed)           2.785    17.236    sccpu/rfl/bbstub_spo[31]_1[27]
    SLICE_X41Y177        LUT6 (Prop_lut6_I3_O)        0.124    17.360 r  sccpu/rfl/array_reg[31][27]_i_5/O
                         net (fo=1, routed)           0.151    17.512    sccpu/cp0_inst/array_reg_reg[19][11]
    SLICE_X41Y177        LUT6 (Prop_lut6_I5_O)        0.124    17.636 r  sccpu/cp0_inst/array_reg[31][27]_i_2/O
                         net (fo=1, routed)           0.000    17.636    sccpu/cp0_inst/array_reg[31][27]_i_2_n_0
    SLICE_X41Y177        MUXF7 (Prop_muxf7_I0_O)      0.212    17.848 r  sccpu/cp0_inst/array_reg_reg[31][27]_i_1/O
                         net (fo=31, routed)          1.133    18.981    sccpu/rfl/wdata[27]
    SLICE_X41Y181        FDCE                                         r  sccpu/rfl/array_reg_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.666    11.146    sccpu/rfl/clk_out1
    SLICE_X41Y181        FDCE                                         r  sccpu/rfl/array_reg_reg[4][27]/C
                         clock pessimism              0.569    11.714    
                         clock uncertainty           -0.077    11.637    
    SLICE_X41Y181        FDCE (Setup_fdce_C_D)       -0.242    11.395    sccpu/rfl/array_reg_reg[4][27]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                         -18.981    
  -------------------------------------------------------------------
                         slack                                 -7.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.252ns (59.910%)  route 0.169ns (40.090%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.637    -0.527    sccpu/divu_inst/clk_out1
    SLICE_X53Y187        FDRE                                         r  sccpu/divu_inst/reg_b_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sccpu/divu_inst/reg_b_reg[30]/Q
                         net (fo=3, routed)           0.169    -0.217    sccpu/divu_inst/reg_b_reg_n_0_[30]
    SLICE_X51Y187        LUT4 (Prop_lut4_I3_O)        0.045    -0.172 r  sccpu/divu_inst/reg_r[31]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.172    sccpu/divu_inst/reg_r[31]_i_6__0_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.106 r  sccpu/divu_inst/reg_r_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.106    sccpu/divu_inst/reg_r_reg[31]_i_1_n_5
    SLICE_X51Y187        FDRE                                         r  sccpu/divu_inst/reg_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.911    -0.762    sccpu/divu_inst/clk_out1
    SLICE_X51Y187        FDRE                                         r  sccpu/divu_inst/reg_r_reg[30]/C
                         clock pessimism              0.500    -0.262    
    SLICE_X51Y187        FDRE (Hold_fdre_C_D)         0.105    -0.157    sccpu/divu_inst/reg_r_reg[30]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.252ns (59.507%)  route 0.171ns (40.493%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.635    -0.529    sccpu/divu_inst/clk_out1
    SLICE_X52Y183        FDRE                                         r  sccpu/divu_inst/reg_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y183        FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sccpu/divu_inst/reg_b_reg[14]/Q
                         net (fo=3, routed)           0.171    -0.216    sccpu/divu_inst/reg_b_reg_n_0_[14]
    SLICE_X51Y183        LUT4 (Prop_lut4_I3_O)        0.045    -0.171 r  sccpu/divu_inst/reg_r[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.171    sccpu/divu_inst/reg_r[15]_i_7_n_0
    SLICE_X51Y183        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.105 r  sccpu/divu_inst/reg_r_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.105    sccpu/divu_inst/reg_r_reg[15]_i_1__0_n_5
    SLICE_X51Y183        FDRE                                         r  sccpu/divu_inst/reg_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.908    -0.765    sccpu/divu_inst/clk_out1
    SLICE_X51Y183        FDRE                                         r  sccpu/divu_inst/reg_r_reg[14]/C
                         clock pessimism              0.500    -0.265    
    SLICE_X51Y183        FDRE (Hold_fdre_C_D)         0.105    -0.160    sccpu/divu_inst/reg_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.288%)  route 0.169ns (39.712%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.636    -0.528    sccpu/divu_inst/clk_out1
    SLICE_X53Y185        FDRE                                         r  sccpu/divu_inst/reg_b_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  sccpu/divu_inst/reg_b_reg[20]/Q
                         net (fo=3, routed)           0.169    -0.218    sccpu/divu_inst/reg_b_reg_n_0_[20]
    SLICE_X51Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.173 r  sccpu/divu_inst/reg_r[23]_i_9/O
                         net (fo=1, routed)           0.000    -0.173    sccpu/divu_inst/reg_r[23]_i_9_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.103 r  sccpu/divu_inst/reg_r_reg[23]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.103    sccpu/divu_inst/reg_r_reg[23]_i_1__0_n_7
    SLICE_X51Y185        FDRE                                         r  sccpu/divu_inst/reg_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.910    -0.763    sccpu/divu_inst/clk_out1
    SLICE_X51Y185        FDRE                                         r  sccpu/divu_inst/reg_r_reg[20]/C
                         clock pessimism              0.500    -0.263    
    SLICE_X51Y185        FDRE (Hold_fdre_C_D)         0.105    -0.158    sccpu/divu_inst/reg_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.288%)  route 0.169ns (39.712%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.637    -0.527    sccpu/divu_inst/clk_out1
    SLICE_X53Y187        FDRE                                         r  sccpu/divu_inst/reg_b_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sccpu/divu_inst/reg_b_reg[28]/Q
                         net (fo=3, routed)           0.169    -0.217    sccpu/divu_inst/reg_b_reg_n_0_[28]
    SLICE_X51Y187        LUT4 (Prop_lut4_I3_O)        0.045    -0.172 r  sccpu/divu_inst/reg_r[31]_i_8/O
                         net (fo=1, routed)           0.000    -0.172    sccpu/divu_inst/reg_r[31]_i_8_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.102 r  sccpu/divu_inst/reg_r_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    sccpu/divu_inst/reg_r_reg[31]_i_1_n_7
    SLICE_X51Y187        FDRE                                         r  sccpu/divu_inst/reg_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.911    -0.762    sccpu/divu_inst/clk_out1
    SLICE_X51Y187        FDRE                                         r  sccpu/divu_inst/reg_r_reg[28]/C
                         clock pessimism              0.500    -0.262    
    SLICE_X51Y187        FDRE (Hold_fdre_C_D)         0.105    -0.157    sccpu/divu_inst/reg_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.256ns (59.784%)  route 0.172ns (40.216%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.636    -0.528    sccpu/divu_inst/clk_out1
    SLICE_X52Y186        FDRE                                         r  sccpu/divu_inst/reg_b_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  sccpu/divu_inst/reg_b_reg[24]/Q
                         net (fo=3, routed)           0.172    -0.215    sccpu/divu_inst/reg_b_reg_n_0_[24]
    SLICE_X51Y186        LUT4 (Prop_lut4_I3_O)        0.045    -0.170 r  sccpu/divu_inst/reg_r[27]_i_9/O
                         net (fo=1, routed)           0.000    -0.170    sccpu/divu_inst/reg_r[27]_i_9_n_0
    SLICE_X51Y186        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.100 r  sccpu/divu_inst/reg_r_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.100    sccpu/divu_inst/reg_r_reg[27]_i_1__0_n_7
    SLICE_X51Y186        FDRE                                         r  sccpu/divu_inst/reg_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.910    -0.763    sccpu/divu_inst/clk_out1
    SLICE_X51Y186        FDRE                                         r  sccpu/divu_inst/reg_r_reg[24]/C
                         clock pessimism              0.500    -0.263    
    SLICE_X51Y186        FDRE (Hold_fdre_C_D)         0.105    -0.158    sccpu/divu_inst/reg_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.350%)  route 0.194ns (43.650%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.632    -0.532    sccpu/divu_inst/clk_out1
    SLICE_X52Y180        FDRE                                         r  sccpu/divu_inst/reg_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y180        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  sccpu/divu_inst/reg_b_reg[1]/Q
                         net (fo=3, routed)           0.194    -0.196    sccpu/divu_inst/reg_b_reg_n_0_[1]
    SLICE_X51Y180        LUT4 (Prop_lut4_I3_O)        0.045    -0.151 r  sccpu/divu_inst/reg_r[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.151    sccpu/divu_inst/reg_r[3]_i_9_n_0
    SLICE_X51Y180        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.086 r  sccpu/divu_inst/reg_r_reg[3]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.086    sccpu/divu_inst/reg_r_reg[3]_i_1__0_n_6
    SLICE_X51Y180        FDRE                                         r  sccpu/divu_inst/reg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.905    -0.768    sccpu/divu_inst/clk_out1
    SLICE_X51Y180        FDRE                                         r  sccpu/divu_inst/reg_r_reg[1]/C
                         clock pessimism              0.500    -0.268    
    SLICE_X51Y180        FDRE (Hold_fdre_C_D)         0.105    -0.163    sccpu/divu_inst/reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sccpu/div_inst/reg_b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/div_inst/reg_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.252ns (55.878%)  route 0.199ns (44.122%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.636    -0.528    sccpu/div_inst/clk_out1
    SLICE_X55Y184        FDRE                                         r  sccpu/div_inst/reg_b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y184        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  sccpu/div_inst/reg_b_reg[10]/Q
                         net (fo=2, routed)           0.199    -0.188    sccpu/div_inst/reg_b_reg_n_0_[10]
    SLICE_X48Y184        LUT3 (Prop_lut3_I0_O)        0.045    -0.143 r  sccpu/div_inst/reg_r[11]_i_3/O
                         net (fo=1, routed)           0.000    -0.143    sccpu/div_inst/reg_r[11]_i_3_n_0
    SLICE_X48Y184        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.077 r  sccpu/div_inst/reg_r_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.077    sccpu/div_inst/sub_add[10]
    SLICE_X48Y184        FDRE                                         r  sccpu/div_inst/reg_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.911    -0.762    sccpu/div_inst/clk_out1
    SLICE_X48Y184        FDRE                                         r  sccpu/div_inst/reg_r_reg[10]/C
                         clock pessimism              0.500    -0.262    
    SLICE_X48Y184        FDRE (Hold_fdre_C_D)         0.105    -0.157    sccpu/div_inst/reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.285ns (62.826%)  route 0.169ns (37.174%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.637    -0.527    sccpu/divu_inst/clk_out1
    SLICE_X53Y187        FDRE                                         r  sccpu/divu_inst/reg_b_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sccpu/divu_inst/reg_b_reg[30]/Q
                         net (fo=3, routed)           0.169    -0.217    sccpu/divu_inst/reg_b_reg_n_0_[30]
    SLICE_X51Y187        LUT4 (Prop_lut4_I3_O)        0.045    -0.172 r  sccpu/divu_inst/reg_r[31]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.172    sccpu/divu_inst/reg_r[31]_i_6__0_n_0
    SLICE_X51Y187        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.073 r  sccpu/divu_inst/reg_r_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.073    sccpu/divu_inst/reg_r_reg[31]_i_1_n_4
    SLICE_X51Y187        FDRE                                         r  sccpu/divu_inst/reg_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.911    -0.762    sccpu/divu_inst/clk_out1
    SLICE_X51Y187        FDRE                                         r  sccpu/divu_inst/reg_r_reg[31]/C
                         clock pessimism              0.500    -0.262    
    SLICE_X51Y187        FDRE (Hold_fdre_C_D)         0.105    -0.157    sccpu/divu_inst/reg_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.251ns (55.187%)  route 0.204ns (44.813%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.636    -0.528    sccpu/divu_inst/clk_out1
    SLICE_X53Y185        FDRE                                         r  sccpu/divu_inst/reg_b_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  sccpu/divu_inst/reg_b_reg[21]/Q
                         net (fo=3, routed)           0.204    -0.183    sccpu/divu_inst/reg_b_reg_n_0_[21]
    SLICE_X51Y185        LUT4 (Prop_lut4_I3_O)        0.045    -0.138 r  sccpu/divu_inst/reg_r[23]_i_8/O
                         net (fo=1, routed)           0.000    -0.138    sccpu/divu_inst/reg_r[23]_i_8_n_0
    SLICE_X51Y185        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.073 r  sccpu/divu_inst/reg_r_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.073    sccpu/divu_inst/reg_r_reg[23]_i_1__0_n_6
    SLICE_X51Y185        FDRE                                         r  sccpu/divu_inst/reg_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.910    -0.763    sccpu/divu_inst/clk_out1
    SLICE_X51Y185        FDRE                                         r  sccpu/divu_inst/reg_r_reg[21]/C
                         clock pessimism              0.500    -0.263    
    SLICE_X51Y185        FDRE (Hold_fdre_C_D)         0.105    -0.158    sccpu/divu_inst/reg_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sccpu/divu_inst/reg_b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            sccpu/divu_inst/reg_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.285ns (62.434%)  route 0.171ns (37.566%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.635    -0.529    sccpu/divu_inst/clk_out1
    SLICE_X52Y183        FDRE                                         r  sccpu/divu_inst/reg_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y183        FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sccpu/divu_inst/reg_b_reg[14]/Q
                         net (fo=3, routed)           0.171    -0.216    sccpu/divu_inst/reg_b_reg_n_0_[14]
    SLICE_X51Y183        LUT4 (Prop_lut4_I3_O)        0.045    -0.171 r  sccpu/divu_inst/reg_r[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.171    sccpu/divu_inst/reg_r[15]_i_7_n_0
    SLICE_X51Y183        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.072 r  sccpu/divu_inst/reg_r_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.072    sccpu/divu_inst/reg_r_reg[15]_i_1__0_n_4
    SLICE_X51Y183        FDRE                                         r  sccpu/divu_inst/reg_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.908    -0.765    sccpu/divu_inst/clk_out1
    SLICE_X51Y183        FDRE                                         r  sccpu/divu_inst/reg_r_reg[15]/C
                         clock pessimism              0.500    -0.265    
    SLICE_X51Y183        FDRE (Hold_fdre_C_D)         0.105    -0.160    sccpu/divu_inst/reg_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X43Y163    sccpu/rfl/array_reg_reg[10][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X35Y163    sccpu/rfl/array_reg_reg[10][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X36Y171    sccpu/rfl/array_reg_reg[10][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X33Y165    sccpu/rfl/array_reg_reg[10][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X33Y165    sccpu/rfl/array_reg_reg[10][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X47Y171    sccpu/rfl/array_reg_reg[10][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X40Y176    sccpu/rfl/array_reg_reg[10][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         12.500      11.500     SLICE_X40Y176    sccpu/rfl/array_reg_reg[10][16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X74Y125    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_14_14/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X14Y103    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X14Y103    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X14Y103    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X14Y103    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X56Y170    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X56Y170    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X56Y170    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X38Y172    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X38Y172    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_15_15/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X54Y155    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X54Y155    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X54Y155    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X54Y155    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X78Y140    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X78Y140    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0__1/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X78Y140    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_127_0_0__10/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X76Y142    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X70Y127    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.250       5.000      SLICE_X66Y107    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_12_12/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.617ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[26]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.778ns  (logic 1.200ns (11.133%)  route 9.578ns (88.867%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.795    10.133    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y114         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.582    38.561    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y114         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[26]/C
                         clock pessimism              0.488    39.050    
                         clock uncertainty           -0.095    38.955    
    SLICE_X7Y114         FDPE (Setup_fdpe_C_CE)      -0.205    38.750    vga_inst/vga_6_4_inst/data1_reg[26]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 28.617    

Slack (MET) :             28.617ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[27]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.778ns  (logic 1.200ns (11.133%)  route 9.578ns (88.867%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.795    10.133    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y114         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.582    38.561    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y114         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[27]/C
                         clock pessimism              0.488    39.050    
                         clock uncertainty           -0.095    38.955    
    SLICE_X7Y114         FDPE (Setup_fdpe_C_CE)      -0.205    38.750    vga_inst/vga_6_4_inst/data1_reg[27]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 28.617    

Slack (MET) :             28.617ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.778ns  (logic 1.200ns (11.133%)  route 9.578ns (88.867%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.795    10.133    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y114         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.582    38.561    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y114         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[6]/C
                         clock pessimism              0.488    39.050    
                         clock uncertainty           -0.095    38.955    
    SLICE_X7Y114         FDPE (Setup_fdpe_C_CE)      -0.205    38.750    vga_inst/vga_6_4_inst/data1_reg[6]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                 28.617    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 1.200ns (11.234%)  route 9.482ns (88.766%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.698    10.036    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.585    38.564    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[10]/C
                         clock pessimism              0.488    39.053    
                         clock uncertainty           -0.095    38.958    
    SLICE_X7Y110         FDPE (Setup_fdpe_C_CE)      -0.205    38.753    vga_inst/vga_6_4_inst/data1_reg[10]
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                 28.717    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 1.200ns (11.234%)  route 9.482ns (88.766%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.698    10.036    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.585    38.564    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[4]/C
                         clock pessimism              0.488    39.053    
                         clock uncertainty           -0.095    38.958    
    SLICE_X7Y110         FDPE (Setup_fdpe_C_CE)      -0.205    38.753    vga_inst/vga_6_4_inst/data1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                 28.717    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 1.200ns (11.234%)  route 9.482ns (88.766%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.698    10.036    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.585    38.564    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[5]/C
                         clock pessimism              0.488    39.053    
                         clock uncertainty           -0.095    38.958    
    SLICE_X7Y110         FDPE (Setup_fdpe_C_CE)      -0.205    38.753    vga_inst/vga_6_4_inst/data1_reg[5]
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                 28.717    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.682ns  (logic 1.200ns (11.234%)  route 9.482ns (88.766%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.698    10.036    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.585    38.564    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[9]/C
                         clock pessimism              0.488    39.053    
                         clock uncertainty           -0.095    38.958    
    SLICE_X7Y110         FDPE (Setup_fdpe_C_CE)      -0.205    38.753    vga_inst/vga_6_4_inst/data1_reg[9]
  -------------------------------------------------------------------
                         required time                         38.753    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                 28.717    

Slack (MET) :             28.900ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.495ns  (logic 1.200ns (11.434%)  route 9.295ns (88.567%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.512     9.850    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.582    38.561    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[1]/C
                         clock pessimism              0.488    39.050    
                         clock uncertainty           -0.095    38.955    
    SLICE_X7Y113         FDPE (Setup_fdpe_C_CE)      -0.205    38.750    vga_inst/vga_6_4_inst/data1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                 28.900    

Slack (MET) :             28.900ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.495ns  (logic 1.200ns (11.434%)  route 9.295ns (88.567%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.512     9.850    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.582    38.561    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[2]/C
                         clock pessimism              0.488    39.050    
                         clock uncertainty           -0.095    38.955    
    SLICE_X7Y113         FDPE (Setup_fdpe_C_CE)      -0.205    38.750    vga_inst/vga_6_4_inst/data1_reg[2]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                 28.900    

Slack (MET) :             28.900ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/h_count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.495ns  (logic 1.200ns (11.434%)  route 9.295ns (88.567%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.894    -0.646    vga_inst/vga_6_4_inst/CLK
    SLICE_X3Y198         FDCE                                         r  vga_inst/vga_6_4_inst/h_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDCE (Prop_fdce_C_Q)         0.456    -0.190 f  vga_inst/vga_6_4_inst/h_count_reg[27]/Q
                         net (fo=2, routed)           1.014     0.824    vga_inst/vga_6_4_inst/h_count_reg_n_0_[27]
    SLICE_X3Y199         LUT6 (Prop_lut6_I1_O)        0.124     0.948 f  vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.791     1.739    vga_inst/vga_6_4_inst/hsync_OBUF_inst_i_6_n_0
    SLICE_X3Y196         LUT5 (Prop_lut5_I4_O)        0.124     1.863 f  vga_inst/vga_6_4_inst/h_count[31]_i_5/O
                         net (fo=33, routed)          1.193     3.056    vga_inst/vga_6_4_inst/h_count[31]_i_5_n_0
    SLICE_X4Y194         LUT6 (Prop_lut6_I0_O)        0.124     3.180 f  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.652     3.832    vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_17_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I5_O)        0.124     3.956 r  vga_inst/vga_6_4_inst/vga_r_OBUF[3]_inst_i_5/O
                         net (fo=9, routed)           0.474     4.430    vga_inst/vga_6_4_inst/play_time_count_reg[0]_0
    SLICE_X4Y190         LUT6 (Prop_lut6_I0_O)        0.124     4.554 r  vga_inst/vga_6_4_inst/data1[31]_i_2/O
                         net (fo=3, routed)           0.660     5.214    vga_inst/vga_6_4_inst/data1[31]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I0_O)        0.124     5.338 r  vga_inst/vga_6_4_inst/data1[31]_i_1/O
                         net (fo=32, routed)          4.512     9.850    vga_inst/vga_6_4_inst/data1[31]_i_1_n_0
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.582    38.561    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[3]/C
                         clock pessimism              0.488    39.050    
                         clock uncertainty           -0.095    38.955    
    SLICE_X7Y113         FDPE (Setup_fdpe_C_CE)      -0.205    38.750    vga_inst/vga_6_4_inst/data1_reg[3]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                 28.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/pict_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/pict_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y190         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  vga_inst/vga_6_4_inst/pict_count_reg[0]/Q
                         net (fo=5, routed)           0.113    -0.231    vga_inst/vga_6_4_inst/pict_count[0]
    SLICE_X6Y190         LUT4 (Prop_lut4_I2_O)        0.048    -0.183 r  vga_inst/vga_6_4_inst/pict_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    vga_inst/vga_6_4_inst/pict_count[3]_i_2_n_0
    SLICE_X6Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.955    -0.718    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[3]/C
                         clock pessimism              0.245    -0.473    
    SLICE_X6Y190         FDCE (Hold_fdce_C_D)         0.131    -0.342    vga_inst/vga_6_4_inst/pict_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/pict_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/pict_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y190         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  vga_inst/vga_6_4_inst/pict_count_reg[0]/Q
                         net (fo=5, routed)           0.109    -0.235    vga_inst/vga_6_4_inst/pict_count[0]
    SLICE_X6Y190         LUT4 (Prop_lut4_I2_O)        0.045    -0.190 r  vga_inst/vga_6_4_inst/pict_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_inst/vga_6_4_inst/pict_count[1]_i_1_n_0
    SLICE_X6Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.955    -0.718    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[1]/C
                         clock pessimism              0.245    -0.473    
    SLICE_X6Y190         FDCE (Hold_fdce_C_D)         0.120    -0.353    vga_inst/vga_6_4_inst/pict_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/pict_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/pict_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y190         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  vga_inst/vga_6_4_inst/pict_count_reg[0]/Q
                         net (fo=5, routed)           0.113    -0.231    vga_inst/vga_6_4_inst/pict_count[0]
    SLICE_X6Y190         LUT4 (Prop_lut4_I2_O)        0.045    -0.186 r  vga_inst/vga_6_4_inst/pict_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    vga_inst/vga_6_4_inst/pict_count[2]_i_1_n_0
    SLICE_X6Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.955    -0.718    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y190         FDCE                                         r  vga_inst/vga_6_4_inst/pict_count_reg[2]/C
                         clock pessimism              0.245    -0.473    
    SLICE_X6Y190         FDCE (Hold_fdce_C_D)         0.121    -0.352    vga_inst/vga_6_4_inst/pict_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.052%)  route 0.178ns (48.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192         FDCE (Prop_fdce_C_Q)         0.141    -0.345 f  vga_inst/vga_6_4_inst/v_count_reg[3]/Q
                         net (fo=36, routed)          0.178    -0.166    vga_inst/vga_6_4_inst/v_count_reg_n_0_[3]
    SLICE_X6Y192         LUT6 (Prop_lut6_I4_O)        0.045    -0.121 r  vga_inst/vga_6_4_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    vga_inst/vga_6_4_inst/v_count[8]_i_1_n_0
    SLICE_X6Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.955    -0.718    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[8]/C
                         clock pessimism              0.248    -0.470    
    SLICE_X6Y192         FDCE (Hold_fdce_C_D)         0.121    -0.349    vga_inst/vga_6_4_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.773%)  route 0.180ns (49.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192         FDCE (Prop_fdce_C_Q)         0.141    -0.345 f  vga_inst/vga_6_4_inst/v_count_reg[3]/Q
                         net (fo=36, routed)          0.180    -0.164    vga_inst/vga_6_4_inst/v_count_reg_n_0_[3]
    SLICE_X6Y192         LUT6 (Prop_lut6_I4_O)        0.045    -0.119 r  vga_inst/vga_6_4_inst/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vga_inst/vga_6_4_inst/v_count[4]_i_1_n_0
    SLICE_X6Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.955    -0.718    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[4]/C
                         clock pessimism              0.248    -0.470    
    SLICE_X6Y192         FDCE (Hold_fdce_C_D)         0.121    -0.349    vga_inst/vga_6_4_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/v_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.497%)  route 0.182ns (49.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192         FDCE (Prop_fdce_C_Q)         0.141    -0.345 f  vga_inst/vga_6_4_inst/v_count_reg[3]/Q
                         net (fo=36, routed)          0.182    -0.162    vga_inst/vga_6_4_inst/v_count_reg_n_0_[3]
    SLICE_X6Y192         LUT6 (Prop_lut6_I4_O)        0.045    -0.117 r  vga_inst/vga_6_4_inst/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    vga_inst/vga_6_4_inst/v_count[1]_i_1_n_0
    SLICE_X6Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.955    -0.718    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[1]/C
                         clock pessimism              0.248    -0.470    
    SLICE_X6Y192         FDCE (Hold_fdce_C_D)         0.120    -0.350    vga_inst/vga_6_4_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.066%)  route 0.146ns (43.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.679    -0.485    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y194         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDCE (Prop_fdce_C_Q)         0.141    -0.344 f  vga_inst/vga_6_4_inst/v_count_reg[0]/Q
                         net (fo=5, routed)           0.146    -0.198    vga_inst/vga_6_4_inst/v_count_reg_n_0_[0]
    SLICE_X5Y194         LUT6 (Prop_lut6_I5_O)        0.045    -0.153 r  vga_inst/vga_6_4_inst/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    vga_inst/vga_6_4_inst/v_count[0]_i_1_n_0
    SLICE_X5Y194         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.956    -0.717    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y194         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[0]/C
                         clock pessimism              0.232    -0.485    
    SLICE_X5Y194         FDCE (Hold_fdce_C_D)         0.092    -0.393    vga_inst/vga_6_4_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/play_time_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/play_time_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y190         FDCE                                         r  vga_inst/vga_6_4_inst/play_time_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDCE (Prop_fdce_C_Q)         0.128    -0.358 r  vga_inst/vga_6_4_inst/play_time_count_reg[4]/Q
                         net (fo=5, routed)           0.116    -0.242    vga_inst/vga_6_4_inst/play_time_count[4]
    SLICE_X5Y190         LUT5 (Prop_lut5_I0_O)        0.104    -0.138 r  vga_inst/vga_6_4_inst/play_time_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    vga_inst/vga_6_4_inst/play_time_count[1]_i_1_n_0
    SLICE_X5Y190         FDCE                                         r  vga_inst/vga_6_4_inst/play_time_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.955    -0.718    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y190         FDCE                                         r  vga_inst/vga_6_4_inst/play_time_count_reg[1]/C
                         clock pessimism              0.232    -0.486    
    SLICE_X5Y190         FDCE (Hold_fdce_C_D)         0.102    -0.384    vga_inst/vga_6_4_inst/play_time_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.701%)  route 0.180ns (46.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         FDCE (Prop_fdce_C_Q)         0.164    -0.322 r  vga_inst/vga_6_4_inst/v_count_reg[8]/Q
                         net (fo=38, routed)          0.180    -0.142    vga_inst/vga_6_4_inst/v_count_reg_n_0_[8]
    SLICE_X6Y193         LUT6 (Prop_lut6_I1_O)        0.045    -0.097 r  vga_inst/vga_6_4_inst/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    vga_inst/vga_6_4_inst/v_count[6]_i_1_n_0
    SLICE_X6Y193         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.956    -0.717    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y193         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[6]/C
                         clock pessimism              0.248    -0.469    
    SLICE_X6Y193         FDCE (Hold_fdce_C_D)         0.121    -0.348    vga_inst/vga_6_4_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/vga_6_4_inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.427%)  route 0.182ns (46.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.678    -0.486    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y192         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         FDCE (Prop_fdce_C_Q)         0.164    -0.322 r  vga_inst/vga_6_4_inst/v_count_reg[8]/Q
                         net (fo=38, routed)          0.182    -0.140    vga_inst/vga_6_4_inst/v_count_reg_n_0_[8]
    SLICE_X6Y193         LUT6 (Prop_lut6_I1_O)        0.045    -0.095 r  vga_inst/vga_6_4_inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    vga_inst/vga_6_4_inst/v_count[5]_i_1_n_0
    SLICE_X6Y193         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.956    -0.717    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y193         FDCE                                         r  vga_inst/vga_6_4_inst/v_count_reg[5]/C
                         clock pessimism              0.248    -0.469    
    SLICE_X6Y193         FDCE (Hold_fdce_C_D)         0.120    -0.349    vga_inst/vga_6_4_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y116     vga_inst/vc_inst/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y114     vga_inst/vc_inst/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y114     vga_inst/vc_inst/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y114     vga_inst/vc_inst/count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y114     vga_inst/vc_inst/count_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y131    vga_inst/vga_6_4_inst/data1_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X7Y110     vga_inst/vga_6_4_inst/data1_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X6Y110     vga_inst/vga_6_4_inst/data1_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y191     vga_inst/vga_6_4_inst/flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y190     vga_inst/vga_6_4_inst/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y192     vga_inst/vga_6_4_inst/h_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y192     vga_inst/vga_6_4_inst/h_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y190     vga_inst/vga_6_4_inst/pict_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y190     vga_inst/vga_6_4_inst/pict_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y190     vga_inst/vga_6_4_inst/pict_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y190     vga_inst/vga_6_4_inst/pict_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y190     vga_inst/vga_6_4_inst/play_time_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y190     vga_inst/vga_6_4_inst/play_time_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y116     vga_inst/vc_inst/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y114     vga_inst/vc_inst/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y114     vga_inst/vc_inst/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y114     vga_inst/vc_inst/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y114     vga_inst/vc_inst/count_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y131    vga_inst/vga_6_4_inst/data1_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X7Y110     vga_inst/vga_6_4_inst/data1_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y110     vga_inst/vga_6_4_inst/data1_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X5Y110     vga_inst/vga_6_4_inst/data1_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y110     vga_inst/vga_6_4_inst/data1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          389  Failing Endpoints,  Worst Slack       -2.165ns,  Total Violation     -499.038ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.165ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.532ns  (logic 0.580ns (16.423%)  route 2.952ns (83.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 160.999 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.166   162.620    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/D
    SLICE_X34Y95         RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.519   160.999    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/WCLK
    SLICE_X34Y95         RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.394    
                         clock uncertainty           -0.215   161.179    
    SLICE_X34Y95         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.454    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.454    
                         arrival time                        -162.620    
  -------------------------------------------------------------------
                         slack                                 -2.165    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.496ns  (logic 0.580ns (16.592%)  route 2.916ns (83.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 160.986 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.130   162.583    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/D
    SLICE_X14Y107        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.507   160.986    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/WCLK
    SLICE_X14Y107        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.381    
                         clock uncertainty           -0.215   161.167    
    SLICE_X14Y107        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.442    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.442    
                         arrival time                        -162.584    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.647%)  route 2.904ns (83.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 160.986 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.118   162.572    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0/D
    SLICE_X12Y108        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.507   160.986    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0/WCLK
    SLICE_X12Y108        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.381    
                         clock uncertainty           -0.215   161.167    
    SLICE_X12Y108        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.442    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.442    
                         arrival time                        -162.572    
  -------------------------------------------------------------------
                         slack                                 -2.130    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.484ns  (logic 0.580ns (16.648%)  route 2.904ns (83.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 160.987 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.118   162.572    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/D
    SLICE_X12Y106        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.508   160.987    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/WCLK
    SLICE_X12Y106        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.382    
                         clock uncertainty           -0.215   161.168    
    SLICE_X12Y106        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.443    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.443    
                         arrival time                        -162.572    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.468ns  (logic 0.580ns (16.727%)  route 2.888ns (83.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 160.988 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.102   162.555    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/D
    SLICE_X10Y110        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.509   160.988    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/WCLK
    SLICE_X10Y110        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.383    
                         clock uncertainty           -0.215   161.169    
    SLICE_X10Y110        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.444    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.444    
                         arrival time                        -162.555    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.465ns  (logic 0.580ns (16.737%)  route 2.885ns (83.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 160.988 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.099   162.553    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0/D
    SLICE_X10Y109        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.509   160.988    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0/WCLK
    SLICE_X10Y109        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.383    
                         clock uncertainty           -0.215   161.169    
    SLICE_X10Y109        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.444    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.444    
                         arrival time                        -162.553    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.459ns  (logic 0.580ns (16.769%)  route 2.879ns (83.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 160.985 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.093   162.547    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0/D
    SLICE_X8Y109         RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.506   160.985    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0/WCLK
    SLICE_X8Y109         RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.380    
                         clock uncertainty           -0.215   161.166    
    SLICE_X8Y109         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.441    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.441    
                         arrival time                        -162.547    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.405ns  (logic 0.580ns (17.033%)  route 2.825ns (82.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 160.987 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.039   162.493    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0/D
    SLICE_X10Y111        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.508   160.987    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0/WCLK
    SLICE_X10Y111        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.382    
                         clock uncertainty           -0.215   161.168    
    SLICE_X10Y111        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.443    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.443    
                         arrival time                        -162.493    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.375ns  (logic 0.580ns (17.185%)  route 2.795ns (82.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 160.985 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         2.009   162.463    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0/D
    SLICE_X12Y109        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.506   160.985    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0/WCLK
    SLICE_X12Y109        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.380    
                         clock uncertainty           -0.215   161.166    
    SLICE_X12Y109        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.441    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.441    
                         arrival time                        -162.463    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@162.500ns - clk_out2_clk_wiz_0 rise@160.000ns)
  Data Path Delay:        3.354ns  (logic 0.580ns (17.295%)  route 2.774ns (82.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 160.987 - 162.500 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 159.088 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    E3                                                0.000   160.000 r  clk_in (IN)
                         net (fo=0)                   0.000   160.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   161.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   162.715    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   155.644 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   157.364    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   157.460 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.628   159.088    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.456   159.544 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.786   160.330    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.124   160.454 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         1.988   162.441    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/D
    SLICE_X14Y105        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    162.500   162.500 r  
    E3                                                0.000   162.500 r  clk_in (IN)
                         net (fo=0)                   0.000   162.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   163.911 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   165.073    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   157.749 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   159.388    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   159.479 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.508   160.987    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/WCLK
    SLICE_X14Y105        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/RAMS64E_A/CLK
                         clock pessimism              0.395   161.382    
                         clock uncertainty           -0.215   161.168    
    SLICE_X14Y105        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725   160.443    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        160.443    
                         arrival time                        -162.441    
  -------------------------------------------------------------------
                         slack                                 -1.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/data2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.212%)  route 0.582ns (75.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567    -0.597    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.316    -0.140    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         0.266     0.171    vga_inst/D[0]
    SLICE_X15Y138        FDPE                                         r  vga_inst/data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.838    -0.835    vga_inst/bbstub_clk_out1
    SLICE_X15Y138        FDPE                                         r  vga_inst/data2_reg[0]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.215    -0.064    
    SLICE_X15Y138        FDPE (Hold_fdpe_C_D)         0.070     0.006    vga_inst/data2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/PC_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.276ns (33.666%)  route 0.544ns (66.334%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.642    -0.522    vga_inst/vga_6_4_inst/CLK
    SLICE_X31Y182        FDCE                                         r  vga_inst/vga_6_4_inst/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y182        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  vga_inst/vga_6_4_inst/req_reg/Q
                         net (fo=2, routed)           0.146    -0.235    vga_inst/vga_6_4_inst/req
    SLICE_X31Y182        LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  vga_inst/vga_6_4_inst/PC[31]_i_21/O
                         net (fo=32, routed)          0.295     0.105    sccpu/cp0_inst/intr
    SLICE_X35Y187        LUT6 (Prop_lut6_I2_O)        0.045     0.150 r  sccpu/cp0_inst/PC[24]_i_2/O
                         net (fo=1, routed)           0.103     0.253    sccpu/rfl/CP0_array_reg_reg[12][4]_7
    SLICE_X36Y187        LUT5 (Prop_lut5_I3_O)        0.045     0.298 r  sccpu/rfl/PC[24]_i_1/O
                         net (fo=1, routed)           0.000     0.298    sccpu/rfl_n_467
    SLICE_X36Y187        FDCE                                         r  sccpu/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.917    -0.756    sccpu/clk_out1
    SLICE_X36Y187        FDCE                                         r  sccpu/PC_reg[24]/C
                         clock pessimism              0.557    -0.199    
                         clock uncertainty            0.215     0.015    
    SLICE_X36Y187        FDCE (Hold_fdce_C_D)         0.092     0.107    sccpu/PC_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.180%)  route 0.692ns (78.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567    -0.597    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.316    -0.140    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         0.376     0.281    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/D
    SLICE_X10Y142        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.839    -0.834    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/WCLK
    SLICE_X10Y142        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_D/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X10Y142        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.081    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.970%)  route 0.701ns (79.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567    -0.597    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.316    -0.140    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         0.385     0.290    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/D
    SLICE_X12Y141        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.839    -0.834    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X12Y141        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X12Y141        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.081    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.180%)  route 0.692ns (78.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567    -0.597    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.316    -0.140    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         0.376     0.281    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/D
    SLICE_X10Y142        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.839    -0.834    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/WCLK
    SLICE_X10Y142        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_B/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X10Y142        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     0.042    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.180%)  route 0.692ns (78.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567    -0.597    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.316    -0.140    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         0.376     0.281    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/D
    SLICE_X10Y142        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.839    -0.834    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/WCLK
    SLICE_X10Y142        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_C/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X10Y142        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     0.038    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/PC_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.276ns (31.518%)  route 0.600ns (68.482%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.642    -0.522    vga_inst/vga_6_4_inst/CLK
    SLICE_X31Y182        FDCE                                         r  vga_inst/vga_6_4_inst/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y182        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  vga_inst/vga_6_4_inst/req_reg/Q
                         net (fo=2, routed)           0.146    -0.235    vga_inst/vga_6_4_inst/req
    SLICE_X31Y182        LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  vga_inst/vga_6_4_inst/PC[31]_i_21/O
                         net (fo=32, routed)          0.298     0.109    sccpu/cp0_inst/intr
    SLICE_X33Y186        LUT6 (Prop_lut6_I2_O)        0.045     0.154 r  sccpu/cp0_inst/PC[29]_i_2/O
                         net (fo=1, routed)           0.155     0.309    sccpu/rfl/CP0_array_reg_reg[12][4]_2
    SLICE_X33Y186        LUT5 (Prop_lut5_I3_O)        0.045     0.354 r  sccpu/rfl/PC[29]_i_1/O
                         net (fo=1, routed)           0.000     0.354    sccpu/rfl_n_462
    SLICE_X33Y186        FDCE                                         r  sccpu/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.917    -0.756    sccpu/clk_out1
    SLICE_X33Y186        FDCE                                         r  sccpu/PC_reg[29]/C
                         clock pessimism              0.557    -0.199    
                         clock uncertainty            0.215     0.015    
    SLICE_X33Y186        FDCE (Hold_fdce_C_D)         0.092     0.107    sccpu/PC_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.970%)  route 0.701ns (79.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567    -0.597    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.316    -0.140    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         0.385     0.290    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/D
    SLICE_X12Y141        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.839    -0.834    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X12Y141        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X12Y141        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     0.042    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.970%)  route 0.701ns (79.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567    -0.597    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.316    -0.140    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         0.385     0.290    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/D
    SLICE_X12Y141        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.839    -0.834    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/WCLK
    SLICE_X12Y141        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C/CLK
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.215    -0.063    
    SLICE_X12Y141        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     0.038    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_inst/vga_6_4_inst/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.186ns (19.905%)  route 0.748ns (80.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.567    -0.597    vga_inst/vga_6_4_inst/CLK
    SLICE_X13Y139        FDCE                                         r  vga_inst/vga_6_4_inst/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  vga_inst/vga_6_4_inst/restart_reg/Q
                         net (fo=3, routed)           0.316    -0.140    sccpu/rfl/restart
    SLICE_X15Y139        LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  sccpu/rfl/DMEM_i_36/O
                         net (fo=256, routed)         0.433     0.337    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0/D
    SLICE_X34Y143        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.835    -0.838    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0/WCLK
    SLICE_X34Y143        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0/RAMS64E_D/CLK
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.215    -0.067    
    SLICE_X34Y143        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.077    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.251ns,  Total Violation       -0.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.350ns  (logic 0.456ns (19.403%)  route 1.894ns (80.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 36.588 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.628    36.588    vga_inst/bbstub_clk_out1
    SLICE_X11Y111        FDPE                                         r  vga_inst/data2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDPE (Prop_fdpe_C_Q)         0.456    37.044 r  vga_inst/data2_reg[9]/Q
                         net (fo=2, routed)           1.894    38.938    vga_inst/vga_6_4_inst/data2_reg[31][9]
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.585    38.564    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[9]/C
                         clock pessimism              0.395    38.959    
                         clock uncertainty           -0.215    38.745    
    SLICE_X7Y110         FDPE (Setup_fdpe_C_D)       -0.058    38.687    vga_inst/vga_6_4_inst/data1_reg[9]
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                         -38.938    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.263ns  (logic 0.456ns (20.152%)  route 1.807ns (79.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.558 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 36.572 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.612    36.572    vga_inst/bbstub_clk_out1
    SLICE_X13Y123        FDPE                                         r  vga_inst/data2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDPE (Prop_fdpe_C_Q)         0.456    37.028 r  vga_inst/data2_reg[19]/Q
                         net (fo=2, routed)           1.807    38.835    vga_inst/vga_6_4_inst/data2_reg[31][19]
    SLICE_X7Y117         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.579    38.558    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y117         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[19]/C
                         clock pessimism              0.395    38.953    
                         clock uncertainty           -0.215    38.739    
    SLICE_X7Y117         FDPE (Setup_fdpe_C_D)       -0.081    38.658    vga_inst/vga_6_4_inst/data1_reg[19]
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -38.835    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.258ns  (logic 0.456ns (20.195%)  route 1.802ns (79.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 36.585 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.625    36.585    vga_inst/bbstub_clk_out1
    SLICE_X9Y114         FDPE                                         r  vga_inst/data2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.456    37.041 r  vga_inst/data2_reg[5]/Q
                         net (fo=2, routed)           1.802    38.843    vga_inst/vga_6_4_inst/data2_reg[31][5]
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.585    38.564    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[5]/C
                         clock pessimism              0.395    38.959    
                         clock uncertainty           -0.215    38.745    
    SLICE_X7Y110         FDPE (Setup_fdpe_C_D)       -0.061    38.684    vga_inst/vga_6_4_inst/data1_reg[5]
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                         -38.843    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.082ns  (logic 0.456ns (21.901%)  route 1.626ns (78.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 36.657 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.697    36.657    vga_inst/bbstub_clk_out1
    SLICE_X5Y118         FDPE                                         r  vga_inst/data2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDPE (Prop_fdpe_C_Q)         0.456    37.113 r  vga_inst/data2_reg[21]/Q
                         net (fo=2, routed)           1.626    38.739    vga_inst/vga_6_4_inst/data2_reg[31][21]
    SLICE_X5Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.580    38.559    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[21]/C
                         clock pessimism              0.395    38.954    
                         clock uncertainty           -0.215    38.740    
    SLICE_X5Y116         FDPE (Setup_fdpe_C_D)       -0.058    38.682    vga_inst/vga_6_4_inst/data1_reg[21]
  -------------------------------------------------------------------
                         required time                         38.682    
                         arrival time                         -38.739    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.037ns  (logic 0.456ns (22.383%)  route 1.581ns (77.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.913ns = ( 36.587 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.627    36.587    vga_inst/bbstub_clk_out1
    SLICE_X15Y138        FDPE                                         r  vga_inst/data2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDPE (Prop_fdpe_C_Q)         0.456    37.043 r  vga_inst/data2_reg[0]/Q
                         net (fo=2, routed)           1.581    38.624    vga_inst/vga_6_4_inst/data2_reg[31][0]
    SLICE_X15Y131        FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.498    38.477    vga_inst/vga_6_4_inst/CLK
    SLICE_X15Y131        FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[0]/C
                         clock pessimism              0.395    38.872    
                         clock uncertainty           -0.215    38.658    
    SLICE_X15Y131        FDPE (Setup_fdpe_C_D)       -0.067    38.591    vga_inst/vga_6_4_inst/data1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.591    
                         arrival time                         -38.624    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.123ns  (logic 0.456ns (21.480%)  route 1.667ns (78.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 36.585 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.625    36.585    vga_inst/bbstub_clk_out1
    SLICE_X9Y113         FDPE                                         r  vga_inst/data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDPE (Prop_fdpe_C_Q)         0.456    37.041 r  vga_inst/data2_reg[1]/Q
                         net (fo=2, routed)           1.667    38.708    vga_inst/vga_6_4_inst/data2_reg[31][1]
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.582    38.561    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[1]/C
                         clock pessimism              0.395    38.956    
                         clock uncertainty           -0.215    38.742    
    SLICE_X7Y113         FDPE (Setup_fdpe_C_D)       -0.067    38.675    vga_inst/vga_6_4_inst/data1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -38.708    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.128ns  (logic 0.456ns (21.426%)  route 1.672ns (78.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 36.585 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.625    36.585    vga_inst/bbstub_clk_out1
    SLICE_X9Y114         FDPE                                         r  vga_inst/data2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDPE (Prop_fdpe_C_Q)         0.456    37.041 r  vga_inst/data2_reg[6]/Q
                         net (fo=2, routed)           1.672    38.713    vga_inst/vga_6_4_inst/data2_reg[31][6]
    SLICE_X7Y114         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.582    38.561    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y114         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[6]/C
                         clock pessimism              0.395    38.956    
                         clock uncertainty           -0.215    38.742    
    SLICE_X7Y114         FDPE (Setup_fdpe_C_D)       -0.061    38.681    vga_inst/vga_6_4_inst/data1_reg[6]
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                         -38.713    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.099ns  (logic 0.456ns (21.726%)  route 1.643ns (78.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.564 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 36.585 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.625    36.585    vga_inst/bbstub_clk_out1
    SLICE_X13Y114        FDPE                                         r  vga_inst/data2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDPE (Prop_fdpe_C_Q)         0.456    37.041 r  vga_inst/data2_reg[4]/Q
                         net (fo=2, routed)           1.643    38.684    vga_inst/vga_6_4_inst/data2_reg[31][4]
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.585    38.564    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[4]/C
                         clock pessimism              0.395    38.959    
                         clock uncertainty           -0.215    38.745    
    SLICE_X7Y110         FDPE (Setup_fdpe_C_D)       -0.081    38.664    vga_inst/vga_6_4_inst/data1_reg[4]
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                         -38.684    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.220%)  route 1.693ns (78.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 36.583 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.623    36.583    vga_inst/bbstub_clk_out1
    SLICE_X28Y111        FDPE                                         r  vga_inst/data2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDPE (Prop_fdpe_C_Q)         0.456    37.039 r  vga_inst/data2_reg[8]/Q
                         net (fo=2, routed)           1.693    38.732    vga_inst/vga_6_4_inst/data2_reg[31][8]
    SLICE_X6Y111         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.584    38.563    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y111         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[8]/C
                         clock pessimism              0.395    38.958    
                         clock uncertainty           -0.215    38.744    
    SLICE_X6Y111         FDPE (Setup_fdpe_C_D)       -0.031    38.713    vga_inst/vga_6_4_inst/data1_reg[8]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                         -38.732    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 vga_inst/data2_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.096ns  (logic 0.456ns (21.753%)  route 1.640ns (78.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 38.563 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns = ( 36.578 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in (IN)
                         net (fo=0)                   0.000    37.500    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    38.982 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    40.215    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    33.145 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    34.864    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    34.960 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       1.618    36.578    vga_inst/bbstub_clk_out1
    SLICE_X13Y130        FDPE                                         r  vga_inst/data2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDPE (Prop_fdpe_C_Q)         0.456    37.034 r  vga_inst/data2_reg[15]/Q
                         net (fo=2, routed)           1.640    38.674    vga_inst/vga_6_4_inst/data2_reg[31][15]
    SLICE_X7Y111         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         1.584    38.563    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y111         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[15]/C
                         clock pessimism              0.395    38.958    
                         clock uncertainty           -0.215    38.744    
    SLICE_X7Y111         FDPE (Setup_fdpe_C_D)       -0.081    38.663    vga_inst/vga_6_4_inst/data1_reg[15]
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -38.674    
  -------------------------------------------------------------------
                         slack                                 -0.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.235%)  route 0.592ns (80.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.590    -0.574    vga_inst/bbstub_clk_out1
    SLICE_X5Y118         FDPE                                         r  vga_inst/data2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDPE (Prop_fdpe_C_Q)         0.141    -0.433 r  vga_inst/data2_reg[21]/Q
                         net (fo=2, routed)           0.592     0.159    vga_inst/vga_6_4_inst/data2_reg[31][21]
    SLICE_X5Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.860    -0.812    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[21]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X5Y116         FDPE (Hold_fdpe_C_D)         0.072     0.031    vga_inst/vga_6_4_inst/data1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.137%)  route 0.636ns (81.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.564    -0.600    vga_inst/bbstub_clk_out1
    SLICE_X28Y111        FDPE                                         r  vga_inst/data2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  vga_inst/data2_reg[30]/Q
                         net (fo=2, routed)           0.636     0.177    vga_inst/vga_6_4_inst/data2_reg[31][30]
    SLICE_X7Y111         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.866    -0.807    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y111         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[30]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X7Y111         FDPE (Hold_fdpe_C_D)         0.072     0.036    vga_inst/vga_6_4_inst/data1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.882%)  route 0.648ns (82.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.564    -0.600    vga_inst/bbstub_clk_out1
    SLICE_X28Y110        FDPE                                         r  vga_inst/data2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  vga_inst/data2_reg[29]/Q
                         net (fo=2, routed)           0.648     0.188    vga_inst/vga_6_4_inst/data2_reg[31][29]
    SLICE_X6Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.866    -0.807    vga_inst/vga_6_4_inst/CLK
    SLICE_X6Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[29]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X6Y110         FDPE (Hold_fdpe_C_D)         0.063     0.027    vga_inst/vga_6_4_inst/data1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.557    -0.607    vga_inst/bbstub_clk_out1
    SLICE_X13Y123        FDPE                                         r  vga_inst/data2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDPE (Prop_fdpe_C_Q)         0.141    -0.466 r  vga_inst/data2_reg[25]/Q
                         net (fo=2, routed)           0.657     0.191    vga_inst/vga_6_4_inst/data2_reg[31][25]
    SLICE_X7Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.860    -0.812    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[25]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X7Y116         FDPE (Hold_fdpe_C_D)         0.070     0.029    vga_inst/vga_6_4_inst/data1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.355%)  route 0.627ns (81.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.590    -0.574    vga_inst/bbstub_clk_out1
    SLICE_X5Y118         FDPE                                         r  vga_inst/data2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDPE (Prop_fdpe_C_Q)         0.141    -0.433 r  vga_inst/data2_reg[20]/Q
                         net (fo=2, routed)           0.627     0.194    vga_inst/vga_6_4_inst/data2_reg[31][20]
    SLICE_X5Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.860    -0.812    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[20]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X5Y116         FDPE (Hold_fdpe_C_D)         0.070     0.029    vga_inst/vga_6_4_inst/data1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.498%)  route 0.621ns (81.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.567    -0.597    vga_inst/bbstub_clk_out1
    SLICE_X15Y138        FDPE                                         r  vga_inst/data2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  vga_inst/data2_reg[0]/Q
                         net (fo=2, routed)           0.621     0.165    vga_inst/vga_6_4_inst/data2_reg[31][0]
    SLICE_X15Y131        FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.831    -0.842    vga_inst/vga_6_4_inst/CLK
    SLICE_X15Y131        FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[0]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X15Y131        FDPE (Hold_fdpe_C_D)         0.070    -0.001    vga_inst/vga_6_4_inst/data1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.672%)  route 0.657ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.565    -0.599    vga_inst/bbstub_clk_out1
    SLICE_X9Y113         FDPE                                         r  vga_inst/data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  vga_inst/data2_reg[1]/Q
                         net (fo=2, routed)           0.657     0.199    vga_inst/vga_6_4_inst/data2_reg[31][1]
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.862    -0.810    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[1]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.215    -0.039    
    SLICE_X7Y113         FDPE (Hold_fdpe_C_D)         0.070     0.031    vga_inst/vga_6_4_inst/data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.811%)  route 0.609ns (81.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.590    -0.574    vga_inst/bbstub_clk_out1
    SLICE_X5Y118         FDPE                                         r  vga_inst/data2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDPE (Prop_fdpe_C_Q)         0.141    -0.433 r  vga_inst/data2_reg[16]/Q
                         net (fo=2, routed)           0.609     0.175    vga_inst/vga_6_4_inst/data2_reg[31][16]
    SLICE_X5Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.860    -0.812    vga_inst/vga_6_4_inst/CLK
    SLICE_X5Y116         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[16]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.215    -0.041    
    SLICE_X5Y116         FDPE (Hold_fdpe_C_D)         0.046     0.005    vga_inst/vga_6_4_inst/data1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.577%)  route 0.661ns (82.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.567    -0.597    vga_inst/bbstub_clk_out1
    SLICE_X11Y110        FDPE                                         r  vga_inst/data2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDPE (Prop_fdpe_C_Q)         0.141    -0.456 r  vga_inst/data2_reg[10]/Q
                         net (fo=2, routed)           0.661     0.205    vga_inst/vga_6_4_inst/data2_reg[31][10]
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.866    -0.807    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y110         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[10]/C
                         clock pessimism              0.557    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X7Y110         FDPE (Hold_fdpe_C_D)         0.070     0.034    vga_inst/vga_6_4_inst/data1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_inst/data2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            vga_inst/vga_6_4_inst/data1_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.611%)  route 0.660ns (82.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_inst/inst/clkout1_buf/O
                         net (fo=10548, routed)       0.562    -0.602    vga_inst/bbstub_clk_out1
    SLICE_X13Y118        FDPE                                         r  vga_inst/data2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  vga_inst/data2_reg[2]/Q
                         net (fo=2, routed)           0.660     0.198    vga_inst/vga_6_4_inst/data2_reg[31][2]
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_inst/inst/clkout2_buf/O
                         net (fo=114, routed)         0.862    -0.810    vga_inst/vga_6_4_inst/CLK
    SLICE_X7Y113         FDPE                                         r  vga_inst/vga_6_4_inst/data1_reg[2]/C
                         clock pessimism              0.557    -0.254    
                         clock uncertainty            0.215    -0.039    
    SLICE_X7Y113         FDPE (Hold_fdpe_C_D)         0.066     0.027    vga_inst/vga_6_4_inst/data1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.172    





