#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a001341ae0 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v0x55a001377af0_0 .var "address", 23 0;
v0x55a001377bf0_0 .var "clk", 0 0;
v0x55a001377ce0_0 .var "data", 31 0;
v0x55a001377de0_0 .var "mode", 0 0;
v0x55a001377eb0_0 .net "out", 31 0, v0x55a001377890_0;  1 drivers
L_0x55a001378410 .part v0x55a001377af0_0, 0, 18;
S_0x55a001347c50 .scope module, "tb" "main" 2 10, 3 5 0, S_0x55a001341ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 18 "addr"
    .port_info 2 /INPUT 32 "inData"
    .port_info 3 /INPUT 1 "mode"
    .port_info 4 /OUTPUT 32 "outData"
P_0x55a001347e20 .param/l "addrSize" 0 3 13, +C4<00000000000000000000000000010010>;
P_0x55a001347e60 .param/l "cacheSize" 0 3 7, +C4<00000000000000000000010000000000>;
P_0x55a001347ea0 .param/l "index" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x55a001347ee0 .param/l "memorySize" 0 3 6, +C4<00000000000001000000000000000000>;
P_0x55a001347f20 .param/l "nWords" 0 3 9, +C4<00000000000000000000000000010000>;
P_0x55a001347f60 .param/l "offset" 0 3 15, +C4<00000000000000000000000000000100>;
P_0x55a001347fa0 .param/l "sWord" 0 3 11, +C4<00000000000000000000000000100000>;
P_0x55a001347fe0 .param/l "tag" 0 3 19, +C4<0000000000000000000000000000000100>;
v0x55a001377350_0 .net "addr", 17 0, L_0x55a001378410;  1 drivers
v0x55a001377460_0 .net "clk", 0 0, v0x55a001377bf0_0;  1 drivers
v0x55a001377500_0 .net "inData", 31 0, v0x55a001377ce0_0;  1 drivers
v0x55a0013775f0_0 .net "indexArr", 9 0, L_0x55a001378200;  1 drivers
v0x55a0013776e0_0 .net "mode", 0 0, v0x55a001377de0_0;  1 drivers
v0x55a0013777d0_0 .net "offsetArr", 3 0, L_0x55a0013782f0;  1 drivers
v0x55a001377890_0 .var "outData", 31 0;
v0x55a001377950_0 .net "tagArr", 3 0, L_0x55a0013780c0;  1 drivers
E_0x55a00134be50 .event posedge, v0x55a001377460_0;
S_0x55a0013110b0 .scope module, "addr_01" "addressDecode" 3 30, 4 1 0, S_0x55a001347c50;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "addr"
    .port_info 1 /OUTPUT 4 "tagArr"
    .port_info 2 /OUTPUT 10 "indexArr"
    .port_info 3 /OUTPUT 4 "offsetArr"
P_0x55a0013405c0 .param/l "addrSize" 0 4 3, +C4<00000000000000000000000000010010>;
P_0x55a001340600 .param/l "index" 0 4 7, +C4<00000000000000000000000000001010>;
P_0x55a001340640 .param/l "offset" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x55a001340680 .param/l "tag" 0 4 9, +C4<0000000000000000000000000000000100>;
v0x55a001348460_0 .net *"_s1", 13 0, L_0x55a001377fa0;  1 drivers
v0x55a001375a60_0 .net "addr", 17 0, L_0x55a001378410;  alias, 1 drivers
v0x55a001375b40_0 .net "indexArr", 9 0, L_0x55a001378200;  alias, 1 drivers
v0x55a001375c30_0 .net "offsetArr", 3 0, L_0x55a0013782f0;  alias, 1 drivers
v0x55a001375d10_0 .net "tagArr", 3 0, L_0x55a0013780c0;  alias, 1 drivers
L_0x55a001377fa0 .part L_0x55a001378410, 4, 14;
L_0x55a0013780c0 .part L_0x55a001377fa0, 0, 4;
L_0x55a001378200 .part L_0x55a001378410, 4, 10;
L_0x55a0013782f0 .part L_0x55a001378410, 0, 4;
S_0x55a001375ec0 .scope module, "cache" "cacheMemory" 3 32, 5 1 0, S_0x55a001347c50;
 .timescale 0 0;
P_0x55a0013760b0 .param/l "addrSize" 0 5 8, +C4<00000000000000000000000000010010>;
P_0x55a0013760f0 .param/l "index" 0 5 12, +C4<00000000000000000000000000001010>;
P_0x55a001376130 .param/l "nWords" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x55a001376170 .param/l "offset" 0 5 10, +C4<00000000000000000000000000000100>;
P_0x55a0013761b0 .param/l "sWord" 0 5 6, +C4<00000000000000000000000000100000>;
P_0x55a0013761f0 .param/l "size" 0 5 2, +C4<00000000000000000000010000000000>;
P_0x55a001376230 .param/l "tag" 0 5 14, +C4<0000000000000000000000000000000100>;
v0x55a0013768d0 .array "cacheData", 0 1023, 511 0;
v0x55a0013769c0 .array "cacheFlag", 0 1023, 1 0;
v0x55a001376a80 .array "cacheTag", 0 1023, 3 0;
S_0x55a001376600 .scope task, "initialize" "initialize" 5 21, 5 21 0, S_0x55a001375ec0;
 .timescale 0 0;
v0x55a0013767d0_0 .var/i "i", 31 0;
TD_top.tb.cache.initialize ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a0013767d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55a0013767d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0x55a0013767d0_0;
    %store/vec4a v0x55a0013769c0, 4, 0;
    %load/vec4 v0x55a0013767d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a0013767d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55a001376b50 .scope module, "ram" "mainMemory" 3 33, 6 1 0, S_0x55a001347c50;
 .timescale 0 0;
P_0x55a001376d50 .param/l "nWords" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x55a001376d90 .param/l "sWord" 0 6 6, +C4<00000000000000000000000000100000>;
P_0x55a001376dd0 .param/l "size" 0 6 2, +C4<00000000000001000000000000000000>;
v0x55a001377270 .array "memory", 0 262143, 511 0;
S_0x55a001376fa0 .scope task, "initialize" "initialize" 6 11, 6 11 0, S_0x55a001376b50;
 .timescale 0 0;
v0x55a001377170_0 .var/i "i", 31 0;
TD_top.tb.ram.initialize ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a001377170_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55a001377170_0;
    %cmpi/s 262144, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_func 6 14 "$random" 32 {0 0 0};
    %replicate 16;
    %ix/getv/s 4, v0x55a001377170_0;
    %store/vec4a v0x55a001377270, 4, 0;
    %load/vec4 v0x55a001377170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a001377170_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x55a001347c50;
T_2 ;
    %wait E_0x55a00134be50;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55a0013769c0, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 3 37 "$write", "%c[0;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 38 "$display", "Dirty data updated in main memory" {0 0 0};
    %vpi_call 3 39 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55a0013768d0, 4;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 5;
    %load/vec4a v0x55a001376a80, 5;
    %load/vec4 v0x55a0013775f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 20;
    %ix/vec4 4;
    %store/vec4a v0x55a001377270, 4, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x55a0013769c0, 4, 0;
T_2.0 ;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55a001376a80, 4;
    %load/vec4 v0x55a001377950_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 3 44 "$write", "%c[0;32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 45 "$display", "Hit in cache memory" {0 0 0};
    %vpi_call 3 46 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 3 49 "$write", "%c[0;33m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 50 "$display", "Miss in cache memory" {0 0 0};
    %vpi_call 3 51 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x55a001377950_0;
    %load/vec4 v0x55a0013775f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x55a001377270, 4;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x55a0013768d0, 4, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x55a0013769c0, 4, 0;
    %load/vec4 v0x55a001377950_0;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x55a001376a80, 4, 0;
T_2.3 ;
    %load/vec4 v0x55a0013776e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 3 57 "$write", "%c[0;34m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 58 "$display", "Data update in cache" {0 0 0};
    %vpi_call 3 59 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x55a001377500_0;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55a0013777d0_0;
    %pad/u 9;
    %muli 32, 0, 9;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x55a0013768d0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x55a0013769c0, 4, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55a0013776e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %vpi_call 3 64 "$write", "%c[0;35m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 3 65 "$display", "Data read from cache" {0 0 0};
    %vpi_call 3 66 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x55a0013775f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55a0013768d0, 4;
    %load/vec4 v0x55a0013777d0_0;
    %pad/u 9;
    %muli 32, 0, 9;
    %part/u 32;
    %store/vec4 v0x55a001377890_0, 0, 32;
T_2.6 ;
T_2.5 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a001341ae0;
T_3 ;
    %vpi_call 2 19 "$dumpfile", "testBench.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55a001341ae0;
T_4 ;
    %fork TD_top.tb.ram.initialize, S_0x55a001376fa0;
    %join;
    %fork TD_top.tb.cache.initialize, S_0x55a001376600;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001377bf0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55a001377af0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001377de0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 11003387, 0, 24;
    %store/vec4 v0x55a001377af0_0, 0, 24;
    %pushi/vec4 46426, 0, 32;
    %store/vec4 v0x55a001377ce0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a001377de0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 11003387, 0, 24;
    %store/vec4 v0x55a001377af0_0, 0, 24;
    %pushi/vec4 4235, 0, 32;
    %store/vec4 v0x55a001377ce0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a001377de0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55a001341ae0;
T_5 ;
    %vpi_call 2 46 "$monitor", "Address = %d\011Input Data = %d\011Mode = %d\011Output Data = %d", v0x55a001377af0_0, v0x55a001377ce0_0, v0x55a001377de0_0, v0x55a001377eb0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55a001341ae0;
T_6 ;
    %delay 20, 0;
    %load/vec4 v0x55a001377bf0_0;
    %inv;
    %store/vec4 v0x55a001377bf0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testBench.v";
    "./main.v";
    "./addressDecode.v";
    "./cacheMemory.v";
    "./mainMemory.v";
