JDF B
// Created by Version 2.0 
PROJECT MacceleratorSE_LC4256C
DESIGN macceleratorse_lc4256c Normal
DEVKIT LC4256C-10T100I
ENTRY Pure Verilog HDL
MODULE ..\fsb.v
MODSTYLE FSB Normal
MODULE ..\iobm.v
MODSTYLE IOBM Normal
MODULE ..\cs.v
MODSTYLE CS Normal
MODULE ..\iobs.v
MODSTYLE IOBS Normal
MODULE ..\maccelerator-se.v
MODSTYLE MacceleratorSE Normal
MODULE ..\ram.v
MODSTYLE RAM Normal
SYNTHESIS_TOOL LSE
SIMULATOR_TOOL ActiveHDL
TOPMODULE MacceleratorSE
