# CSE-Bubble-Processor
This repository contains processor from scratch using Verilog and MIPS as a course project for CS220(Computer Organization)


### Steps to run the processor
Store all the files in a single directory
run the toptb.v file, using the following command:

```iverilog -o toptb toptb.v ; if ($?) { vvp toptb }```

