// Seed: 3192427968
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output wire id_2,
    output supply0 id_3,
    input wire id_4,
    output wire id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    output wor id_9,
    input supply1 id_10,
    input wire id_11,
    input wor id_12,
    input supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input wor id_18,
    output tri0 id_19,
    output supply1 id_20,
    input wor id_21,
    output supply1 id_22,
    input wand id_23,
    input wor id_24,
    output wor id_25,
    input uwire id_26,
    input supply1 id_27,
    output tri1 id_28,
    input wor id_29,
    input tri0 id_30,
    input uwire id_31,
    input tri id_32,
    input wor id_33,
    output wor id_34,
    input uwire id_35,
    input wire id_36
    , id_43,
    input wire id_37,
    input tri id_38,
    input tri id_39,
    input wire id_40
    , id_44,
    input uwire id_41
);
  wire id_45;
  assign id_3 = 1;
  assign id_6 = 1;
  assign id_28 = 1'b0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input supply0 id_6,
    output wor id_7,
    output wor id_8,
    output tri id_9,
    input uwire id_10
);
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_4,
      id_1,
      id_8,
      id_6,
      id_3,
      id_8,
      id_10,
      id_5,
      id_6,
      id_3,
      id_4,
      id_9,
      id_10,
      id_3,
      id_4,
      id_1,
      id_8,
      id_5,
      id_9,
      id_3,
      id_6,
      id_1,
      id_5,
      id_0,
      id_2,
      id_10,
      id_3,
      id_0,
      id_6,
      id_5,
      id_8,
      id_6,
      id_6,
      id_10,
      id_6,
      id_10,
      id_10,
      id_6
  );
endmodule
