
Proj3Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d28  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08007eb8  08007eb8  00017eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800800c  0800800c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800800c  0800800c  0001800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008014  08008014  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008014  08008014  00018014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008018  08008018  00018018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800801c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003214  20000074  08008090  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003288  08008090  00023288  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ee61  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000391f  00000000  00000000  0003ef05  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017a8  00000000  00000000  00042828  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001600  00000000  00000000  00043fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00004b60  00000000  00000000  000455d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013492  00000000  00000000  0004a130  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fe8ba  00000000  00000000  0005d5c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015be7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065c0  00000000  00000000  0015bef8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007ea0 	.word	0x08007ea0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007ea0 	.word	0x08007ea0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000584:	f000 fdd8 	bl	8001138 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000588:	f000 f844 	bl	8000614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058c:	f000 f978 	bl	8000880 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000590:	f000 f946 	bl	8000820 <MX_USART2_UART_Init>
  MX_RNG_Init();
 8000594:	f000 f8da 	bl	800074c <MX_RNG_Init>
  MX_TIM2_Init();
 8000598:	f000 f8ec 	bl	8000774 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800059c:	4812      	ldr	r0, [pc, #72]	; (80005e8 <main+0x68>)
 800059e:	f002 fd07 	bl	8002fb0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 80005a2:	f004 f879 	bl	8004698 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myMutex01 */
  myMutex01Handle = osMutexNew(&myMutex01_attributes);
 80005a6:	4811      	ldr	r0, [pc, #68]	; (80005ec <main+0x6c>)
 80005a8:	f004 f9b4 	bl	8004914 <osMutexNew>
 80005ac:	4602      	mov	r2, r0
 80005ae:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <main+0x70>)
 80005b0:	601a      	str	r2, [r3, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of myBinarySem01 */
  myBinarySem01Handle = osSemaphoreNew(1, 1, &myBinarySem01_attributes);
 80005b2:	4a10      	ldr	r2, [pc, #64]	; (80005f4 <main+0x74>)
 80005b4:	2101      	movs	r1, #1
 80005b6:	2001      	movs	r0, #1
 80005b8:	f004 fa46 	bl	8004a48 <osSemaphoreNew>
 80005bc:	4602      	mov	r2, r0
 80005be:	4b0e      	ldr	r3, [pc, #56]	; (80005f8 <main+0x78>)
 80005c0:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005c2:	4a0e      	ldr	r2, [pc, #56]	; (80005fc <main+0x7c>)
 80005c4:	2100      	movs	r1, #0
 80005c6:	480e      	ldr	r0, [pc, #56]	; (8000600 <main+0x80>)
 80005c8:	f004 f8d0 	bl	800476c <osThreadNew>
 80005cc:	4602      	mov	r2, r0
 80005ce:	4b0d      	ldr	r3, [pc, #52]	; (8000604 <main+0x84>)
 80005d0:	601a      	str	r2, [r3, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80005d2:	4a0d      	ldr	r2, [pc, #52]	; (8000608 <main+0x88>)
 80005d4:	2100      	movs	r1, #0
 80005d6:	480d      	ldr	r0, [pc, #52]	; (800060c <main+0x8c>)
 80005d8:	f004 f8c8 	bl	800476c <osThreadNew>
 80005dc:	4602      	mov	r2, r0
 80005de:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <main+0x90>)
 80005e0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005e2:	f004 f88d 	bl	8004700 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005e6:	e7fe      	b.n	80005e6 <main+0x66>
 80005e8:	2000313c 	.word	0x2000313c
 80005ec:	08007f70 	.word	0x08007f70
 80005f0:	200031fc 	.word	0x200031fc
 80005f4:	08007f80 	.word	0x08007f80
 80005f8:	20003138 	.word	0x20003138
 80005fc:	08007f28 	.word	0x08007f28
 8000600:	08000c81 	.word	0x08000c81
 8000604:	20003120 	.word	0x20003120
 8000608:	08007f4c 	.word	0x08007f4c
 800060c:	08000cd5 	.word	0x08000cd5
 8000610:	20003124 	.word	0x20003124

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b0b8      	sub	sp, #224	; 0xe0
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800061e:	2244      	movs	r2, #68	; 0x44
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f007 f837 	bl	8007696 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000628:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000638:	463b      	mov	r3, r7
 800063a:	2288      	movs	r2, #136	; 0x88
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f007 f829 	bl	8007696 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000644:	f001 f89a 	bl	800177c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000648:	4b3e      	ldr	r3, [pc, #248]	; (8000744 <SystemClock_Config+0x130>)
 800064a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800064e:	4a3d      	ldr	r2, [pc, #244]	; (8000744 <SystemClock_Config+0x130>)
 8000650:	f023 0318 	bic.w	r3, r3, #24
 8000654:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000658:	2314      	movs	r3, #20
 800065a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800065e:	2301      	movs	r3, #1
 8000660:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000664:	2301      	movs	r3, #1
 8000666:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800066a:	2300      	movs	r3, #0
 800066c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000670:	2360      	movs	r3, #96	; 0x60
 8000672:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000676:	2302      	movs	r3, #2
 8000678:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800067c:	2301      	movs	r3, #1
 800067e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000682:	2301      	movs	r3, #1
 8000684:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000688:	2328      	movs	r3, #40	; 0x28
 800068a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800068e:	2307      	movs	r3, #7
 8000690:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000694:	2302      	movs	r3, #2
 8000696:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800069a:	2302      	movs	r3, #2
 800069c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80006a4:	4618      	mov	r0, r3
 80006a6:	f001 f8dd 	bl	8001864 <HAL_RCC_OscConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80006b0:	f000 fb48 	bl	8000d44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b4:	230f      	movs	r3, #15
 80006b6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ba:	2303      	movs	r3, #3
 80006bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006d2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80006d6:	2104      	movs	r1, #4
 80006d8:	4618      	mov	r0, r3
 80006da:	f001 fca9 	bl	8002030 <HAL_RCC_ClockConfig>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80006e4:	f000 fb2e 	bl	8000d44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RNG;
 80006e8:	4b17      	ldr	r3, [pc, #92]	; (8000748 <SystemClock_Config+0x134>)
 80006ea:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 80006f0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80006f4:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80006f6:	2301      	movs	r3, #1
 80006f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80006fa:	2301      	movs	r3, #1
 80006fc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80006fe:	2310      	movs	r3, #16
 8000700:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000702:	2307      	movs	r3, #7
 8000704:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000706:	2302      	movs	r3, #2
 8000708:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800070a:	2302      	movs	r3, #2
 800070c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800070e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000712:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000714:	463b      	mov	r3, r7
 8000716:	4618      	mov	r0, r3
 8000718:	f001 fec0 	bl	800249c <HAL_RCCEx_PeriphCLKConfig>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0x112>
  {
    Error_Handler();
 8000722:	f000 fb0f 	bl	8000d44 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000726:	f44f 7000 	mov.w	r0, #512	; 0x200
 800072a:	f001 f845 	bl	80017b8 <HAL_PWREx_ControlVoltageScaling>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x124>
  {
    Error_Handler();
 8000734:	f000 fb06 	bl	8000d44 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000738:	f002 f996 	bl	8002a68 <HAL_RCCEx_EnableMSIPLLMode>
}
 800073c:	bf00      	nop
 800073e:	37e0      	adds	r7, #224	; 0xe0
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40021000 	.word	0x40021000
 8000748:	00040002 	.word	0x00040002

0800074c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <MX_RNG_Init+0x20>)
 8000752:	4a07      	ldr	r2, [pc, #28]	; (8000770 <MX_RNG_Init+0x24>)
 8000754:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000756:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_RNG_Init+0x20>)
 8000758:	f002 fb60 	bl	8002e1c <HAL_RNG_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000762:	f000 faef 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20003128 	.word	0x20003128
 8000770:	50060800 	.word	0x50060800

08000774 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b088      	sub	sp, #32
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800077a:	f107 0310 	add.w	r3, r7, #16
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000792:	4b22      	ldr	r3, [pc, #136]	; (800081c <MX_TIM2_Init+0xa8>)
 8000794:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000798:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 13332;
 800079a:	4b20      	ldr	r3, [pc, #128]	; (800081c <MX_TIM2_Init+0xa8>)
 800079c:	f243 4214 	movw	r2, #13332	; 0x3414
 80007a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a2:	4b1e      	ldr	r3, [pc, #120]	; (800081c <MX_TIM2_Init+0xa8>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80007a8:	4b1c      	ldr	r3, [pc, #112]	; (800081c <MX_TIM2_Init+0xa8>)
 80007aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b0:	4b1a      	ldr	r3, [pc, #104]	; (800081c <MX_TIM2_Init+0xa8>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80007b6:	4b19      	ldr	r3, [pc, #100]	; (800081c <MX_TIM2_Init+0xa8>)
 80007b8:	2280      	movs	r2, #128	; 0x80
 80007ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007bc:	4817      	ldr	r0, [pc, #92]	; (800081c <MX_TIM2_Init+0xa8>)
 80007be:	f002 fbcc 	bl	8002f5a <HAL_TIM_Base_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80007c8:	f000 fabc 	bl	8000d44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007d2:	f107 0310 	add.w	r3, r7, #16
 80007d6:	4619      	mov	r1, r3
 80007d8:	4810      	ldr	r0, [pc, #64]	; (800081c <MX_TIM2_Init+0xa8>)
 80007da:	f002 fd32 	bl	8003242 <HAL_TIM_ConfigClockSource>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80007e4:	f000 faae 	bl	8000d44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007e8:	2300      	movs	r3, #0
 80007ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	4619      	mov	r1, r3
 80007f4:	4809      	ldr	r0, [pc, #36]	; (800081c <MX_TIM2_Init+0xa8>)
 80007f6:	f002 ff39 	bl	800366c <HAL_TIMEx_MasterConfigSynchronization>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000800:	f000 faa0 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_NVIC_SetPriority(TIM2_IRQn,0,0);
 8000804:	2200      	movs	r2, #0
 8000806:	2100      	movs	r1, #0
 8000808:	201c      	movs	r0, #28
 800080a:	f000 fd8b 	bl	8001324 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800080e:	201c      	movs	r0, #28
 8000810:	f000 fda4 	bl	800135c <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM2_Init 2 */

}
 8000814:	bf00      	nop
 8000816:	3720      	adds	r7, #32
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	2000313c 	.word	0x2000313c

08000820 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000824:	4b14      	ldr	r3, [pc, #80]	; (8000878 <MX_USART2_UART_Init+0x58>)
 8000826:	4a15      	ldr	r2, [pc, #84]	; (800087c <MX_USART2_UART_Init+0x5c>)
 8000828:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800082a:	4b13      	ldr	r3, [pc, #76]	; (8000878 <MX_USART2_UART_Init+0x58>)
 800082c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000830:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000832:	4b11      	ldr	r3, [pc, #68]	; (8000878 <MX_USART2_UART_Init+0x58>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000838:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <MX_USART2_UART_Init+0x58>)
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_USART2_UART_Init+0x58>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000844:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <MX_USART2_UART_Init+0x58>)
 8000846:	220c      	movs	r2, #12
 8000848:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084a:	4b0b      	ldr	r3, [pc, #44]	; (8000878 <MX_USART2_UART_Init+0x58>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000850:	4b09      	ldr	r3, [pc, #36]	; (8000878 <MX_USART2_UART_Init+0x58>)
 8000852:	2200      	movs	r2, #0
 8000854:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000856:	4b08      	ldr	r3, [pc, #32]	; (8000878 <MX_USART2_UART_Init+0x58>)
 8000858:	2200      	movs	r2, #0
 800085a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <MX_USART2_UART_Init+0x58>)
 800085e:	2200      	movs	r2, #0
 8000860:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000862:	4805      	ldr	r0, [pc, #20]	; (8000878 <MX_USART2_UART_Init+0x58>)
 8000864:	f002 ffa8 	bl	80037b8 <HAL_UART_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800086e:	f000 fa69 	bl	8000d44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	2000317c 	.word	0x2000317c
 800087c:	40004400 	.word	0x40004400

08000880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08c      	sub	sp, #48	; 0x30
 8000884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000886:	f107 031c 	add.w	r3, r7, #28
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000896:	4bb7      	ldr	r3, [pc, #732]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089a:	4ab6      	ldr	r2, [pc, #728]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 800089c:	f043 0310 	orr.w	r3, r3, #16
 80008a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008a2:	4bb4      	ldr	r3, [pc, #720]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a6:	f003 0310 	and.w	r3, r3, #16
 80008aa:	61bb      	str	r3, [r7, #24]
 80008ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ae:	4bb1      	ldr	r3, [pc, #708]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b2:	4ab0      	ldr	r2, [pc, #704]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008b4:	f043 0304 	orr.w	r3, r3, #4
 80008b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ba:	4bae      	ldr	r3, [pc, #696]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008be:	f003 0304 	and.w	r3, r3, #4
 80008c2:	617b      	str	r3, [r7, #20]
 80008c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008c6:	4bab      	ldr	r3, [pc, #684]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ca:	4aaa      	ldr	r2, [pc, #680]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008d2:	4ba8      	ldr	r3, [pc, #672]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008da:	613b      	str	r3, [r7, #16]
 80008dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008de:	4ba5      	ldr	r3, [pc, #660]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e2:	4aa4      	ldr	r2, [pc, #656]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ea:	4ba2      	ldr	r3, [pc, #648]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f6:	4b9f      	ldr	r3, [pc, #636]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fa:	4a9e      	ldr	r2, [pc, #632]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 80008fc:	f043 0302 	orr.w	r3, r3, #2
 8000900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000902:	4b9c      	ldr	r3, [pc, #624]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 8000904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000906:	f003 0302 	and.w	r3, r3, #2
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800090e:	4b99      	ldr	r3, [pc, #612]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000912:	4a98      	ldr	r2, [pc, #608]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 8000914:	f043 0308 	orr.w	r3, r3, #8
 8000918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091a:	4b96      	ldr	r3, [pc, #600]	; (8000b74 <MX_GPIO_Init+0x2f4>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091e:	f003 0308 	and.w	r3, r3, #8
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f240 1109 	movw	r1, #265	; 0x109
 800092c:	4892      	ldr	r0, [pc, #584]	; (8000b78 <MX_GPIO_Init+0x2f8>)
 800092e:	f000 ff0d 	bl	800174c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	210c      	movs	r1, #12
 8000936:	4891      	ldr	r0, [pc, #580]	; (8000b7c <MX_GPIO_Init+0x2fc>)
 8000938:	f000 ff08 	bl	800174c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000942:	488f      	ldr	r0, [pc, #572]	; (8000b80 <MX_GPIO_Init+0x300>)
 8000944:	f000 ff02 	bl	800174c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8000948:	2200      	movs	r2, #0
 800094a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800094e:	488c      	ldr	r0, [pc, #560]	; (8000b80 <MX_GPIO_Init+0x300>)
 8000950:	f000 fefc 	bl	800174c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8000954:	2200      	movs	r2, #0
 8000956:	2180      	movs	r1, #128	; 0x80
 8000958:	488a      	ldr	r0, [pc, #552]	; (8000b84 <MX_GPIO_Init+0x304>)
 800095a:	f000 fef7 	bl	800174c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin 
                           AUDIO_DIN_Pin */
  GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin 
 800095e:	23f4      	movs	r3, #244	; 0xf4
 8000960:	61fb      	str	r3, [r7, #28]
                          |AUDIO_DIN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096a:	2303      	movs	r3, #3
 800096c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800096e:	230d      	movs	r3, #13
 8000970:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000972:	f107 031c 	add.w	r3, r7, #28
 8000976:	4619      	mov	r1, r3
 8000978:	487f      	ldr	r0, [pc, #508]	; (8000b78 <MX_GPIO_Init+0x2f8>)
 800097a:	f000 fd3f 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 800097e:	2308      	movs	r3, #8
 8000980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000982:	2301      	movs	r3, #1
 8000984:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800098a:	2302      	movs	r3, #2
 800098c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 800098e:	f107 031c 	add.w	r3, r7, #28
 8000992:	4619      	mov	r1, r3
 8000994:	4878      	ldr	r0, [pc, #480]	; (8000b78 <MX_GPIO_Init+0x2f8>)
 8000996:	f000 fd31 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 800099a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800099e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a0:	4b79      	ldr	r3, [pc, #484]	; (8000b88 <MX_GPIO_Init+0x308>)
 80009a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009a8:	f107 031c 	add.w	r3, r7, #28
 80009ac:	4619      	mov	r1, r3
 80009ae:	4874      	ldr	r0, [pc, #464]	; (8000b80 <MX_GPIO_Init+0x300>)
 80009b0:	f000 fd24 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 80009b4:	2307      	movs	r3, #7
 80009b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b8:	2300      	movs	r3, #0
 80009ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c0:	f107 031c 	add.w	r3, r7, #28
 80009c4:	4619      	mov	r1, r3
 80009c6:	486e      	ldr	r0, [pc, #440]	; (8000b80 <MX_GPIO_Init+0x300>)
 80009c8:	f000 fd18 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : VLCD_Pin SEG22_Pin SEG1_Pin SEG14_Pin 
                           SEG9_Pin SEG13_Pin */
  GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 80009cc:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80009d0:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d2:	2302      	movs	r3, #2
 80009d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009da:	2300      	movs	r3, #0
 80009dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80009de:	230b      	movs	r3, #11
 80009e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	4619      	mov	r1, r3
 80009e8:	4865      	ldr	r0, [pc, #404]	; (8000b80 <MX_GPIO_Init+0x300>)
 80009ea:	f000 fd07 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin 
                           JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin 
 80009ee:	232f      	movs	r3, #47	; 0x2f
 80009f0:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f2:	2300      	movs	r3, #0
 80009f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009f6:	2302      	movs	r3, #2
 80009f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	4619      	mov	r1, r3
 8000a00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a04:	f000 fcfa 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000a08:	2310      	movs	r3, #16
 8000a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a0c:	4b5e      	ldr	r3, [pc, #376]	; (8000b88 <MX_GPIO_Init+0x308>)
 8000a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000a14:	f107 031c 	add.w	r3, r7, #28
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a1e:	f000 fced 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG23_Pin SEG0_Pin COM0_Pin COM1_Pin 
                           COM2_Pin SEG10_Pin */
  GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8000a22:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000a26:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000a34:	230b      	movs	r3, #11
 8000a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a38:	f107 031c 	add.w	r3, r7, #28
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a42:	f000 fcdb 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG21_Pin SEG2_Pin SEG20_Pin SEG3_Pin 
                           SEG19_Pin SEG4_Pin SEG11_Pin SEG12_Pin 
                           COM3_Pin */
  GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin 
 8000a46:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000a4a:	61fb      	str	r3, [r7, #28]
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin 
                          |COM3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	2300      	movs	r3, #0
 8000a52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000a58:	230b      	movs	r3, #11
 8000a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	f107 031c 	add.w	r3, r7, #28
 8000a60:	4619      	mov	r1, r3
 8000a62:	4846      	ldr	r0, [pc, #280]	; (8000b7c <MX_GPIO_Init+0x2fc>)
 8000a64:	f000 fcca 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000a68:	2304      	movs	r3, #4
 8000a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a70:	2301      	movs	r3, #1
 8000a72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a74:	2303      	movs	r3, #3
 8000a76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8000a78:	f107 031c 	add.w	r3, r7, #28
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	483f      	ldr	r0, [pc, #252]	; (8000b7c <MX_GPIO_Init+0x2fc>)
 8000a80:	f000 fcbc 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8000a84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a92:	2303      	movs	r3, #3
 8000a94:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8000a96:	f107 031c 	add.w	r3, r7, #28
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4836      	ldr	r0, [pc, #216]	; (8000b78 <MX_GPIO_Init+0x2f8>)
 8000a9e:	f000 fcad 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_CLK_Pin */
  GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8000aa2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ab4:	230d      	movs	r3, #13
 8000ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	4619      	mov	r1, r3
 8000abe:	482e      	ldr	r0, [pc, #184]	; (8000b78 <MX_GPIO_Init+0x2f8>)
 8000ac0:	f000 fc9c 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_CLK_Pin QSPI_CS_Pin QSPI_D0_Pin QSPI_D1_Pin 
                           QSPI_D2_Pin QSPI_D3_Pin */
  GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8000ac4:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8000ac8:	61fb      	str	r3, [r7, #28]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aca:	2302      	movs	r3, #2
 8000acc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000ad6:	230a      	movs	r3, #10
 8000ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ada:	f107 031c 	add.w	r3, r7, #28
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4825      	ldr	r0, [pc, #148]	; (8000b78 <MX_GPIO_Init+0x2f8>)
 8000ae2:	f000 fc8b 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
  GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8000ae6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000aec:	2312      	movs	r3, #18
 8000aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af4:	2303      	movs	r3, #3
 8000af6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000af8:	2304      	movs	r3, #4
 8000afa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000afc:	f107 031c 	add.w	r3, r7, #28
 8000b00:	4619      	mov	r1, r3
 8000b02:	481e      	ldr	r0, [pc, #120]	; (8000b7c <MX_GPIO_Init+0x2fc>)
 8000b04:	f000 fc7a 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG18_Pin SEG5_Pin SEG17_Pin SEG6_Pin 
                           SEG16_Pin SEG7_Pin SEG15_Pin SEG8_Pin */
  GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8000b08:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000b0c:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b16:	2300      	movs	r3, #0
 8000b18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8000b1a:	230b      	movs	r3, #11
 8000b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b1e:	f107 031c 	add.w	r3, r7, #28
 8000b22:	4619      	mov	r1, r3
 8000b24:	4817      	ldr	r0, [pc, #92]	; (8000b84 <MX_GPIO_Init+0x304>)
 8000b26:	f000 fc69 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8000b2a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8000b2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3c:	f107 031c 	add.w	r3, r7, #28
 8000b40:	4619      	mov	r1, r3
 8000b42:	480f      	ldr	r0, [pc, #60]	; (8000b80 <MX_GPIO_Init+0x300>)
 8000b44:	f000 fc5a 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000b48:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b56:	2303      	movs	r3, #3
 8000b58:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b5a:	230a      	movs	r3, #10
 8000b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5e:	f107 031c 	add.w	r3, r7, #28
 8000b62:	4619      	mov	r1, r3
 8000b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b68:	f000 fc48 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8000b6c:	2305      	movs	r3, #5
 8000b6e:	61fb      	str	r3, [r7, #28]
 8000b70:	e00c      	b.n	8000b8c <MX_GPIO_Init+0x30c>
 8000b72:	bf00      	nop
 8000b74:	40021000 	.word	0x40021000
 8000b78:	48001000 	.word	0x48001000
 8000b7c:	48000400 	.word	0x48000400
 8000b80:	48000800 	.word	0x48000800
 8000b84:	48000c00 	.word	0x48000c00
 8000b88:	10120000 	.word	0x10120000
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b8c:	4b38      	ldr	r3, [pc, #224]	; (8000c70 <MX_GPIO_Init+0x3f0>)
 8000b8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b94:	f107 031c 	add.w	r3, r7, #28
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4836      	ldr	r0, [pc, #216]	; (8000c74 <MX_GPIO_Init+0x3f4>)
 8000b9c:	f000 fc2e 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_SCK_Pin MEMS_MISO_Pin MEMS_MOSI_Pin */
  GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 8000ba0:	231a      	movs	r3, #26
 8000ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bac:	2303      	movs	r3, #3
 8000bae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bb0:	2305      	movs	r3, #5
 8000bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bb4:	f107 031c 	add.w	r3, r7, #28
 8000bb8:	4619      	mov	r1, r3
 8000bba:	482e      	ldr	r0, [pc, #184]	; (8000c74 <MX_GPIO_Init+0x3f4>)
 8000bbc:	f000 fc1e 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8000bc0:	2380      	movs	r3, #128	; 0x80
 8000bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bcc:	2303      	movs	r3, #3
 8000bce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8000bd0:	f107 031c 	add.w	r3, r7, #28
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4827      	ldr	r0, [pc, #156]	; (8000c74 <MX_GPIO_Init+0x3f4>)
 8000bd8:	f000 fc10 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 8000bdc:	2308      	movs	r3, #8
 8000bde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be0:	2301      	movs	r3, #1
 8000be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4821      	ldr	r0, [pc, #132]	; (8000c78 <MX_GPIO_Init+0x3f8>)
 8000bf4:	f000 fc02 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000bf8:	23c0      	movs	r3, #192	; 0xc0
 8000bfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bfc:	2312      	movs	r3, #18
 8000bfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c00:	2301      	movs	r3, #1
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c04:	2303      	movs	r3, #3
 8000c06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0c:	f107 031c 	add.w	r3, r7, #28
 8000c10:	4619      	mov	r1, r3
 8000c12:	4819      	ldr	r0, [pc, #100]	; (8000c78 <MX_GPIO_Init+0x3f8>)
 8000c14:	f000 fbf2 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8000c18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c1e:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <MX_GPIO_Init+0x3f0>)
 8000c20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8000c26:	f107 031c 	add.w	r3, r7, #28
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4812      	ldr	r0, [pc, #72]	; (8000c78 <MX_GPIO_Init+0x3f8>)
 8000c2e:	f000 fbe5 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8000c32:	2301      	movs	r3, #1
 8000c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c36:	2301      	movs	r3, #1
 8000c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8000c42:	f107 031c 	add.w	r3, r7, #28
 8000c46:	4619      	mov	r1, r3
 8000c48:	480c      	ldr	r0, [pc, #48]	; (8000c7c <MX_GPIO_Init+0x3fc>)
 8000c4a:	f000 fbd7 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c52:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <MX_GPIO_Init+0x3f0>)
 8000c54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4806      	ldr	r0, [pc, #24]	; (8000c7c <MX_GPIO_Init+0x3fc>)
 8000c62:	f000 fbcb 	bl	80013fc <HAL_GPIO_Init>

}
 8000c66:	bf00      	nop
 8000c68:	3730      	adds	r7, #48	; 0x30
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	10120000 	.word	0x10120000
 8000c74:	48000c00 	.word	0x48000c00
 8000c78:	48000400 	.word	0x48000400
 8000c7c:	48001000 	.word	0x48001000

08000c80 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b08c      	sub	sp, #48	; 0x30
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  uint32_t rand;
	  HAL_RNG_GenerateRandomNumber(&hrng, &rand);
 8000c88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480e      	ldr	r0, [pc, #56]	; (8000cc8 <StartDefaultTask+0x48>)
 8000c90:	f002 f914 	bl	8002ebc <HAL_RNG_GenerateRandomNumber>
	  osDelay(1000);
 8000c94:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c98:	f003 fe0e 	bl	80048b8 <osDelay>
	  uint8_t buffer[32];
	  //HAL_UART_Receive(&huart2, buffer, sizeof(buffer), HAL_MAX_DELAY);
	  sprintf(buffer,"%u\r\n",rand);
 8000c9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000c9e:	f107 030c 	add.w	r3, r7, #12
 8000ca2:	490a      	ldr	r1, [pc, #40]	; (8000ccc <StartDefaultTask+0x4c>)
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f006 fcff 	bl	80076a8 <siprintf>
	  HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8000caa:	f107 030c 	add.w	r3, r7, #12
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fa8e 	bl	80001d0 <strlen>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	f107 010c 	add.w	r1, r7, #12
 8000cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc0:	4803      	ldr	r0, [pc, #12]	; (8000cd0 <StartDefaultTask+0x50>)
 8000cc2:	f002 fdc7 	bl	8003854 <HAL_UART_Transmit>
  {
 8000cc6:	e7df      	b.n	8000c88 <StartDefaultTask+0x8>
 8000cc8:	20003128 	.word	0x20003128
 8000ccc:	08007eec 	.word	0x08007eec
 8000cd0:	2000317c 	.word	0x2000317c

08000cd4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b087      	sub	sp, #28
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1000);
 8000cdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ce0:	f003 fdea 	bl	80048b8 <osDelay>
	  uint8_t buffer[16]="ThreadCall\r\n";
 8000ce4:	4b0c      	ldr	r3, [pc, #48]	; (8000d18 <StartTask02+0x44>)
 8000ce6:	f107 0408 	add.w	r4, r7, #8
 8000cea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cec:	c407      	stmia	r4!, {r0, r1, r2}
 8000cee:	7023      	strb	r3, [r4, #0]
 8000cf0:	f107 0315 	add.w	r3, r7, #21
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	801a      	strh	r2, [r3, #0]
 8000cf8:	709a      	strb	r2, [r3, #2]
	  HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8000cfa:	f107 0308 	add.w	r3, r7, #8
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff fa66 	bl	80001d0 <strlen>
 8000d04:	4603      	mov	r3, r0
 8000d06:	b29a      	uxth	r2, r3
 8000d08:	f107 0108 	add.w	r1, r7, #8
 8000d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d10:	4802      	ldr	r0, [pc, #8]	; (8000d1c <StartTask02+0x48>)
 8000d12:	f002 fd9f 	bl	8003854 <HAL_UART_Transmit>
  {
 8000d16:	e7e1      	b.n	8000cdc <StartTask02+0x8>
 8000d18:	08007ef4 	.word	0x08007ef4
 8000d1c:	2000317c 	.word	0x2000317c

08000d20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a04      	ldr	r2, [pc, #16]	; (8000d40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d101      	bne.n	8000d36 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d32:	f000 fa21 	bl	8001178 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	40012c00 	.word	0x40012c00

08000d44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
	...

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5a:	4b11      	ldr	r3, [pc, #68]	; (8000da0 <HAL_MspInit+0x4c>)
 8000d5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d5e:	4a10      	ldr	r2, [pc, #64]	; (8000da0 <HAL_MspInit+0x4c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6613      	str	r3, [r2, #96]	; 0x60
 8000d66:	4b0e      	ldr	r3, [pc, #56]	; (8000da0 <HAL_MspInit+0x4c>)
 8000d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d72:	4b0b      	ldr	r3, [pc, #44]	; (8000da0 <HAL_MspInit+0x4c>)
 8000d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d76:	4a0a      	ldr	r2, [pc, #40]	; (8000da0 <HAL_MspInit+0x4c>)
 8000d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d7c:	6593      	str	r3, [r2, #88]	; 0x58
 8000d7e:	4b08      	ldr	r3, [pc, #32]	; (8000da0 <HAL_MspInit+0x4c>)
 8000d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d86:	603b      	str	r3, [r7, #0]
 8000d88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	210f      	movs	r1, #15
 8000d8e:	f06f 0001 	mvn.w	r0, #1
 8000d92:	f000 fac7 	bl	8001324 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40021000 	.word	0x40021000

08000da4 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <HAL_RNG_MspInit+0x38>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d10b      	bne.n	8000dce <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000db6:	4b0a      	ldr	r3, [pc, #40]	; (8000de0 <HAL_RNG_MspInit+0x3c>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dba:	4a09      	ldr	r2, [pc, #36]	; (8000de0 <HAL_RNG_MspInit+0x3c>)
 8000dbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dc2:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <HAL_RNG_MspInit+0x3c>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8000dce:	bf00      	nop
 8000dd0:	3714      	adds	r7, #20
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	50060800 	.word	0x50060800
 8000de0:	40021000 	.word	0x40021000

08000de4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000df4:	d113      	bne.n	8000e1e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000df6:	4b0c      	ldr	r3, [pc, #48]	; (8000e28 <HAL_TIM_Base_MspInit+0x44>)
 8000df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <HAL_TIM_Base_MspInit+0x44>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6593      	str	r3, [r2, #88]	; 0x58
 8000e02:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <HAL_TIM_Base_MspInit+0x44>)
 8000e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2105      	movs	r1, #5
 8000e12:	201c      	movs	r0, #28
 8000e14:	f000 fa86 	bl	8001324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e18:	201c      	movs	r0, #28
 8000e1a:	f000 fa9f 	bl	800135c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40021000 	.word	0x40021000

08000e2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08a      	sub	sp, #40	; 0x28
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e34:	f107 0314 	add.w	r3, r7, #20
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a1b      	ldr	r2, [pc, #108]	; (8000eb8 <HAL_UART_MspInit+0x8c>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d12f      	bne.n	8000eae <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	; (8000ebc <HAL_UART_MspInit+0x90>)
 8000e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e52:	4a1a      	ldr	r2, [pc, #104]	; (8000ebc <HAL_UART_MspInit+0x90>)
 8000e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e58:	6593      	str	r3, [r2, #88]	; 0x58
 8000e5a:	4b18      	ldr	r3, [pc, #96]	; (8000ebc <HAL_UART_MspInit+0x90>)
 8000e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <HAL_UART_MspInit+0x90>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6a:	4a14      	ldr	r2, [pc, #80]	; (8000ebc <HAL_UART_MspInit+0x90>)
 8000e6c:	f043 0308 	orr.w	r3, r3, #8
 8000e70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e72:	4b12      	ldr	r3, [pc, #72]	; (8000ebc <HAL_UART_MspInit+0x90>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e76:	f003 0308 	and.w	r3, r3, #8
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e7e:	2360      	movs	r3, #96	; 0x60
 8000e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e86:	2301      	movs	r3, #1
 8000e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e8e:	2307      	movs	r3, #7
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e92:	f107 0314 	add.w	r3, r7, #20
 8000e96:	4619      	mov	r1, r3
 8000e98:	4809      	ldr	r0, [pc, #36]	; (8000ec0 <HAL_UART_MspInit+0x94>)
 8000e9a:	f000 faaf 	bl	80013fc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2105      	movs	r1, #5
 8000ea2:	2026      	movs	r0, #38	; 0x26
 8000ea4:	f000 fa3e 	bl	8001324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ea8:	2026      	movs	r0, #38	; 0x26
 8000eaa:	f000 fa57 	bl	800135c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000eae:	bf00      	nop
 8000eb0:	3728      	adds	r7, #40	; 0x28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40004400 	.word	0x40004400
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	48000c00 	.word	0x48000c00

08000ec4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	; 0x30
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	6879      	ldr	r1, [r7, #4]
 8000ed8:	2019      	movs	r0, #25
 8000eda:	f000 fa23 	bl	8001324 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8000ede:	2019      	movs	r0, #25
 8000ee0:	f000 fa3c 	bl	800135c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000ee4:	4b1e      	ldr	r3, [pc, #120]	; (8000f60 <HAL_InitTick+0x9c>)
 8000ee6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ee8:	4a1d      	ldr	r2, [pc, #116]	; (8000f60 <HAL_InitTick+0x9c>)
 8000eea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000eee:	6613      	str	r3, [r2, #96]	; 0x60
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	; (8000f60 <HAL_InitTick+0x9c>)
 8000ef2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ef4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000efc:	f107 0210 	add.w	r2, r7, #16
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	4611      	mov	r1, r2
 8000f06:	4618      	mov	r0, r3
 8000f08:	f001 fa36 	bl	8002378 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f0c:	f001 fa1e 	bl	800234c <HAL_RCC_GetPCLK2Freq>
 8000f10:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f14:	4a13      	ldr	r2, [pc, #76]	; (8000f64 <HAL_InitTick+0xa0>)
 8000f16:	fba2 2303 	umull	r2, r3, r2, r3
 8000f1a:	0c9b      	lsrs	r3, r3, #18
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <HAL_InitTick+0xa4>)
 8000f22:	4a12      	ldr	r2, [pc, #72]	; (8000f6c <HAL_InitTick+0xa8>)
 8000f24:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000f26:	4b10      	ldr	r3, [pc, #64]	; (8000f68 <HAL_InitTick+0xa4>)
 8000f28:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f2c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000f2e:	4a0e      	ldr	r2, [pc, #56]	; (8000f68 <HAL_InitTick+0xa4>)
 8000f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f32:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <HAL_InitTick+0xa4>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <HAL_InitTick+0xa4>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000f40:	4809      	ldr	r0, [pc, #36]	; (8000f68 <HAL_InitTick+0xa4>)
 8000f42:	f002 f80a 	bl	8002f5a <HAL_TIM_Base_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d104      	bne.n	8000f56 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000f4c:	4806      	ldr	r0, [pc, #24]	; (8000f68 <HAL_InitTick+0xa4>)
 8000f4e:	f002 f82f 	bl	8002fb0 <HAL_TIM_Base_Start_IT>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e000      	b.n	8000f58 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3730      	adds	r7, #48	; 0x30
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40021000 	.word	0x40021000
 8000f64:	431bde83 	.word	0x431bde83
 8000f68:	20003200 	.word	0x20003200
 8000f6c:	40012c00 	.word	0x40012c00

08000f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f82:	e7fe      	b.n	8000f82 <HardFault_Handler+0x4>

08000f84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f88:	e7fe      	b.n	8000f88 <MemManage_Handler+0x4>

08000f8a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f8e:	e7fe      	b.n	8000f8e <BusFault_Handler+0x4>

08000f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <UsageFault_Handler+0x4>

08000f96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f9a:	bf00      	nop
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000fa8:	4802      	ldr	r0, [pc, #8]	; (8000fb4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000faa:	f002 f82b 	bl	8003004 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20003200 	.word	0x20003200

08000fb8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	count++;
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <TIM2_IRQHandler+0x44>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	4a0d      	ldr	r2, [pc, #52]	; (8000ffc <TIM2_IRQHandler+0x44>)
 8000fc6:	6013      	str	r3, [r2, #0]
	uint8_t buffer[16];
	sprintf(buffer, "Count: %u\r\n", count);
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <TIM2_IRQHandler+0x44>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	463b      	mov	r3, r7
 8000fce:	490c      	ldr	r1, [pc, #48]	; (8001000 <TIM2_IRQHandler+0x48>)
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f006 fb69 	bl	80076a8 <siprintf>
	HAL_UART_Transmit(&huart2, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff f8f9 	bl	80001d0 <strlen>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	4639      	mov	r1, r7
 8000fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe8:	4806      	ldr	r0, [pc, #24]	; (8001004 <TIM2_IRQHandler+0x4c>)
 8000fea:	f002 fc33 	bl	8003854 <HAL_UART_Transmit>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fee:	4806      	ldr	r0, [pc, #24]	; (8001008 <TIM2_IRQHandler+0x50>)
 8000ff0:	f002 f808 	bl	8003004 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	3710      	adds	r7, #16
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000090 	.word	0x20000090
 8001000:	08007f04 	.word	0x08007f04
 8001004:	2000317c 	.word	0x2000317c
 8001008:	2000313c 	.word	0x2000313c

0800100c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001010:	4802      	ldr	r0, [pc, #8]	; (800101c <USART2_IRQHandler+0x10>)
 8001012:	f002 fcb3 	bl	800397c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	2000317c 	.word	0x2000317c

08001020 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <_sbrk+0x50>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d102      	bne.n	8001036 <_sbrk+0x16>
		heap_end = &end;
 8001030:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <_sbrk+0x50>)
 8001032:	4a10      	ldr	r2, [pc, #64]	; (8001074 <_sbrk+0x54>)
 8001034:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <_sbrk+0x50>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <_sbrk+0x50>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4413      	add	r3, r2
 8001044:	466a      	mov	r2, sp
 8001046:	4293      	cmp	r3, r2
 8001048:	d907      	bls.n	800105a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800104a:	f006 faef 	bl	800762c <__errno>
 800104e:	4602      	mov	r2, r0
 8001050:	230c      	movs	r3, #12
 8001052:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001054:	f04f 33ff 	mov.w	r3, #4294967295
 8001058:	e006      	b.n	8001068 <_sbrk+0x48>
	}

	heap_end += incr;
 800105a:	4b05      	ldr	r3, [pc, #20]	; (8001070 <_sbrk+0x50>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	4a03      	ldr	r2, [pc, #12]	; (8001070 <_sbrk+0x50>)
 8001064:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001066:	68fb      	ldr	r3, [r7, #12]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000094 	.word	0x20000094
 8001074:	20003288 	.word	0x20003288

08001078 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800107c:	4b17      	ldr	r3, [pc, #92]	; (80010dc <SystemInit+0x64>)
 800107e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001082:	4a16      	ldr	r2, [pc, #88]	; (80010dc <SystemInit+0x64>)
 8001084:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001088:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800108c:	4b14      	ldr	r3, [pc, #80]	; (80010e0 <SystemInit+0x68>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a13      	ldr	r2, [pc, #76]	; (80010e0 <SystemInit+0x68>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001098:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <SystemInit+0x68>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800109e:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <SystemInit+0x68>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a0f      	ldr	r2, [pc, #60]	; (80010e0 <SystemInit+0x68>)
 80010a4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80010a8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80010ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80010ae:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <SystemInit+0x68>)
 80010b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010b4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010b6:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <SystemInit+0x68>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a09      	ldr	r2, [pc, #36]	; (80010e0 <SystemInit+0x68>)
 80010bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010c0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80010c2:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <SystemInit+0x68>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80010c8:	4b04      	ldr	r3, [pc, #16]	; (80010dc <SystemInit+0x64>)
 80010ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010ce:	609a      	str	r2, [r3, #8]
#endif
}
 80010d0:	bf00      	nop
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	e000ed00 	.word	0xe000ed00
 80010e0:	40021000 	.word	0x40021000

080010e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80010e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800111c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80010e8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80010ea:	e003      	b.n	80010f4 <LoopCopyDataInit>

080010ec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80010ec:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80010ee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80010f0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80010f2:	3104      	adds	r1, #4

080010f4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80010f4:	480b      	ldr	r0, [pc, #44]	; (8001124 <LoopForever+0xa>)
	ldr	r3, =_edata
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <LoopForever+0xe>)
	adds	r2, r0, r1
 80010f8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80010fa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80010fc:	d3f6      	bcc.n	80010ec <CopyDataInit>
	ldr	r2, =_sbss
 80010fe:	4a0b      	ldr	r2, [pc, #44]	; (800112c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001100:	e002      	b.n	8001108 <LoopFillZerobss>

08001102 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001102:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001104:	f842 3b04 	str.w	r3, [r2], #4

08001108 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001108:	4b09      	ldr	r3, [pc, #36]	; (8001130 <LoopForever+0x16>)
	cmp	r2, r3
 800110a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800110c:	d3f9      	bcc.n	8001102 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800110e:	f7ff ffb3 	bl	8001078 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001112:	f006 fa91 	bl	8007638 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001116:	f7ff fa33 	bl	8000580 <main>

0800111a <LoopForever>:

LoopForever:
    b LoopForever
 800111a:	e7fe      	b.n	800111a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800111c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001120:	0800801c 	.word	0x0800801c
	ldr	r0, =_sdata
 8001124:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001128:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 800112c:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001130:	20003288 	.word	0x20003288

08001134 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001134:	e7fe      	b.n	8001134 <ADC1_2_IRQHandler>
	...

08001138 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800113e:	2300      	movs	r3, #0
 8001140:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001142:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <HAL_Init+0x3c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a0b      	ldr	r2, [pc, #44]	; (8001174 <HAL_Init+0x3c>)
 8001148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800114c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800114e:	2003      	movs	r0, #3
 8001150:	f000 f8dd 	bl	800130e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001154:	2000      	movs	r0, #0
 8001156:	f7ff feb5 	bl	8000ec4 <HAL_InitTick>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d002      	beq.n	8001166 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	71fb      	strb	r3, [r7, #7]
 8001164:	e001      	b.n	800116a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001166:	f7ff fdf5 	bl	8000d54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800116a:	79fb      	ldrb	r3, [r7, #7]
}
 800116c:	4618      	mov	r0, r3
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40022000 	.word	0x40022000

08001178 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800117c:	4b05      	ldr	r3, [pc, #20]	; (8001194 <HAL_IncTick+0x1c>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b05      	ldr	r3, [pc, #20]	; (8001198 <HAL_IncTick+0x20>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4413      	add	r3, r2
 8001186:	4a03      	ldr	r2, [pc, #12]	; (8001194 <HAL_IncTick+0x1c>)
 8001188:	6013      	str	r3, [r2, #0]
}
 800118a:	bf00      	nop
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	20003240 	.word	0x20003240
 8001198:	20000008 	.word	0x20000008

0800119c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  return uwTick;
 80011a0:	4b03      	ldr	r3, [pc, #12]	; (80011b0 <HAL_GetTick+0x14>)
 80011a2:	681b      	ldr	r3, [r3, #0]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	20003240 	.word	0x20003240

080011b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d0:	4013      	ands	r3, r2
 80011d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011e6:	4a04      	ldr	r2, [pc, #16]	; (80011f8 <__NVIC_SetPriorityGrouping+0x44>)
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	60d3      	str	r3, [r2, #12]
}
 80011ec:	bf00      	nop
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <__NVIC_GetPriorityGrouping+0x18>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	0a1b      	lsrs	r3, r3, #8
 8001206:	f003 0307 	and.w	r3, r3, #7
}
 800120a:	4618      	mov	r0, r3
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	2b00      	cmp	r3, #0
 8001228:	db0b      	blt.n	8001242 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f003 021f 	and.w	r2, r3, #31
 8001230:	4907      	ldr	r1, [pc, #28]	; (8001250 <__NVIC_EnableIRQ+0x38>)
 8001232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	2001      	movs	r0, #1
 800123a:	fa00 f202 	lsl.w	r2, r0, r2
 800123e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	e000e100 	.word	0xe000e100

08001254 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001264:	2b00      	cmp	r3, #0
 8001266:	db0a      	blt.n	800127e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	b2da      	uxtb	r2, r3
 800126c:	490c      	ldr	r1, [pc, #48]	; (80012a0 <__NVIC_SetPriority+0x4c>)
 800126e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001272:	0112      	lsls	r2, r2, #4
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	440b      	add	r3, r1
 8001278:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800127c:	e00a      	b.n	8001294 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	b2da      	uxtb	r2, r3
 8001282:	4908      	ldr	r1, [pc, #32]	; (80012a4 <__NVIC_SetPriority+0x50>)
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f003 030f 	and.w	r3, r3, #15
 800128a:	3b04      	subs	r3, #4
 800128c:	0112      	lsls	r2, r2, #4
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	440b      	add	r3, r1
 8001292:	761a      	strb	r2, [r3, #24]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	e000e100 	.word	0xe000e100
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b089      	sub	sp, #36	; 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f003 0307 	and.w	r3, r3, #7
 80012ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f1c3 0307 	rsb	r3, r3, #7
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	bf28      	it	cs
 80012c6:	2304      	movcs	r3, #4
 80012c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3304      	adds	r3, #4
 80012ce:	2b06      	cmp	r3, #6
 80012d0:	d902      	bls.n	80012d8 <NVIC_EncodePriority+0x30>
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3b03      	subs	r3, #3
 80012d6:	e000      	b.n	80012da <NVIC_EncodePriority+0x32>
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012dc:	f04f 32ff 	mov.w	r2, #4294967295
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43da      	mvns	r2, r3
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	401a      	ands	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f0:	f04f 31ff 	mov.w	r1, #4294967295
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	fa01 f303 	lsl.w	r3, r1, r3
 80012fa:	43d9      	mvns	r1, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001300:	4313      	orrs	r3, r2
         );
}
 8001302:	4618      	mov	r0, r3
 8001304:	3724      	adds	r7, #36	; 0x24
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130e:	b580      	push	{r7, lr}
 8001310:	b082      	sub	sp, #8
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff ff4c 	bl	80011b4 <__NVIC_SetPriorityGrouping>
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
 8001330:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001332:	2300      	movs	r3, #0
 8001334:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001336:	f7ff ff61 	bl	80011fc <__NVIC_GetPriorityGrouping>
 800133a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	68b9      	ldr	r1, [r7, #8]
 8001340:	6978      	ldr	r0, [r7, #20]
 8001342:	f7ff ffb1 	bl	80012a8 <NVIC_EncodePriority>
 8001346:	4602      	mov	r2, r0
 8001348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff ff80 	bl	8001254 <__NVIC_SetPriority>
}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff54 	bl	8001218 <__NVIC_EnableIRQ>
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001380:	2300      	movs	r3, #0
 8001382:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d005      	beq.n	800139c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2204      	movs	r2, #4
 8001394:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	e029      	b.n	80013f0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f022 020e 	bic.w	r2, r2, #14
 80013aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f022 0201 	bic.w	r2, r2, #1
 80013ba:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c0:	f003 021c 	and.w	r2, r3, #28
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c8:	2101      	movs	r1, #1
 80013ca:	fa01 f202 	lsl.w	r2, r1, r2
 80013ce:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2201      	movs	r2, #1
 80013d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	4798      	blx	r3
    }
  }
  return status;
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b087      	sub	sp, #28
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001406:	2300      	movs	r3, #0
 8001408:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800140a:	e17f      	b.n	800170c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	2101      	movs	r1, #1
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	fa01 f303 	lsl.w	r3, r1, r3
 8001418:	4013      	ands	r3, r2
 800141a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	2b00      	cmp	r3, #0
 8001420:	f000 8171 	beq.w	8001706 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d00b      	beq.n	8001444 <HAL_GPIO_Init+0x48>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d007      	beq.n	8001444 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001438:	2b11      	cmp	r3, #17
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2b12      	cmp	r3, #18
 8001442:	d130      	bne.n	80014a6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	2203      	movs	r2, #3
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	43db      	mvns	r3, r3
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	68da      	ldr	r2, [r3, #12]
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	4313      	orrs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800147a:	2201      	movs	r2, #1
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	fa02 f303 	lsl.w	r3, r2, r3
 8001482:	43db      	mvns	r3, r3
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	091b      	lsrs	r3, r3, #4
 8001490:	f003 0201 	and.w	r2, r3, #1
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4313      	orrs	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f003 0303 	and.w	r3, r3, #3
 80014ae:	2b03      	cmp	r3, #3
 80014b0:	d118      	bne.n	80014e4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80014b8:	2201      	movs	r2, #1
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	43db      	mvns	r3, r3
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4013      	ands	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	08db      	lsrs	r3, r3, #3
 80014ce:	f003 0201 	and.w	r2, r3, #1
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	693a      	ldr	r2, [r7, #16]
 80014da:	4313      	orrs	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	2203      	movs	r2, #3
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	4313      	orrs	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	2b02      	cmp	r3, #2
 800151a:	d003      	beq.n	8001524 <HAL_GPIO_Init+0x128>
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	2b12      	cmp	r3, #18
 8001522:	d123      	bne.n	800156c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	08da      	lsrs	r2, r3, #3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	3208      	adds	r2, #8
 800152c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001530:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	f003 0307 	and.w	r3, r3, #7
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	220f      	movs	r2, #15
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	43db      	mvns	r3, r3
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	4013      	ands	r3, r2
 8001546:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	691a      	ldr	r2, [r3, #16]
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	08da      	lsrs	r2, r3, #3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	3208      	adds	r2, #8
 8001566:	6939      	ldr	r1, [r7, #16]
 8001568:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	2203      	movs	r2, #3
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	43db      	mvns	r3, r3
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	4013      	ands	r3, r2
 8001582:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f003 0203 	and.w	r2, r3, #3
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	693a      	ldr	r2, [r7, #16]
 8001596:	4313      	orrs	r3, r2
 8001598:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	693a      	ldr	r2, [r7, #16]
 800159e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f000 80ac 	beq.w	8001706 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ae:	4b5e      	ldr	r3, [pc, #376]	; (8001728 <HAL_GPIO_Init+0x32c>)
 80015b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015b2:	4a5d      	ldr	r2, [pc, #372]	; (8001728 <HAL_GPIO_Init+0x32c>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	6613      	str	r3, [r2, #96]	; 0x60
 80015ba:	4b5b      	ldr	r3, [pc, #364]	; (8001728 <HAL_GPIO_Init+0x32c>)
 80015bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015c6:	4a59      	ldr	r2, [pc, #356]	; (800172c <HAL_GPIO_Init+0x330>)
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	089b      	lsrs	r3, r3, #2
 80015cc:	3302      	adds	r3, #2
 80015ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	f003 0303 	and.w	r3, r3, #3
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	220f      	movs	r2, #15
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43db      	mvns	r3, r3
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	4013      	ands	r3, r2
 80015e8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80015f0:	d025      	beq.n	800163e <HAL_GPIO_Init+0x242>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a4e      	ldr	r2, [pc, #312]	; (8001730 <HAL_GPIO_Init+0x334>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d01f      	beq.n	800163a <HAL_GPIO_Init+0x23e>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a4d      	ldr	r2, [pc, #308]	; (8001734 <HAL_GPIO_Init+0x338>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d019      	beq.n	8001636 <HAL_GPIO_Init+0x23a>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a4c      	ldr	r2, [pc, #304]	; (8001738 <HAL_GPIO_Init+0x33c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d013      	beq.n	8001632 <HAL_GPIO_Init+0x236>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4b      	ldr	r2, [pc, #300]	; (800173c <HAL_GPIO_Init+0x340>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d00d      	beq.n	800162e <HAL_GPIO_Init+0x232>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a4a      	ldr	r2, [pc, #296]	; (8001740 <HAL_GPIO_Init+0x344>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d007      	beq.n	800162a <HAL_GPIO_Init+0x22e>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a49      	ldr	r2, [pc, #292]	; (8001744 <HAL_GPIO_Init+0x348>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d101      	bne.n	8001626 <HAL_GPIO_Init+0x22a>
 8001622:	2306      	movs	r3, #6
 8001624:	e00c      	b.n	8001640 <HAL_GPIO_Init+0x244>
 8001626:	2307      	movs	r3, #7
 8001628:	e00a      	b.n	8001640 <HAL_GPIO_Init+0x244>
 800162a:	2305      	movs	r3, #5
 800162c:	e008      	b.n	8001640 <HAL_GPIO_Init+0x244>
 800162e:	2304      	movs	r3, #4
 8001630:	e006      	b.n	8001640 <HAL_GPIO_Init+0x244>
 8001632:	2303      	movs	r3, #3
 8001634:	e004      	b.n	8001640 <HAL_GPIO_Init+0x244>
 8001636:	2302      	movs	r3, #2
 8001638:	e002      	b.n	8001640 <HAL_GPIO_Init+0x244>
 800163a:	2301      	movs	r3, #1
 800163c:	e000      	b.n	8001640 <HAL_GPIO_Init+0x244>
 800163e:	2300      	movs	r3, #0
 8001640:	697a      	ldr	r2, [r7, #20]
 8001642:	f002 0203 	and.w	r2, r2, #3
 8001646:	0092      	lsls	r2, r2, #2
 8001648:	4093      	lsls	r3, r2
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001650:	4936      	ldr	r1, [pc, #216]	; (800172c <HAL_GPIO_Init+0x330>)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	089b      	lsrs	r3, r3, #2
 8001656:	3302      	adds	r3, #2
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800165e:	4b3a      	ldr	r3, [pc, #232]	; (8001748 <HAL_GPIO_Init+0x34c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	43db      	mvns	r3, r3
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	4013      	ands	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d003      	beq.n	8001682 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	4313      	orrs	r3, r2
 8001680:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001682:	4a31      	ldr	r2, [pc, #196]	; (8001748 <HAL_GPIO_Init+0x34c>)
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001688:	4b2f      	ldr	r3, [pc, #188]	; (8001748 <HAL_GPIO_Init+0x34c>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	43db      	mvns	r3, r3
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	4013      	ands	r3, r2
 8001696:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d003      	beq.n	80016ac <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016ac:	4a26      	ldr	r2, [pc, #152]	; (8001748 <HAL_GPIO_Init+0x34c>)
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016b2:	4b25      	ldr	r3, [pc, #148]	; (8001748 <HAL_GPIO_Init+0x34c>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	43db      	mvns	r3, r3
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	4013      	ands	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d003      	beq.n	80016d6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016d6:	4a1c      	ldr	r2, [pc, #112]	; (8001748 <HAL_GPIO_Init+0x34c>)
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80016dc:	4b1a      	ldr	r3, [pc, #104]	; (8001748 <HAL_GPIO_Init+0x34c>)
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	43db      	mvns	r3, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d003      	beq.n	8001700 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001700:	4a11      	ldr	r2, [pc, #68]	; (8001748 <HAL_GPIO_Init+0x34c>)
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3301      	adds	r3, #1
 800170a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	fa22 f303 	lsr.w	r3, r2, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	f47f ae78 	bne.w	800140c <HAL_GPIO_Init+0x10>
  }
}
 800171c:	bf00      	nop
 800171e:	371c      	adds	r7, #28
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	40021000 	.word	0x40021000
 800172c:	40010000 	.word	0x40010000
 8001730:	48000400 	.word	0x48000400
 8001734:	48000800 	.word	0x48000800
 8001738:	48000c00 	.word	0x48000c00
 800173c:	48001000 	.word	0x48001000
 8001740:	48001400 	.word	0x48001400
 8001744:	48001800 	.word	0x48001800
 8001748:	40010400 	.word	0x40010400

0800174c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	807b      	strh	r3, [r7, #2]
 8001758:	4613      	mov	r3, r2
 800175a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800175c:	787b      	ldrb	r3, [r7, #1]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001762:	887a      	ldrh	r2, [r7, #2]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001768:	e002      	b.n	8001770 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800176a:	887a      	ldrh	r2, [r7, #2]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a04      	ldr	r2, [pc, #16]	; (8001798 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001786:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800178a:	6013      	str	r3, [r2, #0]
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40007000 	.word	0x40007000

0800179c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80017a0:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <HAL_PWREx_GetVoltageRange+0x18>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40007000 	.word	0x40007000

080017b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017c6:	d130      	bne.n	800182a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017c8:	4b23      	ldr	r3, [pc, #140]	; (8001858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017d4:	d038      	beq.n	8001848 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017d6:	4b20      	ldr	r3, [pc, #128]	; (8001858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017de:	4a1e      	ldr	r2, [pc, #120]	; (8001858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017e4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80017e6:	4b1d      	ldr	r3, [pc, #116]	; (800185c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2232      	movs	r2, #50	; 0x32
 80017ec:	fb02 f303 	mul.w	r3, r2, r3
 80017f0:	4a1b      	ldr	r2, [pc, #108]	; (8001860 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80017f2:	fba2 2303 	umull	r2, r3, r2, r3
 80017f6:	0c9b      	lsrs	r3, r3, #18
 80017f8:	3301      	adds	r3, #1
 80017fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017fc:	e002      	b.n	8001804 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	3b01      	subs	r3, #1
 8001802:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001804:	4b14      	ldr	r3, [pc, #80]	; (8001858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800180c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001810:	d102      	bne.n	8001818 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1f2      	bne.n	80017fe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001818:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001824:	d110      	bne.n	8001848 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e00f      	b.n	800184a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001836:	d007      	beq.n	8001848 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001838:	4b07      	ldr	r3, [pc, #28]	; (8001858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001840:	4a05      	ldr	r2, [pc, #20]	; (8001858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001842:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001846:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	40007000 	.word	0x40007000
 800185c:	20000000 	.word	0x20000000
 8001860:	431bde83 	.word	0x431bde83

08001864 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b088      	sub	sp, #32
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e3d4      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001876:	4ba1      	ldr	r3, [pc, #644]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f003 030c 	and.w	r3, r3, #12
 800187e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001880:	4b9e      	ldr	r3, [pc, #632]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	f003 0303 	and.w	r3, r3, #3
 8001888:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0310 	and.w	r3, r3, #16
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 80e4 	beq.w	8001a60 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d007      	beq.n	80018ae <HAL_RCC_OscConfig+0x4a>
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	2b0c      	cmp	r3, #12
 80018a2:	f040 808b 	bne.w	80019bc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	f040 8087 	bne.w	80019bc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018ae:	4b93      	ldr	r3, [pc, #588]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d005      	beq.n	80018c6 <HAL_RCC_OscConfig+0x62>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d101      	bne.n	80018c6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e3ac      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a1a      	ldr	r2, [r3, #32]
 80018ca:	4b8c      	ldr	r3, [pc, #560]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0308 	and.w	r3, r3, #8
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d004      	beq.n	80018e0 <HAL_RCC_OscConfig+0x7c>
 80018d6:	4b89      	ldr	r3, [pc, #548]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018de:	e005      	b.n	80018ec <HAL_RCC_OscConfig+0x88>
 80018e0:	4b86      	ldr	r3, [pc, #536]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80018e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018e6:	091b      	lsrs	r3, r3, #4
 80018e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d223      	bcs.n	8001938 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a1b      	ldr	r3, [r3, #32]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f000 fd71 	bl	80023dc <RCC_SetFlashLatencyFromMSIRange>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e38d      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001904:	4b7d      	ldr	r3, [pc, #500]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a7c      	ldr	r2, [pc, #496]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 800190a:	f043 0308 	orr.w	r3, r3, #8
 800190e:	6013      	str	r3, [r2, #0]
 8001910:	4b7a      	ldr	r3, [pc, #488]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6a1b      	ldr	r3, [r3, #32]
 800191c:	4977      	ldr	r1, [pc, #476]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 800191e:	4313      	orrs	r3, r2
 8001920:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001922:	4b76      	ldr	r3, [pc, #472]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	021b      	lsls	r3, r3, #8
 8001930:	4972      	ldr	r1, [pc, #456]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001932:	4313      	orrs	r3, r2
 8001934:	604b      	str	r3, [r1, #4]
 8001936:	e025      	b.n	8001984 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001938:	4b70      	ldr	r3, [pc, #448]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a6f      	ldr	r2, [pc, #444]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 800193e:	f043 0308 	orr.w	r3, r3, #8
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	4b6d      	ldr	r3, [pc, #436]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a1b      	ldr	r3, [r3, #32]
 8001950:	496a      	ldr	r1, [pc, #424]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001952:	4313      	orrs	r3, r2
 8001954:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001956:	4b69      	ldr	r3, [pc, #420]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	021b      	lsls	r3, r3, #8
 8001964:	4965      	ldr	r1, [pc, #404]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001966:	4313      	orrs	r3, r2
 8001968:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d109      	bne.n	8001984 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a1b      	ldr	r3, [r3, #32]
 8001974:	4618      	mov	r0, r3
 8001976:	f000 fd31 	bl	80023dc <RCC_SetFlashLatencyFromMSIRange>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e34d      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001984:	f000 fc36 	bl	80021f4 <HAL_RCC_GetSysClockFreq>
 8001988:	4601      	mov	r1, r0
 800198a:	4b5c      	ldr	r3, [pc, #368]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	091b      	lsrs	r3, r3, #4
 8001990:	f003 030f 	and.w	r3, r3, #15
 8001994:	4a5a      	ldr	r2, [pc, #360]	; (8001b00 <HAL_RCC_OscConfig+0x29c>)
 8001996:	5cd3      	ldrb	r3, [r2, r3]
 8001998:	f003 031f 	and.w	r3, r3, #31
 800199c:	fa21 f303 	lsr.w	r3, r1, r3
 80019a0:	4a58      	ldr	r2, [pc, #352]	; (8001b04 <HAL_RCC_OscConfig+0x2a0>)
 80019a2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80019a4:	4b58      	ldr	r3, [pc, #352]	; (8001b08 <HAL_RCC_OscConfig+0x2a4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7ff fa8b 	bl	8000ec4 <HAL_InitTick>
 80019ae:	4603      	mov	r3, r0
 80019b0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d052      	beq.n	8001a5e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
 80019ba:	e331      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d032      	beq.n	8001a2a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019c4:	4b4d      	ldr	r3, [pc, #308]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a4c      	ldr	r2, [pc, #304]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80019ca:	f043 0301 	orr.w	r3, r3, #1
 80019ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fbe4 	bl	800119c <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019d8:	f7ff fbe0 	bl	800119c <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e31a      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019ea:	4b44      	ldr	r3, [pc, #272]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0f0      	beq.n	80019d8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019f6:	4b41      	ldr	r3, [pc, #260]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a40      	ldr	r2, [pc, #256]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 80019fc:	f043 0308 	orr.w	r3, r3, #8
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	4b3e      	ldr	r3, [pc, #248]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	493b      	ldr	r1, [pc, #236]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001a10:	4313      	orrs	r3, r2
 8001a12:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a14:	4b39      	ldr	r3, [pc, #228]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	021b      	lsls	r3, r3, #8
 8001a22:	4936      	ldr	r1, [pc, #216]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001a24:	4313      	orrs	r3, r2
 8001a26:	604b      	str	r3, [r1, #4]
 8001a28:	e01a      	b.n	8001a60 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a2a:	4b34      	ldr	r3, [pc, #208]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a33      	ldr	r2, [pc, #204]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001a30:	f023 0301 	bic.w	r3, r3, #1
 8001a34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a36:	f7ff fbb1 	bl	800119c <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a3c:	e008      	b.n	8001a50 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a3e:	f7ff fbad 	bl	800119c <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e2e7      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a50:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0302 	and.w	r3, r3, #2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d1f0      	bne.n	8001a3e <HAL_RCC_OscConfig+0x1da>
 8001a5c:	e000      	b.n	8001a60 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a5e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d074      	beq.n	8001b56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	2b08      	cmp	r3, #8
 8001a70:	d005      	beq.n	8001a7e <HAL_RCC_OscConfig+0x21a>
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	2b0c      	cmp	r3, #12
 8001a76:	d10e      	bne.n	8001a96 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	d10b      	bne.n	8001a96 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7e:	4b1f      	ldr	r3, [pc, #124]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d064      	beq.n	8001b54 <HAL_RCC_OscConfig+0x2f0>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d160      	bne.n	8001b54 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e2c4      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a9e:	d106      	bne.n	8001aae <HAL_RCC_OscConfig+0x24a>
 8001aa0:	4b16      	ldr	r3, [pc, #88]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a15      	ldr	r2, [pc, #84]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	e01d      	b.n	8001aea <HAL_RCC_OscConfig+0x286>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ab6:	d10c      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x26e>
 8001ab8:	4b10      	ldr	r3, [pc, #64]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a0f      	ldr	r2, [pc, #60]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001abe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b0d      	ldr	r3, [pc, #52]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a0c      	ldr	r2, [pc, #48]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001aca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	e00b      	b.n	8001aea <HAL_RCC_OscConfig+0x286>
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a09      	ldr	r2, [pc, #36]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001ad8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	4b07      	ldr	r3, [pc, #28]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a06      	ldr	r2, [pc, #24]	; (8001afc <HAL_RCC_OscConfig+0x298>)
 8001ae4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ae8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d01c      	beq.n	8001b2c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af2:	f7ff fb53 	bl	800119c <HAL_GetTick>
 8001af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001af8:	e011      	b.n	8001b1e <HAL_RCC_OscConfig+0x2ba>
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000
 8001b00:	08007f90 	.word	0x08007f90
 8001b04:	20000000 	.word	0x20000000
 8001b08:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b0c:	f7ff fb46 	bl	800119c <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b64      	cmp	r3, #100	; 0x64
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e280      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b1e:	4baf      	ldr	r3, [pc, #700]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d0f0      	beq.n	8001b0c <HAL_RCC_OscConfig+0x2a8>
 8001b2a:	e014      	b.n	8001b56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fb36 	bl	800119c <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b34:	f7ff fb32 	bl	800119c <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b64      	cmp	r3, #100	; 0x64
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e26c      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b46:	4ba5      	ldr	r3, [pc, #660]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1f0      	bne.n	8001b34 <HAL_RCC_OscConfig+0x2d0>
 8001b52:	e000      	b.n	8001b56 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d060      	beq.n	8001c24 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d005      	beq.n	8001b74 <HAL_RCC_OscConfig+0x310>
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	2b0c      	cmp	r3, #12
 8001b6c:	d119      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d116      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b74:	4b99      	ldr	r3, [pc, #612]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d005      	beq.n	8001b8c <HAL_RCC_OscConfig+0x328>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d101      	bne.n	8001b8c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e249      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b8c:	4b93      	ldr	r3, [pc, #588]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	691b      	ldr	r3, [r3, #16]
 8001b98:	061b      	lsls	r3, r3, #24
 8001b9a:	4990      	ldr	r1, [pc, #576]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ba0:	e040      	b.n	8001c24 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d023      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001baa:	4b8c      	ldr	r3, [pc, #560]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a8b      	ldr	r2, [pc, #556]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb6:	f7ff faf1 	bl	800119c <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bbe:	f7ff faed 	bl	800119c <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e227      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bd0:	4b82      	ldr	r3, [pc, #520]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0f0      	beq.n	8001bbe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bdc:	4b7f      	ldr	r3, [pc, #508]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	691b      	ldr	r3, [r3, #16]
 8001be8:	061b      	lsls	r3, r3, #24
 8001bea:	497c      	ldr	r1, [pc, #496]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001bec:	4313      	orrs	r3, r2
 8001bee:	604b      	str	r3, [r1, #4]
 8001bf0:	e018      	b.n	8001c24 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bf2:	4b7a      	ldr	r3, [pc, #488]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a79      	ldr	r2, [pc, #484]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001bf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfe:	f7ff facd 	bl	800119c <HAL_GetTick>
 8001c02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c06:	f7ff fac9 	bl	800119c <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e203      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c18:	4b70      	ldr	r3, [pc, #448]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d1f0      	bne.n	8001c06 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0308 	and.w	r3, r3, #8
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d03c      	beq.n	8001caa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d01c      	beq.n	8001c72 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c38:	4b68      	ldr	r3, [pc, #416]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c3e:	4a67      	ldr	r2, [pc, #412]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c48:	f7ff faa8 	bl	800119c <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c50:	f7ff faa4 	bl	800119c <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e1de      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c62:	4b5e      	ldr	r3, [pc, #376]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001c64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0ef      	beq.n	8001c50 <HAL_RCC_OscConfig+0x3ec>
 8001c70:	e01b      	b.n	8001caa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c72:	4b5a      	ldr	r3, [pc, #360]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c78:	4a58      	ldr	r2, [pc, #352]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001c7a:	f023 0301 	bic.w	r3, r3, #1
 8001c7e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c82:	f7ff fa8b 	bl	800119c <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c8a:	f7ff fa87 	bl	800119c <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e1c1      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c9c:	4b4f      	ldr	r3, [pc, #316]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001c9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1ef      	bne.n	8001c8a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0304 	and.w	r3, r3, #4
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 80a6 	beq.w	8001e04 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001cbc:	4b47      	ldr	r3, [pc, #284]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d10d      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cc8:	4b44      	ldr	r3, [pc, #272]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ccc:	4a43      	ldr	r2, [pc, #268]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001cce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd2:	6593      	str	r3, [r2, #88]	; 0x58
 8001cd4:	4b41      	ldr	r3, [pc, #260]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ce4:	4b3e      	ldr	r3, [pc, #248]	; (8001de0 <HAL_RCC_OscConfig+0x57c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d118      	bne.n	8001d22 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cf0:	4b3b      	ldr	r3, [pc, #236]	; (8001de0 <HAL_RCC_OscConfig+0x57c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a3a      	ldr	r2, [pc, #232]	; (8001de0 <HAL_RCC_OscConfig+0x57c>)
 8001cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cfa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cfc:	f7ff fa4e 	bl	800119c <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d02:	e008      	b.n	8001d16 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d04:	f7ff fa4a 	bl	800119c <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e184      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d16:	4b32      	ldr	r3, [pc, #200]	; (8001de0 <HAL_RCC_OscConfig+0x57c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d0f0      	beq.n	8001d04 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d108      	bne.n	8001d3c <HAL_RCC_OscConfig+0x4d8>
 8001d2a:	4b2c      	ldr	r3, [pc, #176]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d30:	4a2a      	ldr	r2, [pc, #168]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d3a:	e024      	b.n	8001d86 <HAL_RCC_OscConfig+0x522>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	2b05      	cmp	r3, #5
 8001d42:	d110      	bne.n	8001d66 <HAL_RCC_OscConfig+0x502>
 8001d44:	4b25      	ldr	r3, [pc, #148]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d4a:	4a24      	ldr	r2, [pc, #144]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d4c:	f043 0304 	orr.w	r3, r3, #4
 8001d50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d54:	4b21      	ldr	r3, [pc, #132]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d5a:	4a20      	ldr	r2, [pc, #128]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d64:	e00f      	b.n	8001d86 <HAL_RCC_OscConfig+0x522>
 8001d66:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d6c:	4a1b      	ldr	r2, [pc, #108]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d6e:	f023 0301 	bic.w	r3, r3, #1
 8001d72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d76:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d7c:	4a17      	ldr	r2, [pc, #92]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001d7e:	f023 0304 	bic.w	r3, r3, #4
 8001d82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d016      	beq.n	8001dbc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d8e:	f7ff fa05 	bl	800119c <HAL_GetTick>
 8001d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d94:	e00a      	b.n	8001dac <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d96:	f7ff fa01 	bl	800119c <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e139      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dac:	4b0b      	ldr	r3, [pc, #44]	; (8001ddc <HAL_RCC_OscConfig+0x578>)
 8001dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d0ed      	beq.n	8001d96 <HAL_RCC_OscConfig+0x532>
 8001dba:	e01a      	b.n	8001df2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dbc:	f7ff f9ee 	bl	800119c <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dc2:	e00f      	b.n	8001de4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc4:	f7ff f9ea 	bl	800119c <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d906      	bls.n	8001de4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e122      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001de4:	4b90      	ldr	r3, [pc, #576]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1e8      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001df2:	7ffb      	ldrb	r3, [r7, #31]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d105      	bne.n	8001e04 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001df8:	4b8b      	ldr	r3, [pc, #556]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dfc:	4a8a      	ldr	r2, [pc, #552]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001dfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e02:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f000 8108 	beq.w	800201e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	f040 80d0 	bne.w	8001fb8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e18:	4b83      	ldr	r3, [pc, #524]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	f003 0203 	and.w	r2, r3, #3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d130      	bne.n	8001e8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	3b01      	subs	r3, #1
 8001e38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d127      	bne.n	8001e8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e48:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d11f      	bne.n	8001e8e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e58:	2a07      	cmp	r2, #7
 8001e5a:	bf14      	ite	ne
 8001e5c:	2201      	movne	r2, #1
 8001e5e:	2200      	moveq	r2, #0
 8001e60:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d113      	bne.n	8001e8e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e70:	085b      	lsrs	r3, r3, #1
 8001e72:	3b01      	subs	r3, #1
 8001e74:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d109      	bne.n	8001e8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e84:	085b      	lsrs	r3, r3, #1
 8001e86:	3b01      	subs	r3, #1
 8001e88:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d06e      	beq.n	8001f6c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	2b0c      	cmp	r3, #12
 8001e92:	d069      	beq.n	8001f68 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001e94:	4b64      	ldr	r3, [pc, #400]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d105      	bne.n	8001eac <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001ea0:	4b61      	ldr	r3, [pc, #388]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e0b7      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001eb0:	4b5d      	ldr	r3, [pc, #372]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a5c      	ldr	r2, [pc, #368]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001eb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001eba:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ebc:	f7ff f96e 	bl	800119c <HAL_GetTick>
 8001ec0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ec2:	e008      	b.n	8001ed6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec4:	f7ff f96a 	bl	800119c <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e0a4      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ed6:	4b54      	ldr	r3, [pc, #336]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1f0      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ee2:	4b51      	ldr	r3, [pc, #324]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001ee4:	68da      	ldr	r2, [r3, #12]
 8001ee6:	4b51      	ldr	r3, [pc, #324]	; (800202c <HAL_RCC_OscConfig+0x7c8>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001ef2:	3a01      	subs	r2, #1
 8001ef4:	0112      	lsls	r2, r2, #4
 8001ef6:	4311      	orrs	r1, r2
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001efc:	0212      	lsls	r2, r2, #8
 8001efe:	4311      	orrs	r1, r2
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001f04:	0852      	lsrs	r2, r2, #1
 8001f06:	3a01      	subs	r2, #1
 8001f08:	0552      	lsls	r2, r2, #21
 8001f0a:	4311      	orrs	r1, r2
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f10:	0852      	lsrs	r2, r2, #1
 8001f12:	3a01      	subs	r2, #1
 8001f14:	0652      	lsls	r2, r2, #25
 8001f16:	4311      	orrs	r1, r2
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f1c:	0912      	lsrs	r2, r2, #4
 8001f1e:	0452      	lsls	r2, r2, #17
 8001f20:	430a      	orrs	r2, r1
 8001f22:	4941      	ldr	r1, [pc, #260]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f24:	4313      	orrs	r3, r2
 8001f26:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f28:	4b3f      	ldr	r3, [pc, #252]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a3e      	ldr	r2, [pc, #248]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f32:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f34:	4b3c      	ldr	r3, [pc, #240]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	4a3b      	ldr	r2, [pc, #236]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f3e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f40:	f7ff f92c 	bl	800119c <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f48:	f7ff f928 	bl	800119c <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e062      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f5a:	4b33      	ldr	r3, [pc, #204]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d0f0      	beq.n	8001f48 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f66:	e05a      	b.n	800201e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e059      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f6c:	4b2e      	ldr	r3, [pc, #184]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d152      	bne.n	800201e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f78:	4b2b      	ldr	r3, [pc, #172]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a2a      	ldr	r2, [pc, #168]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f82:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f84:	4b28      	ldr	r3, [pc, #160]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	4a27      	ldr	r2, [pc, #156]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001f8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f8e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f90:	f7ff f904 	bl	800119c <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f98:	f7ff f900 	bl	800119c <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e03a      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001faa:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d0f0      	beq.n	8001f98 <HAL_RCC_OscConfig+0x734>
 8001fb6:	e032      	b.n	800201e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	2b0c      	cmp	r3, #12
 8001fbc:	d02d      	beq.n	800201a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fbe:	4b1a      	ldr	r3, [pc, #104]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a19      	ldr	r2, [pc, #100]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001fc4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fc8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001fca:	4b17      	ldr	r3, [pc, #92]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d105      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001fd6:	4b14      	ldr	r3, [pc, #80]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	4a13      	ldr	r2, [pc, #76]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001fdc:	f023 0303 	bic.w	r3, r3, #3
 8001fe0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	4a10      	ldr	r2, [pc, #64]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 8001fe8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001fec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff2:	f7ff f8d3 	bl	800119c <HAL_GetTick>
 8001ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ff8:	e008      	b.n	800200c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ffa:	f7ff f8cf 	bl	800119c <HAL_GetTick>
 8001ffe:	4602      	mov	r2, r0
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b02      	cmp	r3, #2
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e009      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <HAL_RCC_OscConfig+0x7c4>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1f0      	bne.n	8001ffa <HAL_RCC_OscConfig+0x796>
 8002018:	e001      	b.n	800201e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e000      	b.n	8002020 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3720      	adds	r7, #32
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40021000 	.word	0x40021000
 800202c:	f99d808c 	.word	0xf99d808c

08002030 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d101      	bne.n	8002044 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e0c8      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002044:	4b66      	ldr	r3, [pc, #408]	; (80021e0 <HAL_RCC_ClockConfig+0x1b0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0307 	and.w	r3, r3, #7
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d910      	bls.n	8002074 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002052:	4b63      	ldr	r3, [pc, #396]	; (80021e0 <HAL_RCC_ClockConfig+0x1b0>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f023 0207 	bic.w	r2, r3, #7
 800205a:	4961      	ldr	r1, [pc, #388]	; (80021e0 <HAL_RCC_ClockConfig+0x1b0>)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	4313      	orrs	r3, r2
 8002060:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002062:	4b5f      	ldr	r3, [pc, #380]	; (80021e0 <HAL_RCC_ClockConfig+0x1b0>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	429a      	cmp	r2, r3
 800206e:	d001      	beq.n	8002074 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e0b0      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0301 	and.w	r3, r3, #1
 800207c:	2b00      	cmp	r3, #0
 800207e:	d04c      	beq.n	800211a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	2b03      	cmp	r3, #3
 8002086:	d107      	bne.n	8002098 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002088:	4b56      	ldr	r3, [pc, #344]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d121      	bne.n	80020d8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e09e      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	2b02      	cmp	r3, #2
 800209e:	d107      	bne.n	80020b0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020a0:	4b50      	ldr	r3, [pc, #320]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d115      	bne.n	80020d8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e092      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d107      	bne.n	80020c8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020b8:	4b4a      	ldr	r3, [pc, #296]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d109      	bne.n	80020d8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e086      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020c8:	4b46      	ldr	r3, [pc, #280]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e07e      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020d8:	4b42      	ldr	r3, [pc, #264]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f023 0203 	bic.w	r2, r3, #3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	493f      	ldr	r1, [pc, #252]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020ea:	f7ff f857 	bl	800119c <HAL_GetTick>
 80020ee:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f0:	e00a      	b.n	8002108 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f2:	f7ff f853 	bl	800119c <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002100:	4293      	cmp	r3, r2
 8002102:	d901      	bls.n	8002108 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e066      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002108:	4b36      	ldr	r3, [pc, #216]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f003 020c 	and.w	r2, r3, #12
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	429a      	cmp	r2, r3
 8002118:	d1eb      	bne.n	80020f2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d008      	beq.n	8002138 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002126:	4b2f      	ldr	r3, [pc, #188]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	492c      	ldr	r1, [pc, #176]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002134:	4313      	orrs	r3, r2
 8002136:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002138:	4b29      	ldr	r3, [pc, #164]	; (80021e0 <HAL_RCC_ClockConfig+0x1b0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0307 	and.w	r3, r3, #7
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	429a      	cmp	r2, r3
 8002144:	d210      	bcs.n	8002168 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002146:	4b26      	ldr	r3, [pc, #152]	; (80021e0 <HAL_RCC_ClockConfig+0x1b0>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 0207 	bic.w	r2, r3, #7
 800214e:	4924      	ldr	r1, [pc, #144]	; (80021e0 <HAL_RCC_ClockConfig+0x1b0>)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	4313      	orrs	r3, r2
 8002154:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002156:	4b22      	ldr	r3, [pc, #136]	; (80021e0 <HAL_RCC_ClockConfig+0x1b0>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	683a      	ldr	r2, [r7, #0]
 8002160:	429a      	cmp	r2, r3
 8002162:	d001      	beq.n	8002168 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e036      	b.n	80021d6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0304 	and.w	r3, r3, #4
 8002170:	2b00      	cmp	r3, #0
 8002172:	d008      	beq.n	8002186 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002174:	4b1b      	ldr	r3, [pc, #108]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	4918      	ldr	r1, [pc, #96]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002182:	4313      	orrs	r3, r2
 8002184:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0308 	and.w	r3, r3, #8
 800218e:	2b00      	cmp	r3, #0
 8002190:	d009      	beq.n	80021a6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002192:	4b14      	ldr	r3, [pc, #80]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	4910      	ldr	r1, [pc, #64]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021a6:	f000 f825 	bl	80021f4 <HAL_RCC_GetSysClockFreq>
 80021aa:	4601      	mov	r1, r0
 80021ac:	4b0d      	ldr	r3, [pc, #52]	; (80021e4 <HAL_RCC_ClockConfig+0x1b4>)
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	091b      	lsrs	r3, r3, #4
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	4a0c      	ldr	r2, [pc, #48]	; (80021e8 <HAL_RCC_ClockConfig+0x1b8>)
 80021b8:	5cd3      	ldrb	r3, [r2, r3]
 80021ba:	f003 031f 	and.w	r3, r3, #31
 80021be:	fa21 f303 	lsr.w	r3, r1, r3
 80021c2:	4a0a      	ldr	r2, [pc, #40]	; (80021ec <HAL_RCC_ClockConfig+0x1bc>)
 80021c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80021c6:	4b0a      	ldr	r3, [pc, #40]	; (80021f0 <HAL_RCC_ClockConfig+0x1c0>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe fe7a 	bl	8000ec4 <HAL_InitTick>
 80021d0:	4603      	mov	r3, r0
 80021d2:	72fb      	strb	r3, [r7, #11]

  return status;
 80021d4:	7afb      	ldrb	r3, [r7, #11]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40022000 	.word	0x40022000
 80021e4:	40021000 	.word	0x40021000
 80021e8:	08007f90 	.word	0x08007f90
 80021ec:	20000000 	.word	0x20000000
 80021f0:	20000004 	.word	0x20000004

080021f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b089      	sub	sp, #36	; 0x24
 80021f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
 80021fe:	2300      	movs	r3, #0
 8002200:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002202:	4b3d      	ldr	r3, [pc, #244]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 030c 	and.w	r3, r3, #12
 800220a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800220c:	4b3a      	ldr	r3, [pc, #232]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	f003 0303 	and.w	r3, r3, #3
 8002214:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HAL_RCC_GetSysClockFreq+0x34>
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	2b0c      	cmp	r3, #12
 8002220:	d121      	bne.n	8002266 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d11e      	bne.n	8002266 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002228:	4b33      	ldr	r3, [pc, #204]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0308 	and.w	r3, r3, #8
 8002230:	2b00      	cmp	r3, #0
 8002232:	d107      	bne.n	8002244 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002234:	4b30      	ldr	r3, [pc, #192]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002236:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800223a:	0a1b      	lsrs	r3, r3, #8
 800223c:	f003 030f 	and.w	r3, r3, #15
 8002240:	61fb      	str	r3, [r7, #28]
 8002242:	e005      	b.n	8002250 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002244:	4b2c      	ldr	r3, [pc, #176]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	091b      	lsrs	r3, r3, #4
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002250:	4a2a      	ldr	r2, [pc, #168]	; (80022fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002258:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d10d      	bne.n	800227c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002264:	e00a      	b.n	800227c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	2b04      	cmp	r3, #4
 800226a:	d102      	bne.n	8002272 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800226c:	4b24      	ldr	r3, [pc, #144]	; (8002300 <HAL_RCC_GetSysClockFreq+0x10c>)
 800226e:	61bb      	str	r3, [r7, #24]
 8002270:	e004      	b.n	800227c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	2b08      	cmp	r3, #8
 8002276:	d101      	bne.n	800227c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002278:	4b22      	ldr	r3, [pc, #136]	; (8002304 <HAL_RCC_GetSysClockFreq+0x110>)
 800227a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	2b0c      	cmp	r3, #12
 8002280:	d133      	bne.n	80022ea <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002282:	4b1d      	ldr	r3, [pc, #116]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	f003 0303 	and.w	r3, r3, #3
 800228a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b02      	cmp	r3, #2
 8002290:	d002      	beq.n	8002298 <HAL_RCC_GetSysClockFreq+0xa4>
 8002292:	2b03      	cmp	r3, #3
 8002294:	d003      	beq.n	800229e <HAL_RCC_GetSysClockFreq+0xaa>
 8002296:	e005      	b.n	80022a4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002298:	4b19      	ldr	r3, [pc, #100]	; (8002300 <HAL_RCC_GetSysClockFreq+0x10c>)
 800229a:	617b      	str	r3, [r7, #20]
      break;
 800229c:	e005      	b.n	80022aa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800229e:	4b19      	ldr	r3, [pc, #100]	; (8002304 <HAL_RCC_GetSysClockFreq+0x110>)
 80022a0:	617b      	str	r3, [r7, #20]
      break;
 80022a2:	e002      	b.n	80022aa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	617b      	str	r3, [r7, #20]
      break;
 80022a8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022aa:	4b13      	ldr	r3, [pc, #76]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	091b      	lsrs	r3, r3, #4
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	3301      	adds	r3, #1
 80022b6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80022b8:	4b0f      	ldr	r3, [pc, #60]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	0a1b      	lsrs	r3, r3, #8
 80022be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	fb02 f203 	mul.w	r2, r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ce:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022d0:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	0e5b      	lsrs	r3, r3, #25
 80022d6:	f003 0303 	and.w	r3, r3, #3
 80022da:	3301      	adds	r3, #1
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80022e0:	697a      	ldr	r2, [r7, #20]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022e8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80022ea:	69bb      	ldr	r3, [r7, #24]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3724      	adds	r7, #36	; 0x24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	40021000 	.word	0x40021000
 80022fc:	08007fa8 	.word	0x08007fa8
 8002300:	00f42400 	.word	0x00f42400
 8002304:	007a1200 	.word	0x007a1200

08002308 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800230c:	4b03      	ldr	r3, [pc, #12]	; (800231c <HAL_RCC_GetHCLKFreq+0x14>)
 800230e:	681b      	ldr	r3, [r3, #0]
}
 8002310:	4618      	mov	r0, r3
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	20000000 	.word	0x20000000

08002320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002324:	f7ff fff0 	bl	8002308 <HAL_RCC_GetHCLKFreq>
 8002328:	4601      	mov	r1, r0
 800232a:	4b06      	ldr	r3, [pc, #24]	; (8002344 <HAL_RCC_GetPCLK1Freq+0x24>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	0a1b      	lsrs	r3, r3, #8
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	4a04      	ldr	r2, [pc, #16]	; (8002348 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002336:	5cd3      	ldrb	r3, [r2, r3]
 8002338:	f003 031f 	and.w	r3, r3, #31
 800233c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002340:	4618      	mov	r0, r3
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40021000 	.word	0x40021000
 8002348:	08007fa0 	.word	0x08007fa0

0800234c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002350:	f7ff ffda 	bl	8002308 <HAL_RCC_GetHCLKFreq>
 8002354:	4601      	mov	r1, r0
 8002356:	4b06      	ldr	r3, [pc, #24]	; (8002370 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	0adb      	lsrs	r3, r3, #11
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	4a04      	ldr	r2, [pc, #16]	; (8002374 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002362:	5cd3      	ldrb	r3, [r2, r3]
 8002364:	f003 031f 	and.w	r3, r3, #31
 8002368:	fa21 f303 	lsr.w	r3, r1, r3
}
 800236c:	4618      	mov	r0, r3
 800236e:	bd80      	pop	{r7, pc}
 8002370:	40021000 	.word	0x40021000
 8002374:	08007fa0 	.word	0x08007fa0

08002378 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	220f      	movs	r2, #15
 8002386:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002388:	4b12      	ldr	r3, [pc, #72]	; (80023d4 <HAL_RCC_GetClockConfig+0x5c>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f003 0203 	and.w	r2, r3, #3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002394:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <HAL_RCC_GetClockConfig+0x5c>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80023a0:	4b0c      	ldr	r3, [pc, #48]	; (80023d4 <HAL_RCC_GetClockConfig+0x5c>)
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80023ac:	4b09      	ldr	r3, [pc, #36]	; (80023d4 <HAL_RCC_GetClockConfig+0x5c>)
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	08db      	lsrs	r3, r3, #3
 80023b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80023ba:	4b07      	ldr	r3, [pc, #28]	; (80023d8 <HAL_RCC_GetClockConfig+0x60>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0207 	and.w	r2, r3, #7
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	601a      	str	r2, [r3, #0]
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	40021000 	.word	0x40021000
 80023d8:	40022000 	.word	0x40022000

080023dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80023e4:	2300      	movs	r3, #0
 80023e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023e8:	4b2a      	ldr	r3, [pc, #168]	; (8002494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80023f4:	f7ff f9d2 	bl	800179c <HAL_PWREx_GetVoltageRange>
 80023f8:	6178      	str	r0, [r7, #20]
 80023fa:	e014      	b.n	8002426 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80023fc:	4b25      	ldr	r3, [pc, #148]	; (8002494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002400:	4a24      	ldr	r2, [pc, #144]	; (8002494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002406:	6593      	str	r3, [r2, #88]	; 0x58
 8002408:	4b22      	ldr	r3, [pc, #136]	; (8002494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800240a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002414:	f7ff f9c2 	bl	800179c <HAL_PWREx_GetVoltageRange>
 8002418:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800241a:	4b1e      	ldr	r3, [pc, #120]	; (8002494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800241c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241e:	4a1d      	ldr	r2, [pc, #116]	; (8002494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002420:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002424:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800242c:	d10b      	bne.n	8002446 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b80      	cmp	r3, #128	; 0x80
 8002432:	d919      	bls.n	8002468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2ba0      	cmp	r3, #160	; 0xa0
 8002438:	d902      	bls.n	8002440 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800243a:	2302      	movs	r3, #2
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	e013      	b.n	8002468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002440:	2301      	movs	r3, #1
 8002442:	613b      	str	r3, [r7, #16]
 8002444:	e010      	b.n	8002468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b80      	cmp	r3, #128	; 0x80
 800244a:	d902      	bls.n	8002452 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800244c:	2303      	movs	r3, #3
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	e00a      	b.n	8002468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b80      	cmp	r3, #128	; 0x80
 8002456:	d102      	bne.n	800245e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002458:	2302      	movs	r3, #2
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	e004      	b.n	8002468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b70      	cmp	r3, #112	; 0x70
 8002462:	d101      	bne.n	8002468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002464:	2301      	movs	r3, #1
 8002466:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002468:	4b0b      	ldr	r3, [pc, #44]	; (8002498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f023 0207 	bic.w	r2, r3, #7
 8002470:	4909      	ldr	r1, [pc, #36]	; (8002498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	4313      	orrs	r3, r2
 8002476:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002478:	4b07      	ldr	r3, [pc, #28]	; (8002498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0307 	and.w	r3, r3, #7
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	429a      	cmp	r2, r3
 8002484:	d001      	beq.n	800248a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e000      	b.n	800248c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3718      	adds	r7, #24
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40021000 	.word	0x40021000
 8002498:	40022000 	.word	0x40022000

0800249c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80024a4:	2300      	movs	r3, #0
 80024a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024a8:	2300      	movs	r3, #0
 80024aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d03f      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024c0:	d01c      	beq.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x60>
 80024c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024c6:	d802      	bhi.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x32>
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00e      	beq.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80024cc:	e01f      	b.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x72>
 80024ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024d2:	d003      	beq.n	80024dc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80024d4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80024d8:	d01c      	beq.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80024da:	e018      	b.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024dc:	4b85      	ldr	r3, [pc, #532]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	4a84      	ldr	r2, [pc, #528]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024e8:	e015      	b.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	3304      	adds	r3, #4
 80024ee:	2100      	movs	r1, #0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f000 fac9 	bl	8002a88 <RCCEx_PLLSAI1_Config>
 80024f6:	4603      	mov	r3, r0
 80024f8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024fa:	e00c      	b.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3320      	adds	r3, #32
 8002500:	2100      	movs	r1, #0
 8002502:	4618      	mov	r0, r3
 8002504:	f000 fbb0 	bl	8002c68 <RCCEx_PLLSAI2_Config>
 8002508:	4603      	mov	r3, r0
 800250a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800250c:	e003      	b.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	74fb      	strb	r3, [r7, #19]
      break;
 8002512:	e000      	b.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002514:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002516:	7cfb      	ldrb	r3, [r7, #19]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d10b      	bne.n	8002534 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800251c:	4b75      	ldr	r3, [pc, #468]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800251e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002522:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800252a:	4972      	ldr	r1, [pc, #456]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800252c:	4313      	orrs	r3, r2
 800252e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002532:	e001      	b.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002534:	7cfb      	ldrb	r3, [r7, #19]
 8002536:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d03f      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002548:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800254c:	d01c      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800254e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002552:	d802      	bhi.n	800255a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00e      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8002558:	e01f      	b.n	800259a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800255a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800255e:	d003      	beq.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002560:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002564:	d01c      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8002566:	e018      	b.n	800259a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002568:	4b62      	ldr	r3, [pc, #392]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	4a61      	ldr	r2, [pc, #388]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800256e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002572:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002574:	e015      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	3304      	adds	r3, #4
 800257a:	2100      	movs	r1, #0
 800257c:	4618      	mov	r0, r3
 800257e:	f000 fa83 	bl	8002a88 <RCCEx_PLLSAI1_Config>
 8002582:	4603      	mov	r3, r0
 8002584:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002586:	e00c      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3320      	adds	r3, #32
 800258c:	2100      	movs	r1, #0
 800258e:	4618      	mov	r0, r3
 8002590:	f000 fb6a 	bl	8002c68 <RCCEx_PLLSAI2_Config>
 8002594:	4603      	mov	r3, r0
 8002596:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002598:	e003      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	74fb      	strb	r3, [r7, #19]
      break;
 800259e:	e000      	b.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80025a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025a2:	7cfb      	ldrb	r3, [r7, #19]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d10b      	bne.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80025a8:	4b52      	ldr	r3, [pc, #328]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ae:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025b6:	494f      	ldr	r1, [pc, #316]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80025be:	e001      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025c0:	7cfb      	ldrb	r3, [r7, #19]
 80025c2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 80a0 	beq.w	8002712 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025d2:	2300      	movs	r3, #0
 80025d4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025d6:	4b47      	ldr	r3, [pc, #284]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80025e2:	2301      	movs	r3, #1
 80025e4:	e000      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80025e6:	2300      	movs	r3, #0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d00d      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ec:	4b41      	ldr	r3, [pc, #260]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f0:	4a40      	ldr	r2, [pc, #256]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025f6:	6593      	str	r3, [r2, #88]	; 0x58
 80025f8:	4b3e      	ldr	r3, [pc, #248]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002604:	2301      	movs	r3, #1
 8002606:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002608:	4b3b      	ldr	r3, [pc, #236]	; (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a3a      	ldr	r2, [pc, #232]	; (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800260e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002612:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002614:	f7fe fdc2 	bl	800119c <HAL_GetTick>
 8002618:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800261a:	e009      	b.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800261c:	f7fe fdbe 	bl	800119c <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d902      	bls.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	74fb      	strb	r3, [r7, #19]
        break;
 800262e:	e005      	b.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002630:	4b31      	ldr	r3, [pc, #196]	; (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002638:	2b00      	cmp	r3, #0
 800263a:	d0ef      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800263c:	7cfb      	ldrb	r3, [r7, #19]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d15c      	bne.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002642:	4b2c      	ldr	r3, [pc, #176]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002644:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002648:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800264c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d01f      	beq.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	429a      	cmp	r2, r3
 800265e:	d019      	beq.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002660:	4b24      	ldr	r3, [pc, #144]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002666:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800266a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800266c:	4b21      	ldr	r3, [pc, #132]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800266e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002672:	4a20      	ldr	r2, [pc, #128]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002678:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800267c:	4b1d      	ldr	r3, [pc, #116]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800267e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002682:	4a1c      	ldr	r2, [pc, #112]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002684:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002688:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800268c:	4a19      	ldr	r2, [pc, #100]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	d016      	beq.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269e:	f7fe fd7d 	bl	800119c <HAL_GetTick>
 80026a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026a4:	e00b      	b.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a6:	f7fe fd79 	bl	800119c <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d902      	bls.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	74fb      	strb	r3, [r7, #19]
            break;
 80026bc:	e006      	b.n	80026cc <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026be:	4b0d      	ldr	r3, [pc, #52]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c4:	f003 0302 	and.w	r3, r3, #2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0ec      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80026cc:	7cfb      	ldrb	r3, [r7, #19]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d10c      	bne.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026d2:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026e2:	4904      	ldr	r1, [pc, #16]	; (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80026ea:	e009      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026ec:	7cfb      	ldrb	r3, [r7, #19]
 80026ee:	74bb      	strb	r3, [r7, #18]
 80026f0:	e006      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80026f2:	bf00      	nop
 80026f4:	40021000 	.word	0x40021000
 80026f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026fc:	7cfb      	ldrb	r3, [r7, #19]
 80026fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002700:	7c7b      	ldrb	r3, [r7, #17]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d105      	bne.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002706:	4b9e      	ldr	r3, [pc, #632]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800270a:	4a9d      	ldr	r2, [pc, #628]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800270c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002710:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00a      	beq.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800271e:	4b98      	ldr	r3, [pc, #608]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002724:	f023 0203 	bic.w	r2, r3, #3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272c:	4994      	ldr	r1, [pc, #592]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800272e:	4313      	orrs	r3, r2
 8002730:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d00a      	beq.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002740:	4b8f      	ldr	r3, [pc, #572]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002746:	f023 020c 	bic.w	r2, r3, #12
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800274e:	498c      	ldr	r1, [pc, #560]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002750:	4313      	orrs	r3, r2
 8002752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00a      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002762:	4b87      	ldr	r3, [pc, #540]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002768:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002770:	4983      	ldr	r1, [pc, #524]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002772:	4313      	orrs	r3, r2
 8002774:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00a      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002784:	4b7e      	ldr	r3, [pc, #504]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800278a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002792:	497b      	ldr	r1, [pc, #492]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002794:	4313      	orrs	r3, r2
 8002796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0310 	and.w	r3, r3, #16
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00a      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027a6:	4b76      	ldr	r3, [pc, #472]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027b4:	4972      	ldr	r1, [pc, #456]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 0320 	and.w	r3, r3, #32
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00a      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027c8:	4b6d      	ldr	r3, [pc, #436]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d6:	496a      	ldr	r1, [pc, #424]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d00a      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80027ea:	4b65      	ldr	r3, [pc, #404]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f8:	4961      	ldr	r1, [pc, #388]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00a      	beq.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800280c:	4b5c      	ldr	r3, [pc, #368]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800280e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002812:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800281a:	4959      	ldr	r1, [pc, #356]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800281c:	4313      	orrs	r3, r2
 800281e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00a      	beq.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800282e:	4b54      	ldr	r3, [pc, #336]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002834:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800283c:	4950      	ldr	r1, [pc, #320]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800283e:	4313      	orrs	r3, r2
 8002840:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00a      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002850:	4b4b      	ldr	r3, [pc, #300]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002856:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800285e:	4948      	ldr	r1, [pc, #288]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002860:	4313      	orrs	r3, r2
 8002862:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00a      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002872:	4b43      	ldr	r3, [pc, #268]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002878:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002880:	493f      	ldr	r1, [pc, #252]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002882:	4313      	orrs	r3, r2
 8002884:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d028      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002894:	4b3a      	ldr	r3, [pc, #232]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028a2:	4937      	ldr	r1, [pc, #220]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028b2:	d106      	bne.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028b4:	4b32      	ldr	r3, [pc, #200]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4a31      	ldr	r2, [pc, #196]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028be:	60d3      	str	r3, [r2, #12]
 80028c0:	e011      	b.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028ca:	d10c      	bne.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3304      	adds	r3, #4
 80028d0:	2101      	movs	r1, #1
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 f8d8 	bl	8002a88 <RCCEx_PLLSAI1_Config>
 80028d8:	4603      	mov	r3, r0
 80028da:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80028dc:	7cfb      	ldrb	r3, [r7, #19]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80028e2:	7cfb      	ldrb	r3, [r7, #19]
 80028e4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d028      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028f2:	4b23      	ldr	r3, [pc, #140]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80028f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002900:	491f      	ldr	r1, [pc, #124]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002902:	4313      	orrs	r3, r2
 8002904:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002910:	d106      	bne.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002912:	4b1b      	ldr	r3, [pc, #108]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	4a1a      	ldr	r2, [pc, #104]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002918:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800291c:	60d3      	str	r3, [r2, #12]
 800291e:	e011      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002924:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002928:	d10c      	bne.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	3304      	adds	r3, #4
 800292e:	2101      	movs	r1, #1
 8002930:	4618      	mov	r0, r3
 8002932:	f000 f8a9 	bl	8002a88 <RCCEx_PLLSAI1_Config>
 8002936:	4603      	mov	r3, r0
 8002938:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800293a:	7cfb      	ldrb	r3, [r7, #19]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002940:	7cfb      	ldrb	r3, [r7, #19]
 8002942:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d02b      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002950:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002956:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800295e:	4908      	ldr	r1, [pc, #32]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002960:	4313      	orrs	r3, r2
 8002962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800296a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800296e:	d109      	bne.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002970:	4b03      	ldr	r3, [pc, #12]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	4a02      	ldr	r2, [pc, #8]	; (8002980 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002976:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800297a:	60d3      	str	r3, [r2, #12]
 800297c:	e014      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800297e:	bf00      	nop
 8002980:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002988:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800298c:	d10c      	bne.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	3304      	adds	r3, #4
 8002992:	2101      	movs	r1, #1
 8002994:	4618      	mov	r0, r3
 8002996:	f000 f877 	bl	8002a88 <RCCEx_PLLSAI1_Config>
 800299a:	4603      	mov	r3, r0
 800299c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800299e:	7cfb      	ldrb	r3, [r7, #19]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80029a4:	7cfb      	ldrb	r3, [r7, #19]
 80029a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d02f      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029b4:	4b2b      	ldr	r3, [pc, #172]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029c2:	4928      	ldr	r1, [pc, #160]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029d2:	d10d      	bne.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3304      	adds	r3, #4
 80029d8:	2102      	movs	r1, #2
 80029da:	4618      	mov	r0, r3
 80029dc:	f000 f854 	bl	8002a88 <RCCEx_PLLSAI1_Config>
 80029e0:	4603      	mov	r3, r0
 80029e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029e4:	7cfb      	ldrb	r3, [r7, #19]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d014      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80029ea:	7cfb      	ldrb	r3, [r7, #19]
 80029ec:	74bb      	strb	r3, [r7, #18]
 80029ee:	e011      	b.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029f8:	d10c      	bne.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3320      	adds	r3, #32
 80029fe:	2102      	movs	r1, #2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f000 f931 	bl	8002c68 <RCCEx_PLLSAI2_Config>
 8002a06:	4603      	mov	r3, r0
 8002a08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a0a:	7cfb      	ldrb	r3, [r7, #19]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002a10:	7cfb      	ldrb	r3, [r7, #19]
 8002a12:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00a      	beq.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002a20:	4b10      	ldr	r3, [pc, #64]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a26:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a2e:	490d      	ldr	r1, [pc, #52]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00b      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a42:	4b08      	ldr	r3, [pc, #32]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a48:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a52:	4904      	ldr	r1, [pc, #16]	; (8002a64 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002a5a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40021000 	.word	0x40021000

08002a68 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002a6c:	4b05      	ldr	r3, [pc, #20]	; (8002a84 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a04      	ldr	r2, [pc, #16]	; (8002a84 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002a72:	f043 0304 	orr.w	r3, r3, #4
 8002a76:	6013      	str	r3, [r2, #0]
}
 8002a78:	bf00      	nop
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	40021000 	.word	0x40021000

08002a88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a92:	2300      	movs	r3, #0
 8002a94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a96:	4b73      	ldr	r3, [pc, #460]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	f003 0303 	and.w	r3, r3, #3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d018      	beq.n	8002ad4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002aa2:	4b70      	ldr	r3, [pc, #448]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	f003 0203 	and.w	r2, r3, #3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d10d      	bne.n	8002ace <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
       ||
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d009      	beq.n	8002ace <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002aba:	4b6a      	ldr	r3, [pc, #424]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	091b      	lsrs	r3, r3, #4
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
       ||
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d044      	beq.n	8002b58 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	73fb      	strb	r3, [r7, #15]
 8002ad2:	e041      	b.n	8002b58 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d00c      	beq.n	8002af6 <RCCEx_PLLSAI1_Config+0x6e>
 8002adc:	2b03      	cmp	r3, #3
 8002ade:	d013      	beq.n	8002b08 <RCCEx_PLLSAI1_Config+0x80>
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d120      	bne.n	8002b26 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ae4:	4b5f      	ldr	r3, [pc, #380]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d11d      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002af4:	e01a      	b.n	8002b2c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002af6:	4b5b      	ldr	r3, [pc, #364]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d116      	bne.n	8002b30 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b06:	e013      	b.n	8002b30 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b08:	4b56      	ldr	r3, [pc, #344]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10f      	bne.n	8002b34 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b14:	4b53      	ldr	r3, [pc, #332]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d109      	bne.n	8002b34 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b24:	e006      	b.n	8002b34 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	73fb      	strb	r3, [r7, #15]
      break;
 8002b2a:	e004      	b.n	8002b36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b2c:	bf00      	nop
 8002b2e:	e002      	b.n	8002b36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b30:	bf00      	nop
 8002b32:	e000      	b.n	8002b36 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002b34:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10d      	bne.n	8002b58 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b3c:	4b49      	ldr	r3, [pc, #292]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6819      	ldr	r1, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	430b      	orrs	r3, r1
 8002b52:	4944      	ldr	r1, [pc, #272]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d17d      	bne.n	8002c5a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002b5e:	4b41      	ldr	r3, [pc, #260]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a40      	ldr	r2, [pc, #256]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b64:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002b68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b6a:	f7fe fb17 	bl	800119c <HAL_GetTick>
 8002b6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b70:	e009      	b.n	8002b86 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b72:	f7fe fb13 	bl	800119c <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d902      	bls.n	8002b86 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	73fb      	strb	r3, [r7, #15]
        break;
 8002b84:	e005      	b.n	8002b92 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b86:	4b37      	ldr	r3, [pc, #220]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1ef      	bne.n	8002b72 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002b92:	7bfb      	ldrb	r3, [r7, #15]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d160      	bne.n	8002c5a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d111      	bne.n	8002bc2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b9e:	4b31      	ldr	r3, [pc, #196]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ba6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	6892      	ldr	r2, [r2, #8]
 8002bae:	0211      	lsls	r1, r2, #8
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	68d2      	ldr	r2, [r2, #12]
 8002bb4:	0912      	lsrs	r2, r2, #4
 8002bb6:	0452      	lsls	r2, r2, #17
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	492a      	ldr	r1, [pc, #168]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	610b      	str	r3, [r1, #16]
 8002bc0:	e027      	b.n	8002c12 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d112      	bne.n	8002bee <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bc8:	4b26      	ldr	r3, [pc, #152]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002bd0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	6892      	ldr	r2, [r2, #8]
 8002bd8:	0211      	lsls	r1, r2, #8
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6912      	ldr	r2, [r2, #16]
 8002bde:	0852      	lsrs	r2, r2, #1
 8002be0:	3a01      	subs	r2, #1
 8002be2:	0552      	lsls	r2, r2, #21
 8002be4:	430a      	orrs	r2, r1
 8002be6:	491f      	ldr	r1, [pc, #124]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	610b      	str	r3, [r1, #16]
 8002bec:	e011      	b.n	8002c12 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bee:	4b1d      	ldr	r3, [pc, #116]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002bf6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6892      	ldr	r2, [r2, #8]
 8002bfe:	0211      	lsls	r1, r2, #8
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6952      	ldr	r2, [r2, #20]
 8002c04:	0852      	lsrs	r2, r2, #1
 8002c06:	3a01      	subs	r2, #1
 8002c08:	0652      	lsls	r2, r2, #25
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	4915      	ldr	r1, [pc, #84]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002c12:	4b14      	ldr	r3, [pc, #80]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a13      	ldr	r2, [pc, #76]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c1c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1e:	f7fe fabd 	bl	800119c <HAL_GetTick>
 8002c22:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c24:	e009      	b.n	8002c3a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c26:	f7fe fab9 	bl	800119c <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d902      	bls.n	8002c3a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	73fb      	strb	r3, [r7, #15]
          break;
 8002c38:	e005      	b.n	8002c46 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c3a:	4b0a      	ldr	r3, [pc, #40]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0ef      	beq.n	8002c26 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d106      	bne.n	8002c5a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002c4c:	4b05      	ldr	r3, [pc, #20]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c4e:	691a      	ldr	r2, [r3, #16]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	4903      	ldr	r1, [pc, #12]	; (8002c64 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40021000 	.word	0x40021000

08002c68 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c72:	2300      	movs	r3, #0
 8002c74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c76:	4b68      	ldr	r3, [pc, #416]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d018      	beq.n	8002cb4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c82:	4b65      	ldr	r3, [pc, #404]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	f003 0203 	and.w	r2, r3, #3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d10d      	bne.n	8002cae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
       ||
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d009      	beq.n	8002cae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c9a:	4b5f      	ldr	r3, [pc, #380]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	091b      	lsrs	r3, r3, #4
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	1c5a      	adds	r2, r3, #1
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
       ||
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d044      	beq.n	8002d38 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	73fb      	strb	r3, [r7, #15]
 8002cb2:	e041      	b.n	8002d38 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d00c      	beq.n	8002cd6 <RCCEx_PLLSAI2_Config+0x6e>
 8002cbc:	2b03      	cmp	r3, #3
 8002cbe:	d013      	beq.n	8002ce8 <RCCEx_PLLSAI2_Config+0x80>
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d120      	bne.n	8002d06 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cc4:	4b54      	ldr	r3, [pc, #336]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d11d      	bne.n	8002d0c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cd4:	e01a      	b.n	8002d0c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002cd6:	4b50      	ldr	r3, [pc, #320]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d116      	bne.n	8002d10 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ce6:	e013      	b.n	8002d10 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ce8:	4b4b      	ldr	r3, [pc, #300]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10f      	bne.n	8002d14 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002cf4:	4b48      	ldr	r3, [pc, #288]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d109      	bne.n	8002d14 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d04:	e006      	b.n	8002d14 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	73fb      	strb	r3, [r7, #15]
      break;
 8002d0a:	e004      	b.n	8002d16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002d0c:	bf00      	nop
 8002d0e:	e002      	b.n	8002d16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002d10:	bf00      	nop
 8002d12:	e000      	b.n	8002d16 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002d14:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d10d      	bne.n	8002d38 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d1c:	4b3e      	ldr	r3, [pc, #248]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6819      	ldr	r1, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	3b01      	subs	r3, #1
 8002d2e:	011b      	lsls	r3, r3, #4
 8002d30:	430b      	orrs	r3, r1
 8002d32:	4939      	ldr	r1, [pc, #228]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d167      	bne.n	8002e0e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002d3e:	4b36      	ldr	r3, [pc, #216]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a35      	ldr	r2, [pc, #212]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d4a:	f7fe fa27 	bl	800119c <HAL_GetTick>
 8002d4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d50:	e009      	b.n	8002d66 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d52:	f7fe fa23 	bl	800119c <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d902      	bls.n	8002d66 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	73fb      	strb	r3, [r7, #15]
        break;
 8002d64:	e005      	b.n	8002d72 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d66:	4b2c      	ldr	r3, [pc, #176]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1ef      	bne.n	8002d52 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d14a      	bne.n	8002e0e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d111      	bne.n	8002da2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d7e:	4b26      	ldr	r3, [pc, #152]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d80:	695b      	ldr	r3, [r3, #20]
 8002d82:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	6892      	ldr	r2, [r2, #8]
 8002d8e:	0211      	lsls	r1, r2, #8
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	68d2      	ldr	r2, [r2, #12]
 8002d94:	0912      	lsrs	r2, r2, #4
 8002d96:	0452      	lsls	r2, r2, #17
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	491f      	ldr	r1, [pc, #124]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	614b      	str	r3, [r1, #20]
 8002da0:	e011      	b.n	8002dc6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002da2:	4b1d      	ldr	r3, [pc, #116]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002daa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6892      	ldr	r2, [r2, #8]
 8002db2:	0211      	lsls	r1, r2, #8
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6912      	ldr	r2, [r2, #16]
 8002db8:	0852      	lsrs	r2, r2, #1
 8002dba:	3a01      	subs	r2, #1
 8002dbc:	0652      	lsls	r2, r2, #25
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	4915      	ldr	r1, [pc, #84]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002dc6:	4b14      	ldr	r3, [pc, #80]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a13      	ldr	r2, [pc, #76]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dd0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd2:	f7fe f9e3 	bl	800119c <HAL_GetTick>
 8002dd6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002dd8:	e009      	b.n	8002dee <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002dda:	f7fe f9df 	bl	800119c <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d902      	bls.n	8002dee <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	73fb      	strb	r3, [r7, #15]
          break;
 8002dec:	e005      	b.n	8002dfa <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002dee:	4b0a      	ldr	r3, [pc, #40]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d0ef      	beq.n	8002dda <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d106      	bne.n	8002e0e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002e00:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e02:	695a      	ldr	r2, [r3, #20]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	4903      	ldr	r1, [pc, #12]	; (8002e18 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40021000 	.word	0x40021000

08002e1c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e042      	b.n	8002eb4 <HAL_RNG_Init+0x98>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	795b      	ldrb	r3, [r3, #5]
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d105      	bne.n	8002e44 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7fd ffb0 	bl	8000da4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* defined(RNG_CR_CED) */
#endif /* end of RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f042 0204 	orr.w	r2, r2, #4
 8002e58:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e64:	2b40      	cmp	r3, #64	; 0x40
 8002e66:	d104      	bne.n	8002e72 <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2204      	movs	r2, #4
 8002e6c:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e020      	b.n	8002eb4 <HAL_RNG_Init+0x98>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8002e72:	f7fe f993 	bl	800119c <HAL_GetTick>
 8002e76:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8002e78:	e00e      	b.n	8002e98 <HAL_RNG_Init+0x7c>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8002e7a:	f7fe f98f 	bl	800119c <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d907      	bls.n	8002e98 <HAL_RNG_Init+0x7c>
    {
      hrng->State = HAL_RNG_STATE_ERROR;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	715a      	strb	r2, [r3, #5]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2202      	movs	r2, #2
 8002e92:	609a      	str	r2, [r3, #8]
      return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e00d      	b.n	8002eb4 <HAL_RNG_Init+0x98>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d0e9      	beq.n	8002e7a <HAL_RNG_Init+0x5e>
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	791b      	ldrb	r3, [r3, #4]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_RNG_GenerateRandomNumber+0x1a>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e03d      	b.n	8002f52 <HAL_RNG_GenerateRandomNumber+0x96>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	795b      	ldrb	r3, [r3, #5]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d12c      	bne.n	8002f40 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2202      	movs	r2, #2
 8002eea:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002eec:	f7fe f956 	bl	800119c <HAL_GetTick>
 8002ef0:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002ef2:	e011      	b.n	8002f18 <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8002ef4:	f7fe f952 	bl	800119c <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d90a      	bls.n	8002f18 <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2201      	movs	r2, #1
 8002f06:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e01c      	b.n	8002f52 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d1e6      	bne.n	8002ef4 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68da      	ldr	r2, [r3, #12]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	715a      	strb	r2, [r3, #5]
 8002f3e:	e004      	b.n	8002f4a <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2204      	movs	r2, #4
 8002f44:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	711a      	strb	r2, [r3, #4]

  return status;
 8002f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e01d      	b.n	8002fa8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d106      	bne.n	8002f86 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f7fd ff2f 	bl	8000de4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2202      	movs	r2, #2
 8002f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	3304      	adds	r3, #4
 8002f96:	4619      	mov	r1, r3
 8002f98:	4610      	mov	r0, r2
 8002f9a:	f000 fa33 	bl	8003404 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2201      	movs	r2, #1
 8002fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68da      	ldr	r2, [r3, #12]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 0201 	orr.w	r2, r2, #1
 8002fc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689a      	ldr	r2, [r3, #8]
 8002fce:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <HAL_TIM_Base_Start_IT+0x50>)
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2b06      	cmp	r3, #6
 8002fd8:	d00b      	beq.n	8002ff2 <HAL_TIM_Base_Start_IT+0x42>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fe0:	d007      	beq.n	8002ff2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f042 0201 	orr.w	r2, r2, #1
 8002ff0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	00010007 	.word	0x00010007

08003004 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b02      	cmp	r3, #2
 8003018:	d122      	bne.n	8003060 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b02      	cmp	r3, #2
 8003026:	d11b      	bne.n	8003060 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f06f 0202 	mvn.w	r2, #2
 8003030:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2201      	movs	r2, #1
 8003036:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	f003 0303 	and.w	r3, r3, #3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f000 f9be 	bl	80033c8 <HAL_TIM_IC_CaptureCallback>
 800304c:	e005      	b.n	800305a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f9b0 	bl	80033b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 f9c1 	bl	80033dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	f003 0304 	and.w	r3, r3, #4
 800306a:	2b04      	cmp	r3, #4
 800306c:	d122      	bne.n	80030b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	2b04      	cmp	r3, #4
 800307a:	d11b      	bne.n	80030b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f06f 0204 	mvn.w	r2, #4
 8003084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2202      	movs	r2, #2
 800308a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 f994 	bl	80033c8 <HAL_TIM_IC_CaptureCallback>
 80030a0:	e005      	b.n	80030ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f986 	bl	80033b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f000 f997 	bl	80033dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	f003 0308 	and.w	r3, r3, #8
 80030be:	2b08      	cmp	r3, #8
 80030c0:	d122      	bne.n	8003108 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	f003 0308 	and.w	r3, r3, #8
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d11b      	bne.n	8003108 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f06f 0208 	mvn.w	r2, #8
 80030d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2204      	movs	r2, #4
 80030de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	f003 0303 	and.w	r3, r3, #3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d003      	beq.n	80030f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f000 f96a 	bl	80033c8 <HAL_TIM_IC_CaptureCallback>
 80030f4:	e005      	b.n	8003102 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 f95c 	bl	80033b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	f000 f96d 	bl	80033dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	f003 0310 	and.w	r3, r3, #16
 8003112:	2b10      	cmp	r3, #16
 8003114:	d122      	bne.n	800315c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	f003 0310 	and.w	r3, r3, #16
 8003120:	2b10      	cmp	r3, #16
 8003122:	d11b      	bne.n	800315c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f06f 0210 	mvn.w	r2, #16
 800312c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2208      	movs	r2, #8
 8003132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800313e:	2b00      	cmp	r3, #0
 8003140:	d003      	beq.n	800314a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f940 	bl	80033c8 <HAL_TIM_IC_CaptureCallback>
 8003148:	e005      	b.n	8003156 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f932 	bl	80033b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f000 f943 	bl	80033dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b01      	cmp	r3, #1
 8003168:	d10e      	bne.n	8003188 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b01      	cmp	r3, #1
 8003176:	d107      	bne.n	8003188 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f06f 0201 	mvn.w	r2, #1
 8003180:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7fd fdcc 	bl	8000d20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003192:	2b80      	cmp	r3, #128	; 0x80
 8003194:	d10e      	bne.n	80031b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031a0:	2b80      	cmp	r3, #128	; 0x80
 80031a2:	d107      	bne.n	80031b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80031ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f000 faee 	bl	8003790 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031c2:	d10e      	bne.n	80031e2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ce:	2b80      	cmp	r3, #128	; 0x80
 80031d0:	d107      	bne.n	80031e2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80031da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 fae1 	bl	80037a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ec:	2b40      	cmp	r3, #64	; 0x40
 80031ee:	d10e      	bne.n	800320e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fa:	2b40      	cmp	r3, #64	; 0x40
 80031fc:	d107      	bne.n	800320e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 f8f1 	bl	80033f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	f003 0320 	and.w	r3, r3, #32
 8003218:	2b20      	cmp	r3, #32
 800321a:	d10e      	bne.n	800323a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	f003 0320 	and.w	r3, r3, #32
 8003226:	2b20      	cmp	r3, #32
 8003228:	d107      	bne.n	800323a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f06f 0220 	mvn.w	r2, #32
 8003232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 faa1 	bl	800377c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800323a:	bf00      	nop
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b084      	sub	sp, #16
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
 800324a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003252:	2b01      	cmp	r3, #1
 8003254:	d101      	bne.n	800325a <HAL_TIM_ConfigClockSource+0x18>
 8003256:	2302      	movs	r3, #2
 8003258:	e0a8      	b.n	80033ac <HAL_TIM_ConfigClockSource+0x16a>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2202      	movs	r2, #2
 8003266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003278:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800327c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003284:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b40      	cmp	r3, #64	; 0x40
 8003294:	d067      	beq.n	8003366 <HAL_TIM_ConfigClockSource+0x124>
 8003296:	2b40      	cmp	r3, #64	; 0x40
 8003298:	d80b      	bhi.n	80032b2 <HAL_TIM_ConfigClockSource+0x70>
 800329a:	2b10      	cmp	r3, #16
 800329c:	d073      	beq.n	8003386 <HAL_TIM_ConfigClockSource+0x144>
 800329e:	2b10      	cmp	r3, #16
 80032a0:	d802      	bhi.n	80032a8 <HAL_TIM_ConfigClockSource+0x66>
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d06f      	beq.n	8003386 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80032a6:	e078      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80032a8:	2b20      	cmp	r3, #32
 80032aa:	d06c      	beq.n	8003386 <HAL_TIM_ConfigClockSource+0x144>
 80032ac:	2b30      	cmp	r3, #48	; 0x30
 80032ae:	d06a      	beq.n	8003386 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80032b0:	e073      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80032b2:	2b70      	cmp	r3, #112	; 0x70
 80032b4:	d00d      	beq.n	80032d2 <HAL_TIM_ConfigClockSource+0x90>
 80032b6:	2b70      	cmp	r3, #112	; 0x70
 80032b8:	d804      	bhi.n	80032c4 <HAL_TIM_ConfigClockSource+0x82>
 80032ba:	2b50      	cmp	r3, #80	; 0x50
 80032bc:	d033      	beq.n	8003326 <HAL_TIM_ConfigClockSource+0xe4>
 80032be:	2b60      	cmp	r3, #96	; 0x60
 80032c0:	d041      	beq.n	8003346 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80032c2:	e06a      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80032c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032c8:	d066      	beq.n	8003398 <HAL_TIM_ConfigClockSource+0x156>
 80032ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ce:	d017      	beq.n	8003300 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80032d0:	e063      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6818      	ldr	r0, [r3, #0]
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	6899      	ldr	r1, [r3, #8]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	f000 f9a3 	bl	800362c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032f4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	609a      	str	r2, [r3, #8]
      break;
 80032fe:	e04c      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6818      	ldr	r0, [r3, #0]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	6899      	ldr	r1, [r3, #8]
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685a      	ldr	r2, [r3, #4]
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f000 f98c 	bl	800362c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689a      	ldr	r2, [r3, #8]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003322:	609a      	str	r2, [r3, #8]
      break;
 8003324:	e039      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6818      	ldr	r0, [r3, #0]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	6859      	ldr	r1, [r3, #4]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	461a      	mov	r2, r3
 8003334:	f000 f900 	bl	8003538 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2150      	movs	r1, #80	; 0x50
 800333e:	4618      	mov	r0, r3
 8003340:	f000 f959 	bl	80035f6 <TIM_ITRx_SetConfig>
      break;
 8003344:	e029      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6818      	ldr	r0, [r3, #0]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	6859      	ldr	r1, [r3, #4]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	461a      	mov	r2, r3
 8003354:	f000 f91f 	bl	8003596 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2160      	movs	r1, #96	; 0x60
 800335e:	4618      	mov	r0, r3
 8003360:	f000 f949 	bl	80035f6 <TIM_ITRx_SetConfig>
      break;
 8003364:	e019      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6818      	ldr	r0, [r3, #0]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	6859      	ldr	r1, [r3, #4]
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	461a      	mov	r2, r3
 8003374:	f000 f8e0 	bl	8003538 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2140      	movs	r1, #64	; 0x40
 800337e:	4618      	mov	r0, r3
 8003380:	f000 f939 	bl	80035f6 <TIM_ITRx_SetConfig>
      break;
 8003384:	e009      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4619      	mov	r1, r3
 8003390:	4610      	mov	r0, r2
 8003392:	f000 f930 	bl	80035f6 <TIM_ITRx_SetConfig>
      break;
 8003396:	e000      	b.n	800339a <HAL_TIM_ConfigClockSource+0x158>
      break;
 8003398:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3710      	adds	r7, #16
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033d0:	bf00      	nop
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a40      	ldr	r2, [pc, #256]	; (8003518 <TIM_Base_SetConfig+0x114>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d013      	beq.n	8003444 <TIM_Base_SetConfig+0x40>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003422:	d00f      	beq.n	8003444 <TIM_Base_SetConfig+0x40>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a3d      	ldr	r2, [pc, #244]	; (800351c <TIM_Base_SetConfig+0x118>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d00b      	beq.n	8003444 <TIM_Base_SetConfig+0x40>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	4a3c      	ldr	r2, [pc, #240]	; (8003520 <TIM_Base_SetConfig+0x11c>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d007      	beq.n	8003444 <TIM_Base_SetConfig+0x40>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a3b      	ldr	r2, [pc, #236]	; (8003524 <TIM_Base_SetConfig+0x120>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d003      	beq.n	8003444 <TIM_Base_SetConfig+0x40>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a3a      	ldr	r2, [pc, #232]	; (8003528 <TIM_Base_SetConfig+0x124>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d108      	bne.n	8003456 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800344a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	4313      	orrs	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a2f      	ldr	r2, [pc, #188]	; (8003518 <TIM_Base_SetConfig+0x114>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01f      	beq.n	800349e <TIM_Base_SetConfig+0x9a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003464:	d01b      	beq.n	800349e <TIM_Base_SetConfig+0x9a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a2c      	ldr	r2, [pc, #176]	; (800351c <TIM_Base_SetConfig+0x118>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d017      	beq.n	800349e <TIM_Base_SetConfig+0x9a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a2b      	ldr	r2, [pc, #172]	; (8003520 <TIM_Base_SetConfig+0x11c>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d013      	beq.n	800349e <TIM_Base_SetConfig+0x9a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a2a      	ldr	r2, [pc, #168]	; (8003524 <TIM_Base_SetConfig+0x120>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00f      	beq.n	800349e <TIM_Base_SetConfig+0x9a>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a29      	ldr	r2, [pc, #164]	; (8003528 <TIM_Base_SetConfig+0x124>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d00b      	beq.n	800349e <TIM_Base_SetConfig+0x9a>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a28      	ldr	r2, [pc, #160]	; (800352c <TIM_Base_SetConfig+0x128>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d007      	beq.n	800349e <TIM_Base_SetConfig+0x9a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a27      	ldr	r2, [pc, #156]	; (8003530 <TIM_Base_SetConfig+0x12c>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d003      	beq.n	800349e <TIM_Base_SetConfig+0x9a>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a26      	ldr	r2, [pc, #152]	; (8003534 <TIM_Base_SetConfig+0x130>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d108      	bne.n	80034b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a10      	ldr	r2, [pc, #64]	; (8003518 <TIM_Base_SetConfig+0x114>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d00f      	beq.n	80034fc <TIM_Base_SetConfig+0xf8>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a12      	ldr	r2, [pc, #72]	; (8003528 <TIM_Base_SetConfig+0x124>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d00b      	beq.n	80034fc <TIM_Base_SetConfig+0xf8>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a11      	ldr	r2, [pc, #68]	; (800352c <TIM_Base_SetConfig+0x128>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d007      	beq.n	80034fc <TIM_Base_SetConfig+0xf8>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a10      	ldr	r2, [pc, #64]	; (8003530 <TIM_Base_SetConfig+0x12c>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d003      	beq.n	80034fc <TIM_Base_SetConfig+0xf8>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a0f      	ldr	r2, [pc, #60]	; (8003534 <TIM_Base_SetConfig+0x130>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d103      	bne.n	8003504 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	691a      	ldr	r2, [r3, #16]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	615a      	str	r2, [r3, #20]
}
 800350a:	bf00      	nop
 800350c:	3714      	adds	r7, #20
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	40012c00 	.word	0x40012c00
 800351c:	40000400 	.word	0x40000400
 8003520:	40000800 	.word	0x40000800
 8003524:	40000c00 	.word	0x40000c00
 8003528:	40013400 	.word	0x40013400
 800352c:	40014000 	.word	0x40014000
 8003530:	40014400 	.word	0x40014400
 8003534:	40014800 	.word	0x40014800

08003538 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a1b      	ldr	r3, [r3, #32]
 8003548:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	f023 0201 	bic.w	r2, r3, #1
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	699b      	ldr	r3, [r3, #24]
 800355a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003562:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	4313      	orrs	r3, r2
 800356c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f023 030a 	bic.w	r3, r3, #10
 8003574:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	4313      	orrs	r3, r2
 800357c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	621a      	str	r2, [r3, #32]
}
 800358a:	bf00      	nop
 800358c:	371c      	adds	r7, #28
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr

08003596 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003596:	b480      	push	{r7}
 8003598:	b087      	sub	sp, #28
 800359a:	af00      	add	r7, sp, #0
 800359c:	60f8      	str	r0, [r7, #12]
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	f023 0210 	bic.w	r2, r3, #16
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	699b      	ldr	r3, [r3, #24]
 80035b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80035c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	031b      	lsls	r3, r3, #12
 80035c6:	697a      	ldr	r2, [r7, #20]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80035d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	621a      	str	r2, [r3, #32]
}
 80035ea:	bf00      	nop
 80035ec:	371c      	adds	r7, #28
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b085      	sub	sp, #20
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
 80035fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800360c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4313      	orrs	r3, r2
 8003614:	f043 0307 	orr.w	r3, r3, #7
 8003618:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	609a      	str	r2, [r3, #8]
}
 8003620:	bf00      	nop
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800362c:	b480      	push	{r7}
 800362e:	b087      	sub	sp, #28
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
 8003638:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003646:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	021a      	lsls	r2, r3, #8
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	431a      	orrs	r2, r3
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	4313      	orrs	r3, r2
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	4313      	orrs	r3, r2
 8003658:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	697a      	ldr	r2, [r7, #20]
 800365e:	609a      	str	r2, [r3, #8]
}
 8003660:	bf00      	nop
 8003662:	371c      	adds	r7, #28
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800367c:	2b01      	cmp	r3, #1
 800367e:	d101      	bne.n	8003684 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003680:	2302      	movs	r3, #2
 8003682:	e068      	b.n	8003756 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2202      	movs	r2, #2
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a2e      	ldr	r2, [pc, #184]	; (8003764 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d004      	beq.n	80036b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a2d      	ldr	r2, [pc, #180]	; (8003768 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d108      	bne.n	80036ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80036be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	4313      	orrs	r3, r2
 80036da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a1e      	ldr	r2, [pc, #120]	; (8003764 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d01d      	beq.n	800372a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036f6:	d018      	beq.n	800372a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a1b      	ldr	r2, [pc, #108]	; (800376c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d013      	beq.n	800372a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a1a      	ldr	r2, [pc, #104]	; (8003770 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d00e      	beq.n	800372a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a18      	ldr	r2, [pc, #96]	; (8003774 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d009      	beq.n	800372a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a13      	ldr	r2, [pc, #76]	; (8003768 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d004      	beq.n	800372a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a14      	ldr	r2, [pc, #80]	; (8003778 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d10c      	bne.n	8003744 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003730:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	68ba      	ldr	r2, [r7, #8]
 8003738:	4313      	orrs	r3, r2
 800373a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40012c00 	.word	0x40012c00
 8003768:	40013400 	.word	0x40013400
 800376c:	40000400 	.word	0x40000400
 8003770:	40000800 	.word	0x40000800
 8003774:	40000c00 	.word	0x40000c00
 8003778:	40014000 	.word	0x40014000

0800377c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e040      	b.n	800384c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d106      	bne.n	80037e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7fd fb26 	bl	8000e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2224      	movs	r2, #36	; 0x24
 80037e4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f022 0201 	bic.w	r2, r2, #1
 80037f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 fa1a 	bl	8003c30 <UART_SetConfig>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d101      	bne.n	8003806 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e022      	b.n	800384c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	2b00      	cmp	r3, #0
 800380c:	d002      	beq.n	8003814 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 fd80 	bl	8004314 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003822:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003832:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0201 	orr.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 fe07 	bl	8004458 <UART_CheckIdleState>
 800384a:	4603      	mov	r3, r0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3708      	adds	r7, #8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08a      	sub	sp, #40	; 0x28
 8003858:	af02      	add	r7, sp, #8
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	603b      	str	r3, [r7, #0]
 8003860:	4613      	mov	r3, r2
 8003862:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003868:	2b20      	cmp	r3, #32
 800386a:	f040 8081 	bne.w	8003970 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d002      	beq.n	800387a <HAL_UART_Transmit+0x26>
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e079      	b.n	8003972 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003884:	2b01      	cmp	r3, #1
 8003886:	d101      	bne.n	800388c <HAL_UART_Transmit+0x38>
 8003888:	2302      	movs	r3, #2
 800388a:	e072      	b.n	8003972 <HAL_UART_Transmit+0x11e>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2221      	movs	r2, #33	; 0x21
 800389e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80038a0:	f7fd fc7c 	bl	800119c <HAL_GetTick>
 80038a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	88fa      	ldrh	r2, [r7, #6]
 80038aa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	88fa      	ldrh	r2, [r7, #6]
 80038b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038be:	d108      	bne.n	80038d2 <HAL_UART_Transmit+0x7e>
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d104      	bne.n	80038d2 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	61bb      	str	r3, [r7, #24]
 80038d0:	e003      	b.n	80038da <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80038e2:	e02d      	b.n	8003940 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	2200      	movs	r2, #0
 80038ec:	2180      	movs	r1, #128	; 0x80
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 fdf7 	bl	80044e2 <UART_WaitOnFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e039      	b.n	8003972 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10b      	bne.n	800391c <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	881a      	ldrh	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003910:	b292      	uxth	r2, r2
 8003912:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	3302      	adds	r3, #2
 8003918:	61bb      	str	r3, [r7, #24]
 800391a:	e008      	b.n	800392e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	781a      	ldrb	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	b292      	uxth	r2, r2
 8003926:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	3301      	adds	r3, #1
 800392c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003934:	b29b      	uxth	r3, r3
 8003936:	3b01      	subs	r3, #1
 8003938:	b29a      	uxth	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003946:	b29b      	uxth	r3, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1cb      	bne.n	80038e4 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	9300      	str	r3, [sp, #0]
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	2200      	movs	r2, #0
 8003954:	2140      	movs	r1, #64	; 0x40
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 fdc3 	bl	80044e2 <UART_WaitOnFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e005      	b.n	8003972 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2220      	movs	r2, #32
 800396a:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800396c:	2300      	movs	r3, #0
 800396e:	e000      	b.n	8003972 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003970:	2302      	movs	r3, #2
  }
}
 8003972:	4618      	mov	r0, r3
 8003974:	3720      	adds	r7, #32
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
	...

0800397c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b088      	sub	sp, #32
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800399c:	69fa      	ldr	r2, [r7, #28]
 800399e:	f640 030f 	movw	r3, #2063	; 0x80f
 80039a2:	4013      	ands	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d113      	bne.n	80039d4 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f003 0320 	and.w	r3, r3, #32
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00e      	beq.n	80039d4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	f003 0320 	and.w	r3, r3, #32
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d009      	beq.n	80039d4 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 8114 	beq.w	8003bf2 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	4798      	blx	r3
      }
      return;
 80039d2:	e10e      	b.n	8003bf2 <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	f000 80d6 	beq.w	8003b88 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d105      	bne.n	80039f2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 80cb 	beq.w	8003b88 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	f003 0301 	and.w	r3, r3, #1
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00e      	beq.n	8003a1a <HAL_UART_IRQHandler+0x9e>
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d009      	beq.n	8003a1a <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a12:	f043 0201 	orr.w	r2, r3, #1
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00e      	beq.n	8003a42 <HAL_UART_IRQHandler+0xc6>
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2202      	movs	r2, #2
 8003a34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a3a:	f043 0204 	orr.w	r2, r3, #4
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00e      	beq.n	8003a6a <HAL_UART_IRQHandler+0xee>
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d009      	beq.n	8003a6a <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2204      	movs	r2, #4
 8003a5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a62:	f043 0202 	orr.w	r2, r3, #2
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	f003 0308 	and.w	r3, r3, #8
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d013      	beq.n	8003a9c <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	f003 0320 	and.w	r3, r3, #32
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d104      	bne.n	8003a88 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d009      	beq.n	8003a9c <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2208      	movs	r2, #8
 8003a8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a94:	f043 0208 	orr.w	r2, r3, #8
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00f      	beq.n	8003ac6 <HAL_UART_IRQHandler+0x14a>
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00a      	beq.n	8003ac6 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ab8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003abe:	f043 0220 	orr.w	r2, r3, #32
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 8093 	beq.w	8003bf6 <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	f003 0320 	and.w	r3, r3, #32
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00c      	beq.n	8003af4 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	f003 0320 	and.w	r3, r3, #32
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d007      	beq.n	8003af4 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003af8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b04:	2b40      	cmp	r3, #64	; 0x40
 8003b06:	d004      	beq.n	8003b12 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d031      	beq.n	8003b76 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 fd60 	bl	80045d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b22:	2b40      	cmp	r3, #64	; 0x40
 8003b24:	d123      	bne.n	8003b6e <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b34:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d013      	beq.n	8003b66 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b42:	4a30      	ldr	r2, [pc, #192]	; (8003c04 <HAL_UART_IRQHandler+0x288>)
 8003b44:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fd fc14 	bl	8001378 <HAL_DMA_Abort_IT>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d016      	beq.n	8003b84 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003b60:	4610      	mov	r0, r2
 8003b62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b64:	e00e      	b.n	8003b84 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 f858 	bl	8003c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b6c:	e00a      	b.n	8003b84 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f854 	bl	8003c1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b74:	e006      	b.n	8003b84 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f850 	bl	8003c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8003b82:	e038      	b.n	8003bf6 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b84:	bf00      	nop
    return;
 8003b86:	e036      	b.n	8003bf6 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00d      	beq.n	8003bae <HAL_UART_IRQHandler+0x232>
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d008      	beq.n	8003bae <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003ba4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 fd65 	bl	8004676 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003bac:	e026      	b.n	8003bfc <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00d      	beq.n	8003bd4 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d008      	beq.n	8003bd4 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d017      	beq.n	8003bfa <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	4798      	blx	r3
    }
    return;
 8003bd2:	e012      	b.n	8003bfa <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00e      	beq.n	8003bfc <HAL_UART_IRQHandler+0x280>
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d009      	beq.n	8003bfc <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f000 fd2b 	bl	8004644 <UART_EndTransmit_IT>
    return;
 8003bee:	bf00      	nop
 8003bf0:	e004      	b.n	8003bfc <HAL_UART_IRQHandler+0x280>
      return;
 8003bf2:	bf00      	nop
 8003bf4:	e002      	b.n	8003bfc <HAL_UART_IRQHandler+0x280>
    return;
 8003bf6:	bf00      	nop
 8003bf8:	e000      	b.n	8003bfc <HAL_UART_IRQHandler+0x280>
    return;
 8003bfa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003bfc:	3720      	adds	r7, #32
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	08004619 	.word	0x08004619

08003c08 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c30:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003c34:	b08a      	sub	sp, #40	; 0x28
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	431a      	orrs	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	431a      	orrs	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	4bb8      	ldr	r3, [pc, #736]	; (8003f48 <UART_SetConfig+0x318>)
 8003c66:	4013      	ands	r3, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6812      	ldr	r2, [r2, #0]
 8003c6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c6e:	430b      	orrs	r3, r1
 8003c70:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68da      	ldr	r2, [r3, #12]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4aae      	ldr	r2, [pc, #696]	; (8003f4c <UART_SetConfig+0x31c>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d004      	beq.n	8003ca2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4aa5      	ldr	r2, [pc, #660]	; (8003f50 <UART_SetConfig+0x320>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d126      	bne.n	8003d0e <UART_SetConfig+0xde>
 8003cc0:	4ba4      	ldr	r3, [pc, #656]	; (8003f54 <UART_SetConfig+0x324>)
 8003cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc6:	f003 0303 	and.w	r3, r3, #3
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	d81a      	bhi.n	8003d04 <UART_SetConfig+0xd4>
 8003cce:	a201      	add	r2, pc, #4	; (adr r2, 8003cd4 <UART_SetConfig+0xa4>)
 8003cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd4:	08003ce5 	.word	0x08003ce5
 8003cd8:	08003cf5 	.word	0x08003cf5
 8003cdc:	08003ced 	.word	0x08003ced
 8003ce0:	08003cfd 	.word	0x08003cfd
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cea:	e105      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003cec:	2302      	movs	r3, #2
 8003cee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cf2:	e101      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003cf4:	2304      	movs	r3, #4
 8003cf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cfa:	e0fd      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003cfc:	2308      	movs	r3, #8
 8003cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d02:	e0f9      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003d04:	2310      	movs	r3, #16
 8003d06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d0a:	bf00      	nop
 8003d0c:	e0f4      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a91      	ldr	r2, [pc, #580]	; (8003f58 <UART_SetConfig+0x328>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d138      	bne.n	8003d8a <UART_SetConfig+0x15a>
 8003d18:	4b8e      	ldr	r3, [pc, #568]	; (8003f54 <UART_SetConfig+0x324>)
 8003d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1e:	f003 030c 	and.w	r3, r3, #12
 8003d22:	2b0c      	cmp	r3, #12
 8003d24:	d82c      	bhi.n	8003d80 <UART_SetConfig+0x150>
 8003d26:	a201      	add	r2, pc, #4	; (adr r2, 8003d2c <UART_SetConfig+0xfc>)
 8003d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d2c:	08003d61 	.word	0x08003d61
 8003d30:	08003d81 	.word	0x08003d81
 8003d34:	08003d81 	.word	0x08003d81
 8003d38:	08003d81 	.word	0x08003d81
 8003d3c:	08003d71 	.word	0x08003d71
 8003d40:	08003d81 	.word	0x08003d81
 8003d44:	08003d81 	.word	0x08003d81
 8003d48:	08003d81 	.word	0x08003d81
 8003d4c:	08003d69 	.word	0x08003d69
 8003d50:	08003d81 	.word	0x08003d81
 8003d54:	08003d81 	.word	0x08003d81
 8003d58:	08003d81 	.word	0x08003d81
 8003d5c:	08003d79 	.word	0x08003d79
 8003d60:	2300      	movs	r3, #0
 8003d62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d66:	e0c7      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003d68:	2302      	movs	r3, #2
 8003d6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d6e:	e0c3      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003d70:	2304      	movs	r3, #4
 8003d72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d76:	e0bf      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003d78:	2308      	movs	r3, #8
 8003d7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d7e:	e0bb      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003d80:	2310      	movs	r3, #16
 8003d82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d86:	bf00      	nop
 8003d88:	e0b6      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a73      	ldr	r2, [pc, #460]	; (8003f5c <UART_SetConfig+0x32c>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d125      	bne.n	8003de0 <UART_SetConfig+0x1b0>
 8003d94:	4b6f      	ldr	r3, [pc, #444]	; (8003f54 <UART_SetConfig+0x324>)
 8003d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003d9e:	2b10      	cmp	r3, #16
 8003da0:	d011      	beq.n	8003dc6 <UART_SetConfig+0x196>
 8003da2:	2b10      	cmp	r3, #16
 8003da4:	d802      	bhi.n	8003dac <UART_SetConfig+0x17c>
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d005      	beq.n	8003db6 <UART_SetConfig+0x186>
 8003daa:	e014      	b.n	8003dd6 <UART_SetConfig+0x1a6>
 8003dac:	2b20      	cmp	r3, #32
 8003dae:	d006      	beq.n	8003dbe <UART_SetConfig+0x18e>
 8003db0:	2b30      	cmp	r3, #48	; 0x30
 8003db2:	d00c      	beq.n	8003dce <UART_SetConfig+0x19e>
 8003db4:	e00f      	b.n	8003dd6 <UART_SetConfig+0x1a6>
 8003db6:	2300      	movs	r3, #0
 8003db8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dbc:	e09c      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dc4:	e098      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003dc6:	2304      	movs	r3, #4
 8003dc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dcc:	e094      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003dce:	2308      	movs	r3, #8
 8003dd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dd4:	e090      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003dd6:	2310      	movs	r3, #16
 8003dd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ddc:	bf00      	nop
 8003dde:	e08b      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a5e      	ldr	r2, [pc, #376]	; (8003f60 <UART_SetConfig+0x330>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d125      	bne.n	8003e36 <UART_SetConfig+0x206>
 8003dea:	4b5a      	ldr	r3, [pc, #360]	; (8003f54 <UART_SetConfig+0x324>)
 8003dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003df4:	2b40      	cmp	r3, #64	; 0x40
 8003df6:	d011      	beq.n	8003e1c <UART_SetConfig+0x1ec>
 8003df8:	2b40      	cmp	r3, #64	; 0x40
 8003dfa:	d802      	bhi.n	8003e02 <UART_SetConfig+0x1d2>
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d005      	beq.n	8003e0c <UART_SetConfig+0x1dc>
 8003e00:	e014      	b.n	8003e2c <UART_SetConfig+0x1fc>
 8003e02:	2b80      	cmp	r3, #128	; 0x80
 8003e04:	d006      	beq.n	8003e14 <UART_SetConfig+0x1e4>
 8003e06:	2bc0      	cmp	r3, #192	; 0xc0
 8003e08:	d00c      	beq.n	8003e24 <UART_SetConfig+0x1f4>
 8003e0a:	e00f      	b.n	8003e2c <UART_SetConfig+0x1fc>
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e12:	e071      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e14:	2302      	movs	r3, #2
 8003e16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e1a:	e06d      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e1c:	2304      	movs	r3, #4
 8003e1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e22:	e069      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e24:	2308      	movs	r3, #8
 8003e26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e2a:	e065      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e2c:	2310      	movs	r3, #16
 8003e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e32:	bf00      	nop
 8003e34:	e060      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a4a      	ldr	r2, [pc, #296]	; (8003f64 <UART_SetConfig+0x334>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d129      	bne.n	8003e94 <UART_SetConfig+0x264>
 8003e40:	4b44      	ldr	r3, [pc, #272]	; (8003f54 <UART_SetConfig+0x324>)
 8003e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e4e:	d014      	beq.n	8003e7a <UART_SetConfig+0x24a>
 8003e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e54:	d802      	bhi.n	8003e5c <UART_SetConfig+0x22c>
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d007      	beq.n	8003e6a <UART_SetConfig+0x23a>
 8003e5a:	e016      	b.n	8003e8a <UART_SetConfig+0x25a>
 8003e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e60:	d007      	beq.n	8003e72 <UART_SetConfig+0x242>
 8003e62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e66:	d00c      	beq.n	8003e82 <UART_SetConfig+0x252>
 8003e68:	e00f      	b.n	8003e8a <UART_SetConfig+0x25a>
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e70:	e042      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e72:	2302      	movs	r3, #2
 8003e74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e78:	e03e      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e7a:	2304      	movs	r3, #4
 8003e7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e80:	e03a      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e82:	2308      	movs	r3, #8
 8003e84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e88:	e036      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e8a:	2310      	movs	r3, #16
 8003e8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e90:	bf00      	nop
 8003e92:	e031      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a2c      	ldr	r2, [pc, #176]	; (8003f4c <UART_SetConfig+0x31c>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d129      	bne.n	8003ef2 <UART_SetConfig+0x2c2>
 8003e9e:	4b2d      	ldr	r3, [pc, #180]	; (8003f54 <UART_SetConfig+0x324>)
 8003ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003ea8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eac:	d014      	beq.n	8003ed8 <UART_SetConfig+0x2a8>
 8003eae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eb2:	d802      	bhi.n	8003eba <UART_SetConfig+0x28a>
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d007      	beq.n	8003ec8 <UART_SetConfig+0x298>
 8003eb8:	e016      	b.n	8003ee8 <UART_SetConfig+0x2b8>
 8003eba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ebe:	d007      	beq.n	8003ed0 <UART_SetConfig+0x2a0>
 8003ec0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003ec4:	d00c      	beq.n	8003ee0 <UART_SetConfig+0x2b0>
 8003ec6:	e00f      	b.n	8003ee8 <UART_SetConfig+0x2b8>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ece:	e013      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ed6:	e00f      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003ed8:	2304      	movs	r3, #4
 8003eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ede:	e00b      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003ee0:	2308      	movs	r3, #8
 8003ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ee6:	e007      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003ee8:	2310      	movs	r3, #16
 8003eea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eee:	bf00      	nop
 8003ef0:	e002      	b.n	8003ef8 <UART_SetConfig+0x2c8>
 8003ef2:	2310      	movs	r3, #16
 8003ef4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a13      	ldr	r2, [pc, #76]	; (8003f4c <UART_SetConfig+0x31c>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	f040 80fe 	bne.w	8004100 <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f08:	2b08      	cmp	r3, #8
 8003f0a:	d837      	bhi.n	8003f7c <UART_SetConfig+0x34c>
 8003f0c:	a201      	add	r2, pc, #4	; (adr r2, 8003f14 <UART_SetConfig+0x2e4>)
 8003f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f12:	bf00      	nop
 8003f14:	08003f39 	.word	0x08003f39
 8003f18:	08003f7d 	.word	0x08003f7d
 8003f1c:	08003f41 	.word	0x08003f41
 8003f20:	08003f7d 	.word	0x08003f7d
 8003f24:	08003f6d 	.word	0x08003f6d
 8003f28:	08003f7d 	.word	0x08003f7d
 8003f2c:	08003f7d 	.word	0x08003f7d
 8003f30:	08003f7d 	.word	0x08003f7d
 8003f34:	08003f75 	.word	0x08003f75
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003f38:	f7fe f9f2 	bl	8002320 <HAL_RCC_GetPCLK1Freq>
 8003f3c:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f3e:	e020      	b.n	8003f82 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003f40:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <UART_SetConfig+0x338>)
 8003f42:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f44:	e01d      	b.n	8003f82 <UART_SetConfig+0x352>
 8003f46:	bf00      	nop
 8003f48:	efff69f3 	.word	0xefff69f3
 8003f4c:	40008000 	.word	0x40008000
 8003f50:	40013800 	.word	0x40013800
 8003f54:	40021000 	.word	0x40021000
 8003f58:	40004400 	.word	0x40004400
 8003f5c:	40004800 	.word	0x40004800
 8003f60:	40004c00 	.word	0x40004c00
 8003f64:	40005000 	.word	0x40005000
 8003f68:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003f6c:	f7fe f942 	bl	80021f4 <HAL_RCC_GetSysClockFreq>
 8003f70:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f72:	e006      	b.n	8003f82 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003f74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f78:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003f7a:	e002      	b.n	8003f82 <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	76fb      	strb	r3, [r7, #27]
        break;
 8003f80:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	f000 81b9 	beq.w	80042fc <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685a      	ldr	r2, [r3, #4]
 8003f8e:	4613      	mov	r3, r2
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	4413      	add	r3, r2
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d305      	bcc.n	8003fa6 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d902      	bls.n	8003fac <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	76fb      	strb	r3, [r7, #27]
 8003faa:	e1a7      	b.n	80042fc <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 8003fac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	f200 8092 	bhi.w	80040da <UART_SetConfig+0x4aa>
 8003fb6:	a201      	add	r2, pc, #4	; (adr r2, 8003fbc <UART_SetConfig+0x38c>)
 8003fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fbc:	08003fe1 	.word	0x08003fe1
 8003fc0:	080040db 	.word	0x080040db
 8003fc4:	0800402f 	.word	0x0800402f
 8003fc8:	080040db 	.word	0x080040db
 8003fcc:	08004063 	.word	0x08004063
 8003fd0:	080040db 	.word	0x080040db
 8003fd4:	080040db 	.word	0x080040db
 8003fd8:	080040db 	.word	0x080040db
 8003fdc:	080040b1 	.word	0x080040b1
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8003fe0:	f7fe f99e 	bl	8002320 <HAL_RCC_GetPCLK1Freq>
 8003fe4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	4619      	mov	r1, r3
 8003fea:	f04f 0200 	mov.w	r2, #0
 8003fee:	f04f 0300 	mov.w	r3, #0
 8003ff2:	f04f 0400 	mov.w	r4, #0
 8003ff6:	0214      	lsls	r4, r2, #8
 8003ff8:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003ffc:	020b      	lsls	r3, r1, #8
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6852      	ldr	r2, [r2, #4]
 8004002:	0852      	lsrs	r2, r2, #1
 8004004:	4611      	mov	r1, r2
 8004006:	f04f 0200 	mov.w	r2, #0
 800400a:	eb13 0b01 	adds.w	fp, r3, r1
 800400e:	eb44 0c02 	adc.w	ip, r4, r2
 8004012:	4658      	mov	r0, fp
 8004014:	4661      	mov	r1, ip
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f04f 0400 	mov.w	r4, #0
 800401e:	461a      	mov	r2, r3
 8004020:	4623      	mov	r3, r4
 8004022:	f7fc f92d 	bl	8000280 <__aeabi_uldivmod>
 8004026:	4603      	mov	r3, r0
 8004028:	460c      	mov	r4, r1
 800402a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800402c:	e058      	b.n	80040e0 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	085b      	lsrs	r3, r3, #1
 8004034:	f04f 0400 	mov.w	r4, #0
 8004038:	49ae      	ldr	r1, [pc, #696]	; (80042f4 <UART_SetConfig+0x6c4>)
 800403a:	f04f 0200 	mov.w	r2, #0
 800403e:	eb13 0b01 	adds.w	fp, r3, r1
 8004042:	eb44 0c02 	adc.w	ip, r4, r2
 8004046:	4658      	mov	r0, fp
 8004048:	4661      	mov	r1, ip
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f04f 0400 	mov.w	r4, #0
 8004052:	461a      	mov	r2, r3
 8004054:	4623      	mov	r3, r4
 8004056:	f7fc f913 	bl	8000280 <__aeabi_uldivmod>
 800405a:	4603      	mov	r3, r0
 800405c:	460c      	mov	r4, r1
 800405e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004060:	e03e      	b.n	80040e0 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8004062:	f7fe f8c7 	bl	80021f4 <HAL_RCC_GetSysClockFreq>
 8004066:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	4619      	mov	r1, r3
 800406c:	f04f 0200 	mov.w	r2, #0
 8004070:	f04f 0300 	mov.w	r3, #0
 8004074:	f04f 0400 	mov.w	r4, #0
 8004078:	0214      	lsls	r4, r2, #8
 800407a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800407e:	020b      	lsls	r3, r1, #8
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6852      	ldr	r2, [r2, #4]
 8004084:	0852      	lsrs	r2, r2, #1
 8004086:	4611      	mov	r1, r2
 8004088:	f04f 0200 	mov.w	r2, #0
 800408c:	eb13 0b01 	adds.w	fp, r3, r1
 8004090:	eb44 0c02 	adc.w	ip, r4, r2
 8004094:	4658      	mov	r0, fp
 8004096:	4661      	mov	r1, ip
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f04f 0400 	mov.w	r4, #0
 80040a0:	461a      	mov	r2, r3
 80040a2:	4623      	mov	r3, r4
 80040a4:	f7fc f8ec 	bl	8000280 <__aeabi_uldivmod>
 80040a8:	4603      	mov	r3, r0
 80040aa:	460c      	mov	r4, r1
 80040ac:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80040ae:	e017      	b.n	80040e0 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	085b      	lsrs	r3, r3, #1
 80040b6:	f04f 0400 	mov.w	r4, #0
 80040ba:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80040be:	f144 0100 	adc.w	r1, r4, #0
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f04f 0400 	mov.w	r4, #0
 80040ca:	461a      	mov	r2, r3
 80040cc:	4623      	mov	r3, r4
 80040ce:	f7fc f8d7 	bl	8000280 <__aeabi_uldivmod>
 80040d2:	4603      	mov	r3, r0
 80040d4:	460c      	mov	r4, r1
 80040d6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80040d8:	e002      	b.n	80040e0 <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	76fb      	strb	r3, [r7, #27]
            break;
 80040de:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040e6:	d308      	bcc.n	80040fa <UART_SetConfig+0x4ca>
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040ee:	d204      	bcs.n	80040fa <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	60da      	str	r2, [r3, #12]
 80040f8:	e100      	b.n	80042fc <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	76fb      	strb	r3, [r7, #27]
 80040fe:	e0fd      	b.n	80042fc <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	69db      	ldr	r3, [r3, #28]
 8004104:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004108:	f040 8084 	bne.w	8004214 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 800410c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004110:	2b08      	cmp	r3, #8
 8004112:	d85f      	bhi.n	80041d4 <UART_SetConfig+0x5a4>
 8004114:	a201      	add	r2, pc, #4	; (adr r2, 800411c <UART_SetConfig+0x4ec>)
 8004116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411a:	bf00      	nop
 800411c:	08004141 	.word	0x08004141
 8004120:	08004161 	.word	0x08004161
 8004124:	08004181 	.word	0x08004181
 8004128:	080041d5 	.word	0x080041d5
 800412c:	0800419d 	.word	0x0800419d
 8004130:	080041d5 	.word	0x080041d5
 8004134:	080041d5 	.word	0x080041d5
 8004138:	080041d5 	.word	0x080041d5
 800413c:	080041bd 	.word	0x080041bd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004140:	f7fe f8ee 	bl	8002320 <HAL_RCC_GetPCLK1Freq>
 8004144:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	005a      	lsls	r2, r3, #1
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	085b      	lsrs	r3, r3, #1
 8004150:	441a      	add	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	fbb2 f3f3 	udiv	r3, r2, r3
 800415a:	b29b      	uxth	r3, r3
 800415c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800415e:	e03c      	b.n	80041da <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004160:	f7fe f8f4 	bl	800234c <HAL_RCC_GetPCLK2Freq>
 8004164:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	005a      	lsls	r2, r3, #1
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	085b      	lsrs	r3, r3, #1
 8004170:	441a      	add	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	fbb2 f3f3 	udiv	r3, r2, r3
 800417a:	b29b      	uxth	r3, r3
 800417c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800417e:	e02c      	b.n	80041da <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	085b      	lsrs	r3, r3, #1
 8004186:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800418a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6852      	ldr	r2, [r2, #4]
 8004192:	fbb3 f3f2 	udiv	r3, r3, r2
 8004196:	b29b      	uxth	r3, r3
 8004198:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800419a:	e01e      	b.n	80041da <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800419c:	f7fe f82a 	bl	80021f4 <HAL_RCC_GetSysClockFreq>
 80041a0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	005a      	lsls	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	085b      	lsrs	r3, r3, #1
 80041ac:	441a      	add	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041ba:	e00e      	b.n	80041da <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	085b      	lsrs	r3, r3, #1
 80041c2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80041d2:	e002      	b.n	80041da <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	76fb      	strb	r3, [r7, #27]
        break;
 80041d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	2b0f      	cmp	r3, #15
 80041de:	d916      	bls.n	800420e <UART_SetConfig+0x5de>
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041e6:	d212      	bcs.n	800420e <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	f023 030f 	bic.w	r3, r3, #15
 80041f0:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	085b      	lsrs	r3, r3, #1
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	f003 0307 	and.w	r3, r3, #7
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	89fb      	ldrh	r3, [r7, #14]
 8004200:	4313      	orrs	r3, r2
 8004202:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	89fa      	ldrh	r2, [r7, #14]
 800420a:	60da      	str	r2, [r3, #12]
 800420c:	e076      	b.n	80042fc <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	76fb      	strb	r3, [r7, #27]
 8004212:	e073      	b.n	80042fc <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 8004214:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004218:	2b08      	cmp	r3, #8
 800421a:	d85c      	bhi.n	80042d6 <UART_SetConfig+0x6a6>
 800421c:	a201      	add	r2, pc, #4	; (adr r2, 8004224 <UART_SetConfig+0x5f4>)
 800421e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004222:	bf00      	nop
 8004224:	08004249 	.word	0x08004249
 8004228:	08004267 	.word	0x08004267
 800422c:	08004285 	.word	0x08004285
 8004230:	080042d7 	.word	0x080042d7
 8004234:	080042a1 	.word	0x080042a1
 8004238:	080042d7 	.word	0x080042d7
 800423c:	080042d7 	.word	0x080042d7
 8004240:	080042d7 	.word	0x080042d7
 8004244:	080042bf 	.word	0x080042bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004248:	f7fe f86a 	bl	8002320 <HAL_RCC_GetPCLK1Freq>
 800424c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	085a      	lsrs	r2, r3, #1
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	441a      	add	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004260:	b29b      	uxth	r3, r3
 8004262:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004264:	e03a      	b.n	80042dc <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004266:	f7fe f871 	bl	800234c <HAL_RCC_GetPCLK2Freq>
 800426a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	085a      	lsrs	r2, r3, #1
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	441a      	add	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	fbb2 f3f3 	udiv	r3, r2, r3
 800427e:	b29b      	uxth	r3, r3
 8004280:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004282:	e02b      	b.n	80042dc <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	085b      	lsrs	r3, r3, #1
 800428a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800428e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6852      	ldr	r2, [r2, #4]
 8004296:	fbb3 f3f2 	udiv	r3, r3, r2
 800429a:	b29b      	uxth	r3, r3
 800429c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800429e:	e01d      	b.n	80042dc <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042a0:	f7fd ffa8 	bl	80021f4 <HAL_RCC_GetSysClockFreq>
 80042a4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	085a      	lsrs	r2, r3, #1
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	441a      	add	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80042bc:	e00e      	b.n	80042dc <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	085b      	lsrs	r3, r3, #1
 80042c4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80042d4:	e002      	b.n	80042dc <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	76fb      	strb	r3, [r7, #27]
        break;
 80042da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	2b0f      	cmp	r3, #15
 80042e0:	d90a      	bls.n	80042f8 <UART_SetConfig+0x6c8>
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e8:	d206      	bcs.n	80042f8 <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	69fa      	ldr	r2, [r7, #28]
 80042f0:	60da      	str	r2, [r3, #12]
 80042f2:	e003      	b.n	80042fc <UART_SetConfig+0x6cc>
 80042f4:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004308:	7efb      	ldrb	r3, [r7, #27]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3728      	adds	r7, #40	; 0x28
 800430e:	46bd      	mov	sp, r7
 8004310:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08004314 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004314:	b480      	push	{r7}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00a      	beq.n	800433e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00a      	beq.n	8004360 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00a      	beq.n	8004382 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	f003 0308 	and.w	r3, r3, #8
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00a      	beq.n	80043a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	430a      	orrs	r2, r1
 80043a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a8:	f003 0310 	and.w	r3, r3, #16
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00a      	beq.n	80043c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	430a      	orrs	r2, r1
 80043c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ca:	f003 0320 	and.w	r3, r3, #32
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00a      	beq.n	80043e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	430a      	orrs	r2, r1
 80043e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d01a      	beq.n	800442a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	430a      	orrs	r2, r1
 8004408:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004412:	d10a      	bne.n	800442a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	430a      	orrs	r2, r1
 8004428:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00a      	beq.n	800444c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	605a      	str	r2, [r3, #4]
  }
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af02      	add	r7, sp, #8
 800445e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004466:	f7fc fe99 	bl	800119c <HAL_GetTick>
 800446a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0308 	and.w	r3, r3, #8
 8004476:	2b08      	cmp	r3, #8
 8004478:	d10e      	bne.n	8004498 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800447a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f000 f82a 	bl	80044e2 <UART_WaitOnFlagUntilTimeout>
 800448e:	4603      	mov	r3, r0
 8004490:	2b00      	cmp	r3, #0
 8004492:	d001      	beq.n	8004498 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e020      	b.n	80044da <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d10e      	bne.n	80044c4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044a6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80044aa:	9300      	str	r3, [sp, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f814 	bl	80044e2 <UART_WaitOnFlagUntilTimeout>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e00a      	b.n	80044da <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2220      	movs	r2, #32
 80044ce:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b084      	sub	sp, #16
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	60f8      	str	r0, [r7, #12]
 80044ea:	60b9      	str	r1, [r7, #8]
 80044ec:	603b      	str	r3, [r7, #0]
 80044ee:	4613      	mov	r3, r2
 80044f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044f2:	e05d      	b.n	80045b0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fa:	d059      	beq.n	80045b0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044fc:	f7fc fe4e 	bl	800119c <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	429a      	cmp	r2, r3
 800450a:	d302      	bcc.n	8004512 <UART_WaitOnFlagUntilTimeout+0x30>
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d11b      	bne.n	800454a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004520:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0201 	bic.w	r2, r2, #1
 8004530:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e042      	b.n	80045d0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	d02b      	beq.n	80045b0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004562:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004566:	d123      	bne.n	80045b0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004570:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004580:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0201 	bic.w	r2, r2, #1
 8004590:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2220      	movs	r2, #32
 800459c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2220      	movs	r2, #32
 80045a2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e00f      	b.n	80045d0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69da      	ldr	r2, [r3, #28]
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	4013      	ands	r3, r2
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	429a      	cmp	r2, r3
 80045be:	bf0c      	ite	eq
 80045c0:	2301      	moveq	r3, #1
 80045c2:	2300      	movne	r3, #0
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	461a      	mov	r2, r3
 80045c8:	79fb      	ldrb	r3, [r7, #7]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d092      	beq.n	80044f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80045ee:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689a      	ldr	r2, [r3, #8]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f022 0201 	bic.w	r2, r2, #1
 80045fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2220      	movs	r2, #32
 8004604:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004624:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004636:	68f8      	ldr	r0, [r7, #12]
 8004638:	f7ff faf0 	bl	8003c1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800463c:	bf00      	nop
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800465a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2220      	movs	r2, #32
 8004660:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f7ff facd 	bl	8003c08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800466e:	bf00      	nop
 8004670:	3708      	adds	r7, #8
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800468a:	b480      	push	{r7}
 800468c:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800468e:	bf00      	nop
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800469e:	f3ef 8305 	mrs	r3, IPSR
 80046a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80046a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10f      	bne.n	80046ca <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046aa:	f3ef 8310 	mrs	r3, PRIMASK
 80046ae:	607b      	str	r3, [r7, #4]
  return(result);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d105      	bne.n	80046c2 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80046b6:	f3ef 8311 	mrs	r3, BASEPRI
 80046ba:	603b      	str	r3, [r7, #0]
  return(result);
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d007      	beq.n	80046d2 <osKernelInitialize+0x3a>
 80046c2:	4b0e      	ldr	r3, [pc, #56]	; (80046fc <osKernelInitialize+0x64>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d103      	bne.n	80046d2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80046ca:	f06f 0305 	mvn.w	r3, #5
 80046ce:	60fb      	str	r3, [r7, #12]
 80046d0:	e00c      	b.n	80046ec <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80046d2:	4b0a      	ldr	r3, [pc, #40]	; (80046fc <osKernelInitialize+0x64>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d105      	bne.n	80046e6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80046da:	4b08      	ldr	r3, [pc, #32]	; (80046fc <osKernelInitialize+0x64>)
 80046dc:	2201      	movs	r2, #1
 80046de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80046e0:	2300      	movs	r3, #0
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	e002      	b.n	80046ec <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80046e6:	f04f 33ff 	mov.w	r3, #4294967295
 80046ea:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80046ec:	68fb      	ldr	r3, [r7, #12]
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3714      	adds	r7, #20
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	20000098 	.word	0x20000098

08004700 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004706:	f3ef 8305 	mrs	r3, IPSR
 800470a:	60bb      	str	r3, [r7, #8]
  return(result);
 800470c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800470e:	2b00      	cmp	r3, #0
 8004710:	d10f      	bne.n	8004732 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004712:	f3ef 8310 	mrs	r3, PRIMASK
 8004716:	607b      	str	r3, [r7, #4]
  return(result);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d105      	bne.n	800472a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800471e:	f3ef 8311 	mrs	r3, BASEPRI
 8004722:	603b      	str	r3, [r7, #0]
  return(result);
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d007      	beq.n	800473a <osKernelStart+0x3a>
 800472a:	4b0f      	ldr	r3, [pc, #60]	; (8004768 <osKernelStart+0x68>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b02      	cmp	r3, #2
 8004730:	d103      	bne.n	800473a <osKernelStart+0x3a>
    stat = osErrorISR;
 8004732:	f06f 0305 	mvn.w	r3, #5
 8004736:	60fb      	str	r3, [r7, #12]
 8004738:	e010      	b.n	800475c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800473a:	4b0b      	ldr	r3, [pc, #44]	; (8004768 <osKernelStart+0x68>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2b01      	cmp	r3, #1
 8004740:	d109      	bne.n	8004756 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004742:	f7ff ffa2 	bl	800468a <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004746:	4b08      	ldr	r3, [pc, #32]	; (8004768 <osKernelStart+0x68>)
 8004748:	2202      	movs	r2, #2
 800474a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800474c:	f001 faea 	bl	8005d24 <vTaskStartScheduler>
      stat = osOK;
 8004750:	2300      	movs	r3, #0
 8004752:	60fb      	str	r3, [r7, #12]
 8004754:	e002      	b.n	800475c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8004756:	f04f 33ff 	mov.w	r3, #4294967295
 800475a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800475c:	68fb      	ldr	r3, [r7, #12]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20000098 	.word	0x20000098

0800476c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800476c:	b580      	push	{r7, lr}
 800476e:	b090      	sub	sp, #64	; 0x40
 8004770:	af04      	add	r7, sp, #16
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004778:	2300      	movs	r3, #0
 800477a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800477c:	f3ef 8305 	mrs	r3, IPSR
 8004780:	61fb      	str	r3, [r7, #28]
  return(result);
 8004782:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8004784:	2b00      	cmp	r3, #0
 8004786:	f040 808f 	bne.w	80048a8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800478a:	f3ef 8310 	mrs	r3, PRIMASK
 800478e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d105      	bne.n	80047a2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004796:	f3ef 8311 	mrs	r3, BASEPRI
 800479a:	617b      	str	r3, [r7, #20]
  return(result);
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d003      	beq.n	80047aa <osThreadNew+0x3e>
 80047a2:	4b44      	ldr	r3, [pc, #272]	; (80048b4 <osThreadNew+0x148>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d07e      	beq.n	80048a8 <osThreadNew+0x13c>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d07b      	beq.n	80048a8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80047b0:	2380      	movs	r3, #128	; 0x80
 80047b2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80047b4:	2318      	movs	r3, #24
 80047b6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80047b8:	2300      	movs	r3, #0
 80047ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80047bc:	f04f 33ff 	mov.w	r3, #4294967295
 80047c0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d045      	beq.n	8004854 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d002      	beq.n	80047d6 <osThreadNew+0x6a>
        name = attr->name;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d002      	beq.n	80047e4 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	699b      	ldr	r3, [r3, #24]
 80047e2:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80047e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d008      	beq.n	80047fc <osThreadNew+0x90>
 80047ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ec:	2b38      	cmp	r3, #56	; 0x38
 80047ee:	d805      	bhi.n	80047fc <osThreadNew+0x90>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d001      	beq.n	8004800 <osThreadNew+0x94>
        return (NULL);
 80047fc:	2300      	movs	r3, #0
 80047fe:	e054      	b.n	80048aa <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d003      	beq.n	8004810 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	089b      	lsrs	r3, r3, #2
 800480e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d00e      	beq.n	8004836 <osThreadNew+0xca>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	2b5b      	cmp	r3, #91	; 0x5b
 800481e:	d90a      	bls.n	8004836 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004824:	2b00      	cmp	r3, #0
 8004826:	d006      	beq.n	8004836 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <osThreadNew+0xca>
        mem = 1;
 8004830:	2301      	movs	r3, #1
 8004832:	623b      	str	r3, [r7, #32]
 8004834:	e010      	b.n	8004858 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d10c      	bne.n	8004858 <osThreadNew+0xec>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d108      	bne.n	8004858 <osThreadNew+0xec>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d104      	bne.n	8004858 <osThreadNew+0xec>
          mem = 0;
 800484e:	2300      	movs	r3, #0
 8004850:	623b      	str	r3, [r7, #32]
 8004852:	e001      	b.n	8004858 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8004854:	2300      	movs	r3, #0
 8004856:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d110      	bne.n	8004880 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004866:	9202      	str	r2, [sp, #8]
 8004868:	9301      	str	r3, [sp, #4]
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	9300      	str	r3, [sp, #0]
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004872:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004874:	68f8      	ldr	r0, [r7, #12]
 8004876:	f001 f87f 	bl	8005978 <xTaskCreateStatic>
 800487a:	4603      	mov	r3, r0
 800487c:	613b      	str	r3, [r7, #16]
 800487e:	e013      	b.n	80048a8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8004880:	6a3b      	ldr	r3, [r7, #32]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d110      	bne.n	80048a8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004888:	b29a      	uxth	r2, r3
 800488a:	f107 0310 	add.w	r3, r7, #16
 800488e:	9301      	str	r3, [sp, #4]
 8004890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f001 f8c7 	bl	8005a2c <xTaskCreate>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d001      	beq.n	80048a8 <osThreadNew+0x13c>
          hTask = NULL;
 80048a4:	2300      	movs	r3, #0
 80048a6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80048a8:	693b      	ldr	r3, [r7, #16]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3730      	adds	r7, #48	; 0x30
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	20000098 	.word	0x20000098

080048b8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048c0:	f3ef 8305 	mrs	r3, IPSR
 80048c4:	613b      	str	r3, [r7, #16]
  return(result);
 80048c6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10f      	bne.n	80048ec <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048cc:	f3ef 8310 	mrs	r3, PRIMASK
 80048d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d105      	bne.n	80048e4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80048d8:	f3ef 8311 	mrs	r3, BASEPRI
 80048dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d007      	beq.n	80048f4 <osDelay+0x3c>
 80048e4:	4b0a      	ldr	r3, [pc, #40]	; (8004910 <osDelay+0x58>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d103      	bne.n	80048f4 <osDelay+0x3c>
    stat = osErrorISR;
 80048ec:	f06f 0305 	mvn.w	r3, #5
 80048f0:	617b      	str	r3, [r7, #20]
 80048f2:	e007      	b.n	8004904 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d002      	beq.n	8004904 <osDelay+0x4c>
      vTaskDelay(ticks);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f001 f9dc 	bl	8005cbc <vTaskDelay>
    }
  }

  return (stat);
 8004904:	697b      	ldr	r3, [r7, #20]
}
 8004906:	4618      	mov	r0, r3
 8004908:	3718      	adds	r7, #24
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20000098 	.word	0x20000098

08004914 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004914:	b580      	push	{r7, lr}
 8004916:	b08a      	sub	sp, #40	; 0x28
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800491c:	2300      	movs	r3, #0
 800491e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004920:	f3ef 8305 	mrs	r3, IPSR
 8004924:	613b      	str	r3, [r7, #16]
  return(result);
 8004926:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8004928:	2b00      	cmp	r3, #0
 800492a:	f040 8085 	bne.w	8004a38 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800492e:	f3ef 8310 	mrs	r3, PRIMASK
 8004932:	60fb      	str	r3, [r7, #12]
  return(result);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d105      	bne.n	8004946 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800493a:	f3ef 8311 	mrs	r3, BASEPRI
 800493e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d003      	beq.n	800494e <osMutexNew+0x3a>
 8004946:	4b3f      	ldr	r3, [pc, #252]	; (8004a44 <osMutexNew+0x130>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2b02      	cmp	r3, #2
 800494c:	d074      	beq.n	8004a38 <osMutexNew+0x124>
    if (attr != NULL) {
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d003      	beq.n	800495c <osMutexNew+0x48>
      type = attr->attr_bits;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	623b      	str	r3, [r7, #32]
 800495a:	e001      	b.n	8004960 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800495c:	2300      	movs	r3, #0
 800495e:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	f003 0301 	and.w	r3, r3, #1
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <osMutexNew+0x5c>
      rmtx = 1U;
 800496a:	2301      	movs	r3, #1
 800496c:	61fb      	str	r3, [r7, #28]
 800496e:	e001      	b.n	8004974 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004974:	6a3b      	ldr	r3, [r7, #32]
 8004976:	f003 0308 	and.w	r3, r3, #8
 800497a:	2b00      	cmp	r3, #0
 800497c:	d15c      	bne.n	8004a38 <osMutexNew+0x124>
      mem = -1;
 800497e:	f04f 33ff 	mov.w	r3, #4294967295
 8004982:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d015      	beq.n	80049b6 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d006      	beq.n	80049a0 <osMutexNew+0x8c>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	2b4f      	cmp	r3, #79	; 0x4f
 8004998:	d902      	bls.n	80049a0 <osMutexNew+0x8c>
          mem = 1;
 800499a:	2301      	movs	r3, #1
 800499c:	61bb      	str	r3, [r7, #24]
 800499e:	e00c      	b.n	80049ba <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d108      	bne.n	80049ba <osMutexNew+0xa6>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d104      	bne.n	80049ba <osMutexNew+0xa6>
            mem = 0;
 80049b0:	2300      	movs	r3, #0
 80049b2:	61bb      	str	r3, [r7, #24]
 80049b4:	e001      	b.n	80049ba <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 80049b6:	2300      	movs	r3, #0
 80049b8:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d112      	bne.n	80049e6 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d007      	beq.n	80049d6 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	4619      	mov	r1, r3
 80049cc:	2004      	movs	r0, #4
 80049ce:	f000 fb30 	bl	8005032 <xQueueCreateMutexStatic>
 80049d2:	6278      	str	r0, [r7, #36]	; 0x24
 80049d4:	e016      	b.n	8004a04 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	4619      	mov	r1, r3
 80049dc:	2001      	movs	r0, #1
 80049de:	f000 fb28 	bl	8005032 <xQueueCreateMutexStatic>
 80049e2:	6278      	str	r0, [r7, #36]	; 0x24
 80049e4:	e00e      	b.n	8004a04 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d10b      	bne.n	8004a04 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d004      	beq.n	80049fc <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80049f2:	2004      	movs	r0, #4
 80049f4:	f000 fb05 	bl	8005002 <xQueueCreateMutex>
 80049f8:	6278      	str	r0, [r7, #36]	; 0x24
 80049fa:	e003      	b.n	8004a04 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80049fc:	2001      	movs	r0, #1
 80049fe:	f000 fb00 	bl	8005002 <xQueueCreateMutex>
 8004a02:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00c      	beq.n	8004a24 <osMutexNew+0x110>
        if (attr != NULL) {
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d003      	beq.n	8004a18 <osMutexNew+0x104>
          name = attr->name;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	617b      	str	r3, [r7, #20]
 8004a16:	e001      	b.n	8004a1c <osMutexNew+0x108>
        } else {
          name = NULL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8004a1c:	6979      	ldr	r1, [r7, #20]
 8004a1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004a20:	f000 ff24 	bl	800586c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d006      	beq.n	8004a38 <osMutexNew+0x124>
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a32:	f043 0301 	orr.w	r3, r3, #1
 8004a36:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3728      	adds	r7, #40	; 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	20000098 	.word	0x20000098

08004a48 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b08c      	sub	sp, #48	; 0x30
 8004a4c:	af02      	add	r7, sp, #8
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004a54:	2300      	movs	r3, #0
 8004a56:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a58:	f3ef 8305 	mrs	r3, IPSR
 8004a5c:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a5e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f040 8087 	bne.w	8004b74 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a66:	f3ef 8310 	mrs	r3, PRIMASK
 8004a6a:	617b      	str	r3, [r7, #20]
  return(result);
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d105      	bne.n	8004a7e <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a72:	f3ef 8311 	mrs	r3, BASEPRI
 8004a76:	613b      	str	r3, [r7, #16]
  return(result);
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <osSemaphoreNew+0x3e>
 8004a7e:	4b40      	ldr	r3, [pc, #256]	; (8004b80 <osSemaphoreNew+0x138>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	d076      	beq.n	8004b74 <osSemaphoreNew+0x12c>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d073      	beq.n	8004b74 <osSemaphoreNew+0x12c>
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d86f      	bhi.n	8004b74 <osSemaphoreNew+0x12c>
    mem = -1;
 8004a94:	f04f 33ff 	mov.w	r3, #4294967295
 8004a98:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d015      	beq.n	8004acc <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d006      	beq.n	8004ab6 <osSemaphoreNew+0x6e>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	2b4f      	cmp	r3, #79	; 0x4f
 8004aae:	d902      	bls.n	8004ab6 <osSemaphoreNew+0x6e>
        mem = 1;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	623b      	str	r3, [r7, #32]
 8004ab4:	e00c      	b.n	8004ad0 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d108      	bne.n	8004ad0 <osSemaphoreNew+0x88>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d104      	bne.n	8004ad0 <osSemaphoreNew+0x88>
          mem = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	623b      	str	r3, [r7, #32]
 8004aca:	e001      	b.n	8004ad0 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8004acc:	2300      	movs	r3, #0
 8004ace:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad6:	d04d      	beq.n	8004b74 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d129      	bne.n	8004b32 <osSemaphoreNew+0xea>
        if (mem == 1) {
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d10b      	bne.n	8004afc <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	2303      	movs	r3, #3
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	4613      	mov	r3, r2
 8004aee:	2200      	movs	r2, #0
 8004af0:	2100      	movs	r1, #0
 8004af2:	2001      	movs	r0, #1
 8004af4:	f000 f996 	bl	8004e24 <xQueueGenericCreateStatic>
 8004af8:	6278      	str	r0, [r7, #36]	; 0x24
 8004afa:	e005      	b.n	8004b08 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8004afc:	2203      	movs	r2, #3
 8004afe:	2100      	movs	r1, #0
 8004b00:	2001      	movs	r0, #1
 8004b02:	f000 fa02 	bl	8004f0a <xQueueGenericCreate>
 8004b06:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d022      	beq.n	8004b54 <osSemaphoreNew+0x10c>
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d01f      	beq.n	8004b54 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004b14:	2300      	movs	r3, #0
 8004b16:	2200      	movs	r2, #0
 8004b18:	2100      	movs	r1, #0
 8004b1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004b1c:	f000 fb0a 	bl	8005134 <xQueueGenericSend>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d016      	beq.n	8004b54 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 8004b26:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004b28:	f000 fd6e 	bl	8005608 <vQueueDelete>
            hSemaphore = NULL;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b30:	e010      	b.n	8004b54 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d108      	bne.n	8004b4a <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	461a      	mov	r2, r3
 8004b3e:	68b9      	ldr	r1, [r7, #8]
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 fa91 	bl	8005068 <xQueueCreateCountingSemaphoreStatic>
 8004b46:	6278      	str	r0, [r7, #36]	; 0x24
 8004b48:	e004      	b.n	8004b54 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004b4a:	68b9      	ldr	r1, [r7, #8]
 8004b4c:	68f8      	ldr	r0, [r7, #12]
 8004b4e:	f000 fac0 	bl	80050d2 <xQueueCreateCountingSemaphore>
 8004b52:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00c      	beq.n	8004b74 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <osSemaphoreNew+0x120>
          name = attr->name;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	61fb      	str	r3, [r7, #28]
 8004b66:	e001      	b.n	8004b6c <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004b6c:	69f9      	ldr	r1, [r7, #28]
 8004b6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004b70:	f000 fe7c 	bl	800586c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3728      	adds	r7, #40	; 0x28
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	20000098 	.word	0x20000098

08004b84 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	4a07      	ldr	r2, [pc, #28]	; (8004bb0 <vApplicationGetIdleTaskMemory+0x2c>)
 8004b94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	4a06      	ldr	r2, [pc, #24]	; (8004bb4 <vApplicationGetIdleTaskMemory+0x30>)
 8004b9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2280      	movs	r2, #128	; 0x80
 8004ba0:	601a      	str	r2, [r3, #0]
}
 8004ba2:	bf00      	nop
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	2000009c 	.word	0x2000009c
 8004bb4:	200000f8 	.word	0x200000f8

08004bb8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4a07      	ldr	r2, [pc, #28]	; (8004be4 <vApplicationGetTimerTaskMemory+0x2c>)
 8004bc8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	4a06      	ldr	r2, [pc, #24]	; (8004be8 <vApplicationGetTimerTaskMemory+0x30>)
 8004bce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004bd6:	601a      	str	r2, [r3, #0]
}
 8004bd8:	bf00      	nop
 8004bda:	3714      	adds	r7, #20
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr
 8004be4:	200002f8 	.word	0x200002f8
 8004be8:	20000354 	.word	0x20000354

08004bec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f103 0208 	add.w	r2, r3, #8
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f04f 32ff 	mov.w	r2, #4294967295
 8004c04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f103 0208 	add.w	r2, r3, #8
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f103 0208 	add.w	r2, r3, #8
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c20:	bf00      	nop
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c3a:	bf00      	nop
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr

08004c46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c46:	b480      	push	{r7}
 8004c48:	b085      	sub	sp, #20
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
 8004c4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	683a      	ldr	r2, [r7, #0]
 8004c6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	683a      	ldr	r2, [r7, #0]
 8004c70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	601a      	str	r2, [r3, #0]
}
 8004c82:	bf00      	nop
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b085      	sub	sp, #20
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
 8004c96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca4:	d103      	bne.n	8004cae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	60fb      	str	r3, [r7, #12]
 8004cac:	e00c      	b.n	8004cc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	3308      	adds	r3, #8
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	e002      	b.n	8004cbc <vListInsert+0x2e>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	60fb      	str	r3, [r7, #12]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d2f6      	bcs.n	8004cb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	683a      	ldr	r2, [r7, #0]
 8004ce2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	1c5a      	adds	r2, r3, #1
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	601a      	str	r2, [r3, #0]
}
 8004cf4:	bf00      	nop
 8004cf6:	3714      	adds	r7, #20
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr

08004d00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6892      	ldr	r2, [r2, #8]
 8004d16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6852      	ldr	r2, [r2, #4]
 8004d20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d103      	bne.n	8004d34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689a      	ldr	r2, [r3, #8]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	1e5a      	subs	r2, r3, #1
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3714      	adds	r7, #20
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d109      	bne.n	8004d7c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d6c:	f383 8811 	msr	BASEPRI, r3
 8004d70:	f3bf 8f6f 	isb	sy
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	60bb      	str	r3, [r7, #8]
 8004d7a:	e7fe      	b.n	8004d7a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004d7c:	f002 f966 	bl	800704c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d88:	68f9      	ldr	r1, [r7, #12]
 8004d8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004d8c:	fb01 f303 	mul.w	r3, r1, r3
 8004d90:	441a      	add	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dac:	3b01      	subs	r3, #1
 8004dae:	68f9      	ldr	r1, [r7, #12]
 8004db0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004db2:	fb01 f303 	mul.w	r3, r1, r3
 8004db6:	441a      	add	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	22ff      	movs	r2, #255	; 0xff
 8004dc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	22ff      	movs	r2, #255	; 0xff
 8004dc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d114      	bne.n	8004dfc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d01a      	beq.n	8004e10 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	3310      	adds	r3, #16
 8004dde:	4618      	mov	r0, r3
 8004de0:	f001 fa20 	bl	8006224 <xTaskRemoveFromEventList>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d012      	beq.n	8004e10 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004dea:	4b0d      	ldr	r3, [pc, #52]	; (8004e20 <xQueueGenericReset+0xcc>)
 8004dec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004df0:	601a      	str	r2, [r3, #0]
 8004df2:	f3bf 8f4f 	dsb	sy
 8004df6:	f3bf 8f6f 	isb	sy
 8004dfa:	e009      	b.n	8004e10 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	3310      	adds	r3, #16
 8004e00:	4618      	mov	r0, r3
 8004e02:	f7ff fef3 	bl	8004bec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	3324      	adds	r3, #36	; 0x24
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff feee 	bl	8004bec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e10:	f002 f94a 	bl	80070a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e14:	2301      	movs	r3, #1
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	e000ed04 	.word	0xe000ed04

08004e24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b08e      	sub	sp, #56	; 0x38
 8004e28:	af02      	add	r7, sp, #8
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	607a      	str	r2, [r7, #4]
 8004e30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d109      	bne.n	8004e4c <xQueueGenericCreateStatic+0x28>
 8004e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e3c:	f383 8811 	msr	BASEPRI, r3
 8004e40:	f3bf 8f6f 	isb	sy
 8004e44:	f3bf 8f4f 	dsb	sy
 8004e48:	62bb      	str	r3, [r7, #40]	; 0x28
 8004e4a:	e7fe      	b.n	8004e4a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d109      	bne.n	8004e66 <xQueueGenericCreateStatic+0x42>
 8004e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	627b      	str	r3, [r7, #36]	; 0x24
 8004e64:	e7fe      	b.n	8004e64 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d002      	beq.n	8004e72 <xQueueGenericCreateStatic+0x4e>
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d001      	beq.n	8004e76 <xQueueGenericCreateStatic+0x52>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e000      	b.n	8004e78 <xQueueGenericCreateStatic+0x54>
 8004e76:	2300      	movs	r3, #0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d109      	bne.n	8004e90 <xQueueGenericCreateStatic+0x6c>
 8004e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e80:	f383 8811 	msr	BASEPRI, r3
 8004e84:	f3bf 8f6f 	isb	sy
 8004e88:	f3bf 8f4f 	dsb	sy
 8004e8c:	623b      	str	r3, [r7, #32]
 8004e8e:	e7fe      	b.n	8004e8e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d102      	bne.n	8004e9c <xQueueGenericCreateStatic+0x78>
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d101      	bne.n	8004ea0 <xQueueGenericCreateStatic+0x7c>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e000      	b.n	8004ea2 <xQueueGenericCreateStatic+0x7e>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d109      	bne.n	8004eba <xQueueGenericCreateStatic+0x96>
 8004ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eaa:	f383 8811 	msr	BASEPRI, r3
 8004eae:	f3bf 8f6f 	isb	sy
 8004eb2:	f3bf 8f4f 	dsb	sy
 8004eb6:	61fb      	str	r3, [r7, #28]
 8004eb8:	e7fe      	b.n	8004eb8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004eba:	2350      	movs	r3, #80	; 0x50
 8004ebc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	2b50      	cmp	r3, #80	; 0x50
 8004ec2:	d009      	beq.n	8004ed8 <xQueueGenericCreateStatic+0xb4>
 8004ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec8:	f383 8811 	msr	BASEPRI, r3
 8004ecc:	f3bf 8f6f 	isb	sy
 8004ed0:	f3bf 8f4f 	dsb	sy
 8004ed4:	61bb      	str	r3, [r7, #24]
 8004ed6:	e7fe      	b.n	8004ed6 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004ed8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00d      	beq.n	8004f00 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004eec:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef2:	9300      	str	r3, [sp, #0]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	68b9      	ldr	r1, [r7, #8]
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f000 f844 	bl	8004f88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3730      	adds	r7, #48	; 0x30
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b08a      	sub	sp, #40	; 0x28
 8004f0e:	af02      	add	r7, sp, #8
 8004f10:	60f8      	str	r0, [r7, #12]
 8004f12:	60b9      	str	r1, [r7, #8]
 8004f14:	4613      	mov	r3, r2
 8004f16:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d109      	bne.n	8004f32 <xQueueGenericCreate+0x28>
 8004f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f22:	f383 8811 	msr	BASEPRI, r3
 8004f26:	f3bf 8f6f 	isb	sy
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	613b      	str	r3, [r7, #16]
 8004f30:	e7fe      	b.n	8004f30 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d102      	bne.n	8004f3e <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	61fb      	str	r3, [r7, #28]
 8004f3c:	e004      	b.n	8004f48 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	fb02 f303 	mul.w	r3, r2, r3
 8004f46:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	3350      	adds	r3, #80	; 0x50
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f002 f997 	bl	8007280 <pvPortMalloc>
 8004f52:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d011      	beq.n	8004f7e <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	3350      	adds	r3, #80	; 0x50
 8004f62:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f6c:	79fa      	ldrb	r2, [r7, #7]
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	9300      	str	r3, [sp, #0]
 8004f72:	4613      	mov	r3, r2
 8004f74:	697a      	ldr	r2, [r7, #20]
 8004f76:	68b9      	ldr	r1, [r7, #8]
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 f805 	bl	8004f88 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
	}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3720      	adds	r7, #32
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
 8004f94:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d103      	bne.n	8004fa4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	69ba      	ldr	r2, [r7, #24]
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	e002      	b.n	8004faa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004faa:	69bb      	ldr	r3, [r7, #24]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004fb0:	69bb      	ldr	r3, [r7, #24]
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004fb6:	2101      	movs	r1, #1
 8004fb8:	69b8      	ldr	r0, [r7, #24]
 8004fba:	f7ff fecb 	bl	8004d54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	78fa      	ldrb	r2, [r7, #3]
 8004fc2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004fc6:	bf00      	nop
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b082      	sub	sp, #8
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00e      	beq.n	8004ffa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004fee:	2300      	movs	r3, #0
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f89d 	bl	8005134 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004ffa:	bf00      	nop
 8004ffc:	3708      	adds	r7, #8
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005002:	b580      	push	{r7, lr}
 8005004:	b086      	sub	sp, #24
 8005006:	af00      	add	r7, sp, #0
 8005008:	4603      	mov	r3, r0
 800500a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800500c:	2301      	movs	r3, #1
 800500e:	617b      	str	r3, [r7, #20]
 8005010:	2300      	movs	r3, #0
 8005012:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005014:	79fb      	ldrb	r3, [r7, #7]
 8005016:	461a      	mov	r2, r3
 8005018:	6939      	ldr	r1, [r7, #16]
 800501a:	6978      	ldr	r0, [r7, #20]
 800501c:	f7ff ff75 	bl	8004f0a <xQueueGenericCreate>
 8005020:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f7ff ffd3 	bl	8004fce <prvInitialiseMutex>

		return xNewQueue;
 8005028:	68fb      	ldr	r3, [r7, #12]
	}
 800502a:	4618      	mov	r0, r3
 800502c:	3718      	adds	r7, #24
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005032:	b580      	push	{r7, lr}
 8005034:	b088      	sub	sp, #32
 8005036:	af02      	add	r7, sp, #8
 8005038:	4603      	mov	r3, r0
 800503a:	6039      	str	r1, [r7, #0]
 800503c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800503e:	2301      	movs	r3, #1
 8005040:	617b      	str	r3, [r7, #20]
 8005042:	2300      	movs	r3, #0
 8005044:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005046:	79fb      	ldrb	r3, [r7, #7]
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2200      	movs	r2, #0
 800504e:	6939      	ldr	r1, [r7, #16]
 8005050:	6978      	ldr	r0, [r7, #20]
 8005052:	f7ff fee7 	bl	8004e24 <xQueueGenericCreateStatic>
 8005056:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f7ff ffb8 	bl	8004fce <prvInitialiseMutex>

		return xNewQueue;
 800505e:	68fb      	ldr	r3, [r7, #12]
	}
 8005060:	4618      	mov	r0, r3
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005068:	b580      	push	{r7, lr}
 800506a:	b08a      	sub	sp, #40	; 0x28
 800506c:	af02      	add	r7, sp, #8
 800506e:	60f8      	str	r0, [r7, #12]
 8005070:	60b9      	str	r1, [r7, #8]
 8005072:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d109      	bne.n	800508e <xQueueCreateCountingSemaphoreStatic+0x26>
 800507a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800507e:	f383 8811 	msr	BASEPRI, r3
 8005082:	f3bf 8f6f 	isb	sy
 8005086:	f3bf 8f4f 	dsb	sy
 800508a:	61bb      	str	r3, [r7, #24]
 800508c:	e7fe      	b.n	800508c <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	429a      	cmp	r2, r3
 8005094:	d909      	bls.n	80050aa <xQueueCreateCountingSemaphoreStatic+0x42>
 8005096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509a:	f383 8811 	msr	BASEPRI, r3
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	617b      	str	r3, [r7, #20]
 80050a8:	e7fe      	b.n	80050a8 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80050aa:	2302      	movs	r3, #2
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	2100      	movs	r1, #0
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f7ff feb5 	bl	8004e24 <xQueueGenericCreateStatic>
 80050ba:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	68ba      	ldr	r2, [r7, #8]
 80050c6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80050c8:	69fb      	ldr	r3, [r7, #28]
	}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3720      	adds	r7, #32
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b086      	sub	sp, #24
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d109      	bne.n	80050f6 <xQueueCreateCountingSemaphore+0x24>
 80050e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050e6:	f383 8811 	msr	BASEPRI, r3
 80050ea:	f3bf 8f6f 	isb	sy
 80050ee:	f3bf 8f4f 	dsb	sy
 80050f2:	613b      	str	r3, [r7, #16]
 80050f4:	e7fe      	b.n	80050f4 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 80050f6:	683a      	ldr	r2, [r7, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d909      	bls.n	8005112 <xQueueCreateCountingSemaphore+0x40>
 80050fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	e7fe      	b.n	8005110 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005112:	2202      	movs	r2, #2
 8005114:	2100      	movs	r1, #0
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f7ff fef7 	bl	8004f0a <xQueueGenericCreate>
 800511c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d002      	beq.n	800512a <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800512a:	697b      	ldr	r3, [r7, #20]
	}
 800512c:	4618      	mov	r0, r3
 800512e:	3718      	adds	r7, #24
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b08e      	sub	sp, #56	; 0x38
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
 8005140:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005142:	2300      	movs	r3, #0
 8005144:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800514a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514c:	2b00      	cmp	r3, #0
 800514e:	d109      	bne.n	8005164 <xQueueGenericSend+0x30>
 8005150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005154:	f383 8811 	msr	BASEPRI, r3
 8005158:	f3bf 8f6f 	isb	sy
 800515c:	f3bf 8f4f 	dsb	sy
 8005160:	62bb      	str	r3, [r7, #40]	; 0x28
 8005162:	e7fe      	b.n	8005162 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d103      	bne.n	8005172 <xQueueGenericSend+0x3e>
 800516a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800516c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516e:	2b00      	cmp	r3, #0
 8005170:	d101      	bne.n	8005176 <xQueueGenericSend+0x42>
 8005172:	2301      	movs	r3, #1
 8005174:	e000      	b.n	8005178 <xQueueGenericSend+0x44>
 8005176:	2300      	movs	r3, #0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d109      	bne.n	8005190 <xQueueGenericSend+0x5c>
 800517c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005180:	f383 8811 	msr	BASEPRI, r3
 8005184:	f3bf 8f6f 	isb	sy
 8005188:	f3bf 8f4f 	dsb	sy
 800518c:	627b      	str	r3, [r7, #36]	; 0x24
 800518e:	e7fe      	b.n	800518e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	2b02      	cmp	r3, #2
 8005194:	d103      	bne.n	800519e <xQueueGenericSend+0x6a>
 8005196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800519a:	2b01      	cmp	r3, #1
 800519c:	d101      	bne.n	80051a2 <xQueueGenericSend+0x6e>
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <xQueueGenericSend+0x70>
 80051a2:	2300      	movs	r3, #0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d109      	bne.n	80051bc <xQueueGenericSend+0x88>
 80051a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ac:	f383 8811 	msr	BASEPRI, r3
 80051b0:	f3bf 8f6f 	isb	sy
 80051b4:	f3bf 8f4f 	dsb	sy
 80051b8:	623b      	str	r3, [r7, #32]
 80051ba:	e7fe      	b.n	80051ba <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051bc:	f001 f9f8 	bl	80065b0 <xTaskGetSchedulerState>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d102      	bne.n	80051cc <xQueueGenericSend+0x98>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <xQueueGenericSend+0x9c>
 80051cc:	2301      	movs	r3, #1
 80051ce:	e000      	b.n	80051d2 <xQueueGenericSend+0x9e>
 80051d0:	2300      	movs	r3, #0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d109      	bne.n	80051ea <xQueueGenericSend+0xb6>
 80051d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051da:	f383 8811 	msr	BASEPRI, r3
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	f3bf 8f4f 	dsb	sy
 80051e6:	61fb      	str	r3, [r7, #28]
 80051e8:	e7fe      	b.n	80051e8 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051ea:	f001 ff2f 	bl	800704c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80051ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d302      	bcc.n	8005200 <xQueueGenericSend+0xcc>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d129      	bne.n	8005254 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	68b9      	ldr	r1, [r7, #8]
 8005204:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005206:	f000 fa21 	bl	800564c <prvCopyDataToQueue>
 800520a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800520c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005210:	2b00      	cmp	r3, #0
 8005212:	d010      	beq.n	8005236 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005216:	3324      	adds	r3, #36	; 0x24
 8005218:	4618      	mov	r0, r3
 800521a:	f001 f803 	bl	8006224 <xTaskRemoveFromEventList>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d013      	beq.n	800524c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005224:	4b3f      	ldr	r3, [pc, #252]	; (8005324 <xQueueGenericSend+0x1f0>)
 8005226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	e00a      	b.n	800524c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005238:	2b00      	cmp	r3, #0
 800523a:	d007      	beq.n	800524c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800523c:	4b39      	ldr	r3, [pc, #228]	; (8005324 <xQueueGenericSend+0x1f0>)
 800523e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800524c:	f001 ff2c 	bl	80070a8 <vPortExitCritical>
				return pdPASS;
 8005250:	2301      	movs	r3, #1
 8005252:	e063      	b.n	800531c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d103      	bne.n	8005262 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800525a:	f001 ff25 	bl	80070a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800525e:	2300      	movs	r3, #0
 8005260:	e05c      	b.n	800531c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005264:	2b00      	cmp	r3, #0
 8005266:	d106      	bne.n	8005276 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005268:	f107 0314 	add.w	r3, r7, #20
 800526c:	4618      	mov	r0, r3
 800526e:	f001 f83b 	bl	80062e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005272:	2301      	movs	r3, #1
 8005274:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005276:	f001 ff17 	bl	80070a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800527a:	f000 fdb7 	bl	8005dec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800527e:	f001 fee5 	bl	800704c <vPortEnterCritical>
 8005282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005284:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005288:	b25b      	sxtb	r3, r3
 800528a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528e:	d103      	bne.n	8005298 <xQueueGenericSend+0x164>
 8005290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005292:	2200      	movs	r2, #0
 8005294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800529e:	b25b      	sxtb	r3, r3
 80052a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a4:	d103      	bne.n	80052ae <xQueueGenericSend+0x17a>
 80052a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052ae:	f001 fefb 	bl	80070a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052b2:	1d3a      	adds	r2, r7, #4
 80052b4:	f107 0314 	add.w	r3, r7, #20
 80052b8:	4611      	mov	r1, r2
 80052ba:	4618      	mov	r0, r3
 80052bc:	f001 f82a 	bl	8006314 <xTaskCheckForTimeOut>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d124      	bne.n	8005310 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052c8:	f000 fab8 	bl	800583c <prvIsQueueFull>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d018      	beq.n	8005304 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80052d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d4:	3310      	adds	r3, #16
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	4611      	mov	r1, r2
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 ff54 	bl	8006188 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80052e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052e2:	f000 fa43 	bl	800576c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80052e6:	f000 fd8f 	bl	8005e08 <xTaskResumeAll>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f47f af7c 	bne.w	80051ea <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80052f2:	4b0c      	ldr	r3, [pc, #48]	; (8005324 <xQueueGenericSend+0x1f0>)
 80052f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052f8:	601a      	str	r2, [r3, #0]
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	e772      	b.n	80051ea <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005304:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005306:	f000 fa31 	bl	800576c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800530a:	f000 fd7d 	bl	8005e08 <xTaskResumeAll>
 800530e:	e76c      	b.n	80051ea <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005310:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005312:	f000 fa2b 	bl	800576c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005316:	f000 fd77 	bl	8005e08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800531a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800531c:	4618      	mov	r0, r3
 800531e:	3738      	adds	r7, #56	; 0x38
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	e000ed04 	.word	0xe000ed04

08005328 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b08e      	sub	sp, #56	; 0x38
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
 8005334:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800533a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533c:	2b00      	cmp	r3, #0
 800533e:	d109      	bne.n	8005354 <xQueueGenericSendFromISR+0x2c>
 8005340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005344:	f383 8811 	msr	BASEPRI, r3
 8005348:	f3bf 8f6f 	isb	sy
 800534c:	f3bf 8f4f 	dsb	sy
 8005350:	627b      	str	r3, [r7, #36]	; 0x24
 8005352:	e7fe      	b.n	8005352 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d103      	bne.n	8005362 <xQueueGenericSendFromISR+0x3a>
 800535a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800535c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <xQueueGenericSendFromISR+0x3e>
 8005362:	2301      	movs	r3, #1
 8005364:	e000      	b.n	8005368 <xQueueGenericSendFromISR+0x40>
 8005366:	2300      	movs	r3, #0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d109      	bne.n	8005380 <xQueueGenericSendFromISR+0x58>
 800536c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005370:	f383 8811 	msr	BASEPRI, r3
 8005374:	f3bf 8f6f 	isb	sy
 8005378:	f3bf 8f4f 	dsb	sy
 800537c:	623b      	str	r3, [r7, #32]
 800537e:	e7fe      	b.n	800537e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	2b02      	cmp	r3, #2
 8005384:	d103      	bne.n	800538e <xQueueGenericSendFromISR+0x66>
 8005386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800538a:	2b01      	cmp	r3, #1
 800538c:	d101      	bne.n	8005392 <xQueueGenericSendFromISR+0x6a>
 800538e:	2301      	movs	r3, #1
 8005390:	e000      	b.n	8005394 <xQueueGenericSendFromISR+0x6c>
 8005392:	2300      	movs	r3, #0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d109      	bne.n	80053ac <xQueueGenericSendFromISR+0x84>
 8005398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800539c:	f383 8811 	msr	BASEPRI, r3
 80053a0:	f3bf 8f6f 	isb	sy
 80053a4:	f3bf 8f4f 	dsb	sy
 80053a8:	61fb      	str	r3, [r7, #28]
 80053aa:	e7fe      	b.n	80053aa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053ac:	f001 ff2a 	bl	8007204 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80053b0:	f3ef 8211 	mrs	r2, BASEPRI
 80053b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b8:	f383 8811 	msr	BASEPRI, r3
 80053bc:	f3bf 8f6f 	isb	sy
 80053c0:	f3bf 8f4f 	dsb	sy
 80053c4:	61ba      	str	r2, [r7, #24]
 80053c6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80053c8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d302      	bcc.n	80053de <xQueueGenericSendFromISR+0xb6>
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d12c      	bne.n	8005438 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80053de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053e8:	683a      	ldr	r2, [r7, #0]
 80053ea:	68b9      	ldr	r1, [r7, #8]
 80053ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80053ee:	f000 f92d 	bl	800564c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80053f2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80053f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053fa:	d112      	bne.n	8005422 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005400:	2b00      	cmp	r3, #0
 8005402:	d016      	beq.n	8005432 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005406:	3324      	adds	r3, #36	; 0x24
 8005408:	4618      	mov	r0, r3
 800540a:	f000 ff0b 	bl	8006224 <xTaskRemoveFromEventList>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00e      	beq.n	8005432 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00b      	beq.n	8005432 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	601a      	str	r2, [r3, #0]
 8005420:	e007      	b.n	8005432 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005422:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005426:	3301      	adds	r3, #1
 8005428:	b2db      	uxtb	r3, r3
 800542a:	b25a      	sxtb	r2, r3
 800542c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800542e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005432:	2301      	movs	r3, #1
 8005434:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8005436:	e001      	b.n	800543c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005438:	2300      	movs	r3, #0
 800543a:	637b      	str	r3, [r7, #52]	; 0x34
 800543c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800543e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005448:	4618      	mov	r0, r3
 800544a:	3738      	adds	r7, #56	; 0x38
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b08c      	sub	sp, #48	; 0x30
 8005454:	af00      	add	r7, sp, #0
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800545c:	2300      	movs	r3, #0
 800545e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005466:	2b00      	cmp	r3, #0
 8005468:	d109      	bne.n	800547e <xQueueReceive+0x2e>
	__asm volatile
 800546a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800546e:	f383 8811 	msr	BASEPRI, r3
 8005472:	f3bf 8f6f 	isb	sy
 8005476:	f3bf 8f4f 	dsb	sy
 800547a:	623b      	str	r3, [r7, #32]
 800547c:	e7fe      	b.n	800547c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d103      	bne.n	800548c <xQueueReceive+0x3c>
 8005484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005488:	2b00      	cmp	r3, #0
 800548a:	d101      	bne.n	8005490 <xQueueReceive+0x40>
 800548c:	2301      	movs	r3, #1
 800548e:	e000      	b.n	8005492 <xQueueReceive+0x42>
 8005490:	2300      	movs	r3, #0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d109      	bne.n	80054aa <xQueueReceive+0x5a>
 8005496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800549a:	f383 8811 	msr	BASEPRI, r3
 800549e:	f3bf 8f6f 	isb	sy
 80054a2:	f3bf 8f4f 	dsb	sy
 80054a6:	61fb      	str	r3, [r7, #28]
 80054a8:	e7fe      	b.n	80054a8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054aa:	f001 f881 	bl	80065b0 <xTaskGetSchedulerState>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d102      	bne.n	80054ba <xQueueReceive+0x6a>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d101      	bne.n	80054be <xQueueReceive+0x6e>
 80054ba:	2301      	movs	r3, #1
 80054bc:	e000      	b.n	80054c0 <xQueueReceive+0x70>
 80054be:	2300      	movs	r3, #0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d109      	bne.n	80054d8 <xQueueReceive+0x88>
 80054c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c8:	f383 8811 	msr	BASEPRI, r3
 80054cc:	f3bf 8f6f 	isb	sy
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	61bb      	str	r3, [r7, #24]
 80054d6:	e7fe      	b.n	80054d6 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80054d8:	f001 fdb8 	bl	800704c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e0:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d01f      	beq.n	8005528 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80054e8:	68b9      	ldr	r1, [r7, #8]
 80054ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054ec:	f000 f918 	bl	8005720 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80054f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f2:	1e5a      	subs	r2, r3, #1
 80054f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00f      	beq.n	8005520 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005502:	3310      	adds	r3, #16
 8005504:	4618      	mov	r0, r3
 8005506:	f000 fe8d 	bl	8006224 <xTaskRemoveFromEventList>
 800550a:	4603      	mov	r3, r0
 800550c:	2b00      	cmp	r3, #0
 800550e:	d007      	beq.n	8005520 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005510:	4b3c      	ldr	r3, [pc, #240]	; (8005604 <xQueueReceive+0x1b4>)
 8005512:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005516:	601a      	str	r2, [r3, #0]
 8005518:	f3bf 8f4f 	dsb	sy
 800551c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005520:	f001 fdc2 	bl	80070a8 <vPortExitCritical>
				return pdPASS;
 8005524:	2301      	movs	r3, #1
 8005526:	e069      	b.n	80055fc <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d103      	bne.n	8005536 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800552e:	f001 fdbb 	bl	80070a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005532:	2300      	movs	r3, #0
 8005534:	e062      	b.n	80055fc <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005538:	2b00      	cmp	r3, #0
 800553a:	d106      	bne.n	800554a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800553c:	f107 0310 	add.w	r3, r7, #16
 8005540:	4618      	mov	r0, r3
 8005542:	f000 fed1 	bl	80062e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005546:	2301      	movs	r3, #1
 8005548:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800554a:	f001 fdad 	bl	80070a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800554e:	f000 fc4d 	bl	8005dec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005552:	f001 fd7b 	bl	800704c <vPortEnterCritical>
 8005556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005558:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800555c:	b25b      	sxtb	r3, r3
 800555e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005562:	d103      	bne.n	800556c <xQueueReceive+0x11c>
 8005564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800556c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005572:	b25b      	sxtb	r3, r3
 8005574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005578:	d103      	bne.n	8005582 <xQueueReceive+0x132>
 800557a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005582:	f001 fd91 	bl	80070a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005586:	1d3a      	adds	r2, r7, #4
 8005588:	f107 0310 	add.w	r3, r7, #16
 800558c:	4611      	mov	r1, r2
 800558e:	4618      	mov	r0, r3
 8005590:	f000 fec0 	bl	8006314 <xTaskCheckForTimeOut>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d123      	bne.n	80055e2 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800559a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800559c:	f000 f938 	bl	8005810 <prvIsQueueEmpty>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d017      	beq.n	80055d6 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055a8:	3324      	adds	r3, #36	; 0x24
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	4611      	mov	r1, r2
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 fdea 	bl	8006188 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055b6:	f000 f8d9 	bl	800576c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055ba:	f000 fc25 	bl	8005e08 <xTaskResumeAll>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d189      	bne.n	80054d8 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80055c4:	4b0f      	ldr	r3, [pc, #60]	; (8005604 <xQueueReceive+0x1b4>)
 80055c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055ca:	601a      	str	r2, [r3, #0]
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	f3bf 8f6f 	isb	sy
 80055d4:	e780      	b.n	80054d8 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80055d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055d8:	f000 f8c8 	bl	800576c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055dc:	f000 fc14 	bl	8005e08 <xTaskResumeAll>
 80055e0:	e77a      	b.n	80054d8 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80055e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055e4:	f000 f8c2 	bl	800576c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055e8:	f000 fc0e 	bl	8005e08 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055ee:	f000 f90f 	bl	8005810 <prvIsQueueEmpty>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	f43f af6f 	beq.w	80054d8 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80055fa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3730      	adds	r7, #48	; 0x30
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	e000ed04 	.word	0xe000ed04

08005608 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d109      	bne.n	800562e <vQueueDelete+0x26>
 800561a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561e:	f383 8811 	msr	BASEPRI, r3
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	60bb      	str	r3, [r7, #8]
 800562c:	e7fe      	b.n	800562c <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800562e:	68f8      	ldr	r0, [r7, #12]
 8005630:	f000 f944 	bl	80058bc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800563a:	2b00      	cmp	r3, #0
 800563c:	d102      	bne.n	8005644 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 800563e:	68f8      	ldr	r0, [r7, #12]
 8005640:	f001 fee0 	bl	8007404 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005644:	bf00      	nop
 8005646:	3710      	adds	r7, #16
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005658:	2300      	movs	r3, #0
 800565a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005660:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10d      	bne.n	8005686 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d14d      	bne.n	800570e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	4618      	mov	r0, r3
 8005678:	f000 ffb8 	bl	80065ec <xTaskPriorityDisinherit>
 800567c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	609a      	str	r2, [r3, #8]
 8005684:	e043      	b.n	800570e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d119      	bne.n	80056c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6858      	ldr	r0, [r3, #4]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005694:	461a      	mov	r2, r3
 8005696:	68b9      	ldr	r1, [r7, #8]
 8005698:	f001 fff2 	bl	8007680 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	685a      	ldr	r2, [r3, #4]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a4:	441a      	add	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	685a      	ldr	r2, [r3, #4]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d32b      	bcc.n	800570e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	605a      	str	r2, [r3, #4]
 80056be:	e026      	b.n	800570e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	68d8      	ldr	r0, [r3, #12]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c8:	461a      	mov	r2, r3
 80056ca:	68b9      	ldr	r1, [r7, #8]
 80056cc:	f001 ffd8 	bl	8007680 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	68da      	ldr	r2, [r3, #12]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d8:	425b      	negs	r3, r3
 80056da:	441a      	add	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	68da      	ldr	r2, [r3, #12]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d207      	bcs.n	80056fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	689a      	ldr	r2, [r3, #8]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f4:	425b      	negs	r3, r3
 80056f6:	441a      	add	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d105      	bne.n	800570e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	3b01      	subs	r3, #1
 800570c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005716:	697b      	ldr	r3, [r7, #20]
}
 8005718:	4618      	mov	r0, r3
 800571a:	3718      	adds	r7, #24
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572e:	2b00      	cmp	r3, #0
 8005730:	d018      	beq.n	8005764 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68da      	ldr	r2, [r3, #12]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573a:	441a      	add	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	68da      	ldr	r2, [r3, #12]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	429a      	cmp	r2, r3
 800574a:	d303      	bcc.n	8005754 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68d9      	ldr	r1, [r3, #12]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575c:	461a      	mov	r2, r3
 800575e:	6838      	ldr	r0, [r7, #0]
 8005760:	f001 ff8e 	bl	8007680 <memcpy>
	}
}
 8005764:	bf00      	nop
 8005766:	3708      	adds	r7, #8
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005774:	f001 fc6a 	bl	800704c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800577e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005780:	e011      	b.n	80057a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005786:	2b00      	cmp	r3, #0
 8005788:	d012      	beq.n	80057b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	3324      	adds	r3, #36	; 0x24
 800578e:	4618      	mov	r0, r3
 8005790:	f000 fd48 	bl	8006224 <xTaskRemoveFromEventList>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800579a:	f000 fe2b 	bl	80063f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800579e:	7bfb      	ldrb	r3, [r7, #15]
 80057a0:	3b01      	subs	r3, #1
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	dce9      	bgt.n	8005782 <prvUnlockQueue+0x16>
 80057ae:	e000      	b.n	80057b2 <prvUnlockQueue+0x46>
					break;
 80057b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	22ff      	movs	r2, #255	; 0xff
 80057b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80057ba:	f001 fc75 	bl	80070a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80057be:	f001 fc45 	bl	800704c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057ca:	e011      	b.n	80057f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d012      	beq.n	80057fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	3310      	adds	r3, #16
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 fd23 	bl	8006224 <xTaskRemoveFromEventList>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80057e4:	f000 fe06 	bl	80063f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057e8:	7bbb      	ldrb	r3, [r7, #14]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	dce9      	bgt.n	80057cc <prvUnlockQueue+0x60>
 80057f8:	e000      	b.n	80057fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	22ff      	movs	r2, #255	; 0xff
 8005800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005804:	f001 fc50 	bl	80070a8 <vPortExitCritical>
}
 8005808:	bf00      	nop
 800580a:	3710      	adds	r7, #16
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005818:	f001 fc18 	bl	800704c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005820:	2b00      	cmp	r3, #0
 8005822:	d102      	bne.n	800582a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005824:	2301      	movs	r3, #1
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	e001      	b.n	800582e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800582a:	2300      	movs	r3, #0
 800582c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800582e:	f001 fc3b 	bl	80070a8 <vPortExitCritical>

	return xReturn;
 8005832:	68fb      	ldr	r3, [r7, #12]
}
 8005834:	4618      	mov	r0, r3
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005844:	f001 fc02 	bl	800704c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005850:	429a      	cmp	r2, r3
 8005852:	d102      	bne.n	800585a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005854:	2301      	movs	r3, #1
 8005856:	60fb      	str	r3, [r7, #12]
 8005858:	e001      	b.n	800585e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800585e:	f001 fc23 	bl	80070a8 <vPortExitCritical>

	return xReturn;
 8005862:	68fb      	ldr	r3, [r7, #12]
}
 8005864:	4618      	mov	r0, r3
 8005866:	3710      	adds	r7, #16
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005876:	2300      	movs	r3, #0
 8005878:	60fb      	str	r3, [r7, #12]
 800587a:	e014      	b.n	80058a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800587c:	4a0e      	ldr	r2, [pc, #56]	; (80058b8 <vQueueAddToRegistry+0x4c>)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d10b      	bne.n	80058a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005888:	490b      	ldr	r1, [pc, #44]	; (80058b8 <vQueueAddToRegistry+0x4c>)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	683a      	ldr	r2, [r7, #0]
 800588e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005892:	4a09      	ldr	r2, [pc, #36]	; (80058b8 <vQueueAddToRegistry+0x4c>)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	00db      	lsls	r3, r3, #3
 8005898:	4413      	add	r3, r2
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800589e:	e005      	b.n	80058ac <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	3301      	adds	r3, #1
 80058a4:	60fb      	str	r3, [r7, #12]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2b07      	cmp	r3, #7
 80058aa:	d9e7      	bls.n	800587c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058ac:	bf00      	nop
 80058ae:	3714      	adds	r7, #20
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr
 80058b8:	20003244 	.word	0x20003244

080058bc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058c4:	2300      	movs	r3, #0
 80058c6:	60fb      	str	r3, [r7, #12]
 80058c8:	e016      	b.n	80058f8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80058ca:	4a10      	ldr	r2, [pc, #64]	; (800590c <vQueueUnregisterQueue+0x50>)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	4413      	add	r3, r2
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d10b      	bne.n	80058f2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80058da:	4a0c      	ldr	r2, [pc, #48]	; (800590c <vQueueUnregisterQueue+0x50>)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2100      	movs	r1, #0
 80058e0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80058e4:	4a09      	ldr	r2, [pc, #36]	; (800590c <vQueueUnregisterQueue+0x50>)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	00db      	lsls	r3, r3, #3
 80058ea:	4413      	add	r3, r2
 80058ec:	2200      	movs	r2, #0
 80058ee:	605a      	str	r2, [r3, #4]
				break;
 80058f0:	e005      	b.n	80058fe <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	3301      	adds	r3, #1
 80058f6:	60fb      	str	r3, [r7, #12]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2b07      	cmp	r3, #7
 80058fc:	d9e5      	bls.n	80058ca <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80058fe:	bf00      	nop
 8005900:	3714      	adds	r7, #20
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
 800590a:	bf00      	nop
 800590c:	20003244 	.word	0x20003244

08005910 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005920:	f001 fb94 	bl	800704c <vPortEnterCritical>
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800592a:	b25b      	sxtb	r3, r3
 800592c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005930:	d103      	bne.n	800593a <vQueueWaitForMessageRestricted+0x2a>
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	2200      	movs	r2, #0
 8005936:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005940:	b25b      	sxtb	r3, r3
 8005942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005946:	d103      	bne.n	8005950 <vQueueWaitForMessageRestricted+0x40>
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005950:	f001 fbaa 	bl	80070a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005958:	2b00      	cmp	r3, #0
 800595a:	d106      	bne.n	800596a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	3324      	adds	r3, #36	; 0x24
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	68b9      	ldr	r1, [r7, #8]
 8005964:	4618      	mov	r0, r3
 8005966:	f000 fc33 	bl	80061d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800596a:	6978      	ldr	r0, [r7, #20]
 800596c:	f7ff fefe 	bl	800576c <prvUnlockQueue>
	}
 8005970:	bf00      	nop
 8005972:	3718      	adds	r7, #24
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005978:	b580      	push	{r7, lr}
 800597a:	b08e      	sub	sp, #56	; 0x38
 800597c:	af04      	add	r7, sp, #16
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
 8005984:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005988:	2b00      	cmp	r3, #0
 800598a:	d109      	bne.n	80059a0 <xTaskCreateStatic+0x28>
 800598c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	623b      	str	r3, [r7, #32]
 800599e:	e7fe      	b.n	800599e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80059a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d109      	bne.n	80059ba <xTaskCreateStatic+0x42>
 80059a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
 80059b6:	61fb      	str	r3, [r7, #28]
 80059b8:	e7fe      	b.n	80059b8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80059ba:	235c      	movs	r3, #92	; 0x5c
 80059bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	2b5c      	cmp	r3, #92	; 0x5c
 80059c2:	d009      	beq.n	80059d8 <xTaskCreateStatic+0x60>
 80059c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c8:	f383 8811 	msr	BASEPRI, r3
 80059cc:	f3bf 8f6f 	isb	sy
 80059d0:	f3bf 8f4f 	dsb	sy
 80059d4:	61bb      	str	r3, [r7, #24]
 80059d6:	e7fe      	b.n	80059d6 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80059d8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80059da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d01e      	beq.n	8005a1e <xTaskCreateStatic+0xa6>
 80059e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d01b      	beq.n	8005a1e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80059ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059ee:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059f8:	2300      	movs	r3, #0
 80059fa:	9303      	str	r3, [sp, #12]
 80059fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fe:	9302      	str	r3, [sp, #8]
 8005a00:	f107 0314 	add.w	r3, r7, #20
 8005a04:	9301      	str	r3, [sp, #4]
 8005a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a08:	9300      	str	r3, [sp, #0]
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	68b9      	ldr	r1, [r7, #8]
 8005a10:	68f8      	ldr	r0, [r7, #12]
 8005a12:	f000 f850 	bl	8005ab6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005a18:	f000 f8e0 	bl	8005bdc <prvAddNewTaskToReadyList>
 8005a1c:	e001      	b.n	8005a22 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a22:	697b      	ldr	r3, [r7, #20]
	}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3728      	adds	r7, #40	; 0x28
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b08c      	sub	sp, #48	; 0x30
 8005a30:	af04      	add	r7, sp, #16
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	603b      	str	r3, [r7, #0]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005a3c:	88fb      	ldrh	r3, [r7, #6]
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	4618      	mov	r0, r3
 8005a42:	f001 fc1d 	bl	8007280 <pvPortMalloc>
 8005a46:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d00e      	beq.n	8005a6c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005a4e:	205c      	movs	r0, #92	; 0x5c
 8005a50:	f001 fc16 	bl	8007280 <pvPortMalloc>
 8005a54:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d003      	beq.n	8005a64 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	631a      	str	r2, [r3, #48]	; 0x30
 8005a62:	e005      	b.n	8005a70 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a64:	6978      	ldr	r0, [r7, #20]
 8005a66:	f001 fccd 	bl	8007404 <vPortFree>
 8005a6a:	e001      	b.n	8005a70 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d017      	beq.n	8005aa6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a7e:	88fa      	ldrh	r2, [r7, #6]
 8005a80:	2300      	movs	r3, #0
 8005a82:	9303      	str	r3, [sp, #12]
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	9302      	str	r3, [sp, #8]
 8005a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8a:	9301      	str	r3, [sp, #4]
 8005a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a8e:	9300      	str	r3, [sp, #0]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	68b9      	ldr	r1, [r7, #8]
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f000 f80e 	bl	8005ab6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a9a:	69f8      	ldr	r0, [r7, #28]
 8005a9c:	f000 f89e 	bl	8005bdc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	61bb      	str	r3, [r7, #24]
 8005aa4:	e002      	b.n	8005aac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8005aaa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005aac:	69bb      	ldr	r3, [r7, #24]
	}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3720      	adds	r7, #32
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}

08005ab6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ab6:	b580      	push	{r7, lr}
 8005ab8:	b088      	sub	sp, #32
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	60f8      	str	r0, [r7, #12]
 8005abe:	60b9      	str	r1, [r7, #8]
 8005ac0:	607a      	str	r2, [r7, #4]
 8005ac2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	461a      	mov	r2, r3
 8005ace:	21a5      	movs	r1, #165	; 0xa5
 8005ad0:	f001 fde1 	bl	8007696 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	4413      	add	r3, r2
 8005ae4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	f023 0307 	bic.w	r3, r3, #7
 8005aec:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	f003 0307 	and.w	r3, r3, #7
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d009      	beq.n	8005b0c <prvInitialiseNewTask+0x56>
 8005af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afc:	f383 8811 	msr	BASEPRI, r3
 8005b00:	f3bf 8f6f 	isb	sy
 8005b04:	f3bf 8f4f 	dsb	sy
 8005b08:	617b      	str	r3, [r7, #20]
 8005b0a:	e7fe      	b.n	8005b0a <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d01f      	beq.n	8005b52 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b12:	2300      	movs	r3, #0
 8005b14:	61fb      	str	r3, [r7, #28]
 8005b16:	e012      	b.n	8005b3e <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	4413      	add	r3, r2
 8005b1e:	7819      	ldrb	r1, [r3, #0]
 8005b20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	4413      	add	r3, r2
 8005b26:	3334      	adds	r3, #52	; 0x34
 8005b28:	460a      	mov	r2, r1
 8005b2a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005b2c:	68ba      	ldr	r2, [r7, #8]
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	4413      	add	r3, r2
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d006      	beq.n	8005b46 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	61fb      	str	r3, [r7, #28]
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	2b0f      	cmp	r3, #15
 8005b42:	d9e9      	bls.n	8005b18 <prvInitialiseNewTask+0x62>
 8005b44:	e000      	b.n	8005b48 <prvInitialiseNewTask+0x92>
			{
				break;
 8005b46:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b50:	e003      	b.n	8005b5a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5c:	2b37      	cmp	r3, #55	; 0x37
 8005b5e:	d901      	bls.n	8005b64 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b60:	2337      	movs	r3, #55	; 0x37
 8005b62:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b68:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b6e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b72:	2200      	movs	r2, #0
 8005b74:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b78:	3304      	adds	r3, #4
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7ff f856 	bl	8004c2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b82:	3318      	adds	r3, #24
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff f851 	bl	8004c2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b8e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b92:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b98:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b9e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 8005bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005bb6:	683a      	ldr	r2, [r7, #0]
 8005bb8:	68f9      	ldr	r1, [r7, #12]
 8005bba:	69b8      	ldr	r0, [r7, #24]
 8005bbc:	f001 f922 	bl	8006e04 <pxPortInitialiseStack>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bc4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005bcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bd2:	bf00      	nop
 8005bd4:	3720      	adds	r7, #32
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
	...

08005bdc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005be4:	f001 fa32 	bl	800704c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005be8:	4b2d      	ldr	r3, [pc, #180]	; (8005ca0 <prvAddNewTaskToReadyList+0xc4>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	3301      	adds	r3, #1
 8005bee:	4a2c      	ldr	r2, [pc, #176]	; (8005ca0 <prvAddNewTaskToReadyList+0xc4>)
 8005bf0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bf2:	4b2c      	ldr	r3, [pc, #176]	; (8005ca4 <prvAddNewTaskToReadyList+0xc8>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d109      	bne.n	8005c0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005bfa:	4a2a      	ldr	r2, [pc, #168]	; (8005ca4 <prvAddNewTaskToReadyList+0xc8>)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005c00:	4b27      	ldr	r3, [pc, #156]	; (8005ca0 <prvAddNewTaskToReadyList+0xc4>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d110      	bne.n	8005c2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005c08:	f000 fc18 	bl	800643c <prvInitialiseTaskLists>
 8005c0c:	e00d      	b.n	8005c2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005c0e:	4b26      	ldr	r3, [pc, #152]	; (8005ca8 <prvAddNewTaskToReadyList+0xcc>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d109      	bne.n	8005c2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c16:	4b23      	ldr	r3, [pc, #140]	; (8005ca4 <prvAddNewTaskToReadyList+0xc8>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d802      	bhi.n	8005c2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005c24:	4a1f      	ldr	r2, [pc, #124]	; (8005ca4 <prvAddNewTaskToReadyList+0xc8>)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005c2a:	4b20      	ldr	r3, [pc, #128]	; (8005cac <prvAddNewTaskToReadyList+0xd0>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	3301      	adds	r3, #1
 8005c30:	4a1e      	ldr	r2, [pc, #120]	; (8005cac <prvAddNewTaskToReadyList+0xd0>)
 8005c32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c34:	4b1d      	ldr	r3, [pc, #116]	; (8005cac <prvAddNewTaskToReadyList+0xd0>)
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c40:	4b1b      	ldr	r3, [pc, #108]	; (8005cb0 <prvAddNewTaskToReadyList+0xd4>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d903      	bls.n	8005c50 <prvAddNewTaskToReadyList+0x74>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c4c:	4a18      	ldr	r2, [pc, #96]	; (8005cb0 <prvAddNewTaskToReadyList+0xd4>)
 8005c4e:	6013      	str	r3, [r2, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c54:	4613      	mov	r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	4413      	add	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4a15      	ldr	r2, [pc, #84]	; (8005cb4 <prvAddNewTaskToReadyList+0xd8>)
 8005c5e:	441a      	add	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	3304      	adds	r3, #4
 8005c64:	4619      	mov	r1, r3
 8005c66:	4610      	mov	r0, r2
 8005c68:	f7fe ffed 	bl	8004c46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c6c:	f001 fa1c 	bl	80070a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c70:	4b0d      	ldr	r3, [pc, #52]	; (8005ca8 <prvAddNewTaskToReadyList+0xcc>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00e      	beq.n	8005c96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c78:	4b0a      	ldr	r3, [pc, #40]	; (8005ca4 <prvAddNewTaskToReadyList+0xc8>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d207      	bcs.n	8005c96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c86:	4b0c      	ldr	r3, [pc, #48]	; (8005cb8 <prvAddNewTaskToReadyList+0xdc>)
 8005c88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c96:	bf00      	nop
 8005c98:	3708      	adds	r7, #8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	20000c28 	.word	0x20000c28
 8005ca4:	20000754 	.word	0x20000754
 8005ca8:	20000c34 	.word	0x20000c34
 8005cac:	20000c44 	.word	0x20000c44
 8005cb0:	20000c30 	.word	0x20000c30
 8005cb4:	20000758 	.word	0x20000758
 8005cb8:	e000ed04 	.word	0xe000ed04

08005cbc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d016      	beq.n	8005cfc <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005cce:	4b13      	ldr	r3, [pc, #76]	; (8005d1c <vTaskDelay+0x60>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d009      	beq.n	8005cea <vTaskDelay+0x2e>
 8005cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cda:	f383 8811 	msr	BASEPRI, r3
 8005cde:	f3bf 8f6f 	isb	sy
 8005ce2:	f3bf 8f4f 	dsb	sy
 8005ce6:	60bb      	str	r3, [r7, #8]
 8005ce8:	e7fe      	b.n	8005ce8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005cea:	f000 f87f 	bl	8005dec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cee:	2100      	movs	r1, #0
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f000 fce7 	bl	80066c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005cf6:	f000 f887 	bl	8005e08 <xTaskResumeAll>
 8005cfa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d107      	bne.n	8005d12 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005d02:	4b07      	ldr	r3, [pc, #28]	; (8005d20 <vTaskDelay+0x64>)
 8005d04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d08:	601a      	str	r2, [r3, #0]
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d12:	bf00      	nop
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop
 8005d1c:	20000c50 	.word	0x20000c50
 8005d20:	e000ed04 	.word	0xe000ed04

08005d24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b08a      	sub	sp, #40	; 0x28
 8005d28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d32:	463a      	mov	r2, r7
 8005d34:	1d39      	adds	r1, r7, #4
 8005d36:	f107 0308 	add.w	r3, r7, #8
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f7fe ff22 	bl	8004b84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d40:	6839      	ldr	r1, [r7, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	9202      	str	r2, [sp, #8]
 8005d48:	9301      	str	r3, [sp, #4]
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	2300      	movs	r3, #0
 8005d50:	460a      	mov	r2, r1
 8005d52:	4920      	ldr	r1, [pc, #128]	; (8005dd4 <vTaskStartScheduler+0xb0>)
 8005d54:	4820      	ldr	r0, [pc, #128]	; (8005dd8 <vTaskStartScheduler+0xb4>)
 8005d56:	f7ff fe0f 	bl	8005978 <xTaskCreateStatic>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	4b1f      	ldr	r3, [pc, #124]	; (8005ddc <vTaskStartScheduler+0xb8>)
 8005d5e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d60:	4b1e      	ldr	r3, [pc, #120]	; (8005ddc <vTaskStartScheduler+0xb8>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d002      	beq.n	8005d6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	e001      	b.n	8005d72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d102      	bne.n	8005d7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d78:	f000 fcfe 	bl	8006778 <xTimerCreateTimerTask>
 8005d7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d115      	bne.n	8005db0 <vTaskStartScheduler+0x8c>
 8005d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d88:	f383 8811 	msr	BASEPRI, r3
 8005d8c:	f3bf 8f6f 	isb	sy
 8005d90:	f3bf 8f4f 	dsb	sy
 8005d94:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d96:	4b12      	ldr	r3, [pc, #72]	; (8005de0 <vTaskStartScheduler+0xbc>)
 8005d98:	f04f 32ff 	mov.w	r2, #4294967295
 8005d9c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d9e:	4b11      	ldr	r3, [pc, #68]	; (8005de4 <vTaskStartScheduler+0xc0>)
 8005da0:	2201      	movs	r2, #1
 8005da2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005da4:	4b10      	ldr	r3, [pc, #64]	; (8005de8 <vTaskStartScheduler+0xc4>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005daa:	f001 f8b1 	bl	8006f10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005dae:	e00d      	b.n	8005dcc <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db6:	d109      	bne.n	8005dcc <vTaskStartScheduler+0xa8>
 8005db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dbc:	f383 8811 	msr	BASEPRI, r3
 8005dc0:	f3bf 8f6f 	isb	sy
 8005dc4:	f3bf 8f4f 	dsb	sy
 8005dc8:	60fb      	str	r3, [r7, #12]
 8005dca:	e7fe      	b.n	8005dca <vTaskStartScheduler+0xa6>
}
 8005dcc:	bf00      	nop
 8005dce:	3718      	adds	r7, #24
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	08007f10 	.word	0x08007f10
 8005dd8:	0800640d 	.word	0x0800640d
 8005ddc:	20000c4c 	.word	0x20000c4c
 8005de0:	20000c48 	.word	0x20000c48
 8005de4:	20000c34 	.word	0x20000c34
 8005de8:	20000c2c 	.word	0x20000c2c

08005dec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005dec:	b480      	push	{r7}
 8005dee:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005df0:	4b04      	ldr	r3, [pc, #16]	; (8005e04 <vTaskSuspendAll+0x18>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	3301      	adds	r3, #1
 8005df6:	4a03      	ldr	r2, [pc, #12]	; (8005e04 <vTaskSuspendAll+0x18>)
 8005df8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005dfa:	bf00      	nop
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	20000c50 	.word	0x20000c50

08005e08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e12:	2300      	movs	r3, #0
 8005e14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e16:	4b41      	ldr	r3, [pc, #260]	; (8005f1c <xTaskResumeAll+0x114>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d109      	bne.n	8005e32 <xTaskResumeAll+0x2a>
 8005e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e22:	f383 8811 	msr	BASEPRI, r3
 8005e26:	f3bf 8f6f 	isb	sy
 8005e2a:	f3bf 8f4f 	dsb	sy
 8005e2e:	603b      	str	r3, [r7, #0]
 8005e30:	e7fe      	b.n	8005e30 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e32:	f001 f90b 	bl	800704c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e36:	4b39      	ldr	r3, [pc, #228]	; (8005f1c <xTaskResumeAll+0x114>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	4a37      	ldr	r2, [pc, #220]	; (8005f1c <xTaskResumeAll+0x114>)
 8005e3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e40:	4b36      	ldr	r3, [pc, #216]	; (8005f1c <xTaskResumeAll+0x114>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d162      	bne.n	8005f0e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e48:	4b35      	ldr	r3, [pc, #212]	; (8005f20 <xTaskResumeAll+0x118>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d05e      	beq.n	8005f0e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e50:	e02f      	b.n	8005eb2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e52:	4b34      	ldr	r3, [pc, #208]	; (8005f24 <xTaskResumeAll+0x11c>)
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	3318      	adds	r3, #24
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f7fe ff4e 	bl	8004d00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7fe ff49 	bl	8004d00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e72:	4b2d      	ldr	r3, [pc, #180]	; (8005f28 <xTaskResumeAll+0x120>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d903      	bls.n	8005e82 <xTaskResumeAll+0x7a>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e7e:	4a2a      	ldr	r2, [pc, #168]	; (8005f28 <xTaskResumeAll+0x120>)
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e86:	4613      	mov	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	4a27      	ldr	r2, [pc, #156]	; (8005f2c <xTaskResumeAll+0x124>)
 8005e90:	441a      	add	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	3304      	adds	r3, #4
 8005e96:	4619      	mov	r1, r3
 8005e98:	4610      	mov	r0, r2
 8005e9a:	f7fe fed4 	bl	8004c46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ea2:	4b23      	ldr	r3, [pc, #140]	; (8005f30 <xTaskResumeAll+0x128>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d302      	bcc.n	8005eb2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005eac:	4b21      	ldr	r3, [pc, #132]	; (8005f34 <xTaskResumeAll+0x12c>)
 8005eae:	2201      	movs	r2, #1
 8005eb0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005eb2:	4b1c      	ldr	r3, [pc, #112]	; (8005f24 <xTaskResumeAll+0x11c>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1cb      	bne.n	8005e52 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d001      	beq.n	8005ec4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ec0:	f000 fb56 	bl	8006570 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005ec4:	4b1c      	ldr	r3, [pc, #112]	; (8005f38 <xTaskResumeAll+0x130>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d010      	beq.n	8005ef2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ed0:	f000 f846 	bl	8005f60 <xTaskIncrementTick>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d002      	beq.n	8005ee0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005eda:	4b16      	ldr	r3, [pc, #88]	; (8005f34 <xTaskResumeAll+0x12c>)
 8005edc:	2201      	movs	r2, #1
 8005ede:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d1f1      	bne.n	8005ed0 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005eec:	4b12      	ldr	r3, [pc, #72]	; (8005f38 <xTaskResumeAll+0x130>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ef2:	4b10      	ldr	r3, [pc, #64]	; (8005f34 <xTaskResumeAll+0x12c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d009      	beq.n	8005f0e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005efa:	2301      	movs	r3, #1
 8005efc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005efe:	4b0f      	ldr	r3, [pc, #60]	; (8005f3c <xTaskResumeAll+0x134>)
 8005f00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f04:	601a      	str	r2, [r3, #0]
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f0e:	f001 f8cb 	bl	80070a8 <vPortExitCritical>

	return xAlreadyYielded;
 8005f12:	68bb      	ldr	r3, [r7, #8]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3710      	adds	r7, #16
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	20000c50 	.word	0x20000c50
 8005f20:	20000c28 	.word	0x20000c28
 8005f24:	20000be8 	.word	0x20000be8
 8005f28:	20000c30 	.word	0x20000c30
 8005f2c:	20000758 	.word	0x20000758
 8005f30:	20000754 	.word	0x20000754
 8005f34:	20000c3c 	.word	0x20000c3c
 8005f38:	20000c38 	.word	0x20000c38
 8005f3c:	e000ed04 	.word	0xe000ed04

08005f40 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f46:	4b05      	ldr	r3, [pc, #20]	; (8005f5c <xTaskGetTickCount+0x1c>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f4c:	687b      	ldr	r3, [r7, #4]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	370c      	adds	r7, #12
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	20000c2c 	.word	0x20000c2c

08005f60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f6a:	4b4e      	ldr	r3, [pc, #312]	; (80060a4 <xTaskIncrementTick+0x144>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f040 8088 	bne.w	8006084 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f74:	4b4c      	ldr	r3, [pc, #304]	; (80060a8 <xTaskIncrementTick+0x148>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f7c:	4a4a      	ldr	r2, [pc, #296]	; (80060a8 <xTaskIncrementTick+0x148>)
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d11f      	bne.n	8005fc8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f88:	4b48      	ldr	r3, [pc, #288]	; (80060ac <xTaskIncrementTick+0x14c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d009      	beq.n	8005fa6 <xTaskIncrementTick+0x46>
 8005f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f96:	f383 8811 	msr	BASEPRI, r3
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	f3bf 8f4f 	dsb	sy
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	e7fe      	b.n	8005fa4 <xTaskIncrementTick+0x44>
 8005fa6:	4b41      	ldr	r3, [pc, #260]	; (80060ac <xTaskIncrementTick+0x14c>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	60fb      	str	r3, [r7, #12]
 8005fac:	4b40      	ldr	r3, [pc, #256]	; (80060b0 <xTaskIncrementTick+0x150>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a3e      	ldr	r2, [pc, #248]	; (80060ac <xTaskIncrementTick+0x14c>)
 8005fb2:	6013      	str	r3, [r2, #0]
 8005fb4:	4a3e      	ldr	r2, [pc, #248]	; (80060b0 <xTaskIncrementTick+0x150>)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6013      	str	r3, [r2, #0]
 8005fba:	4b3e      	ldr	r3, [pc, #248]	; (80060b4 <xTaskIncrementTick+0x154>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	3301      	adds	r3, #1
 8005fc0:	4a3c      	ldr	r2, [pc, #240]	; (80060b4 <xTaskIncrementTick+0x154>)
 8005fc2:	6013      	str	r3, [r2, #0]
 8005fc4:	f000 fad4 	bl	8006570 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fc8:	4b3b      	ldr	r3, [pc, #236]	; (80060b8 <xTaskIncrementTick+0x158>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d349      	bcc.n	8006066 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fd2:	4b36      	ldr	r3, [pc, #216]	; (80060ac <xTaskIncrementTick+0x14c>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d104      	bne.n	8005fe6 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fdc:	4b36      	ldr	r3, [pc, #216]	; (80060b8 <xTaskIncrementTick+0x158>)
 8005fde:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe2:	601a      	str	r2, [r3, #0]
					break;
 8005fe4:	e03f      	b.n	8006066 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fe6:	4b31      	ldr	r3, [pc, #196]	; (80060ac <xTaskIncrementTick+0x14c>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d203      	bcs.n	8006006 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005ffe:	4a2e      	ldr	r2, [pc, #184]	; (80060b8 <xTaskIncrementTick+0x158>)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006004:	e02f      	b.n	8006066 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	3304      	adds	r3, #4
 800600a:	4618      	mov	r0, r3
 800600c:	f7fe fe78 	bl	8004d00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006014:	2b00      	cmp	r3, #0
 8006016:	d004      	beq.n	8006022 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	3318      	adds	r3, #24
 800601c:	4618      	mov	r0, r3
 800601e:	f7fe fe6f 	bl	8004d00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006026:	4b25      	ldr	r3, [pc, #148]	; (80060bc <xTaskIncrementTick+0x15c>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	429a      	cmp	r2, r3
 800602c:	d903      	bls.n	8006036 <xTaskIncrementTick+0xd6>
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006032:	4a22      	ldr	r2, [pc, #136]	; (80060bc <xTaskIncrementTick+0x15c>)
 8006034:	6013      	str	r3, [r2, #0]
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800603a:	4613      	mov	r3, r2
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	4413      	add	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4a1f      	ldr	r2, [pc, #124]	; (80060c0 <xTaskIncrementTick+0x160>)
 8006044:	441a      	add	r2, r3
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	3304      	adds	r3, #4
 800604a:	4619      	mov	r1, r3
 800604c:	4610      	mov	r0, r2
 800604e:	f7fe fdfa 	bl	8004c46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006056:	4b1b      	ldr	r3, [pc, #108]	; (80060c4 <xTaskIncrementTick+0x164>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605c:	429a      	cmp	r2, r3
 800605e:	d3b8      	bcc.n	8005fd2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006060:	2301      	movs	r3, #1
 8006062:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006064:	e7b5      	b.n	8005fd2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006066:	4b17      	ldr	r3, [pc, #92]	; (80060c4 <xTaskIncrementTick+0x164>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800606c:	4914      	ldr	r1, [pc, #80]	; (80060c0 <xTaskIncrementTick+0x160>)
 800606e:	4613      	mov	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	4413      	add	r3, r2
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	440b      	add	r3, r1
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d907      	bls.n	800608e <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800607e:	2301      	movs	r3, #1
 8006080:	617b      	str	r3, [r7, #20]
 8006082:	e004      	b.n	800608e <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006084:	4b10      	ldr	r3, [pc, #64]	; (80060c8 <xTaskIncrementTick+0x168>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	3301      	adds	r3, #1
 800608a:	4a0f      	ldr	r2, [pc, #60]	; (80060c8 <xTaskIncrementTick+0x168>)
 800608c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800608e:	4b0f      	ldr	r3, [pc, #60]	; (80060cc <xTaskIncrementTick+0x16c>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8006096:	2301      	movs	r3, #1
 8006098:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800609a:	697b      	ldr	r3, [r7, #20]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3718      	adds	r7, #24
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	20000c50 	.word	0x20000c50
 80060a8:	20000c2c 	.word	0x20000c2c
 80060ac:	20000be0 	.word	0x20000be0
 80060b0:	20000be4 	.word	0x20000be4
 80060b4:	20000c40 	.word	0x20000c40
 80060b8:	20000c48 	.word	0x20000c48
 80060bc:	20000c30 	.word	0x20000c30
 80060c0:	20000758 	.word	0x20000758
 80060c4:	20000754 	.word	0x20000754
 80060c8:	20000c38 	.word	0x20000c38
 80060cc:	20000c3c 	.word	0x20000c3c

080060d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060d6:	4b27      	ldr	r3, [pc, #156]	; (8006174 <vTaskSwitchContext+0xa4>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d003      	beq.n	80060e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060de:	4b26      	ldr	r3, [pc, #152]	; (8006178 <vTaskSwitchContext+0xa8>)
 80060e0:	2201      	movs	r2, #1
 80060e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060e4:	e040      	b.n	8006168 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80060e6:	4b24      	ldr	r3, [pc, #144]	; (8006178 <vTaskSwitchContext+0xa8>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ec:	4b23      	ldr	r3, [pc, #140]	; (800617c <vTaskSwitchContext+0xac>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	60fb      	str	r3, [r7, #12]
 80060f2:	e00f      	b.n	8006114 <vTaskSwitchContext+0x44>
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d109      	bne.n	800610e <vTaskSwitchContext+0x3e>
 80060fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060fe:	f383 8811 	msr	BASEPRI, r3
 8006102:	f3bf 8f6f 	isb	sy
 8006106:	f3bf 8f4f 	dsb	sy
 800610a:	607b      	str	r3, [r7, #4]
 800610c:	e7fe      	b.n	800610c <vTaskSwitchContext+0x3c>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	3b01      	subs	r3, #1
 8006112:	60fb      	str	r3, [r7, #12]
 8006114:	491a      	ldr	r1, [pc, #104]	; (8006180 <vTaskSwitchContext+0xb0>)
 8006116:	68fa      	ldr	r2, [r7, #12]
 8006118:	4613      	mov	r3, r2
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	4413      	add	r3, r2
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	440b      	add	r3, r1
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d0e5      	beq.n	80060f4 <vTaskSwitchContext+0x24>
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	4613      	mov	r3, r2
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4413      	add	r3, r2
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	4a13      	ldr	r2, [pc, #76]	; (8006180 <vTaskSwitchContext+0xb0>)
 8006134:	4413      	add	r3, r2
 8006136:	60bb      	str	r3, [r7, #8]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	685a      	ldr	r2, [r3, #4]
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	605a      	str	r2, [r3, #4]
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	3308      	adds	r3, #8
 800614a:	429a      	cmp	r2, r3
 800614c:	d104      	bne.n	8006158 <vTaskSwitchContext+0x88>
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	605a      	str	r2, [r3, #4]
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	4a09      	ldr	r2, [pc, #36]	; (8006184 <vTaskSwitchContext+0xb4>)
 8006160:	6013      	str	r3, [r2, #0]
 8006162:	4a06      	ldr	r2, [pc, #24]	; (800617c <vTaskSwitchContext+0xac>)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6013      	str	r3, [r2, #0]
}
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr
 8006174:	20000c50 	.word	0x20000c50
 8006178:	20000c3c 	.word	0x20000c3c
 800617c:	20000c30 	.word	0x20000c30
 8006180:	20000758 	.word	0x20000758
 8006184:	20000754 	.word	0x20000754

08006188 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d109      	bne.n	80061ac <vTaskPlaceOnEventList+0x24>
 8006198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800619c:	f383 8811 	msr	BASEPRI, r3
 80061a0:	f3bf 8f6f 	isb	sy
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	60fb      	str	r3, [r7, #12]
 80061aa:	e7fe      	b.n	80061aa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061ac:	4b07      	ldr	r3, [pc, #28]	; (80061cc <vTaskPlaceOnEventList+0x44>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	3318      	adds	r3, #24
 80061b2:	4619      	mov	r1, r3
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f7fe fd6a 	bl	8004c8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061ba:	2101      	movs	r1, #1
 80061bc:	6838      	ldr	r0, [r7, #0]
 80061be:	f000 fa81 	bl	80066c4 <prvAddCurrentTaskToDelayedList>
}
 80061c2:	bf00      	nop
 80061c4:	3710      	adds	r7, #16
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}
 80061ca:	bf00      	nop
 80061cc:	20000754 	.word	0x20000754

080061d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d109      	bne.n	80061f6 <vTaskPlaceOnEventListRestricted+0x26>
 80061e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e6:	f383 8811 	msr	BASEPRI, r3
 80061ea:	f3bf 8f6f 	isb	sy
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	617b      	str	r3, [r7, #20]
 80061f4:	e7fe      	b.n	80061f4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061f6:	4b0a      	ldr	r3, [pc, #40]	; (8006220 <vTaskPlaceOnEventListRestricted+0x50>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	3318      	adds	r3, #24
 80061fc:	4619      	mov	r1, r3
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f7fe fd21 	bl	8004c46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d002      	beq.n	8006210 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800620a:	f04f 33ff 	mov.w	r3, #4294967295
 800620e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006210:	6879      	ldr	r1, [r7, #4]
 8006212:	68b8      	ldr	r0, [r7, #8]
 8006214:	f000 fa56 	bl	80066c4 <prvAddCurrentTaskToDelayedList>
	}
 8006218:	bf00      	nop
 800621a:	3718      	adds	r7, #24
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	20000754 	.word	0x20000754

08006224 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d109      	bne.n	800624e <xTaskRemoveFromEventList+0x2a>
 800623a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623e:	f383 8811 	msr	BASEPRI, r3
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	60fb      	str	r3, [r7, #12]
 800624c:	e7fe      	b.n	800624c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	3318      	adds	r3, #24
 8006252:	4618      	mov	r0, r3
 8006254:	f7fe fd54 	bl	8004d00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006258:	4b1d      	ldr	r3, [pc, #116]	; (80062d0 <xTaskRemoveFromEventList+0xac>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d11d      	bne.n	800629c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	3304      	adds	r3, #4
 8006264:	4618      	mov	r0, r3
 8006266:	f7fe fd4b 	bl	8004d00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800626e:	4b19      	ldr	r3, [pc, #100]	; (80062d4 <xTaskRemoveFromEventList+0xb0>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	429a      	cmp	r2, r3
 8006274:	d903      	bls.n	800627e <xTaskRemoveFromEventList+0x5a>
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800627a:	4a16      	ldr	r2, [pc, #88]	; (80062d4 <xTaskRemoveFromEventList+0xb0>)
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006282:	4613      	mov	r3, r2
 8006284:	009b      	lsls	r3, r3, #2
 8006286:	4413      	add	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	4a13      	ldr	r2, [pc, #76]	; (80062d8 <xTaskRemoveFromEventList+0xb4>)
 800628c:	441a      	add	r2, r3
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	3304      	adds	r3, #4
 8006292:	4619      	mov	r1, r3
 8006294:	4610      	mov	r0, r2
 8006296:	f7fe fcd6 	bl	8004c46 <vListInsertEnd>
 800629a:	e005      	b.n	80062a8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	3318      	adds	r3, #24
 80062a0:	4619      	mov	r1, r3
 80062a2:	480e      	ldr	r0, [pc, #56]	; (80062dc <xTaskRemoveFromEventList+0xb8>)
 80062a4:	f7fe fccf 	bl	8004c46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062ac:	4b0c      	ldr	r3, [pc, #48]	; (80062e0 <xTaskRemoveFromEventList+0xbc>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d905      	bls.n	80062c2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80062b6:	2301      	movs	r3, #1
 80062b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80062ba:	4b0a      	ldr	r3, [pc, #40]	; (80062e4 <xTaskRemoveFromEventList+0xc0>)
 80062bc:	2201      	movs	r2, #1
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	e001      	b.n	80062c6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80062c2:	2300      	movs	r3, #0
 80062c4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80062c6:	697b      	ldr	r3, [r7, #20]
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3718      	adds	r7, #24
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	20000c50 	.word	0x20000c50
 80062d4:	20000c30 	.word	0x20000c30
 80062d8:	20000758 	.word	0x20000758
 80062dc:	20000be8 	.word	0x20000be8
 80062e0:	20000754 	.word	0x20000754
 80062e4:	20000c3c 	.word	0x20000c3c

080062e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062f0:	4b06      	ldr	r3, [pc, #24]	; (800630c <vTaskInternalSetTimeOutState+0x24>)
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062f8:	4b05      	ldr	r3, [pc, #20]	; (8006310 <vTaskInternalSetTimeOutState+0x28>)
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	605a      	str	r2, [r3, #4]
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	20000c40 	.word	0x20000c40
 8006310:	20000c2c 	.word	0x20000c2c

08006314 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b088      	sub	sp, #32
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d109      	bne.n	8006338 <xTaskCheckForTimeOut+0x24>
 8006324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	613b      	str	r3, [r7, #16]
 8006336:	e7fe      	b.n	8006336 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d109      	bne.n	8006352 <xTaskCheckForTimeOut+0x3e>
 800633e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	60fb      	str	r3, [r7, #12]
 8006350:	e7fe      	b.n	8006350 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8006352:	f000 fe7b 	bl	800704c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006356:	4b24      	ldr	r3, [pc, #144]	; (80063e8 <xTaskCheckForTimeOut+0xd4>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	69ba      	ldr	r2, [r7, #24]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8006366:	4b21      	ldr	r3, [pc, #132]	; (80063ec <xTaskCheckForTimeOut+0xd8>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800636e:	2b00      	cmp	r3, #0
 8006370:	d007      	beq.n	8006382 <xTaskCheckForTimeOut+0x6e>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 8006372:	4b1e      	ldr	r3, [pc, #120]	; (80063ec <xTaskCheckForTimeOut+0xd8>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
				xReturn = pdTRUE;
 800637c:	2301      	movs	r3, #1
 800637e:	61fb      	str	r3, [r7, #28]
 8006380:	e02b      	b.n	80063da <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638a:	d102      	bne.n	8006392 <xTaskCheckForTimeOut+0x7e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800638c:	2300      	movs	r3, #0
 800638e:	61fb      	str	r3, [r7, #28]
 8006390:	e023      	b.n	80063da <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	4b16      	ldr	r3, [pc, #88]	; (80063f0 <xTaskCheckForTimeOut+0xdc>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d007      	beq.n	80063ae <xTaskCheckForTimeOut+0x9a>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d302      	bcc.n	80063ae <xTaskCheckForTimeOut+0x9a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80063a8:	2301      	movs	r3, #1
 80063aa:	61fb      	str	r3, [r7, #28]
 80063ac:	e015      	b.n	80063da <xTaskCheckForTimeOut+0xc6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d20b      	bcs.n	80063d0 <xTaskCheckForTimeOut+0xbc>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	1ad2      	subs	r2, r2, r3
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f7ff ff8f 	bl	80062e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80063ca:	2300      	movs	r3, #0
 80063cc:	61fb      	str	r3, [r7, #28]
 80063ce:	e004      	b.n	80063da <xTaskCheckForTimeOut+0xc6>
		}
		else
		{
			*pxTicksToWait = 0;
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	2200      	movs	r2, #0
 80063d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063d6:	2301      	movs	r3, #1
 80063d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063da:	f000 fe65 	bl	80070a8 <vPortExitCritical>

	return xReturn;
 80063de:	69fb      	ldr	r3, [r7, #28]
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3720      	adds	r7, #32
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	20000c2c 	.word	0x20000c2c
 80063ec:	20000754 	.word	0x20000754
 80063f0:	20000c40 	.word	0x20000c40

080063f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063f8:	4b03      	ldr	r3, [pc, #12]	; (8006408 <vTaskMissedYield+0x14>)
 80063fa:	2201      	movs	r2, #1
 80063fc:	601a      	str	r2, [r3, #0]
}
 80063fe:	bf00      	nop
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	20000c3c 	.word	0x20000c3c

0800640c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006414:	f000 f852 	bl	80064bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006418:	4b06      	ldr	r3, [pc, #24]	; (8006434 <prvIdleTask+0x28>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d9f9      	bls.n	8006414 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006420:	4b05      	ldr	r3, [pc, #20]	; (8006438 <prvIdleTask+0x2c>)
 8006422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006426:	601a      	str	r2, [r3, #0]
 8006428:	f3bf 8f4f 	dsb	sy
 800642c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006430:	e7f0      	b.n	8006414 <prvIdleTask+0x8>
 8006432:	bf00      	nop
 8006434:	20000758 	.word	0x20000758
 8006438:	e000ed04 	.word	0xe000ed04

0800643c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006442:	2300      	movs	r3, #0
 8006444:	607b      	str	r3, [r7, #4]
 8006446:	e00c      	b.n	8006462 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	4613      	mov	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	4413      	add	r3, r2
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	4a12      	ldr	r2, [pc, #72]	; (800649c <prvInitialiseTaskLists+0x60>)
 8006454:	4413      	add	r3, r2
 8006456:	4618      	mov	r0, r3
 8006458:	f7fe fbc8 	bl	8004bec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	3301      	adds	r3, #1
 8006460:	607b      	str	r3, [r7, #4]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b37      	cmp	r3, #55	; 0x37
 8006466:	d9ef      	bls.n	8006448 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006468:	480d      	ldr	r0, [pc, #52]	; (80064a0 <prvInitialiseTaskLists+0x64>)
 800646a:	f7fe fbbf 	bl	8004bec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800646e:	480d      	ldr	r0, [pc, #52]	; (80064a4 <prvInitialiseTaskLists+0x68>)
 8006470:	f7fe fbbc 	bl	8004bec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006474:	480c      	ldr	r0, [pc, #48]	; (80064a8 <prvInitialiseTaskLists+0x6c>)
 8006476:	f7fe fbb9 	bl	8004bec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800647a:	480c      	ldr	r0, [pc, #48]	; (80064ac <prvInitialiseTaskLists+0x70>)
 800647c:	f7fe fbb6 	bl	8004bec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006480:	480b      	ldr	r0, [pc, #44]	; (80064b0 <prvInitialiseTaskLists+0x74>)
 8006482:	f7fe fbb3 	bl	8004bec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006486:	4b0b      	ldr	r3, [pc, #44]	; (80064b4 <prvInitialiseTaskLists+0x78>)
 8006488:	4a05      	ldr	r2, [pc, #20]	; (80064a0 <prvInitialiseTaskLists+0x64>)
 800648a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800648c:	4b0a      	ldr	r3, [pc, #40]	; (80064b8 <prvInitialiseTaskLists+0x7c>)
 800648e:	4a05      	ldr	r2, [pc, #20]	; (80064a4 <prvInitialiseTaskLists+0x68>)
 8006490:	601a      	str	r2, [r3, #0]
}
 8006492:	bf00      	nop
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	20000758 	.word	0x20000758
 80064a0:	20000bb8 	.word	0x20000bb8
 80064a4:	20000bcc 	.word	0x20000bcc
 80064a8:	20000be8 	.word	0x20000be8
 80064ac:	20000bfc 	.word	0x20000bfc
 80064b0:	20000c14 	.word	0x20000c14
 80064b4:	20000be0 	.word	0x20000be0
 80064b8:	20000be4 	.word	0x20000be4

080064bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064c2:	e019      	b.n	80064f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80064c4:	f000 fdc2 	bl	800704c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064c8:	4b0f      	ldr	r3, [pc, #60]	; (8006508 <prvCheckTasksWaitingTermination+0x4c>)
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	3304      	adds	r3, #4
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7fe fc13 	bl	8004d00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064da:	4b0c      	ldr	r3, [pc, #48]	; (800650c <prvCheckTasksWaitingTermination+0x50>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	3b01      	subs	r3, #1
 80064e0:	4a0a      	ldr	r2, [pc, #40]	; (800650c <prvCheckTasksWaitingTermination+0x50>)
 80064e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064e4:	4b0a      	ldr	r3, [pc, #40]	; (8006510 <prvCheckTasksWaitingTermination+0x54>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3b01      	subs	r3, #1
 80064ea:	4a09      	ldr	r2, [pc, #36]	; (8006510 <prvCheckTasksWaitingTermination+0x54>)
 80064ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064ee:	f000 fddb 	bl	80070a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f80e 	bl	8006514 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064f8:	4b05      	ldr	r3, [pc, #20]	; (8006510 <prvCheckTasksWaitingTermination+0x54>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1e1      	bne.n	80064c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006500:	bf00      	nop
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	20000bfc 	.word	0x20000bfc
 800650c:	20000c28 	.word	0x20000c28
 8006510:	20000c10 	.word	0x20000c10

08006514 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006522:	2b00      	cmp	r3, #0
 8006524:	d108      	bne.n	8006538 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800652a:	4618      	mov	r0, r3
 800652c:	f000 ff6a 	bl	8007404 <vPortFree>
				vPortFree( pxTCB );
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 ff67 	bl	8007404 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006536:	e017      	b.n	8006568 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800653e:	2b01      	cmp	r3, #1
 8006540:	d103      	bne.n	800654a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 ff5e 	bl	8007404 <vPortFree>
	}
 8006548:	e00e      	b.n	8006568 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006550:	2b02      	cmp	r3, #2
 8006552:	d009      	beq.n	8006568 <prvDeleteTCB+0x54>
 8006554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006558:	f383 8811 	msr	BASEPRI, r3
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	f3bf 8f4f 	dsb	sy
 8006564:	60fb      	str	r3, [r7, #12]
 8006566:	e7fe      	b.n	8006566 <prvDeleteTCB+0x52>
	}
 8006568:	bf00      	nop
 800656a:	3710      	adds	r7, #16
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006576:	4b0c      	ldr	r3, [pc, #48]	; (80065a8 <prvResetNextTaskUnblockTime+0x38>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d104      	bne.n	800658a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006580:	4b0a      	ldr	r3, [pc, #40]	; (80065ac <prvResetNextTaskUnblockTime+0x3c>)
 8006582:	f04f 32ff 	mov.w	r2, #4294967295
 8006586:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006588:	e008      	b.n	800659c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800658a:	4b07      	ldr	r3, [pc, #28]	; (80065a8 <prvResetNextTaskUnblockTime+0x38>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	4a04      	ldr	r2, [pc, #16]	; (80065ac <prvResetNextTaskUnblockTime+0x3c>)
 800659a:	6013      	str	r3, [r2, #0]
}
 800659c:	bf00      	nop
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr
 80065a8:	20000be0 	.word	0x20000be0
 80065ac:	20000c48 	.word	0x20000c48

080065b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80065b6:	4b0b      	ldr	r3, [pc, #44]	; (80065e4 <xTaskGetSchedulerState+0x34>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d102      	bne.n	80065c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80065be:	2301      	movs	r3, #1
 80065c0:	607b      	str	r3, [r7, #4]
 80065c2:	e008      	b.n	80065d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065c4:	4b08      	ldr	r3, [pc, #32]	; (80065e8 <xTaskGetSchedulerState+0x38>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d102      	bne.n	80065d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065cc:	2302      	movs	r3, #2
 80065ce:	607b      	str	r3, [r7, #4]
 80065d0:	e001      	b.n	80065d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065d2:	2300      	movs	r3, #0
 80065d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065d6:	687b      	ldr	r3, [r7, #4]
	}
 80065d8:	4618      	mov	r0, r3
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr
 80065e4:	20000c34 	.word	0x20000c34
 80065e8:	20000c50 	.word	0x20000c50

080065ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b086      	sub	sp, #24
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80065f8:	2300      	movs	r3, #0
 80065fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d054      	beq.n	80066ac <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006602:	4b2d      	ldr	r3, [pc, #180]	; (80066b8 <xTaskPriorityDisinherit+0xcc>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	693a      	ldr	r2, [r7, #16]
 8006608:	429a      	cmp	r2, r3
 800660a:	d009      	beq.n	8006620 <xTaskPriorityDisinherit+0x34>
 800660c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006610:	f383 8811 	msr	BASEPRI, r3
 8006614:	f3bf 8f6f 	isb	sy
 8006618:	f3bf 8f4f 	dsb	sy
 800661c:	60fb      	str	r3, [r7, #12]
 800661e:	e7fe      	b.n	800661e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006624:	2b00      	cmp	r3, #0
 8006626:	d109      	bne.n	800663c <xTaskPriorityDisinherit+0x50>
 8006628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800662c:	f383 8811 	msr	BASEPRI, r3
 8006630:	f3bf 8f6f 	isb	sy
 8006634:	f3bf 8f4f 	dsb	sy
 8006638:	60bb      	str	r3, [r7, #8]
 800663a:	e7fe      	b.n	800663a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006640:	1e5a      	subs	r2, r3, #1
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800664e:	429a      	cmp	r2, r3
 8006650:	d02c      	beq.n	80066ac <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006656:	2b00      	cmp	r3, #0
 8006658:	d128      	bne.n	80066ac <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	3304      	adds	r3, #4
 800665e:	4618      	mov	r0, r3
 8006660:	f7fe fb4e 	bl	8004d00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006670:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800667c:	4b0f      	ldr	r3, [pc, #60]	; (80066bc <xTaskPriorityDisinherit+0xd0>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	429a      	cmp	r2, r3
 8006682:	d903      	bls.n	800668c <xTaskPriorityDisinherit+0xa0>
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006688:	4a0c      	ldr	r2, [pc, #48]	; (80066bc <xTaskPriorityDisinherit+0xd0>)
 800668a:	6013      	str	r3, [r2, #0]
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006690:	4613      	mov	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	4413      	add	r3, r2
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	4a09      	ldr	r2, [pc, #36]	; (80066c0 <xTaskPriorityDisinherit+0xd4>)
 800669a:	441a      	add	r2, r3
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	3304      	adds	r3, #4
 80066a0:	4619      	mov	r1, r3
 80066a2:	4610      	mov	r0, r2
 80066a4:	f7fe facf 	bl	8004c46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80066a8:	2301      	movs	r3, #1
 80066aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066ac:	697b      	ldr	r3, [r7, #20]
	}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3718      	adds	r7, #24
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	20000754 	.word	0x20000754
 80066bc:	20000c30 	.word	0x20000c30
 80066c0:	20000758 	.word	0x20000758

080066c4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066ce:	4b24      	ldr	r3, [pc, #144]	; (8006760 <prvAddCurrentTaskToDelayedList+0x9c>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80066d4:	4b23      	ldr	r3, [pc, #140]	; (8006764 <prvAddCurrentTaskToDelayedList+0xa0>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066de:	4b21      	ldr	r3, [pc, #132]	; (8006764 <prvAddCurrentTaskToDelayedList+0xa0>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	3304      	adds	r3, #4
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7fe fb0b 	bl	8004d00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f0:	d10a      	bne.n	8006708 <prvAddCurrentTaskToDelayedList+0x44>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d007      	beq.n	8006708 <prvAddCurrentTaskToDelayedList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066f8:	4b1a      	ldr	r3, [pc, #104]	; (8006764 <prvAddCurrentTaskToDelayedList+0xa0>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	3304      	adds	r3, #4
 80066fe:	4619      	mov	r1, r3
 8006700:	4819      	ldr	r0, [pc, #100]	; (8006768 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006702:	f7fe faa0 	bl	8004c46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006706:	e026      	b.n	8006756 <prvAddCurrentTaskToDelayedList+0x92>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006708:	68fa      	ldr	r2, [r7, #12]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4413      	add	r3, r2
 800670e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006710:	4b14      	ldr	r3, [pc, #80]	; (8006764 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68ba      	ldr	r2, [r7, #8]
 8006716:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006718:	68ba      	ldr	r2, [r7, #8]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	429a      	cmp	r2, r3
 800671e:	d209      	bcs.n	8006734 <prvAddCurrentTaskToDelayedList+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006720:	4b12      	ldr	r3, [pc, #72]	; (800676c <prvAddCurrentTaskToDelayedList+0xa8>)
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	4b0f      	ldr	r3, [pc, #60]	; (8006764 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	3304      	adds	r3, #4
 800672a:	4619      	mov	r1, r3
 800672c:	4610      	mov	r0, r2
 800672e:	f7fe faae 	bl	8004c8e <vListInsert>
}
 8006732:	e010      	b.n	8006756 <prvAddCurrentTaskToDelayedList+0x92>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006734:	4b0e      	ldr	r3, [pc, #56]	; (8006770 <prvAddCurrentTaskToDelayedList+0xac>)
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	4b0a      	ldr	r3, [pc, #40]	; (8006764 <prvAddCurrentTaskToDelayedList+0xa0>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	3304      	adds	r3, #4
 800673e:	4619      	mov	r1, r3
 8006740:	4610      	mov	r0, r2
 8006742:	f7fe faa4 	bl	8004c8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006746:	4b0b      	ldr	r3, [pc, #44]	; (8006774 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	429a      	cmp	r2, r3
 800674e:	d202      	bcs.n	8006756 <prvAddCurrentTaskToDelayedList+0x92>
					xNextTaskUnblockTime = xTimeToWake;
 8006750:	4a08      	ldr	r2, [pc, #32]	; (8006774 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	6013      	str	r3, [r2, #0]
}
 8006756:	bf00      	nop
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
 800675e:	bf00      	nop
 8006760:	20000c2c 	.word	0x20000c2c
 8006764:	20000754 	.word	0x20000754
 8006768:	20000c14 	.word	0x20000c14
 800676c:	20000be4 	.word	0x20000be4
 8006770:	20000be0 	.word	0x20000be0
 8006774:	20000c48 	.word	0x20000c48

08006778 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b08a      	sub	sp, #40	; 0x28
 800677c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800677e:	2300      	movs	r3, #0
 8006780:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006782:	f000 faff 	bl	8006d84 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006786:	4b1c      	ldr	r3, [pc, #112]	; (80067f8 <xTimerCreateTimerTask+0x80>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d021      	beq.n	80067d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800678e:	2300      	movs	r3, #0
 8006790:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006792:	2300      	movs	r3, #0
 8006794:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006796:	1d3a      	adds	r2, r7, #4
 8006798:	f107 0108 	add.w	r1, r7, #8
 800679c:	f107 030c 	add.w	r3, r7, #12
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7fe fa09 	bl	8004bb8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80067a6:	6879      	ldr	r1, [r7, #4]
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	9202      	str	r2, [sp, #8]
 80067ae:	9301      	str	r3, [sp, #4]
 80067b0:	2302      	movs	r3, #2
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	2300      	movs	r3, #0
 80067b6:	460a      	mov	r2, r1
 80067b8:	4910      	ldr	r1, [pc, #64]	; (80067fc <xTimerCreateTimerTask+0x84>)
 80067ba:	4811      	ldr	r0, [pc, #68]	; (8006800 <xTimerCreateTimerTask+0x88>)
 80067bc:	f7ff f8dc 	bl	8005978 <xTaskCreateStatic>
 80067c0:	4602      	mov	r2, r0
 80067c2:	4b10      	ldr	r3, [pc, #64]	; (8006804 <xTimerCreateTimerTask+0x8c>)
 80067c4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80067c6:	4b0f      	ldr	r3, [pc, #60]	; (8006804 <xTimerCreateTimerTask+0x8c>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d001      	beq.n	80067d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80067ce:	2301      	movs	r3, #1
 80067d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d109      	bne.n	80067ec <xTimerCreateTimerTask+0x74>
 80067d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067dc:	f383 8811 	msr	BASEPRI, r3
 80067e0:	f3bf 8f6f 	isb	sy
 80067e4:	f3bf 8f4f 	dsb	sy
 80067e8:	613b      	str	r3, [r7, #16]
 80067ea:	e7fe      	b.n	80067ea <xTimerCreateTimerTask+0x72>
	return xReturn;
 80067ec:	697b      	ldr	r3, [r7, #20]
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3718      	adds	r7, #24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	20000c84 	.word	0x20000c84
 80067fc:	08007f18 	.word	0x08007f18
 8006800:	08006939 	.word	0x08006939
 8006804:	20000c88 	.word	0x20000c88

08006808 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08a      	sub	sp, #40	; 0x28
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006816:	2300      	movs	r3, #0
 8006818:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d109      	bne.n	8006834 <xTimerGenericCommand+0x2c>
 8006820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	623b      	str	r3, [r7, #32]
 8006832:	e7fe      	b.n	8006832 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006834:	4b19      	ldr	r3, [pc, #100]	; (800689c <xTimerGenericCommand+0x94>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d02a      	beq.n	8006892 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	2b05      	cmp	r3, #5
 800684c:	dc18      	bgt.n	8006880 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800684e:	f7ff feaf 	bl	80065b0 <xTaskGetSchedulerState>
 8006852:	4603      	mov	r3, r0
 8006854:	2b02      	cmp	r3, #2
 8006856:	d109      	bne.n	800686c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006858:	4b10      	ldr	r3, [pc, #64]	; (800689c <xTimerGenericCommand+0x94>)
 800685a:	6818      	ldr	r0, [r3, #0]
 800685c:	f107 0110 	add.w	r1, r7, #16
 8006860:	2300      	movs	r3, #0
 8006862:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006864:	f7fe fc66 	bl	8005134 <xQueueGenericSend>
 8006868:	6278      	str	r0, [r7, #36]	; 0x24
 800686a:	e012      	b.n	8006892 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800686c:	4b0b      	ldr	r3, [pc, #44]	; (800689c <xTimerGenericCommand+0x94>)
 800686e:	6818      	ldr	r0, [r3, #0]
 8006870:	f107 0110 	add.w	r1, r7, #16
 8006874:	2300      	movs	r3, #0
 8006876:	2200      	movs	r2, #0
 8006878:	f7fe fc5c 	bl	8005134 <xQueueGenericSend>
 800687c:	6278      	str	r0, [r7, #36]	; 0x24
 800687e:	e008      	b.n	8006892 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006880:	4b06      	ldr	r3, [pc, #24]	; (800689c <xTimerGenericCommand+0x94>)
 8006882:	6818      	ldr	r0, [r3, #0]
 8006884:	f107 0110 	add.w	r1, r7, #16
 8006888:	2300      	movs	r3, #0
 800688a:	683a      	ldr	r2, [r7, #0]
 800688c:	f7fe fd4c 	bl	8005328 <xQueueGenericSendFromISR>
 8006890:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006894:	4618      	mov	r0, r3
 8006896:	3728      	adds	r7, #40	; 0x28
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}
 800689c:	20000c84 	.word	0x20000c84

080068a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b088      	sub	sp, #32
 80068a4:	af02      	add	r7, sp, #8
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068aa:	4b22      	ldr	r3, [pc, #136]	; (8006934 <prvProcessExpiredTimer+0x94>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	3304      	adds	r3, #4
 80068b8:	4618      	mov	r0, r3
 80068ba:	f7fe fa21 	bl	8004d00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80068c4:	f003 0304 	and.w	r3, r3, #4
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d021      	beq.n	8006910 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	699a      	ldr	r2, [r3, #24]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	18d1      	adds	r1, r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	6978      	ldr	r0, [r7, #20]
 80068da:	f000 f8d1 	bl	8006a80 <prvInsertTimerInActiveList>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d01e      	beq.n	8006922 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068e4:	2300      	movs	r3, #0
 80068e6:	9300      	str	r3, [sp, #0]
 80068e8:	2300      	movs	r3, #0
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	2100      	movs	r1, #0
 80068ee:	6978      	ldr	r0, [r7, #20]
 80068f0:	f7ff ff8a 	bl	8006808 <xTimerGenericCommand>
 80068f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d112      	bne.n	8006922 <prvProcessExpiredTimer+0x82>
 80068fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006900:	f383 8811 	msr	BASEPRI, r3
 8006904:	f3bf 8f6f 	isb	sy
 8006908:	f3bf 8f4f 	dsb	sy
 800690c:	60fb      	str	r3, [r7, #12]
 800690e:	e7fe      	b.n	800690e <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006916:	f023 0301 	bic.w	r3, r3, #1
 800691a:	b2da      	uxtb	r2, r3
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	6a1b      	ldr	r3, [r3, #32]
 8006926:	6978      	ldr	r0, [r7, #20]
 8006928:	4798      	blx	r3
}
 800692a:	bf00      	nop
 800692c:	3718      	adds	r7, #24
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	20000c7c 	.word	0x20000c7c

08006938 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006940:	f107 0308 	add.w	r3, r7, #8
 8006944:	4618      	mov	r0, r3
 8006946:	f000 f857 	bl	80069f8 <prvGetNextExpireTime>
 800694a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	4619      	mov	r1, r3
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 f803 	bl	800695c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006956:	f000 f8d5 	bl	8006b04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800695a:	e7f1      	b.n	8006940 <prvTimerTask+0x8>

0800695c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006966:	f7ff fa41 	bl	8005dec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800696a:	f107 0308 	add.w	r3, r7, #8
 800696e:	4618      	mov	r0, r3
 8006970:	f000 f866 	bl	8006a40 <prvSampleTimeNow>
 8006974:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d130      	bne.n	80069de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10a      	bne.n	8006998 <prvProcessTimerOrBlockTask+0x3c>
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	429a      	cmp	r2, r3
 8006988:	d806      	bhi.n	8006998 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800698a:	f7ff fa3d 	bl	8005e08 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800698e:	68f9      	ldr	r1, [r7, #12]
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f7ff ff85 	bl	80068a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006996:	e024      	b.n	80069e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d008      	beq.n	80069b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800699e:	4b13      	ldr	r3, [pc, #76]	; (80069ec <prvProcessTimerOrBlockTask+0x90>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d101      	bne.n	80069ac <prvProcessTimerOrBlockTask+0x50>
 80069a8:	2301      	movs	r3, #1
 80069aa:	e000      	b.n	80069ae <prvProcessTimerOrBlockTask+0x52>
 80069ac:	2300      	movs	r3, #0
 80069ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80069b0:	4b0f      	ldr	r3, [pc, #60]	; (80069f0 <prvProcessTimerOrBlockTask+0x94>)
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	4619      	mov	r1, r3
 80069be:	f7fe ffa7 	bl	8005910 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80069c2:	f7ff fa21 	bl	8005e08 <xTaskResumeAll>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d10a      	bne.n	80069e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80069cc:	4b09      	ldr	r3, [pc, #36]	; (80069f4 <prvProcessTimerOrBlockTask+0x98>)
 80069ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069d2:	601a      	str	r2, [r3, #0]
 80069d4:	f3bf 8f4f 	dsb	sy
 80069d8:	f3bf 8f6f 	isb	sy
}
 80069dc:	e001      	b.n	80069e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80069de:	f7ff fa13 	bl	8005e08 <xTaskResumeAll>
}
 80069e2:	bf00      	nop
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20000c80 	.word	0x20000c80
 80069f0:	20000c84 	.word	0x20000c84
 80069f4:	e000ed04 	.word	0xe000ed04

080069f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006a00:	4b0e      	ldr	r3, [pc, #56]	; (8006a3c <prvGetNextExpireTime+0x44>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <prvGetNextExpireTime+0x16>
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	e000      	b.n	8006a10 <prvGetNextExpireTime+0x18>
 8006a0e:	2200      	movs	r2, #0
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d105      	bne.n	8006a28 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a1c:	4b07      	ldr	r3, [pc, #28]	; (8006a3c <prvGetNextExpireTime+0x44>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	60fb      	str	r3, [r7, #12]
 8006a26:	e001      	b.n	8006a2c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3714      	adds	r7, #20
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr
 8006a3a:	bf00      	nop
 8006a3c:	20000c7c 	.word	0x20000c7c

08006a40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a48:	f7ff fa7a 	bl	8005f40 <xTaskGetTickCount>
 8006a4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a4e:	4b0b      	ldr	r3, [pc, #44]	; (8006a7c <prvSampleTimeNow+0x3c>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68fa      	ldr	r2, [r7, #12]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d205      	bcs.n	8006a64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a58:	f000 f930 	bl	8006cbc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	e002      	b.n	8006a6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a6a:	4a04      	ldr	r2, [pc, #16]	; (8006a7c <prvSampleTimeNow+0x3c>)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a70:	68fb      	ldr	r3, [r7, #12]
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	20000c8c 	.word	0x20000c8c

08006a80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	607a      	str	r2, [r7, #4]
 8006a8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a9e:	68ba      	ldr	r2, [r7, #8]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d812      	bhi.n	8006acc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	1ad2      	subs	r2, r2, r3
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	699b      	ldr	r3, [r3, #24]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d302      	bcc.n	8006aba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	617b      	str	r3, [r7, #20]
 8006ab8:	e01b      	b.n	8006af2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006aba:	4b10      	ldr	r3, [pc, #64]	; (8006afc <prvInsertTimerInActiveList+0x7c>)
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	3304      	adds	r3, #4
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	f7fe f8e2 	bl	8004c8e <vListInsert>
 8006aca:	e012      	b.n	8006af2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d206      	bcs.n	8006ae2 <prvInsertTimerInActiveList+0x62>
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d302      	bcc.n	8006ae2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006adc:	2301      	movs	r3, #1
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	e007      	b.n	8006af2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ae2:	4b07      	ldr	r3, [pc, #28]	; (8006b00 <prvInsertTimerInActiveList+0x80>)
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	4619      	mov	r1, r3
 8006aec:	4610      	mov	r0, r2
 8006aee:	f7fe f8ce 	bl	8004c8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006af2:	697b      	ldr	r3, [r7, #20]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3718      	adds	r7, #24
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	20000c80 	.word	0x20000c80
 8006b00:	20000c7c 	.word	0x20000c7c

08006b04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b08e      	sub	sp, #56	; 0x38
 8006b08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b0a:	e0c6      	b.n	8006c9a <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	da17      	bge.n	8006b42 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006b12:	1d3b      	adds	r3, r7, #4
 8006b14:	3304      	adds	r3, #4
 8006b16:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d109      	bne.n	8006b32 <prvProcessReceivedCommands+0x2e>
 8006b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	61fb      	str	r3, [r7, #28]
 8006b30:	e7fe      	b.n	8006b30 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b38:	6850      	ldr	r0, [r2, #4]
 8006b3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b3c:	6892      	ldr	r2, [r2, #8]
 8006b3e:	4611      	mov	r1, r2
 8006b40:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f2c0 80a7 	blt.w	8006c98 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d004      	beq.n	8006b60 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b58:	3304      	adds	r3, #4
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f7fe f8d0 	bl	8004d00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b60:	463b      	mov	r3, r7
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7ff ff6c 	bl	8006a40 <prvSampleTimeNow>
 8006b68:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2b09      	cmp	r3, #9
 8006b6e:	f200 8094 	bhi.w	8006c9a <prvProcessReceivedCommands+0x196>
 8006b72:	a201      	add	r2, pc, #4	; (adr r2, 8006b78 <prvProcessReceivedCommands+0x74>)
 8006b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b78:	08006ba1 	.word	0x08006ba1
 8006b7c:	08006ba1 	.word	0x08006ba1
 8006b80:	08006ba1 	.word	0x08006ba1
 8006b84:	08006c13 	.word	0x08006c13
 8006b88:	08006c27 	.word	0x08006c27
 8006b8c:	08006c6f 	.word	0x08006c6f
 8006b90:	08006ba1 	.word	0x08006ba1
 8006b94:	08006ba1 	.word	0x08006ba1
 8006b98:	08006c13 	.word	0x08006c13
 8006b9c:	08006c27 	.word	0x08006c27
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ba6:	f043 0301 	orr.w	r3, r3, #1
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb6:	699b      	ldr	r3, [r3, #24]
 8006bb8:	18d1      	adds	r1, r2, r3
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bc0:	f7ff ff5e 	bl	8006a80 <prvInsertTimerInActiveList>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d067      	beq.n	8006c9a <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bd0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006bd8:	f003 0304 	and.w	r3, r3, #4
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d05c      	beq.n	8006c9a <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	441a      	add	r2, r3
 8006be8:	2300      	movs	r3, #0
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	2300      	movs	r3, #0
 8006bee:	2100      	movs	r1, #0
 8006bf0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bf2:	f7ff fe09 	bl	8006808 <xTimerGenericCommand>
 8006bf6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006bf8:	6a3b      	ldr	r3, [r7, #32]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d14d      	bne.n	8006c9a <prvProcessReceivedCommands+0x196>
 8006bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c02:	f383 8811 	msr	BASEPRI, r3
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	61bb      	str	r3, [r7, #24]
 8006c10:	e7fe      	b.n	8006c10 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c18:	f023 0301 	bic.w	r3, r3, #1
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c20:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006c24:	e039      	b.n	8006c9a <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c2c:	f043 0301 	orr.w	r3, r3, #1
 8006c30:	b2da      	uxtb	r2, r3
 8006c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c34:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006c38:	68ba      	ldr	r2, [r7, #8]
 8006c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d109      	bne.n	8006c5a <prvProcessReceivedCommands+0x156>
 8006c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4a:	f383 8811 	msr	BASEPRI, r3
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	617b      	str	r3, [r7, #20]
 8006c58:	e7fe      	b.n	8006c58 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c5c:	699a      	ldr	r2, [r3, #24]
 8006c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c60:	18d1      	adds	r1, r2, r3
 8006c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c68:	f7ff ff0a 	bl	8006a80 <prvInsertTimerInActiveList>
					break;
 8006c6c:	e015      	b.n	8006c9a <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c74:	f003 0302 	and.w	r3, r3, #2
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d103      	bne.n	8006c84 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8006c7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c7e:	f000 fbc1 	bl	8007404 <vPortFree>
 8006c82:	e00a      	b.n	8006c9a <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c8a:	f023 0301 	bic.w	r3, r3, #1
 8006c8e:	b2da      	uxtb	r2, r3
 8006c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c96:	e000      	b.n	8006c9a <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006c98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c9a:	4b07      	ldr	r3, [pc, #28]	; (8006cb8 <prvProcessReceivedCommands+0x1b4>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	1d39      	adds	r1, r7, #4
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f7fe fbd4 	bl	8005450 <xQueueReceive>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f47f af2e 	bne.w	8006b0c <prvProcessReceivedCommands+0x8>
	}
}
 8006cb0:	bf00      	nop
 8006cb2:	3730      	adds	r7, #48	; 0x30
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	20000c84 	.word	0x20000c84

08006cbc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b088      	sub	sp, #32
 8006cc0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cc2:	e047      	b.n	8006d54 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cc4:	4b2d      	ldr	r3, [pc, #180]	; (8006d7c <prvSwitchTimerLists+0xc0>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cce:	4b2b      	ldr	r3, [pc, #172]	; (8006d7c <prvSwitchTimerLists+0xc0>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	3304      	adds	r3, #4
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7fe f80f 	bl	8004d00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006cf0:	f003 0304 	and.w	r3, r3, #4
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d02d      	beq.n	8006d54 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	699b      	ldr	r3, [r3, #24]
 8006cfc:	693a      	ldr	r2, [r7, #16]
 8006cfe:	4413      	add	r3, r2
 8006d00:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006d02:	68ba      	ldr	r2, [r7, #8]
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d90e      	bls.n	8006d28 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	68ba      	ldr	r2, [r7, #8]
 8006d0e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d16:	4b19      	ldr	r3, [pc, #100]	; (8006d7c <prvSwitchTimerLists+0xc0>)
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	4619      	mov	r1, r3
 8006d20:	4610      	mov	r0, r2
 8006d22:	f7fd ffb4 	bl	8004c8e <vListInsert>
 8006d26:	e015      	b.n	8006d54 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d28:	2300      	movs	r3, #0
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	2100      	movs	r1, #0
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f7ff fd68 	bl	8006808 <xTimerGenericCommand>
 8006d38:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d109      	bne.n	8006d54 <prvSwitchTimerLists+0x98>
 8006d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d44:	f383 8811 	msr	BASEPRI, r3
 8006d48:	f3bf 8f6f 	isb	sy
 8006d4c:	f3bf 8f4f 	dsb	sy
 8006d50:	603b      	str	r3, [r7, #0]
 8006d52:	e7fe      	b.n	8006d52 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d54:	4b09      	ldr	r3, [pc, #36]	; (8006d7c <prvSwitchTimerLists+0xc0>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1b2      	bne.n	8006cc4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006d5e:	4b07      	ldr	r3, [pc, #28]	; (8006d7c <prvSwitchTimerLists+0xc0>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006d64:	4b06      	ldr	r3, [pc, #24]	; (8006d80 <prvSwitchTimerLists+0xc4>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a04      	ldr	r2, [pc, #16]	; (8006d7c <prvSwitchTimerLists+0xc0>)
 8006d6a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006d6c:	4a04      	ldr	r2, [pc, #16]	; (8006d80 <prvSwitchTimerLists+0xc4>)
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	6013      	str	r3, [r2, #0]
}
 8006d72:	bf00      	nop
 8006d74:	3718      	adds	r7, #24
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	20000c7c 	.word	0x20000c7c
 8006d80:	20000c80 	.word	0x20000c80

08006d84 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b082      	sub	sp, #8
 8006d88:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006d8a:	f000 f95f 	bl	800704c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006d8e:	4b15      	ldr	r3, [pc, #84]	; (8006de4 <prvCheckForValidListAndQueue+0x60>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d120      	bne.n	8006dd8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d96:	4814      	ldr	r0, [pc, #80]	; (8006de8 <prvCheckForValidListAndQueue+0x64>)
 8006d98:	f7fd ff28 	bl	8004bec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d9c:	4813      	ldr	r0, [pc, #76]	; (8006dec <prvCheckForValidListAndQueue+0x68>)
 8006d9e:	f7fd ff25 	bl	8004bec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006da2:	4b13      	ldr	r3, [pc, #76]	; (8006df0 <prvCheckForValidListAndQueue+0x6c>)
 8006da4:	4a10      	ldr	r2, [pc, #64]	; (8006de8 <prvCheckForValidListAndQueue+0x64>)
 8006da6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006da8:	4b12      	ldr	r3, [pc, #72]	; (8006df4 <prvCheckForValidListAndQueue+0x70>)
 8006daa:	4a10      	ldr	r2, [pc, #64]	; (8006dec <prvCheckForValidListAndQueue+0x68>)
 8006dac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006dae:	2300      	movs	r3, #0
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	4b11      	ldr	r3, [pc, #68]	; (8006df8 <prvCheckForValidListAndQueue+0x74>)
 8006db4:	4a11      	ldr	r2, [pc, #68]	; (8006dfc <prvCheckForValidListAndQueue+0x78>)
 8006db6:	2110      	movs	r1, #16
 8006db8:	200a      	movs	r0, #10
 8006dba:	f7fe f833 	bl	8004e24 <xQueueGenericCreateStatic>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	4b08      	ldr	r3, [pc, #32]	; (8006de4 <prvCheckForValidListAndQueue+0x60>)
 8006dc2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006dc4:	4b07      	ldr	r3, [pc, #28]	; (8006de4 <prvCheckForValidListAndQueue+0x60>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d005      	beq.n	8006dd8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006dcc:	4b05      	ldr	r3, [pc, #20]	; (8006de4 <prvCheckForValidListAndQueue+0x60>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	490b      	ldr	r1, [pc, #44]	; (8006e00 <prvCheckForValidListAndQueue+0x7c>)
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7fe fd4a 	bl	800586c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006dd8:	f000 f966 	bl	80070a8 <vPortExitCritical>
}
 8006ddc:	bf00      	nop
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop
 8006de4:	20000c84 	.word	0x20000c84
 8006de8:	20000c54 	.word	0x20000c54
 8006dec:	20000c68 	.word	0x20000c68
 8006df0:	20000c7c 	.word	0x20000c7c
 8006df4:	20000c80 	.word	0x20000c80
 8006df8:	20000d30 	.word	0x20000d30
 8006dfc:	20000c90 	.word	0x20000c90
 8006e00:	08007f20 	.word	0x08007f20

08006e04 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	3b04      	subs	r3, #4
 8006e14:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006e1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	3b04      	subs	r3, #4
 8006e22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f023 0201 	bic.w	r2, r3, #1
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	3b04      	subs	r3, #4
 8006e32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e34:	4a0c      	ldr	r2, [pc, #48]	; (8006e68 <pxPortInitialiseStack+0x64>)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	3b14      	subs	r3, #20
 8006e3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	3b04      	subs	r3, #4
 8006e4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f06f 0202 	mvn.w	r2, #2
 8006e52:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	3b20      	subs	r3, #32
 8006e58:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3714      	adds	r7, #20
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr
 8006e68:	08006e6d 	.word	0x08006e6d

08006e6c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e72:	2300      	movs	r3, #0
 8006e74:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e76:	4b11      	ldr	r3, [pc, #68]	; (8006ebc <prvTaskExitError+0x50>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e7e:	d009      	beq.n	8006e94 <prvTaskExitError+0x28>
 8006e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	60fb      	str	r3, [r7, #12]
 8006e92:	e7fe      	b.n	8006e92 <prvTaskExitError+0x26>
 8006e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e98:	f383 8811 	msr	BASEPRI, r3
 8006e9c:	f3bf 8f6f 	isb	sy
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006ea6:	bf00      	nop
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d0fc      	beq.n	8006ea8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006eae:	bf00      	nop
 8006eb0:	3714      	adds	r7, #20
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb8:	4770      	bx	lr
 8006eba:	bf00      	nop
 8006ebc:	2000000c 	.word	0x2000000c

08006ec0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006ec0:	4b07      	ldr	r3, [pc, #28]	; (8006ee0 <pxCurrentTCBConst2>)
 8006ec2:	6819      	ldr	r1, [r3, #0]
 8006ec4:	6808      	ldr	r0, [r1, #0]
 8006ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eca:	f380 8809 	msr	PSP, r0
 8006ece:	f3bf 8f6f 	isb	sy
 8006ed2:	f04f 0000 	mov.w	r0, #0
 8006ed6:	f380 8811 	msr	BASEPRI, r0
 8006eda:	4770      	bx	lr
 8006edc:	f3af 8000 	nop.w

08006ee0 <pxCurrentTCBConst2>:
 8006ee0:	20000754 	.word	0x20000754
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ee4:	bf00      	nop
 8006ee6:	bf00      	nop

08006ee8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006ee8:	4808      	ldr	r0, [pc, #32]	; (8006f0c <prvPortStartFirstTask+0x24>)
 8006eea:	6800      	ldr	r0, [r0, #0]
 8006eec:	6800      	ldr	r0, [r0, #0]
 8006eee:	f380 8808 	msr	MSP, r0
 8006ef2:	f04f 0000 	mov.w	r0, #0
 8006ef6:	f380 8814 	msr	CONTROL, r0
 8006efa:	b662      	cpsie	i
 8006efc:	b661      	cpsie	f
 8006efe:	f3bf 8f4f 	dsb	sy
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	df00      	svc	0
 8006f08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006f0a:	bf00      	nop
 8006f0c:	e000ed08 	.word	0xe000ed08

08006f10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b086      	sub	sp, #24
 8006f14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006f16:	4b44      	ldr	r3, [pc, #272]	; (8007028 <xPortStartScheduler+0x118>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a44      	ldr	r2, [pc, #272]	; (800702c <xPortStartScheduler+0x11c>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d109      	bne.n	8006f34 <xPortStartScheduler+0x24>
 8006f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f24:	f383 8811 	msr	BASEPRI, r3
 8006f28:	f3bf 8f6f 	isb	sy
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	613b      	str	r3, [r7, #16]
 8006f32:	e7fe      	b.n	8006f32 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006f34:	4b3c      	ldr	r3, [pc, #240]	; (8007028 <xPortStartScheduler+0x118>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a3d      	ldr	r2, [pc, #244]	; (8007030 <xPortStartScheduler+0x120>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d109      	bne.n	8006f52 <xPortStartScheduler+0x42>
 8006f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	60fb      	str	r3, [r7, #12]
 8006f50:	e7fe      	b.n	8006f50 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006f52:	4b38      	ldr	r3, [pc, #224]	; (8007034 <xPortStartScheduler+0x124>)
 8006f54:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	b2db      	uxtb	r3, r3
 8006f5c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	22ff      	movs	r2, #255	; 0xff
 8006f62:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006f6c:	78fb      	ldrb	r3, [r7, #3]
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006f74:	b2da      	uxtb	r2, r3
 8006f76:	4b30      	ldr	r3, [pc, #192]	; (8007038 <xPortStartScheduler+0x128>)
 8006f78:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006f7a:	4b30      	ldr	r3, [pc, #192]	; (800703c <xPortStartScheduler+0x12c>)
 8006f7c:	2207      	movs	r2, #7
 8006f7e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f80:	e009      	b.n	8006f96 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8006f82:	4b2e      	ldr	r3, [pc, #184]	; (800703c <xPortStartScheduler+0x12c>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	3b01      	subs	r3, #1
 8006f88:	4a2c      	ldr	r2, [pc, #176]	; (800703c <xPortStartScheduler+0x12c>)
 8006f8a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f8c:	78fb      	ldrb	r3, [r7, #3]
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	005b      	lsls	r3, r3, #1
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f96:	78fb      	ldrb	r3, [r7, #3]
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f9e:	2b80      	cmp	r3, #128	; 0x80
 8006fa0:	d0ef      	beq.n	8006f82 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006fa2:	4b26      	ldr	r3, [pc, #152]	; (800703c <xPortStartScheduler+0x12c>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f1c3 0307 	rsb	r3, r3, #7
 8006faa:	2b04      	cmp	r3, #4
 8006fac:	d009      	beq.n	8006fc2 <xPortStartScheduler+0xb2>
 8006fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb2:	f383 8811 	msr	BASEPRI, r3
 8006fb6:	f3bf 8f6f 	isb	sy
 8006fba:	f3bf 8f4f 	dsb	sy
 8006fbe:	60bb      	str	r3, [r7, #8]
 8006fc0:	e7fe      	b.n	8006fc0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006fc2:	4b1e      	ldr	r3, [pc, #120]	; (800703c <xPortStartScheduler+0x12c>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	021b      	lsls	r3, r3, #8
 8006fc8:	4a1c      	ldr	r2, [pc, #112]	; (800703c <xPortStartScheduler+0x12c>)
 8006fca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006fcc:	4b1b      	ldr	r3, [pc, #108]	; (800703c <xPortStartScheduler+0x12c>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006fd4:	4a19      	ldr	r2, [pc, #100]	; (800703c <xPortStartScheduler+0x12c>)
 8006fd6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	b2da      	uxtb	r2, r3
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006fe0:	4b17      	ldr	r3, [pc, #92]	; (8007040 <xPortStartScheduler+0x130>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a16      	ldr	r2, [pc, #88]	; (8007040 <xPortStartScheduler+0x130>)
 8006fe6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006fea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006fec:	4b14      	ldr	r3, [pc, #80]	; (8007040 <xPortStartScheduler+0x130>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a13      	ldr	r2, [pc, #76]	; (8007040 <xPortStartScheduler+0x130>)
 8006ff2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006ff6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006ff8:	f000 f8d6 	bl	80071a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006ffc:	4b11      	ldr	r3, [pc, #68]	; (8007044 <xPortStartScheduler+0x134>)
 8006ffe:	2200      	movs	r2, #0
 8007000:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007002:	f000 f8f5 	bl	80071f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007006:	4b10      	ldr	r3, [pc, #64]	; (8007048 <xPortStartScheduler+0x138>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a0f      	ldr	r2, [pc, #60]	; (8007048 <xPortStartScheduler+0x138>)
 800700c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007010:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007012:	f7ff ff69 	bl	8006ee8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007016:	f7ff f85b 	bl	80060d0 <vTaskSwitchContext>
	prvTaskExitError();
 800701a:	f7ff ff27 	bl	8006e6c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	e000ed00 	.word	0xe000ed00
 800702c:	410fc271 	.word	0x410fc271
 8007030:	410fc270 	.word	0x410fc270
 8007034:	e000e400 	.word	0xe000e400
 8007038:	20000d80 	.word	0x20000d80
 800703c:	20000d84 	.word	0x20000d84
 8007040:	e000ed20 	.word	0xe000ed20
 8007044:	2000000c 	.word	0x2000000c
 8007048:	e000ef34 	.word	0xe000ef34

0800704c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800704c:	b480      	push	{r7}
 800704e:	b083      	sub	sp, #12
 8007050:	af00      	add	r7, sp, #0
 8007052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007056:	f383 8811 	msr	BASEPRI, r3
 800705a:	f3bf 8f6f 	isb	sy
 800705e:	f3bf 8f4f 	dsb	sy
 8007062:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007064:	4b0e      	ldr	r3, [pc, #56]	; (80070a0 <vPortEnterCritical+0x54>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	3301      	adds	r3, #1
 800706a:	4a0d      	ldr	r2, [pc, #52]	; (80070a0 <vPortEnterCritical+0x54>)
 800706c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800706e:	4b0c      	ldr	r3, [pc, #48]	; (80070a0 <vPortEnterCritical+0x54>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	2b01      	cmp	r3, #1
 8007074:	d10e      	bne.n	8007094 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007076:	4b0b      	ldr	r3, [pc, #44]	; (80070a4 <vPortEnterCritical+0x58>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	b2db      	uxtb	r3, r3
 800707c:	2b00      	cmp	r3, #0
 800707e:	d009      	beq.n	8007094 <vPortEnterCritical+0x48>
 8007080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007084:	f383 8811 	msr	BASEPRI, r3
 8007088:	f3bf 8f6f 	isb	sy
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	603b      	str	r3, [r7, #0]
 8007092:	e7fe      	b.n	8007092 <vPortEnterCritical+0x46>
	}
}
 8007094:	bf00      	nop
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	2000000c 	.word	0x2000000c
 80070a4:	e000ed04 	.word	0xe000ed04

080070a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80070ae:	4b11      	ldr	r3, [pc, #68]	; (80070f4 <vPortExitCritical+0x4c>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d109      	bne.n	80070ca <vPortExitCritical+0x22>
 80070b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ba:	f383 8811 	msr	BASEPRI, r3
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	f3bf 8f4f 	dsb	sy
 80070c6:	607b      	str	r3, [r7, #4]
 80070c8:	e7fe      	b.n	80070c8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80070ca:	4b0a      	ldr	r3, [pc, #40]	; (80070f4 <vPortExitCritical+0x4c>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	4a08      	ldr	r2, [pc, #32]	; (80070f4 <vPortExitCritical+0x4c>)
 80070d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80070d4:	4b07      	ldr	r3, [pc, #28]	; (80070f4 <vPortExitCritical+0x4c>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d104      	bne.n	80070e6 <vPortExitCritical+0x3e>
 80070dc:	2300      	movs	r3, #0
 80070de:	603b      	str	r3, [r7, #0]
	__asm volatile
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80070e6:	bf00      	nop
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	2000000c 	.word	0x2000000c
	...

08007100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007100:	f3ef 8009 	mrs	r0, PSP
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	4b15      	ldr	r3, [pc, #84]	; (8007160 <pxCurrentTCBConst>)
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	f01e 0f10 	tst.w	lr, #16
 8007110:	bf08      	it	eq
 8007112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800711a:	6010      	str	r0, [r2, #0]
 800711c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007120:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007124:	f380 8811 	msr	BASEPRI, r0
 8007128:	f3bf 8f4f 	dsb	sy
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	f7fe ffce 	bl	80060d0 <vTaskSwitchContext>
 8007134:	f04f 0000 	mov.w	r0, #0
 8007138:	f380 8811 	msr	BASEPRI, r0
 800713c:	bc09      	pop	{r0, r3}
 800713e:	6819      	ldr	r1, [r3, #0]
 8007140:	6808      	ldr	r0, [r1, #0]
 8007142:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007146:	f01e 0f10 	tst.w	lr, #16
 800714a:	bf08      	it	eq
 800714c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007150:	f380 8809 	msr	PSP, r0
 8007154:	f3bf 8f6f 	isb	sy
 8007158:	4770      	bx	lr
 800715a:	bf00      	nop
 800715c:	f3af 8000 	nop.w

08007160 <pxCurrentTCBConst>:
 8007160:	20000754 	.word	0x20000754
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007164:	bf00      	nop
 8007166:	bf00      	nop

08007168 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b082      	sub	sp, #8
 800716c:	af00      	add	r7, sp, #0
	__asm volatile
 800716e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007172:	f383 8811 	msr	BASEPRI, r3
 8007176:	f3bf 8f6f 	isb	sy
 800717a:	f3bf 8f4f 	dsb	sy
 800717e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007180:	f7fe feee 	bl	8005f60 <xTaskIncrementTick>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d003      	beq.n	8007192 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800718a:	4b06      	ldr	r3, [pc, #24]	; (80071a4 <SysTick_Handler+0x3c>)
 800718c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007190:	601a      	str	r2, [r3, #0]
 8007192:	2300      	movs	r3, #0
 8007194:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800719c:	bf00      	nop
 800719e:	3708      	adds	r7, #8
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	e000ed04 	.word	0xe000ed04

080071a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80071a8:	b480      	push	{r7}
 80071aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80071ac:	4b0b      	ldr	r3, [pc, #44]	; (80071dc <vPortSetupTimerInterrupt+0x34>)
 80071ae:	2200      	movs	r2, #0
 80071b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80071b2:	4b0b      	ldr	r3, [pc, #44]	; (80071e0 <vPortSetupTimerInterrupt+0x38>)
 80071b4:	2200      	movs	r2, #0
 80071b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80071b8:	4b0a      	ldr	r3, [pc, #40]	; (80071e4 <vPortSetupTimerInterrupt+0x3c>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a0a      	ldr	r2, [pc, #40]	; (80071e8 <vPortSetupTimerInterrupt+0x40>)
 80071be:	fba2 2303 	umull	r2, r3, r2, r3
 80071c2:	099b      	lsrs	r3, r3, #6
 80071c4:	4a09      	ldr	r2, [pc, #36]	; (80071ec <vPortSetupTimerInterrupt+0x44>)
 80071c6:	3b01      	subs	r3, #1
 80071c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80071ca:	4b04      	ldr	r3, [pc, #16]	; (80071dc <vPortSetupTimerInterrupt+0x34>)
 80071cc:	2207      	movs	r2, #7
 80071ce:	601a      	str	r2, [r3, #0]
}
 80071d0:	bf00      	nop
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	e000e010 	.word	0xe000e010
 80071e0:	e000e018 	.word	0xe000e018
 80071e4:	20000000 	.word	0x20000000
 80071e8:	10624dd3 	.word	0x10624dd3
 80071ec:	e000e014 	.word	0xe000e014

080071f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80071f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007200 <vPortEnableVFP+0x10>
 80071f4:	6801      	ldr	r1, [r0, #0]
 80071f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80071fa:	6001      	str	r1, [r0, #0]
 80071fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80071fe:	bf00      	nop
 8007200:	e000ed88 	.word	0xe000ed88

08007204 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800720a:	f3ef 8305 	mrs	r3, IPSR
 800720e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2b0f      	cmp	r3, #15
 8007214:	d913      	bls.n	800723e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007216:	4a16      	ldr	r2, [pc, #88]	; (8007270 <vPortValidateInterruptPriority+0x6c>)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	4413      	add	r3, r2
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007220:	4b14      	ldr	r3, [pc, #80]	; (8007274 <vPortValidateInterruptPriority+0x70>)
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	7afa      	ldrb	r2, [r7, #11]
 8007226:	429a      	cmp	r2, r3
 8007228:	d209      	bcs.n	800723e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800722a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800722e:	f383 8811 	msr	BASEPRI, r3
 8007232:	f3bf 8f6f 	isb	sy
 8007236:	f3bf 8f4f 	dsb	sy
 800723a:	607b      	str	r3, [r7, #4]
 800723c:	e7fe      	b.n	800723c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800723e:	4b0e      	ldr	r3, [pc, #56]	; (8007278 <vPortValidateInterruptPriority+0x74>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007246:	4b0d      	ldr	r3, [pc, #52]	; (800727c <vPortValidateInterruptPriority+0x78>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	429a      	cmp	r2, r3
 800724c:	d909      	bls.n	8007262 <vPortValidateInterruptPriority+0x5e>
 800724e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007252:	f383 8811 	msr	BASEPRI, r3
 8007256:	f3bf 8f6f 	isb	sy
 800725a:	f3bf 8f4f 	dsb	sy
 800725e:	603b      	str	r3, [r7, #0]
 8007260:	e7fe      	b.n	8007260 <vPortValidateInterruptPriority+0x5c>
	}
 8007262:	bf00      	nop
 8007264:	3714      	adds	r7, #20
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	e000e3f0 	.word	0xe000e3f0
 8007274:	20000d80 	.word	0x20000d80
 8007278:	e000ed0c 	.word	0xe000ed0c
 800727c:	20000d84 	.word	0x20000d84

08007280 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b08a      	sub	sp, #40	; 0x28
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007288:	2300      	movs	r3, #0
 800728a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800728c:	f7fe fdae 	bl	8005dec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007290:	4b57      	ldr	r3, [pc, #348]	; (80073f0 <pvPortMalloc+0x170>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007298:	f000 f90c 	bl	80074b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800729c:	4b55      	ldr	r3, [pc, #340]	; (80073f4 <pvPortMalloc+0x174>)
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4013      	ands	r3, r2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f040 808c 	bne.w	80073c2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d01c      	beq.n	80072ea <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80072b0:	2208      	movs	r2, #8
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4413      	add	r3, r2
 80072b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f003 0307 	and.w	r3, r3, #7
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d013      	beq.n	80072ea <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f023 0307 	bic.w	r3, r3, #7
 80072c8:	3308      	adds	r3, #8
 80072ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f003 0307 	and.w	r3, r3, #7
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d009      	beq.n	80072ea <pvPortMalloc+0x6a>
 80072d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072da:	f383 8811 	msr	BASEPRI, r3
 80072de:	f3bf 8f6f 	isb	sy
 80072e2:	f3bf 8f4f 	dsb	sy
 80072e6:	617b      	str	r3, [r7, #20]
 80072e8:	e7fe      	b.n	80072e8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d068      	beq.n	80073c2 <pvPortMalloc+0x142>
 80072f0:	4b41      	ldr	r3, [pc, #260]	; (80073f8 <pvPortMalloc+0x178>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d863      	bhi.n	80073c2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80072fa:	4b40      	ldr	r3, [pc, #256]	; (80073fc <pvPortMalloc+0x17c>)
 80072fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80072fe:	4b3f      	ldr	r3, [pc, #252]	; (80073fc <pvPortMalloc+0x17c>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007304:	e004      	b.n	8007310 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8007306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007308:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800730a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	429a      	cmp	r2, r3
 8007318:	d903      	bls.n	8007322 <pvPortMalloc+0xa2>
 800731a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1f1      	bne.n	8007306 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007322:	4b33      	ldr	r3, [pc, #204]	; (80073f0 <pvPortMalloc+0x170>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007328:	429a      	cmp	r2, r3
 800732a:	d04a      	beq.n	80073c2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2208      	movs	r2, #8
 8007332:	4413      	add	r3, r2
 8007334:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	6a3b      	ldr	r3, [r7, #32]
 800733c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800733e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007340:	685a      	ldr	r2, [r3, #4]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	1ad2      	subs	r2, r2, r3
 8007346:	2308      	movs	r3, #8
 8007348:	005b      	lsls	r3, r3, #1
 800734a:	429a      	cmp	r2, r3
 800734c:	d91e      	bls.n	800738c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800734e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4413      	add	r3, r2
 8007354:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	f003 0307 	and.w	r3, r3, #7
 800735c:	2b00      	cmp	r3, #0
 800735e:	d009      	beq.n	8007374 <pvPortMalloc+0xf4>
 8007360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	613b      	str	r3, [r7, #16]
 8007372:	e7fe      	b.n	8007372 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007376:	685a      	ldr	r2, [r3, #4]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	1ad2      	subs	r2, r2, r3
 800737c:	69bb      	ldr	r3, [r7, #24]
 800737e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007386:	69b8      	ldr	r0, [r7, #24]
 8007388:	f000 f8f6 	bl	8007578 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800738c:	4b1a      	ldr	r3, [pc, #104]	; (80073f8 <pvPortMalloc+0x178>)
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	4a18      	ldr	r2, [pc, #96]	; (80073f8 <pvPortMalloc+0x178>)
 8007398:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800739a:	4b17      	ldr	r3, [pc, #92]	; (80073f8 <pvPortMalloc+0x178>)
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	4b18      	ldr	r3, [pc, #96]	; (8007400 <pvPortMalloc+0x180>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d203      	bcs.n	80073ae <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80073a6:	4b14      	ldr	r3, [pc, #80]	; (80073f8 <pvPortMalloc+0x178>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a15      	ldr	r2, [pc, #84]	; (8007400 <pvPortMalloc+0x180>)
 80073ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80073ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	4b10      	ldr	r3, [pc, #64]	; (80073f4 <pvPortMalloc+0x174>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	431a      	orrs	r2, r3
 80073b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80073bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073be:	2200      	movs	r2, #0
 80073c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80073c2:	f7fe fd21 	bl	8005e08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	f003 0307 	and.w	r3, r3, #7
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d009      	beq.n	80073e4 <pvPortMalloc+0x164>
 80073d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d4:	f383 8811 	msr	BASEPRI, r3
 80073d8:	f3bf 8f6f 	isb	sy
 80073dc:	f3bf 8f4f 	dsb	sy
 80073e0:	60fb      	str	r3, [r7, #12]
 80073e2:	e7fe      	b.n	80073e2 <pvPortMalloc+0x162>
	return pvReturn;
 80073e4:	69fb      	ldr	r3, [r7, #28]
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3728      	adds	r7, #40	; 0x28
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	200030b8 	.word	0x200030b8
 80073f4:	200030c4 	.word	0x200030c4
 80073f8:	200030bc 	.word	0x200030bc
 80073fc:	200030b0 	.word	0x200030b0
 8007400:	200030c0 	.word	0x200030c0

08007404 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b086      	sub	sp, #24
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d046      	beq.n	80074a4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007416:	2308      	movs	r3, #8
 8007418:	425b      	negs	r3, r3
 800741a:	697a      	ldr	r2, [r7, #20]
 800741c:	4413      	add	r3, r2
 800741e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	685a      	ldr	r2, [r3, #4]
 8007428:	4b20      	ldr	r3, [pc, #128]	; (80074ac <vPortFree+0xa8>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4013      	ands	r3, r2
 800742e:	2b00      	cmp	r3, #0
 8007430:	d109      	bne.n	8007446 <vPortFree+0x42>
 8007432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007436:	f383 8811 	msr	BASEPRI, r3
 800743a:	f3bf 8f6f 	isb	sy
 800743e:	f3bf 8f4f 	dsb	sy
 8007442:	60fb      	str	r3, [r7, #12]
 8007444:	e7fe      	b.n	8007444 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d009      	beq.n	8007462 <vPortFree+0x5e>
 800744e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007452:	f383 8811 	msr	BASEPRI, r3
 8007456:	f3bf 8f6f 	isb	sy
 800745a:	f3bf 8f4f 	dsb	sy
 800745e:	60bb      	str	r3, [r7, #8]
 8007460:	e7fe      	b.n	8007460 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	685a      	ldr	r2, [r3, #4]
 8007466:	4b11      	ldr	r3, [pc, #68]	; (80074ac <vPortFree+0xa8>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4013      	ands	r3, r2
 800746c:	2b00      	cmp	r3, #0
 800746e:	d019      	beq.n	80074a4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d115      	bne.n	80074a4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	685a      	ldr	r2, [r3, #4]
 800747c:	4b0b      	ldr	r3, [pc, #44]	; (80074ac <vPortFree+0xa8>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	43db      	mvns	r3, r3
 8007482:	401a      	ands	r2, r3
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007488:	f7fe fcb0 	bl	8005dec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	4b07      	ldr	r3, [pc, #28]	; (80074b0 <vPortFree+0xac>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4413      	add	r3, r2
 8007496:	4a06      	ldr	r2, [pc, #24]	; (80074b0 <vPortFree+0xac>)
 8007498:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800749a:	6938      	ldr	r0, [r7, #16]
 800749c:	f000 f86c 	bl	8007578 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80074a0:	f7fe fcb2 	bl	8005e08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80074a4:	bf00      	nop
 80074a6:	3718      	adds	r7, #24
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}
 80074ac:	200030c4 	.word	0x200030c4
 80074b0:	200030bc 	.word	0x200030bc

080074b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80074ba:	f242 3328 	movw	r3, #9000	; 0x2328
 80074be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80074c0:	4b27      	ldr	r3, [pc, #156]	; (8007560 <prvHeapInit+0xac>)
 80074c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f003 0307 	and.w	r3, r3, #7
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00c      	beq.n	80074e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	3307      	adds	r3, #7
 80074d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f023 0307 	bic.w	r3, r3, #7
 80074da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	1ad3      	subs	r3, r2, r3
 80074e2:	4a1f      	ldr	r2, [pc, #124]	; (8007560 <prvHeapInit+0xac>)
 80074e4:	4413      	add	r3, r2
 80074e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80074ec:	4a1d      	ldr	r2, [pc, #116]	; (8007564 <prvHeapInit+0xb0>)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80074f2:	4b1c      	ldr	r3, [pc, #112]	; (8007564 <prvHeapInit+0xb0>)
 80074f4:	2200      	movs	r2, #0
 80074f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	68ba      	ldr	r2, [r7, #8]
 80074fc:	4413      	add	r3, r2
 80074fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007500:	2208      	movs	r2, #8
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	1a9b      	subs	r3, r3, r2
 8007506:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f023 0307 	bic.w	r3, r3, #7
 800750e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4a15      	ldr	r2, [pc, #84]	; (8007568 <prvHeapInit+0xb4>)
 8007514:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007516:	4b14      	ldr	r3, [pc, #80]	; (8007568 <prvHeapInit+0xb4>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2200      	movs	r2, #0
 800751c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800751e:	4b12      	ldr	r3, [pc, #72]	; (8007568 <prvHeapInit+0xb4>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2200      	movs	r2, #0
 8007524:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	1ad2      	subs	r2, r2, r3
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007534:	4b0c      	ldr	r3, [pc, #48]	; (8007568 <prvHeapInit+0xb4>)
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	4a0a      	ldr	r2, [pc, #40]	; (800756c <prvHeapInit+0xb8>)
 8007542:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	4a09      	ldr	r2, [pc, #36]	; (8007570 <prvHeapInit+0xbc>)
 800754a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800754c:	4b09      	ldr	r3, [pc, #36]	; (8007574 <prvHeapInit+0xc0>)
 800754e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007552:	601a      	str	r2, [r3, #0]
}
 8007554:	bf00      	nop
 8007556:	3714      	adds	r7, #20
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr
 8007560:	20000d88 	.word	0x20000d88
 8007564:	200030b0 	.word	0x200030b0
 8007568:	200030b8 	.word	0x200030b8
 800756c:	200030c0 	.word	0x200030c0
 8007570:	200030bc 	.word	0x200030bc
 8007574:	200030c4 	.word	0x200030c4

08007578 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007578:	b480      	push	{r7}
 800757a:	b085      	sub	sp, #20
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007580:	4b28      	ldr	r3, [pc, #160]	; (8007624 <prvInsertBlockIntoFreeList+0xac>)
 8007582:	60fb      	str	r3, [r7, #12]
 8007584:	e002      	b.n	800758c <prvInsertBlockIntoFreeList+0x14>
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	60fb      	str	r3, [r7, #12]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	687a      	ldr	r2, [r7, #4]
 8007592:	429a      	cmp	r2, r3
 8007594:	d8f7      	bhi.n	8007586 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	68ba      	ldr	r2, [r7, #8]
 80075a0:	4413      	add	r3, r2
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d108      	bne.n	80075ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	685a      	ldr	r2, [r3, #4]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	441a      	add	r2, r3
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	68ba      	ldr	r2, [r7, #8]
 80075c4:	441a      	add	r2, r3
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	429a      	cmp	r2, r3
 80075cc:	d118      	bne.n	8007600 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	4b15      	ldr	r3, [pc, #84]	; (8007628 <prvInsertBlockIntoFreeList+0xb0>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d00d      	beq.n	80075f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	685a      	ldr	r2, [r3, #4]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	441a      	add	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	601a      	str	r2, [r3, #0]
 80075f4:	e008      	b.n	8007608 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80075f6:	4b0c      	ldr	r3, [pc, #48]	; (8007628 <prvInsertBlockIntoFreeList+0xb0>)
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	601a      	str	r2, [r3, #0]
 80075fe:	e003      	b.n	8007608 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	429a      	cmp	r2, r3
 800760e:	d002      	beq.n	8007616 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007616:	bf00      	nop
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	200030b0 	.word	0x200030b0
 8007628:	200030b8 	.word	0x200030b8

0800762c <__errno>:
 800762c:	4b01      	ldr	r3, [pc, #4]	; (8007634 <__errno+0x8>)
 800762e:	6818      	ldr	r0, [r3, #0]
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	20000010 	.word	0x20000010

08007638 <__libc_init_array>:
 8007638:	b570      	push	{r4, r5, r6, lr}
 800763a:	4e0d      	ldr	r6, [pc, #52]	; (8007670 <__libc_init_array+0x38>)
 800763c:	4c0d      	ldr	r4, [pc, #52]	; (8007674 <__libc_init_array+0x3c>)
 800763e:	1ba4      	subs	r4, r4, r6
 8007640:	10a4      	asrs	r4, r4, #2
 8007642:	2500      	movs	r5, #0
 8007644:	42a5      	cmp	r5, r4
 8007646:	d109      	bne.n	800765c <__libc_init_array+0x24>
 8007648:	4e0b      	ldr	r6, [pc, #44]	; (8007678 <__libc_init_array+0x40>)
 800764a:	4c0c      	ldr	r4, [pc, #48]	; (800767c <__libc_init_array+0x44>)
 800764c:	f000 fc28 	bl	8007ea0 <_init>
 8007650:	1ba4      	subs	r4, r4, r6
 8007652:	10a4      	asrs	r4, r4, #2
 8007654:	2500      	movs	r5, #0
 8007656:	42a5      	cmp	r5, r4
 8007658:	d105      	bne.n	8007666 <__libc_init_array+0x2e>
 800765a:	bd70      	pop	{r4, r5, r6, pc}
 800765c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007660:	4798      	blx	r3
 8007662:	3501      	adds	r5, #1
 8007664:	e7ee      	b.n	8007644 <__libc_init_array+0xc>
 8007666:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800766a:	4798      	blx	r3
 800766c:	3501      	adds	r5, #1
 800766e:	e7f2      	b.n	8007656 <__libc_init_array+0x1e>
 8007670:	08008014 	.word	0x08008014
 8007674:	08008014 	.word	0x08008014
 8007678:	08008014 	.word	0x08008014
 800767c:	08008018 	.word	0x08008018

08007680 <memcpy>:
 8007680:	b510      	push	{r4, lr}
 8007682:	1e43      	subs	r3, r0, #1
 8007684:	440a      	add	r2, r1
 8007686:	4291      	cmp	r1, r2
 8007688:	d100      	bne.n	800768c <memcpy+0xc>
 800768a:	bd10      	pop	{r4, pc}
 800768c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007690:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007694:	e7f7      	b.n	8007686 <memcpy+0x6>

08007696 <memset>:
 8007696:	4402      	add	r2, r0
 8007698:	4603      	mov	r3, r0
 800769a:	4293      	cmp	r3, r2
 800769c:	d100      	bne.n	80076a0 <memset+0xa>
 800769e:	4770      	bx	lr
 80076a0:	f803 1b01 	strb.w	r1, [r3], #1
 80076a4:	e7f9      	b.n	800769a <memset+0x4>
	...

080076a8 <siprintf>:
 80076a8:	b40e      	push	{r1, r2, r3}
 80076aa:	b500      	push	{lr}
 80076ac:	b09c      	sub	sp, #112	; 0x70
 80076ae:	ab1d      	add	r3, sp, #116	; 0x74
 80076b0:	9002      	str	r0, [sp, #8]
 80076b2:	9006      	str	r0, [sp, #24]
 80076b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80076b8:	4809      	ldr	r0, [pc, #36]	; (80076e0 <siprintf+0x38>)
 80076ba:	9107      	str	r1, [sp, #28]
 80076bc:	9104      	str	r1, [sp, #16]
 80076be:	4909      	ldr	r1, [pc, #36]	; (80076e4 <siprintf+0x3c>)
 80076c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80076c4:	9105      	str	r1, [sp, #20]
 80076c6:	6800      	ldr	r0, [r0, #0]
 80076c8:	9301      	str	r3, [sp, #4]
 80076ca:	a902      	add	r1, sp, #8
 80076cc:	f000 f866 	bl	800779c <_svfiprintf_r>
 80076d0:	9b02      	ldr	r3, [sp, #8]
 80076d2:	2200      	movs	r2, #0
 80076d4:	701a      	strb	r2, [r3, #0]
 80076d6:	b01c      	add	sp, #112	; 0x70
 80076d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80076dc:	b003      	add	sp, #12
 80076de:	4770      	bx	lr
 80076e0:	20000010 	.word	0x20000010
 80076e4:	ffff0208 	.word	0xffff0208

080076e8 <__ssputs_r>:
 80076e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076ec:	688e      	ldr	r6, [r1, #8]
 80076ee:	429e      	cmp	r6, r3
 80076f0:	4682      	mov	sl, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	4690      	mov	r8, r2
 80076f6:	4699      	mov	r9, r3
 80076f8:	d837      	bhi.n	800776a <__ssputs_r+0x82>
 80076fa:	898a      	ldrh	r2, [r1, #12]
 80076fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007700:	d031      	beq.n	8007766 <__ssputs_r+0x7e>
 8007702:	6825      	ldr	r5, [r4, #0]
 8007704:	6909      	ldr	r1, [r1, #16]
 8007706:	1a6f      	subs	r7, r5, r1
 8007708:	6965      	ldr	r5, [r4, #20]
 800770a:	2302      	movs	r3, #2
 800770c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007710:	fb95 f5f3 	sdiv	r5, r5, r3
 8007714:	f109 0301 	add.w	r3, r9, #1
 8007718:	443b      	add	r3, r7
 800771a:	429d      	cmp	r5, r3
 800771c:	bf38      	it	cc
 800771e:	461d      	movcc	r5, r3
 8007720:	0553      	lsls	r3, r2, #21
 8007722:	d530      	bpl.n	8007786 <__ssputs_r+0x9e>
 8007724:	4629      	mov	r1, r5
 8007726:	f000 fb21 	bl	8007d6c <_malloc_r>
 800772a:	4606      	mov	r6, r0
 800772c:	b950      	cbnz	r0, 8007744 <__ssputs_r+0x5c>
 800772e:	230c      	movs	r3, #12
 8007730:	f8ca 3000 	str.w	r3, [sl]
 8007734:	89a3      	ldrh	r3, [r4, #12]
 8007736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800773a:	81a3      	strh	r3, [r4, #12]
 800773c:	f04f 30ff 	mov.w	r0, #4294967295
 8007740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007744:	463a      	mov	r2, r7
 8007746:	6921      	ldr	r1, [r4, #16]
 8007748:	f7ff ff9a 	bl	8007680 <memcpy>
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007756:	81a3      	strh	r3, [r4, #12]
 8007758:	6126      	str	r6, [r4, #16]
 800775a:	6165      	str	r5, [r4, #20]
 800775c:	443e      	add	r6, r7
 800775e:	1bed      	subs	r5, r5, r7
 8007760:	6026      	str	r6, [r4, #0]
 8007762:	60a5      	str	r5, [r4, #8]
 8007764:	464e      	mov	r6, r9
 8007766:	454e      	cmp	r6, r9
 8007768:	d900      	bls.n	800776c <__ssputs_r+0x84>
 800776a:	464e      	mov	r6, r9
 800776c:	4632      	mov	r2, r6
 800776e:	4641      	mov	r1, r8
 8007770:	6820      	ldr	r0, [r4, #0]
 8007772:	f000 fa93 	bl	8007c9c <memmove>
 8007776:	68a3      	ldr	r3, [r4, #8]
 8007778:	1b9b      	subs	r3, r3, r6
 800777a:	60a3      	str	r3, [r4, #8]
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	441e      	add	r6, r3
 8007780:	6026      	str	r6, [r4, #0]
 8007782:	2000      	movs	r0, #0
 8007784:	e7dc      	b.n	8007740 <__ssputs_r+0x58>
 8007786:	462a      	mov	r2, r5
 8007788:	f000 fb4a 	bl	8007e20 <_realloc_r>
 800778c:	4606      	mov	r6, r0
 800778e:	2800      	cmp	r0, #0
 8007790:	d1e2      	bne.n	8007758 <__ssputs_r+0x70>
 8007792:	6921      	ldr	r1, [r4, #16]
 8007794:	4650      	mov	r0, sl
 8007796:	f000 fa9b 	bl	8007cd0 <_free_r>
 800779a:	e7c8      	b.n	800772e <__ssputs_r+0x46>

0800779c <_svfiprintf_r>:
 800779c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a0:	461d      	mov	r5, r3
 80077a2:	898b      	ldrh	r3, [r1, #12]
 80077a4:	061f      	lsls	r7, r3, #24
 80077a6:	b09d      	sub	sp, #116	; 0x74
 80077a8:	4680      	mov	r8, r0
 80077aa:	460c      	mov	r4, r1
 80077ac:	4616      	mov	r6, r2
 80077ae:	d50f      	bpl.n	80077d0 <_svfiprintf_r+0x34>
 80077b0:	690b      	ldr	r3, [r1, #16]
 80077b2:	b96b      	cbnz	r3, 80077d0 <_svfiprintf_r+0x34>
 80077b4:	2140      	movs	r1, #64	; 0x40
 80077b6:	f000 fad9 	bl	8007d6c <_malloc_r>
 80077ba:	6020      	str	r0, [r4, #0]
 80077bc:	6120      	str	r0, [r4, #16]
 80077be:	b928      	cbnz	r0, 80077cc <_svfiprintf_r+0x30>
 80077c0:	230c      	movs	r3, #12
 80077c2:	f8c8 3000 	str.w	r3, [r8]
 80077c6:	f04f 30ff 	mov.w	r0, #4294967295
 80077ca:	e0c8      	b.n	800795e <_svfiprintf_r+0x1c2>
 80077cc:	2340      	movs	r3, #64	; 0x40
 80077ce:	6163      	str	r3, [r4, #20]
 80077d0:	2300      	movs	r3, #0
 80077d2:	9309      	str	r3, [sp, #36]	; 0x24
 80077d4:	2320      	movs	r3, #32
 80077d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80077da:	2330      	movs	r3, #48	; 0x30
 80077dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80077e0:	9503      	str	r5, [sp, #12]
 80077e2:	f04f 0b01 	mov.w	fp, #1
 80077e6:	4637      	mov	r7, r6
 80077e8:	463d      	mov	r5, r7
 80077ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80077ee:	b10b      	cbz	r3, 80077f4 <_svfiprintf_r+0x58>
 80077f0:	2b25      	cmp	r3, #37	; 0x25
 80077f2:	d13e      	bne.n	8007872 <_svfiprintf_r+0xd6>
 80077f4:	ebb7 0a06 	subs.w	sl, r7, r6
 80077f8:	d00b      	beq.n	8007812 <_svfiprintf_r+0x76>
 80077fa:	4653      	mov	r3, sl
 80077fc:	4632      	mov	r2, r6
 80077fe:	4621      	mov	r1, r4
 8007800:	4640      	mov	r0, r8
 8007802:	f7ff ff71 	bl	80076e8 <__ssputs_r>
 8007806:	3001      	adds	r0, #1
 8007808:	f000 80a4 	beq.w	8007954 <_svfiprintf_r+0x1b8>
 800780c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800780e:	4453      	add	r3, sl
 8007810:	9309      	str	r3, [sp, #36]	; 0x24
 8007812:	783b      	ldrb	r3, [r7, #0]
 8007814:	2b00      	cmp	r3, #0
 8007816:	f000 809d 	beq.w	8007954 <_svfiprintf_r+0x1b8>
 800781a:	2300      	movs	r3, #0
 800781c:	f04f 32ff 	mov.w	r2, #4294967295
 8007820:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007824:	9304      	str	r3, [sp, #16]
 8007826:	9307      	str	r3, [sp, #28]
 8007828:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800782c:	931a      	str	r3, [sp, #104]	; 0x68
 800782e:	462f      	mov	r7, r5
 8007830:	2205      	movs	r2, #5
 8007832:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007836:	4850      	ldr	r0, [pc, #320]	; (8007978 <_svfiprintf_r+0x1dc>)
 8007838:	f7f8 fcd2 	bl	80001e0 <memchr>
 800783c:	9b04      	ldr	r3, [sp, #16]
 800783e:	b9d0      	cbnz	r0, 8007876 <_svfiprintf_r+0xda>
 8007840:	06d9      	lsls	r1, r3, #27
 8007842:	bf44      	itt	mi
 8007844:	2220      	movmi	r2, #32
 8007846:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800784a:	071a      	lsls	r2, r3, #28
 800784c:	bf44      	itt	mi
 800784e:	222b      	movmi	r2, #43	; 0x2b
 8007850:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007854:	782a      	ldrb	r2, [r5, #0]
 8007856:	2a2a      	cmp	r2, #42	; 0x2a
 8007858:	d015      	beq.n	8007886 <_svfiprintf_r+0xea>
 800785a:	9a07      	ldr	r2, [sp, #28]
 800785c:	462f      	mov	r7, r5
 800785e:	2000      	movs	r0, #0
 8007860:	250a      	movs	r5, #10
 8007862:	4639      	mov	r1, r7
 8007864:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007868:	3b30      	subs	r3, #48	; 0x30
 800786a:	2b09      	cmp	r3, #9
 800786c:	d94d      	bls.n	800790a <_svfiprintf_r+0x16e>
 800786e:	b1b8      	cbz	r0, 80078a0 <_svfiprintf_r+0x104>
 8007870:	e00f      	b.n	8007892 <_svfiprintf_r+0xf6>
 8007872:	462f      	mov	r7, r5
 8007874:	e7b8      	b.n	80077e8 <_svfiprintf_r+0x4c>
 8007876:	4a40      	ldr	r2, [pc, #256]	; (8007978 <_svfiprintf_r+0x1dc>)
 8007878:	1a80      	subs	r0, r0, r2
 800787a:	fa0b f000 	lsl.w	r0, fp, r0
 800787e:	4318      	orrs	r0, r3
 8007880:	9004      	str	r0, [sp, #16]
 8007882:	463d      	mov	r5, r7
 8007884:	e7d3      	b.n	800782e <_svfiprintf_r+0x92>
 8007886:	9a03      	ldr	r2, [sp, #12]
 8007888:	1d11      	adds	r1, r2, #4
 800788a:	6812      	ldr	r2, [r2, #0]
 800788c:	9103      	str	r1, [sp, #12]
 800788e:	2a00      	cmp	r2, #0
 8007890:	db01      	blt.n	8007896 <_svfiprintf_r+0xfa>
 8007892:	9207      	str	r2, [sp, #28]
 8007894:	e004      	b.n	80078a0 <_svfiprintf_r+0x104>
 8007896:	4252      	negs	r2, r2
 8007898:	f043 0302 	orr.w	r3, r3, #2
 800789c:	9207      	str	r2, [sp, #28]
 800789e:	9304      	str	r3, [sp, #16]
 80078a0:	783b      	ldrb	r3, [r7, #0]
 80078a2:	2b2e      	cmp	r3, #46	; 0x2e
 80078a4:	d10c      	bne.n	80078c0 <_svfiprintf_r+0x124>
 80078a6:	787b      	ldrb	r3, [r7, #1]
 80078a8:	2b2a      	cmp	r3, #42	; 0x2a
 80078aa:	d133      	bne.n	8007914 <_svfiprintf_r+0x178>
 80078ac:	9b03      	ldr	r3, [sp, #12]
 80078ae:	1d1a      	adds	r2, r3, #4
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	9203      	str	r2, [sp, #12]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	bfb8      	it	lt
 80078b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80078bc:	3702      	adds	r7, #2
 80078be:	9305      	str	r3, [sp, #20]
 80078c0:	4d2e      	ldr	r5, [pc, #184]	; (800797c <_svfiprintf_r+0x1e0>)
 80078c2:	7839      	ldrb	r1, [r7, #0]
 80078c4:	2203      	movs	r2, #3
 80078c6:	4628      	mov	r0, r5
 80078c8:	f7f8 fc8a 	bl	80001e0 <memchr>
 80078cc:	b138      	cbz	r0, 80078de <_svfiprintf_r+0x142>
 80078ce:	2340      	movs	r3, #64	; 0x40
 80078d0:	1b40      	subs	r0, r0, r5
 80078d2:	fa03 f000 	lsl.w	r0, r3, r0
 80078d6:	9b04      	ldr	r3, [sp, #16]
 80078d8:	4303      	orrs	r3, r0
 80078da:	3701      	adds	r7, #1
 80078dc:	9304      	str	r3, [sp, #16]
 80078de:	7839      	ldrb	r1, [r7, #0]
 80078e0:	4827      	ldr	r0, [pc, #156]	; (8007980 <_svfiprintf_r+0x1e4>)
 80078e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078e6:	2206      	movs	r2, #6
 80078e8:	1c7e      	adds	r6, r7, #1
 80078ea:	f7f8 fc79 	bl	80001e0 <memchr>
 80078ee:	2800      	cmp	r0, #0
 80078f0:	d038      	beq.n	8007964 <_svfiprintf_r+0x1c8>
 80078f2:	4b24      	ldr	r3, [pc, #144]	; (8007984 <_svfiprintf_r+0x1e8>)
 80078f4:	bb13      	cbnz	r3, 800793c <_svfiprintf_r+0x1a0>
 80078f6:	9b03      	ldr	r3, [sp, #12]
 80078f8:	3307      	adds	r3, #7
 80078fa:	f023 0307 	bic.w	r3, r3, #7
 80078fe:	3308      	adds	r3, #8
 8007900:	9303      	str	r3, [sp, #12]
 8007902:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007904:	444b      	add	r3, r9
 8007906:	9309      	str	r3, [sp, #36]	; 0x24
 8007908:	e76d      	b.n	80077e6 <_svfiprintf_r+0x4a>
 800790a:	fb05 3202 	mla	r2, r5, r2, r3
 800790e:	2001      	movs	r0, #1
 8007910:	460f      	mov	r7, r1
 8007912:	e7a6      	b.n	8007862 <_svfiprintf_r+0xc6>
 8007914:	2300      	movs	r3, #0
 8007916:	3701      	adds	r7, #1
 8007918:	9305      	str	r3, [sp, #20]
 800791a:	4619      	mov	r1, r3
 800791c:	250a      	movs	r5, #10
 800791e:	4638      	mov	r0, r7
 8007920:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007924:	3a30      	subs	r2, #48	; 0x30
 8007926:	2a09      	cmp	r2, #9
 8007928:	d903      	bls.n	8007932 <_svfiprintf_r+0x196>
 800792a:	2b00      	cmp	r3, #0
 800792c:	d0c8      	beq.n	80078c0 <_svfiprintf_r+0x124>
 800792e:	9105      	str	r1, [sp, #20]
 8007930:	e7c6      	b.n	80078c0 <_svfiprintf_r+0x124>
 8007932:	fb05 2101 	mla	r1, r5, r1, r2
 8007936:	2301      	movs	r3, #1
 8007938:	4607      	mov	r7, r0
 800793a:	e7f0      	b.n	800791e <_svfiprintf_r+0x182>
 800793c:	ab03      	add	r3, sp, #12
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	4622      	mov	r2, r4
 8007942:	4b11      	ldr	r3, [pc, #68]	; (8007988 <_svfiprintf_r+0x1ec>)
 8007944:	a904      	add	r1, sp, #16
 8007946:	4640      	mov	r0, r8
 8007948:	f3af 8000 	nop.w
 800794c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007950:	4681      	mov	r9, r0
 8007952:	d1d6      	bne.n	8007902 <_svfiprintf_r+0x166>
 8007954:	89a3      	ldrh	r3, [r4, #12]
 8007956:	065b      	lsls	r3, r3, #25
 8007958:	f53f af35 	bmi.w	80077c6 <_svfiprintf_r+0x2a>
 800795c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800795e:	b01d      	add	sp, #116	; 0x74
 8007960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007964:	ab03      	add	r3, sp, #12
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	4622      	mov	r2, r4
 800796a:	4b07      	ldr	r3, [pc, #28]	; (8007988 <_svfiprintf_r+0x1ec>)
 800796c:	a904      	add	r1, sp, #16
 800796e:	4640      	mov	r0, r8
 8007970:	f000 f882 	bl	8007a78 <_printf_i>
 8007974:	e7ea      	b.n	800794c <_svfiprintf_r+0x1b0>
 8007976:	bf00      	nop
 8007978:	08007fd8 	.word	0x08007fd8
 800797c:	08007fde 	.word	0x08007fde
 8007980:	08007fe2 	.word	0x08007fe2
 8007984:	00000000 	.word	0x00000000
 8007988:	080076e9 	.word	0x080076e9

0800798c <_printf_common>:
 800798c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007990:	4691      	mov	r9, r2
 8007992:	461f      	mov	r7, r3
 8007994:	688a      	ldr	r2, [r1, #8]
 8007996:	690b      	ldr	r3, [r1, #16]
 8007998:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800799c:	4293      	cmp	r3, r2
 800799e:	bfb8      	it	lt
 80079a0:	4613      	movlt	r3, r2
 80079a2:	f8c9 3000 	str.w	r3, [r9]
 80079a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80079aa:	4606      	mov	r6, r0
 80079ac:	460c      	mov	r4, r1
 80079ae:	b112      	cbz	r2, 80079b6 <_printf_common+0x2a>
 80079b0:	3301      	adds	r3, #1
 80079b2:	f8c9 3000 	str.w	r3, [r9]
 80079b6:	6823      	ldr	r3, [r4, #0]
 80079b8:	0699      	lsls	r1, r3, #26
 80079ba:	bf42      	ittt	mi
 80079bc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80079c0:	3302      	addmi	r3, #2
 80079c2:	f8c9 3000 	strmi.w	r3, [r9]
 80079c6:	6825      	ldr	r5, [r4, #0]
 80079c8:	f015 0506 	ands.w	r5, r5, #6
 80079cc:	d107      	bne.n	80079de <_printf_common+0x52>
 80079ce:	f104 0a19 	add.w	sl, r4, #25
 80079d2:	68e3      	ldr	r3, [r4, #12]
 80079d4:	f8d9 2000 	ldr.w	r2, [r9]
 80079d8:	1a9b      	subs	r3, r3, r2
 80079da:	42ab      	cmp	r3, r5
 80079dc:	dc28      	bgt.n	8007a30 <_printf_common+0xa4>
 80079de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80079e2:	6822      	ldr	r2, [r4, #0]
 80079e4:	3300      	adds	r3, #0
 80079e6:	bf18      	it	ne
 80079e8:	2301      	movne	r3, #1
 80079ea:	0692      	lsls	r2, r2, #26
 80079ec:	d42d      	bmi.n	8007a4a <_printf_common+0xbe>
 80079ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079f2:	4639      	mov	r1, r7
 80079f4:	4630      	mov	r0, r6
 80079f6:	47c0      	blx	r8
 80079f8:	3001      	adds	r0, #1
 80079fa:	d020      	beq.n	8007a3e <_printf_common+0xb2>
 80079fc:	6823      	ldr	r3, [r4, #0]
 80079fe:	68e5      	ldr	r5, [r4, #12]
 8007a00:	f8d9 2000 	ldr.w	r2, [r9]
 8007a04:	f003 0306 	and.w	r3, r3, #6
 8007a08:	2b04      	cmp	r3, #4
 8007a0a:	bf08      	it	eq
 8007a0c:	1aad      	subeq	r5, r5, r2
 8007a0e:	68a3      	ldr	r3, [r4, #8]
 8007a10:	6922      	ldr	r2, [r4, #16]
 8007a12:	bf0c      	ite	eq
 8007a14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a18:	2500      	movne	r5, #0
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	bfc4      	itt	gt
 8007a1e:	1a9b      	subgt	r3, r3, r2
 8007a20:	18ed      	addgt	r5, r5, r3
 8007a22:	f04f 0900 	mov.w	r9, #0
 8007a26:	341a      	adds	r4, #26
 8007a28:	454d      	cmp	r5, r9
 8007a2a:	d11a      	bne.n	8007a62 <_printf_common+0xd6>
 8007a2c:	2000      	movs	r0, #0
 8007a2e:	e008      	b.n	8007a42 <_printf_common+0xb6>
 8007a30:	2301      	movs	r3, #1
 8007a32:	4652      	mov	r2, sl
 8007a34:	4639      	mov	r1, r7
 8007a36:	4630      	mov	r0, r6
 8007a38:	47c0      	blx	r8
 8007a3a:	3001      	adds	r0, #1
 8007a3c:	d103      	bne.n	8007a46 <_printf_common+0xba>
 8007a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a46:	3501      	adds	r5, #1
 8007a48:	e7c3      	b.n	80079d2 <_printf_common+0x46>
 8007a4a:	18e1      	adds	r1, r4, r3
 8007a4c:	1c5a      	adds	r2, r3, #1
 8007a4e:	2030      	movs	r0, #48	; 0x30
 8007a50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a54:	4422      	add	r2, r4
 8007a56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a5a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a5e:	3302      	adds	r3, #2
 8007a60:	e7c5      	b.n	80079ee <_printf_common+0x62>
 8007a62:	2301      	movs	r3, #1
 8007a64:	4622      	mov	r2, r4
 8007a66:	4639      	mov	r1, r7
 8007a68:	4630      	mov	r0, r6
 8007a6a:	47c0      	blx	r8
 8007a6c:	3001      	adds	r0, #1
 8007a6e:	d0e6      	beq.n	8007a3e <_printf_common+0xb2>
 8007a70:	f109 0901 	add.w	r9, r9, #1
 8007a74:	e7d8      	b.n	8007a28 <_printf_common+0x9c>
	...

08007a78 <_printf_i>:
 8007a78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a7c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007a80:	460c      	mov	r4, r1
 8007a82:	7e09      	ldrb	r1, [r1, #24]
 8007a84:	b085      	sub	sp, #20
 8007a86:	296e      	cmp	r1, #110	; 0x6e
 8007a88:	4617      	mov	r7, r2
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	4698      	mov	r8, r3
 8007a8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a90:	f000 80b3 	beq.w	8007bfa <_printf_i+0x182>
 8007a94:	d822      	bhi.n	8007adc <_printf_i+0x64>
 8007a96:	2963      	cmp	r1, #99	; 0x63
 8007a98:	d036      	beq.n	8007b08 <_printf_i+0x90>
 8007a9a:	d80a      	bhi.n	8007ab2 <_printf_i+0x3a>
 8007a9c:	2900      	cmp	r1, #0
 8007a9e:	f000 80b9 	beq.w	8007c14 <_printf_i+0x19c>
 8007aa2:	2958      	cmp	r1, #88	; 0x58
 8007aa4:	f000 8083 	beq.w	8007bae <_printf_i+0x136>
 8007aa8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007aac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007ab0:	e032      	b.n	8007b18 <_printf_i+0xa0>
 8007ab2:	2964      	cmp	r1, #100	; 0x64
 8007ab4:	d001      	beq.n	8007aba <_printf_i+0x42>
 8007ab6:	2969      	cmp	r1, #105	; 0x69
 8007ab8:	d1f6      	bne.n	8007aa8 <_printf_i+0x30>
 8007aba:	6820      	ldr	r0, [r4, #0]
 8007abc:	6813      	ldr	r3, [r2, #0]
 8007abe:	0605      	lsls	r5, r0, #24
 8007ac0:	f103 0104 	add.w	r1, r3, #4
 8007ac4:	d52a      	bpl.n	8007b1c <_printf_i+0xa4>
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	6011      	str	r1, [r2, #0]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	da03      	bge.n	8007ad6 <_printf_i+0x5e>
 8007ace:	222d      	movs	r2, #45	; 0x2d
 8007ad0:	425b      	negs	r3, r3
 8007ad2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007ad6:	486f      	ldr	r0, [pc, #444]	; (8007c94 <_printf_i+0x21c>)
 8007ad8:	220a      	movs	r2, #10
 8007ada:	e039      	b.n	8007b50 <_printf_i+0xd8>
 8007adc:	2973      	cmp	r1, #115	; 0x73
 8007ade:	f000 809d 	beq.w	8007c1c <_printf_i+0x1a4>
 8007ae2:	d808      	bhi.n	8007af6 <_printf_i+0x7e>
 8007ae4:	296f      	cmp	r1, #111	; 0x6f
 8007ae6:	d020      	beq.n	8007b2a <_printf_i+0xb2>
 8007ae8:	2970      	cmp	r1, #112	; 0x70
 8007aea:	d1dd      	bne.n	8007aa8 <_printf_i+0x30>
 8007aec:	6823      	ldr	r3, [r4, #0]
 8007aee:	f043 0320 	orr.w	r3, r3, #32
 8007af2:	6023      	str	r3, [r4, #0]
 8007af4:	e003      	b.n	8007afe <_printf_i+0x86>
 8007af6:	2975      	cmp	r1, #117	; 0x75
 8007af8:	d017      	beq.n	8007b2a <_printf_i+0xb2>
 8007afa:	2978      	cmp	r1, #120	; 0x78
 8007afc:	d1d4      	bne.n	8007aa8 <_printf_i+0x30>
 8007afe:	2378      	movs	r3, #120	; 0x78
 8007b00:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007b04:	4864      	ldr	r0, [pc, #400]	; (8007c98 <_printf_i+0x220>)
 8007b06:	e055      	b.n	8007bb4 <_printf_i+0x13c>
 8007b08:	6813      	ldr	r3, [r2, #0]
 8007b0a:	1d19      	adds	r1, r3, #4
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6011      	str	r1, [r2, #0]
 8007b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e08c      	b.n	8007c36 <_printf_i+0x1be>
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	6011      	str	r1, [r2, #0]
 8007b20:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007b24:	bf18      	it	ne
 8007b26:	b21b      	sxthne	r3, r3
 8007b28:	e7cf      	b.n	8007aca <_printf_i+0x52>
 8007b2a:	6813      	ldr	r3, [r2, #0]
 8007b2c:	6825      	ldr	r5, [r4, #0]
 8007b2e:	1d18      	adds	r0, r3, #4
 8007b30:	6010      	str	r0, [r2, #0]
 8007b32:	0628      	lsls	r0, r5, #24
 8007b34:	d501      	bpl.n	8007b3a <_printf_i+0xc2>
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	e002      	b.n	8007b40 <_printf_i+0xc8>
 8007b3a:	0668      	lsls	r0, r5, #25
 8007b3c:	d5fb      	bpl.n	8007b36 <_printf_i+0xbe>
 8007b3e:	881b      	ldrh	r3, [r3, #0]
 8007b40:	4854      	ldr	r0, [pc, #336]	; (8007c94 <_printf_i+0x21c>)
 8007b42:	296f      	cmp	r1, #111	; 0x6f
 8007b44:	bf14      	ite	ne
 8007b46:	220a      	movne	r2, #10
 8007b48:	2208      	moveq	r2, #8
 8007b4a:	2100      	movs	r1, #0
 8007b4c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b50:	6865      	ldr	r5, [r4, #4]
 8007b52:	60a5      	str	r5, [r4, #8]
 8007b54:	2d00      	cmp	r5, #0
 8007b56:	f2c0 8095 	blt.w	8007c84 <_printf_i+0x20c>
 8007b5a:	6821      	ldr	r1, [r4, #0]
 8007b5c:	f021 0104 	bic.w	r1, r1, #4
 8007b60:	6021      	str	r1, [r4, #0]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d13d      	bne.n	8007be2 <_printf_i+0x16a>
 8007b66:	2d00      	cmp	r5, #0
 8007b68:	f040 808e 	bne.w	8007c88 <_printf_i+0x210>
 8007b6c:	4665      	mov	r5, ip
 8007b6e:	2a08      	cmp	r2, #8
 8007b70:	d10b      	bne.n	8007b8a <_printf_i+0x112>
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	07db      	lsls	r3, r3, #31
 8007b76:	d508      	bpl.n	8007b8a <_printf_i+0x112>
 8007b78:	6923      	ldr	r3, [r4, #16]
 8007b7a:	6862      	ldr	r2, [r4, #4]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	bfde      	ittt	le
 8007b80:	2330      	movle	r3, #48	; 0x30
 8007b82:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b86:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007b8a:	ebac 0305 	sub.w	r3, ip, r5
 8007b8e:	6123      	str	r3, [r4, #16]
 8007b90:	f8cd 8000 	str.w	r8, [sp]
 8007b94:	463b      	mov	r3, r7
 8007b96:	aa03      	add	r2, sp, #12
 8007b98:	4621      	mov	r1, r4
 8007b9a:	4630      	mov	r0, r6
 8007b9c:	f7ff fef6 	bl	800798c <_printf_common>
 8007ba0:	3001      	adds	r0, #1
 8007ba2:	d14d      	bne.n	8007c40 <_printf_i+0x1c8>
 8007ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba8:	b005      	add	sp, #20
 8007baa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bae:	4839      	ldr	r0, [pc, #228]	; (8007c94 <_printf_i+0x21c>)
 8007bb0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007bb4:	6813      	ldr	r3, [r2, #0]
 8007bb6:	6821      	ldr	r1, [r4, #0]
 8007bb8:	1d1d      	adds	r5, r3, #4
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6015      	str	r5, [r2, #0]
 8007bbe:	060a      	lsls	r2, r1, #24
 8007bc0:	d50b      	bpl.n	8007bda <_printf_i+0x162>
 8007bc2:	07ca      	lsls	r2, r1, #31
 8007bc4:	bf44      	itt	mi
 8007bc6:	f041 0120 	orrmi.w	r1, r1, #32
 8007bca:	6021      	strmi	r1, [r4, #0]
 8007bcc:	b91b      	cbnz	r3, 8007bd6 <_printf_i+0x15e>
 8007bce:	6822      	ldr	r2, [r4, #0]
 8007bd0:	f022 0220 	bic.w	r2, r2, #32
 8007bd4:	6022      	str	r2, [r4, #0]
 8007bd6:	2210      	movs	r2, #16
 8007bd8:	e7b7      	b.n	8007b4a <_printf_i+0xd2>
 8007bda:	064d      	lsls	r5, r1, #25
 8007bdc:	bf48      	it	mi
 8007bde:	b29b      	uxthmi	r3, r3
 8007be0:	e7ef      	b.n	8007bc2 <_printf_i+0x14a>
 8007be2:	4665      	mov	r5, ip
 8007be4:	fbb3 f1f2 	udiv	r1, r3, r2
 8007be8:	fb02 3311 	mls	r3, r2, r1, r3
 8007bec:	5cc3      	ldrb	r3, [r0, r3]
 8007bee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007bf2:	460b      	mov	r3, r1
 8007bf4:	2900      	cmp	r1, #0
 8007bf6:	d1f5      	bne.n	8007be4 <_printf_i+0x16c>
 8007bf8:	e7b9      	b.n	8007b6e <_printf_i+0xf6>
 8007bfa:	6813      	ldr	r3, [r2, #0]
 8007bfc:	6825      	ldr	r5, [r4, #0]
 8007bfe:	6961      	ldr	r1, [r4, #20]
 8007c00:	1d18      	adds	r0, r3, #4
 8007c02:	6010      	str	r0, [r2, #0]
 8007c04:	0628      	lsls	r0, r5, #24
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	d501      	bpl.n	8007c0e <_printf_i+0x196>
 8007c0a:	6019      	str	r1, [r3, #0]
 8007c0c:	e002      	b.n	8007c14 <_printf_i+0x19c>
 8007c0e:	066a      	lsls	r2, r5, #25
 8007c10:	d5fb      	bpl.n	8007c0a <_printf_i+0x192>
 8007c12:	8019      	strh	r1, [r3, #0]
 8007c14:	2300      	movs	r3, #0
 8007c16:	6123      	str	r3, [r4, #16]
 8007c18:	4665      	mov	r5, ip
 8007c1a:	e7b9      	b.n	8007b90 <_printf_i+0x118>
 8007c1c:	6813      	ldr	r3, [r2, #0]
 8007c1e:	1d19      	adds	r1, r3, #4
 8007c20:	6011      	str	r1, [r2, #0]
 8007c22:	681d      	ldr	r5, [r3, #0]
 8007c24:	6862      	ldr	r2, [r4, #4]
 8007c26:	2100      	movs	r1, #0
 8007c28:	4628      	mov	r0, r5
 8007c2a:	f7f8 fad9 	bl	80001e0 <memchr>
 8007c2e:	b108      	cbz	r0, 8007c34 <_printf_i+0x1bc>
 8007c30:	1b40      	subs	r0, r0, r5
 8007c32:	6060      	str	r0, [r4, #4]
 8007c34:	6863      	ldr	r3, [r4, #4]
 8007c36:	6123      	str	r3, [r4, #16]
 8007c38:	2300      	movs	r3, #0
 8007c3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c3e:	e7a7      	b.n	8007b90 <_printf_i+0x118>
 8007c40:	6923      	ldr	r3, [r4, #16]
 8007c42:	462a      	mov	r2, r5
 8007c44:	4639      	mov	r1, r7
 8007c46:	4630      	mov	r0, r6
 8007c48:	47c0      	blx	r8
 8007c4a:	3001      	adds	r0, #1
 8007c4c:	d0aa      	beq.n	8007ba4 <_printf_i+0x12c>
 8007c4e:	6823      	ldr	r3, [r4, #0]
 8007c50:	079b      	lsls	r3, r3, #30
 8007c52:	d413      	bmi.n	8007c7c <_printf_i+0x204>
 8007c54:	68e0      	ldr	r0, [r4, #12]
 8007c56:	9b03      	ldr	r3, [sp, #12]
 8007c58:	4298      	cmp	r0, r3
 8007c5a:	bfb8      	it	lt
 8007c5c:	4618      	movlt	r0, r3
 8007c5e:	e7a3      	b.n	8007ba8 <_printf_i+0x130>
 8007c60:	2301      	movs	r3, #1
 8007c62:	464a      	mov	r2, r9
 8007c64:	4639      	mov	r1, r7
 8007c66:	4630      	mov	r0, r6
 8007c68:	47c0      	blx	r8
 8007c6a:	3001      	adds	r0, #1
 8007c6c:	d09a      	beq.n	8007ba4 <_printf_i+0x12c>
 8007c6e:	3501      	adds	r5, #1
 8007c70:	68e3      	ldr	r3, [r4, #12]
 8007c72:	9a03      	ldr	r2, [sp, #12]
 8007c74:	1a9b      	subs	r3, r3, r2
 8007c76:	42ab      	cmp	r3, r5
 8007c78:	dcf2      	bgt.n	8007c60 <_printf_i+0x1e8>
 8007c7a:	e7eb      	b.n	8007c54 <_printf_i+0x1dc>
 8007c7c:	2500      	movs	r5, #0
 8007c7e:	f104 0919 	add.w	r9, r4, #25
 8007c82:	e7f5      	b.n	8007c70 <_printf_i+0x1f8>
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1ac      	bne.n	8007be2 <_printf_i+0x16a>
 8007c88:	7803      	ldrb	r3, [r0, #0]
 8007c8a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c8e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c92:	e76c      	b.n	8007b6e <_printf_i+0xf6>
 8007c94:	08007fe9 	.word	0x08007fe9
 8007c98:	08007ffa 	.word	0x08007ffa

08007c9c <memmove>:
 8007c9c:	4288      	cmp	r0, r1
 8007c9e:	b510      	push	{r4, lr}
 8007ca0:	eb01 0302 	add.w	r3, r1, r2
 8007ca4:	d807      	bhi.n	8007cb6 <memmove+0x1a>
 8007ca6:	1e42      	subs	r2, r0, #1
 8007ca8:	4299      	cmp	r1, r3
 8007caa:	d00a      	beq.n	8007cc2 <memmove+0x26>
 8007cac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cb0:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007cb4:	e7f8      	b.n	8007ca8 <memmove+0xc>
 8007cb6:	4283      	cmp	r3, r0
 8007cb8:	d9f5      	bls.n	8007ca6 <memmove+0xa>
 8007cba:	1881      	adds	r1, r0, r2
 8007cbc:	1ad2      	subs	r2, r2, r3
 8007cbe:	42d3      	cmn	r3, r2
 8007cc0:	d100      	bne.n	8007cc4 <memmove+0x28>
 8007cc2:	bd10      	pop	{r4, pc}
 8007cc4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cc8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007ccc:	e7f7      	b.n	8007cbe <memmove+0x22>
	...

08007cd0 <_free_r>:
 8007cd0:	b538      	push	{r3, r4, r5, lr}
 8007cd2:	4605      	mov	r5, r0
 8007cd4:	2900      	cmp	r1, #0
 8007cd6:	d045      	beq.n	8007d64 <_free_r+0x94>
 8007cd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cdc:	1f0c      	subs	r4, r1, #4
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	bfb8      	it	lt
 8007ce2:	18e4      	addlt	r4, r4, r3
 8007ce4:	f000 f8d2 	bl	8007e8c <__malloc_lock>
 8007ce8:	4a1f      	ldr	r2, [pc, #124]	; (8007d68 <_free_r+0x98>)
 8007cea:	6813      	ldr	r3, [r2, #0]
 8007cec:	4610      	mov	r0, r2
 8007cee:	b933      	cbnz	r3, 8007cfe <_free_r+0x2e>
 8007cf0:	6063      	str	r3, [r4, #4]
 8007cf2:	6014      	str	r4, [r2, #0]
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cfa:	f000 b8c8 	b.w	8007e8e <__malloc_unlock>
 8007cfe:	42a3      	cmp	r3, r4
 8007d00:	d90c      	bls.n	8007d1c <_free_r+0x4c>
 8007d02:	6821      	ldr	r1, [r4, #0]
 8007d04:	1862      	adds	r2, r4, r1
 8007d06:	4293      	cmp	r3, r2
 8007d08:	bf04      	itt	eq
 8007d0a:	681a      	ldreq	r2, [r3, #0]
 8007d0c:	685b      	ldreq	r3, [r3, #4]
 8007d0e:	6063      	str	r3, [r4, #4]
 8007d10:	bf04      	itt	eq
 8007d12:	1852      	addeq	r2, r2, r1
 8007d14:	6022      	streq	r2, [r4, #0]
 8007d16:	6004      	str	r4, [r0, #0]
 8007d18:	e7ec      	b.n	8007cf4 <_free_r+0x24>
 8007d1a:	4613      	mov	r3, r2
 8007d1c:	685a      	ldr	r2, [r3, #4]
 8007d1e:	b10a      	cbz	r2, 8007d24 <_free_r+0x54>
 8007d20:	42a2      	cmp	r2, r4
 8007d22:	d9fa      	bls.n	8007d1a <_free_r+0x4a>
 8007d24:	6819      	ldr	r1, [r3, #0]
 8007d26:	1858      	adds	r0, r3, r1
 8007d28:	42a0      	cmp	r0, r4
 8007d2a:	d10b      	bne.n	8007d44 <_free_r+0x74>
 8007d2c:	6820      	ldr	r0, [r4, #0]
 8007d2e:	4401      	add	r1, r0
 8007d30:	1858      	adds	r0, r3, r1
 8007d32:	4282      	cmp	r2, r0
 8007d34:	6019      	str	r1, [r3, #0]
 8007d36:	d1dd      	bne.n	8007cf4 <_free_r+0x24>
 8007d38:	6810      	ldr	r0, [r2, #0]
 8007d3a:	6852      	ldr	r2, [r2, #4]
 8007d3c:	605a      	str	r2, [r3, #4]
 8007d3e:	4401      	add	r1, r0
 8007d40:	6019      	str	r1, [r3, #0]
 8007d42:	e7d7      	b.n	8007cf4 <_free_r+0x24>
 8007d44:	d902      	bls.n	8007d4c <_free_r+0x7c>
 8007d46:	230c      	movs	r3, #12
 8007d48:	602b      	str	r3, [r5, #0]
 8007d4a:	e7d3      	b.n	8007cf4 <_free_r+0x24>
 8007d4c:	6820      	ldr	r0, [r4, #0]
 8007d4e:	1821      	adds	r1, r4, r0
 8007d50:	428a      	cmp	r2, r1
 8007d52:	bf04      	itt	eq
 8007d54:	6811      	ldreq	r1, [r2, #0]
 8007d56:	6852      	ldreq	r2, [r2, #4]
 8007d58:	6062      	str	r2, [r4, #4]
 8007d5a:	bf04      	itt	eq
 8007d5c:	1809      	addeq	r1, r1, r0
 8007d5e:	6021      	streq	r1, [r4, #0]
 8007d60:	605c      	str	r4, [r3, #4]
 8007d62:	e7c7      	b.n	8007cf4 <_free_r+0x24>
 8007d64:	bd38      	pop	{r3, r4, r5, pc}
 8007d66:	bf00      	nop
 8007d68:	200030c8 	.word	0x200030c8

08007d6c <_malloc_r>:
 8007d6c:	b570      	push	{r4, r5, r6, lr}
 8007d6e:	1ccd      	adds	r5, r1, #3
 8007d70:	f025 0503 	bic.w	r5, r5, #3
 8007d74:	3508      	adds	r5, #8
 8007d76:	2d0c      	cmp	r5, #12
 8007d78:	bf38      	it	cc
 8007d7a:	250c      	movcc	r5, #12
 8007d7c:	2d00      	cmp	r5, #0
 8007d7e:	4606      	mov	r6, r0
 8007d80:	db01      	blt.n	8007d86 <_malloc_r+0x1a>
 8007d82:	42a9      	cmp	r1, r5
 8007d84:	d903      	bls.n	8007d8e <_malloc_r+0x22>
 8007d86:	230c      	movs	r3, #12
 8007d88:	6033      	str	r3, [r6, #0]
 8007d8a:	2000      	movs	r0, #0
 8007d8c:	bd70      	pop	{r4, r5, r6, pc}
 8007d8e:	f000 f87d 	bl	8007e8c <__malloc_lock>
 8007d92:	4a21      	ldr	r2, [pc, #132]	; (8007e18 <_malloc_r+0xac>)
 8007d94:	6814      	ldr	r4, [r2, #0]
 8007d96:	4621      	mov	r1, r4
 8007d98:	b991      	cbnz	r1, 8007dc0 <_malloc_r+0x54>
 8007d9a:	4c20      	ldr	r4, [pc, #128]	; (8007e1c <_malloc_r+0xb0>)
 8007d9c:	6823      	ldr	r3, [r4, #0]
 8007d9e:	b91b      	cbnz	r3, 8007da8 <_malloc_r+0x3c>
 8007da0:	4630      	mov	r0, r6
 8007da2:	f000 f863 	bl	8007e6c <_sbrk_r>
 8007da6:	6020      	str	r0, [r4, #0]
 8007da8:	4629      	mov	r1, r5
 8007daa:	4630      	mov	r0, r6
 8007dac:	f000 f85e 	bl	8007e6c <_sbrk_r>
 8007db0:	1c43      	adds	r3, r0, #1
 8007db2:	d124      	bne.n	8007dfe <_malloc_r+0x92>
 8007db4:	230c      	movs	r3, #12
 8007db6:	6033      	str	r3, [r6, #0]
 8007db8:	4630      	mov	r0, r6
 8007dba:	f000 f868 	bl	8007e8e <__malloc_unlock>
 8007dbe:	e7e4      	b.n	8007d8a <_malloc_r+0x1e>
 8007dc0:	680b      	ldr	r3, [r1, #0]
 8007dc2:	1b5b      	subs	r3, r3, r5
 8007dc4:	d418      	bmi.n	8007df8 <_malloc_r+0x8c>
 8007dc6:	2b0b      	cmp	r3, #11
 8007dc8:	d90f      	bls.n	8007dea <_malloc_r+0x7e>
 8007dca:	600b      	str	r3, [r1, #0]
 8007dcc:	50cd      	str	r5, [r1, r3]
 8007dce:	18cc      	adds	r4, r1, r3
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	f000 f85c 	bl	8007e8e <__malloc_unlock>
 8007dd6:	f104 000b 	add.w	r0, r4, #11
 8007dda:	1d23      	adds	r3, r4, #4
 8007ddc:	f020 0007 	bic.w	r0, r0, #7
 8007de0:	1ac3      	subs	r3, r0, r3
 8007de2:	d0d3      	beq.n	8007d8c <_malloc_r+0x20>
 8007de4:	425a      	negs	r2, r3
 8007de6:	50e2      	str	r2, [r4, r3]
 8007de8:	e7d0      	b.n	8007d8c <_malloc_r+0x20>
 8007dea:	428c      	cmp	r4, r1
 8007dec:	684b      	ldr	r3, [r1, #4]
 8007dee:	bf16      	itet	ne
 8007df0:	6063      	strne	r3, [r4, #4]
 8007df2:	6013      	streq	r3, [r2, #0]
 8007df4:	460c      	movne	r4, r1
 8007df6:	e7eb      	b.n	8007dd0 <_malloc_r+0x64>
 8007df8:	460c      	mov	r4, r1
 8007dfa:	6849      	ldr	r1, [r1, #4]
 8007dfc:	e7cc      	b.n	8007d98 <_malloc_r+0x2c>
 8007dfe:	1cc4      	adds	r4, r0, #3
 8007e00:	f024 0403 	bic.w	r4, r4, #3
 8007e04:	42a0      	cmp	r0, r4
 8007e06:	d005      	beq.n	8007e14 <_malloc_r+0xa8>
 8007e08:	1a21      	subs	r1, r4, r0
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	f000 f82e 	bl	8007e6c <_sbrk_r>
 8007e10:	3001      	adds	r0, #1
 8007e12:	d0cf      	beq.n	8007db4 <_malloc_r+0x48>
 8007e14:	6025      	str	r5, [r4, #0]
 8007e16:	e7db      	b.n	8007dd0 <_malloc_r+0x64>
 8007e18:	200030c8 	.word	0x200030c8
 8007e1c:	200030cc 	.word	0x200030cc

08007e20 <_realloc_r>:
 8007e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e22:	4607      	mov	r7, r0
 8007e24:	4614      	mov	r4, r2
 8007e26:	460e      	mov	r6, r1
 8007e28:	b921      	cbnz	r1, 8007e34 <_realloc_r+0x14>
 8007e2a:	4611      	mov	r1, r2
 8007e2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007e30:	f7ff bf9c 	b.w	8007d6c <_malloc_r>
 8007e34:	b922      	cbnz	r2, 8007e40 <_realloc_r+0x20>
 8007e36:	f7ff ff4b 	bl	8007cd0 <_free_r>
 8007e3a:	4625      	mov	r5, r4
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e40:	f000 f826 	bl	8007e90 <_malloc_usable_size_r>
 8007e44:	42a0      	cmp	r0, r4
 8007e46:	d20f      	bcs.n	8007e68 <_realloc_r+0x48>
 8007e48:	4621      	mov	r1, r4
 8007e4a:	4638      	mov	r0, r7
 8007e4c:	f7ff ff8e 	bl	8007d6c <_malloc_r>
 8007e50:	4605      	mov	r5, r0
 8007e52:	2800      	cmp	r0, #0
 8007e54:	d0f2      	beq.n	8007e3c <_realloc_r+0x1c>
 8007e56:	4631      	mov	r1, r6
 8007e58:	4622      	mov	r2, r4
 8007e5a:	f7ff fc11 	bl	8007680 <memcpy>
 8007e5e:	4631      	mov	r1, r6
 8007e60:	4638      	mov	r0, r7
 8007e62:	f7ff ff35 	bl	8007cd0 <_free_r>
 8007e66:	e7e9      	b.n	8007e3c <_realloc_r+0x1c>
 8007e68:	4635      	mov	r5, r6
 8007e6a:	e7e7      	b.n	8007e3c <_realloc_r+0x1c>

08007e6c <_sbrk_r>:
 8007e6c:	b538      	push	{r3, r4, r5, lr}
 8007e6e:	4c06      	ldr	r4, [pc, #24]	; (8007e88 <_sbrk_r+0x1c>)
 8007e70:	2300      	movs	r3, #0
 8007e72:	4605      	mov	r5, r0
 8007e74:	4608      	mov	r0, r1
 8007e76:	6023      	str	r3, [r4, #0]
 8007e78:	f7f9 f8d2 	bl	8001020 <_sbrk>
 8007e7c:	1c43      	adds	r3, r0, #1
 8007e7e:	d102      	bne.n	8007e86 <_sbrk_r+0x1a>
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	b103      	cbz	r3, 8007e86 <_sbrk_r+0x1a>
 8007e84:	602b      	str	r3, [r5, #0]
 8007e86:	bd38      	pop	{r3, r4, r5, pc}
 8007e88:	20003284 	.word	0x20003284

08007e8c <__malloc_lock>:
 8007e8c:	4770      	bx	lr

08007e8e <__malloc_unlock>:
 8007e8e:	4770      	bx	lr

08007e90 <_malloc_usable_size_r>:
 8007e90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e94:	1f18      	subs	r0, r3, #4
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	bfbc      	itt	lt
 8007e9a:	580b      	ldrlt	r3, [r1, r0]
 8007e9c:	18c0      	addlt	r0, r0, r3
 8007e9e:	4770      	bx	lr

08007ea0 <_init>:
 8007ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ea2:	bf00      	nop
 8007ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ea6:	bc08      	pop	{r3}
 8007ea8:	469e      	mov	lr, r3
 8007eaa:	4770      	bx	lr

08007eac <_fini>:
 8007eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eae:	bf00      	nop
 8007eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007eb2:	bc08      	pop	{r3}
 8007eb4:	469e      	mov	lr, r3
 8007eb6:	4770      	bx	lr
