/*!
 * This file has the necessary structures and APIs for Initiating, executing and finishing a Hexagon DMA transfer
 * The functions in this header file are the interfacing functions between Halide runtime and the Hexagon DMA driver
 * The functions in this file lead to the hexagon DMA driver calls in case of availability of DMA driver and hexagon DMA tools
 * In case of un availabilty of hexagon SDK tools and DMA drivers these function while mimic DMA with dummy transfers
 */

#ifndef _DMA_DEVICE_SHIM_H_
#define _DMA_DEVICE_SHIM_H_

using namespace Halide::Runtime::Internal::Qurt;

#ifdef __cplusplus
extern "C" {
#endif

__inline static int ceiling(int num, int div){

	return ((num + div -1)/(div));
}
__inline static int align(int x,int a){
	return (ceiling(x, a) * a);
}


/*!
 * Params needed for Prepare for transfer
 */
typedef struct
{
	void* handle;
	addr_t host_address;
	int frame_width;
	int frame_height;
	int frame_stride;
	int roi_width;
	int roi_height;
	int luma_stride;
	int chroma_stride;
	bool read;
	t_eDmaFmt chroma_type;
	t_eDmaFmt luma_type;
	int ncomponents;
	bool padding;
	bool is_ubwc;
	addr_t desc_address;
	int desc_size;
} t_dma_prepare_params;

/*!
 * Params needed to move data
 */
typedef struct{
	void* handle;
	int xoffset;
	int yoffset;
	int roi_width;
	int roi_height;
	int offset;
	int l2_chroma_offset;
	int ncomponents;
	addr_t ping_buffer;
} t_dma_move_params;

typedef struct{
	int u16W;
	int u16H;
} t_dma_pix_align_info;

/*!
 * Check for DMA Driver Availability
 * out: ERR if not available
 */
int dma_is_dma_driver_ready();

/*!
 *  Get Format Alignment
 * in:t_eDmaFmt NV12/P010
 * in:bool UBWC Type
 * out:dma_tPixAlignInfo
 * out: ERR if not aligned
 */
int dma_get_format_alignment(t_eDmaFmt fmt, bool is_ubwc, t_dma_pix_align_info &pix_align);


/*!
 *  dma_lookup_physical_address
 * in: addr_t virtual adrress
 * out: addr_t physical address
 */
addr_t dma_lookup_physical_address(addr_t vaddr);

/*!
 *  Get Minimum ROI Size
 * in:t_eDmaFmt
 * in:bool UBWC Type
 * out:dma_tPixAlignInfo
 * out:int ERR if not aligned
 */
int dma_get_min_roi_size(t_eDmaFmt fmt, bool is_ubwc, t_dma_pix_align_info &pix_align);

/*!
 *  Allocate DMA Engine
 * in: t_EDma_WaitType waitType
 * out:void* dmaHandle;
 */
void* dma_allocate_dma_engine();

/*!
 *  Get Descriptor Size
 * in:t_eDmaFmt* fmtType
 * out:qurt_size_t
 */
qurt_size_t dma_get_descriptor_size(t_eDmaFmt* fmtType, int ncomponents,int nfolds);

/*!
 *  Get Stride
 * in:t_eDmaFmt fmtType
 * in:bool isUBWC
 * in: dma_tPixAlignInfo roiDims
 * out: lumaStride
 */
int dma_get_stride(t_eDmaFmt, bool is_ubwc, t_dma_pix_align_info roi_dims);

/*!
 *  Get Memory Pool ID
 * out:qurt_mem_pool_t*
 * out:int ERR if not available
 */
int dma_get_mem_pool_id(qurt_mem_pool_t* pool_tcm);

/*!
 * Allocate Cache for DMA
 * in:qurt_mem_pool_t pool_tcm
 * in:qurt_size_t cache_size
 * out:qurt_addr_t
 */
addr_t dma_allocate_cache(qurt_mem_pool_t pool_tcm, qurt_size_t cache_size, addr_t* region_tcm);

/*!
 * Lock Cache for DMA
 * in:qurt_addr_t
 * in:qurt_size_t
 * out: ERR if not available
 */
int dma_lock_cache(addr_t cache_addr, qurt_size_t cache_size);

/*!
 *  dma Prepare for Transfer
 * in:dma_tPrepareParams
 * out: Err if error occurs
 */
int dma_prepare_for_transfer(t_dma_prepare_params params);

/*!
 *  Blocks new ops till other DMA operations are finished
 * in:void*
 */
int dma_wait(void* handle);

/*!
 *  DMA Move Data
 * in:dma_tMoveParams moveParams
 * out:return ERR/OK
 */
int dma_move_data(t_dma_move_params params);

/*!
 * Unlock Cache for DMA
 * in:qurt_addr_t
 * in:qurt_size_t
 * out: ERR if not available
 */
int dma_unlock_cache(addr_t cache_addr, qurt_size_t cache_size);

/*!
 *  dma_free_dma_engine
 * Free DMA
 * in: handle
 * out: Error/Success
 */
int dma_free_dma_engine(void* handle);

/*!
 *  dma_finish_frame
 * in: handle
 * out: ERR
 */
int dma_finish_frame(void* handle);

/*!
 *  dma_delete_mem_region
 * in: qurt_mem_region_t
 */
void dma_delete_mem_region(addr_t tcm_reg);

/*!
 * dma_get_thread_id
 * out: unsigned int
 */
unsigned int dma_get_thread_id();

#ifdef __cplusplus
}
#endif

#endif
