// Seed: 944867380
`define pp_9 0
`timescale 1ps / 1ps
`define pp_10 0
`define pp_11 0
module module_0 (
    output id_0,
    output id_1,
    inout reg id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    input reg id_7,
    input logic id_8
    , id_9
);
  logic id_10;
  logic id_11;
  assign id_5 = 1 && 1;
  initial begin
    if (id_2(id_9, 1))
      if (1) begin
        id_2 <= ~id_10;
        id_0 <= id_7;
      end else id_1 <= "";
  end
endmodule
`define pp_12 0
`default_nettype wire `timescale 1ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  type_11 id_9 (
      .id_0(1'b0 == id_0),
      .id_1(1'd0 - 1),
      .id_2(id_4),
      .id_3(1'b0),
      .id_4("" - 1),
      .id_5(id_4 < 1),
      .id_6(1)
  );
  logic id_10;
endmodule
