v 4
file / "/home/balevision/workspace/bleviet/fpga_lib/ipcore_spec/examples/led/tb/../rtl/led_controller_pkg.vhd" "1a7d827eb675b25073ad5eaf93f22857a849f6ba" "20260106111927.900":
  package led_controller_pkg at 6( 234) + 0 on 11 body;
  package body led_controller_pkg at 110( 3558) + 0 on 12;
file / "/home/balevision/workspace/bleviet/fpga_lib/ipcore_spec/examples/led/tb/../rtl/led_controller_regs.vhd" "96097749064191830368725763583ae3761f88ef" "20260106111927.900":
  entity led_controller_regs at 14( 583) + 0 on 13;
  architecture rtl of led_controller_regs at 44( 1497) + 0 on 14;
file / "/home/balevision/workspace/bleviet/fpga_lib/ipcore_spec/examples/led/tb/../rtl/led_controller_core.vhd" "7b08dc3185d70357f97dee644337e99e7de68b81" "20260106111927.900":
  entity led_controller_core at 7( 283) + 0 on 17;
  architecture rtl of led_controller_core at 35( 1004) + 0 on 18;
file / "/home/balevision/workspace/bleviet/fpga_lib/ipcore_spec/examples/led/tb/../rtl/led_controller_axil.vhd" "0a4da86830390201210a7726becfbcf93c69582b" "20260106111927.900":
  entity led_controller_axil at 12( 421) + 0 on 15;
  architecture rtl of led_controller_axil at 51( 1758) + 0 on 16;
file / "/home/balevision/workspace/bleviet/fpga_lib/ipcore_spec/examples/led/tb/../rtl/led_controller.vhd" "7373f179cfdf7675705493e58f6be4d832ce76fd" "20260106111927.900":
  entity led_controller at 7( 297) + 0 on 19;
  architecture rtl of led_controller at 50( 1739) + 0 on 20;
