wb_dma_ch_pri_enc/wire_pri27_out 0.362131 -1.624951 1.561202 2.515660 0.025693 -0.499122 1.716068 0.000817 0.046414 -1.585752 0.093487 3.138896 0.005089 -0.176710 1.184212 0.557370 -2.339846 0.004620 -1.210481 -0.827369
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 2.149683 -1.055893 -3.006486 2.482753 -0.953930 1.594013 2.159118 0.679821 -2.479189 0.205394 -1.756779 2.728808 0.246995 -1.018620 1.897170 2.903916 -0.116370 0.594995 -1.749567 -0.286820
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.530020 0.076701 2.689643 0.391069 -0.145036 -1.014794 1.292756 -0.179942 0.320267 -2.379456 -0.242856 0.194639 -0.101639 -0.530302 -0.661073 -0.081207 -1.071838 -1.596872 -0.433473 -0.123306
wb_dma_ch_sel/always_5/stmt_1/expr_1 0.116424 1.097795 0.419572 -1.536288 -0.160464 2.113672 2.158592 -3.021111 -2.539943 -1.759058 -5.326819 2.386112 2.938400 0.054543 0.168923 1.326398 -1.215774 -1.781834 -0.363194 -0.182730
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -1.581951 0.134021 2.789700 0.391097 -0.113390 -1.073073 1.289271 -0.255031 0.290494 -2.379869 -0.211356 0.212496 -0.100255 -0.555479 -0.644427 -0.138093 -1.045735 -1.613021 -0.499647 -0.047113
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.095757 -4.686177 1.018171 4.655674 -1.445563 -0.128771 -0.435346 0.486526 0.073315 -2.293024 1.509269 1.726344 -0.692576 -0.200064 -1.730587 -1.001004 -0.331958 -1.414750 -2.803063 -1.020629
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.760323 -3.852365 -1.100518 2.310612 -0.648953 0.465180 -0.634712 0.669263 -0.700029 0.525763 0.540945 2.841391 -0.498317 0.462490 1.650613 -0.081300 0.595626 0.815136 -2.113499 -1.161511
wb_dma_ch_rf/assign_1_ch_adr0 -3.733202 -1.686740 1.636640 -2.437551 2.782482 -1.623313 -2.551330 -1.493635 1.236084 2.313420 -0.728864 -1.860499 2.511718 1.153110 0.997142 -1.048187 4.427789 1.112750 -4.930476 -0.629004
wb_dma_ch_rf/reg_ch_busy -2.471337 -0.574533 1.812735 -2.387336 -5.009426 -2.757135 -1.972346 -4.663176 -2.141975 -1.652895 0.578639 -1.324306 1.606840 0.022321 -1.077955 -0.739737 1.787452 -2.610204 -1.966807 0.701638
wb_dma_wb_slv/always_5 0.230074 4.119662 -3.201470 -1.500564 0.784250 -2.890936 1.509063 0.677828 0.314476 3.892083 0.499705 0.696008 -0.141314 0.458172 4.143997 -3.865323 -0.471193 0.038577 4.023401 1.125168
wb_dma_wb_slv/always_4 -5.331296 5.495128 -5.304372 1.321295 0.627750 -2.980170 3.166936 -0.020347 -0.108784 4.223605 -2.344825 -5.445823 -0.007157 0.481694 2.714975 -0.138900 3.213574 -3.197221 -3.116720 -1.736604
wb_dma_wb_slv/always_3 -2.956224 1.187150 0.373053 0.886714 -2.108500 -1.249552 0.671424 1.509586 -2.170813 1.024966 1.576967 -1.353584 0.824748 -2.868202 -3.081385 -2.382376 4.846683 -0.515843 -6.310104 0.910227
wb_dma_wb_slv/always_1 -6.332640 4.130570 1.567618 0.790576 -0.164132 -4.880270 1.220563 -0.611174 -0.790679 0.416074 -4.556383 -4.195895 0.814181 -1.789758 0.899060 -0.590377 2.393269 -3.947283 -4.593102 1.008738
wb_dma_ch_sel/always_44/case_1/cond -3.036922 -4.141147 -1.701522 -0.239034 2.078995 -2.883625 -1.952684 -0.516590 0.424854 3.226557 -1.750496 -0.038201 2.480767 0.266590 2.312585 -2.932848 5.785379 0.150474 -4.273155 -1.100026
wb_dma_rf/wire_ch0_csr -2.485814 3.097778 2.998939 -2.285658 -0.261715 -2.198449 0.149636 -2.199842 -1.156916 -0.383666 -2.483278 -3.746987 0.776752 -1.945722 0.505507 0.258023 3.515078 -1.577751 -2.697067 3.067823
wb_dma_de/wire_done 1.044029 2.118593 1.756852 0.645643 -1.825951 1.240146 1.013506 -2.442005 -2.743303 -1.327914 -0.012105 0.495747 -1.320506 -0.166511 0.190308 3.216561 -2.302300 0.306111 -1.750384 1.157525
wb_dma_ch_pri_enc/wire_pri11_out 0.189809 -1.574203 1.579085 2.462667 0.073597 -0.539893 1.770324 0.021208 0.103264 -1.592545 0.048188 3.051852 0.061984 -0.173407 1.150733 0.514966 -2.302254 -0.102202 -1.252467 -0.869156
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.525951 1.124153 1.836879 1.870803 -3.109233 2.195931 -1.146746 -2.627983 -2.097791 -2.656373 2.132113 -1.563843 -2.209646 -0.272585 -3.903554 2.080548 -2.320728 -0.043784 -0.360241 2.078952
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 2.165538 -2.578338 -0.921970 3.091484 -1.246066 1.569482 -1.832373 -0.095419 0.321495 -0.712125 2.308176 0.622385 -0.806178 0.246886 -2.535285 -0.408976 -1.241278 1.029678 0.555471 0.154896
wb_dma_de/always_13/stmt_1 1.437386 1.765155 1.008027 -0.944902 -0.577433 1.699634 0.835899 -2.652816 -2.284051 0.195274 -3.643079 3.895475 3.027993 -0.834803 0.611167 0.766135 -1.154794 0.299072 -1.060856 0.376844
wb_dma_de/always_4/if_1 0.328100 2.617204 2.842738 0.608883 -1.884376 0.120186 -0.426272 -3.770940 -1.528755 -0.273284 0.348868 1.620494 -0.249244 0.683765 0.307771 0.267043 -3.218512 0.297575 -1.341227 0.678550
wb_dma_ch_arb/input_req -0.083467 -4.227596 -0.046965 3.288704 1.001636 -1.659740 1.759500 -0.676889 -2.745539 -1.753542 2.769781 -0.157238 -2.528722 -2.086989 -0.755264 -2.117998 2.947737 -0.911990 -1.949589 4.535295
wb_dma_wb_mast/input_mast_din 0.845557 0.694249 -1.271622 0.764620 1.404587 0.153450 3.127069 3.703245 -1.365358 -0.636664 -0.348985 -2.093682 -2.210050 -1.285178 1.006117 5.164211 -0.550869 1.061828 -1.164670 0.781231
wb_dma_ch_pri_enc/wire_pri20_out 0.305100 -1.505123 1.576512 2.436548 0.076395 -0.569103 1.777290 -0.019465 0.139261 -1.568886 0.094209 3.139099 0.003066 -0.154836 1.225637 0.475185 -2.397319 -0.006124 -1.125412 -0.852026
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.117441 1.981498 -0.248880 -1.506586 1.926853 -0.731534 -0.516595 -2.271926 -0.108241 3.170903 0.945227 1.071689 0.260368 0.639235 2.772189 -2.440717 0.760271 2.338322 0.580981 1.775753
wb_dma_ch_rf/always_26/if_1/if_1 -0.509423 1.363495 0.077493 -0.906833 -1.876130 1.647359 0.914859 0.159396 -4.016720 -0.209004 -4.318628 3.171282 1.781275 -1.270110 -0.946142 -1.722273 0.342200 -2.225649 -0.995034 1.168501
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -1.938617 -2.368749 0.032580 0.421316 -0.611742 2.411935 -1.330066 -1.111507 -1.087187 -1.953348 -2.052259 -2.435918 -0.806098 1.532021 -1.506691 2.833429 0.750143 -1.695210 -2.689899 -1.535960
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.651474 1.947598 -2.353568 -0.822094 -1.156927 0.116846 -0.743141 -1.819945 -1.504994 3.232623 0.358759 1.532134 0.446552 1.552057 2.422360 -1.843330 -0.634365 0.517845 0.569187 0.423761
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.485469 -1.211765 -0.347438 0.980830 -0.566009 1.150444 -0.779567 -0.428088 -0.230987 -0.015565 1.282897 1.800816 -0.738103 0.408659 0.255942 0.299055 -1.327037 1.741037 0.892452 0.135363
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.228270 -0.200185 -0.341322 -0.728486 0.098083 0.577796 1.493596 -1.192281 -0.818130 -2.009021 -2.105908 -1.071864 0.155018 1.065507 -0.185377 0.709696 -0.497976 -2.129074 0.470027 -0.547566
wb_dma_ch_sel/wire_ch_sel -2.212704 -0.041293 2.422554 -0.737180 -1.293572 -2.433776 -2.076329 -3.719994 -0.683037 0.233464 -0.507404 -0.628798 3.443256 -1.674166 -1.890763 -1.964883 2.446392 -1.182400 -3.194847 2.076548
wb_dma_rf/inst_u19 1.210730 0.111403 1.376134 0.818165 1.945279 -1.057634 1.041142 -2.271219 -0.052713 1.430558 0.975239 3.894968 0.355503 0.502614 3.587801 -1.901924 -1.190207 2.158775 -0.782956 0.873479
wb_dma_rf/inst_u18 1.244454 0.163971 1.427476 0.870260 1.922068 -1.212202 1.103678 -2.166775 0.079380 1.337609 1.013465 3.954454 0.295884 0.508820 3.606469 -1.909243 -1.427870 2.175581 -0.599381 0.799208
wb_dma_rf/inst_u17 1.359216 0.265938 1.543359 0.926771 1.895538 -1.240604 1.110880 -2.287041 0.065337 1.346769 1.066793 4.129850 0.232893 0.463081 3.663596 -1.954318 -1.634099 2.266771 -0.541006 0.914593
wb_dma_rf/inst_u16 1.214740 0.226221 1.372269 0.801672 1.999134 -1.259130 1.099766 -2.136448 0.142582 1.460422 0.964167 3.893814 0.333657 0.468505 3.690145 -1.975464 -1.384447 2.168414 -0.555732 0.830764
wb_dma_rf/inst_u15 1.143927 0.435007 1.443996 0.838307 1.924417 -1.332004 1.095711 -2.233209 0.078122 1.512837 0.983927 3.827316 0.294044 0.420604 3.630086 -2.055497 -1.444168 2.111096 -0.560688 0.971214
wb_dma_rf/inst_u14 1.356334 0.353926 1.334514 0.803755 1.933046 -1.212014 1.088485 -2.279505 0.042357 1.502134 1.010899 4.002476 0.296535 0.496148 3.766671 -1.935416 -1.465313 2.266744 -0.477267 0.907184
wb_dma_rf/inst_u13 1.156540 0.275964 1.361815 0.800802 1.893036 -1.215078 1.099022 -2.253020 -0.007612 1.447015 0.901648 3.881671 0.355040 0.462817 3.680856 -1.870986 -1.328739 2.127796 -0.697612 0.864124
wb_dma_rf/inst_u12 1.143730 0.239624 1.545577 0.855100 1.957106 -1.139812 1.059081 -2.336275 -0.020707 1.353023 0.996217 3.862211 0.311027 0.434863 3.515498 -1.964190 -1.295157 2.101142 -0.821866 0.937070
wb_dma_rf/inst_u11 1.176390 0.291662 1.478078 0.856695 1.893142 -1.232003 1.174289 -2.315241 -0.034555 1.309473 0.962104 3.894120 0.288702 0.445155 3.595553 -1.875817 -1.380213 2.096290 -0.693032 0.944574
wb_dma_rf/inst_u10 1.281280 0.000514 1.284759 0.852946 1.872598 -1.064897 1.012383 -2.156270 -0.009472 1.432432 0.959606 3.988346 0.304086 0.557217 3.629269 -1.841899 -1.337691 2.174141 -0.653797 0.769544
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -0.844873 6.485187 2.905978 2.154047 0.730804 -0.744044 -2.061826 -1.684990 1.150751 2.594820 2.418789 -3.236816 -1.023121 1.232874 -1.824333 -0.477410 -4.667218 2.460367 -2.067647 1.953944
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.927907 -3.215948 -5.356648 0.338941 1.398041 2.789127 1.978259 -0.165761 0.083679 2.077401 2.247219 2.239114 0.259281 3.081554 3.773179 0.672432 1.950893 0.984276 -0.405678 -2.513816
wb_dma/input_wb1_ack_i -2.822811 -0.702443 2.228398 0.805676 -0.953245 0.236592 1.471111 -1.353143 -3.348259 -3.813694 -0.225693 0.532160 -2.239661 0.540076 0.185301 -1.083343 1.689370 -2.258607 -3.743500 1.795489
wb_dma/wire_slv0_we -3.029164 1.764360 0.263811 0.052668 -2.844500 -1.173125 -0.090675 1.054617 -2.135491 1.563692 1.625273 -1.863772 1.463495 -2.683455 -3.379668 -1.736826 4.636046 -0.714880 -6.231921 0.675915
wb_dma_ch_rf/reg_ch_sz_inf -1.278257 1.017260 0.448565 -1.868271 -2.464757 0.327968 -1.436779 -0.910332 -0.532841 -0.686796 -1.146932 -1.782791 0.578028 0.698928 -1.289574 1.433934 -0.221852 -1.499126 -0.158665 -1.099718
wb_dma_ch_rf -4.445585 0.558495 0.410108 -0.467165 -1.734892 1.043561 -0.459486 -1.421313 -2.342794 -0.472198 -0.736057 -4.557624 -0.048681 -0.478967 -2.148735 0.407739 4.761629 -3.438826 -5.401188 0.800673
wb_dma_ch_sel/wire_gnt_p1_d -1.615970 0.186036 2.711036 0.331922 -0.149424 -1.075519 1.259691 -0.202943 0.305855 -2.359566 -0.234618 0.070041 -0.097791 -0.546060 -0.683118 -0.093225 -0.974889 -1.684403 -0.517389 -0.064754
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.990537 1.508934 -2.325180 2.773592 -3.192950 2.526889 -0.972393 -2.535486 -3.267079 0.943490 -0.323277 0.414748 -0.056921 -0.364213 -1.482148 1.822364 -0.929321 0.452505 -2.097167 1.173375
wb_dma_ch_sel/input_ch1_txsz -1.581979 -0.662940 0.824124 1.449678 0.578081 -0.612491 3.900469 1.665599 -0.976544 -2.543252 -1.651553 0.155182 -0.265797 -1.344856 0.909463 3.200902 -0.126106 -1.771121 -2.597285 -0.508225
wb_dma/wire_ch3_txsz 1.922970 -1.756036 -1.219741 2.179312 0.187884 0.550454 0.480979 0.211782 -0.233596 0.861709 0.320523 3.057238 0.129880 0.364836 1.949907 0.604070 -1.361202 1.692041 -0.713367 -0.754234
wb_dma_ch_sel/assign_7_pri2 2.525168 -1.221889 -0.363119 0.961633 -0.537923 1.136042 -0.729463 -0.387370 -0.205702 0.005601 1.261886 1.805244 -0.714462 0.414480 0.245763 0.256018 -1.366810 1.725298 0.929906 0.129322
wb_dma_ch_pri_enc/inst_u30 0.354220 -1.579519 1.457463 2.511952 0.061883 -0.501382 1.774368 0.025828 0.087597 -1.474877 0.060554 3.242008 0.059611 -0.155723 1.319695 0.527906 -2.391631 0.025205 -1.203064 -0.865401
wb_dma/assign_3_dma_nd 3.771038 2.211233 0.389459 1.109272 0.162211 1.315400 -1.358979 -3.310620 -1.260568 2.226835 2.701324 2.141773 -1.566129 0.477605 0.899913 -1.531463 -1.955192 3.570657 0.864379 2.907210
wb_dma_ch_rf/assign_6_pointer -0.252031 -4.568028 -1.383163 3.533682 -0.921082 3.146819 -1.848962 -0.886720 -0.411614 -1.694654 -0.699248 -0.813687 -0.694048 1.951148 -1.862036 2.643586 -0.587569 -0.631092 -2.752629 -2.067709
wb_dma_ch_rf/wire_ch_adr0_dewe -0.386083 -1.336440 -0.934765 -1.704998 1.284021 -1.123034 0.138278 0.679074 1.083790 0.925085 -0.533808 0.586734 1.121073 0.548731 2.135503 -0.751807 1.417170 0.323122 0.678905 -1.035698
wb_dma_ch_pri_enc/always_2/if_1/cond 0.118492 -1.469679 1.553294 2.420399 0.127927 -0.610578 1.830631 -0.064274 0.070379 -1.430650 0.017932 3.076488 0.099177 -0.169809 1.283961 0.421179 -2.261024 -0.081599 -1.328819 -0.799662
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 1.917872 -1.712927 -1.263970 2.148468 0.195062 0.539970 0.460763 0.207343 -0.224794 0.861286 0.317206 2.999969 0.139117 0.348239 1.929135 0.627420 -1.323230 1.650789 -0.736344 -0.779219
wb_dma_ch_sel/input_ch0_txsz 2.021918 3.040381 -1.692386 0.718873 -2.794053 2.046567 0.178567 -2.872819 -3.988663 1.387647 -1.589492 1.336826 0.004830 -0.186787 1.111902 2.659575 -1.060575 0.809350 -1.918840 1.073181
wb_dma_ch_sel/always_2 3.837650 1.967947 0.446054 1.125523 0.138817 1.554821 -1.476801 -3.427226 -1.355776 2.128782 2.785161 2.107340 -1.595574 0.499598 0.676871 -1.496730 -1.809828 3.635036 0.694748 2.966726
wb_dma_ch_sel/always_3 3.384236 -0.360865 -2.003293 4.335387 0.051427 2.268800 0.093373 -0.943108 -1.941241 1.079025 2.354770 0.877719 -1.868184 -0.505705 -0.567894 1.125795 -0.901984 2.718645 -1.585871 2.398283
wb_dma_rf/input_de_txsz_we 3.358712 3.952595 -1.433687 -1.462196 -3.008633 0.773002 -0.222736 -1.140282 -2.035329 0.645516 0.377262 -0.596644 -2.083076 0.447321 1.453638 3.480279 -2.942778 1.697030 2.864058 0.871856
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.697509 -3.588506 -1.018223 2.153271 -0.635025 0.465000 -0.642788 0.569530 -0.657984 0.541978 0.566592 2.670855 -0.511428 0.465739 1.537139 -0.075871 0.579362 0.802697 -1.985496 -1.053826
wb_dma_ch_sel/assign_145_req_p0 0.597522 2.051760 -2.321715 -0.960440 -1.174033 0.140220 -0.856844 -1.894920 -1.515400 3.318291 0.377115 1.429075 0.538192 1.630222 2.310948 -1.952008 -0.568521 0.501695 0.574602 0.413033
wb_dma_de/always_3/if_1/if_1/cond -0.829881 1.107854 -1.702686 0.461505 -0.606395 -0.135624 0.796335 1.061371 -0.695749 0.592435 0.417764 -0.535786 -0.462487 -0.105800 -0.495263 -1.876775 0.232493 -1.723700 1.056113 0.728124
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.692662 -3.836049 -1.007207 2.299085 -0.600868 0.522156 -0.682618 0.689589 -0.655650 0.515846 0.603216 2.683196 -0.500733 0.406697 1.465942 -0.115824 0.628868 0.760984 -2.058003 -1.063029
wb_dma_rf/always_1/case_1 -6.185287 2.390543 2.380116 0.899605 -3.458184 -2.930904 -1.616156 -4.193435 -1.764785 -2.844800 -5.898417 -6.066701 -0.788692 0.381114 -2.769607 -2.017308 4.425517 -3.894620 -4.685949 0.330023
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.421040 0.759260 -0.407837 -0.620536 -2.358067 -1.874483 0.676321 -1.345073 -1.691727 -1.035820 -2.731890 -0.701706 0.412784 0.616471 -0.012285 -1.855586 0.034112 -2.550950 -0.759844 -1.267130
wb_dma_ch_sel/assign_99_valid/expr_1 -1.497428 1.132850 -2.819658 0.292031 1.977901 3.043247 -1.843329 -3.142367 -0.035843 4.521438 0.746907 -1.131925 3.143023 1.164331 -2.059455 -2.622069 3.881356 0.193257 -3.124380 0.874157
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.063828 1.908441 -0.091470 -1.504933 1.900293 -0.600062 -0.596065 -2.347023 -0.148566 3.059496 1.012431 0.977689 0.233468 0.625709 2.536507 -2.391877 0.833781 2.330250 0.502035 1.819407
wb_dma_wb_slv/reg_slv_adr -6.393405 4.227478 1.533374 0.838109 -0.224797 -4.877123 1.378650 -0.442253 -0.809722 0.426588 -4.480213 -4.097795 0.798513 -1.768194 0.991824 -0.520118 2.217736 -4.049557 -4.575890 0.958597
wb_dma_ch_sel/assign_8_pri2 2.444287 -1.243980 -0.373344 1.001933 -0.497234 1.128259 -0.724627 -0.434852 -0.235219 0.025225 1.236573 1.803444 -0.706743 0.398036 0.265114 0.305504 -1.324585 1.720301 0.831651 0.130926
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.262444 1.033190 0.508167 -1.950017 -2.575205 0.315192 -1.429483 -0.953184 -0.570140 -0.779161 -1.154470 -1.766795 0.591992 0.727413 -1.281181 1.526409 -0.336777 -1.531040 -0.095434 -1.183363
wb_dma_wb_mast/wire_wb_cyc_o -1.599098 0.183781 2.731983 0.310752 -0.097935 -1.024713 1.265195 -0.235559 0.300748 -2.338260 -0.255115 0.100962 -0.059598 -0.508419 -0.668797 -0.142917 -0.960330 -1.682324 -0.495264 -0.072976
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.568407 -0.799222 -0.490892 -0.382481 -0.878417 0.874149 -0.280554 1.090969 -1.298884 -0.337367 0.280673 -1.531199 -0.304878 -0.502971 -1.549213 0.222371 2.302999 -0.817477 -2.791270 -0.549199
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.297216 -1.537906 1.492839 2.493513 0.105070 -0.519686 1.771715 -0.025097 0.076622 -1.480853 0.072188 3.170785 0.093477 -0.146553 1.264866 0.505214 -2.358474 0.012203 -1.241005 -0.836986
wb_dma/wire_paused -1.328866 -0.209483 -0.443605 -0.656046 0.202449 0.615500 1.533333 -0.960485 -0.758546 -1.941586 -2.065224 -1.228863 0.088698 1.004102 -0.223351 0.712326 -0.342021 -2.178486 0.408173 -0.506409
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.508202 -0.541375 1.721623 -2.462441 -5.048240 -2.853301 -1.956419 -4.834433 -2.211013 -1.460542 0.525154 -1.208969 1.766081 0.126820 -0.874522 -0.763667 1.720308 -2.603191 -2.076183 0.613603
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -1.425631 0.118302 2.809061 0.421913 -0.141566 -1.090607 1.358383 -0.188032 0.341075 -2.417778 -0.208472 0.374345 -0.096486 -0.529414 -0.546380 -0.126020 -1.236682 -1.573183 -0.346679 -0.139974
wb_dma_de/assign_67_dma_done_all 2.446872 2.059163 -0.996365 0.273302 -1.734558 2.223104 -0.223381 -2.306866 -3.183532 1.076621 0.073333 0.209511 -1.174142 0.381373 0.905376 3.437992 -1.148119 1.869977 -1.556941 1.299517
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.196067 -0.957807 -0.777308 -0.522193 2.740279 1.476200 2.090096 -3.844306 -0.558807 -0.932311 0.893814 -2.785208 2.465782 0.999213 -1.325752 1.499924 2.126669 -1.869654 -2.318295 2.135340
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.510977 -4.897455 -1.665911 4.404737 -1.348445 0.983822 -1.687407 0.803027 -0.242719 -0.095834 1.678007 1.609105 -0.642909 0.295596 -1.164070 -0.799490 0.578580 0.188278 -2.318211 -0.905549
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.047805 3.641040 -0.933023 -0.464845 2.783860 -1.524070 0.945808 -1.011872 -0.558826 3.532041 1.582056 -0.478815 -0.956069 -1.558094 1.667613 -3.733922 1.606320 0.840242 2.121652 4.606841
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.220959 -1.325322 -2.517547 3.661328 1.365821 -0.743732 -0.668654 0.167682 -0.578365 3.246444 3.036363 0.807148 -1.509353 -1.265591 0.517660 -4.379334 2.186086 0.810107 -0.076688 3.361132
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.620403 -3.787957 -1.080646 2.229194 -0.595123 0.448987 -0.599044 0.637550 -0.669847 0.589495 0.524423 2.744220 -0.474219 0.423270 1.576245 -0.118830 0.684384 0.797988 -2.137304 -1.105159
wb_dma_ch_sel/always_39/case_1/stmt_4 2.512269 -1.236117 -0.367559 0.964659 -0.549047 1.171390 -0.716075 -0.459311 -0.225534 -0.008850 1.286788 1.821536 -0.748286 0.393036 0.265477 0.298740 -1.333773 1.721066 0.881911 0.151714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.293357 -1.614796 1.595964 2.521975 0.067284 -0.565752 1.793349 0.015741 0.133112 -1.600342 0.075394 3.156659 0.039636 -0.188525 1.205867 0.486099 -2.393933 -0.076644 -1.227905 -0.852368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.874031 3.364626 -0.997214 -0.520162 2.767940 -1.503513 0.918851 -0.818328 -0.497217 3.381452 1.432440 -0.601314 -0.874328 -1.531291 1.608135 -3.619949 1.785308 0.668827 2.008325 4.426902
wb_dma_ch_pri_enc/wire_pri14_out 0.225358 -1.480813 1.506686 2.469718 0.103154 -0.582720 1.783552 -0.053812 0.081653 -1.428356 0.035260 3.101848 0.090973 -0.172128 1.226762 0.468751 -2.267519 -0.048605 -1.263829 -0.823989
wb_dma_ch_sel/always_39/case_1/stmt_1 3.921011 1.995360 0.410626 1.160620 0.127282 1.442864 -1.397707 -3.305578 -1.246860 2.145771 2.772736 2.197958 -1.606519 0.512054 0.830247 -1.474504 -1.968298 3.700414 0.895738 2.896026
wb_dma_rf/wire_ch6_csr -2.622185 0.390733 -0.356648 -0.911628 0.946797 3.528551 -0.636927 0.039072 -1.988867 1.296789 -0.473537 -2.648072 0.057643 0.330748 -1.298550 1.494501 3.488957 -1.577310 -4.274737 0.746183
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.623815 4.698588 -0.481336 -0.433597 0.139033 -1.825586 0.533685 -1.023421 0.126039 2.488155 0.767168 0.603660 -0.857624 0.045607 2.696430 -1.381158 -2.310431 1.572699 2.688076 1.476437
wb_dma_wb_if/input_wb_we_i -1.508164 6.266776 0.532049 -2.253031 3.388111 -4.712582 4.699515 2.941754 1.701897 2.145617 2.547312 -1.210425 -1.058299 0.540955 4.778701 0.240962 -4.317686 0.671310 2.506104 1.011096
wb_dma_ch_sel/assign_141_req_p0 0.665675 1.939877 -2.350817 -0.909136 -1.032556 0.106103 -0.889391 -1.845812 -1.397856 3.392541 0.458367 1.417159 0.499773 1.581183 2.287428 -2.092318 -0.484833 0.564344 0.677330 0.499360
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.902640 2.595656 0.650976 -1.075617 3.575777 -1.525630 0.035232 -2.002894 0.322984 3.190792 1.274390 -0.072907 -0.500498 -1.502705 2.209226 -2.182002 1.592003 2.631423 1.329197 3.977681
wb_dma_ch_sel_checker -0.588791 -0.507566 -0.831076 1.162993 0.710541 -0.558952 1.173556 0.658822 -0.006777 0.766340 -0.937782 1.146613 0.807073 -0.049694 1.589244 0.380228 -0.042342 -0.083684 -1.598574 -0.850400
wb_dma_ch_rf/reg_ch_dis 0.775780 2.446766 -0.862799 -0.298149 -1.072914 1.709098 1.699426 -1.544211 -3.003399 0.734559 -3.185956 3.526878 2.575665 -0.928998 0.259465 -0.756491 -0.855031 -1.192823 -0.330085 1.018854
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.583864 -2.993565 -1.740224 4.208590 -0.527257 1.042697 -0.676644 0.461887 0.300369 0.088651 1.458705 1.671913 -0.035477 0.187072 -1.037750 -0.106743 -1.175788 0.962697 -0.967971 -0.595830
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944889 3.547145 -1.012122 -0.478595 2.812853 -1.633622 0.918443 -0.867794 -0.412446 3.568418 1.550723 -0.558534 -0.939843 -1.548606 1.730607 -3.867541 1.703958 0.802239 2.190743 4.502145
wb_dma_ch_rf/wire_pointer_we -1.401364 -0.929338 -0.552904 -0.430321 -0.790483 0.807133 -0.321692 1.254227 -0.992497 -0.236457 0.354073 -1.464143 -0.268812 -0.482132 -1.481641 0.158714 2.171267 -0.721765 -2.541951 -0.689258
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.392518 1.268568 1.087897 -1.864719 1.728269 0.015845 0.596318 0.345702 1.249179 0.506296 2.173723 -1.275092 0.228477 1.087284 0.620978 2.269075 -1.491852 1.407302 -0.433859 -0.288661
wb_dma_wb_slv/always_3/stmt_1 -2.698362 1.328850 0.219224 0.817331 -2.161375 -1.168289 0.527473 1.799612 -2.002938 1.352178 1.685113 -0.961257 1.037631 -2.822360 -2.983682 -2.474887 4.546441 -0.342223 -6.121921 0.673339
wb_dma_ch_rf/always_2/if_1/if_1 1.668561 -3.087507 -1.780171 4.340127 -0.515815 1.036592 -0.589693 0.528992 0.275018 0.106674 1.438930 1.859404 -0.009150 0.166027 -0.888388 -0.047624 -1.275259 0.987402 -1.069667 -0.655121
wb_dma_pri_enc_sub/assign_1_pri_out 0.317750 -1.578850 1.465087 2.447563 0.087060 -0.493757 1.766681 0.046199 0.116791 -1.472224 0.060415 3.154613 0.061827 -0.146585 1.250697 0.498021 -2.350694 0.020981 -1.193028 -0.833871
wb_dma_ch_sel/input_ch0_adr0 -1.487454 0.403337 -3.104629 0.172131 3.062221 -2.108603 -0.898889 1.137588 2.428595 5.646388 -2.375711 0.424407 3.101485 -0.186242 3.523916 -2.367712 3.391387 0.991646 -1.591297 -1.820446
wb_dma_ch_sel/input_ch0_adr1 -0.827791 1.113151 -1.775398 0.467978 -0.596633 -0.168161 0.844741 1.070982 -0.677182 0.627875 0.431559 -0.467362 -0.436374 -0.137703 -0.471582 -1.998635 0.205386 -1.739148 1.108508 0.755812
wb_dma_wb_slv/assign_4 -2.776407 0.126429 1.333804 -0.652481 -0.725578 -1.230813 0.728141 -2.018002 -0.670847 -4.411397 1.149990 -5.233733 -3.041617 -0.066147 -0.859097 -0.199042 5.782155 -2.051691 -0.959815 3.352782
wb_dma_wb_mast/input_wb_data_i -2.953176 -1.834309 -0.388674 -1.582093 0.703463 0.011962 -0.419798 1.455274 -4.113193 -0.109095 -1.813533 -3.281950 -1.391451 0.980875 -0.576065 1.783301 2.211864 -0.921671 -4.785373 1.154455
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.452366 -4.848237 -1.602016 4.315289 -1.398827 0.900347 -1.683945 0.785799 -0.240238 -0.112161 1.601801 1.576683 -0.639443 0.266794 -1.171994 -0.776049 0.581887 0.164405 -2.326575 -0.913377
wb_dma_de/wire_adr1_cnt_next1 1.989585 -0.306005 0.995622 2.343435 2.048080 1.057859 -0.741218 0.219333 1.068292 -0.024266 -0.161201 0.201817 1.299083 -2.964717 -4.159143 -1.613204 0.067149 0.497592 1.028628 2.677380
wb_dma_ch_sel/inst_u2 -1.492852 0.171528 2.672976 0.351055 -0.154339 -1.061919 1.273942 -0.207246 0.299281 -2.317735 -0.189295 0.228199 -0.094159 -0.512338 -0.618834 -0.146322 -1.083410 -1.564259 -0.399912 -0.101795
wb_dma_ch_sel/inst_u1 2.254469 -3.065931 -2.945399 3.888067 3.915619 0.768018 0.290651 0.562705 -1.905441 3.173589 1.127864 1.309651 0.342988 -3.073682 -1.083634 -3.124068 3.768001 1.523713 -1.786587 5.094996
wb_dma_ch_sel/inst_u0 0.194377 -1.499310 1.555994 2.412435 0.020950 -0.549898 1.775449 0.002529 0.068895 -1.590802 0.040188 2.998496 0.054788 -0.172735 1.162194 0.487635 -2.255920 -0.139438 -1.238202 -0.833944
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.261792 -1.455483 1.602847 2.403187 0.040320 -0.557036 1.738987 -0.041423 0.098475 -1.516199 0.072852 2.999999 0.025256 -0.173974 1.160921 0.461522 -2.292820 -0.076008 -1.206269 -0.777940
wb_dma/wire_adr0 -2.931110 -3.952031 -1.655396 -0.017474 2.052688 -2.866962 -1.902069 -0.403366 0.414290 3.265416 -1.803464 0.007548 2.396293 0.205209 2.265603 -2.846116 5.554601 0.209246 -4.289648 -1.069567
wb_dma/wire_adr1 -0.816267 -0.345666 -2.227712 2.742700 -1.276823 0.412037 -0.310173 1.248675 -0.125545 -0.027174 1.540585 -1.248698 -0.509449 -0.193375 -3.031796 -2.548098 -0.040520 -2.052438 0.708692 0.735211
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.305798 -0.291968 -2.101798 1.770908 -0.898170 -0.571092 -2.051043 -0.669568 -0.882695 2.704087 1.957796 -0.638980 -0.988811 -0.612560 -0.454764 -2.986464 1.729146 -0.405383 0.112482 2.247689
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.610202 -3.759160 -1.072820 2.259306 -0.672153 0.491256 -0.676222 0.674139 -0.693719 0.522520 0.571219 2.646021 -0.501331 0.456945 1.489874 -0.089093 0.648280 0.761782 -2.116862 -1.133286
wb_dma_ch_rf/assign_18_pointer_we -1.421463 -0.888040 -0.513563 -0.419519 -0.841369 0.871676 -0.285149 1.178364 -1.080000 -0.384488 0.292960 -1.454766 -0.316260 -0.409132 -1.438855 0.264358 2.046345 -0.778641 -2.468454 -0.701071
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.435789 1.278986 0.993962 -1.807995 1.684464 -0.006423 0.636750 0.359135 1.171649 0.487461 2.205968 -1.212830 0.245644 1.048133 0.590155 2.137783 -1.449773 1.311258 -0.417699 -0.230110
wb_dma_ch_sel/wire_req_p0 1.361338 -4.361578 -2.465279 2.878679 0.974404 -0.759856 0.706664 -0.244294 -3.067615 0.090494 2.735824 -0.426448 -2.536397 -1.731695 -0.287131 -1.636523 3.743672 0.488488 -1.397105 4.548797
wb_dma_ch_sel/wire_req_p1 -1.581883 0.211369 2.823902 0.372123 -0.069588 -1.088724 1.331759 -0.244454 0.328520 -2.356163 -0.207198 0.207464 -0.072744 -0.547178 -0.613326 -0.153185 -1.058259 -1.643923 -0.478835 -0.080171
wb_dma/wire_ndnr 3.319623 -0.338698 -1.963121 4.342903 0.044502 2.318870 -0.028730 -1.010702 -1.922680 1.022430 2.414608 0.692708 -1.833954 -0.516608 -0.797855 1.033530 -0.797826 2.603101 -1.598548 2.456817
wb_dma_de/reg_mast0_drdy_r 1.992026 -3.413206 -3.098940 0.270375 1.405155 0.491643 1.991074 2.130661 -0.495312 0.637350 -0.756222 2.201226 0.190726 0.124960 3.825355 2.950004 1.059619 1.822399 -0.592378 -1.284391
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.142099 -1.464869 1.515090 2.419722 0.107559 -0.555884 1.819182 -0.016097 0.036859 -1.469584 -0.001214 3.014582 0.101080 -0.174703 1.218472 0.456696 -2.227859 -0.098498 -1.334754 -0.795836
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -3.549607 -1.620083 1.598484 -2.295682 2.908963 -1.647809 -2.520729 -1.461522 1.228180 2.450986 -0.689151 -1.723893 2.463116 1.186168 1.088746 -1.083111 4.284176 1.307430 -4.945677 -0.547025
wb_dma_ch_sel/assign_137_req_p0 0.528712 1.951285 -2.393670 -0.910223 -1.038339 0.113377 -0.797955 -1.810346 -1.486566 3.466985 0.414246 1.457622 0.574199 1.617681 2.378834 -2.099799 -0.409153 0.521368 0.506631 0.455657
wb_dma_rf/wire_pointer2 -0.576504 -0.520693 -0.884592 1.219904 0.734312 -0.615916 1.272681 0.679897 -0.008106 0.829506 -0.963698 1.278760 0.872615 -0.036704 1.698608 0.387109 -0.028532 -0.069229 -1.640394 -0.941312
wb_dma_rf/wire_pointer3 1.943995 -1.742546 -1.206667 2.139932 0.168388 0.590193 0.440461 0.256549 -0.258853 0.827567 0.343609 2.973594 0.116171 0.348107 1.854104 0.695426 -1.385112 1.622668 -0.704167 -0.776673
wb_dma_rf/wire_pointer0 -0.137041 -4.669755 -1.452858 3.602247 -0.868958 3.276964 -1.913004 -0.877947 -0.521251 -1.711217 -0.611401 -0.802287 -0.757269 1.903076 -1.928851 2.711230 -0.620814 -0.548439 -2.829610 -1.973497
wb_dma_rf/wire_pointer1 1.914857 -1.782471 -1.243330 2.143097 0.175574 0.544282 0.463164 0.243341 -0.219595 0.804529 0.327334 3.004682 0.123454 0.388135 1.895962 0.649409 -1.344284 1.644192 -0.774059 -0.759385
wb_dma_rf/wire_sw_pointer0 -1.241050 -0.785989 0.986372 -0.536846 -0.822767 0.275741 -0.605897 1.170809 -1.782596 -0.756601 -1.620959 0.037891 -0.516461 -0.537511 -1.198502 -0.909499 1.363710 -1.038999 -1.328043 0.582492
wb_dma_de/always_21/stmt_1 1.957024 -3.451336 -3.132939 0.277860 1.446211 0.518059 1.958229 2.159199 -0.498653 0.685993 -0.723938 2.235088 0.212929 0.145229 3.861186 2.914863 1.114009 1.839329 -0.640202 -1.286538
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 3.148000 0.533379 -2.887301 4.806622 -0.907954 2.169009 0.495862 -1.448082 -2.792150 1.441923 0.718942 1.909856 -0.679049 -1.173151 -0.338679 0.484231 -0.624470 1.747560 -1.959982 2.333751
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.313284 5.004818 -0.853731 -1.134042 -1.616802 -2.059983 0.344006 -1.250595 -0.509223 2.486886 -1.422434 0.041910 0.574026 0.705301 2.905080 0.461959 -2.493902 -0.085799 0.764656 -0.615912
wb_dma_ch_arb/input_advance 3.886633 1.955624 0.466995 1.154785 0.137276 1.485125 -1.452800 -3.415944 -1.343778 2.130498 2.776656 2.248522 -1.545991 0.498052 0.731152 -1.513377 -1.881819 3.682095 0.742516 2.975507
wb_dma_de/always_7/stmt_1 3.205556 2.610667 -0.208093 -0.917585 -2.501755 2.805076 -1.463846 -2.912935 -3.071823 0.272808 1.113930 -0.901853 -2.081362 0.446689 -0.599554 3.072909 -1.313602 2.068124 0.357436 2.182585
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.119647 0.245462 1.417862 0.812797 1.916060 -1.240695 1.122715 -2.157298 0.036693 1.338150 0.960666 3.858505 0.272569 0.468236 3.572764 -1.909348 -1.392701 2.054816 -0.652707 0.846649
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.713324 -3.779307 -1.127324 2.221955 -0.641769 0.430053 -0.630503 0.609684 -0.700340 0.595768 0.530461 2.821527 -0.520839 0.467661 1.718491 -0.126273 0.608132 0.819299 -2.059311 -1.159769
wb_dma_de/always_3/if_1/cond -0.895482 1.059333 -1.687996 0.541754 -0.609180 -0.086171 0.852178 0.986612 -0.717426 0.559241 0.412361 -0.486315 -0.436915 -0.077700 -0.479776 -1.847570 0.186702 -1.724281 0.930242 0.711578
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.909447 2.643424 0.675559 -1.083536 3.597075 -1.581207 0.155574 -1.868804 0.315136 3.160869 1.186971 -0.078794 -0.534338 -1.547321 2.271817 -2.126150 1.496766 2.564713 1.422949 3.948317
wb_dma_ch_sel/assign_101_valid -1.349707 1.089916 -2.653351 0.280828 1.765350 3.090971 -1.874611 -3.177334 -0.015771 4.283076 0.736207 -1.015442 3.068695 1.294055 -2.229515 -2.575248 3.526117 0.234788 -2.993623 0.786847
wb_dma_ch_sel/assign_98_valid -1.569376 1.081292 -2.768919 0.390338 1.817884 3.130715 -1.738765 -3.223288 -0.107656 4.320957 0.602416 -1.105077 3.180831 1.351223 -2.079054 -2.382039 3.658119 0.135762 -3.334424 0.655588
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.036792 1.824255 -0.185282 -1.598074 2.017569 -0.769179 -0.572508 -2.265041 -0.016707 3.107654 0.947047 1.055744 0.294293 0.670402 2.717067 -2.474501 0.857174 2.335454 0.569831 1.752275
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.006109 3.578765 -0.977848 -0.635091 2.824302 -1.577768 0.850813 -1.091192 -0.459527 3.681529 1.496011 -0.477043 -0.825941 -1.484777 1.854545 -3.678297 1.726422 0.936917 1.984355 4.470178
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.243134 -1.544010 1.557166 2.444415 0.064183 -0.560462 1.764529 0.037732 0.092324 -1.562228 0.086663 3.078327 0.024313 -0.208042 1.200577 0.492643 -2.345369 -0.049032 -1.177356 -0.806440
wb_dma_rf/wire_ch7_csr -2.668508 0.463180 0.010709 -0.814083 1.101888 3.510017 -0.703835 0.072683 -1.975449 1.257558 -0.600709 -2.646943 0.018860 0.156901 -1.433305 1.389401 3.509911 -1.548201 -4.456432 0.923270
wb_dma_ch_sel/reg_csr -1.835582 2.182640 3.855173 -2.445454 1.026161 -0.715069 -1.439473 0.492200 -0.694437 0.738570 -1.932347 -3.335684 -1.780414 -0.532126 2.178787 3.697665 1.084576 0.617449 -3.419805 0.797142
wb_dma_de/reg_next_state -1.804397 0.875745 -0.479678 -0.599432 1.064925 -1.004088 2.228047 -4.470377 -1.254033 -0.876354 0.754503 -2.955286 2.047012 1.157389 -1.117950 0.480402 0.227734 -0.795036 -2.220754 1.988383
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.813286 4.499269 1.100111 4.108165 3.613362 -0.319346 -1.887632 -1.453144 1.641340 5.095832 1.914130 -0.664221 -0.405470 1.077587 1.208196 0.388968 -3.771722 6.308320 -3.846325 1.697455
wb_dma_de/always_11/stmt_1/expr_1 -0.892956 0.997080 -1.609386 0.424576 -0.578471 -0.085380 0.781305 1.019658 -0.683886 0.512038 0.338286 -0.502314 -0.424497 -0.086198 -0.472546 -1.759504 0.227576 -1.663257 0.909363 0.671890
wb_dma_ch_rf/input_ptr_set 1.837015 -1.727268 -1.215197 2.154171 0.173365 0.573555 0.453520 0.227917 -0.272707 0.847987 0.294383 2.925195 0.154361 0.363586 1.843272 0.657993 -1.245026 1.634962 -0.822264 -0.710376
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.888077 -0.329508 -2.238662 2.711910 -1.270975 0.365368 -0.287627 1.263254 -0.110557 -0.018298 1.521387 -1.307176 -0.513237 -0.178421 -3.030885 -2.558707 -0.004106 -2.106970 0.708161 0.742488
wb_dma_ch_sel/assign_12_pri3 1.744964 -1.645101 -1.162623 2.045665 0.190756 0.513734 0.489487 0.184875 -0.248004 0.788181 0.282061 2.870940 0.139780 0.345919 1.843071 0.622695 -1.217150 1.552094 -0.788269 -0.712315
wb_dma_de/assign_65_done/expr_1/expr_1 0.388881 2.587043 2.734321 0.617312 -1.878677 0.186963 -0.451587 -3.769313 -1.549849 -0.141252 0.391075 1.601349 -0.240561 0.668138 0.247316 0.294444 -3.119652 0.369839 -1.401553 0.726445
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.917997 -1.786716 -1.183321 2.104217 0.165619 0.609922 0.450539 0.231772 -0.198025 0.744755 0.315581 2.937296 0.105309 0.322653 1.799662 0.677720 -1.342629 1.608878 -0.707983 -0.728776
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -1.551638 0.129227 2.813283 0.424123 -0.145239 -1.082169 1.344853 -0.193350 0.344799 -2.411198 -0.243399 0.251356 -0.075604 -0.547360 -0.632104 -0.130346 -1.117440 -1.627353 -0.403624 -0.134479
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.841626 2.594271 0.576858 -1.118866 3.497855 -1.652369 0.218186 -1.786863 0.358634 3.119849 1.139054 -0.037441 -0.472836 -1.501416 2.404648 -2.022645 1.472072 2.558472 1.411991 3.828109
assert_wb_dma_ch_sel/input_valid 2.521061 -1.270835 -0.355830 0.981612 -0.553553 1.164155 -0.748831 -0.389267 -0.220984 -0.033068 1.285955 1.834785 -0.732210 0.389723 0.261382 0.305819 -1.350111 1.755212 0.961147 0.138201
wb_dma/input_wb0_stb_i 0.283366 4.219210 -3.071815 -1.521129 0.756800 -2.865996 1.443611 0.602131 0.354426 3.865122 0.528779 0.685181 -0.191184 0.452974 4.102528 -3.829704 -0.550876 0.076033 4.019025 1.180424
wb_dma/wire_ch1_csr -2.243666 3.481636 0.074728 -1.774422 1.640496 4.029905 0.630641 1.040495 -1.140194 2.068556 -1.788520 -1.830223 0.600784 -0.336373 -0.275651 2.030587 2.466465 -1.618376 -2.905835 0.302904
wb_dma_rf/assign_5_pause_req -2.510275 -1.299199 2.274022 -2.186511 -2.967355 -2.891167 0.377173 -5.991748 -2.316224 -2.413862 -0.413362 0.814339 1.526246 1.431068 1.758691 -1.270618 0.136992 -2.749748 -1.637590 0.239400
wb_dma_de/always_12/stmt_1 0.459677 2.565559 2.807412 0.669097 -1.877640 0.183028 -0.445463 -3.711433 -1.457257 -0.256297 0.399498 1.708558 -0.289450 0.653031 0.307220 0.261210 -3.297763 0.410974 -1.247878 0.665946
wb_dma_wb_if/wire_wb_ack_o -1.485385 -0.777865 -0.460234 -0.634681 -1.620498 0.818219 0.319092 -0.174947 -2.862451 -2.579435 -0.278981 -0.675002 -2.061208 0.862592 0.171450 -0.140929 2.189681 -1.613239 -1.440812 1.126248
wb_dma_ch_rf/always_5/if_1/block_1 -1.526182 -0.730873 -0.554472 -0.296827 -0.820026 0.696550 -0.268622 1.182906 -1.078681 -0.171712 0.320461 -1.517626 -0.158722 -0.620684 -1.570159 -0.021959 2.308926 -0.771703 -2.708582 -0.531066
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.131919 0.171280 1.512877 0.889764 1.896194 -1.110316 1.031404 -2.358139 -0.080874 1.318686 1.006495 3.784564 0.290020 0.457771 3.423158 -1.874656 -1.245421 2.104791 -0.908161 0.984578
wb_dma_ch_arb/assign_1_gnt 1.028289 -2.867759 -0.363804 4.108642 3.917378 -0.310062 1.357239 0.039034 -1.473463 1.293846 1.169393 1.781255 0.313271 -3.331099 -1.282472 -3.429779 2.646843 0.334015 -2.063522 5.014419
wb_dma_rf/input_dma_err 1.088190 0.443681 1.438562 0.790425 1.903423 -1.182116 1.112219 -2.330783 -0.074245 1.502074 0.954233 3.724146 0.271517 0.447232 3.569494 -1.900842 -1.243695 2.101799 -0.799135 1.012140
wb_dma/wire_wb0_addr_o -0.910446 1.076363 -1.725856 0.458505 -0.642448 -0.093907 0.839951 1.019097 -0.715927 0.559696 0.391578 -0.557931 -0.435893 -0.085843 -0.523166 -1.880326 0.230568 -1.795757 0.942879 0.707705
wb_dma_de/assign_73_dma_busy/expr_1 -0.200227 -1.806343 1.208707 -1.401827 -5.438880 -1.699588 -2.648442 -4.529119 -2.049430 -1.580982 1.704230 0.141506 0.845005 0.345135 -0.880971 -0.381247 0.529757 -1.080271 -0.915073 0.578673
wb_dma/input_dma_nd_i 3.930965 2.009438 0.487040 1.150170 0.113117 1.516185 -1.453280 -3.379078 -1.320415 2.091177 2.803429 2.160306 -1.639645 0.519772 0.692397 -1.464470 -1.990818 3.713342 0.870722 2.942828
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.586875 -0.330187 -0.455424 -3.631084 -1.178304 -0.830338 -1.291433 -0.224255 0.553108 0.204397 -1.716199 -1.071264 1.720442 1.291744 0.927704 0.758331 1.036066 -1.063794 0.618420 -2.268444
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.630849 -0.347526 -0.373446 -3.658099 -1.267784 -0.821637 -1.272170 -0.286055 0.499752 0.142831 -1.745563 -1.071076 1.685637 1.307698 0.889979 0.796396 1.026880 -1.119520 0.565303 -2.252648
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -1.567988 0.110445 2.794214 0.405581 -0.171518 -1.068764 1.325842 -0.221648 0.299138 -2.420857 -0.217976 0.206102 -0.101576 -0.531572 -0.667433 -0.111533 -1.044777 -1.671813 -0.495690 -0.113970
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.221191 0.058383 1.544815 0.967390 1.926353 -1.194224 1.207523 -2.164698 0.006651 1.228801 0.918288 4.151209 0.318153 0.451659 3.690047 -1.845725 -1.512251 2.077672 -0.693934 0.775790
wb_dma_ch_sel/assign_3_pri0 3.856503 1.952465 0.490824 1.190802 0.121778 1.494732 -1.441165 -3.390442 -1.336612 2.108929 2.787254 2.155302 -1.591583 0.479359 0.714562 -1.475100 -1.907128 3.637134 0.756553 2.970015
wb_dma_de/always_23/block_1/stmt_8 -0.881839 1.078462 -1.766053 0.470537 -0.587133 -0.122719 0.843481 1.091362 -0.685265 0.571926 0.415703 -0.542134 -0.432078 -0.126301 -0.522075 -1.919939 0.235018 -1.762159 1.016919 0.755899
wb_dma_ch_arb/always_2/block_1/stmt_1 1.120547 -3.190677 -0.271920 4.247147 3.864379 -0.197653 1.346375 0.098402 -1.642940 1.013258 1.113843 1.843989 0.249910 -3.534177 -1.515335 -3.357619 2.789839 0.247260 -2.091197 5.122500
wb_dma_de/always_23/block_1/stmt_1 -1.853020 0.518019 -0.590783 -0.403726 1.084117 -0.778970 2.249792 -4.587139 -1.177865 -1.095835 0.770175 -2.810768 2.054101 1.429842 -1.094681 0.513071 0.165569 -0.883492 -2.210770 1.721349
wb_dma_de/always_23/block_1/stmt_2 2.598640 2.161264 -1.024965 0.266365 -1.770533 2.139528 -0.193807 -2.246355 -3.115682 1.104829 0.124918 0.423115 -1.204068 0.400009 1.088376 3.298265 -1.402150 1.952954 -1.289872 1.274794
wb_dma_de/always_23/block_1/stmt_4 1.845075 1.660649 -2.453759 -0.878917 -1.575757 1.221183 0.156245 -2.403098 -3.106301 2.170303 -2.028684 1.926730 1.039874 0.254886 2.930490 2.016235 0.325864 1.255033 -1.345033 0.279253
wb_dma_de/always_23/block_1/stmt_5 3.294599 2.471123 -0.472291 2.867578 2.104868 -0.162278 1.280512 -0.182466 -1.255718 3.107405 1.814131 2.265915 -1.893378 -0.074354 3.189529 0.917287 -3.302721 4.398029 -1.275176 2.217392
wb_dma_de/always_23/block_1/stmt_6 1.660632 4.648966 -0.536513 -0.402273 0.207485 -1.822747 0.575276 -1.045188 0.083580 2.541658 0.787285 0.666073 -0.844304 0.080245 2.687179 -1.393453 -2.290298 1.620960 2.675442 1.480585
wb_dma_rf/inst_u25 1.116099 0.149339 1.382695 0.817107 1.869929 -1.255430 1.164546 -2.127697 -0.003038 1.348224 0.852881 3.963220 0.354590 0.459907 3.740457 -1.853367 -1.322815 2.039433 -0.702490 0.796229
wb_dma_wb_mast/input_mast_go -1.464816 0.150556 2.651646 0.353431 -0.114318 -1.035745 1.269528 -0.248924 0.305128 -2.230733 -0.182820 0.257994 -0.070460 -0.517444 -0.593908 -0.157047 -1.045769 -1.517139 -0.425504 -0.101281
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.401886 3.436305 0.444549 -2.320004 -2.606419 -0.810215 -1.299939 -1.466199 -0.528429 0.373290 -0.947882 -1.349101 -0.006226 0.671813 0.084314 0.514302 -1.475043 -0.718370 1.506470 -0.306672
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.639760 1.755195 -1.171325 -0.893116 -0.691635 2.014289 2.933650 -2.109988 -3.214582 -1.321302 -4.853245 1.992583 2.534363 0.032401 -0.244256 -0.382114 -1.045009 -3.349788 0.382246 0.462220
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.633559 -1.294342 0.873857 -1.392379 -2.631255 -2.366847 0.739855 -4.522214 -2.540206 -2.556336 -0.603288 -0.915018 1.163705 0.358648 -0.068721 -1.305097 1.561608 -3.265033 -1.581520 1.108389
wb_dma_ch_sel/assign_151_req_p0 0.653249 2.048417 -2.444757 -0.870001 -1.096120 0.228815 -0.874268 -1.897313 -1.561841 3.468472 0.478304 1.483506 0.497873 1.636635 2.273158 -2.098538 -0.522205 0.495394 0.582395 0.526770
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.688604 -0.048457 0.349642 0.643622 1.831391 -0.102153 2.443336 -0.982877 -1.356641 0.344087 0.458807 2.446030 -0.781394 -0.324151 3.370701 1.145920 -0.318410 2.007037 -1.226481 1.450861
wb_dma_wb_mast/reg_mast_dout -2.756162 -1.826322 -0.108555 -1.446039 0.627783 -0.127134 -0.628308 1.296829 -3.857862 -0.147612 -1.693962 -2.895981 -1.360742 0.983631 -0.727654 1.221105 1.824161 -0.898276 -4.286811 1.138263
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -3.583123 -1.573893 1.550269 -2.342211 2.918491 -1.708422 -2.420693 -1.564906 1.232264 2.425367 -0.717416 -1.764126 2.573414 1.212577 1.170569 -0.889460 4.188096 1.286568 -4.979183 -0.575015
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.544601 0.215236 2.724661 0.355582 -0.068627 -1.073169 1.295147 -0.241992 0.285224 -2.262089 -0.178763 0.164902 -0.100472 -0.516316 -0.620001 -0.142646 -0.993328 -1.604511 -0.463410 -0.043478
wb_dma_ch_sel/assign_100_valid -1.447641 1.050717 -2.615788 0.383710 1.654057 2.912551 -1.848617 -3.161568 -0.079360 4.127169 0.633855 -1.134457 2.975318 1.191695 -2.137656 -2.470680 3.602071 0.144916 -3.060930 0.778784
wb_dma_ch_sel/assign_131_req_p0 0.091198 -0.519960 -1.889846 1.763017 -0.855455 -0.566907 -2.069374 -0.589677 -0.870655 2.519313 1.894045 -0.724426 -0.933024 -0.646650 -0.597508 -2.893900 1.898072 -0.511023 -0.156686 2.162979
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.601307 1.973789 -2.320296 -0.872861 -1.105386 0.087880 -0.833305 -1.779576 -1.439652 3.260543 0.440536 1.408554 0.471680 1.565409 2.269729 -2.017885 -0.505944 0.463937 0.657092 0.464919
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.035364 1.892574 -0.162342 -1.652691 1.974336 -0.808706 -0.636761 -2.217712 0.056105 3.129718 0.959945 0.959853 0.310241 0.658292 2.702031 -2.516317 0.841763 2.317799 0.677746 1.720283
wb_dma_ch_rf/input_dma_done_all 2.429603 2.289862 -0.969428 0.149175 -1.687213 2.042022 -0.224546 -2.243514 -3.033917 1.115110 0.137225 0.161752 -1.197512 0.385868 0.985586 3.233012 -1.279922 1.882500 -1.287641 1.319297
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.642655 2.052166 -1.504580 2.784246 2.003143 0.871727 2.700591 1.165405 -2.602486 1.972040 1.266014 0.838024 -2.870391 -0.892390 2.983901 3.950833 -2.215620 4.169101 -1.926096 2.645359
wb_dma_pri_enc_sub/wire_pri_out 0.151265 -1.472033 1.632748 2.443425 -0.004001 -0.562045 1.791927 -0.090349 0.016731 -1.583759 0.050246 2.982269 0.025401 -0.170253 1.142538 0.511011 -2.270726 -0.136847 -1.300945 -0.809652
wb_dma_ch_rf/input_wb_rf_din -4.911258 6.030927 -5.482169 0.879158 0.740815 -1.480597 2.029522 0.924989 0.550870 5.251435 -1.165554 -6.300299 0.125096 0.130988 2.101042 2.215495 3.797051 -2.780166 -3.115888 -1.382969
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.902876 2.152207 1.740117 0.614078 -1.925639 1.191706 0.977032 -2.492919 -2.828523 -1.311338 -0.087747 0.404493 -1.282405 -0.108602 0.183110 3.214051 -2.205319 0.248952 -1.900789 1.114955
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.572505 1.999245 -2.386570 -0.956410 -1.160287 0.104189 -0.882228 -1.837755 -1.452497 3.370796 0.394102 1.452352 0.515410 1.638871 2.339797 -2.110974 -0.474633 0.467683 0.671579 0.404839
wb_dma_ch_sel/assign_139_req_p0 0.578585 2.163619 -2.407694 -0.935051 -1.160968 0.093739 -0.785771 -1.861016 -1.491102 3.419186 0.367750 1.414838 0.521298 1.623545 2.378505 -1.983467 -0.607056 0.499225 0.597518 0.414987
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.391220 0.089246 2.676346 0.398060 -0.120529 -1.037963 1.295947 -0.200330 0.325197 -2.348763 -0.191805 0.331917 -0.123449 -0.526001 -0.555744 -0.119602 -1.160917 -1.543326 -0.363858 -0.139608
wb_dma_ch_sel/always_38/case_1 -0.671803 1.892948 -1.022995 -0.982524 -0.851753 1.947661 2.846206 -2.220312 -3.109290 -1.440895 -5.017289 2.071828 2.673014 0.087458 -0.359597 -0.526948 -1.260965 -3.443780 0.655798 0.325325
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.215617 -1.597805 -0.303772 -0.119826 3.160376 1.956856 2.328398 -4.970662 -0.190411 -1.501469 1.089036 -1.777040 2.575554 0.958922 -1.287950 -0.143152 3.180862 -2.245270 -2.000951 2.400803
wb_dma/constraint_wb0_cyc_o -1.585406 0.188441 2.721649 0.318536 -0.138472 -1.067387 1.298117 -0.261612 0.276808 -2.326892 -0.220564 0.124176 -0.066506 -0.523778 -0.678538 -0.161519 -1.004245 -1.635914 -0.461985 -0.045157
wb_dma/input_wb0_addr_i -5.749409 2.990799 0.943073 0.373900 -0.697308 -3.015981 0.671828 0.017285 -1.876695 -1.096299 -3.567430 -3.618071 -0.521788 -0.768266 0.639575 -0.639278 2.947274 -3.698471 -4.290392 1.642548
wb_dma_de/input_mast1_drdy -1.451201 0.633409 3.054681 1.644442 0.979340 -0.554520 1.296088 -1.948343 -0.842757 -0.778182 -0.173477 1.430913 0.178662 -0.553667 0.110015 -1.060414 -0.492920 -0.512761 -3.049117 1.174559
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.311318 1.017300 0.486323 -1.967731 -2.543476 0.345012 -1.442509 -0.970049 -0.562608 -0.726372 -1.187385 -1.817592 0.592593 0.731744 -1.341096 1.508523 -0.242794 -1.513757 -0.205654 -1.132724
wb_dma_wb_if/input_wb_ack_i -4.290160 -0.104572 -1.678579 -1.420594 -0.809959 1.975233 1.631814 -0.323334 -6.087772 -1.947752 -0.005483 -2.963001 -3.467546 2.710101 0.130027 0.182087 3.744611 -2.642626 -5.264999 1.660842
wb_dma_ch_sel/wire_pri_out 0.223970 -1.529847 1.528498 2.443905 0.091604 -0.511112 1.750939 -0.036180 0.035980 -1.481539 0.020376 3.080923 0.106478 -0.196031 1.188848 0.510960 -2.220429 -0.077276 -1.298866 -0.792342
wb_dma_ch_rf/assign_3_ch_am0 -0.391096 1.345247 1.078729 -1.950554 1.859858 0.003191 0.664929 0.397750 1.319848 0.573153 2.331499 -1.306937 0.246078 1.125245 0.615586 2.235839 -1.558690 1.458698 -0.360313 -0.232144
wb_dma_rf/input_ch_sel -0.456297 -3.825584 -0.613996 -2.348843 -4.068666 -2.665713 -0.626781 -2.409096 -1.966388 -1.405055 -0.055339 0.679834 1.649582 0.278885 2.293231 1.804181 2.198921 -0.697232 -1.758664 -0.967065
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -3.746837 -2.501937 2.821137 -4.039997 1.024516 -1.811132 -2.540837 -2.349187 0.648109 -0.148481 -0.726755 -1.834546 1.877799 2.186388 0.701616 -0.437301 3.715156 0.798393 -4.165614 -1.308684
wb_dma_de/always_23/block_1/case_1 -1.664460 0.755856 -0.531784 -0.466680 1.075642 -0.764064 2.223133 -4.585742 -1.294794 -0.848437 0.904566 -2.701623 2.075053 1.286697 -1.166011 0.436333 -0.008359 -0.693959 -2.217852 1.867397
wb_dma/wire_pause_req -2.603432 -1.175770 2.351691 -2.062272 -2.790345 -3.005930 0.433172 -5.684922 -2.119980 -2.407973 -0.476875 0.657268 1.371864 1.292826 1.623327 -1.388622 0.230792 -2.741053 -1.585626 0.251761
wb_dma_wb_if/input_mast_go -1.466606 0.129416 2.702929 0.376155 -0.153570 -1.045655 1.278373 -0.227176 0.299169 -2.303748 -0.223590 0.292330 -0.081752 -0.531584 -0.610594 -0.132084 -1.118155 -1.546550 -0.362685 -0.108996
wb_dma_ch_rf/input_de_csr 2.360460 -2.112751 -2.182447 2.021018 0.084150 1.688245 1.814573 1.438763 -1.555235 -0.330687 -0.168273 1.540362 -0.963609 -0.425832 1.611937 3.660610 -0.323996 1.440498 -1.320406 -0.250919
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.163623 -1.504905 1.563642 2.435738 0.043551 -0.499433 1.760686 -0.034863 0.034667 -1.497744 0.047168 2.977818 0.077516 -0.191009 1.171724 0.484966 -2.238496 -0.087077 -1.290232 -0.812463
wb_dma_de/input_mast0_din 2.116093 -2.169280 -3.067469 0.907887 2.678248 -0.487457 3.342866 4.255722 -0.432385 1.030205 -0.656556 1.295503 -0.798750 -0.390400 4.650604 4.734936 -0.386832 2.812809 -1.149880 -0.970410
wb_dma_pri_enc_sub/always_3 0.238511 -1.560708 1.613481 2.456730 0.038289 -0.575168 1.779187 0.012568 0.069582 -1.632113 0.087996 3.084316 0.013600 -0.171208 1.154272 0.514072 -2.347636 -0.089417 -1.203482 -0.843865
wb_dma_pri_enc_sub/always_1 0.140442 -1.508863 1.579301 2.434281 0.030498 -0.578473 1.810939 0.004157 0.077758 -1.539493 -0.012730 3.018231 0.050446 -0.179344 1.226147 0.513091 -2.253526 -0.121309 -1.290222 -0.841974
wb_dma_ch_sel/reg_adr0 -3.094368 -4.162455 -1.698502 -0.194876 2.040835 -2.894873 -1.959760 -0.510355 0.351929 3.232444 -1.777239 -0.067120 2.444603 0.278287 2.287836 -2.992214 5.814466 0.123555 -4.301623 -1.114474
wb_dma_ch_sel/reg_adr1 -0.957097 -0.413068 -2.271332 2.736223 -1.336564 0.436575 -0.286061 1.292338 -0.199548 -0.171660 1.495975 -1.464141 -0.530395 -0.284451 -3.202874 -2.489579 0.174828 -2.257402 0.602291 0.755696
wb_dma_ch_sel/assign_1_pri0 3.893898 1.863831 0.477213 1.170518 0.069090 1.549052 -1.495955 -3.358331 -1.307733 2.079722 2.820981 2.181688 -1.579452 0.516116 0.645674 -1.432309 -1.876001 3.639887 0.755098 2.926270
wb_dma_ch_pri_enc/wire_pri26_out 0.175236 -1.520958 1.515373 2.480116 0.075167 -0.555868 1.791434 -0.020820 0.056872 -1.534535 0.046160 3.037078 0.069827 -0.174981 1.214360 0.486558 -2.262987 -0.081437 -1.278374 -0.832540
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.102845 1.952482 -0.114610 -1.516523 1.887176 -0.653511 -0.621536 -2.365323 -0.137871 3.077176 0.997113 1.046024 0.231953 0.655060 2.590299 -2.414129 0.752406 2.372879 0.569018 1.808554
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.398164 2.699195 2.749287 0.593579 -1.911234 0.047987 -0.442216 -3.689873 -1.471848 -0.157756 0.381977 1.619733 -0.276594 0.711705 0.431716 0.289865 -3.303652 0.378074 -1.225560 0.611072
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -1.230919 8.366839 -2.999334 -0.617324 4.484627 -6.181661 2.832443 2.228068 1.518093 8.098918 -0.744995 -2.818070 0.594022 -0.444391 7.052763 0.991152 -2.039684 2.548343 -0.467491 1.106776
wb_dma/wire_ptr_set 1.847422 -1.656718 -1.188554 2.078941 0.192453 0.559029 0.463734 0.215688 -0.243315 0.828688 0.315804 2.886065 0.136855 0.329838 1.839669 0.639659 -1.319270 1.594486 -0.736248 -0.719350
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.149582 -1.484325 1.449955 2.423337 0.065848 -0.501645 1.743548 -0.003701 0.035347 -1.456458 0.014760 2.978500 0.091131 -0.184642 1.164058 0.482679 -2.178821 -0.067621 -1.306300 -0.825737
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.971799 2.120697 1.734027 0.638697 -1.784250 1.206967 0.973655 -2.474460 -2.789439 -1.217214 -0.035205 0.461329 -1.244349 -0.131212 0.221523 3.204363 -2.219149 0.306992 -1.911749 1.189813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.084558 1.933860 -0.133557 -1.528791 1.991689 -0.622665 -0.625233 -2.410963 -0.126698 3.161769 0.989458 1.018475 0.292115 0.691234 2.621434 -2.442537 0.843780 2.414566 0.493323 1.823245
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 1.502020 3.280378 0.827808 0.173291 0.666346 0.358244 -0.681541 -2.974225 -1.072731 2.116607 1.589241 0.459363 -0.880414 0.117615 0.501372 -1.752743 -0.738707 2.049261 -0.006996 2.813830
wb_dma_de/reg_ptr_set 1.727139 -1.188745 -2.423754 -1.323864 -0.891011 2.284884 0.382745 0.232688 -1.610089 0.665397 -4.949066 3.625682 4.086564 -0.537837 1.005723 2.450263 0.311769 0.153903 -0.653919 -2.004333
wb_dma/wire_dma_nd 3.910229 2.012765 0.397539 1.140281 0.134644 1.449421 -1.420143 -3.367713 -1.291207 2.137288 2.806932 2.197103 -1.560290 0.475584 0.748186 -1.481734 -1.964936 3.655739 0.866275 2.947846
wb_dma_rf/assign_3_csr -1.257426 -0.249944 -0.354743 -0.652315 0.149468 0.610283 1.469481 -0.993865 -0.797841 -1.938176 -2.055044 -1.133556 0.075038 1.004648 -0.272032 0.702519 -0.393204 -2.104193 0.406096 -0.489533
wb_dma_rf/assign_4_dma_abort 1.046983 0.286451 1.601975 0.854289 1.896872 -1.225311 1.149560 -2.306886 -0.053532 1.287232 0.906781 3.859599 0.306266 0.407669 3.540236 -1.883626 -1.351343 2.020181 -0.803923 0.937278
wb_dma_ch_sel/assign_123_valid 1.590137 1.100667 -0.733078 -1.341522 -0.511427 0.230943 -1.583568 -3.019704 -0.891794 2.985898 0.021659 2.162178 0.958806 1.745219 3.024987 -0.207262 -0.833567 2.346919 -0.373715 -0.205720
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.256576 3.783973 1.660800 0.649318 2.342593 -0.383290 -0.033549 -2.615060 -0.777739 2.123253 1.812042 -0.692187 -1.617398 -2.058763 0.027271 -1.401065 0.234029 2.235133 0.568385 5.014886
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.202200 1.033245 0.489775 -1.902600 -2.565391 0.296634 -1.468751 -0.938482 -0.537066 -0.731166 -1.126307 -1.684262 0.550078 0.782303 -1.279766 1.447345 -0.418715 -1.448342 -0.017026 -1.206406
wb_dma_rf/wire_ch4_csr -2.617428 0.269360 -0.133668 -0.685751 0.845043 3.569733 -0.604345 -0.047821 -2.093612 1.071033 -0.364818 -2.518665 -0.045543 0.171379 -1.542572 1.219977 3.496360 -1.809755 -4.228715 0.965258
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.665742 -0.267842 -0.354254 -3.662684 -1.317423 -0.752365 -1.391923 -0.306768 0.507206 0.127705 -1.686300 -1.201136 1.654044 1.314503 0.716565 0.802766 1.027749 -1.137936 0.568963 -2.237852
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -3.610967 -1.616757 1.583262 -2.512725 3.003824 -1.717939 -2.527707 -1.556869 1.307099 2.553843 -0.622068 -1.768971 2.575116 1.282900 1.229530 -1.108952 4.367055 1.376439 -4.929432 -0.539753
wb_dma_ch_pri_enc/wire_pri0_out 0.213713 -1.464642 1.506266 2.382060 0.054316 -0.518192 1.721031 -0.003225 0.030153 -1.507650 0.027901 2.970665 0.026189 -0.167086 1.129824 0.481839 -2.242466 -0.082177 -1.217383 -0.812505
wb_dma_ch_rf/assign_10_ch_enable -2.064133 -1.754101 -0.437892 -0.131504 3.239642 2.184128 2.274688 -5.080210 -0.093497 -1.592933 1.201976 -1.798704 2.554314 1.097577 -1.310071 -0.036923 3.223091 -2.151912 -1.757934 2.379143
wb_dma_wb_slv/reg_slv_we -2.703307 1.279430 0.285008 0.812909 -2.096439 -1.030357 0.454954 1.661453 -2.020223 1.261971 1.682067 -1.173743 0.830516 -2.716433 -2.996595 -2.314000 4.583727 -0.244281 -6.205446 0.767759
wb_dma_de/input_txsz 0.717306 1.753692 -0.040106 3.189352 -3.402798 1.447930 0.357235 -2.552493 -2.906649 -1.202550 -0.521330 0.642757 -0.202018 -0.752074 -1.797427 1.810406 -2.095468 -1.018196 -2.253873 0.926781
wb_dma_wb_if/wire_mast_dout -3.019384 -1.856581 -0.374457 -1.683208 0.585197 -0.005012 -0.514513 1.414689 -4.236283 -0.155894 -1.884917 -3.341870 -1.420344 0.981498 -0.686359 1.672935 2.293954 -1.046840 -4.718824 1.197471
wb_dma_ch_rf/wire_ch_enable -2.183249 -1.733314 -0.408857 -0.207789 3.257846 2.055041 2.314734 -4.705120 -0.124579 -1.557362 1.293183 -1.909168 2.356272 0.923044 -1.363758 -0.098919 3.282113 -2.246657 -1.777673 2.434273
wb_dma_rf/wire_csr_we -1.221355 1.988661 1.878574 -1.025895 -3.143079 -3.144619 -0.963458 -2.888357 -1.184101 1.068703 -0.905497 2.399319 0.864926 0.871265 2.332986 -2.666308 -1.426942 -0.036395 -1.490249 -1.328838
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -1.565199 0.144576 2.742025 0.366451 -0.134945 -1.082264 1.311989 -0.189164 0.353752 -2.348183 -0.236014 0.202909 -0.104844 -0.511104 -0.628159 -0.140342 -1.049262 -1.618213 -0.426053 -0.117249
wb_dma_ch_sel_checker/input_dma_busy -0.543974 -0.506024 -0.878993 1.193705 0.744482 -0.611392 1.224573 0.675881 -0.007843 0.822627 -0.932656 1.273256 0.867883 -0.029022 1.684076 0.349713 -0.087098 -0.013906 -1.566553 -0.902411
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.542836 0.148702 2.725519 0.387512 -0.166841 -1.044936 1.317147 -0.208776 0.315540 -2.361919 -0.218577 0.203895 -0.102280 -0.522724 -0.646934 -0.101780 -1.033682 -1.628124 -0.418801 -0.095692
wb_dma_ch_rf/assign_9_ch_txsz -0.272837 1.793571 -0.952717 3.594936 -5.975945 1.326040 0.131348 -0.661727 -4.321517 -1.377150 -0.935191 1.071829 -0.282834 -1.657532 -3.412149 1.386771 -2.136203 -2.942901 -2.544856 0.065969
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.668130 -3.762637 -1.121439 2.301892 -0.590751 0.488537 -0.606446 0.643115 -0.691356 0.582191 0.497446 2.724215 -0.484510 0.435385 1.592183 -0.052716 0.648989 0.760041 -2.174831 -1.123552
wb_dma_de/assign_65_done 0.818328 2.307882 1.580449 0.598516 -1.735283 1.063952 1.178451 -2.350003 -2.788484 -1.154673 -0.155885 0.348338 -1.232205 -0.147167 0.403844 3.218776 -2.138469 0.241375 -1.888005 1.152241
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 1.638590 1.817107 -1.214172 1.343176 1.102131 1.337380 3.069166 -0.738477 -2.584009 1.285343 -2.301779 4.909424 2.131388 -1.641010 1.246136 -2.289615 -0.520188 -0.173156 -0.155752 2.169730
wb_dma_de/always_2/if_1/if_1 -1.872570 -1.502582 3.107779 -1.772895 3.164466 2.311696 -2.045422 -0.359262 0.730165 0.747225 -0.333554 0.051931 3.366746 -0.724831 -3.255980 -0.723784 2.748923 0.339265 -3.644160 0.970450
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.557670 2.064943 -2.485759 -0.858084 -1.135904 0.077695 -0.796181 -1.786043 -1.506832 3.389153 0.382506 1.399993 0.499656 1.567427 2.345925 -2.057738 -0.442273 0.415003 0.610891 0.467217
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.457279 1.871898 -2.432925 -0.915368 -1.041075 0.127607 -0.800626 -1.754434 -1.518783 3.373266 0.348935 1.395810 0.524720 1.626787 2.304746 -1.956013 -0.309165 0.440683 0.445006 0.381705
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.130762 -1.505383 1.650103 2.456223 0.048297 -0.615059 1.866997 0.002452 0.077758 -1.640087 -0.005719 3.052429 0.093557 -0.228307 1.204180 0.483465 -2.272018 -0.182280 -1.319107 -0.840892
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.091459 0.184806 1.523545 0.832559 1.950700 -1.214003 1.113201 -2.275517 0.016822 1.316206 0.951373 3.850889 0.342544 0.459148 3.571559 -1.944995 -1.281727 2.080959 -0.751631 0.907940
wb_dma_ch_sel/assign_112_valid 1.572536 0.990421 -0.695472 -1.373659 -0.511630 0.231754 -1.684178 -3.006883 -0.853273 2.925100 0.064701 2.111541 0.935541 1.780905 2.946882 -0.276418 -0.757085 2.326854 -0.331951 -0.209497
wb_dma_de/always_23/block_1/case_1/block_8 1.723861 -2.231200 -3.822229 0.721189 0.300872 0.415784 2.253868 1.323537 -1.421246 1.059391 -2.320265 3.209292 1.326489 -0.478254 3.947460 2.249836 1.265787 0.932001 -1.030734 -1.297755
wb_dma_de/always_23/block_1/case_1/block_9 1.737122 -2.245168 -3.805342 0.699716 0.339326 0.490248 2.234918 1.350542 -1.438843 1.039402 -2.309327 3.151237 1.300565 -0.495793 3.889172 2.254467 1.272381 0.930755 -1.052227 -1.216240
wb_dma_ch_rf/assign_28_this_ptr_set 1.983653 -1.718419 -1.193726 2.106880 0.143073 0.618308 0.409144 0.201428 -0.214676 0.775904 0.356033 3.010287 0.060262 0.361644 1.821336 0.628021 -1.417901 1.687889 -0.645337 -0.729256
wb_dma_ch_rf/always_22 -0.414517 1.303947 1.073448 -1.847808 1.710271 -0.010696 0.645754 0.393330 1.209157 0.480951 2.217418 -1.291185 0.206728 1.105207 0.588800 2.283412 -1.589485 1.386263 -0.378958 -0.297167
wb_dma_de/always_23/block_1/case_1/block_1 -0.919772 1.938039 -1.415257 0.696999 3.790185 1.936015 3.066915 -2.857613 -0.847156 -0.064099 -0.877859 -2.892289 1.304468 1.574190 -1.445802 1.551856 -0.725968 0.048740 -1.896728 1.608705
wb_dma_de/always_23/block_1/case_1/block_2 -2.660725 -1.636558 0.927514 -1.361007 -2.495740 -2.155946 0.655919 -4.210112 -2.381282 -2.771298 -0.509425 -1.159821 0.983555 0.341094 -0.292913 -1.109424 1.678702 -3.282891 -1.577042 1.045172
wb_dma_de/always_23/block_1/case_1/block_3 0.240705 3.555906 3.003830 2.094654 3.030134 -0.839891 0.411907 -1.196200 -0.714252 0.659152 0.018172 -2.822359 -0.038614 -1.546103 -2.830850 1.406335 -2.431390 2.366374 -3.095042 4.158838
wb_dma_de/always_23/block_1/case_1/block_4 1.069973 2.739985 4.445641 1.564840 3.618595 -0.877967 -0.287834 -1.978511 0.148793 0.272601 -0.335111 -2.253909 0.438801 -1.566594 -2.200423 2.912120 -2.728674 3.876848 -3.598731 3.480244
wb_dma_ch_rf/always_27 0.728750 2.473939 -0.761522 -0.447990 -1.022369 1.669683 1.659612 -1.519814 -2.897464 0.730211 -3.288538 3.593637 2.716792 -0.936875 0.216755 -0.954758 -0.898758 -1.252328 -0.158924 0.991278
wb_dma_de/always_23/block_1/case_1/block_7 1.058238 -2.469609 -6.797154 0.790234 0.185504 3.758287 3.469433 0.117152 -2.200038 1.326307 0.150215 1.881429 0.457128 1.532267 3.420772 2.857442 3.166852 -0.168106 -1.595858 -1.908753
wb_dma_de/assign_6_adr0_cnt_next -0.228526 1.451808 2.683242 -0.849214 -0.179101 0.824985 -1.579820 -1.410366 0.583703 -0.871874 -1.030107 -0.725864 0.266183 0.194447 -1.521455 -0.274193 -0.197616 0.497455 -0.215272 0.402803
wb_dma_ch_rf/always_23/if_1 -1.063368 -0.303384 -2.314402 2.698114 -1.327760 0.446615 -0.295011 1.226615 -0.258483 -0.062908 1.485198 -1.609183 -0.527421 -0.232166 -3.211527 -2.520355 0.236092 -2.287510 0.550326 0.800390
wb_dma_ch_sel/reg_ndr_r 3.895879 1.716111 0.475195 1.222757 0.115015 1.610126 -1.491493 -3.317065 -1.312540 2.020222 2.783426 2.225843 -1.548690 0.503093 0.591816 -1.432083 -1.863366 3.631368 0.664091 2.885293
wb_dma_de/assign_66_dma_done/expr_1 1.451082 1.721061 0.774090 -1.022334 -0.447543 1.714500 0.853949 -2.636207 -2.303120 0.328331 -3.625975 3.878404 3.043775 -0.849924 0.770870 0.754152 -0.882611 0.374799 -1.100654 0.454427
wb_dma_ch_sel/reg_req_r 1.729050 -2.333071 -3.825336 0.861608 0.316308 0.486317 2.304448 1.362710 -1.469336 0.976533 -2.395783 3.308661 1.328532 -0.563535 3.902840 2.329559 1.200317 0.847856 -1.134998 -1.287302
wb_dma_ch_rf/reg_pointer_r -3.151610 -2.342332 -0.592227 -0.013217 -1.082736 2.844530 -1.419965 -0.199763 -2.040454 -1.503562 -1.609693 -3.644321 -0.817695 0.940187 -2.463406 2.405258 2.798540 -2.152726 -4.859622 -1.599793
wb_dma_ch_sel/assign_105_valid 1.655002 1.062219 -0.746653 -1.323247 -0.497925 0.116751 -1.577245 -2.859834 -0.761972 2.966133 0.107737 2.148509 0.903110 1.719075 3.035139 -0.293975 -0.935201 2.335994 -0.152500 -0.246646
wb_dma_ch_pri_enc/wire_pri5_out 0.301456 -1.576057 1.480233 2.489042 0.033057 -0.459927 1.757935 0.000102 0.049192 -1.511542 0.066180 3.127023 0.011361 -0.145843 1.193514 0.552620 -2.317778 0.002881 -1.255068 -0.816742
wb_dma_ch_sel/always_39/case_1 3.999375 1.924733 0.439205 1.182598 0.124946 1.555884 -1.470382 -3.454648 -1.324578 2.157962 2.828846 2.281362 -1.578775 0.522715 0.732421 -1.492454 -1.989213 3.776472 0.773969 2.968276
wb_dma_ch_sel/always_6 1.758468 -2.233109 -3.915755 0.763223 0.305514 0.505564 2.290462 1.383315 -1.430727 1.085149 -2.373610 3.240158 1.327145 -0.525934 3.962465 2.303487 1.240025 0.912418 -1.044949 -1.317055
wb_dma_ch_sel/always_7 2.352917 -2.116121 -2.236722 2.060244 0.136677 1.611641 1.853822 1.505918 -1.512864 -0.295238 -0.183298 1.617912 -0.938195 -0.454258 1.697907 3.639446 -0.313952 1.439673 -1.326445 -0.285751
wb_dma_ch_sel/always_4 0.557342 2.697084 -1.031385 -0.546249 -1.216862 1.516190 1.776227 -1.414605 -2.922106 0.769569 -3.344802 3.328818 2.651958 -0.933428 0.387632 -0.827483 -0.771080 -1.477922 -0.095523 0.910539
wb_dma_ch_sel/always_5 -0.133573 1.025827 0.373766 -1.615809 -0.253470 1.987384 2.127086 -2.930214 -2.555443 -1.879337 -5.392950 2.095295 2.883712 0.042688 0.089113 1.300217 -0.954182 -2.020933 -0.378336 -0.245628
wb_dma_ch_sel/assign_126_ch_sel/expr_1 -2.272161 0.250084 2.237690 -0.633470 -1.089024 -2.483062 -1.967681 -3.611330 -0.670123 0.575064 -0.671364 -0.664480 3.494308 -1.781163 -1.775747 -2.102362 2.540137 -1.139289 -3.289725 2.142397
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 0.936478 3.411652 -0.915467 -0.563064 2.872878 -1.583745 0.895661 -0.881226 -0.393471 3.523283 1.496608 -0.601629 -0.889732 -1.570806 1.629120 -3.749890 1.820559 0.834523 2.098053 4.531847
wb_dma_ch_sel/always_1 1.542808 -2.214116 -3.859520 0.612818 0.336031 0.373749 2.262058 1.338580 -1.406799 1.119277 -2.414810 3.120128 1.389667 -0.462179 3.936191 2.175129 1.318862 0.787409 -1.084198 -1.354294
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.872043 -1.705968 -1.233538 2.152868 0.192042 0.514579 0.505344 0.238637 -0.225092 0.842707 0.279222 2.988117 0.137034 0.330761 1.880545 0.612215 -1.345508 1.632221 -0.756267 -0.751652
wb_dma_ch_sel/always_8 1.913014 -1.720305 -1.197930 2.136444 0.183336 0.543475 0.438178 0.229021 -0.216636 0.831780 0.353905 2.981773 0.106022 0.342955 1.860120 0.643260 -1.368840 1.665719 -0.686884 -0.742302
wb_dma_ch_sel/always_9 1.914830 -1.739248 -1.230460 2.156925 0.191661 0.551879 0.484387 0.191942 -0.255786 0.831205 0.349846 2.996978 0.136286 0.372273 1.903336 0.620298 -1.316111 1.680368 -0.725441 -0.728729
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.314700 -1.534180 1.531847 2.465388 0.012417 -0.515247 1.757492 -0.033541 0.033238 -1.532646 0.077191 3.134212 0.032753 -0.168399 1.212347 0.497010 -2.345668 -0.043376 -1.213468 -0.809194
wb_dma/wire_ch1_adr1 -0.163349 -1.424945 -0.590557 2.288377 -0.755225 0.511240 -1.104123 0.268528 0.512275 -0.715503 1.159661 -1.020752 -0.118852 -0.165421 -2.804921 -0.714473 -0.001444 -0.591368 -0.341470 0.095035
wb_dma_ch_rf/wire_ch_txsz -0.600147 1.835758 -0.996303 3.500130 -5.689051 1.135210 0.247696 -0.631654 -4.131137 -1.182613 -0.940231 0.834279 -0.110100 -1.615353 -3.282494 1.314891 -1.800472 -3.046425 -2.693395 0.074912
wb_dma_ch_sel/assign_99_valid -1.498255 0.977875 -2.974831 0.393645 1.943343 2.968320 -1.640646 -3.127201 0.082943 4.350430 0.709340 -1.035094 3.209625 1.306088 -1.966100 -2.519463 3.636336 0.146964 -3.063436 0.657257
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.976215 -0.270141 -2.243211 2.628545 -1.288311 0.345460 -0.285324 1.235242 -0.173865 -0.055779 1.486157 -1.423040 -0.519798 -0.196082 -3.046198 -2.533158 0.088345 -2.220084 0.672567 0.765625
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.533414 1.448616 -0.161251 0.625666 1.521365 0.043878 1.210874 -2.244436 0.094142 1.636864 2.651782 -2.859051 2.136288 -1.734754 -1.578519 0.340598 4.937907 0.170987 -4.194268 3.015645
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -2.975040 4.719320 -0.799012 -2.046501 -1.058460 -4.315653 2.513813 0.266407 0.285444 1.628064 -1.774265 0.437329 1.180628 0.699140 3.968258 -2.220938 -1.972679 -2.968715 2.164372 -1.082050
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.456703 -5.038221 -1.642722 4.376673 -1.263765 0.914634 -1.688169 0.906732 -0.132395 -0.072461 1.631367 1.691914 -0.554274 0.289476 -1.069721 -0.780316 0.657064 0.237241 -2.371275 -1.042260
wb_dma/wire_ch2_txsz 2.558211 -2.088635 -2.236690 2.056157 0.111796 1.742051 1.901342 1.536501 -1.601786 -0.305647 -0.116398 1.660807 -1.047653 -0.457026 1.666218 3.835313 -0.406628 1.565038 -1.221040 -0.183012
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.102910 2.843218 4.423942 1.755060 3.525464 -0.904137 -0.318023 -2.122722 0.044521 0.326353 -0.432226 -2.228791 0.380830 -1.559029 -2.200318 2.783507 -2.719044 3.878477 -3.674624 3.486120
wb_dma_de/always_23/block_1 -1.911438 0.921020 -0.773467 -0.639651 0.925120 -0.781654 2.169771 -4.371825 -1.358718 -0.856182 0.464246 -3.144107 1.957422 1.222724 -1.112746 0.620736 0.454226 -0.950724 -2.224513 1.820309
wb_dma_ch_rf/always_22/if_1 -0.380915 1.305580 1.021766 -1.828903 1.762865 -0.000935 0.675755 0.356226 1.174406 0.557763 2.274413 -1.262383 0.260356 1.099621 0.617649 2.263803 -1.551853 1.394652 -0.434518 -0.236898
wb_dma_de/wire_mast1_dout 0.752253 0.670849 -1.147202 0.700889 1.330274 0.125238 2.936786 3.562695 -1.334189 -0.667680 -0.374702 -2.138191 -2.130156 -1.270343 0.830573 4.984903 -0.488691 0.958979 -1.153788 0.795215
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.386312 -0.973363 -0.583393 -0.307478 -0.845423 0.855413 -0.253934 1.301484 -1.069637 -0.289395 0.371898 -1.351865 -0.242659 -0.521592 -1.499031 0.146485 2.189127 -0.722814 -2.630718 -0.666556
wb_dma_de/always_8/stmt_1 0.356917 2.645565 2.719531 0.644809 -1.951822 0.187485 -0.438404 -3.771630 -1.614408 -0.161862 0.323467 1.602119 -0.274926 0.669717 0.318876 0.356056 -3.137288 0.319965 -1.397299 0.662296
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.490566 -0.938048 -0.566452 -0.393599 -0.871005 0.927163 -0.279154 1.259811 -1.112440 -0.351651 0.351211 -1.451754 -0.285809 -0.506116 -1.551714 0.218412 2.220633 -0.759860 -2.642002 -0.711352
wb_dma_ch_rf/wire_ch_done_we 0.456363 0.847017 0.934248 -1.235853 -0.597474 0.176621 1.018762 -1.812645 -1.738311 -0.467989 -0.612353 0.764783 -0.177851 0.379860 2.071605 2.613665 -0.726492 0.561168 -1.286009 0.181671
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.032913 1.766253 -0.132172 -1.509634 1.920010 -0.679749 -0.583303 -2.268965 -0.108560 3.000397 0.936734 1.017347 0.257472 0.655340 2.597636 -2.424004 0.851505 2.300284 0.484136 1.708147
wb_dma_wb_slv/wire_wb_ack_o -1.708395 -0.765155 -0.491443 -0.597770 -1.733527 0.873517 0.373222 -0.219552 -3.188452 -2.561503 -0.479138 -0.799827 -2.102046 0.868966 0.115991 -0.058740 2.386987 -1.758682 -1.878722 1.176755
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.297266 -4.859289 -1.685282 4.270040 -1.369238 0.871358 -1.666674 0.789954 -0.299361 -0.051668 1.568866 1.469183 -0.587032 0.328864 -1.088444 -0.814014 0.757824 0.089376 -2.444440 -0.954853
wb_dma_de/reg_ld_desc_sel 0.345751 0.392503 3.754910 -2.665883 -1.305817 -0.641677 -5.428824 -7.132740 0.031005 -0.184376 1.899107 -2.171682 0.577035 3.846044 -1.756634 -0.578319 -1.630966 3.998518 -1.755877 0.848628
wb_dma_wb_mast/assign_2_mast_pt_out -1.531536 -0.742177 -0.566253 -0.522824 -1.634318 0.768079 0.396937 -0.118628 -2.897444 -2.490210 -0.318870 -0.747653 -2.066648 0.805521 0.188114 -0.158899 2.248418 -1.642086 -1.528759 1.134105
wb_dma_de/assign_83_wr_ack 1.023710 2.245948 1.571798 0.591258 -1.804682 1.280526 0.966850 -2.524968 -2.862071 -1.060357 -0.043097 0.368972 -1.242164 -0.120629 0.291979 3.230354 -2.094162 0.373789 -1.903704 1.239485
wb_dma/wire_dma_done_all 2.559334 1.909536 -0.970786 0.402132 -1.612498 2.322679 -0.212437 -2.259982 -3.181569 1.102539 0.154202 0.385131 -1.174357 0.330417 0.898665 3.423496 -1.199740 1.983504 -1.580187 1.328351
assert_wb_dma_rf/input_ch0_am1 -1.081010 -0.786604 1.098781 -0.505307 -0.867189 0.317991 -0.652620 1.026146 -1.888214 -0.691155 -1.688586 0.321198 -0.365340 -0.609765 -1.191221 -1.006011 1.293310 -0.945609 -1.404469 0.680061
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.757380 -2.249243 -3.889073 0.785385 0.279271 0.527607 2.359076 1.324942 -1.544952 1.004877 -2.448066 3.279321 1.338943 -0.542638 3.976317 2.326449 1.235590 0.862831 -1.112923 -1.289305
wb_dma_ch_sel/input_ch0_csr -2.127792 3.247065 2.322023 -2.219387 1.651449 1.169681 0.486331 -0.014528 -2.038555 0.153740 -5.110809 -1.906446 0.485974 -0.561138 0.615003 1.727116 -0.052212 -1.741963 -2.187311 1.408046
wb_dma_ch_arb/reg_state 1.147053 -3.310360 -0.376226 4.255813 3.876098 -0.219882 1.336515 0.230352 -1.490041 1.012570 1.338099 1.823223 0.114875 -3.445091 -1.475577 -3.348095 2.704647 0.322696 -1.973972 5.042103
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.339709 3.480714 2.951882 2.101060 3.074434 -0.855034 0.317382 -1.309722 -0.605468 0.746468 0.130043 -2.540435 0.064511 -1.486299 -2.693362 1.080715 -2.503101 2.491953 -2.991581 4.173027
wb_dma/wire_pt0_sel_i -3.070672 -1.068697 3.049442 0.161611 -0.149686 1.362242 0.210473 -1.779155 -2.487807 -0.893352 -1.158920 -1.082343 -1.029251 -1.812493 -2.491277 1.594248 2.362928 -3.999654 -2.603609 0.918247
wb_dma_wb_mast -3.768687 0.609711 -2.265442 -1.176909 -0.512300 1.783500 1.935707 0.129611 -6.119315 -1.243153 0.471663 -3.326985 -3.625930 1.794906 -0.297017 -0.638006 3.447627 -3.206069 -3.904460 2.992814
wb_dma_ch_sel/assign_124_valid 1.567398 0.964430 -0.759950 -1.273041 -0.364170 0.189127 -1.533139 -2.943806 -0.805657 2.995430 0.012642 2.234728 1.009875 1.714430 3.081194 -0.338601 -0.787823 2.343247 -0.366157 -0.228452
wb_dma_de/always_18/stmt_1 -1.320799 0.739482 -5.319926 0.466501 -0.538251 3.419400 2.441111 0.013984 -1.467707 1.090966 2.884323 -1.602110 -1.296416 2.207854 -0.346217 -0.848741 2.134843 -2.607332 0.576829 -0.211367
wb_dma_ch_rf/wire_ch_csr_dewe 3.740875 2.011890 -1.302317 2.831427 1.998508 0.839976 2.544755 0.956952 -2.487619 1.971886 1.297890 1.031590 -2.828252 -0.850457 2.951596 3.652358 -2.304462 4.199711 -1.831059 2.683362
wb_dma_ch_pri_enc/input_pri2 1.935093 -1.763882 -1.199042 2.189242 0.191702 0.575319 0.467584 0.227328 -0.266424 0.843160 0.307372 3.034204 0.131882 0.350488 1.902480 0.628788 -1.374953 1.641185 -0.758773 -0.761054
wb_dma_ch_pri_enc/input_pri3 1.818886 -1.708032 -1.259314 2.131745 0.258199 0.514520 0.504659 0.220361 -0.245846 0.901217 0.242712 2.975651 0.161778 0.337186 1.933397 0.629359 -1.290557 1.620869 -0.821958 -0.751025
wb_dma_ch_pri_enc/input_pri0 2.528684 -1.238982 -0.383769 0.950082 -0.559293 1.152750 -0.774407 -0.446124 -0.199210 -0.004392 1.268939 1.808114 -0.752612 0.402901 0.218033 0.282726 -1.317886 1.724214 0.948659 0.117886
wb_dma_ch_pri_enc/input_pri1 0.255269 -1.564969 1.553743 2.494299 0.101726 -0.534003 1.746766 -0.043046 0.044847 -1.507551 0.071181 3.116172 0.059922 -0.198903 1.163741 0.472376 -2.253187 -0.044944 -1.262674 -0.818281
wb_dma_wb_if/input_slv_pt_in -1.712456 -0.692040 -0.557207 -0.613342 -1.654980 0.884584 0.425523 -0.225880 -3.124500 -2.650504 -0.371490 -0.962659 -2.210308 0.854715 0.052882 -0.079536 2.446034 -1.790087 -1.708635 1.292487
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.424349 -1.330653 -0.933401 -1.747987 1.312578 -1.136786 0.099674 0.632259 1.061147 0.978537 -0.558230 0.586524 1.167560 0.541104 2.166629 -0.731907 1.475935 0.357096 0.634677 -1.020719
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.257406 0.237716 1.269491 0.853737 2.024363 -1.093456 1.063543 -2.327497 -0.039952 1.623350 1.003213 3.943160 0.378108 0.544925 3.750664 -1.927266 -1.296060 2.263565 -0.773798 0.946497
wb_dma/wire_de_adr1_we -0.914210 1.028823 -1.702609 0.495475 -0.590659 -0.094823 0.797020 1.101586 -0.655761 0.507298 0.396439 -0.551848 -0.447362 -0.134854 -0.542089 -1.842656 0.277494 -1.769800 0.947779 0.688166
wb_dma_ch_sel/assign_6_pri1 0.365072 -1.560197 1.537788 2.508854 0.046133 -0.506932 1.733561 0.008193 0.067316 -1.552336 0.086474 3.132971 0.030144 -0.147931 1.209006 0.502170 -2.393507 0.026088 -1.161349 -0.807939
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.555550 -1.246907 -0.392226 0.976274 -0.569719 1.134565 -0.736641 -0.437590 -0.206450 0.023432 1.299057 1.808293 -0.752547 0.436927 0.265276 0.309032 -1.339221 1.710461 0.960672 0.135139
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.438156 4.594748 -0.011834 0.116379 -1.249290 0.635396 -1.196605 -2.676845 -1.977376 1.993074 2.129374 -1.102368 -2.104674 -1.052538 -1.258103 -1.581533 -1.154232 0.620307 2.459492 4.450008
wb_dma_rf/wire_csr -1.280394 -0.293838 -0.338001 -0.660873 0.169299 0.589654 1.521387 -1.073160 -0.779857 -2.023645 -2.087482 -1.114045 0.098193 1.068425 -0.202973 0.696886 -0.436390 -2.120268 0.454104 -0.504539
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.416358 -1.350997 -0.952915 -1.811053 1.348789 -1.157004 0.089213 0.703649 1.164207 0.973462 -0.578887 0.631141 1.200556 0.601540 2.210999 -0.763824 1.454023 0.364448 0.707262 -1.115373
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.110232 -2.097353 -1.192401 1.023985 0.316825 -0.621056 3.484011 1.039271 -1.113849 -1.035923 -2.549668 3.364894 1.385999 -0.982960 3.305712 1.946147 0.371817 -0.669818 -1.579725 -1.360707
wb_dma_ch_sel/always_37/if_1 -1.795028 -0.994642 3.415008 -1.133003 -0.626089 -2.754131 -2.532716 -4.423459 0.004591 -0.123530 -1.197717 -0.314873 3.793966 -1.767621 -1.144151 -0.798684 2.783285 -0.188358 -3.775936 1.406639
wb_dma_de/always_6/if_1/cond 2.355293 4.421416 -3.021946 0.193825 -3.106813 0.045172 1.417742 -1.072135 -2.933609 1.893916 -2.283140 1.549737 -0.043611 -0.318083 3.256476 3.011103 -2.505719 0.579428 0.642671 -0.010466
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.343045 3.666156 3.005740 2.069199 2.840106 -1.043424 0.329945 -1.458478 -0.636063 0.728209 -0.054700 -2.382176 0.100871 -1.355878 -2.517985 0.978221 -2.751619 2.423290 -2.792953 3.980491
wb_dma_ch_rf/always_8/stmt_1 -2.606870 -0.478681 1.868171 -2.616048 -5.189832 -2.907974 -2.081415 -4.866412 -2.098146 -1.709932 0.501466 -1.421590 1.690886 0.175344 -1.035737 -0.814388 1.627628 -2.716586 -1.874667 0.556251
wb_dma_ch_sel/assign_108_valid 1.511479 1.000959 -0.802275 -1.266418 -0.444989 0.172224 -1.467849 -2.898155 -0.905005 2.978396 -0.041095 2.151330 0.981812 1.697612 3.054725 -0.202992 -0.751248 2.236892 -0.472064 -0.234189
wb_dma_ch_pri_enc/wire_pri9_out 0.354114 -1.466765 1.590677 2.447706 0.079194 -0.526923 1.760964 -0.017830 0.096132 -1.510056 0.122048 3.135358 0.005878 -0.165748 1.206803 0.503185 -2.380684 0.041394 -1.147444 -0.801536
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.521760 -3.553727 -1.040799 2.137186 -0.693612 0.418592 -0.630715 0.506778 -0.782013 0.584762 0.475580 2.596695 -0.494028 0.474006 1.566970 -0.080348 0.685809 0.674055 -2.202522 -1.022767
wb_dma_ch_sel/wire_pri2 1.863040 -1.672760 -1.251204 2.080463 0.172315 0.554843 0.442716 0.216972 -0.249669 0.812797 0.343882 2.914490 0.116474 0.380323 1.865906 0.620353 -1.282533 1.644368 -0.694127 -0.731138
wb_dma_ch_sel/wire_pri3 1.864168 -1.792278 -1.244569 2.174330 0.187197 0.585080 0.456727 0.217261 -0.206395 0.851472 0.338921 2.942574 0.126989 0.393494 1.853063 0.666037 -1.271460 1.653590 -0.797192 -0.759658
wb_dma_ch_sel/wire_pri0 3.951400 1.862487 0.484693 1.209122 0.108614 1.534361 -1.416832 -3.392921 -1.337348 2.064850 2.801956 2.264879 -1.563851 0.497392 0.712201 -1.413542 -1.937459 3.677454 0.730157 2.942880
wb_dma_ch_sel/wire_pri1 0.321305 -1.467479 1.516796 2.455690 0.059666 -0.519882 1.722639 0.002202 0.097062 -1.524175 0.092652 3.102375 0.030230 -0.187925 1.175295 0.498777 -2.326636 0.010608 -1.135766 -0.791418
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.796346 2.436150 0.074724 0.295904 -1.765249 1.206464 -1.725977 -3.603735 -1.905220 2.141511 0.498258 1.455506 -0.053817 1.180880 0.939966 0.408951 -2.090045 1.909874 -1.099835 0.757874
wb_dma_rf/input_ptr_set 1.813497 -1.704461 -1.213760 2.185466 0.244102 0.485105 0.512913 0.258003 -0.210169 0.833934 0.274777 2.993924 0.145464 0.339619 1.947520 0.628585 -1.348942 1.608655 -0.805346 -0.786631
wb_dma_rf/always_2/if_1/if_1 -2.487138 1.497807 1.175455 -1.373482 -2.441380 -2.575208 0.543200 -3.398175 -1.692187 -0.559014 -2.636769 0.992815 0.873348 1.602141 1.887577 -2.087078 -1.274351 -1.964417 -1.225354 -1.601939
wb_dma_de/assign_77_read_hold -1.598726 0.168614 2.814682 0.367586 -0.145722 -1.123847 1.318192 -0.227847 0.337672 -2.428038 -0.261692 0.179807 -0.086715 -0.529395 -0.659641 -0.153986 -1.090583 -1.690512 -0.458291 -0.112197
wb_dma_pri_enc_sub/input_valid -1.557501 0.165430 2.722917 0.361397 -0.145023 -1.037875 1.253631 -0.216688 0.273056 -2.338140 -0.259797 0.134548 -0.122773 -0.526585 -0.654209 -0.102721 -0.979333 -1.659734 -0.484467 -0.112893
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.152139 -1.492382 1.523374 2.439631 0.125109 -0.491032 1.748462 -0.022780 0.016334 -1.463965 0.021603 2.994680 0.079237 -0.202438 1.181508 0.532248 -2.168685 -0.080746 -1.347693 -0.776621
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 4.629424 2.727741 1.215996 1.557588 1.768060 0.496144 -0.699741 -2.966003 -0.848863 2.267099 2.939797 1.098320 -2.252680 -1.628033 0.436775 -1.211942 -1.145236 3.851892 1.591289 4.995763
wb_dma_ch_rf/always_27/stmt_1 0.569546 2.652661 -0.879432 -0.569860 -1.082465 1.624810 1.580894 -1.433985 -2.865650 0.832604 -3.166833 3.202835 2.548750 -0.823316 0.218182 -0.787186 -0.814628 -1.264175 -0.174231 0.946207
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -4.318898 -0.173270 2.956106 -0.258173 0.250916 -0.494770 1.594232 -2.058776 -3.717566 -3.530185 -0.427802 -6.714423 -4.335547 -2.791062 -2.251587 3.396650 7.110551 -4.166164 -4.104349 4.649971
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.548227 -2.364079 -3.831579 0.706803 0.396540 0.337521 2.245986 1.423685 -1.344628 1.073687 -2.462166 3.195970 1.436487 -0.497288 3.984370 2.192350 1.382331 0.792999 -1.138857 -1.417372
wb_dma_ch_sel/wire_valid -2.181457 -1.684747 -0.581128 -0.129965 3.252834 2.194890 2.257115 -4.878046 -0.180253 -1.397372 1.211248 -1.831206 2.491955 0.966874 -1.316561 -0.264350 3.397709 -2.280056 -1.808480 2.515596
wb_dma_ch_sel/assign_162_req_p1/expr_1 -1.539907 0.115490 2.674773 0.346568 -0.139272 -0.992670 1.246384 -0.196209 0.310192 -2.310404 -0.225230 0.176853 -0.072227 -0.506533 -0.656787 -0.113895 -0.990126 -1.614761 -0.434536 -0.132384
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.523236 -1.268534 -0.365894 0.937918 -0.538706 1.161546 -0.788482 -0.414818 -0.193204 0.016852 1.305305 1.780321 -0.737496 0.429277 0.236820 0.284904 -1.339563 1.702223 0.918945 0.152388
wb_dma_de/wire_chunk_cnt_is_0_d 0.514467 2.658962 2.818338 0.779732 -1.730386 0.102712 -0.294917 -3.807585 -1.509455 -0.124121 0.433137 1.850242 -0.239144 0.666661 0.486881 0.184991 -3.308877 0.475174 -1.306183 0.790680
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.632005 -3.673657 -1.044829 2.156300 -0.653589 0.464700 -0.651330 0.618620 -0.663754 0.508816 0.530050 2.590388 -0.530133 0.444989 1.492954 -0.059505 0.638772 0.775451 -2.040201 -1.089021
wb_dma_ch_sel/assign_109_valid 1.624564 1.060295 -0.779088 -1.531484 -0.524325 0.154281 -1.713231 -2.915235 -0.723342 3.019306 0.055532 2.087192 0.988411 1.795913 3.060082 -0.326569 -0.792337 2.371088 -0.160341 -0.272173
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.768562 4.670832 -3.069672 -1.633984 -1.972828 -4.811352 0.432807 0.588359 -0.601575 4.310270 -0.312055 1.120000 -0.077701 0.264526 4.046628 -5.930892 -0.261313 -0.480996 3.001201 0.063878
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.916416 3.358191 -0.927465 -0.519951 2.719317 -1.529210 0.915677 -0.941939 -0.490191 3.406144 1.473513 -0.533208 -0.900192 -1.586527 1.622976 -3.730686 1.799687 0.733969 2.066569 4.466389
wb_dma_de/assign_75_mast1_dout 0.712335 0.770771 -1.100126 0.761344 1.453211 0.029747 2.984702 3.554987 -1.196983 -0.548538 -0.299045 -2.123546 -2.123499 -1.250985 0.911971 4.973484 -0.601533 1.064337 -1.180162 0.754370
wb_dma/constraint_csr -1.295189 1.057811 0.527681 -1.969180 -2.671535 0.319413 -1.518755 -0.978171 -0.560830 -0.780732 -1.179797 -1.748093 0.583940 0.772268 -1.330200 1.483501 -0.349861 -1.533837 -0.084815 -1.221531
wb_dma_ch_rf/always_5/if_1 -1.366498 -0.975745 -0.561038 -0.286160 -0.797359 0.841676 -0.280223 1.319485 -1.029748 -0.287133 0.351035 -1.345536 -0.252812 -0.512598 -1.467553 0.119233 2.114057 -0.721659 -2.528847 -0.674045
wb_dma_ch_pri_enc/wire_pri21_out 0.282814 -1.498134 1.562839 2.478817 0.104929 -0.522815 1.777088 -0.021341 0.045327 -1.530599 0.055558 3.156285 0.097425 -0.177488 1.258334 0.484196 -2.331588 -0.049403 -1.226952 -0.809737
wb_dma_ch_sel/assign_157_req_p0 0.613800 1.922349 -2.494859 -0.884648 -1.015501 0.052484 -0.761981 -1.724050 -1.405110 3.453749 0.395663 1.520772 0.543944 1.618692 2.461485 -2.116450 -0.424970 0.520807 0.638725 0.387961
wb_dma_wb_mast/assign_1/expr_1 -0.506749 2.795228 0.609659 1.903507 2.378052 -2.035079 5.559451 4.448221 -1.248180 -1.876580 0.215776 -3.174006 -3.330286 -3.944655 -0.181616 3.066417 -0.641871 -1.605338 0.295765 3.708144
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.107726 1.913949 -0.104669 -1.501125 1.932803 -0.653345 -0.622392 -2.345776 -0.086014 3.064907 0.981756 0.986871 0.266073 0.662838 2.570259 -2.472714 0.786001 2.347759 0.536406 1.821011
wb_dma_de/reg_mast1_adr 1.102824 -3.344316 1.643666 -1.944288 3.342931 -1.095298 0.412108 -1.242585 -0.242369 -0.899435 -1.560884 1.558514 2.330658 -1.906997 -0.608444 -1.698060 2.443337 0.808481 0.558352 2.491559
wb_dma_ch_pri_enc/wire_pri17_out 0.218120 -1.577105 1.544473 2.511919 0.081030 -0.545699 1.804943 0.020217 0.062861 -1.535743 -0.004858 3.077541 0.065025 -0.184140 1.229494 0.530542 -2.257479 -0.065029 -1.305158 -0.845573
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.607058 1.938988 -2.437887 -0.817679 -0.991845 0.110298 -0.814893 -1.790253 -1.472367 3.411612 0.404402 1.505810 0.552739 1.522615 2.365968 -2.075280 -0.418221 0.507692 0.564341 0.510967
wb_dma_ch_sel/input_ch2_csr -2.343623 3.058927 -0.008140 -2.029706 1.542046 4.318473 0.298366 1.026239 -1.236934 2.056719 -1.850009 -1.929667 0.635219 -0.277455 -0.362737 1.993014 2.996872 -1.751605 -3.030558 0.198752
wb_dma_ch_rf/assign_13_ch_txsz_we 1.861483 1.637135 -2.350352 2.741193 -3.359904 2.421488 -1.023014 -2.371933 -3.209602 0.814901 -0.430856 0.173753 -0.060156 -0.348396 -1.533712 1.923008 -0.944833 0.344962 -1.979881 1.056301
wb_dma_ch_sel/assign_130_req_p0 2.260749 4.579885 0.033604 0.127036 -1.311057 0.740238 -1.245164 -2.696653 -2.115096 1.914511 2.071182 -1.354809 -2.096581 -1.069010 -1.500546 -1.464116 -1.003689 0.437516 2.227635 4.504004
wb_dma_ch_arb/always_1/if_1/stmt_2 1.027748 -2.975147 -0.345616 4.118901 3.809956 -0.316824 1.265190 0.178178 -1.501432 1.177787 1.139010 1.771869 0.258600 -3.454911 -1.426971 -3.403460 2.701424 0.244100 -1.991359 4.985256
wb_dma_ch_sel/assign_106_valid 1.426479 1.182165 -0.749784 -1.392717 -0.504762 0.166732 -1.575377 -2.977851 -0.885342 2.989904 -0.053771 1.953381 0.984287 1.690855 2.940102 -0.289933 -0.725463 2.171933 -0.437654 -0.209169
wb_dma_ch_pri_enc/wire_pri28_out 0.256705 -1.477087 1.494195 2.428882 0.091913 -0.482679 1.724591 -0.011965 0.064645 -1.433439 0.054722 2.995006 0.048640 -0.143823 1.158970 0.490607 -2.236045 -0.026952 -1.244986 -0.808270
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.580009 -1.238129 -0.345334 0.981592 -0.556028 1.152337 -0.779957 -0.425864 -0.197483 -0.015701 1.304341 1.792022 -0.795063 0.438484 0.255926 0.269128 -1.385749 1.739117 0.984935 0.153148
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.231792 0.046924 1.500824 0.911816 1.840081 -1.150250 1.124538 -2.238540 -0.028190 1.255548 0.912073 4.033824 0.280073 0.454681 3.612185 -1.782436 -1.431667 2.106937 -0.765212 0.829865
wb_dma_ch_rf/always_11/if_1/if_1 2.195235 2.160482 3.264575 1.502483 -0.003728 0.420859 -0.083669 -3.669385 -1.056250 -0.312363 2.517165 2.283248 -1.641970 -0.041303 0.018478 -1.621436 -2.929336 1.951304 0.248882 2.888337
wb_dma_wb_if/wire_slv_adr -6.257293 3.916263 1.221795 0.858775 -0.069793 -4.590734 1.228145 -0.551391 -0.824392 0.512176 -4.399865 -4.388065 0.827955 -1.759904 0.776904 -0.409033 2.596849 -3.934805 -4.638099 1.052939
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.382606 1.268046 1.003404 -1.800856 1.691383 0.017038 0.654778 0.365916 1.129685 0.529520 2.253993 -1.217083 0.218428 1.081339 0.609232 2.237975 -1.497648 1.332989 -0.432513 -0.229892
wb_dma_ch_sel/input_ch1_csr -2.228889 2.979631 -0.051019 -1.799429 1.394408 4.274670 0.346453 1.100644 -1.392071 1.947438 -1.791302 -1.747216 0.382484 -0.353716 -0.348134 1.778646 2.940939 -1.799901 -2.931736 0.367981
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -1.610602 0.143475 2.767883 0.328556 -0.159667 -1.082667 1.291005 -0.210686 0.306667 -2.404573 -0.282461 0.082343 -0.104898 -0.522587 -0.694751 -0.100583 -1.007728 -1.685095 -0.463520 -0.135574
wb_dma/wire_pt1_sel_i 1.766651 1.610757 -0.376010 1.008513 2.960328 -0.885928 3.553651 3.676394 -0.868173 -0.284715 -0.063320 -2.889583 -2.743313 -3.336869 0.780258 4.944610 0.160280 1.399618 -0.111636 2.982488
wb_dma_ch_sel/always_47/case_1/stmt_1 1.365255 0.045111 0.872912 -0.162682 1.158987 1.683814 -0.486990 -0.300425 0.225496 0.303955 -1.561917 2.251144 2.253321 -0.726517 -1.647243 -1.128761 -0.652884 0.717603 0.463158 0.476479
wb_dma/wire_pt1_sel_o -3.460488 -1.245006 3.119488 -0.010831 -0.412619 1.551110 0.058934 -2.046977 -2.762051 -0.969848 -1.262092 -1.292477 -0.969242 -1.802171 -2.851375 1.544230 2.792744 -4.401715 -2.913414 0.883559
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.904391 1.965782 0.444793 1.163413 0.120658 1.508804 -1.412136 -3.360765 -1.332273 2.116515 2.824036 2.174681 -1.574159 0.483406 0.693754 -1.440847 -1.909690 3.674777 0.788392 2.942957
wb_dma_ch_pri_enc/inst_u16 0.155617 -1.552671 1.588147 2.447030 0.033027 -0.560660 1.732352 -0.017721 0.033998 -1.595277 0.025400 2.998681 0.056868 -0.178945 1.122978 0.503138 -2.256134 -0.114818 -1.314167 -0.816300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.209030 -1.522259 1.595177 2.502216 0.086481 -0.541411 1.805863 -0.059535 0.045415 -1.509693 0.044355 3.118908 0.095649 -0.203746 1.202176 0.465191 -2.317086 -0.047885 -1.276855 -0.786477
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.037717 -0.321904 -2.300664 2.718893 -1.297103 0.442958 -0.302686 1.253826 -0.198689 -0.080645 1.503510 -1.462243 -0.507605 -0.225224 -3.153868 -2.511700 0.164809 -2.248649 0.605989 0.774975
wb_dma_ch_sel/always_48/case_1 1.025004 -2.760180 -0.484272 3.964106 3.696326 -0.332737 1.435115 0.177293 -1.559200 1.236735 1.018092 1.733255 0.199918 -3.423784 -1.214085 -3.280285 2.679722 0.220188 -1.913438 4.929747
wb_dma_ch_sel/input_ch7_csr -2.586305 0.440742 0.058471 -0.773892 1.154863 3.632420 -0.690584 -0.064186 -2.046671 1.274392 -0.615215 -2.519282 0.078433 0.157492 -1.542513 1.446211 3.421981 -1.464805 -4.536932 0.974421
assert_wb_dma_rf/input_ch0_txsz -1.060506 0.314810 -1.209708 0.858487 -2.840608 0.067063 0.000123 1.577657 -2.067580 0.049855 -0.667712 0.639260 -0.028980 -0.860544 -1.461327 -0.122489 -0.072778 -2.081240 -1.083168 -0.717548
assert_wb_dma_rf -2.085691 -0.289744 0.091183 0.289959 -3.272172 0.245239 -0.768972 2.038384 -3.657331 -0.494422 -2.144323 0.630183 -0.346956 -1.297168 -2.422770 -1.069444 1.150120 -2.702538 -2.423733 0.175548
wb_dma_ch_rf/reg_ch_am0_r -0.396074 1.299057 1.044225 -1.854245 1.757552 -0.017247 0.606622 0.388137 1.270544 0.534803 2.231524 -1.262579 0.245487 1.096090 0.622141 2.252483 -1.504673 1.440955 -0.389682 -0.254640
wb_dma_ch_rf/always_4/if_1 -3.058964 -2.355215 -0.606079 0.192555 -1.104700 2.766415 -1.332855 -0.098635 -1.974275 -1.483071 -1.610624 -3.462614 -0.693875 0.893198 -2.480215 2.422025 2.588984 -2.082034 -4.877920 -1.758812
wb_dma_de/always_4/if_1/if_1/stmt_1 1.853065 2.415283 0.140881 0.327867 -1.730047 1.157021 -1.623909 -3.569556 -1.881315 2.082327 0.522054 1.481449 -0.133760 1.166428 0.930552 0.418826 -2.191454 1.919030 -1.058356 0.776105
wb_dma_de/always_14/stmt_1/expr_1 1.164413 0.230668 1.413167 0.852973 1.961113 -1.118489 1.082278 -2.299667 -0.052892 1.476701 1.003207 3.938336 0.322352 0.455371 3.630403 -1.913875 -1.300511 2.166930 -0.812160 0.975505
wb_dma_de/wire_use_ed 2.068873 5.979278 1.619629 1.979741 4.566042 -0.815796 -0.860679 -1.539236 1.293185 5.988438 1.025296 0.257366 -0.288991 1.118185 3.770050 1.031552 -3.780539 7.035912 -3.434732 1.794283
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.700666 -1.560578 0.939304 -1.371957 -2.728825 -2.378500 0.617041 -4.461507 -2.500264 -2.777718 -0.579322 -1.028234 1.106015 0.419005 -0.264394 -1.299985 1.550554 -3.348181 -1.538441 0.975478
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.117743 -1.393446 1.548357 2.319178 0.064946 -0.561426 1.752968 -0.038431 0.077658 -1.503855 0.027623 2.898080 0.057286 -0.174073 1.125945 0.436515 -2.175440 -0.170293 -1.250929 -0.791081
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.049209 1.782331 -0.059478 -1.522664 1.907852 -0.608234 -0.674850 -2.351024 -0.070332 2.994110 0.971851 1.007127 0.248298 0.649351 2.490648 -2.431116 0.813433 2.347343 0.473466 1.805050
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.492866 -2.083613 -2.255589 2.010010 0.153843 1.623990 1.867400 1.468403 -1.566219 -0.271294 -0.138941 1.683512 -0.974831 -0.442830 1.750613 3.675362 -0.383254 1.555144 -1.191728 -0.248231
wb_dma_ch_sel/input_nd_i 3.853585 2.095878 0.412281 1.129728 0.129971 1.491078 -1.461251 -3.494779 -1.356082 2.238973 2.757078 2.140682 -1.535364 0.504137 0.762415 -1.495330 -1.872720 3.656380 0.680189 3.002527
assert_wb_dma_ch_sel/input_req_i 2.583560 -1.314999 -0.364722 1.021683 -0.543331 1.167166 -0.762257 -0.399036 -0.181563 -0.019393 1.324659 1.888256 -0.727501 0.410267 0.263090 0.327189 -1.417205 1.768471 0.926301 0.114645
wb_dma_ch_rf/reg_ch_rl -1.673268 -0.267207 -0.340082 -3.782340 -1.357943 -0.807392 -1.456893 -0.325293 0.566462 0.117859 -1.758127 -1.202802 1.712007 1.346239 0.743311 0.744802 0.988947 -1.190227 0.662851 -2.314536
wb_dma_de/reg_paused -1.365734 -0.386264 -0.293252 -0.727614 0.091872 0.468555 1.438611 -0.939234 -0.657675 -2.127694 -2.061568 -1.272404 0.029462 1.023609 -0.314464 0.701365 -0.387664 -2.253102 0.519514 -0.596486
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 1.125812 2.297989 1.718252 0.669910 -1.790155 1.135056 1.060009 -2.509771 -2.745682 -1.134655 0.001460 0.599453 -1.262576 -0.128961 0.413688 3.144646 -2.397494 0.448234 -1.707095 1.186927
wb_dma_wb_if/wire_mast_drdy 1.118188 -0.754325 -3.245828 0.683219 1.759886 3.351510 3.900420 -1.615873 -1.804354 0.585916 3.039130 1.282511 -1.691906 1.973512 3.205066 1.896574 1.640800 0.894798 -1.272774 0.220029
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 2.107549 -2.596385 -1.279745 -0.832392 0.830409 -0.049012 -0.587848 0.265809 0.925225 0.995704 0.715878 2.507520 0.451656 0.987760 2.501272 -0.492329 0.112787 2.112498 1.646573 -0.962708
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.346534 -2.063011 -2.259075 2.006948 0.153980 1.621888 1.870019 1.505196 -1.566417 -0.248400 -0.202877 1.608356 -0.948634 -0.454372 1.698851 3.666054 -0.328708 1.472207 -1.285300 -0.275047
wb_dma_ch_sel/assign_100_valid/expr_1 -1.648525 0.928409 -2.780597 0.178453 1.728042 3.130356 -1.915961 -3.082435 -0.051100 4.294032 0.630742 -1.145658 3.121169 1.277372 -2.112269 -2.513376 3.926871 -0.026745 -3.220887 0.601347
wb_dma_wb_if/inst_u1 -4.504790 -0.411355 0.336227 0.738924 -0.565381 0.840695 0.980781 -1.375200 -2.696265 -0.989802 -0.498167 -3.170403 -1.487326 -0.881473 -2.440466 0.600767 4.505888 -3.872741 -4.236838 0.713139
wb_dma_wb_if/inst_u0 -3.540657 0.586579 -2.150341 -1.024778 -0.539211 1.763086 1.972596 0.083988 -6.156684 -1.423299 0.444798 -3.145502 -3.625907 1.600675 -0.260759 -0.631522 3.494163 -3.147091 -3.863493 3.116346
wb_dma_ch_sel -3.099428 -0.489008 0.329822 -1.828891 -0.163116 1.116400 0.017673 -2.791464 -2.200132 -0.408125 -0.038874 -2.896256 0.929263 0.635476 -0.648298 0.677911 3.171741 -2.670080 -3.539644 1.369318
wb_dma_rf/input_de_csr_we 3.737554 1.894790 -1.404327 2.769995 1.812749 1.018686 2.423495 0.773405 -2.589310 1.938606 1.358580 1.081301 -2.770597 -0.740575 2.803689 3.619142 -2.239971 4.129269 -1.820497 2.631032
wb_dma_rf/wire_ch0_adr0 -2.200009 2.720063 0.446280 -2.348651 3.794491 -0.854979 -1.460786 -0.208376 3.017884 4.558142 -1.274149 -1.365454 3.186400 0.950873 2.362628 -0.264173 2.028577 2.158924 -2.565453 -1.259247
wb_dma_rf/wire_ch0_adr1 -1.912748 1.450395 -2.818423 1.285244 -3.334691 0.046846 0.732703 2.202272 -2.813625 0.756356 -0.277395 0.145369 -0.395660 -0.808871 -1.780810 -1.874502 0.092602 -3.627420 -0.323096 0.018497
wb_dma_de/always_9/stmt_1/expr_1 0.831683 3.716516 0.244438 -1.697614 -1.924532 1.787907 -0.717986 -2.552808 -2.941071 0.276332 -0.053997 -2.458098 -1.369709 0.043411 -0.942097 2.813765 -0.114982 0.444794 -0.756978 2.040870
wb_dma_ch_sel/always_42/case_1/cond -0.150552 -1.056576 1.322281 -1.168105 -0.792029 0.737931 0.624893 -1.408813 -1.780418 -1.568561 -1.090494 0.677330 0.108354 0.324456 1.082628 2.914861 0.204520 -0.042657 -2.064374 -0.361796
wb_dma_wb_slv/input_wb_cyc_i -1.908685 1.811878 -0.330962 -0.944853 -0.356431 -0.597080 0.748418 0.261624 -3.332565 0.896911 -0.546243 -4.262451 -4.079288 -2.604432 -0.130641 1.603208 5.217202 -2.733900 -0.379882 3.395461
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.537745 -3.725533 -1.049174 2.168940 -0.676459 0.431457 -0.683081 0.650390 -0.695893 0.522017 0.525901 2.549311 -0.512676 0.413878 1.487124 -0.085109 0.720586 0.693248 -2.117091 -1.069613
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.558929 -3.049864 -1.849558 4.368247 -0.517716 0.960965 -0.516527 0.558809 0.288699 0.113473 1.335713 1.826356 0.034008 0.194857 -0.851156 -0.069376 -1.262173 0.921835 -1.095994 -0.695557
wb_dma_de/reg_tsz_cnt 0.589120 1.737851 0.062654 3.120115 -3.402735 1.495261 0.281817 -2.698813 -2.952163 -1.214854 -0.606651 0.597501 -0.101018 -0.873273 -2.023276 1.673849 -1.936385 -1.114176 -2.364483 1.017904
wb_dma_ch_sel/reg_ndr 4.060904 2.002861 0.385217 1.154963 0.058964 1.462178 -1.429425 -3.296475 -1.207477 2.130601 2.835583 2.266575 -1.629142 0.535634 0.816273 -1.473157 -2.111558 3.744110 1.025057 2.872050
wb_dma_de/assign_83_wr_ack/expr_1 1.100410 2.203118 1.663021 0.679190 -1.763265 1.149815 1.058587 -2.464459 -2.780162 -1.192996 0.042216 0.542648 -1.319587 -0.175086 0.327876 3.150491 -2.238918 0.449834 -1.765124 1.282203
wb_dma_de/reg_de_txsz_we 3.195812 4.065969 -1.447224 -1.530545 -2.909111 0.617171 -0.174717 -1.014743 -1.970479 0.636766 0.309192 -0.747086 -2.068293 0.349504 1.467675 3.394316 -2.835416 1.558202 2.872143 0.889700
wb_dma_ch_rf/reg_pointer_sr -1.525890 -0.960094 -0.566528 -0.352481 -0.866932 0.884292 -0.289824 1.307931 -1.046910 -0.352325 0.270820 -1.533854 -0.267690 -0.505177 -1.579713 0.217054 2.185467 -0.841240 -2.589823 -0.742612
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.574866 -1.282112 -0.361633 0.990944 -0.523208 1.177406 -0.767258 -0.403421 -0.223225 0.021594 1.284064 1.840961 -0.722080 0.403385 0.250825 0.284150 -1.376179 1.759717 0.943365 0.119341
wb_dma_rf/input_de_adr1_we -0.929327 1.063438 -1.727732 0.466820 -0.588343 -0.100129 0.837689 1.117514 -0.733688 0.576427 0.401432 -0.608278 -0.443645 -0.131951 -0.541250 -1.921255 0.280560 -1.839000 1.003100 0.765569
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.280972 2.520909 4.244422 1.905241 3.778050 -1.009769 -0.165721 -1.966494 0.039094 0.344993 -0.203382 -2.086037 0.303327 -1.702786 -2.109407 2.651493 -2.532941 4.011129 -3.621552 3.721614
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.276689 -1.526666 1.589687 2.446132 0.019932 -0.473707 1.764448 -0.032697 0.045336 -1.599539 0.067844 3.095970 0.040149 -0.182235 1.177025 0.528602 -2.326564 -0.081144 -1.202553 -0.816257
wb_dma_ch_sel/always_43/case_1/cond 0.554347 1.846009 0.205505 3.153440 -3.429594 1.483645 0.235567 -2.662376 -2.942934 -1.320686 -0.490356 0.403458 -0.243193 -0.824937 -2.116108 1.760754 -1.993601 -1.056379 -2.350738 1.098053
wb_dma_ch_rf/reg_ch_adr0_r -3.699419 -1.590384 1.859148 -2.594246 2.823345 -1.754692 -2.625091 -1.525435 1.414159 2.195611 -0.715867 -1.926483 2.483682 1.270576 0.964353 -1.029747 4.238377 1.236814 -4.788319 -0.653123
wb_dma_ch_pri_enc/input_valid -1.518240 0.141687 2.720089 0.371466 -0.127380 -1.048313 1.304600 -0.216895 0.287404 -2.339327 -0.235463 0.227299 -0.083925 -0.543749 -0.649913 -0.129909 -1.035649 -1.605571 -0.486755 -0.085360
wb_dma_ch_pri_enc/reg_pri_out1 0.320822 -1.591736 1.524917 2.476152 0.075412 -0.507209 1.768870 0.026822 0.067144 -1.527201 0.089062 3.163282 0.038529 -0.196235 1.225680 0.529258 -2.339040 -0.013497 -1.221649 -0.808705
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.452076 -0.351826 -3.656348 0.028088 0.074613 3.503404 1.596609 -1.104990 -0.803833 0.582520 2.578963 -1.051188 -0.863162 2.291211 0.074149 0.749211 2.063303 -0.862811 -0.449486 -0.828799
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.424096 -1.296565 -0.869331 -1.740907 1.255654 -1.101247 0.103474 0.607966 1.048195 0.930164 -0.583750 0.586584 1.127852 0.559476 2.134252 -0.716537 1.443869 0.321342 0.628570 -1.015679
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -1.098065 -4.646429 1.044657 4.624969 -1.399199 -0.141740 -0.357046 0.490093 0.033993 -2.263804 1.452709 1.786472 -0.693003 -0.189371 -1.559083 -0.979071 -0.350743 -1.425584 -2.818429 -1.002348
wb_dma_ch_sel/input_req_i 1.661896 -2.349719 -3.872898 0.734398 0.365312 0.409028 2.236704 1.382860 -1.393861 1.101125 -2.387453 3.248664 1.422712 -0.476699 3.937617 2.194473 1.326500 0.859169 -1.123247 -1.347233
wb_dma_rf/assign_4_dma_abort/expr_1 1.336345 0.117323 1.481631 0.899327 1.833126 -1.057890 1.051773 -2.301503 -0.070205 1.327495 1.009596 4.096995 0.307537 0.515967 3.562591 -1.834102 -1.484377 2.201185 -0.684275 0.862323
wb_dma_rf/always_1/case_1/stmt_8 -0.719312 2.512326 2.833119 -0.484696 -0.565216 -0.984303 -2.745061 -3.352062 0.699419 0.435488 -2.426952 -0.992300 0.622944 1.326456 -0.063499 -1.128358 -0.408647 1.902015 -1.716521 -0.367778
wb_dma_ch_rf/wire_ptr_inv 2.277995 -2.641394 -0.998296 3.152137 -1.248242 1.609821 -1.868261 -0.141410 0.323034 -0.648620 2.376952 0.762409 -0.831625 0.273522 -2.457136 -0.431762 -1.304591 1.102728 0.580998 0.120446
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.390397 1.856415 1.391111 1.522372 0.881815 -2.362454 3.007941 -0.067315 0.408279 -0.123130 -0.661493 1.730667 0.506336 -0.455931 2.343434 -0.209125 -2.225708 -0.921536 -1.028909 -0.397721
wb_dma_ch_sel/assign_138_req_p0 0.542568 2.022616 -2.435903 -0.974099 -0.988634 0.075214 -0.792862 -1.902618 -1.510918 3.463449 0.342641 1.401421 0.595336 1.556674 2.371961 -2.071849 -0.338127 0.494546 0.515737 0.521535
wb_dma_rf/always_1/case_1/stmt_1 -1.248877 -0.180482 -0.366846 -0.686999 0.179725 0.623972 1.572953 -1.136637 -0.798314 -1.915920 -2.106508 -1.044135 0.127940 1.035519 -0.082546 0.723025 -0.443620 -2.101408 0.398423 -0.522536
wb_dma_rf/always_1/case_1/stmt_6 -2.565356 1.954713 2.322061 -0.559687 -1.698412 -4.549032 -0.462327 -2.485714 1.604096 -1.543087 0.504788 -4.185466 -0.741175 -1.115978 -0.742677 -2.534231 3.878243 -1.225747 0.011680 1.353848
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.866706 3.358220 -1.012711 -0.489276 2.765114 -1.489663 0.942058 -0.904612 -0.540226 3.442473 1.487249 -0.597786 -0.888438 -1.570948 1.565740 -3.796315 1.902722 0.650831 2.010266 4.513079
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.503974 -1.273397 -0.337887 0.985341 -0.550484 1.151798 -0.739121 -0.425878 -0.226684 -0.012151 1.254849 1.838308 -0.758351 0.381851 0.235091 0.326987 -1.367905 1.685102 0.860179 0.149073
wb_dma_ch_sel/always_43/case_1 0.710554 1.804587 0.057994 3.220968 -3.389992 1.375465 0.299812 -2.564442 -2.775863 -1.196489 -0.449194 0.678661 -0.181811 -0.815680 -1.888805 1.622825 -2.179471 -1.030138 -2.107286 0.984270
wb_dma_ch_sel/assign_9_pri2 1.924994 -1.765942 -1.205505 2.164008 0.199701 0.553790 0.489725 0.264659 -0.198556 0.784324 0.293831 3.002481 0.100279 0.365702 1.835731 0.661423 -1.318710 1.649641 -0.757725 -0.768987
wb_dma_pri_enc_sub/always_1/case_1 0.219829 -1.547928 1.624139 2.499024 0.060663 -0.546566 1.814802 0.015071 0.063207 -1.598905 0.075987 3.114666 0.031596 -0.200611 1.183348 0.482125 -2.325334 -0.094909 -1.240459 -0.840877
wb_dma_rf/always_2/if_1 -2.222373 1.465238 1.087571 -1.509634 -2.518124 -2.429050 0.426452 -3.585551 -1.769053 -0.484296 -2.572491 1.124194 0.915053 1.785805 2.026477 -1.956146 -1.463536 -1.828463 -1.070003 -1.690178
wb_dma/wire_dma_abort 1.334629 0.142668 1.382174 0.916042 1.967354 -1.224106 1.156886 -2.251690 0.018900 1.481104 1.008022 4.105673 0.346423 0.517248 3.795731 -1.858843 -1.454789 2.277650 -0.664543 0.845252
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.712431 -2.262881 -3.891564 0.673830 0.409385 0.412561 2.360149 1.363385 -1.435008 1.087293 -2.351556 3.236665 1.326235 -0.446061 4.092751 2.244316 1.277864 0.885865 -1.048706 -1.331085
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.520094 -3.750686 -1.059853 2.119696 -0.652555 0.402747 -0.643131 0.617554 -0.721941 0.521211 0.491971 2.621724 -0.471055 0.456494 1.597828 -0.072503 0.764333 0.700619 -2.160811 -1.150444
wb_dma_wb_if/input_wb_stb_i 0.196300 4.259234 -3.148371 -1.572621 0.798308 -2.959738 1.531346 0.717033 0.394905 3.927489 0.512342 0.603379 -0.184794 0.432068 4.144819 -3.890132 -0.511493 0.037355 4.136052 1.123111
wb_dma_rf/input_de_txsz 3.112201 2.432558 -0.136303 -0.814964 -2.512768 2.887120 -1.311700 -2.874873 -3.166291 0.112501 1.005267 -0.843419 -2.063701 0.417595 -0.683522 3.202113 -1.249975 1.919096 0.121065 2.109141
wb_dma_ch_pri_enc/wire_pri3_out 0.293553 -1.519770 1.545061 2.405294 0.002521 -0.501808 1.730177 -0.080578 0.039409 -1.566861 0.097839 3.077667 0.021821 -0.168964 1.146359 0.506491 -2.308648 -0.049941 -1.208380 -0.833932
wb_dma_ch_sel/wire_gnt_p1 -1.480357 0.131819 2.730368 0.418979 -0.112543 -1.096762 1.310369 -0.222500 0.333849 -2.353781 -0.225183 0.305243 -0.086375 -0.507306 -0.572389 -0.117392 -1.139782 -1.590854 -0.397969 -0.096052
wb_dma_ch_sel/wire_gnt_p0 2.180589 -3.129333 -2.721427 3.692317 3.813901 0.572813 0.271089 0.380836 -1.957224 2.973682 0.924769 1.425402 0.459775 -3.123698 -0.966499 -3.115295 3.744944 1.393608 -1.752013 5.092703
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.869117 3.360288 -0.822781 -0.543992 2.903607 -1.577218 0.901863 -0.916280 -0.460634 3.361209 1.519550 -0.693165 -0.919599 -1.641062 1.569096 -3.603561 1.898056 0.776012 1.953946 4.572245
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.597927 -1.305308 -0.396415 1.014130 -0.559649 1.156781 -0.788564 -0.418418 -0.205663 -0.006940 1.326275 1.828057 -0.772128 0.444607 0.252054 0.303761 -1.339397 1.795928 0.921994 0.155582
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.253675 -0.245800 -0.476840 -0.649903 0.251618 0.644744 1.526956 -0.984700 -0.766543 -1.892108 -2.053486 -1.169455 0.116427 1.012557 -0.187841 0.726295 -0.347131 -2.120201 0.361329 -0.495861
wb_dma/input_wb0_err_i 1.281216 0.116837 1.433384 0.915724 1.884040 -1.133332 1.134915 -2.283852 -0.050278 1.343320 1.002584 4.076164 0.308665 0.496867 3.705157 -1.857609 -1.467526 2.219455 -0.681922 0.888556
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.646583 -5.174284 1.220484 -0.346342 -1.104656 -0.741435 -1.143491 -1.584342 -2.165386 -2.448080 0.585911 -0.239709 -0.683142 0.330624 -1.198288 -1.015138 3.065815 -1.067464 -2.796862 0.743442
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.545461 0.495748 -3.087499 0.011545 3.134864 -2.215646 -0.939177 1.017947 2.451427 5.766700 -2.453043 0.444593 3.242772 -0.079856 3.713849 -2.407502 3.432979 1.110664 -1.637035 -1.925372
wb_dma_wb_mast/wire_wb_data_o 0.767529 0.670600 -1.230789 0.693745 1.340146 0.126392 2.907524 3.537955 -1.287822 -0.647930 -0.338381 -2.100919 -2.106483 -1.273360 0.864956 4.968146 -0.436468 0.965201 -1.101526 0.778556
wb_dma_de/always_6/if_1/if_1/stmt_1 1.441983 1.354171 1.751125 1.651407 -3.095087 2.238042 -1.244829 -2.705612 -2.148483 -2.439809 2.075750 -1.768143 -2.199076 -0.198498 -3.928010 2.101301 -2.163228 -0.057738 -0.426542 2.148054
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -1.522794 0.144330 2.744167 0.365980 -0.164020 -1.073431 1.301779 -0.193125 0.311126 -2.397715 -0.241959 0.244127 -0.117165 -0.532137 -0.604495 -0.110692 -1.073102 -1.626339 -0.428594 -0.102253
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.574790 -1.267018 -0.360637 0.996659 -0.537082 1.146682 -0.752713 -0.420637 -0.210296 0.014739 1.312367 1.868494 -0.729554 0.423649 0.269622 0.315880 -1.379837 1.757812 0.926477 0.128608
wb_dma_ch_sel/always_38/case_1/cond 0.582569 2.664876 -0.921285 -0.314111 -1.015614 1.713584 1.756159 -1.499030 -3.001654 0.773483 -3.264778 3.375999 2.692115 -1.019266 0.130726 -0.967408 -0.744263 -1.393417 -0.292760 1.157451
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 2.138598 -1.001921 -2.969958 2.483098 -0.980659 1.548373 2.226222 0.732862 -2.554340 0.122686 -1.845115 2.676253 0.227853 -1.066211 1.894487 2.984672 -0.106557 0.502651 -1.761713 -0.235558
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.164561 2.562017 -0.094744 -0.826162 -2.459970 2.840502 -1.410931 -2.957207 -3.169408 0.204538 1.126937 -0.946655 -2.107229 0.431347 -0.706749 3.122465 -1.274115 2.042661 0.179419 2.245562
wb_dma_de/assign_4_use_ed 1.975414 5.939929 1.704593 1.937589 4.377590 -0.806864 -0.809618 -1.622321 1.056747 5.781003 0.770981 0.186225 -0.385418 1.134837 3.758273 1.196661 -3.743168 6.915285 -3.619416 1.749869
assert_wb_dma_wb_if/assert_a_wb_stb -2.155897 -1.636160 1.248041 -0.178606 -0.216945 1.924280 -0.712591 -1.289623 -2.397008 0.256032 -1.299940 -1.429137 -1.055553 -1.536790 -2.243248 1.954761 3.152420 -3.256842 -1.912127 0.592676
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 2.558797 3.031326 0.935143 -0.830393 -2.455741 1.748488 -2.849984 -4.258262 -1.814813 1.294392 1.578111 0.351034 -1.013502 1.272564 -0.577731 0.072037 -2.288321 2.066158 0.705671 1.699823
wb_dma_ch_sel/assign_132_req_p0 0.241027 -0.317231 -2.082655 1.695748 -0.811344 -0.664890 -2.095072 -0.541468 -0.733025 2.719388 1.898069 -0.706394 -0.893487 -0.566514 -0.467345 -2.975678 1.723845 -0.423393 0.151614 2.117208
wb_dma_ch_rf/always_25/if_1 0.010293 -0.835077 1.751087 -0.657134 0.161754 1.795553 -0.995245 0.882903 -1.627659 -0.486651 -2.991451 2.163419 1.510039 -1.146655 -2.645428 -1.922129 0.681197 -0.362407 -0.995184 0.901674
wb_dma_de/wire_rd_ack 1.002082 2.129338 1.679039 0.620257 -1.811465 1.135800 1.049566 -2.403657 -2.755344 -1.244907 -0.080645 0.564657 -1.225970 -0.159834 0.328407 3.198228 -2.273680 0.326190 -1.812923 1.126236
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.055988 1.907250 -0.044757 -1.477300 1.872025 -0.612277 -0.625699 -2.392345 -0.114932 3.014556 0.974709 0.915669 0.202833 0.645612 2.437609 -2.431669 0.797758 2.275390 0.455691 1.848197
wb_dma/wire_slv0_adr -6.330242 4.491395 1.178733 0.019742 -1.076715 -4.515173 0.656238 -1.085467 -1.076186 0.758590 -4.699705 -4.564740 1.323247 -1.567918 0.544060 -0.019625 2.421609 -4.250745 -4.479277 0.801444
wb_dma_rf/input_dma_busy -2.468922 -0.689287 1.759190 -2.354736 -4.939097 -2.802642 -1.898060 -4.777709 -2.079013 -1.699950 0.620514 -1.310454 1.611725 0.142324 -0.961320 -0.710328 1.742473 -2.592024 -1.920952 0.661609
wb_dma_ch_sel/assign_96_valid/expr_1 -1.293877 5.630507 -1.150669 -0.620280 2.996460 3.454668 0.669276 -2.655110 1.142105 4.789299 -0.681307 0.467300 3.758904 0.525864 -0.232537 -1.789850 1.446596 -0.213413 -1.457225 0.216282
wb_dma_ch_sel/always_4/stmt_1 0.847905 2.464466 -0.818634 -0.429023 -0.919387 1.618287 1.610249 -1.438752 -2.774406 0.845317 -3.128201 3.600481 2.622504 -0.880047 0.390735 -1.005611 -0.906060 -1.072726 -0.028317 1.036128
wb_dma_rf/wire_pointer2_s -1.463575 -1.021926 -0.544169 -0.394973 -0.953637 0.887255 -0.219681 1.290033 -1.113467 -0.486918 0.296341 -1.516069 -0.337940 -0.454162 -1.536094 0.420004 2.112463 -0.862912 -2.596701 -0.768923
wb_dma_de/reg_chunk_dec 0.277316 2.731684 2.820192 0.539180 -1.967270 0.072359 -0.407652 -3.699962 -1.520591 -0.288338 0.298209 1.534131 -0.285599 0.662851 0.289401 0.329538 -3.244157 0.224063 -1.272249 0.643576
wb_dma_de/reg_chunk_cnt_is_0_r 1.876157 2.655885 0.160851 0.231561 -1.782561 1.158705 -1.738632 -3.613688 -1.844875 2.120438 0.596309 1.338041 -0.190344 1.178737 0.909146 0.368490 -2.226563 1.899068 -0.876670 0.810757
wb_dma_ch_sel/assign_158_req_p1/expr_1 -1.534301 0.154514 2.780217 0.400402 -0.090198 -1.098510 1.295205 -0.204782 0.301828 -2.377553 -0.230795 0.222229 -0.116529 -0.546229 -0.601213 -0.160446 -1.095511 -1.615670 -0.430617 -0.055663
wb_dma/wire_wb0_cyc_o -1.508562 0.171180 2.773133 0.375679 -0.142266 -1.059313 1.303484 -0.254184 0.305618 -2.334105 -0.196580 0.218307 -0.096462 -0.523930 -0.602518 -0.164090 -1.063429 -1.581597 -0.482953 -0.063026
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.661104 -3.659420 -1.106107 2.184197 -0.611353 0.403228 -0.629820 0.562912 -0.741839 0.652336 0.524235 2.704263 -0.499566 0.459434 1.744510 -0.100633 0.661670 0.822283 -2.127244 -1.090053
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -1.473158 -1.282207 -0.347375 0.631411 3.250983 0.993441 1.630818 -2.232229 0.230911 -0.073895 2.775544 -1.902176 1.533867 -0.077966 -1.063746 0.543558 3.164672 -0.301270 -2.738929 2.742859
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.360046 -3.060495 0.546948 2.435194 1.675339 -1.289832 -0.464195 -1.249334 -1.199522 0.412075 1.565626 -0.820991 -0.827284 -2.217981 -0.438972 0.261723 2.572999 0.553952 -2.775903 3.233622
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.999447 -0.275352 -2.270336 2.730862 -1.304572 0.403806 -0.321632 1.248314 -0.153481 -0.082745 1.574121 -1.483313 -0.527726 -0.222994 -3.203033 -2.508904 0.042270 -2.243901 0.719651 0.769378
wb_dma_ch_rf/reg_ch_adr1_r -0.878141 -0.317008 -2.144040 2.708313 -1.241031 0.429750 -0.285506 1.195968 -0.139687 -0.063223 1.475755 -1.348191 -0.466273 -0.178658 -3.058251 -2.420939 -0.009197 -2.065534 0.610533 0.686258
wb_dma/input_wb0_cyc_i 0.007875 4.443466 -1.808960 -0.897025 0.709740 -2.731368 3.201308 2.514638 -2.285456 -0.260183 0.813051 -4.582073 -4.750908 -2.400969 2.381404 0.613599 3.954360 0.123928 1.216270 5.313114
wb_dma_ch_sel/always_8/stmt_1 1.776483 -1.730549 -1.202470 2.096374 0.215938 0.556474 0.474630 0.250643 -0.219449 0.833686 0.271304 2.899512 0.165483 0.355397 1.857498 0.649788 -1.218505 1.589466 -0.828247 -0.743509
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.379627 -2.046983 -2.224962 2.012358 0.135073 1.629336 1.801604 1.427980 -1.560007 -0.256567 -0.155459 1.624832 -0.930026 -0.441378 1.641352 3.654878 -0.340630 1.487965 -1.285843 -0.228979
wb_dma_wb_slv -4.223366 -0.537551 0.425368 0.732828 -0.508724 0.942980 0.980071 -1.271580 -2.494407 -1.316497 -0.467510 -3.155201 -1.517945 -0.866991 -2.494656 0.574818 4.419528 -3.662717 -3.944673 0.749902
wb_dma_de/inst_u0 -1.922767 -1.276949 2.998982 -1.897746 3.254196 2.267387 -1.995840 -0.413586 0.827952 0.856171 -0.256928 -0.169414 3.293215 -0.626441 -3.068304 -0.665248 2.832264 0.397049 -3.546718 0.912504
wb_dma_de/inst_u1 2.032226 -0.389950 1.077982 2.475749 2.019225 1.145558 -0.730400 0.216610 1.051674 -0.178129 -0.157287 0.303728 1.281461 -2.927889 -4.299870 -1.504218 -0.090335 0.572793 0.993240 2.696742
wb_dma_pri_enc_sub/input_pri_in 0.265092 -1.520968 1.550393 2.448957 0.064729 -0.529319 1.762700 -0.028379 0.031933 -1.550041 0.048977 3.114764 0.062960 -0.190824 1.187510 0.494331 -2.329899 -0.062281 -1.250305 -0.800493
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.276107 3.924650 -1.278074 -1.455104 -2.968647 0.646373 -0.240410 -1.206436 -1.928510 0.634454 0.369820 -0.590535 -2.012430 0.455589 1.432439 3.269433 -2.905684 1.587785 2.835993 0.898630
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.631991 -3.728288 -1.081264 2.154671 -0.628136 0.452054 -0.663333 0.633645 -0.726229 0.587557 0.521364 2.698858 -0.506031 0.448641 1.641364 -0.092776 0.678220 0.768411 -2.087478 -1.087565
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.673095 1.908476 -2.347334 -0.866568 -1.165584 0.186236 -0.867448 -1.829094 -1.470750 3.338957 0.462352 1.526775 0.504831 1.623405 2.302590 -1.962227 -0.612774 0.553351 0.584164 0.411216
wb_dma_ch_sel/assign_101_valid/expr_1 -1.421274 0.928050 -2.620589 0.283949 1.862574 3.031303 -2.075509 -3.137892 0.143914 4.327283 0.628554 -1.074029 3.225836 1.198713 -2.246502 -2.659835 3.781102 0.205861 -3.040807 0.656829
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.521251 -1.278881 -0.358621 0.992090 -0.549254 1.161619 -0.759263 -0.421968 -0.198517 -0.002884 1.270551 1.820795 -0.723864 0.427908 0.276454 0.305115 -1.370833 1.732800 0.899995 0.118890
wb_dma_de/reg_de_adr1_we -0.829081 1.089789 -1.687102 0.436423 -0.589642 -0.107251 0.787664 0.993483 -0.672428 0.597657 0.382565 -0.504804 -0.405249 -0.073213 -0.445613 -1.811863 0.172529 -1.656483 1.002608 0.720145
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 1.460559 1.633701 -1.184951 1.275200 1.184560 1.308885 3.005989 -0.645480 -2.497519 1.195749 -2.211791 4.661475 2.000545 -1.675184 1.251780 -2.185401 -0.252298 -0.174672 -0.313635 2.131682
wb_dma_ch_sel/always_46/case_1 -0.366713 1.270679 1.106280 -1.888128 1.822350 0.050035 0.616945 0.421759 1.267104 0.514966 2.266364 -1.256739 0.250368 1.101573 0.554144 2.222287 -1.543877 1.427834 -0.368651 -0.262868
wb_dma_ch_rf/assign_11_ch_csr_we -1.437870 1.297477 -0.082322 0.555348 1.348357 0.202012 1.000158 -2.329572 -0.096036 1.489639 2.856260 -2.876729 2.064471 -1.691642 -1.737772 0.532432 4.845248 0.209496 -4.274593 3.073301
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.804124 -0.659185 -0.855671 -1.033551 -3.170119 2.479198 -0.762084 -0.076805 -2.044167 -1.921181 -0.390101 -1.211852 -1.196192 0.334415 -1.150047 4.803666 -0.756292 0.083963 0.288019 -0.616661
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.681047 -3.758393 -1.086964 2.226961 -0.670330 0.456763 -0.646304 0.654855 -0.696821 0.552702 0.579009 2.686462 -0.558357 0.468504 1.556097 -0.138397 0.635352 0.756759 -2.040871 -1.089530
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 0.819803 3.490809 -0.950916 -0.491969 2.758810 -1.565414 0.942853 -0.834338 -0.535737 3.392960 1.497999 -0.787380 -0.998974 -1.697037 1.426395 -3.710224 1.876700 0.639309 2.030155 4.653127
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.046579 1.794689 -0.164399 -1.531260 1.876817 -0.713659 -0.605843 -2.229356 -0.047455 3.007191 0.952002 1.031474 0.303881 0.642236 2.579482 -2.400555 0.753438 2.308042 0.604346 1.687281
wb_dma/wire_de_adr0_we -0.371207 -1.338497 -0.954936 -1.761786 1.368592 -1.156896 0.132245 0.673612 1.111935 0.994093 -0.563375 0.616286 1.142153 0.566737 2.213242 -0.763744 1.408899 0.347256 0.678151 -1.077914
wb_dma_wb_slv/wire_rf_sel -2.205505 1.186388 -2.198972 -2.554123 -2.883440 -2.802120 0.423435 -0.352339 -2.431953 -1.256863 0.323109 -1.128198 -2.971994 1.805119 2.648571 -4.200815 2.399633 -2.486547 2.506140 1.365430
assert_wb_dma_wb_if -2.049617 -1.466295 1.433789 -0.154482 -0.103015 1.916743 -0.662891 -1.229482 -2.339477 0.307085 -1.201639 -1.623026 -1.339256 -1.667763 -2.244526 2.212666 3.109868 -3.222104 -1.684368 0.769479
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.453546 -1.239134 -0.372695 0.975434 -0.519754 1.149207 -0.729326 -0.408686 -0.219603 -0.003004 1.228788 1.825472 -0.716333 0.404106 0.239843 0.292384 -1.315485 1.667896 0.842618 0.159157
wb_dma_ch_sel/assign_120_valid 1.648114 1.216279 -0.706301 -1.455912 -0.612773 0.159689 -1.614588 -3.005661 -0.870554 2.932193 0.013384 2.140225 0.933690 1.776060 3.030937 -0.236311 -0.957698 2.319269 -0.169054 -0.245905
wb_dma/wire_wb1s_data_o 0.840293 0.645858 -1.206887 0.799367 1.383130 0.107617 3.044183 3.621888 -1.360759 -0.619800 -0.317600 -1.974664 -2.168006 -1.275133 0.959751 5.022099 -0.599701 1.050108 -1.164332 0.720077
wb_dma_de/wire_adr0_cnt_next1 -1.812533 -1.386796 3.012370 -1.815744 3.250374 2.418091 -2.037617 -0.436443 0.777571 0.863710 -0.331121 0.117145 3.393110 -0.723057 -3.188930 -0.805274 2.841651 0.408158 -3.515419 0.956732
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.506891 -1.247411 -0.385126 1.010525 -0.540018 1.151583 -0.739471 -0.433195 -0.232597 -0.009784 1.259791 1.815143 -0.729020 0.380258 0.282576 0.301956 -1.334313 1.717119 0.883599 0.110093
wb_dma/wire_pt0_sel_o 1.765704 1.514635 -0.422444 1.137562 2.958831 -0.814747 3.599440 3.778884 -0.963123 -0.363084 -0.041614 -2.960479 -2.851192 -3.444529 0.706643 5.094976 0.176446 1.398555 -0.203300 3.062814
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.642606 2.130587 -2.423675 -0.840132 -1.088537 0.131353 -0.812650 -1.843699 -1.519394 3.420422 0.438338 1.436273 0.471087 1.544338 2.252166 -2.107708 -0.515192 0.474385 0.645407 0.592231
wb_dma_ch_rf/always_11 2.187375 2.102720 3.297026 1.493607 -0.059059 0.348974 -0.090960 -3.518880 -0.979742 -0.430985 2.483346 2.229201 -1.644391 -0.059463 -0.022912 -1.582360 -2.946032 1.874763 0.310094 2.785608
wb_dma_ch_rf/always_10 1.106570 0.343907 1.453781 0.857592 1.945237 -1.318633 1.164031 -2.260196 0.000361 1.454766 0.938968 3.861172 0.372697 0.433020 3.674304 -1.882268 -1.376371 2.052238 -0.765919 0.914920
wb_dma_ch_rf/always_17 0.512997 1.662988 0.086865 3.271894 -3.467657 1.468690 0.253350 -2.636858 -2.876218 -1.332996 -0.468033 0.462570 -0.176963 -0.820418 -2.143320 1.747012 -1.979898 -1.135186 -2.398464 0.963247
wb_dma_ch_rf/always_19 -1.238043 0.994687 0.493056 -1.891044 -2.486621 0.278541 -1.387095 -0.962953 -0.544982 -0.688582 -1.161062 -1.679775 0.577273 0.706984 -1.239761 1.416319 -0.329543 -1.456926 -0.122815 -1.122099
wb_dma_ch_rf/input_de_csr_we 3.619150 2.064826 -1.514197 2.782574 2.098985 0.911893 2.641583 1.009353 -2.671447 2.046351 1.273987 0.793113 -2.868717 -0.886209 2.937096 3.881509 -2.071154 4.193328 -2.103238 2.758747
wb_dma_ch_sel/assign_147_req_p0 0.602405 1.929029 -2.360215 -0.820356 -0.984126 0.149815 -0.741601 -1.935196 -1.492947 3.402467 0.420954 1.654372 0.581281 1.584371 2.416683 -2.080618 -0.503856 0.541941 0.483552 0.506212
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.851345 3.426681 -0.973292 -0.585214 2.904784 -1.560558 0.907530 -0.913018 -0.427194 3.586110 1.528503 -0.631560 -0.866116 -1.576130 1.698744 -3.809560 1.890195 0.759860 2.077546 4.566498
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.845573 2.538139 -0.065441 -0.437288 -0.085093 -1.130703 0.065990 -0.575633 -0.010595 1.191117 0.244829 0.341253 -0.610665 -0.061594 1.378324 -0.937301 -1.146708 0.800511 1.605593 0.894017
wb_dma_wb_if/wire_slv_dout -5.154728 5.385710 -5.491730 1.434414 0.811385 -2.696553 3.235553 0.235924 0.039608 4.273147 -2.217226 -5.319449 -0.054494 0.549220 2.745169 0.098434 3.148884 -3.056922 -3.039693 -1.918270
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.977314 1.028501 -0.404644 -1.201750 -1.268276 0.618293 2.622185 -2.970312 -2.898633 -1.994717 -3.938509 0.567162 0.906094 0.779155 1.876499 2.411545 -0.770114 -2.397783 -0.918313 -0.590388
wb_dma/wire_pointer 1.428415 -2.947025 -1.760972 4.183938 -0.538969 0.976728 -0.564776 0.489209 0.229579 0.135385 1.293609 1.685227 0.059674 0.206547 -0.841596 -0.057213 -1.162414 0.884006 -1.155304 -0.687663
wb_dma_de/assign_75_mast1_dout/expr_1 0.865679 0.782100 -1.216435 0.832609 1.465630 0.117578 3.063800 3.682815 -1.348154 -0.559208 -0.334133 -2.070470 -2.224203 -1.278884 1.046387 5.133806 -0.657701 1.135859 -1.134842 0.778625
wb_dma/wire_ch3_csr -2.397779 3.298043 0.161442 -2.052295 1.540345 3.866623 0.491809 1.029210 -1.205334 2.020526 -1.820154 -2.048660 0.583813 -0.258089 -0.111075 2.249260 2.666154 -1.577290 -3.110776 0.162971
wb_dma_ch_rf/assign_27_ptr_inv 2.229100 -2.684350 -0.904275 3.176800 -1.242937 1.604551 -1.828368 -0.037638 0.411763 -0.763481 2.361422 0.667797 -0.831662 0.232472 -2.550789 -0.417189 -1.305141 1.082739 0.594387 0.116944
wb_dma_de/reg_adr1_inc -0.869566 1.067516 -1.682405 0.462396 -0.624299 -0.127051 0.781495 1.052695 -0.691779 0.582445 0.379595 -0.480991 -0.434213 -0.115522 -0.489777 -1.839298 0.181317 -1.694190 0.992155 0.722738
wb_dma_ch_sel/input_ch6_csr -2.542584 0.195004 -0.037563 -0.696581 0.928611 3.332536 -0.746360 -0.058811 -1.964447 1.145545 -0.542903 -2.426364 0.201982 0.163569 -1.506793 1.333432 3.305590 -1.541479 -4.404334 0.843250
wb_dma_de/input_mast0_err 1.289548 0.294716 1.483268 0.877540 1.865353 -1.265354 1.087703 -2.220344 0.054557 1.349282 1.025089 3.939980 0.219034 0.431919 3.651663 -1.907653 -1.535805 2.194834 -0.449238 0.913707
wb_dma_de/assign_68_de_txsz/expr_1 2.892971 3.492232 -1.036640 -0.365426 -3.441813 2.802971 -0.967330 -3.533022 -4.066107 0.729954 -0.604931 0.311649 -0.868851 -0.181485 -0.365642 2.440866 -1.015925 1.069685 -0.345686 2.085521
wb_dma/wire_ch2_csr -2.340503 2.893471 -0.086756 -2.065395 1.422399 4.191823 0.430458 1.082456 -1.354590 1.904173 -1.976114 -1.871429 0.608276 -0.341709 -0.339861 1.969870 3.138441 -1.846477 -3.046966 0.164657
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.280054 -1.475774 1.550215 2.504009 0.127259 -0.561269 1.796516 -0.042932 0.105373 -1.448498 0.047581 3.155288 0.060837 -0.206140 1.315157 0.480618 -2.354416 0.025670 -1.219002 -0.821159
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.501104 -1.247055 -0.361123 0.971451 -0.548391 1.135349 -0.709479 -0.428894 -0.211338 -0.000800 1.274381 1.812692 -0.723395 0.389843 0.281543 0.294046 -1.344692 1.726228 0.895517 0.141340
wb_dma_rf/input_ndnr 3.407146 -0.280481 -2.035691 4.263191 0.129720 2.298086 0.102188 -0.972275 -1.986626 1.105642 2.353356 0.803427 -1.840673 -0.503848 -0.511096 1.158696 -0.777591 2.733585 -1.575650 2.458276
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.583104 -1.276758 -0.373592 0.993413 -0.562973 1.134043 -0.724172 -0.429763 -0.210067 0.009624 1.313747 1.891911 -0.742757 0.405645 0.295532 0.298726 -1.413115 1.776772 0.948238 0.111939
wb_dma_de/always_19/stmt_1 1.397334 -3.343817 1.795709 -1.885553 3.548593 -1.174734 0.445642 -1.295110 -0.204613 -0.819842 -1.391839 1.668588 2.179236 -2.038560 -0.485524 -1.649691 2.383391 1.120082 0.652640 2.725905
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -1.154931 2.732668 -0.868973 -0.773993 -1.548407 -1.007554 0.291298 -0.738491 -0.440303 1.459337 -1.631816 -0.276809 1.174520 0.807229 1.665504 1.374364 -1.492018 -0.846515 -0.697468 -1.551673
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -1.665564 4.957748 0.962954 2.524714 3.111528 -2.621164 1.229320 1.213762 2.385846 3.794158 -1.343552 -0.562822 3.024354 0.159135 1.001939 1.851521 -5.254766 1.877852 -3.523714 -1.412034
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.296545 2.049386 -2.384629 -0.923277 -1.065253 -0.010522 -0.768954 -1.778722 -1.490650 3.369198 0.301034 1.217124 0.618286 1.549937 2.273693 -1.982566 -0.258023 0.313321 0.352605 0.448390
wb_dma_de/assign_78_mast0_go/expr_1 -1.593159 0.189627 2.705944 0.330622 -0.118305 -1.053928 1.248933 -0.259671 0.269376 -2.292705 -0.226720 0.142282 -0.084379 -0.537824 -0.655562 -0.185413 -0.971855 -1.631893 -0.497678 -0.047755
wb_dma/assign_6_pt1_sel_i 1.783266 1.628380 -0.487705 1.043933 2.999623 -0.913523 3.533979 3.798659 -0.762205 -0.163964 0.035370 -2.792057 -2.771237 -3.233574 0.925391 4.897662 -0.004256 1.482179 -0.010683 2.836884
wb_dma/wire_mast1_adr 1.270610 -3.285624 1.761447 -1.928325 3.454161 -1.131134 0.404207 -1.371623 -0.232294 -0.851961 -1.396978 1.550870 2.221799 -1.955877 -0.556137 -1.666470 2.428437 0.991952 0.550521 2.716853
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.445133 0.142205 2.707232 0.412548 -0.119011 -1.031556 1.345791 -0.216398 0.296810 -2.329220 -0.208101 0.349572 -0.088487 -0.493608 -0.570052 -0.145564 -1.123814 -1.556271 -0.376212 -0.087656
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.127299 0.312642 1.437026 0.918564 1.926632 -1.195406 1.204756 -2.278127 -0.078057 1.389813 0.924048 3.885442 0.330146 0.437053 3.609324 -1.824631 -1.364398 2.076231 -0.854339 0.955358
wb_dma_wb_slv/input_wb_stb_i 0.230102 4.207796 -3.045493 -1.503835 0.745121 -2.896273 1.452569 0.695488 0.370011 3.779694 0.541783 0.575948 -0.179492 0.445012 4.015561 -3.798249 -0.536767 0.013053 4.044213 1.114566
wb_dma_de/reg_adr1_cnt 1.105299 0.705537 -0.593318 2.854956 1.391702 1.005317 0.060113 1.117109 0.229423 0.435260 0.202403 -0.255484 0.809692 -3.002192 -4.608574 -3.199759 0.183249 -1.100323 1.711493 3.386235
wb_dma_ch_sel/always_42/case_1/stmt_4 2.245799 -2.063222 -2.213112 2.033918 0.135786 1.598079 1.846389 1.471428 -1.526097 -0.289608 -0.227165 1.562344 -0.882809 -0.441280 1.650024 3.655714 -0.255478 1.447399 -1.342281 -0.287241
wb_dma_ch_sel/always_42/case_1/stmt_2 0.700363 -1.837603 0.548288 2.281677 0.000825 0.516220 3.068561 1.170124 -1.256475 -2.622578 -0.409842 1.701611 -0.979474 -0.961197 0.984791 3.430833 -1.275072 -0.214307 -1.771248 -0.318830
wb_dma_ch_sel/always_42/case_1/stmt_3 2.502690 -2.079456 -2.236585 2.085943 0.135534 1.667235 1.873491 1.476093 -1.533204 -0.271990 -0.098882 1.717516 -0.967714 -0.400518 1.763575 3.717814 -0.449582 1.614739 -1.212841 -0.269060
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.849952 1.840518 2.094154 -2.859630 0.752504 0.021343 -2.700799 0.689287 -1.060248 1.969926 -1.921237 -3.842830 -1.800608 -0.284535 2.128864 3.811788 1.970187 1.516510 -3.060982 1.006912
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -2.997835 -2.661335 -0.620085 0.302055 -1.122024 3.018474 -1.432936 -0.158068 -2.134994 -1.612966 -1.593576 -3.412410 -0.904913 0.924529 -2.598742 2.500691 2.690406 -2.113011 -5.001675 -1.655652
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.058602 6.682192 -2.955960 -1.436345 2.139845 -3.282890 0.623283 0.989913 1.133216 6.099508 -0.265204 -1.907089 0.538100 -1.870809 3.018437 -2.631286 0.475124 -0.330477 3.850455 2.703365
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.657305 0.124410 2.790436 0.360175 -0.176682 -1.088816 1.311587 -0.244096 0.255858 -2.445553 -0.266075 0.071265 -0.072571 -0.524445 -0.742550 -0.091790 -0.968280 -1.755443 -0.508235 -0.079765
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.959271 5.659594 1.573915 2.803537 4.676759 -3.328894 1.851027 1.279396 2.581532 3.960174 -1.023306 -1.623312 2.372617 -1.837512 0.649762 2.042811 -4.260931 2.069077 -2.927799 0.811005
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.459772 -0.424528 -1.931075 4.383796 0.047532 2.403098 0.040744 -1.062052 -2.023760 0.999266 2.400729 0.837490 -1.850817 -0.473731 -0.702029 1.204313 -0.892185 2.699038 -1.635443 2.434540
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.597515 -3.695579 -1.105893 2.201918 -0.586102 0.464286 -0.627062 0.561621 -0.727219 0.574097 0.531544 2.662156 -0.460463 0.435098 1.568226 -0.102335 0.737279 0.738115 -2.155744 -1.023250
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.364869 3.979125 1.603275 0.637045 2.334329 -0.544137 -0.002765 -2.570543 -0.696862 2.259454 1.814555 -0.631013 -1.636362 -2.058900 0.186073 -1.451105 0.076853 2.336475 0.871871 5.031695
wb_dma/wire_txsz 0.864412 1.784500 0.027232 3.289538 -3.371670 1.444293 0.273322 -2.654537 -2.870705 -1.127761 -0.442531 0.809624 -0.149779 -0.826778 -1.893335 1.589636 -2.182117 -0.870840 -2.135807 1.020314
wb_dma_de/always_14/stmt_1 1.134595 0.151224 1.484522 0.932131 1.870962 -1.194760 1.181141 -2.153785 -0.012051 1.232123 0.925713 3.974762 0.317431 0.422177 3.585750 -1.766690 -1.448469 2.078312 -0.729369 0.785287
wb_dma_wb_slv/reg_rf_ack 0.139648 4.250392 -3.116882 -1.614012 0.751812 -2.929213 1.472538 0.634818 0.341637 3.854885 0.486143 0.515213 -0.182413 0.456388 4.091955 -3.810215 -0.478318 0.005361 3.993174 1.144012
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.571754 2.580726 -0.932537 -0.486276 -1.209323 1.576417 1.767407 -1.415637 -2.914946 0.667598 -3.269290 3.246212 2.566640 -0.904720 0.288375 -0.717493 -0.828285 -1.404825 -0.143614 0.938888
wb_dma/wire_de_csr_we 3.587316 1.974658 -1.450130 2.701792 1.911270 0.997037 2.523226 0.984194 -2.605403 1.891454 1.244066 0.799368 -2.851217 -0.808096 2.786813 3.854744 -2.092655 4.088916 -2.001777 2.622292
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.707894 3.318630 -0.987360 -0.653866 2.732465 -1.623521 0.949577 -0.744728 -0.439858 3.374644 1.361325 -0.711764 -0.845424 -1.555793 1.631034 -3.651695 1.893366 0.561311 2.059361 4.337409
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -2.446981 1.255686 -2.141467 -2.592331 -3.102581 -2.863756 0.377738 -0.521841 -2.749364 -1.235837 0.166533 -1.259871 -2.899718 1.748496 2.537487 -4.115306 2.526649 -2.675826 2.147319 1.399714
wb_dma/wire_ch1_txsz -1.625080 -0.651174 1.030070 1.416855 0.541357 -0.622975 3.835344 1.553479 -0.955039 -2.608623 -1.585240 0.176471 -0.234076 -1.333431 0.800310 3.070805 -0.187795 -1.814486 -2.553107 -0.463818
wb_dma_rf/inst_u9 1.185187 0.264399 1.565714 0.828695 1.946905 -1.253803 1.124552 -2.298900 0.035414 1.318615 0.992366 3.946969 0.301080 0.466417 3.628841 -1.959791 -1.449450 2.150886 -0.641754 0.944492
wb_dma_rf/inst_u8 1.132992 0.095920 1.476086 0.823872 1.953944 -1.300666 1.171043 -2.201055 0.069156 1.351790 0.915961 3.995152 0.361178 0.455615 3.715335 -1.916582 -1.375453 2.095798 -0.683127 0.799736
wb_dma_rf/inst_u7 -2.820668 0.315745 -0.110970 -0.825230 0.946822 3.399160 -0.536043 0.128900 -1.953579 1.062706 -0.356236 -2.630018 -0.061454 0.212452 -1.531028 1.235243 3.570072 -1.850446 -4.278399 0.871808
wb_dma_rf/inst_u6 -2.571260 0.342882 -0.178184 -0.815399 1.117249 3.485149 -0.710664 0.137799 -1.884413 1.349821 -0.311471 -2.646195 -0.087793 0.184758 -1.421001 1.289378 3.489714 -1.553849 -4.205105 0.931043
wb_dma_rf/inst_u5 -2.594837 0.475930 -0.148938 -0.810019 1.102744 3.327618 -0.756982 0.013787 -1.707822 1.409688 -0.534842 -2.629769 0.216261 0.144363 -1.436658 1.201184 3.504705 -1.526591 -4.168267 0.898704
wb_dma_rf/inst_u4 -2.789602 0.348453 -0.080687 -0.684740 0.970580 3.422321 -0.741087 0.040806 -1.879902 1.127903 -0.627491 -2.710771 0.172830 0.155659 -1.742129 1.251562 3.470438 -1.737915 -4.445143 0.788610
wb_dma_rf/inst_u3 -2.862045 0.091178 0.078122 -0.819473 0.930946 3.577168 -0.821756 0.033822 -2.017287 1.114867 -0.353361 -2.598745 0.121075 0.203666 -1.715170 1.290537 3.586990 -1.754047 -4.617120 0.914043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.074466 1.766680 -0.068182 -1.470611 1.931981 -0.505175 -0.664801 -2.408029 -0.189002 3.022407 0.976142 0.973241 0.271815 0.655312 2.423531 -2.416095 0.903131 2.313245 0.343720 1.863078
wb_dma_rf/inst_u1 -2.565930 0.517486 -0.136283 -0.928293 0.956074 3.509334 -0.811379 -0.074587 -1.908687 1.336649 -0.497879 -2.527165 0.157474 0.201538 -1.489231 1.121915 3.524820 -1.614223 -4.161473 0.964005
wb_dma_rf/inst_u0 -4.172671 0.412281 0.689554 -0.364983 -1.633000 0.732744 -0.614792 -2.181694 -2.627983 -0.594936 -1.167259 -4.031406 -0.152583 -0.142415 -1.701890 0.366566 4.383728 -3.579003 -4.637229 1.577425
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.445193 3.541649 3.034536 2.209891 3.118421 -0.909539 0.415295 -1.234597 -0.596065 0.738525 0.193845 -2.530264 0.054124 -1.549384 -2.670047 1.235699 -2.711471 2.550674 -2.903557 4.219988
wb_dma_inc30r/assign_2_out 1.722501 1.241780 3.577632 1.475080 1.791415 1.896389 -2.189302 -1.221217 1.583714 -0.907641 -1.188952 -0.407395 1.551332 -2.594809 -5.538899 -1.739229 -0.314423 0.996420 0.795823 2.949852
wb_dma/wire_mast1_din 0.846814 0.758446 -1.192374 0.720952 1.409631 0.110341 2.998124 3.622370 -1.319549 -0.569129 -0.324914 -2.117487 -2.139716 -1.278384 0.950406 5.057190 -0.578639 1.092634 -1.128409 0.815445
wb_dma_ch_sel/assign_2_pri0 3.910985 2.162450 0.431832 1.073409 0.114603 1.411380 -1.460202 -3.432981 -1.305380 2.245989 2.759130 2.135560 -1.570602 0.496546 0.796951 -1.534923 -1.965019 3.691620 0.881918 2.975283
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.863473 3.488619 -1.056770 -0.562733 2.786271 -1.550366 0.969376 -0.883482 -0.523099 3.478475 1.475619 -0.602489 -0.871556 -1.547001 1.665762 -3.687514 1.818944 0.674493 2.052855 4.503418
wb_dma_rf/input_de_adr0_we -0.382693 -1.335744 -0.913863 -1.767556 1.334121 -1.127618 0.153066 0.670321 1.085499 0.993000 -0.560694 0.635902 1.187660 0.591913 2.201243 -0.749067 1.428773 0.368459 0.700345 -1.054649
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.780391 -3.738779 -1.058008 2.226854 -0.634230 0.502259 -0.696581 0.616642 -0.656173 0.592497 0.641196 2.697078 -0.525340 0.413152 1.510215 -0.151271 0.629158 0.866511 -2.016215 -1.038857
wb_dma_wb_mast/always_1/if_1/stmt_1 -2.930211 -1.903992 -0.272303 -1.678617 0.702025 -0.073798 -0.598222 1.556425 -3.959016 -0.032029 -1.912771 -3.303340 -1.258490 0.973653 -0.543047 1.832023 2.210059 -0.769610 -4.780265 1.026863
wb_dma_ch_sel/always_48/case_1/cond 0.100342 -1.426082 1.536990 2.454334 0.147555 -0.552243 1.800011 -0.044453 0.007922 -1.464922 -0.013476 3.016868 0.092253 -0.221223 1.231091 0.487357 -2.185039 -0.125759 -1.392239 -0.786075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.023307 3.404899 -0.904401 -0.562751 2.904778 -1.523362 0.939347 -0.949898 -0.459643 3.521110 1.536476 -0.511592 -0.910712 -1.588721 1.689866 -3.742433 1.838708 0.861850 2.046846 4.636374
wb_dma_rf/input_wb_rf_we -3.130305 1.952337 -0.047201 0.149553 -2.830136 -1.183830 0.135956 1.091471 -2.093111 1.715422 1.563217 -1.794935 1.550935 -2.524458 -3.185905 -1.724322 4.464115 -0.751747 -6.227171 0.428359
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.186906 -1.496432 1.534315 2.461467 0.113728 -0.538160 1.791070 0.002297 0.043704 -1.486622 0.027538 3.025508 0.103607 -0.217071 1.224849 0.508667 -2.253415 -0.071766 -1.307979 -0.798796
wb_dma/assign_7_pt0_sel_i -3.407883 -1.129953 3.011801 -0.016590 -0.241294 1.439166 0.172997 -1.913167 -2.643713 -0.912764 -1.292152 -1.325041 -0.908140 -1.778978 -2.657475 1.579272 2.693944 -4.231658 -2.953119 0.900773
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 2.083417 -2.617134 -0.879386 2.962866 -1.275542 1.557576 -1.851381 -0.175852 0.247790 -0.713473 2.305408 0.564000 -0.801254 0.245235 -2.500127 -0.440394 -1.103400 1.000590 0.494906 0.195381
wb_dma_wb_mast/wire_mast_pt_out -1.720263 -0.824883 -0.570825 -0.543712 -1.696320 0.767020 0.442344 -0.094880 -3.041814 -2.629644 -0.427621 -0.838250 -2.109606 0.846569 0.116726 -0.083894 2.409961 -1.800714 -1.696728 1.111215
assert_wb_dma_ch_arb/input_state 1.553267 3.266620 0.794655 0.198271 0.664397 0.431650 -0.698447 -3.050263 -1.131444 2.168701 1.557577 0.506459 -0.866518 0.130531 0.531550 -1.767382 -0.679573 2.067944 -0.104573 2.860945
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.613786 -1.258858 -0.350916 0.987076 -0.578590 1.183197 -0.763439 -0.458285 -0.204532 -0.010812 1.326488 1.872459 -0.762354 0.446569 0.295236 0.284042 -1.396385 1.783377 0.960072 0.115617
wb_dma/wire_ch0_csr -1.781281 2.123320 2.193907 -2.340465 0.787822 0.978278 0.146992 -0.982854 -3.188901 0.770160 -3.738492 -1.011810 1.645393 -1.321921 0.673645 1.893344 0.572190 -1.710954 -3.549425 2.434443
wb_dma_de/assign_69_de_adr0/expr_1 -3.534063 -1.634224 1.511141 -2.258713 2.738517 -1.754599 -2.476453 -1.460273 1.264309 2.358815 -0.790876 -1.706653 2.413468 1.232401 1.247342 -1.012324 4.202092 1.235071 -4.792000 -0.676859
wb_dma_wb_slv/wire_pt_sel -4.528644 -0.442173 3.130721 -0.174463 0.147134 -0.425395 1.290039 -2.229406 -3.648636 -3.518033 -0.418839 -6.723781 -4.121917 -2.777317 -2.565493 3.222659 7.337002 -4.260887 -4.319752 4.617996
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -1.439847 0.717420 1.469023 -1.619615 -0.420109 -0.276451 1.092645 -3.604880 -1.155736 -1.615589 -2.018857 0.466958 0.620105 2.052591 1.612868 0.386051 -1.903584 -1.658788 -0.153854 -0.768956
wb_dma_ch_sel/wire_de_start -0.458369 2.028250 -1.017199 -0.950479 -0.978539 2.058050 2.853881 -2.261006 -3.296598 -1.464635 -4.855898 2.104335 2.457825 0.053755 -0.295397 -0.258132 -1.422468 -3.270229 0.629002 0.482018
wb_dma_wb_mast/assign_3_mast_drdy 1.056588 -0.517680 -2.884645 0.694663 1.698642 3.061756 3.766301 -1.814887 -1.710289 0.584252 3.064399 1.313518 -1.659701 1.898917 3.112084 1.626369 1.491630 0.902912 -1.161054 0.365583
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.501417 2.039657 -0.916836 0.333751 -1.701618 2.240535 -0.254728 -2.302564 -3.139661 1.076123 0.152570 0.311195 -1.231738 0.362867 0.897807 3.350224 -1.259088 1.925318 -1.469791 1.320028
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.008173 1.779214 -0.018401 -1.514864 1.885862 -0.600586 -0.652457 -2.328554 -0.127163 2.933621 0.959719 0.945412 0.234672 0.642587 2.411856 -2.402930 0.851498 2.262326 0.445252 1.784126
wb_dma_de/always_5/stmt_1 1.867932 2.481128 0.126094 0.282639 -1.736006 1.244111 -1.783275 -3.680463 -1.894722 2.165101 0.642328 1.460039 -0.105446 1.213190 0.897093 0.306737 -2.106587 1.988155 -1.026208 0.848576
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.558280 0.148247 2.809107 0.381550 -0.121691 -1.091491 1.339892 -0.218250 0.299657 -2.391849 -0.195739 0.231121 -0.085135 -0.567937 -0.635619 -0.131088 -1.062897 -1.644897 -0.477981 -0.051805
wb_dma_de/input_mast1_err 1.278137 0.248009 1.397331 0.904864 1.890670 -1.256228 1.184520 -2.226659 -0.019774 1.414276 0.932001 4.069838 0.346469 0.448662 3.776548 -1.891796 -1.477388 2.201760 -0.646076 0.879263
wb_dma_de/reg_mast0_adr -1.222230 0.762145 -5.326487 0.514323 -0.474193 3.495871 2.441220 -0.042987 -1.476117 1.178768 2.949434 -1.456295 -1.333538 2.169559 -0.288193 -0.907621 2.119475 -2.469600 0.532344 -0.106815
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.998041 -3.374985 -3.092996 0.236615 1.421724 0.517396 2.008445 2.096131 -0.523741 0.615922 -0.732612 2.221748 0.230837 0.099010 3.853935 2.966793 1.034883 1.812766 -0.604302 -1.278057
wb_dma_ch_rf/assign_15_ch_am0_we -0.357380 1.363193 1.037298 -1.853804 1.739190 0.035347 0.715363 0.300475 1.180051 0.533264 2.321685 -1.220357 0.242183 1.098848 0.652788 2.306867 -1.614278 1.443578 -0.412529 -0.193329
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.839671 -1.707647 -1.212428 2.132751 0.238507 0.515136 0.516165 0.267698 -0.196456 0.842612 0.267264 2.988648 0.153331 0.343987 1.892212 0.639769 -1.333458 1.576462 -0.761890 -0.761109
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.595241 -1.322311 -0.381994 1.008117 -0.557718 1.195432 -0.754062 -0.441580 -0.215223 -0.006231 1.345680 1.897615 -0.781421 0.411389 0.246082 0.274510 -1.413759 1.805303 0.955136 0.140450
wb_dma_rf/inst_u2 -3.075263 0.478223 -0.242852 -1.112490 0.545334 3.687497 -0.630042 1.117603 -2.288368 1.338616 0.057585 -3.082872 -0.028557 -0.287858 -2.118100 1.240349 4.055227 -1.406575 -5.746740 0.267014
wb_dma_ch_rf/wire_ch_adr1_dewe -0.835975 1.099065 -1.731708 0.456756 -0.609921 -0.115488 0.797270 1.037779 -0.689181 0.636507 0.394987 -0.477904 -0.423049 -0.129027 -0.468555 -1.878784 0.185464 -1.705747 1.042806 0.753038
wb_dma_ch_rf/always_17/if_1 0.531092 1.628382 0.254207 3.277156 -3.449822 1.470427 0.295159 -2.624530 -2.825886 -1.430825 -0.510556 0.583818 -0.170122 -0.839108 -2.188928 1.664253 -2.089242 -1.155419 -2.347099 0.918808
wb_dma_de/assign_71_de_csr 2.515907 -2.103061 -2.211066 2.065940 0.103488 1.676540 1.801570 1.410370 -1.578593 -0.277137 -0.071845 1.729866 -0.963761 -0.409215 1.706178 3.663273 -0.435654 1.584191 -1.225818 -0.226882
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -1.548620 0.136281 2.703529 0.369483 -0.181713 -1.022188 1.263668 -0.161091 0.287513 -2.363861 -0.231515 0.194433 -0.114985 -0.526247 -0.651585 -0.094528 -1.054691 -1.649339 -0.428371 -0.152974
wb_dma_ch_sel/always_42/case_1 -1.708661 2.047593 3.566763 -2.392929 1.189048 -0.684960 -1.112239 0.709420 -0.746563 0.854506 -1.675264 -2.956511 -1.814199 -0.600924 2.409765 3.503252 1.044781 0.591395 -3.205716 0.910886
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.543288 -2.218572 -3.825455 0.658390 0.311550 0.464904 2.269359 1.300212 -1.530359 1.038480 -2.451512 3.066196 1.364251 -0.499206 3.888797 2.261966 1.372074 0.777600 -1.177802 -1.298481
wb_dma_ch_sel/always_6/stmt_1 1.609504 -2.141172 -3.889647 0.557325 0.371266 0.454235 2.296131 1.346585 -1.462511 1.091454 -2.429460 3.022074 1.350808 -0.510556 3.907298 2.363513 1.390439 0.815096 -1.086780 -1.292417
wb_dma_ch_rf/reg_ch_chk_sz_r 0.318050 2.516608 2.711381 0.709865 -1.755510 0.193988 -0.359615 -3.744193 -1.549990 -0.191426 0.369996 1.612160 -0.202280 0.661601 0.306375 0.252503 -3.005589 0.311166 -1.481267 0.748642
wb_dma_ch_sel/always_3/stmt_1 3.498790 -0.216588 -1.993751 4.219289 0.073758 2.250072 0.053159 -0.958485 -1.930112 1.077741 2.378522 0.822024 -1.860647 -0.519721 -0.519855 1.106282 -0.898310 2.752552 -1.418194 2.487100
wb_dma/wire_pointer2_s -1.451622 -0.944023 -0.590309 -0.294661 -0.817467 0.852749 -0.310269 1.289596 -1.063522 -0.225170 0.307352 -1.423216 -0.189238 -0.557834 -1.552478 0.048013 2.240650 -0.768300 -2.635303 -0.642931
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.313863 -1.531131 1.499654 2.452631 0.012251 -0.485718 1.727474 0.021001 0.069969 -1.498526 0.044048 3.084860 0.055266 -0.185926 1.160311 0.524230 -2.332362 -0.025304 -1.202874 -0.837436
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -2.537078 -1.842331 0.182695 -1.463119 -1.110953 0.250692 0.424274 -1.307377 -1.917668 -4.628588 0.177405 -2.972448 -2.656152 1.539865 -0.230085 0.338218 3.425234 -2.578384 -0.512437 1.668504
wb_dma_ch_rf/input_de_txsz 3.094181 2.453756 -0.090520 -0.835771 -2.448120 2.813678 -1.458808 -2.971648 -3.060995 0.259036 1.114295 -0.757135 -1.966273 0.455311 -0.667888 2.930897 -1.301514 2.045337 0.156077 2.069556
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.636872 -3.806647 -1.092150 2.243817 -0.649721 0.425033 -0.656751 0.649223 -0.666642 0.579522 0.555620 2.713931 -0.546087 0.464747 1.622149 -0.122278 0.688336 0.789875 -2.101103 -1.138376
wb_dma_wb_if/input_pt_sel_i -2.681611 -0.837480 2.682127 0.134459 0.891093 0.831244 0.773954 -0.320040 -3.337059 -0.318820 -1.509924 -2.998986 -2.040074 -3.156834 -2.332964 4.063411 3.069235 -3.191443 -3.707531 2.053488
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.055567 1.785776 -0.162709 -1.566791 1.933707 -0.751525 -0.554030 -2.253398 -0.027648 3.060923 0.931955 1.094723 0.287119 0.665740 2.673656 -2.391182 0.815383 2.302246 0.600570 1.681098
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.779954 -1.670013 -1.211629 2.076487 0.210777 0.496228 0.464652 0.234636 -0.235970 0.841076 0.269495 2.870435 0.175537 0.334381 1.855269 0.618261 -1.228190 1.586431 -0.793484 -0.754213
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.630588 -2.298119 -5.526298 1.973798 0.036159 4.855018 3.186620 0.428734 -2.132706 0.146776 2.320109 0.266874 -1.740032 1.758692 1.475802 4.206962 1.682635 0.402082 -1.624308 -1.093761
wb_dma/wire_mast0_go -1.513621 0.204587 2.665287 0.344256 -0.094081 -1.009529 1.276981 -0.240591 0.304534 -2.266991 -0.198478 0.190107 -0.086964 -0.510692 -0.622629 -0.129293 -1.012211 -1.568913 -0.434836 -0.080334
wb_dma_ch_rf/always_1/stmt_1 -1.492123 -0.317566 -0.436288 -3.613791 -1.216360 -0.803209 -1.311046 -0.289395 0.543219 0.245209 -1.701832 -0.942299 1.709096 1.296624 0.940364 0.723246 0.934141 -1.043307 0.601773 -2.250228
wb_dma_ch_rf/always_10/if_1 1.258806 0.413128 1.360639 0.801313 2.013075 -1.255980 1.093507 -2.311199 0.048673 1.607376 1.001602 3.917691 0.311678 0.500398 3.701052 -1.978428 -1.351107 2.255350 -0.609400 0.964254
wb_dma_ch_sel/assign_165_req_p1 -1.610710 0.163975 2.662447 0.310742 -0.128988 -1.044634 1.236371 -0.221354 0.298687 -2.300926 -0.250028 0.068153 -0.090560 -0.538198 -0.683569 -0.140900 -0.908040 -1.659068 -0.501995 -0.096318
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.407064 2.674317 2.740541 0.653762 -1.883375 0.077235 -0.359264 -3.688237 -1.502352 -0.202903 0.393536 1.675447 -0.274674 0.651016 0.375820 0.305953 -3.310441 0.361086 -1.241716 0.650494
wb_dma_de/always_23/block_1/case_1/block_8/if_2 3.018215 -1.629226 -1.400285 0.894051 -0.645145 2.266904 0.652528 0.819549 -1.618110 -1.161753 0.780009 0.421648 -1.860523 -0.404788 0.044074 3.387163 -0.331954 1.598754 0.318865 0.652527
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.697867 -2.328894 -3.838268 0.716608 0.405257 0.367628 2.235059 1.430884 -1.314561 1.087645 -2.331975 3.226538 1.417279 -0.516410 3.950970 2.168499 1.232014 0.891803 -1.029649 -1.360075
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.494478 -2.108443 -2.279242 2.155172 0.164745 1.645113 1.973078 1.530718 -1.577922 -0.247047 -0.178233 1.762225 -0.921978 -0.451920 1.821797 3.744423 -0.409062 1.575184 -1.303602 -0.277323
wb_dma_ch_sel/always_2/stmt_1 3.796578 2.019596 0.428931 1.129111 0.105784 1.457661 -1.383240 -3.333868 -1.325570 2.109157 2.714476 2.119047 -1.571921 0.480130 0.738670 -1.422500 -1.900257 3.590595 0.759983 2.903227
wb_dma_ch_sel/assign_115_valid 1.526365 0.981328 -0.694991 -1.303251 -0.379685 0.244096 -1.584788 -2.957703 -0.850155 2.919316 0.083001 2.078954 0.925638 1.648246 2.883599 -0.332217 -0.664216 2.293092 -0.458619 -0.093843
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.528980 1.337039 5.473423 0.079361 0.599035 0.068756 -0.781808 -3.461342 -1.114420 -2.627210 -0.507155 -1.174256 0.447690 1.170755 -2.700234 3.442026 -4.440182 3.541773 -4.026423 1.332968
wb_dma/wire_de_txsz 2.931395 3.574455 -0.919484 -0.391279 -3.540741 2.659275 -0.997446 -3.626626 -4.046825 0.680140 -0.607553 0.354353 -0.866165 -0.169718 -0.308168 2.391274 -1.214415 1.070871 -0.239576 2.059643
wb_dma_wb_slv/input_slv_pt_in -1.588795 -0.890505 -0.540236 -0.565933 -1.694706 0.970625 0.280827 -0.276074 -3.096665 -2.521848 -0.311687 -0.725796 -2.052699 0.895907 0.072473 -0.103503 2.345460 -1.661665 -1.748575 1.133729
assert_wb_dma_ch_sel/input_ch0_csr 2.467612 -1.247234 -0.332673 0.946369 -0.540419 1.113113 -0.724650 -0.409682 -0.184447 0.011345 1.239643 1.753907 -0.731727 0.412936 0.237043 0.271742 -1.307401 1.677485 0.885135 0.150600
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.376246 -1.253032 -5.933776 2.451904 -0.988554 4.531693 3.416061 -0.326338 -2.951654 0.517593 0.645280 1.539196 -0.566559 1.062870 1.676338 3.397674 1.633047 -0.460917 -2.055403 -1.157054
wb_dma_ch_sel/assign_149_req_p0 0.600491 2.060665 -2.559370 -0.793785 -1.004714 -0.011294 -0.628545 -1.727366 -1.489283 3.505098 0.441047 1.525562 0.528516 1.514530 2.515368 -2.191642 -0.461158 0.451083 0.651436 0.542368
wb_dma_de/wire_adr0_cnt_next -1.876532 -1.344589 3.112709 -1.884633 3.327049 2.402490 -2.096892 -0.377069 0.868991 0.853101 -0.200349 -0.095580 3.362305 -0.619622 -3.190391 -0.600437 2.732585 0.491443 -3.667075 0.911104
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.093248 2.082138 -1.516353 0.552770 3.737550 1.710925 3.012532 -2.916296 -0.933499 0.132487 -0.966485 -2.929869 1.491248 1.483676 -1.411083 1.367168 -0.599886 -0.072524 -1.921833 1.695284
wb_dma_ch_rf/always_23/if_1/block_1 -1.042733 -0.303189 -2.244160 2.508880 -1.245095 0.330865 -0.252263 1.328757 -0.145181 -0.057083 1.403112 -1.413379 -0.476261 -0.200067 -2.982573 -2.499263 0.204497 -2.219357 0.708974 0.697328
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.646606 -3.675150 -0.993721 2.168721 -0.666200 0.410053 -0.599980 0.585232 -0.727868 0.502203 0.502892 2.727657 -0.509579 0.466993 1.612475 -0.096498 0.580718 0.760444 -2.091195 -1.114780
wb_dma_rf/wire_ch0_txsz 0.674943 2.749911 -2.827770 1.173604 -5.349944 1.705951 -0.224436 -0.466498 -4.774926 1.062580 -2.088975 1.191346 -0.046148 -0.952596 -0.805134 2.252859 -0.939159 -1.417541 -2.010421 -0.311209
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.288070 -0.521821 -2.084243 1.746209 -0.878580 -0.562113 -2.153404 -0.693130 -0.877492 2.718817 1.973917 -0.519376 -0.901246 -0.473152 -0.370917 -2.909649 1.765432 -0.315653 -0.051303 2.099574
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.167135 -1.948426 -2.933205 0.824469 0.347544 -0.583677 1.015897 0.144974 -0.206207 2.126510 -1.992226 4.569895 2.422315 0.272255 4.194116 -0.615896 0.307031 0.928090 -0.644145 -1.862903
wb_dma_de/always_6/if_1/if_1 0.689167 1.686233 0.113887 3.291384 -3.412427 1.607429 0.305014 -2.684051 -3.005275 -1.244579 -0.540358 0.777656 -0.123134 -0.863518 -2.000954 1.743407 -2.049133 -1.042021 -2.390950 0.984957
wb_dma_ch_sel/assign_128_req_p0 2.394394 4.673773 0.039771 -0.024555 -1.453540 0.709197 -1.386244 -2.773606 -1.999800 1.921082 2.065748 -1.240602 -2.049983 -0.977148 -1.402622 -1.413840 -1.219577 0.533762 2.488790 4.407350
wb_dma_de/assign_77_read_hold/expr_1 -1.568363 0.092482 2.702251 0.348347 -0.196765 -1.047390 1.284965 -0.194584 0.289620 -2.380335 -0.228813 0.135772 -0.125949 -0.538326 -0.686950 -0.105832 -1.032479 -1.659968 -0.445380 -0.141187
wb_dma_de/wire_de_adr0 -3.599668 -1.491236 1.486825 -2.337369 2.827265 -1.659831 -2.404032 -1.461936 1.300814 2.466892 -0.670982 -1.664312 2.546860 1.221743 1.215885 -1.014256 4.185186 1.189067 -4.815900 -0.658523
wb_dma_de/wire_de_adr1 -0.167001 -1.509754 -0.603314 2.277416 -0.763719 0.531427 -1.094876 0.325560 0.512697 -0.759931 1.150999 -1.033762 -0.150522 -0.180340 -2.824297 -0.666414 0.019694 -0.594905 -0.354269 -0.007057
wb_dma_wb_mast/always_4 -1.597058 0.163487 2.745951 0.364862 -0.134803 -1.082242 1.308022 -0.210196 0.267102 -2.390024 -0.230788 0.123838 -0.111423 -0.516927 -0.706228 -0.123793 -1.012422 -1.666860 -0.501803 -0.087802
wb_dma_wb_mast/always_1 -2.866569 -2.013646 -0.473962 -1.821331 0.815359 -0.020643 -0.551878 1.570574 -3.910172 0.107522 -1.919980 -3.220044 -1.256158 1.073733 -0.198879 2.020485 2.338378 -0.676898 -4.745646 0.859015
wb_dma_rf/wire_ch3_csr -2.362722 3.233309 0.106353 -1.784924 1.525611 4.380161 0.499796 1.061422 -1.370304 1.963318 -1.908185 -1.885568 0.554931 -0.408721 -0.353334 2.163998 2.852565 -1.757220 -3.333600 0.311888
wb_dma_ch_rf/reg_ptr_valid 1.642234 -3.136113 -1.756767 4.287352 -0.493373 1.008843 -0.635324 0.559794 0.381228 0.100903 1.422921 1.826134 -0.012139 0.187169 -0.904670 -0.089373 -1.253846 0.974073 -0.978179 -0.713587
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.349612 -1.505857 1.583195 2.417777 -0.005744 -0.526513 1.720735 -0.000180 0.083189 -1.576347 0.127472 3.120106 -0.020315 -0.178900 1.174959 0.470776 -2.386227 -0.005083 -1.095545 -0.803689
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.923621 3.478506 -1.055664 -0.522482 2.886679 -1.561345 0.962376 -0.947309 -0.513950 3.642216 1.465425 -0.529088 -0.825298 -1.563320 1.744479 -3.737378 1.829662 0.801703 1.978424 4.567645
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 0.912639 3.437588 -0.938906 -0.530323 2.866436 -1.560070 0.936987 -0.848371 -0.490049 3.496799 1.501118 -0.688126 -0.939122 -1.631090 1.626816 -3.687881 1.832883 0.772909 2.021144 4.601838
wb_dma_ch_sel/always_9/stmt_1 1.857236 -1.702595 -1.222360 2.139657 0.187599 0.506870 0.531333 0.185128 -0.238791 0.879185 0.245405 3.027727 0.168711 0.376548 1.946576 0.658899 -1.302925 1.590766 -0.818908 -0.753115
wb_dma_rf/assign_6_csr_we/expr_1 -0.972260 1.891466 1.760980 -0.998148 -3.078947 -3.111634 -1.102752 -2.823469 -1.126657 1.314338 -0.781159 2.626261 0.912161 0.878575 2.439976 -2.742271 -1.464598 0.202595 -1.442427 -1.366966
wb_dma_ch_sel/assign_154_req_p0 0.477893 2.150133 -2.479252 -0.901578 -1.049200 -0.048865 -0.744742 -1.778695 -1.479443 3.519196 0.370340 1.346645 0.526081 1.506992 2.432637 -2.164530 -0.342006 0.429455 0.621426 0.545673
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.212502 3.983077 -1.384528 -1.469872 -2.923428 0.616072 -0.208933 -1.068759 -1.912730 0.664663 0.336379 -0.701255 -2.001908 0.365087 1.433597 3.322333 -2.850453 1.557236 2.824338 0.856152
wb_dma/wire_ch5_csr -2.588296 0.473240 -0.302691 -0.574487 0.916233 3.558043 -0.531061 0.017575 -1.977113 1.202511 -0.528228 -2.508807 0.190974 0.158763 -1.698232 1.205419 3.391252 -1.708320 -4.274486 0.906477
wb_dma_ch_pri_enc/wire_pri10_out 0.412485 -1.594114 1.387541 2.520875 0.111192 -0.447940 1.761157 0.025914 0.070875 -1.379266 0.116104 3.244437 0.092063 -0.147585 1.307391 0.507210 -2.350208 0.119898 -1.219439 -0.851819
wb_dma_ch_rf/assign_20_ch_done_we 0.598874 0.715358 0.852900 -1.183258 -0.564567 0.195615 0.948770 -1.871291 -1.731080 -0.327018 -0.540891 0.931861 -0.193872 0.459610 2.154112 2.484550 -0.709631 0.698100 -1.165393 0.180918
wb_dma_wb_mast/input_wb_ack_i -4.116770 -0.008490 -1.551230 -1.343578 -0.776459 2.042085 1.698776 -0.329771 -5.817097 -2.032554 0.101154 -2.850068 -3.406990 2.599589 0.111618 0.292446 3.506799 -2.567071 -4.990596 1.551880
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.660843 1.803249 -0.097304 3.195795 -3.368227 1.505754 0.355829 -2.550395 -2.949767 -1.131686 -0.550223 0.581172 -0.175787 -0.808806 -1.840086 1.860312 -2.040580 -1.008003 -2.347407 0.946587
wb_dma_ch_sel/always_5/stmt_1 -0.008106 1.108255 0.477773 -1.566840 -0.009601 2.095171 2.269369 -2.894531 -2.512517 -1.864964 -5.334090 2.167937 2.926678 -0.006763 0.032185 1.365376 -1.101731 -1.893176 -0.382906 -0.158730
wb_dma_ch_sel/always_40/case_1 1.569183 -3.037817 -1.750829 4.253496 -0.530251 0.978635 -0.662470 0.508500 0.338985 0.078036 1.420586 1.712151 0.026935 0.182950 -0.991696 -0.145330 -1.202327 0.908577 -1.002778 -0.683110
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.184697 -1.309160 -0.589251 2.231528 -0.734319 0.538182 -1.103233 0.218220 0.475372 -0.704527 1.110617 -1.103883 -0.109698 -0.127476 -2.772599 -0.694329 -0.012874 -0.626500 -0.343313 0.069562
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.089836 1.701646 -0.090323 -1.585562 1.961420 -0.695338 -0.642851 -2.256187 -0.005520 2.980924 0.981873 1.049785 0.318055 0.677894 2.604424 -2.430134 0.837949 2.333451 0.593174 1.677418
wb_dma/wire_de_csr 2.402894 -2.107050 -2.254290 2.073484 0.120830 1.701327 1.919140 1.532414 -1.594854 -0.354124 -0.205941 1.560222 -1.017962 -0.453617 1.697063 3.822586 -0.294197 1.488367 -1.307510 -0.267925
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.121229 1.947178 -1.521738 0.620897 3.590610 1.895510 3.064573 -2.953804 -0.949270 -0.097185 -1.078542 -2.914788 1.447942 1.511582 -1.525188 1.482309 -0.475076 -0.156888 -1.970638 1.583152
wb_dma_ch_sel/always_37/if_1/if_1 -1.540824 -1.060311 3.372520 -0.968091 -0.655095 -2.671854 -2.612757 -4.299833 -0.038562 0.057117 -0.796449 -0.193076 3.650446 -1.814183 -1.218500 -0.783545 2.711441 0.033972 -3.855685 1.515357
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.732833 0.184109 2.848947 0.352755 -0.116007 -1.116697 1.320115 -0.250790 0.284039 -2.422503 -0.257837 0.046205 -0.058156 -0.542822 -0.737851 -0.129431 -0.951142 -1.721716 -0.535201 -0.077052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.929073 -1.786448 -1.275393 2.189417 0.210574 0.583581 0.477886 0.279120 -0.215846 0.852025 0.325240 3.027139 0.122760 0.394424 1.923122 0.643748 -1.348801 1.688461 -0.742840 -0.771619
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.688963 -2.197244 -3.878611 0.682713 0.286530 0.427914 2.277473 1.263340 -1.429967 1.107092 -2.411618 3.331993 1.439366 -0.480693 4.018218 2.169626 1.215909 0.842080 -1.046687 -1.362381
wb_dma_ch_rf/always_10/if_1/if_1 1.329585 0.282314 1.472732 0.831444 1.879512 -1.217772 1.058989 -2.288656 0.050956 1.397253 1.042950 3.990428 0.235813 0.472336 3.668988 -1.946028 -1.484681 2.220008 -0.526554 0.917424
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.353388 -1.598439 1.508779 2.465679 -0.030685 -0.450689 1.680354 0.022126 0.089751 -1.573752 0.121950 3.109487 0.009957 -0.181111 1.128561 0.549135 -2.373517 -0.027432 -1.118790 -0.820905
wb_dma_ch_sel/input_ch3_adr0 -1.568236 -5.077991 1.138497 -0.310131 -1.045473 -0.712167 -1.168453 -1.499533 -2.123165 -2.274580 0.596617 -0.199650 -0.726024 0.323035 -1.091803 -0.970968 2.992216 -1.005922 -2.745711 0.708398
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.843319 -2.234890 -3.812233 0.684354 0.311038 0.411461 2.270765 1.318453 -1.412287 1.060660 -2.364859 3.270566 1.323564 -0.494929 4.021228 2.249542 1.179939 0.946537 -0.930208 -1.283405
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.876936 -1.696365 -1.211473 2.103979 0.178809 0.598609 0.433176 0.201732 -0.252999 0.802228 0.318938 2.920513 0.114360 0.328719 1.817806 0.636879 -1.283974 1.627900 -0.770668 -0.730759
wb_dma_de/wire_de_txsz 2.807298 3.553225 -0.996802 -0.432439 -3.407108 2.754121 -0.972388 -3.575235 -4.021805 0.738351 -0.573003 0.183291 -0.891790 -0.164531 -0.336742 2.374001 -0.981135 1.064219 -0.330748 2.046109
wb_dma_rf/input_de_adr1 -0.063080 -1.464231 -0.632820 2.346359 -0.716167 0.579483 -1.139203 0.317639 0.549708 -0.675942 1.238279 -0.972597 -0.150136 -0.177692 -2.775388 -0.717406 -0.073475 -0.526436 -0.251380 0.078992
wb_dma_rf/input_de_adr0 -3.700017 -2.289082 3.054992 -4.094540 1.077832 -1.593384 -2.578312 -2.444237 0.719473 -0.227075 -0.665351 -1.935796 1.855442 2.231779 0.534476 -0.250579 3.609927 0.869617 -4.193026 -1.266987
wb_dma_de/always_2/if_1 -2.527987 -1.291826 2.286807 -2.683031 3.522089 -0.142532 -2.716744 -1.776127 1.159830 2.476925 -2.182094 0.102090 4.332243 0.653725 -0.387083 -1.841656 3.557909 1.695486 -4.497766 -0.289826
wb_dma_ch_sel/assign_102_valid 1.522426 1.082654 -0.822489 -1.328612 -0.360956 0.129128 -1.519130 -2.894444 -0.823451 3.072601 0.032045 2.150272 0.975220 1.674493 3.127902 -0.371300 -0.691745 2.309148 -0.355077 -0.163269
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.961072 0.875783 -0.149712 1.775217 2.597089 -0.033157 1.835560 -1.464405 0.559511 1.463095 3.031475 -1.972361 1.548911 -1.938374 -1.121192 -0.375056 4.655823 0.903757 -4.046209 3.175671
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.607460 -3.702986 -1.031708 2.207313 -0.643286 0.462919 -0.582995 0.595169 -0.721647 0.531225 0.505656 2.644563 -0.502781 0.429915 1.574803 -0.030230 0.649867 0.737280 -2.115270 -1.062449
wb_dma_wb_mast/assign_4_mast_err 0.969233 0.293482 1.534371 0.767245 1.888132 -1.249303 1.168745 -2.239707 -0.017864 1.231079 0.870168 3.711699 0.293922 0.411653 3.486406 -1.864664 -1.292907 1.927734 -0.744375 0.927201
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.994455 -3.303125 -3.086981 0.237245 1.464868 0.517666 1.977506 2.128199 -0.479024 0.697866 -0.709693 2.155248 0.179071 0.106554 3.804080 2.935410 1.110276 1.868935 -0.582540 -1.250057
wb_dma_ch_rf/always_2/if_1 1.526982 -3.066815 -1.781725 4.258348 -0.480021 0.977416 -0.602081 0.558278 0.329074 0.118017 1.357893 1.791901 0.079311 0.182251 -0.882804 -0.094637 -1.208698 0.897692 -1.088110 -0.694600
wb_dma/input_wb1_err_i 1.094316 0.237853 1.486971 0.832776 1.933375 -1.320085 1.113759 -2.178436 0.080167 1.318991 0.962580 3.852981 0.295800 0.443310 3.602475 -1.887241 -1.410439 2.073288 -0.612853 0.864903
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.391203 -0.549162 -2.058984 1.687177 -0.740164 -0.447111 -2.163568 -0.708819 -0.835219 2.761788 1.979327 -0.512098 -0.868879 -0.481942 -0.436526 -2.912638 1.830759 -0.180594 -0.052683 2.158273
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.518419 2.077401 -2.453920 -0.973263 -1.165059 0.137935 -0.935105 -1.922741 -1.475212 3.447180 0.412520 1.338875 0.543868 1.619242 2.288736 -2.059937 -0.414593 0.485742 0.584892 0.491282
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.041413 1.787639 -0.093805 -1.501913 1.901998 -0.682575 -0.625140 -2.222052 -0.046731 2.994278 0.980966 0.939732 0.233742 0.659628 2.516349 -2.432776 0.793990 2.276080 0.561838 1.706114
wb_dma_ch_sel/assign_121_valid 1.486960 1.108404 -0.713179 -1.359623 -0.525007 0.184355 -1.556155 -2.912816 -0.851911 2.911066 0.007250 2.038531 0.947586 1.752012 3.006933 -0.194132 -0.823847 2.257068 -0.352728 -0.258787
wb_dma_ch_sel/assign_4_pri1 0.824888 -1.038415 2.451168 1.302094 -0.646169 0.036515 0.536992 -0.673166 0.071807 -2.371936 1.066368 1.842220 -0.822103 -0.125944 -0.478560 0.139878 -2.270293 0.021669 0.397779 0.129961
wb_dma_de/always_2/if_1/cond 0.887825 -1.377845 -0.039905 -1.899362 2.429032 0.596293 -0.333250 0.375743 1.238584 1.170577 -2.169031 2.783960 3.379453 -0.190864 0.432671 -1.849103 0.853269 0.982769 1.085531 -0.617231
wb_dma_ch_rf/reg_ch_csr_r -1.877751 -1.523473 -0.668085 0.246121 3.801668 1.416584 2.865297 -3.121264 -0.276186 -1.374807 1.163412 -2.292610 1.758929 0.877324 -1.013111 1.055924 2.043044 -1.414947 -2.026341 2.386504
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.251104 -1.558337 1.550500 2.452115 0.042142 -0.553241 1.803946 0.034625 0.088314 -1.513975 0.005253 3.111878 0.075025 -0.166410 1.242197 0.525932 -2.290573 -0.084218 -1.235734 -0.857871
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.865165 3.310454 -0.974339 -0.519070 2.776228 -1.459244 0.943257 -0.934389 -0.593651 3.428648 1.420475 -0.547997 -0.876306 -1.564500 1.649262 -3.651903 1.891630 0.713758 1.866565 4.528461
wb_dma_wb_if/wire_slv_we -2.794136 1.239036 0.314296 0.827345 -2.049573 -1.232172 0.577114 1.713119 -1.992898 1.316094 1.950764 -1.266685 0.856017 -2.929666 -3.020705 -2.378432 4.868174 -0.360319 -6.251703 0.935965
wb_dma_de/assign_70_de_adr1 -0.118968 -1.420319 -0.565328 2.185225 -0.694033 0.523512 -1.056844 0.315771 0.542954 -0.648347 1.081317 -0.918301 -0.091074 -0.127056 -2.658625 -0.685058 -0.011559 -0.526006 -0.273920 0.021221
wb_dma_ch_sel/always_38/case_1/stmt_4 2.270740 -1.956392 -2.204261 1.931221 0.160625 1.648945 1.856212 1.456710 -1.590615 -0.241549 -0.217455 1.456210 -0.936164 -0.467994 1.640230 3.682198 -0.171526 1.419612 -1.352515 -0.188068
wb_dma_ch_sel/reg_ch_sel_r -1.633095 -0.850261 3.517386 -0.947410 -0.728373 -2.752560 -2.548264 -4.238667 -0.113634 0.082493 -0.930048 -0.123995 3.731420 -1.982699 -1.239801 -0.869003 2.687048 -0.012882 -4.009470 1.535751
wb_dma_ch_sel/always_38/case_1/stmt_1 0.654048 1.712805 -3.465850 -1.265419 -0.623758 2.686293 1.806526 -1.866326 -3.370534 0.580190 -4.870623 1.768826 2.698465 0.460605 0.298005 -0.306895 -0.234867 -2.007757 1.055071 0.459900
wb_dma_ch_sel/always_38/case_1/stmt_3 2.427781 -2.035815 -2.258867 2.057841 0.153697 1.658328 1.917074 1.492846 -1.566364 -0.270889 -0.180455 1.696021 -0.957800 -0.434353 1.760972 3.692683 -0.388374 1.491752 -1.273292 -0.267253
wb_dma_ch_sel/always_38/case_1/stmt_2 0.868006 -1.863812 0.413963 2.327682 -0.002204 0.628275 3.144670 1.296662 -1.338647 -2.605239 -0.390627 1.680195 -1.069848 -0.978898 0.987082 3.653198 -1.277181 -0.112493 -1.703922 -0.256323
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.598174 0.139773 2.741281 0.299093 -0.207613 -1.067696 1.256268 -0.202115 0.313981 -2.390515 -0.246252 0.110974 -0.094505 -0.515961 -0.688108 -0.117020 -1.023005 -1.635509 -0.444167 -0.135823
wb_dma_ch_pri_enc/wire_pri30_out 0.315829 -1.555825 1.558187 2.450090 0.059211 -0.559643 1.768094 0.011397 0.087126 -1.573197 0.054253 3.095597 0.038831 -0.196396 1.231258 0.535946 -2.391027 -0.014122 -1.152886 -0.873022
wb_dma_ch_sel/reg_ch_sel_d 0.879778 -2.667094 -0.467455 4.099865 3.662365 -0.291119 1.425804 0.184805 -1.584588 1.152226 1.111695 1.531378 0.146129 -3.370374 -1.361887 -3.274396 2.576773 0.106906 -2.025647 4.929646
wb_dma_ch_rf/assign_14_ch_adr0_we -3.645686 -1.623935 1.550348 -2.493081 2.929113 -1.768568 -2.341784 -1.361940 1.319653 2.406697 -0.715128 -1.715890 2.562886 1.151172 1.274552 -0.922144 4.246648 1.203682 -4.817451 -0.654357
wb_dma_rf/wire_ch1_csr -2.178841 3.007153 -0.160214 -1.983289 1.415563 4.231876 0.339373 1.126233 -1.283078 2.033421 -1.904098 -1.771107 0.570582 -0.314187 -0.318417 1.784819 2.965121 -1.793686 -2.780687 0.229982
wb_dma_inc30r/always_1/stmt_1/expr_1 0.277651 -0.653460 -2.044885 3.137612 2.494618 2.749829 -1.460921 2.250501 2.004742 3.076761 -0.868944 1.220468 3.720924 -2.384818 -3.851473 -2.492080 1.722803 -0.501087 -0.792719 0.112562
wb_dma_rf/wire_pause_req -2.403977 -1.085998 2.294660 -1.846880 -2.736935 -2.923894 0.469319 -5.671075 -2.122816 -2.253183 -0.306958 0.739332 1.356608 1.204607 1.605208 -1.348834 0.101422 -2.574875 -1.595423 0.358813
wb_dma_ch_sel/assign_95_valid -0.663075 5.300539 -1.764614 -0.998272 3.169394 3.997470 1.586506 -1.844914 0.401013 4.057161 -1.240232 -0.474691 3.253315 -0.096348 -0.131728 0.527920 2.240690 0.089868 -1.674037 0.536986
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 2.356945 -2.654253 -0.925053 3.205791 -1.249562 1.660804 -1.846374 -0.126967 0.321577 -0.730202 2.431522 0.773552 -0.841000 0.225017 -2.499648 -0.434126 -1.372182 1.139151 0.642136 0.194788
wb_dma_ch_rf/reg_ch_stop 1.229499 0.283369 1.335039 0.886547 1.999687 -1.212689 1.077994 -2.244914 0.015124 1.559162 0.986402 3.945560 0.314660 0.475940 3.702867 -1.937744 -1.362619 2.201337 -0.739612 0.936410
wb_dma_ch_sel/assign_146_req_p0 0.463409 2.142524 -2.368463 -0.943621 -1.199636 0.126567 -0.858948 -1.873756 -1.546111 3.416415 0.355904 1.305251 0.561817 1.578420 2.233183 -2.003270 -0.476183 0.386125 0.455705 0.490378
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.021461 0.984977 -1.662553 0.482575 -0.652805 -0.099375 0.798286 1.081973 -0.718866 0.483909 0.363772 -0.607269 -0.452194 -0.131528 -0.632570 -1.843266 0.351115 -1.838189 0.872212 0.705861
wb_dma_de/input_dma_abort 1.165120 0.245855 1.467417 0.871322 1.977553 -1.252499 1.141975 -2.241294 0.032432 1.399725 0.964763 3.902550 0.357220 0.450183 3.668631 -1.933396 -1.368124 2.124109 -0.687574 0.895136
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.227067 -1.561715 1.520245 2.466923 0.059177 -0.555986 1.770170 0.038595 0.108571 -1.501220 0.020426 3.096967 0.070139 -0.158056 1.233372 0.509477 -2.311291 -0.044768 -1.198618 -0.881776
wb_dma_de/input_adr1 -0.875687 1.089471 -1.718811 0.498760 -0.636986 -0.097024 0.840312 1.065968 -0.745905 0.515047 0.376015 -0.531173 -0.429743 -0.116327 -0.508903 -1.850832 0.246437 -1.783023 0.985227 0.735326
wb_dma_de/input_adr0 -2.932314 -4.066514 -1.679202 -0.135070 2.117455 -2.853320 -1.912004 -0.598953 0.402098 3.270489 -1.781833 0.006337 2.472448 0.252941 2.345874 -2.859804 5.650009 0.270910 -4.328063 -1.039569
wb_dma_ch_arb/reg_next_state 1.205108 -3.110289 -0.400493 4.317553 3.888944 -0.165190 1.371651 0.192648 -1.627747 1.094408 1.110064 1.880735 0.278135 -3.557142 -1.495913 -3.233501 2.620952 0.302017 -2.094921 5.076542
wb_dma_wb_mast/input_wb_err_i 1.230205 0.197653 1.464306 0.893859 1.979478 -1.243974 1.164595 -2.302566 -0.000880 1.384789 0.948560 4.031417 0.342155 0.470389 3.716240 -1.921186 -1.429601 2.187724 -0.713806 0.930151
wb_dma_wb_if/wire_wbs_data_o 0.794427 0.675682 -1.213016 0.714867 1.346152 0.125222 3.001697 3.626739 -1.313283 -0.685689 -0.358747 -2.077627 -2.150910 -1.279157 0.920337 5.057697 -0.563899 1.000732 -1.130029 0.760128
wb_dma_de/assign_73_dma_busy -0.382012 -1.711792 1.288003 -1.537421 -5.724731 -1.947474 -2.733842 -4.761810 -2.147741 -1.645675 1.693671 0.022603 0.927578 0.447691 -0.949256 -0.562154 0.583665 -1.249690 -0.979400 0.500676
wb_dma_de/always_22/if_1 -1.953928 0.735264 -0.460491 -0.522075 0.871472 -0.765503 2.222608 -4.494423 -1.439099 -1.231117 0.516405 -3.018546 1.791829 1.301153 -1.372461 0.234914 0.299134 -1.074469 -2.136740 1.900384
wb_dma_rf/wire_ch2_csr -2.243197 3.150075 -0.156491 -2.024274 1.373208 4.342676 0.502944 0.990609 -1.407526 2.031146 -1.750954 -1.773699 0.500998 -0.291716 -0.187978 1.995439 2.900146 -1.872047 -2.879797 0.256654
wb_dma_de/input_de_start -0.630095 2.059590 -1.327415 -1.051377 -0.729833 2.060515 2.966307 -2.224778 -3.297886 -1.230977 -4.745886 1.783377 2.392297 0.146733 -0.217052 -0.358021 -0.982225 -3.340344 0.593741 0.594072
wb_dma_pri_enc_sub/always_3/if_1 0.328832 -1.496866 1.460183 2.443217 0.037993 -0.510255 1.749767 0.016008 0.079106 -1.435170 0.047515 3.141791 0.072884 -0.148060 1.233290 0.515200 -2.290283 0.016353 -1.152786 -0.816764
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.400534 3.606673 0.473262 -2.372339 -2.659580 -0.876286 -1.348813 -1.530219 -0.558371 0.418655 -0.907126 -1.390479 -0.049299 0.697408 0.114633 0.520826 -1.529771 -0.717621 1.592780 -0.291271
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.817949 3.345198 -0.940421 -0.541715 2.796316 -1.524008 0.912765 -0.861597 -0.460362 3.395567 1.448085 -0.717975 -0.932836 -1.627039 1.517602 -3.620981 1.907368 0.655800 1.981329 4.459585
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.191741 -0.451506 -2.111136 1.709228 -0.856577 -0.735709 -2.013595 -0.541486 -0.780020 2.762742 1.877948 -0.555290 -0.874141 -0.525440 -0.257814 -2.961064 1.777480 -0.405812 0.094723 2.000254
wb_dma_ch_rf/always_25/if_1/if_1 -0.054024 -0.758211 1.688433 -0.594328 0.121574 1.669593 -0.946880 0.828982 -1.592734 -0.378931 -2.980320 2.147113 1.515099 -1.149978 -2.540836 -1.982647 0.680351 -0.389056 -1.003436 0.898760
wb_dma_ch_sel/assign_98_valid/expr_1 -1.409971 1.172841 -2.827122 0.495079 1.859667 2.940835 -1.820615 -3.003003 0.105761 4.426622 0.537854 -0.982323 3.103808 1.196081 -1.963603 -2.621374 3.589546 0.185093 -2.922992 0.680304
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -2.195986 -1.159957 -0.930553 -0.518641 2.561495 1.711189 1.956545 -3.676259 -0.729954 -0.944526 1.084649 -2.980980 2.148483 0.968318 -1.455740 1.651302 2.428233 -1.933537 -2.382633 2.153273
wb_dma_ch_sel/reg_pointer 1.555254 -3.057452 -1.824084 4.326365 -0.565876 0.944518 -0.640624 0.579262 0.360062 0.162994 1.398911 1.764853 0.015525 0.222388 -0.920971 -0.140352 -1.275823 0.926086 -1.010463 -0.710909
wb_dma_wb_if/input_wb_err_i 1.037290 0.386524 1.570982 0.750990 1.950300 -1.294569 1.128464 -2.281942 0.023979 1.365344 0.977996 3.796391 0.318849 0.455354 3.587077 -1.969992 -1.328756 2.081959 -0.691255 0.920423
wb_dma_rf/input_de_csr 2.394151 -2.090898 -2.275155 2.019046 0.168548 1.662457 1.921369 1.545548 -1.572282 -0.267169 -0.206146 1.619116 -0.967019 -0.455434 1.726065 3.720330 -0.293185 1.474631 -1.298697 -0.249321
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -1.581908 0.148222 2.737624 0.352604 -0.105436 -1.034936 1.280670 -0.240028 0.283050 -2.344421 -0.202579 0.144476 -0.097261 -0.553363 -0.641387 -0.119729 -0.974149 -1.661761 -0.480461 -0.085484
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.572371 -1.027964 -0.580905 -0.483284 -0.943571 0.937064 -0.350261 1.349417 -1.124570 -0.468051 0.286509 -1.686107 -0.359213 -0.430265 -1.603025 0.366695 2.295266 -0.880920 -2.636225 -0.807686
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.177027 -1.454711 1.583461 2.366994 0.050707 -0.549760 1.740866 0.033329 0.105678 -1.587788 0.043386 2.964012 0.021124 -0.170434 1.104233 0.496882 -2.276632 -0.115649 -1.171006 -0.808300
wb_dma_ch_sel/assign_165_req_p1/expr_1 -1.576096 0.086649 2.806534 0.432696 -0.192457 -1.104833 1.362876 -0.192451 0.319022 -2.536794 -0.235893 0.241914 -0.106158 -0.557337 -0.690958 -0.081018 -1.134822 -1.703738 -0.430456 -0.165764
wb_dma_ch_rf/input_de_adr0_we -0.444275 -1.363700 -0.946880 -1.782063 1.309420 -1.102070 0.142926 0.666075 1.056720 0.932948 -0.592184 0.568313 1.168221 0.556865 2.149049 -0.719289 1.518554 0.306600 0.628113 -1.059106
wb_dma_ch_sel/assign_161_req_p1 -1.608691 0.156234 2.774174 0.322184 -0.123026 -1.097301 1.302236 -0.213860 0.310050 -2.343316 -0.225298 0.111700 -0.098430 -0.528678 -0.645226 -0.126002 -1.020406 -1.657813 -0.504399 -0.087087
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.823209 -1.417162 -0.483446 0.219573 3.702901 1.498985 2.707667 -3.307470 -0.253288 -1.311395 1.342425 -2.263527 1.784416 0.836941 -1.040128 0.918340 2.104389 -1.264409 -2.169394 2.492552
wb_dma_ch_sel/assign_129_req_p0 2.478126 4.651860 0.059843 -0.001291 -1.414747 0.767532 -1.420748 -2.840213 -2.008797 1.977117 2.108050 -1.190021 -2.067757 -0.976207 -1.358449 -1.379873 -1.201105 0.683810 2.442004 4.404756
wb_dma_de/wire_de_ack 1.542518 -2.166978 -3.809558 0.547815 0.268890 0.360556 2.228309 1.286600 -1.392978 1.082764 -2.434057 3.124231 1.452769 -0.530198 3.912750 2.130502 1.360788 0.774227 -1.069873 -1.314478
wb_dma_ch_arb 0.459805 -1.944883 -0.167601 2.529207 1.856492 0.164937 0.036724 -0.540638 -1.866096 0.876254 0.333281 0.459019 0.736902 -2.834717 -2.383253 -2.017006 2.130947 -0.625894 -1.749561 4.068044
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.515703 -3.699001 -1.078814 2.188604 -0.562098 0.392964 -0.599792 0.675345 -0.654577 0.599312 0.468476 2.607743 -0.436746 0.444539 1.605539 -0.107182 0.738108 0.703568 -2.169271 -1.118513
wb_dma_pri_enc_sub/always_3/if_1/cond -1.541387 0.113063 2.733078 0.347268 -0.151472 -1.050411 1.306821 -0.219040 0.278644 -2.381480 -0.240614 0.176174 -0.080945 -0.518772 -0.650514 -0.125848 -1.039042 -1.625869 -0.426189 -0.120033
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 2.223172 -2.605008 -0.950013 3.139105 -1.224153 1.632089 -1.837315 -0.203947 0.307304 -0.643299 2.372195 0.660988 -0.806062 0.232836 -2.530461 -0.461728 -1.239470 1.053448 0.522723 0.251309
wb_dma/wire_de_txsz_we 3.299605 3.951324 -1.383029 -1.480538 -3.055772 0.725729 -0.296670 -1.125948 -1.980095 0.601798 0.330547 -0.640414 -2.074866 0.459225 1.396504 3.464195 -2.954368 1.615882 2.884993 0.790789
wb_dma_ch_pri_enc/wire_pri16_out 0.317907 -1.544722 1.453483 2.466156 0.092739 -0.506790 1.724985 0.014057 0.066700 -1.471664 0.052315 3.071665 0.027301 -0.143334 1.204796 0.492328 -2.300050 -0.011187 -1.223911 -0.836927
wb_dma_ch_pri_enc 0.229279 -1.565843 1.576711 2.431451 0.032606 -0.563976 1.757177 -0.002588 0.061183 -1.557683 0.057582 3.058403 0.058796 -0.162627 1.161288 0.496525 -2.297297 -0.079436 -1.245752 -0.813626
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.537237 -1.269816 -0.339125 0.974912 -0.516533 1.134700 -0.724031 -0.415110 -0.187086 -0.017810 1.266898 1.849381 -0.726357 0.416870 0.261824 0.296342 -1.352089 1.724430 0.922396 0.127965
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.271600 1.967775 3.213826 1.529295 -0.044656 0.507711 -0.150759 -3.500198 -1.029981 -0.377722 2.522652 2.276007 -1.687076 -0.020630 -0.038073 -1.538495 -2.878479 1.959329 0.269403 2.748407
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.815573 3.287468 -1.000095 -0.592532 2.749190 -1.487387 0.803842 -0.942228 -0.501052 3.477041 1.471936 -0.594246 -0.849714 -1.486139 1.588855 -3.801956 1.965342 0.690123 1.957050 4.421358
wb_dma_ch_pri_enc/wire_pri7_out 0.418483 -1.535734 1.521396 2.463074 0.019640 -0.499516 1.733247 -0.039029 0.061931 -1.531411 0.102189 3.202696 -0.007115 -0.148378 1.231588 0.501907 -2.421943 0.084630 -1.087433 -0.839637
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.690060 -2.181726 -3.887352 0.615999 0.341698 0.502280 2.218716 1.290733 -1.514017 1.095730 -2.329634 3.043091 1.307888 -0.504310 3.866257 2.275198 1.362121 0.893156 -1.072673 -1.245231
wb_dma_wb_if/wire_mast_err 1.320899 0.381506 1.417602 0.879031 1.834411 -1.184515 1.103022 -2.281626 -0.035702 1.383841 1.004744 4.011826 0.258229 0.495022 3.707354 -1.823917 -1.560580 2.194327 -0.551198 0.925246
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.846048 1.421033 -2.470958 2.774411 -3.262662 2.426984 -0.757682 -2.299380 -3.245670 0.812484 -0.527282 0.322531 0.009128 -0.370774 -1.337218 2.000162 -0.824010 0.237816 -2.095212 0.973898
wb_dma_wb_if/input_wb_cyc_i -1.987294 1.634390 -0.237436 -1.018631 -0.492364 -0.688622 0.681347 0.091102 -3.539358 0.802977 -0.597417 -4.117077 -4.058469 -2.541856 0.016625 1.617227 5.220132 -2.728745 -0.591787 3.438643
wb_dma_ch_sel/assign_97_valid -0.329108 5.639926 -3.390422 -1.082760 2.828110 4.086243 -0.586237 -2.518968 0.705186 6.611380 -0.927259 -0.180978 3.884939 0.965167 0.136078 -1.600842 2.525067 0.986112 -1.346774 0.310159
wb_dma/wire_mast0_drdy -0.443574 -1.686333 -2.607860 -0.615582 -0.355111 4.555947 2.446227 -2.260197 -2.260452 -0.729763 1.837069 -0.145175 -0.449467 2.682343 1.092773 3.965160 1.929231 -0.756750 -2.756830 -1.478755
wb_dma_ch_pri_enc/wire_pri8_out 0.269828 -1.554208 1.535853 2.481946 0.050902 -0.535733 1.756772 0.055411 0.058722 -1.559687 0.037556 3.123616 0.028056 -0.186634 1.193782 0.520847 -2.333237 -0.064654 -1.219368 -0.852495
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.293741 -1.566518 1.546171 2.454129 0.014451 -0.534109 1.738423 -0.014366 0.075187 -1.528375 0.059702 3.094987 0.064766 -0.151123 1.191377 0.527722 -2.325612 -0.017140 -1.185748 -0.851034
wb_dma_wb_if/wire_pt_sel_o -2.615426 -0.786861 2.575171 0.150633 1.071036 0.852472 1.035915 -0.107339 -3.402943 -0.335107 -1.551752 -3.074107 -2.134532 -3.320835 -2.143225 4.322946 3.228674 -3.153376 -3.780661 2.164145
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -1.671163 0.226804 2.803662 0.360582 -0.111852 -1.090652 1.331057 -0.259470 0.274103 -2.340144 -0.214383 0.092240 -0.076363 -0.560519 -0.671265 -0.126227 -0.943698 -1.689638 -0.545560 -0.052165
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.525145 -3.773719 -1.052000 2.190270 -0.624469 0.444543 -0.606459 0.669300 -0.734262 0.533194 0.447553 2.665257 -0.472853 0.463835 1.582806 -0.086059 0.711632 0.680799 -2.154312 -1.119349
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.178282 -1.517289 1.584304 2.453581 0.110217 -0.624903 1.812390 -0.000680 0.085426 -1.504167 0.033998 3.042407 0.063782 -0.191532 1.194400 0.454755 -2.266884 -0.102247 -1.282606 -0.842198
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.044422 -0.360068 -2.315585 2.760568 -1.363242 0.424785 -0.316859 1.277383 -0.170952 -0.138829 1.538829 -1.520298 -0.527274 -0.246702 -3.262720 -2.564679 0.174408 -2.279674 0.638748 0.780845
wb_dma_ch_pri_enc/wire_pri22_out 0.197471 -1.517736 1.560691 2.464648 0.049831 -0.519254 1.769199 -0.030203 0.058764 -1.529330 0.044329 3.047074 0.063627 -0.187696 1.183505 0.526091 -2.268624 -0.063315 -1.260426 -0.786892
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.761054 -3.806341 -1.102227 2.240796 -0.624894 0.489896 -0.644888 0.641495 -0.660479 0.579955 0.575840 2.868483 -0.503434 0.478184 1.677495 -0.072751 0.561177 0.892244 -2.036355 -1.152632
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.050484 1.736794 -0.038877 -1.518547 1.922302 -0.624105 -0.701083 -2.304057 -0.023719 3.000556 1.004497 0.966842 0.260491 0.664725 2.431797 -2.450185 0.851683 2.316098 0.486965 1.754229
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.463953 2.069669 -2.325499 -0.986871 -1.111454 0.109146 -0.829255 -1.875710 -1.505764 3.368512 0.373034 1.268245 0.525096 1.546033 2.238257 -2.025668 -0.376469 0.389142 0.512729 0.457886
wb_dma_ch_sel/assign_135_req_p0 0.477268 2.059366 -2.403863 -0.852566 -0.911592 -0.008978 -0.676300 -1.780514 -1.484507 3.472435 0.307410 1.456152 0.593172 1.554669 2.457844 -2.043145 -0.359052 0.471479 0.444606 0.479108
wb_dma_ch_sel/wire_gnt_p0_d 2.001698 -3.486509 -2.556747 3.826694 3.849498 0.720022 0.190303 0.449786 -1.951877 2.698620 1.077897 1.150128 0.308232 -3.077644 -1.364186 -2.924562 3.937210 1.394591 -2.089112 5.040087
wb_dma_de/assign_20_adr0_cnt_next -0.382597 1.230056 1.021914 -1.827937 1.744980 0.005491 0.608746 0.382383 1.206700 0.539172 2.233047 -1.225714 0.280859 1.042029 0.580576 2.171778 -1.444714 1.365088 -0.402778 -0.235166
wb_dma_wb_if/inst_check_wb_dma_wb_if -2.042599 -1.671074 1.405568 -0.093105 -0.285747 2.100979 -0.834135 -1.351838 -2.398631 0.259164 -1.346790 -1.280737 -1.010625 -1.525932 -2.340724 2.110854 2.865044 -3.148984 -1.914591 0.464705
wb_dma_ch_sel/assign_153_req_p0 0.563121 1.951763 -2.441414 -0.816270 -1.077731 0.120976 -0.791740 -1.778562 -1.486479 3.426618 0.428841 1.452611 0.536827 1.601962 2.307572 -2.061253 -0.449524 0.455242 0.566092 0.449682
wb_dma_de/assign_82_rd_ack/expr_1 0.884920 2.247733 1.883827 0.602430 -1.833145 1.120325 1.012787 -2.511296 -2.803321 -1.316326 -0.043127 0.378578 -1.312240 -0.149570 0.172609 3.146981 -2.225315 0.237470 -1.868016 1.265141
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.521744 0.789726 0.880867 -1.098498 -0.564392 0.134268 1.135826 -1.776857 -1.728820 -0.367408 -0.646906 0.986923 -0.190184 0.407815 2.295282 2.587608 -0.806714 0.638008 -1.253088 0.130790
wb_dma_de/reg_de_csr_we 3.823751 1.926076 -1.423079 2.831959 2.028691 0.928797 2.577740 1.056320 -2.535958 1.985178 1.353834 1.016166 -2.894149 -0.881434 2.916915 3.840783 -2.262526 4.304445 -1.855299 2.662941
wb_dma/wire_wb0_ack_o -1.675461 -0.879841 -0.481121 -0.647691 -1.654376 0.900911 0.378678 -0.197747 -3.105080 -2.684722 -0.325544 -0.954783 -2.204964 0.842867 0.039721 -0.089829 2.527262 -1.765077 -1.727310 1.319749
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.836048 -1.684569 -1.238374 2.134138 0.230546 0.531352 0.509966 0.200896 -0.240658 0.853639 0.276046 2.954063 0.131847 0.345150 1.912947 0.635174 -1.272165 1.606216 -0.814486 -0.744919
wb_dma_ch_pri_enc/wire_pri23_out 0.181721 -1.492585 1.526747 2.384661 0.065966 -0.566911 1.727519 0.030185 0.115715 -1.512807 0.057493 2.992321 0.066187 -0.185425 1.138993 0.455746 -2.246361 -0.063783 -1.189818 -0.829883
wb_dma_ch_sel/assign_103_valid 1.628054 1.117231 -0.817449 -1.326454 -0.395594 0.149874 -1.615777 -2.972117 -0.779666 3.103344 0.115408 2.208690 0.974459 1.754094 3.124734 -0.384619 -0.802195 2.436662 -0.260503 -0.198933
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.487017 -0.321933 -0.428937 -3.541071 -1.261051 -0.716125 -1.325227 -0.287186 0.466304 0.209427 -1.702647 -1.032399 1.665408 1.268062 0.878898 0.768921 1.011712 -1.023129 0.581466 -2.216201
wb_dma_rf/wire_ch1_txsz -1.658716 -0.708771 0.897200 1.465387 0.532305 -0.578624 3.931279 1.678171 -1.033176 -2.666575 -1.633220 0.083264 -0.295243 -1.396500 0.826133 3.258244 -0.063312 -1.837659 -2.643797 -0.489937
wb_dma_de/always_23/block_1/stmt_13 -0.242647 -0.188892 -2.253062 -2.037321 -0.346054 1.418252 1.254207 0.678666 -1.530602 0.700307 -5.965034 2.219504 4.623271 -0.892566 0.968049 2.402681 1.413093 -1.206671 -1.500632 -2.099617
wb_dma_de/always_23/block_1/stmt_14 0.480931 1.551812 4.676574 -1.424462 -2.181230 -0.018216 -5.596783 -7.564368 -0.422384 -0.864196 2.400573 -2.817474 -0.237462 3.505429 -3.333588 -0.001792 -2.818740 3.759260 -2.236541 1.461062
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.934661 0.802603 0.954588 2.752318 -2.498595 1.485152 -0.147611 -1.989533 -1.965177 -1.687135 1.065953 -0.416109 -1.296133 -0.219430 -2.226049 2.308778 -2.412457 -0.093685 -1.722865 1.046427
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.400891 -1.372181 -0.921197 -1.740623 1.297948 -1.142509 0.140690 0.675550 1.091252 0.928916 -0.579191 0.620735 1.175492 0.570321 2.214162 -0.741301 1.446193 0.331387 0.660341 -1.070326
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.897598 1.068248 -1.715213 0.526637 -0.637338 -0.090733 0.860704 1.035067 -0.750208 0.540607 0.382488 -0.535955 -0.450829 -0.153483 -0.521904 -1.840576 0.241780 -1.823943 0.954498 0.739414
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.944951 2.457416 0.146068 0.338058 -1.722176 1.136861 -1.699203 -3.623196 -1.812551 2.169968 0.595143 1.548105 -0.138075 1.199879 1.048730 0.280187 -2.210794 1.995639 -0.911272 0.833819
wb_dma_ch_rf/input_ch_sel -0.592801 -3.688363 -0.714571 -2.638491 -3.959398 -2.674882 -0.458580 -2.400852 -2.083468 -1.475504 -0.192335 0.416488 1.613542 0.339934 2.432905 2.049083 2.398166 -0.836487 -1.749327 -0.918058
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.068587 -1.445254 -0.588800 2.323920 -0.701786 0.539943 -1.076204 0.298038 0.510619 -0.700945 1.138959 -0.919514 -0.139513 -0.159602 -2.696905 -0.703913 -0.086622 -0.511892 -0.271218 0.080356
wb_dma_wb_if/wire_wb_addr_o 0.176552 1.931748 -0.824535 0.906922 1.180900 -1.061855 1.513905 1.333506 -0.252738 0.857708 0.722658 -1.409164 -1.225618 -2.269922 -0.556334 -1.499723 0.872200 -1.186913 1.814243 2.993486
wb_dma_ch_rf/wire_ch_txsz_we 1.864277 1.703498 -2.411519 2.862178 -3.390337 2.359315 -0.979427 -2.407339 -3.172271 0.857521 -0.378733 0.153520 -0.113438 -0.339090 -1.545697 1.811580 -1.019785 0.269994 -1.927090 1.107467
wb_dma_de/assign_70_de_adr1/expr_1 -0.160358 -1.449959 -0.550015 2.228796 -0.674584 0.506642 -1.078736 0.267950 0.519777 -0.662562 1.078372 -0.956644 -0.055702 -0.168968 -2.696375 -0.689318 -0.010448 -0.576450 -0.345313 0.025478
wb_dma_ch_sel/assign_116_valid 1.575246 1.144934 -0.703013 -1.316661 -0.572674 0.262330 -1.584545 -3.053292 -0.978150 2.941748 0.018592 2.084714 0.971287 1.701480 2.958205 -0.181019 -0.816130 2.311166 -0.462753 -0.139389
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.185096 -1.893135 -2.912139 0.807854 0.335874 -0.566331 0.954405 0.121979 -0.196572 2.106270 -1.940333 4.569355 2.403776 0.272740 4.132652 -0.697802 0.299862 0.923872 -0.567834 -1.849898
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.453020 1.318727 1.076576 -1.834448 1.796242 -0.012608 0.604688 0.359099 1.285026 0.566954 2.186291 -1.342904 0.279673 1.100794 0.582789 2.239301 -1.495673 1.430628 -0.452542 -0.261474
wb_dma_wb_mast/wire_wb_addr_o -0.002951 1.866903 -0.868965 0.949042 1.059801 -0.969966 1.512993 1.297325 -0.369592 0.742925 0.619916 -1.478864 -1.192111 -2.253764 -0.705024 -1.571288 0.927894 -1.386653 1.693197 2.963648
wb_dma_ch_rf/reg_ch_csr_r2 2.304168 2.104114 3.136340 1.456204 -0.019259 0.443188 -0.183092 -3.624004 -1.052953 -0.225375 2.542529 2.274494 -1.691334 0.004059 0.012664 -1.608908 -2.901989 2.007250 0.326984 2.855094
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.056276 -0.856902 1.741294 -0.673191 0.109923 1.802076 -1.012270 0.946590 -1.664610 -0.516728 -3.058433 2.084180 1.441233 -1.154049 -2.703995 -1.929552 0.771269 -0.446933 -1.021630 0.897133
wb_dma_ch_sel/assign_11_pri3 2.436656 -1.242743 -0.362942 0.980768 -0.533290 1.134458 -0.748174 -0.408471 -0.219090 -0.002599 1.270952 1.729885 -0.740576 0.382131 0.227760 0.264461 -1.254823 1.707667 0.892168 0.153761
wb_dma_de -2.635946 -0.237029 -0.763130 -0.637091 0.522507 -0.314435 1.618412 -3.665567 -1.129910 -0.543301 0.598454 -2.354972 2.201643 0.876903 -1.026387 0.137915 1.896641 -1.855125 -2.783234 1.065093
wb_dma_wb_slv/wire_wb_data_o -1.794506 0.957956 2.342627 -0.616154 0.691165 -2.500577 0.142578 -1.881418 2.676445 -2.319396 1.380278 -5.016312 -1.044004 -0.906103 -1.226478 -0.495692 3.853605 -0.927777 1.021302 2.155221
wb_dma_inc30r/always_1/stmt_1 0.744265 1.625611 1.221411 2.666864 3.710490 2.470295 -2.141465 1.197146 2.735980 2.322073 -1.708948 -0.499266 3.065388 -4.162978 -5.226804 -2.369762 2.137263 0.161360 -0.215644 2.521296
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.609495 0.163453 2.834942 0.373700 -0.117825 -1.093442 1.318183 -0.247251 0.324156 -2.411639 -0.236129 0.111829 -0.101235 -0.541668 -0.690549 -0.124892 -1.013870 -1.671472 -0.503048 -0.072468
wb_dma_ch_sel/assign_127_req_p0 3.946207 1.983374 0.434640 1.197323 0.145993 1.476380 -1.435766 -3.371393 -1.300122 2.149949 2.815035 2.272772 -1.583404 0.495252 0.750458 -1.482510 -2.010295 3.703816 0.828817 2.930886
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.290414 -1.533514 1.446223 2.491467 0.071174 -0.434904 1.735211 -0.019588 0.042847 -1.416306 0.090840 3.082435 0.072741 -0.155054 1.229242 0.489388 -2.227834 0.007253 -1.247338 -0.826222
wb_dma_ch_sel/assign_94_valid -0.727946 2.052091 -1.124286 -1.035285 -0.772487 1.952558 3.005039 -2.144195 -3.266565 -1.327546 -4.891728 1.840702 2.524198 0.000398 -0.285214 -0.333450 -1.005722 -3.441509 0.457453 0.546344
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.626346 1.730099 0.259709 3.117475 -3.431807 1.473082 0.214482 -2.645726 -2.823849 -1.337787 -0.456351 0.566546 -0.223037 -0.775368 -2.061052 1.682994 -2.074325 -1.051053 -2.255547 0.973030
wb_dma_ch_pri_enc/wire_pri12_out 0.301688 -1.567986 1.449068 2.389282 0.024613 -0.405104 1.660018 0.002658 0.038485 -1.487070 0.101214 2.999167 0.016055 -0.139613 1.136368 0.545354 -2.223534 -0.020208 -1.189261 -0.810245
wb_dma_ch_rf/always_20/if_1/block_1 -3.394991 -1.561955 1.611693 -2.304363 2.970613 -1.534017 -2.495204 -1.482671 1.274767 2.466021 -0.550175 -1.649810 2.465123 1.216161 1.132392 -1.012930 4.100885 1.417650 -4.858246 -0.547449
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.597461 -3.645340 -1.020760 2.147259 -0.663894 0.443121 -0.631094 0.566288 -0.753337 0.469847 0.471305 2.612970 -0.505383 0.492296 1.570007 0.001869 0.610894 0.691245 -2.090769 -1.106331
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.512912 1.627744 2.300423 2.551761 0.702084 -0.149036 1.016350 -2.841774 -0.968124 0.525935 1.503953 3.285646 -0.776271 -0.049294 1.566582 -1.206580 -2.781460 1.789400 -1.351867 1.878374
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.279079 1.030646 0.520996 -1.975185 -2.595877 0.312275 -1.507336 -0.940787 -0.569527 -0.766873 -1.188094 -1.780477 0.589518 0.743461 -1.370376 1.526716 -0.360900 -1.540223 -0.137905 -1.241144
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 1.884189 -1.716098 -1.239148 2.177464 0.214192 0.504651 0.504651 0.247189 -0.213715 0.873775 0.289339 3.016382 0.152132 0.346018 1.937257 0.629030 -1.358467 1.638509 -0.728015 -0.770573
wb_dma_wb_if/input_slv_din -1.783666 0.891339 2.229976 -0.526802 0.732541 -2.440322 0.259265 -1.873608 2.645774 -2.395359 1.295113 -4.995008 -0.962936 -0.927571 -1.277194 -0.471618 3.967582 -0.967394 0.958704 2.160037
wb_dma_ch_sel/assign_94_valid/expr_1 -0.645157 1.864049 -1.165707 -1.062995 -0.719841 2.023112 2.957629 -1.982333 -3.222786 -1.372759 -4.971613 1.851120 2.555221 -0.059407 -0.282698 -0.136874 -0.958296 -3.314799 0.369623 0.463143
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.348025 5.180876 -0.819369 -1.291107 -1.715479 -2.102704 0.280894 -1.285164 -0.438565 2.475090 -1.408244 -0.005744 0.563514 0.760532 2.931541 0.476463 -2.595144 -0.068115 0.911015 -0.679748
wb_dma_de/always_21 1.939041 -3.337723 -3.093147 0.276902 1.408294 0.533146 1.942026 2.056432 -0.505372 0.685331 -0.734748 2.177898 0.199930 0.111563 3.787954 2.905154 1.153636 1.801360 -0.706254 -1.254405
wb_dma_de/always_22 -1.753044 0.710693 -0.720479 -0.498643 1.116098 -0.686080 2.199000 -4.454166 -1.152784 -0.938063 0.565590 -2.911762 1.973401 1.337860 -1.163618 0.337040 0.208388 -0.910957 -1.892490 1.838209
wb_dma_de/always_23 -1.934202 0.990820 -0.559858 -0.447334 1.075969 -0.856470 2.222254 -4.435606 -1.168774 -0.829037 0.698606 -3.012976 2.056465 1.204736 -1.247623 0.374161 0.184019 -0.938961 -2.201248 1.880904
wb_dma_ch_pri_enc/wire_pri1_out 0.238856 -1.493232 1.529525 2.463993 0.039339 -0.516485 1.756275 -0.057596 0.034752 -1.521301 0.060382 3.059583 0.040842 -0.168311 1.185788 0.491819 -2.285889 -0.019666 -1.228687 -0.810080
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.536870 0.117753 2.739473 0.368841 -0.138685 -1.067381 1.318651 -0.201562 0.293346 -2.396888 -0.241747 0.209524 -0.118117 -0.532735 -0.643788 -0.124472 -1.055274 -1.643417 -0.429399 -0.089883
wb_dma_de/assign_78_mast0_go -1.593300 0.116194 2.841642 0.345141 -0.135719 -1.099726 1.288812 -0.214570 0.327753 -2.447916 -0.222370 0.158763 -0.077148 -0.561888 -0.684189 -0.129815 -1.053726 -1.690675 -0.452014 -0.101369
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.834021 1.099912 -1.665930 0.441179 -0.600697 -0.147830 0.812926 1.013342 -0.663365 0.603326 0.388912 -0.465041 -0.404962 -0.065716 -0.435141 -1.883736 0.143356 -1.681052 1.013633 0.709015
wb_dma_de/wire_dma_done 1.407235 1.780190 0.824522 -1.031042 -0.631484 1.743543 0.925049 -2.595202 -2.407049 0.146963 -3.700618 3.735584 2.934784 -0.843687 0.649958 0.973764 -0.999314 0.239156 -1.133938 0.382366
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.532847 2.077741 -2.380331 -0.934830 -1.171318 0.097771 -0.797418 -1.825343 -1.486605 3.361685 0.291113 1.381140 0.604115 1.585263 2.337303 -1.930843 -0.565912 0.438729 0.526569 0.370190
wb_dma_rf/input_wb_rf_adr -6.522772 4.732426 1.232816 0.181340 -0.918405 -4.732946 0.765064 -0.971442 -0.877571 0.738856 -4.751099 -4.978746 1.290254 -1.788334 0.439435 0.182194 2.603642 -4.360887 -4.537813 0.884936
wb_dma_wb_if -4.524511 -0.973699 0.366747 -0.122268 0.329305 0.818146 0.546591 -0.237611 -3.734434 -0.772646 -0.769350 -3.950254 -2.525624 -0.082840 -2.286800 0.812160 4.084855 -3.428359 -4.403639 1.397794
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.678592 1.983016 -1.411862 2.756701 2.079768 0.901197 2.573158 1.041503 -2.483167 2.047585 1.280128 0.981854 -2.788507 -0.828893 2.965788 3.707391 -2.171380 4.208531 -1.897323 2.660192
wb_dma_ch_pri_enc/wire_pri25_out 0.224925 -1.536996 1.583729 2.443246 0.008237 -0.600815 1.745060 0.021909 0.100586 -1.598955 0.075986 3.042527 0.019635 -0.184912 1.174212 0.510672 -2.350708 -0.078081 -1.179224 -0.875832
wb_dma_wb_mast/reg_mast_cyc -1.505042 0.154963 2.738644 0.390609 -0.148057 -1.054400 1.323906 -0.182823 0.331330 -2.351366 -0.227713 0.243731 -0.106662 -0.506110 -0.618827 -0.125789 -1.083012 -1.590884 -0.400937 -0.101290
wb_dma_ch_rf/input_wb_rf_we -2.754880 1.394528 0.018276 0.353742 -1.471367 0.157982 0.436194 1.470523 -1.887092 1.269718 1.630183 -2.026719 1.567279 -2.707093 -3.613154 -0.391655 4.605925 -0.917140 -5.808341 1.341335
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -3.650537 -1.784178 1.600991 -2.567055 2.931450 -1.696847 -2.530935 -1.467579 1.347735 2.332938 -0.726732 -1.753726 2.532249 1.331205 1.193863 -1.040097 4.371340 1.263075 -4.847973 -0.717529
wb_dma_ch_rf/always_20 -3.640668 -1.530323 1.689577 -2.442125 2.897884 -1.653294 -2.497319 -1.382330 1.403124 2.402564 -0.689733 -1.760153 2.530898 1.250610 1.233106 -0.881760 4.190748 1.262468 -4.876591 -0.722107
wb_dma_de/always_6/if_1 0.479305 1.755933 0.080472 3.166018 -3.451907 1.577585 0.259194 -2.581967 -2.959051 -1.321143 -0.568359 0.338345 -0.202566 -0.861836 -2.156618 1.899711 -1.911177 -1.168659 -2.433988 0.992109
wb_dma_wb_slv/always_4/stmt_1 -5.421188 5.285995 -5.383399 1.510892 0.750179 -2.701890 3.115448 -0.053121 -0.225389 4.179026 -2.312084 -5.538418 -0.120532 0.659260 2.652312 0.070637 3.218031 -3.173030 -3.460247 -1.785414
wb_dma_de/assign_3_ptr_valid 1.622832 -3.028372 -1.798845 4.286341 -0.555478 1.038218 -0.677922 0.493796 0.332678 0.139670 1.473476 1.711836 -0.011107 0.196898 -0.958747 -0.116804 -1.235826 0.927696 -0.952009 -0.661168
wb_dma_wb_mast/input_pt_sel 0.170391 1.914630 2.285571 1.395759 2.888682 -1.929790 4.833405 3.545805 -0.550661 -2.502445 -0.202318 -2.811734 -2.945130 -3.868250 0.184020 4.801189 -0.867867 -0.136385 -0.586745 2.956067
wb_dma_ch_pri_enc/wire_pri15_out 0.101125 -1.465093 1.622302 2.390449 0.095572 -0.592428 1.768900 -0.035489 0.074361 -1.523806 0.004391 2.908765 0.051482 -0.211544 1.122551 0.488859 -2.189229 -0.173162 -1.345016 -0.786161
wb_dma_wb_slv/input_wb_we_i -1.561862 6.333984 0.705146 -2.166282 3.364552 -4.713805 4.742125 2.867749 1.643141 2.013275 2.544311 -1.262155 -1.105801 0.466446 4.623963 0.319183 -4.355141 0.664742 2.356587 1.107814
wb_dma_de/reg_tsz_cnt_is_0_r 3.231991 2.526841 -0.136666 -0.838830 -2.529732 2.860578 -1.519063 -3.006242 -3.088617 0.284334 1.161867 -0.800425 -2.023251 0.474751 -0.675916 3.017482 -1.401171 2.092027 0.244357 2.115819
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.842772 4.511552 4.732146 0.730520 1.035110 0.935857 -0.813555 -2.055249 0.122842 -0.419215 -0.790885 -1.358364 0.474801 0.861290 -1.987208 3.860115 -5.259329 3.973942 -3.528954 0.738791
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.215810 -1.507605 1.621643 2.474135 0.082620 -0.558752 1.802489 -0.058036 0.083018 -1.567337 0.078459 3.106515 0.077154 -0.195832 1.199944 0.485546 -2.304640 -0.086045 -1.244752 -0.776319
wb_dma/wire_mast1_drdy -1.404333 0.741646 3.151601 1.660338 0.966495 -0.624330 1.314373 -1.997592 -0.840827 -0.771637 -0.094309 1.460207 0.141034 -0.570696 0.169177 -1.124584 -0.598107 -0.477053 -3.028006 1.266496
wb_dma_ch_rf/wire_ch_csr_we -1.533792 1.490151 -0.209857 0.658723 1.351913 0.083513 1.148347 -2.175508 0.081301 1.597159 2.384322 -2.886526 2.212245 -1.759074 -1.693645 0.448782 4.953872 0.108982 -4.216046 2.829508
wb_dma_ch_pri_enc/inst_u9 0.393350 -1.578287 1.482572 2.454441 0.078672 -0.471714 1.711349 -0.031710 0.060140 -1.478083 0.095086 3.183918 0.058206 -0.181438 1.229580 0.474553 -2.333760 0.029428 -1.159690 -0.814015
wb_dma_ch_rf/assign_8_ch_csr -3.015286 0.893939 0.793166 -1.346536 -0.474702 -0.141361 0.588709 -3.156764 -1.089697 -0.528717 0.723500 -4.248518 0.562642 -0.505196 -0.574946 0.350881 5.190182 -2.287144 -3.463196 2.226503
wb_dma_ch_rf/wire_this_ptr_set 1.858748 -1.751991 -1.279543 2.192965 0.246394 0.500444 0.602532 0.289573 -0.186007 0.848024 0.218049 3.058885 0.205265 0.354184 1.998237 0.651789 -1.339119 1.626460 -0.774132 -0.812961
wb_dma_ch_pri_enc/inst_u5 0.282716 -1.567060 1.509500 2.466101 0.050214 -0.488652 1.764881 -0.013426 0.054399 -1.563155 0.093905 3.133538 0.057020 -0.173713 1.211138 0.504626 -2.337308 -0.019875 -1.210542 -0.830047
wb_dma_ch_pri_enc/inst_u4 0.168873 -1.494521 1.435288 2.400498 0.057460 -0.487183 1.739105 0.048068 0.033851 -1.451987 0.010581 2.952166 0.061075 -0.164068 1.185109 0.532340 -2.161921 -0.075881 -1.321186 -0.820151
wb_dma_ch_pri_enc/inst_u7 0.363480 -1.554968 1.390500 2.440157 0.055661 -0.416527 1.691290 -0.004217 0.044950 -1.392794 0.137824 3.078540 0.044480 -0.143088 1.184009 0.504888 -2.232727 0.039868 -1.179816 -0.794178
wb_dma_ch_pri_enc/inst_u6 0.225856 -1.497972 1.552937 2.413575 0.029059 -0.523405 1.743991 -0.042747 0.077464 -1.543488 0.056766 3.036664 0.051383 -0.172104 1.169037 0.505315 -2.286094 -0.049219 -1.211044 -0.786819
wb_dma_ch_pri_enc/inst_u1 0.328663 -1.567806 1.603660 2.454745 -0.038447 -0.458890 1.714921 0.019486 0.065830 -1.641939 0.131263 3.074285 -0.046836 -0.186274 1.112655 0.519560 -2.379938 -0.046341 -1.070637 -0.838346
wb_dma_ch_pri_enc/inst_u0 0.331973 -1.631941 1.475853 2.537056 0.075910 -0.499428 1.793078 0.005627 0.047563 -1.540633 0.082743 3.181542 0.046851 -0.166305 1.248562 0.507200 -2.349668 -0.022804 -1.260677 -0.854822
wb_dma_ch_pri_enc/inst_u3 0.187968 -1.496870 1.662806 2.521483 0.104318 -0.603374 1.815082 -0.019664 0.049256 -1.558099 -0.011684 3.128366 0.112332 -0.225709 1.211913 0.503542 -2.352487 -0.122540 -1.300889 -0.838001
wb_dma_ch_pri_enc/inst_u2 0.176179 -1.519320 1.550191 2.467623 0.092528 -0.495137 1.797570 -0.002124 0.076629 -1.498969 0.038820 3.069001 0.070591 -0.197156 1.190294 0.495138 -2.226332 -0.072565 -1.327806 -0.836257
wb_dma/wire_de_start -0.778392 2.047288 -0.900314 -1.054351 -0.756091 1.860099 2.903368 -2.187569 -3.118207 -1.448056 -4.797586 1.762994 2.486975 0.037090 -0.302690 -0.318337 -1.094509 -3.437703 0.505751 0.493110
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.480103 4.604166 0.083714 0.177273 -1.169860 0.731833 -1.234088 -2.718646 -2.024116 1.961577 2.165617 -1.191837 -2.104170 -1.112039 -1.356993 -1.398142 -1.157860 0.653026 2.383355 4.572872
wb_dma_rf/wire_ch_stop 1.286210 0.308510 1.508490 0.876169 1.946733 -1.252041 1.144358 -2.330115 -0.008534 1.386297 1.006302 4.065801 0.313510 0.493843 3.730547 -1.971341 -1.502271 2.202570 -0.639123 0.940389
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.504133 -1.230654 -0.374089 0.995261 -0.558568 1.159829 -0.730594 -0.443313 -0.236401 0.027346 1.270564 1.819660 -0.733156 0.432057 0.254997 0.291748 -1.345647 1.698686 0.888772 0.157274
wb_dma_ch_rf/input_de_adr0 -3.706777 -2.349986 2.920699 -4.004192 0.956166 -1.645367 -2.441981 -2.437677 0.510470 -0.230509 -0.703048 -1.823098 1.809956 2.193177 0.687381 -0.213599 3.563620 0.813742 -4.270872 -1.233339
wb_dma_ch_rf/input_de_adr1 -0.123857 -1.388331 -0.618249 2.230057 -0.728408 0.502554 -1.091140 0.265287 0.506531 -0.683301 1.147074 -0.971153 -0.132210 -0.151092 -2.688345 -0.740701 -0.036678 -0.554614 -0.289585 0.044208
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.480753 0.124264 2.664659 0.380750 -0.110607 -1.037758 1.266051 -0.189176 0.311682 -2.314024 -0.203813 0.252409 -0.102022 -0.540468 -0.588619 -0.125456 -1.042803 -1.544975 -0.432611 -0.112939
wb_dma_wb_if/input_wbs_data_i -3.013422 -1.979386 -0.431368 -1.683659 0.899387 -0.010165 -0.480807 1.682314 -4.085222 0.043161 -1.951758 -3.484733 -1.324983 1.037859 -0.440566 2.050976 2.374582 -0.744739 -5.047164 1.046540
wb_dma_de/reg_tsz_dec 0.972515 3.698864 0.193005 -1.694430 -2.010834 1.868522 -0.698808 -2.516623 -3.010661 0.210935 -0.112748 -2.399435 -1.395469 0.033652 -0.898614 2.984826 -0.204944 0.497044 -0.669015 1.987266
wb_dma_ch_sel/input_ch0_am0 -0.418234 1.343124 1.076152 -1.857805 1.723955 0.014938 0.624604 0.345574 1.197162 0.500604 2.166403 -1.297026 0.269436 1.091721 0.581832 2.262750 -1.509925 1.343408 -0.449575 -0.233862
wb_dma_ch_sel/input_ch0_am1 1.349141 0.006682 0.881130 -0.109745 1.110489 1.642933 -0.471819 -0.362714 0.169650 0.340243 -1.511156 2.280246 2.214255 -0.759718 -1.652918 -1.171988 -0.629333 0.755427 0.416630 0.473348
wb_dma_ch_sel/assign_162_req_p1 -1.565597 0.155612 2.732575 0.369785 -0.139364 -1.080072 1.279978 -0.242600 0.294782 -2.338883 -0.216313 0.165183 -0.067275 -0.520439 -0.652126 -0.131040 -0.984305 -1.598191 -0.496679 -0.097048
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 3.095064 -1.656198 -1.436726 0.967897 -0.612135 2.273458 0.628662 0.855040 -1.557337 -1.090430 0.825311 0.513002 -1.811900 -0.352917 0.099256 3.349945 -0.366247 1.635555 0.329026 0.635609
wb_dma_rf/wire_ch5_csr -2.755739 0.227972 -0.206436 -0.756717 0.997420 3.646635 -0.643376 0.086140 -2.098919 1.253682 -0.369360 -2.586434 0.002402 0.150047 -1.532914 1.235582 3.714377 -1.772334 -4.500317 0.910924
wb_dma_ch_rf/wire_ch_am1_we -0.177852 -0.825252 1.694841 -0.686989 0.145935 1.684095 -0.978220 0.914207 -1.570417 -0.514136 -2.905627 1.875073 1.440145 -1.106575 -2.678545 -1.905509 0.857797 -0.496153 -1.001014 0.864201
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -1.629969 0.196921 2.812765 0.332907 -0.097706 -1.074325 1.298204 -0.273772 0.315508 -2.340582 -0.250328 0.119858 -0.054473 -0.542986 -0.693937 -0.141958 -0.959224 -1.675237 -0.494610 -0.034818
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.562178 -3.015335 -1.802984 4.299829 -0.568562 0.965863 -0.567834 0.518257 0.272713 0.107844 1.364139 1.789778 -0.005038 0.194566 -0.906545 -0.106618 -1.313567 0.896280 -1.032851 -0.699924
wb_dma_inc30r/wire_out -1.014346 -0.944026 3.027751 0.411724 3.946861 1.700207 -2.017279 -0.321228 1.307326 0.872836 1.114110 -1.746682 2.372673 -2.523332 -5.036212 -0.878383 2.970860 0.418231 -3.081297 3.195205
wb_dma_ch_pri_enc/reg_pri_out 0.241805 -1.485514 1.466921 2.357278 0.017602 -0.521660 1.672701 -0.008433 0.021769 -1.464640 0.037372 2.953637 0.036292 -0.179254 1.131559 0.507753 -2.185190 -0.032958 -1.207628 -0.798343
wb_dma/input_wb0_we_i -1.503931 6.041557 0.719575 -2.156998 3.517327 -4.840222 4.752760 3.004425 1.702597 2.001224 2.346874 -1.164409 -1.077644 0.416368 4.799380 0.354309 -4.286325 0.783001 2.326978 1.012342
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.942739 -1.413690 3.060961 -1.823534 3.475319 2.316925 -2.154680 -0.340225 0.946465 1.032860 -0.219291 -0.124305 3.474412 -0.680414 -3.205946 -0.786895 2.919075 0.531192 -3.741673 0.921026
wb_dma_ch_rf/wire_ch_txsz_dewe 3.368453 3.984167 -1.420673 -1.441550 -2.995965 0.718642 -0.276730 -1.174916 -1.980336 0.671960 0.380987 -0.523644 -2.069955 0.455674 1.489625 3.335291 -3.006556 1.677365 2.923639 0.866752
wb_dma_de/always_22/if_1/stmt_2 -1.763146 0.851302 -0.587118 -0.558427 0.925492 -0.946076 2.200279 -4.776577 -1.340699 -1.011676 0.547453 -2.942545 2.036303 1.309648 -1.097598 0.342340 0.170704 -0.892080 -2.040843 1.936561
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.640937 4.821032 -0.534110 -0.444079 0.227069 -1.876379 0.556878 -1.069974 0.108921 2.626705 0.802109 0.670046 -0.867334 0.087877 2.797524 -1.456472 -2.350105 1.625295 2.676428 1.516153
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.233633 -1.480262 1.479106 2.389364 0.062791 -0.535235 1.698602 0.026018 0.066563 -1.491953 0.042152 2.961479 0.026609 -0.153927 1.137190 0.478197 -2.214526 -0.056446 -1.241056 -0.810699
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.042827 -0.825039 1.660521 -0.609786 0.157252 1.782755 -0.961975 0.987390 -1.581830 -0.466101 -3.015155 2.108838 1.579226 -1.205183 -2.728264 -1.975489 0.785063 -0.444328 -1.009713 0.859212
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.545743 1.935736 -2.470793 -0.838092 -1.024943 0.089948 -0.777103 -1.706889 -1.415728 3.414164 0.441521 1.415508 0.522810 1.581903 2.313660 -2.091693 -0.404552 0.436046 0.621768 0.455618
wb_dma/wire_de_ack 1.640185 -2.319130 -3.887709 0.742977 0.318228 0.500320 2.298744 1.290376 -1.499506 1.043488 -2.367143 3.236118 1.380092 -0.474984 3.959243 2.240677 1.307324 0.821862 -1.163055 -1.289177
wb_dma_wb_mast/always_1/if_1 -2.716154 -2.032240 -0.293381 -1.683397 0.745098 -0.199733 -0.582578 1.521774 -3.816058 0.013825 -1.841317 -2.969628 -1.228052 0.997033 -0.190501 1.891806 2.014155 -0.597062 -4.598713 0.883143
wb_dma_wb_if/wire_wb_cyc_o -1.561714 0.090733 2.818351 0.404841 -0.133282 -1.067980 1.363312 -0.179063 0.317954 -2.459308 -0.207072 0.189404 -0.109568 -0.549931 -0.674504 -0.113008 -1.099571 -1.699879 -0.445882 -0.160472
wb_dma_ch_sel/assign_143_req_p0 0.694903 2.057979 -2.432273 -0.830405 -1.145384 0.173955 -0.833147 -1.842009 -1.510226 3.402591 0.452767 1.439050 0.461734 1.576091 2.301400 -2.002887 -0.554662 0.533779 0.655363 0.516433
wb_dma_wb_mast/wire_mast_err 1.129052 0.234250 1.496225 0.856786 1.942372 -1.289803 1.198864 -2.134419 0.088931 1.282853 0.945636 3.913987 0.300559 0.431379 3.590698 -1.909950 -1.412959 2.052311 -0.596188 0.863239
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.526638 -1.244440 -0.385534 0.979389 -0.566320 1.150526 -0.737803 -0.446675 -0.204823 -0.003738 1.272597 1.857773 -0.744950 0.426814 0.280579 0.285320 -1.371077 1.735971 0.932088 0.126753
wb_dma/wire_slv0_dout -5.932228 6.420115 -5.780243 0.890865 -0.183916 -2.844544 2.702818 -0.464550 -0.384391 4.755268 -2.740609 -6.425272 0.722654 0.447870 2.136561 0.582713 3.547642 -3.849095 -3.648553 -1.878160
wb_dma_ch_sel/reg_am1 1.242650 0.024712 0.855352 -0.216839 1.069148 1.630779 -0.489705 -0.331979 0.160323 0.253620 -1.526169 2.057688 2.124218 -0.712991 -1.635938 -1.093191 -0.534324 0.674448 0.432580 0.428411
wb_dma_ch_sel/input_next_ch 1.350911 1.819776 0.733729 -0.958709 -0.454624 1.591680 0.960810 -2.591826 -2.308611 0.408609 -3.753814 3.918319 3.131811 -0.893764 0.838954 0.686747 -0.937762 0.224066 -1.140826 0.420047
wb_dma_de/always_9 0.853396 3.780101 0.167295 -1.815964 -1.923562 1.716922 -0.694422 -2.422168 -2.835883 0.334243 -0.063456 -2.462454 -1.315632 0.103263 -0.802209 2.775639 -0.158810 0.481446 -0.508395 1.928389
wb_dma_de/always_8 0.368377 2.502731 2.861806 0.654092 -1.931239 0.166986 -0.349469 -3.683906 -1.518572 -0.460068 0.319689 1.672240 -0.316334 0.652911 0.257991 0.358743 -3.270541 0.251673 -1.356106 0.589309
wb_dma_wb_mast/always_1/if_1/cond -2.935614 -1.875484 -0.323601 -1.624071 0.794254 -0.061401 -0.453699 1.501288 -3.973906 -0.073319 -1.855943 -3.238776 -1.304584 0.969867 -0.554432 1.744600 2.201374 -0.875901 -4.722684 1.078832
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.865965 3.362777 -0.929212 -0.545455 2.868384 -1.466219 0.895736 -0.936124 -0.514076 3.470374 1.504240 -0.698368 -0.917483 -1.621663 1.504670 -3.726925 1.955495 0.723968 1.910380 4.580866
wb_dma_rf/always_1/case_1/stmt_12 -1.828565 -2.057908 -0.098959 0.471878 -0.543752 2.152917 -1.250233 -1.145380 -1.010647 -1.651220 -1.986817 -2.287911 -0.700721 1.466751 -1.246292 2.535511 0.705633 -1.608368 -2.489356 -1.419255
wb_dma_rf/always_1/case_1/stmt_13 -1.225213 -0.839213 1.063556 -0.540834 -0.881159 0.267415 -0.672231 1.159932 -1.827857 -0.783065 -1.691431 0.106932 -0.496405 -0.567072 -1.220655 -0.932251 1.401353 -1.021970 -1.428012 0.605674
wb_dma_de/always_3 1.153014 0.614736 -0.630606 2.920365 1.293800 0.982205 -0.013079 1.095725 0.243793 0.437696 0.264339 -0.143599 0.804580 -2.891091 -4.573061 -3.340503 0.086014 -1.134029 1.802141 3.303953
wb_dma_de/always_2 -2.604656 -1.500570 2.188146 -2.587930 3.330041 -0.186181 -2.655779 -1.740467 1.046829 2.383343 -2.202258 0.214383 4.252923 0.731767 -0.174171 -1.780950 3.550989 1.554659 -4.545980 -0.439493
wb_dma_de/always_5 1.960461 2.494995 0.116331 0.304722 -1.722837 1.230435 -1.705603 -3.634725 -1.887096 2.093902 0.576936 1.523586 -0.173450 1.224722 1.013054 0.418724 -2.172036 1.975335 -0.930649 0.848125
wb_dma_de/always_4 0.465992 2.641280 2.770005 0.612168 -2.013049 0.246482 -0.455942 -3.791963 -1.577953 -0.279033 0.357078 1.609786 -0.280684 0.726579 0.253593 0.391754 -3.262073 0.349939 -1.307876 0.639939
wb_dma_de/always_7 3.110438 2.556516 -0.065508 -0.845401 -2.543886 2.843012 -1.455311 -3.052200 -3.180023 0.224224 1.098171 -0.871667 -2.052085 0.484784 -0.747079 3.073215 -1.304713 2.011971 0.138733 2.157827
wb_dma_de/always_6 0.564912 1.674790 0.204628 3.241260 -3.274366 1.507755 0.334124 -2.663715 -2.955646 -1.266098 -0.543251 0.605377 -0.148103 -0.916014 -2.061667 1.624566 -1.867192 -1.057675 -2.477815 1.099761
wb_dma_ch_sel/input_ch3_txsz 1.886492 -1.680066 -1.198897 2.087180 0.176763 0.580045 0.451045 0.172886 -0.280712 0.841426 0.304229 2.913868 0.121866 0.334725 1.861237 0.624752 -1.269247 1.604571 -0.783236 -0.685010
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.307852 1.026767 0.497155 -1.998137 -2.653428 0.349135 -1.501985 -0.976573 -0.593209 -0.801087 -1.212086 -1.837192 0.588109 0.779652 -1.395319 1.520042 -0.346101 -1.551431 -0.127248 -1.228209
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -1.596807 0.091943 2.794956 0.373807 -0.144087 -1.097574 1.321115 -0.177637 0.324107 -2.433636 -0.267003 0.144876 -0.104918 -0.559145 -0.681836 -0.099074 -1.041832 -1.713823 -0.487580 -0.135624
wb_dma_ch_rf/always_11/if_1 2.313690 2.230254 3.133173 1.418471 -0.017052 0.388162 -0.117674 -3.583797 -1.007840 -0.184843 2.556462 2.266014 -1.659472 0.011911 0.116045 -1.596629 -2.931717 2.065254 0.408600 2.842584
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.448775 1.884921 -2.389294 -0.956749 -1.089255 0.013584 -0.744795 -1.754509 -1.428010 3.297112 0.289655 1.373861 0.590771 1.586821 2.420078 -1.996015 -0.369335 0.414938 0.548705 0.361068
wb_dma_ch_sel/always_45/case_1/cond -1.097793 -0.361868 -2.287950 2.731927 -1.361797 0.406566 -0.263610 1.279624 -0.206694 -0.135198 1.451743 -1.533069 -0.527950 -0.239081 -3.161366 -2.490373 0.186742 -2.310542 0.602624 0.743703
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.877542 1.012714 -1.656771 0.443052 -0.594308 -0.111233 0.806329 1.042893 -0.664934 0.520510 0.359231 -0.517507 -0.429196 -0.123517 -0.508509 -1.794497 0.245460 -1.708862 0.993495 0.667895
wb_dma_de/assign_68_de_txsz 2.778289 3.393999 -0.940889 -0.446088 -3.448584 2.687690 -1.039772 -3.505437 -3.977031 0.662088 -0.564275 0.201098 -0.836749 -0.149863 -0.403879 2.409033 -1.009199 1.020932 -0.291636 1.969202
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.591620 -2.269016 -3.825907 0.660825 0.334186 0.395799 2.184515 1.254057 -1.451224 1.124184 -2.375767 3.167440 1.443037 -0.479740 3.883273 2.114143 1.387692 0.819009 -1.160686 -1.291207
wb_dma_ch_rf/always_20/if_1 -3.735552 -1.470593 1.637496 -2.528678 3.017314 -1.709558 -2.553483 -1.357367 1.542631 2.598795 -0.754311 -1.893990 2.703621 1.211888 1.165103 -0.967398 4.283564 1.233937 -4.858383 -0.729670
wb_dma/input_wb0s_data_i -2.872615 -1.986576 -0.313410 -1.647984 0.661989 -0.040567 -0.518891 1.437302 -3.990716 -0.107939 -1.836011 -3.191230 -1.287634 0.979235 -0.444120 1.865019 2.250116 -0.845197 -4.716385 1.026812
wb_dma_de/reg_dma_done_d 0.458646 1.799711 -0.151187 -0.776129 -1.482162 0.069043 1.441448 -2.366579 -2.594059 0.240052 -2.270437 2.172286 1.059807 -0.142636 2.724671 1.923419 -0.598982 -0.159452 -1.512477 -0.006686
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.417229 -1.348483 -0.900557 -1.758158 1.331626 -1.161329 0.102706 0.665551 1.158637 1.005470 -0.558128 0.631285 1.176080 0.567603 2.178264 -0.805256 1.395702 0.352710 0.749983 -1.051491
wb_dma_wb_slv/assign_1_rf_sel -2.256187 1.274173 -2.048616 -2.723274 -3.061788 -2.943310 0.298751 -0.613283 -2.598679 -1.228900 0.283201 -1.157674 -2.952724 1.860060 2.694193 -4.264917 2.457496 -2.459247 2.415727 1.437809
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.638994 1.963080 -1.533711 2.826295 2.098140 0.994376 2.645195 1.140170 -2.620053 1.987134 1.286568 0.828163 -2.882135 -0.848328 2.927345 3.924385 -2.131043 4.201964 -2.083505 2.688079
wb_dma_de/always_4/if_1/if_1/cond 0.427353 2.551489 2.798394 0.700820 -1.853361 0.199183 -0.357525 -3.725022 -1.474095 -0.282338 0.382412 1.690373 -0.278895 0.668483 0.330553 0.331664 -3.267815 0.371915 -1.306549 0.633318
wb_dma_ch_sel/assign_376_gnt_p1 -1.657555 0.184714 2.845529 0.355679 -0.075092 -1.136331 1.320178 -0.274506 0.327453 -2.408086 -0.216248 0.154864 -0.054197 -0.552130 -0.644432 -0.157535 -1.060205 -1.670407 -0.465080 -0.065391
wb_dma_de/wire_wr_ack 1.005503 2.185997 1.797202 0.578864 -1.886821 1.143478 1.056619 -2.412899 -2.711214 -1.405041 -0.041119 0.518121 -1.368912 -0.091128 0.279831 3.204925 -2.389325 0.287231 -1.660064 1.084812
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 3.038094 -1.600512 -1.430781 0.882132 -0.632211 2.271517 0.707366 0.886433 -1.602315 -1.099458 0.787666 0.404874 -1.848886 -0.412999 0.092815 3.464666 -0.291811 1.610300 0.361199 0.645144
wb_dma_ch_arb/always_1 1.075065 -2.880342 -0.505069 4.223732 3.767027 -0.150978 1.493103 0.119923 -1.859859 1.168365 1.146203 1.658099 0.083521 -3.540170 -1.453280 -3.208120 2.795878 0.249348 -2.165605 5.237009
wb_dma_ch_arb/always_2 0.955995 -2.958889 -0.409648 4.162318 3.836812 -0.259849 1.418496 0.289750 -1.554416 1.051793 1.009354 1.560045 0.241505 -3.561129 -1.591444 -3.248433 2.859522 0.058026 -2.030635 4.988915
wb_dma/wire_ch0_txsz 2.092817 3.043561 -1.711542 0.578927 -2.730702 2.093118 0.016798 -2.891943 -3.930435 1.529913 -1.502398 1.192153 -0.025696 -0.169320 1.034920 2.606158 -0.912354 0.906042 -1.867149 1.165266
wb_dma_de/always_19 1.310104 -3.355468 1.600309 -1.816272 3.271796 -1.078499 0.445152 -1.169857 -0.239767 -0.908675 -1.371255 1.720009 2.150491 -1.897372 -0.533648 -1.680064 2.265567 0.924293 0.697594 2.528388
wb_dma_de/always_18 -1.274585 0.762763 -5.155346 0.536576 -0.476675 3.365915 2.393448 -0.097715 -1.437650 1.156176 2.940495 -1.528379 -1.263471 2.141883 -0.366974 -0.978829 2.156242 -2.516973 0.468437 -0.093756
wb_dma_de/always_15 2.415953 1.942329 -0.871390 0.342612 -1.692523 2.153840 -0.228273 -2.180408 -3.008705 0.925805 0.157851 0.315509 -1.176179 0.369935 0.817531 3.298139 -1.259650 1.831184 -1.416371 1.204578
wb_dma_de/always_14 1.162385 0.158840 1.465139 0.932762 1.904455 -1.096187 1.118749 -2.287289 -0.137565 1.372585 0.911906 3.874551 0.307856 0.423631 3.527689 -1.793225 -1.281554 2.092277 -0.893456 0.958382
wb_dma_de/always_11 -0.928570 1.041167 -1.674933 0.483888 -0.627192 -0.080113 0.854649 1.039228 -0.705066 0.514074 0.333462 -0.519894 -0.414818 -0.131170 -0.498406 -1.805415 0.233224 -1.766841 0.865431 0.702353
wb_dma_de/always_13 1.375977 1.675296 0.705882 -0.895464 -0.458588 1.610440 1.037036 -2.421208 -2.324483 0.249962 -3.756962 3.853130 3.037378 -0.919678 0.813061 0.870947 -0.894391 0.266958 -1.177238 0.380188
wb_dma_de/always_12 0.423500 2.640885 2.827930 0.691209 -1.756835 0.185932 -0.414593 -3.899384 -1.586746 -0.126316 0.430686 1.741833 -0.212163 0.641076 0.327150 0.177840 -3.160735 0.446619 -1.463094 0.832684
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -3.168009 4.267440 0.822589 -2.357658 -2.830644 -6.164654 0.797846 -0.844503 0.013318 1.793491 -2.727684 1.264961 1.720251 0.396633 4.316252 -2.715726 -1.578809 -1.651074 -0.053651 -2.576190
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.578493 2.021491 -2.507904 -0.913125 -1.025485 0.119348 -0.776534 -1.804019 -1.482957 3.471599 0.374018 1.521132 0.612323 1.603366 2.391809 -2.082020 -0.432954 0.515470 0.580948 0.422437
wb_dma_ch_pri_enc/wire_pri13_out 0.226774 -1.527452 1.453012 2.401641 0.060211 -0.524779 1.731766 0.015728 0.050943 -1.450580 0.028439 2.939482 0.061002 -0.152386 1.198114 0.486908 -2.186602 -0.074055 -1.252427 -0.862154
wb_dma_de/reg_read_r 2.367000 2.055257 -0.952306 0.247371 -1.753825 2.207794 -0.244223 -2.225368 -3.102110 0.998166 0.078831 0.146623 -1.190889 0.364488 0.846840 3.436913 -1.203737 1.803349 -1.444271 1.241660
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.134747 1.193546 1.425766 2.497883 0.606516 0.981321 2.347004 -1.710041 -2.371644 -0.629082 1.129693 2.046577 -1.902783 -0.893813 1.336105 1.759542 -1.813620 1.743731 -1.893225 2.499366
wb_dma/assign_9_slv0_pt_in -1.651655 -0.779598 -0.426497 -0.677970 -1.812374 0.781464 0.232491 -0.378753 -3.083231 -2.585157 -0.369556 -0.765516 -2.021081 0.886234 0.070918 -0.188291 2.304624 -1.709239 -1.682219 1.165417
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.489330 -2.194826 -3.856353 0.616752 0.399695 0.394633 2.315716 1.288064 -1.464327 1.151363 -2.462038 3.098278 1.457522 -0.505404 3.980526 2.181937 1.434461 0.764867 -1.182054 -1.282693
wb_dma_ch_rf/always_17/if_1/block_1 0.602388 1.744334 0.126728 3.242922 -3.430931 1.502445 0.296194 -2.726139 -2.933990 -1.308567 -0.460643 0.593553 -0.174595 -0.859910 -2.084681 1.699564 -2.035867 -1.105790 -2.347833 1.055555
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.033121 -1.810877 -0.580029 -0.252698 3.293946 2.104370 2.268971 -4.942026 -0.123022 -1.466398 1.443103 -1.840502 2.494725 1.016284 -1.304808 -0.118730 3.324127 -2.134238 -1.717491 2.558552
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.894900 2.486870 0.117198 0.303596 -1.754500 1.172813 -1.655626 -3.606228 -1.854512 2.180660 0.584524 1.527275 -0.099404 1.184972 1.012157 0.385115 -2.220147 1.949454 -0.954678 0.798027
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.385285 1.304668 1.022349 -1.836237 1.688100 -0.013523 0.658617 0.332547 1.173963 0.518381 2.223758 -1.234422 0.217213 1.105658 0.643605 2.217866 -1.499145 1.329832 -0.379357 -0.219576
wb_dma_ch_pri_enc/wire_pri2_out 0.281402 -1.549613 1.581513 2.426137 -0.005334 -0.479857 1.678156 -0.059206 0.033221 -1.619439 0.101384 2.991354 -0.014260 -0.163187 1.064381 0.500338 -2.265075 -0.070410 -1.174269 -0.783231
wb_dma_de/always_11/stmt_1 -0.871762 1.064494 -1.744714 0.480537 -0.622486 -0.100217 0.821799 1.080672 -0.692023 0.572051 0.390280 -0.495869 -0.470632 -0.086901 -0.493796 -1.890025 0.203995 -1.734014 1.052188 0.734582
wb_dma_ch_rf/wire_ch_adr1_we -1.038035 -0.416665 -2.205957 2.688193 -1.359176 0.421822 -0.295357 1.273223 -0.143316 -0.185942 1.446405 -1.517286 -0.510830 -0.243943 -3.248908 -2.478749 0.170238 -2.287571 0.601368 0.727925
wb_dma_ch_sel_checker/input_ch_sel -0.635439 -0.541409 -0.870164 1.217285 0.779517 -0.580748 1.251970 0.708284 -0.023345 0.819894 -0.998173 1.236315 0.879387 -0.029365 1.667405 0.372595 0.006462 -0.082436 -1.678712 -0.932015
wb_dma_ch_sel/input_ch1_adr1 -0.202557 -1.343295 -0.630475 2.174998 -0.736151 0.493883 -1.072614 0.257041 0.515202 -0.704771 1.115986 -1.106441 -0.128223 -0.153267 -2.742075 -0.718733 0.007613 -0.604375 -0.292724 0.057126
wb_dma/wire_slv0_pt_in -1.559936 -0.883227 -0.565548 -0.600299 -1.850375 0.883483 0.422351 -0.236292 -3.217438 -2.767124 -0.363353 -0.696144 -2.226185 0.936175 0.146220 -0.053031 2.278704 -1.733793 -1.648962 1.189130
wb_dma_rf/always_2/if_1/if_1/cond -1.204064 1.913288 1.759942 -1.006368 -2.922027 -3.053344 -1.131243 -2.872264 -1.224690 1.365145 -0.853906 2.426715 0.946029 0.813592 2.235148 -2.813209 -1.111973 0.110062 -1.741256 -1.270707
wb_dma_pri_enc_sub/reg_pri_out_d 0.163101 -1.525549 1.543171 2.445696 0.048290 -0.569703 1.803637 0.029497 0.090367 -1.543409 0.011486 3.056909 0.054443 -0.177237 1.179163 0.503407 -2.244527 -0.116650 -1.279002 -0.852926
wb_dma_ch_pri_enc/always_4/case_1 0.309606 -1.510877 1.499832 2.422679 0.077971 -0.483695 1.724972 0.003164 0.052002 -1.474608 0.076339 3.104341 0.047986 -0.145655 1.206325 0.491188 -2.306411 -0.039342 -1.193313 -0.794568
wb_dma_ch_pri_enc/wire_pri29_out 0.161314 -1.565457 1.546759 2.413991 0.036137 -0.456561 1.727241 -0.005104 0.000829 -1.576044 0.067084 2.950938 0.057957 -0.188739 1.087046 0.520852 -2.171414 -0.087480 -1.335596 -0.773051
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.316837 -2.023264 -2.221219 1.996129 0.086748 1.657055 1.905051 1.511614 -1.577969 -0.334522 -0.219525 1.524973 -0.959312 -0.472179 1.665516 3.753467 -0.297014 1.415079 -1.344918 -0.273783
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.678935 1.828889 0.100322 3.168009 -3.424914 1.515002 0.368376 -2.545882 -2.940341 -1.308631 -0.516418 0.540877 -0.254378 -0.868643 -2.012510 1.811158 -2.135389 -1.042964 -2.217914 1.024516
wb_dma_de/wire_read_hold -1.472995 0.069477 2.758247 0.412926 -0.160863 -1.072569 1.356795 -0.148592 0.363658 -2.455571 -0.235263 0.298711 -0.122191 -0.537572 -0.603081 -0.122599 -1.175651 -1.624416 -0.409872 -0.171107
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.003578 -0.407389 -2.284254 2.647549 -1.298012 0.377020 -0.256329 1.354232 -0.133798 -0.115375 1.498431 -1.459784 -0.503324 -0.233140 -3.130506 -2.553941 0.166968 -2.273955 0.696991 0.710857
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.493943 -1.281725 -0.342096 0.975962 -0.519708 1.129536 -0.735462 -0.407726 -0.216100 -0.010656 1.299701 1.832287 -0.727968 0.406757 0.273034 0.299922 -1.355335 1.723304 0.887746 0.148867
wb_dma_ch_rf/wire_sw_pointer -0.517675 1.344761 0.155907 -1.039433 -1.753715 1.758365 0.867623 0.216770 -4.012149 -0.182174 -4.374197 3.099734 1.812966 -1.276986 -1.009939 -1.600464 0.409780 -2.116043 -1.053500 1.186285
wb_dma/wire_slv0_din -5.218016 2.054285 2.729198 0.435193 -1.369601 -2.925423 -1.464867 -6.347665 0.657138 -3.045762 -4.665613 -7.146450 -0.612454 1.638977 -1.316107 -1.001891 3.934565 -2.172473 -3.720232 -0.167987
wb_dma_ch_rf/input_dma_err 1.209087 0.201251 1.398169 0.850258 1.915158 -1.155739 1.082218 -2.281129 -0.010874 1.394804 0.948712 3.887684 0.334622 0.462228 3.587917 -1.883874 -1.344610 2.143862 -0.738167 0.910754
wb_dma_ch_sel/assign_158_req_p1 -1.618701 0.193661 2.748994 0.351603 -0.117978 -1.087514 1.313315 -0.213906 0.305034 -2.374465 -0.234306 0.142785 -0.085558 -0.541160 -0.639033 -0.096340 -1.050601 -1.674952 -0.456569 -0.093825
wb_dma_ch_rf/assign_17_ch_am1_we -0.117129 -0.879904 1.726156 -0.615473 0.103770 1.782449 -1.025553 0.984580 -1.702676 -0.490093 -3.104886 2.111039 1.551624 -1.229771 -2.811867 -2.045748 0.857138 -0.488457 -1.043536 0.878937
wb_dma_ch_rf/assign_7_pointer_s -1.468619 -0.967710 -0.550085 -0.319282 -0.845226 0.863580 -0.292122 1.268546 -1.088019 -0.328577 0.325637 -1.456411 -0.238834 -0.509174 -1.533331 0.148640 2.174424 -0.753044 -2.609590 -0.682190
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.272166 -1.501671 1.504088 2.469235 0.104260 -0.517839 1.758843 -0.049551 0.030352 -1.438990 0.072689 3.126881 0.061708 -0.201603 1.267254 0.493174 -2.294064 0.016671 -1.266477 -0.781769
wb_dma_wb_slv/always_5/stmt_1 0.202138 4.133998 -3.094078 -1.566777 0.739122 -2.897122 1.515538 0.660038 0.298321 3.798343 0.463240 0.605958 -0.141437 0.439807 4.037208 -3.722073 -0.456647 -0.004010 3.944024 1.133411
wb_dma_ch_sel/assign_161_req_p1/expr_1 -1.551433 0.135126 2.835890 0.419877 -0.127459 -1.085776 1.342665 -0.207279 0.336477 -2.452425 -0.200046 0.246996 -0.122834 -0.535385 -0.654089 -0.106688 -1.136254 -1.659423 -0.454482 -0.129102
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.251964 -1.490521 1.514706 2.451761 0.127758 -0.563637 1.751109 -0.032284 0.075770 -1.469626 0.083146 3.055300 0.067022 -0.175489 1.206818 0.443216 -2.289084 -0.010858 -1.220903 -0.772466
wb_dma_ch_sel/input_de_ack 1.600014 -2.236411 -3.782469 0.702246 0.356418 0.348552 2.243101 1.271336 -1.424748 1.095538 -2.418668 3.234623 1.390948 -0.502704 3.949688 2.140561 1.270641 0.806335 -1.110219 -1.291226
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.929092 3.391448 -0.981573 -0.540001 2.775229 -1.520571 0.886520 -0.933353 -0.520140 3.475578 1.466777 -0.583992 -0.926009 -1.609026 1.579351 -3.719543 1.864116 0.731983 2.037012 4.542659
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.921061 2.043710 0.412485 1.175667 0.119594 1.414920 -1.416612 -3.357573 -1.270516 2.193423 2.772832 2.172799 -1.602136 0.486821 0.818770 -1.480937 -1.982521 3.685302 0.877471 2.953190
wb_dma_ch_sel/reg_valid_sel -0.696615 1.732322 -1.099614 -0.881238 -0.634345 1.820994 2.939771 -1.956819 -3.031433 -1.359114 -4.857444 1.953936 2.449477 0.000233 -0.115512 -0.366434 -1.040015 -3.312362 0.483421 0.378717
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.402188 2.637185 2.840462 0.615203 -1.949383 0.229775 -0.495413 -3.832458 -1.561180 -0.306133 0.387148 1.609105 -0.283054 0.713528 0.245074 0.341288 -3.247916 0.347618 -1.371989 0.681689
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.772010 0.861539 1.002529 2.632840 -2.415039 1.481187 -0.161661 -1.896878 -1.949410 -1.773768 1.034878 -0.649533 -1.298040 -0.243757 -2.313884 2.382880 -2.238409 -0.189474 -1.818086 1.044313
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.479270 -0.917619 -0.508109 -0.430434 -0.833879 0.834702 -0.351037 1.254955 -1.005345 -0.310504 0.323202 -1.532346 -0.268493 -0.456170 -1.550049 0.140654 2.214330 -0.792880 -2.532690 -0.700627
wb_dma_wb_mast/always_4/stmt_1 -1.510984 0.122446 2.715599 0.379608 -0.150290 -1.046506 1.306024 -0.213866 0.317594 -2.375541 -0.231183 0.264342 -0.095409 -0.514849 -0.623379 -0.152955 -1.096341 -1.583136 -0.420664 -0.105744
wb_dma_ch_sel/assign_375_gnt_p0 2.207784 -3.169332 -2.720167 3.848458 3.888267 0.733046 0.235298 0.465688 -1.945686 2.985523 1.148077 1.244685 0.313358 -3.179088 -1.234538 -3.084889 3.847960 1.432566 -1.823119 5.233428
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.565221 0.131311 2.832652 0.412416 -0.078691 -1.095242 1.364118 -0.245657 0.349812 -2.442893 -0.198773 0.239343 -0.078318 -0.537772 -0.627585 -0.140710 -1.114311 -1.630739 -0.473379 -0.093745
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.852580 3.489512 -0.972832 -0.587436 2.834616 -1.561328 0.890772 -0.935730 -0.438802 3.554395 1.470155 -0.634206 -0.888680 -1.539386 1.651694 -3.758219 1.810964 0.814576 2.016944 4.477726
wb_dma/inst_u2 -2.589340 -0.081807 -0.778331 -0.616592 0.704052 -0.255710 1.254763 -3.475732 -1.090979 -0.155091 0.687873 -2.557237 2.145285 0.749726 -1.256360 -0.085756 2.090567 -1.615997 -2.859378 1.317610
wb_dma/inst_u1 -3.304592 -0.553144 0.387048 -1.846289 -0.345474 0.972471 -0.026254 -2.732256 -2.160765 -0.399501 0.208391 -2.832931 0.881083 0.672933 -0.563886 0.375503 3.161339 -2.916804 -3.496804 1.370167
wb_dma/inst_u0 -4.300010 0.545083 0.479606 -0.555147 -1.778538 1.174659 -0.387384 -1.294396 -2.392647 -0.615161 -0.689831 -4.443295 -0.133943 -0.517394 -2.089115 0.557746 4.746165 -3.250441 -5.463614 0.709987
wb_dma/inst_u4 -2.286595 -1.176720 1.115989 -0.189064 0.058780 0.761074 0.716970 0.086740 -4.528076 -0.517295 -0.513206 -1.242130 -3.896066 -1.590445 -0.237515 1.163524 3.220521 -3.172388 -2.004069 2.828622
wb_dma_ch_rf/assign_2_ch_adr1 -1.844420 0.265225 -3.279083 3.308551 -3.739722 0.654948 -0.203449 2.248886 -2.538630 0.314836 0.880740 -0.656739 -0.485303 -1.024350 -4.098114 -2.413344 0.133946 -3.849726 -0.766366 0.465789
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.665816 -3.803230 -1.056654 2.249291 -0.690819 0.499148 -0.621696 0.600587 -0.763594 0.470735 0.549618 2.723222 -0.534240 0.443587 1.515738 -0.046790 0.659907 0.749784 -2.086849 -1.058710
wb_dma_de/wire_de_csr 2.427483 -2.042526 -2.241821 2.053123 0.169184 1.685290 1.896480 1.476356 -1.571692 -0.268666 -0.127183 1.586445 -1.009396 -0.478770 1.662655 3.731706 -0.364252 1.525504 -1.275488 -0.183806
wb_dma_ch_sel/always_40/case_1/stmt_1 1.713789 -3.007805 -1.800873 4.310262 -0.533869 0.998955 -0.574437 0.507204 0.321614 0.136833 1.445802 1.948387 0.009476 0.212376 -0.787252 -0.117177 -1.388868 1.047213 -0.903284 -0.691124
wb_dma_ch_sel/always_40/case_1/stmt_2 1.944084 -1.699446 -1.210120 2.128179 0.177835 0.584571 0.462923 0.155185 -0.259790 0.820508 0.328633 3.019180 0.112314 0.364128 1.908453 0.625684 -1.362028 1.684273 -0.743094 -0.682004
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.556613 -0.507811 -0.851943 1.190847 0.722721 -0.572851 1.231438 0.646785 -0.043591 0.808378 -0.967274 1.204177 0.857781 -0.039550 1.602667 0.409631 -0.022757 -0.059999 -1.655435 -0.884071
wb_dma_ch_sel/always_40/case_1/stmt_4 1.886336 -1.713212 -1.204575 2.122672 0.185981 0.530624 0.499161 0.231165 -0.226809 0.809933 0.272634 2.970616 0.147264 0.363456 1.917775 0.609555 -1.305546 1.611446 -0.747807 -0.746604
wb_dma_pri_enc_sub 0.225736 -1.575039 1.494505 2.466849 0.031078 -0.508546 1.736749 0.031457 0.063276 -1.560282 0.004766 3.080625 0.057370 -0.204496 1.169017 0.536456 -2.265158 -0.053430 -1.259210 -0.837957
wb_dma_ch_rf/reg_ch_am1_r -0.247476 -0.895787 1.787516 -0.788510 0.122046 1.689871 -1.124260 0.954098 -1.627159 -0.533776 -2.889313 1.749943 1.341861 -1.101596 -2.734609 -1.949746 1.006214 -0.478729 -1.091270 0.933632
wb_dma_de/assign_72_dma_err 1.121536 0.215539 1.476225 0.825225 1.923545 -1.217970 1.126442 -2.285778 -0.010982 1.364108 0.923919 3.898723 0.325464 0.469146 3.608018 -1.912455 -1.356540 2.091273 -0.740737 0.910754
wb_dma_de/reg_ptr_adr_low -0.424371 -0.388978 -3.698434 0.091678 0.000648 3.558051 1.628251 -0.989100 -0.775193 0.502032 2.614730 -1.001805 -0.903228 2.309587 0.100349 0.906266 1.969561 -0.904898 -0.373476 -0.892477
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.574950 -3.721307 -1.086148 2.169841 -0.689664 0.440345 -0.633373 0.554610 -0.770451 0.572148 0.507704 2.647636 -0.495487 0.451912 1.629265 -0.060865 0.734154 0.735987 -2.175960 -1.113231
wb_dma_de/reg_state -1.813791 0.761828 -0.496158 -0.669229 0.992931 -0.651568 2.003957 -4.709062 -1.234327 -1.035454 0.681040 -3.043639 1.964176 1.503237 -1.268568 0.455988 0.145417 -0.816725 -2.015601 1.820225
wb_dma_ch_rf/always_26/if_1 -0.418859 1.380667 0.197609 -1.020097 -1.844180 1.817768 0.801490 0.273851 -4.073698 -0.188788 -4.379881 3.217144 1.758100 -1.238251 -1.065862 -1.758253 0.283583 -2.106782 -0.941995 1.212666
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.197260 1.361908 5.203476 0.023250 0.553925 -0.038993 -0.853405 -3.453270 -1.245268 -2.518698 -0.530746 -1.677266 0.316791 1.147398 -2.795937 3.488756 -3.939427 3.362729 -4.301875 1.335929
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.675522 -2.332527 -3.802492 0.668923 0.326974 0.401007 2.264245 1.379600 -1.344712 1.033645 -2.380785 3.215038 1.360889 -0.489328 3.936312 2.193070 1.261162 0.834621 -0.966390 -1.341653
wb_dma_ch_sel/assign_113_valid 1.587149 0.922169 -0.754074 -1.383681 -0.361680 0.311692 -1.715169 -3.000032 -0.844397 3.038628 0.111663 2.102713 1.008836 1.761079 2.925640 -0.402548 -0.578194 2.371679 -0.434747 -0.123418
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.383707 -1.376060 -0.942027 -1.792467 1.372747 -1.186146 0.124119 0.699758 1.141377 0.986748 -0.563187 0.629641 1.191658 0.567822 2.266833 -0.777755 1.446488 0.383908 0.703225 -1.101501
wb_dma_inc30r/always_1 0.747322 1.688667 1.263245 2.481190 3.622887 2.519793 -2.225272 1.055655 2.679881 2.356543 -1.632393 -0.468818 3.051469 -4.064015 -5.201423 -2.631623 2.235736 0.138771 -0.136702 2.601276
wb_dma_de/always_23/block_1/case_1/cond -1.850272 0.961060 -0.673695 -0.637120 1.103672 -0.792602 2.065935 -4.474953 -1.212119 -0.730959 0.715900 -3.137716 2.003048 1.389028 -1.179242 0.428284 0.224180 -0.748898 -2.170406 1.850714
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.353101 4.487347 0.050041 0.054328 -1.452157 0.848345 -1.386998 -2.763356 -2.061532 1.860683 2.153774 -1.277382 -2.125896 -0.960999 -1.532548 -1.441351 -1.120997 0.536206 2.326068 4.423000
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.872574 2.507192 0.158052 0.291454 -1.760811 1.237167 -1.707281 -3.651562 -1.868006 2.071064 0.558556 1.453784 -0.134401 1.176438 0.908066 0.392487 -2.166899 1.942065 -0.969548 0.827968
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.954927 -1.724152 -1.209381 2.126164 0.191013 0.579747 0.452380 0.243384 -0.233153 0.806801 0.314342 3.041008 0.133633 0.359040 1.901685 0.639294 -1.360070 1.662260 -0.695361 -0.728893
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.643188 -0.744490 0.671451 -1.370016 -2.073877 3.520228 -1.258475 -1.515837 -2.945130 -2.065354 -0.769558 -3.097770 -0.499745 0.028374 -3.422324 4.157289 2.117967 -0.994183 -3.129450 0.598641
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.229297 -1.323877 -2.507938 3.728091 1.361845 -0.802569 -0.623882 0.222039 -0.580217 3.245995 3.022655 0.853471 -1.562346 -1.295042 0.578750 -4.317070 2.176403 0.771924 -0.133379 3.364581
wb_dma_ch_sel/assign_148_req_p0 0.650184 1.884976 -2.344533 -0.867802 -1.218708 0.213400 -0.856393 -1.884437 -1.502650 3.270154 0.402665 1.521220 0.529726 1.598722 2.258981 -1.952514 -0.589442 0.482704 0.582480 0.402833
wb_dma/wire_ndr 3.843637 1.852296 0.491364 1.194326 0.116757 1.550950 -1.455011 -3.347937 -1.311056 2.027455 2.801585 2.170819 -1.605309 0.482542 0.628421 -1.482966 -1.881283 3.661721 0.743725 2.925457
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.976917 -1.729980 -1.176877 2.163085 0.160574 0.608826 0.442935 0.211347 -0.231597 0.824427 0.361570 3.076235 0.087606 0.353018 1.871532 0.648988 -1.400711 1.698250 -0.701973 -0.728730
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.185415 -1.512116 1.552317 2.485121 0.111764 -0.540379 1.798947 -0.046064 0.066709 -1.471128 0.052187 3.112348 0.072672 -0.195313 1.206659 0.456728 -2.244623 -0.081198 -1.326392 -0.827633
wb_dma_ch_sel/always_8/stmt_1/expr_1 1.995294 -1.763040 -1.215883 2.224732 0.227755 0.558851 0.488704 0.258614 -0.197394 0.849885 0.354902 3.106470 0.099962 0.375518 1.959746 0.644928 -1.375554 1.730685 -0.734938 -0.756393
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.463629 -4.870041 -1.710944 4.373819 -1.318308 0.928827 -1.671859 0.730081 -0.247170 0.012843 1.654414 1.617769 -0.602322 0.304492 -1.009372 -0.851686 0.597468 0.227393 -2.406674 -0.912665
wb_dma_rf/input_dma_done_all 2.609987 1.892473 -0.911647 0.401749 -1.639085 2.226091 -0.264688 -2.320328 -3.085291 1.095221 0.224823 0.485118 -1.136332 0.428936 0.973863 3.287231 -1.297930 2.034047 -1.483393 1.291742
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.404319 -0.873040 -0.563683 -0.318424 -0.810605 0.820622 -0.267194 1.215113 -1.116975 -0.237065 0.336194 -1.398890 -0.217399 -0.533912 -1.456981 0.111187 2.158535 -0.705975 -2.610275 -0.613259
wb_dma_de/assign_66_dma_done 1.282762 1.719873 0.723029 -0.896900 -0.507845 1.748059 1.028298 -2.465378 -2.377594 0.170405 -3.662783 3.629458 2.968181 -0.885767 0.642278 0.985002 -0.887718 0.166291 -1.287493 0.352407
wb_dma/wire_ch4_csr -2.853924 0.519229 0.088887 -0.784878 0.943931 3.389697 -0.643817 -0.064427 -2.044106 1.153821 -0.587921 -2.637697 0.055462 0.179259 -1.532419 1.288117 3.463453 -1.719135 -4.543469 0.889869
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.540015 0.129394 2.768572 0.370029 -0.134412 -1.051178 1.312618 -0.211866 0.307257 -2.429521 -0.215382 0.202465 -0.076489 -0.537956 -0.680472 -0.114901 -1.057796 -1.656860 -0.475822 -0.101795
wb_dma_ch_sel/input_ch3_csr -2.415627 3.169285 -0.178633 -2.009305 1.516045 4.148726 0.528149 1.170292 -1.301552 2.112921 -1.652698 -1.867287 0.507155 -0.296103 -0.350094 1.697132 2.925119 -1.900196 -2.857790 0.296940
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.676872 -3.689882 -1.097323 2.149082 -0.650055 0.463470 -0.691847 0.552009 -0.772122 0.615020 0.587939 2.669213 -0.550841 0.481551 1.597419 -0.150608 0.681935 0.763145 -2.082230 -1.025773
wb_dma_de/wire_adr1_cnt_next 1.992103 -0.254043 1.021763 2.387239 2.026795 1.161397 -0.731247 0.211262 0.989745 -0.058332 -0.233481 0.205036 1.344740 -2.926188 -4.316994 -1.486647 -0.050836 0.506605 0.964063 2.708054
wb_dma/wire_de_adr0 -3.693559 -1.673174 1.532898 -2.513959 2.941889 -1.859930 -2.539482 -1.359646 1.478229 2.435925 -0.849780 -1.829136 2.592110 1.279284 1.271999 -1.073797 4.365658 1.251788 -4.782914 -0.803485
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.377908 -1.606977 1.519828 2.496169 0.005894 -0.490756 1.741551 0.021816 0.095078 -1.515900 0.102426 3.165160 0.029240 -0.175526 1.207504 0.517837 -2.370911 0.037150 -1.112690 -0.856071
wb_dma_de/reg_adr0_cnt -2.550467 -1.422474 2.276430 -2.671790 3.368147 -0.294873 -2.659726 -1.950055 1.011318 2.432783 -2.178080 0.182865 4.214442 0.794390 -0.042152 -1.754903 3.527237 1.701417 -4.641034 -0.345042
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.255142 -1.589093 1.498708 2.531368 0.061948 -0.511911 1.810063 -0.043523 0.002742 -1.458171 0.018652 3.152934 0.083479 -0.178015 1.254511 0.519238 -2.252443 -0.045238 -1.325148 -0.825126
wb_dma/wire_am0 -0.435191 1.274203 1.028402 -1.870814 1.761299 -0.004492 0.615284 0.372221 1.204887 0.528577 2.255298 -1.251015 0.270243 1.109999 0.595653 2.256212 -1.492261 1.394793 -0.398018 -0.286483
wb_dma/wire_am1 1.285927 -0.029509 0.889572 -0.144753 1.116869 1.620872 -0.466310 -0.334647 0.180449 0.290778 -1.512684 2.131090 2.185797 -0.734484 -1.649546 -1.111851 -0.590088 0.714943 0.368021 0.445175
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.404956 2.006966 -2.320378 -0.919433 -1.154771 0.231821 -0.874596 -1.864546 -1.587589 3.291479 0.374312 1.264008 0.513382 1.571328 2.084222 -2.047827 -0.313709 0.344871 0.390264 0.544833
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.624359 2.031950 -2.500444 -0.955237 -1.009837 0.017465 -0.703390 -1.786270 -1.495195 3.540919 0.363770 1.521047 0.554807 1.610195 2.547593 -2.049776 -0.505259 0.551689 0.653041 0.460534
wb_dma_ch_rf/always_22/if_1/if_1 -0.379998 1.352331 1.086743 -1.853490 1.822692 -0.007347 0.629877 0.348783 1.265024 0.600701 2.213102 -1.283605 0.249384 1.123280 0.627400 2.234820 -1.550061 1.434087 -0.391411 -0.243099
wb_dma_de/assign_69_de_adr0 -3.649312 -1.612728 1.691521 -2.479720 2.765443 -1.689882 -2.558143 -1.606661 1.177175 2.356824 -0.808704 -1.766179 2.456287 1.234509 1.201894 -1.047606 4.300676 1.185965 -4.982485 -0.585058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.018841 1.851772 -0.103780 -1.569982 1.947642 -0.734003 -0.567404 -2.270881 -0.029690 2.965081 0.939847 0.954958 0.243687 0.653611 2.564182 -2.436928 0.796784 2.270532 0.578423 1.761367
wb_dma_de/wire_mast0_go -1.628634 0.141846 2.758286 0.329310 -0.144412 -1.063370 1.249802 -0.227048 0.272118 -2.368366 -0.244841 0.089961 -0.081056 -0.524393 -0.680667 -0.109866 -0.975146 -1.670186 -0.504631 -0.090587
wb_dma_wb_slv/input_slv_din -1.758718 0.809935 2.378126 -0.607919 0.651328 -2.367299 0.150233 -1.938529 2.620116 -2.572808 1.364631 -5.079885 -1.114885 -0.857161 -1.297183 -0.273221 3.865081 -0.986976 1.038714 2.177838
wb_dma_de/always_3/if_1/if_1 1.251184 0.869997 -0.621799 2.797088 1.412318 1.012917 0.119837 1.098947 0.217964 0.560794 0.228633 -0.174756 0.763174 -2.954507 -4.490975 -3.229518 0.135579 -1.049032 1.858968 3.441796
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.632888 -3.627649 -1.015211 2.115288 -0.694767 0.438059 -0.725532 0.558356 -0.721266 0.556394 0.564402 2.584245 -0.531293 0.468966 1.539172 -0.143686 0.693736 0.742533 -1.999018 -1.061003
wb_dma_ch_sel/always_47/case_1 1.272301 -0.022332 0.881827 -0.196080 1.134020 1.634814 -0.518462 -0.257175 0.242802 0.250879 -1.496441 2.167461 2.207214 -0.700488 -1.690194 -1.199276 -0.551496 0.695069 0.473499 0.434528
wb_dma_ch_sel/assign_152_req_p0 0.619181 2.032112 -2.430317 -0.908604 -1.238089 0.169268 -0.865774 -1.828916 -1.513065 3.366656 0.414969 1.405387 0.482600 1.588730 2.295824 -1.995526 -0.561766 0.419304 0.653508 0.436390
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.611468 -2.228870 -3.845936 0.798390 0.316330 0.411951 2.390264 1.319640 -1.491942 1.071494 -2.493837 3.290686 1.425342 -0.538454 4.003332 2.255004 1.231621 0.803179 -1.186860 -1.303890
wb_dma_de/reg_de_adr0_we -0.368605 -1.343187 -0.917963 -1.706289 1.319976 -1.120555 0.131162 0.656937 1.077088 0.971684 -0.577141 0.684455 1.176580 0.592569 2.223784 -0.750350 1.394574 0.358993 0.706195 -1.084640
wb_dma_ch_sel/assign_114_valid 1.409207 1.135355 -0.771531 -1.465083 -0.428638 0.121329 -1.582556 -2.953263 -0.816261 3.006851 -0.033564 1.972283 1.016469 1.750067 3.038657 -0.288811 -0.675144 2.235436 -0.417008 -0.238010
wb_dma_ch_rf/assign_4_ch_am1 -0.157032 -0.795700 1.679336 -0.701490 0.203169 1.642953 -0.978142 0.866789 -1.580582 -0.445222 -2.880660 1.887294 1.390652 -1.079953 -2.572696 -1.925489 0.890903 -0.391024 -1.040715 0.916243
wb_dma_de/wire_dma_done_all 2.462842 2.169729 -0.878864 0.266817 -1.712021 2.206302 -0.340762 -2.405305 -3.145857 1.131878 0.184974 0.238926 -1.184233 0.387079 0.849835 3.248019 -1.211851 1.943424 -1.514179 1.393473
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.952418 3.534869 -0.927513 -0.507832 2.932057 -1.579886 0.942480 -0.908288 -0.458679 3.548244 1.557931 -0.657771 -0.956108 -1.665789 1.638209 -3.739713 1.840940 0.832718 2.101835 4.651983
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.475894 2.031744 -1.238085 -0.882787 -0.630356 1.996064 2.911438 -2.085670 -3.197734 -1.104732 -4.750547 2.013372 2.443229 -0.043628 -0.160665 -0.376771 -1.149278 -3.154342 0.585548 0.618188
wb_dma_wb_slv/input_wb_data_i -5.305444 5.130168 -5.315763 1.662494 0.918372 -2.694992 3.184981 0.184469 0.004708 4.048088 -2.298030 -5.612265 -0.142317 0.354987 2.475939 0.238522 3.328879 -3.217754 -3.238200 -1.703962
wb_dma_de/input_nd 4.025155 1.809138 0.444927 1.248813 0.080000 1.546374 -1.436038 -3.279689 -1.256739 2.020345 2.825789 2.276728 -1.608613 0.505374 0.730067 -1.398982 -2.063227 3.709329 0.906174 2.862892
wb_dma_ch_sel/assign_126_ch_sel -2.221443 0.017828 2.387901 -0.594679 -1.109234 -2.705372 -1.879690 -3.734065 -0.573740 0.316771 -0.523720 -0.613508 3.400904 -1.656220 -1.644864 -1.925563 2.295355 -1.117947 -3.196163 2.062915
wb_dma/wire_mast1_err 1.145645 0.326144 1.644570 0.926391 1.891552 -1.312500 1.231165 -2.306957 -0.027613 1.246616 0.943091 3.943694 0.259340 0.385960 3.577226 -1.931534 -1.541158 2.055763 -0.737070 0.950213
wb_dma_de/wire_ptr_valid 1.629582 -2.969334 -1.797627 4.227865 -0.490986 0.961928 -0.566370 0.491379 0.288926 0.159488 1.343816 1.907423 0.041589 0.175751 -0.757389 -0.075929 -1.300025 0.997648 -1.037711 -0.700523
wb_dma/wire_ch_sel -0.429909 -3.636302 -0.819101 -2.410568 -3.857540 -2.571346 -0.527483 -2.269122 -2.009845 -1.320452 -0.083766 0.382481 1.478289 0.242033 2.358981 2.038247 2.433952 -0.705637 -1.728183 -0.775152
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.261113 -4.892940 -1.622617 4.256001 -1.323435 0.905991 -1.604968 0.861320 -0.273002 -0.114894 1.479765 1.501224 -0.546133 0.263530 -1.068289 -0.716670 0.723842 0.040135 -2.522352 -1.034245
wb_dma_de/always_12/stmt_1/expr_1 0.296088 2.690470 2.903048 0.573017 -1.916067 0.090757 -0.470257 -3.785576 -1.471153 -0.326890 0.357283 1.497187 -0.288262 0.650348 0.193652 0.215431 -3.216812 0.240776 -1.278863 0.701724
wb_dma/wire_dma_req 1.842254 -2.251524 -3.904618 0.785324 0.266433 0.525154 2.292080 1.333399 -1.458260 1.057055 -2.356191 3.322905 1.313597 -0.491044 3.984883 2.314683 1.120393 0.918195 -0.998927 -1.305488
wb_dma_ch_sel/assign_136_req_p0 0.539090 1.891395 -2.475564 -0.824611 -1.001043 0.067437 -0.680856 -1.699551 -1.481701 3.399366 0.338839 1.544774 0.577985 1.582048 2.468490 -2.022067 -0.419699 0.479323 0.503953 0.426594
wb_dma_ch_rf/assign_5_sw_pointer -0.502687 1.242003 0.173123 -0.868989 -1.643644 1.659316 0.956720 0.312548 -3.949750 -0.192837 -4.237559 3.175272 1.757260 -1.336423 -0.975219 -1.790240 0.388384 -2.117603 -1.034454 1.260136
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.442778 -2.062111 -2.236770 2.073174 0.133709 1.646289 1.880017 1.472919 -1.547665 -0.279083 -0.163149 1.675194 -0.972980 -0.450779 1.764055 3.691145 -0.365508 1.541565 -1.285257 -0.226393
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.096642 -0.835189 1.673134 -0.686748 0.166329 1.708469 -0.973380 0.896506 -1.693956 -0.447976 -2.943188 1.951724 1.352706 -1.095342 -2.589751 -1.942688 0.882943 -0.422340 -1.005934 0.927568
wb_dma_ch_sel/assign_97_valid/expr_1 -0.221754 5.393905 -3.347859 -0.935668 3.011031 4.010499 -0.494800 -2.374615 0.804307 6.527719 -0.718901 -0.089942 3.748483 0.853415 0.118210 -1.689950 2.500139 0.989227 -1.185409 0.403839
wb_dma_de/always_9/stmt_1 0.824880 3.782636 0.243453 -1.768691 -1.920365 1.775573 -0.726762 -2.584565 -2.922729 0.257778 -0.101677 -2.453515 -1.336493 0.078714 -0.869486 2.773510 -0.102290 0.456571 -0.652685 2.021074
wb_dma_de/input_pause_req -2.648980 -1.122305 2.287602 -1.835980 -2.644517 -2.907805 0.553730 -5.677108 -2.192944 -2.412958 -0.316912 0.408432 1.223362 1.218408 1.506075 -1.261803 0.318985 -2.766175 -1.760488 0.474536
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.642770 -2.283849 -3.870220 0.703389 0.354120 0.461300 2.328732 1.346736 -1.461777 1.071436 -2.441581 3.254572 1.423548 -0.488993 4.015715 2.242186 1.281424 0.839609 -1.116840 -1.349494
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.414051 -2.074914 -2.240002 1.990548 0.099016 1.647006 1.851070 1.475552 -1.517572 -0.240946 -0.129574 1.628815 -0.970981 -0.418510 1.687771 3.663487 -0.347343 1.511277 -1.213925 -0.259840
wb_dma_de/wire_dma_busy -0.368935 -1.750013 1.345594 -1.631530 -5.747776 -1.775401 -2.805587 -4.605285 -2.159163 -1.750687 1.662222 -0.142584 0.737917 0.439241 -1.058615 -0.411351 0.634816 -1.249506 -0.934627 0.518750
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.483157 -2.072199 -2.235658 2.045276 0.141415 1.636360 1.862298 1.450418 -1.524637 -0.243809 -0.113985 1.730800 -0.943100 -0.398246 1.767117 3.622518 -0.372030 1.573313 -1.224757 -0.238224
wb_dma_ch_pri_enc/always_2/if_1 0.165882 -1.461571 1.563130 2.446403 0.098867 -0.589363 1.785487 -0.021339 0.093789 -1.538123 0.029816 3.028862 0.054646 -0.212501 1.192741 0.442565 -2.274128 -0.070755 -1.263510 -0.811842
wb_dma_de/always_6/if_1/stmt_1 2.622801 2.033275 -1.602813 1.766236 -3.972238 2.993490 -1.998614 -3.159410 -3.300562 0.169144 0.542598 -0.671331 -0.884398 -0.326580 -2.827604 1.510807 -1.000410 0.535755 -0.471722 2.034810
wb_dma_ch_rf/input_de_txsz_we 3.284769 3.888525 -1.378112 -1.449744 -2.922085 0.663888 -0.240978 -1.134109 -1.979437 0.633200 0.340028 -0.579034 -2.014704 0.411327 1.418625 3.288672 -2.880501 1.649509 2.815081 0.934565
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.541034 0.155657 2.776415 0.387824 -0.096465 -1.078655 1.343645 -0.230574 0.306260 -2.366698 -0.219504 0.234144 -0.102645 -0.517192 -0.635216 -0.145361 -1.102631 -1.625586 -0.429344 -0.108551
wb_dma_wb_if/input_wb_addr_i -5.675005 2.929535 1.106297 0.403727 -0.672830 -3.076062 0.793414 0.025088 -2.207016 -1.248401 -3.413816 -3.650782 -0.742923 -0.981114 0.511849 -0.530455 3.053188 -3.645066 -4.494494 2.033431
wb_dma_ch_sel/always_7/stmt_1 2.292581 -2.043572 -2.235481 2.011017 0.153537 1.667531 1.904883 1.529868 -1.628865 -0.267955 -0.191970 1.498135 -0.974883 -0.456774 1.651804 3.751381 -0.203651 1.442043 -1.413115 -0.245327
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.135269 -1.778024 -0.256264 -0.344329 3.223857 2.263485 2.249735 -5.030552 0.018511 -1.672639 1.475237 -1.866344 2.501916 1.076432 -1.514379 -0.127756 3.244462 -2.231064 -1.659155 2.421882
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.091515 2.292986 1.261669 3.112400 1.916399 -0.189163 3.849290 0.733977 -2.247089 -0.195333 1.097660 1.076646 -2.871040 -1.327855 2.334375 3.649518 -3.219930 2.586660 -2.428358 2.616298
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.924628 3.334987 -0.881329 -0.514817 2.838259 -1.406601 0.850839 -1.063587 -0.610983 3.445017 1.487177 -0.574109 -0.848689 -1.581193 1.560984 -3.681199 1.904894 0.780604 1.860520 4.611423
wb_dma_ch_rf/always_4/if_1/block_1 -3.061383 -2.420278 -0.682283 0.208737 -1.076789 2.756272 -1.322297 -0.052371 -2.002512 -1.413860 -1.539062 -3.451856 -0.753474 0.811773 -2.456981 2.299029 2.728525 -2.104364 -4.922633 -1.702925
wb_dma_de/reg_dma_abort_r 1.123212 0.330216 1.559348 0.888186 1.867427 -1.193417 1.171180 -2.321169 -0.085195 1.286723 1.000289 3.860963 0.293204 0.473811 3.559829 -1.917484 -1.379077 2.045297 -0.777731 0.935805
wb_dma_ch_sel/input_ch2_txsz 2.366619 -2.092599 -2.242558 2.053585 0.117228 1.612898 1.863902 1.491162 -1.542902 -0.245305 -0.177468 1.665862 -0.895703 -0.414085 1.729982 3.654137 -0.357344 1.513687 -1.266194 -0.287350
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.513739 0.146580 2.745222 0.358039 -0.158677 -1.056912 1.325982 -0.215843 0.305822 -2.383791 -0.215750 0.241232 -0.109696 -0.534768 -0.639231 -0.136464 -1.050553 -1.612378 -0.448099 -0.135064
wb_dma_ch_sel/input_ch5_csr -2.671032 0.273203 -0.037744 -0.949420 0.953205 3.488045 -0.732282 -0.069556 -1.828886 1.113155 -0.506994 -2.469155 0.244265 0.204578 -1.553683 1.156675 3.507786 -1.780189 -4.129944 0.734023
wb_dma_ch_sel/assign_150_req_p0 0.450915 2.048352 -2.390619 -0.939156 -1.161356 0.136569 -0.833471 -1.901376 -1.495786 3.350369 0.347928 1.313800 0.549271 1.621538 2.256645 -1.948790 -0.427245 0.399839 0.472438 0.385773
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.539621 0.150045 2.793042 0.374285 -0.150589 -1.102118 1.310999 -0.256914 0.328590 -2.409320 -0.228285 0.211670 -0.098568 -0.525701 -0.652743 -0.160043 -1.113542 -1.657337 -0.456790 -0.116262
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.309509 -1.297388 -0.877609 -1.730992 1.319935 -1.123916 0.114473 0.622807 1.100005 0.955780 -0.548459 0.681083 1.156123 0.547269 2.224320 -0.727602 1.345361 0.428301 0.707514 -1.018365
wb_dma_ch_sel/assign_155_req_p0 0.578848 1.935043 -2.372498 -0.824744 -1.029819 0.079962 -0.758837 -1.747296 -1.394766 3.362364 0.432013 1.521988 0.560031 1.608119 2.413671 -2.069892 -0.530115 0.497859 0.586068 0.380493
wb_dma_ch_sel/always_43/case_1/stmt_4 1.879932 -1.769501 -1.201430 2.177184 0.233617 0.558169 0.534552 0.272921 -0.221021 0.841493 0.266706 3.080326 0.122549 0.330769 1.934710 0.666934 -1.345101 1.640360 -0.738344 -0.766756
wb_dma_ch_sel/always_43/case_1/stmt_3 2.489115 -2.111006 -2.231458 2.052232 0.107301 1.639663 1.859945 1.478072 -1.531700 -0.240637 -0.146593 1.726579 -0.963589 -0.438007 1.757117 3.646066 -0.417398 1.586237 -1.239147 -0.274722
wb_dma_ch_sel/always_43/case_1/stmt_2 -1.499774 -0.670360 0.861067 1.506504 0.539587 -0.541714 3.921176 1.638481 -1.020814 -2.580684 -1.615559 0.183432 -0.311416 -1.360419 0.893868 3.258125 -0.157839 -1.713151 -2.603258 -0.471308
wb_dma_ch_sel/always_43/case_1/stmt_1 2.189128 3.001739 -1.791156 0.759846 -2.759062 2.068201 0.222712 -2.892753 -4.032589 1.433732 -1.516151 1.442234 -0.001049 -0.244535 1.207304 2.648090 -1.037349 0.927987 -1.826692 1.143697
wb_dma_de/always_19/stmt_1/expr_1 1.145158 -3.561430 1.703761 -1.952025 3.341777 -1.188461 0.361165 -1.190111 -0.175495 -0.955264 -1.471707 1.636495 2.283372 -1.919248 -0.638179 -1.760548 2.469743 0.884921 0.602608 2.493617
wb_dma_ch_rf/wire_ch_err_we 1.133790 0.243195 1.338151 0.732229 1.899777 -1.323685 1.120733 -2.144211 0.080286 1.457096 0.952169 3.901272 0.349359 0.487097 3.734695 -1.945119 -1.364369 2.119295 -0.567837 0.829872
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.587477 -1.558275 1.666358 -1.196391 -3.461449 -3.018831 -1.005832 -3.783808 -1.689533 -1.579361 1.177394 0.037393 0.941728 -0.276823 -0.058157 -1.757931 1.608021 -1.640441 -1.511717 1.142212
wb_dma_rf/wire_ch1_adr1 -0.162969 -1.419191 -0.583943 2.281983 -0.771808 0.541960 -1.124976 0.284881 0.526639 -0.731650 1.110955 -1.011563 -0.125059 -0.145939 -2.780887 -0.688411 -0.053823 -0.605226 -0.304358 0.058413
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.200213 4.388750 -1.688192 1.685349 2.354048 1.418346 0.200509 -1.369652 1.522027 4.074946 3.286786 -3.070337 -0.019522 3.715471 0.489066 0.153316 -1.685799 1.598745 -3.095715 -0.620185
assert_wb_dma_wb_if/input_pt_sel_i -2.095143 -1.591713 1.335279 -0.112003 -0.317455 2.030004 -0.788292 -1.292505 -2.377487 0.233588 -1.352374 -1.383046 -1.063266 -1.549062 -2.324154 2.077441 3.047877 -3.228415 -1.934169 0.550867
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.984617 2.598842 0.788151 -0.976847 3.567387 -1.493444 0.018936 -2.010985 0.282881 3.100025 1.327266 -0.127683 -0.547477 -1.602204 2.066664 -2.105555 1.517996 2.673934 1.344957 4.087667
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.492489 0.126260 2.676347 0.391683 -0.125186 -1.019145 1.274869 -0.170321 0.312794 -2.303860 -0.230957 0.201123 -0.094107 -0.512737 -0.604251 -0.122474 -1.050291 -1.561630 -0.444827 -0.132858
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.910725 -1.772432 -1.259879 2.202267 0.255863 0.538311 0.518332 0.245574 -0.262418 0.869775 0.259386 3.079796 0.164728 0.353871 1.970275 0.655962 -1.367432 1.639932 -0.821818 -0.750235
wb_dma_rf/input_paused -1.318591 -0.161023 -0.337404 -0.807665 0.104588 0.600368 1.605911 -1.220314 -0.830119 -2.070341 -2.187083 -1.146886 0.171031 1.107538 -0.114794 0.798793 -0.519489 -2.252185 0.493402 -0.545957
wb_dma/wire_mast0_adr -1.182158 0.744443 -5.265376 0.490941 -0.493817 3.506266 2.426972 -0.085669 -1.457218 1.125738 2.984580 -1.521973 -1.370407 2.232736 -0.315237 -0.823492 2.094964 -2.464903 0.574297 -0.185105
wb_dma_ch_pri_enc/inst_u8 0.225764 -1.573612 1.551056 2.500179 0.049253 -0.532792 1.759038 0.026992 0.068142 -1.579117 0.069797 3.105612 0.054979 -0.171044 1.203486 0.508484 -2.325191 -0.079802 -1.261957 -0.860120
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.576319 1.999910 -2.415989 -0.954702 -0.991232 0.033018 -0.808635 -1.692836 -1.329763 3.419866 0.472168 1.416282 0.488158 1.640833 2.403404 -2.180285 -0.454548 0.494262 0.762700 0.397509
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.383975 3.547287 0.403020 -2.298161 -2.585163 -0.835780 -1.305355 -1.474090 -0.520095 0.473489 -0.882569 -1.380596 -0.056933 0.637719 0.136490 0.476455 -1.455715 -0.647856 1.522894 -0.211414
wb_dma_ch_arb/always_2/block_1 1.006043 -2.608436 -0.497534 4.094813 3.784121 -0.400690 1.332001 0.094568 -1.496503 1.368276 1.094311 1.783358 0.349550 -3.379816 -1.263209 -3.460282 2.553938 0.255612 -1.912446 4.962960
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.521132 2.120222 -0.927871 0.267054 -1.688679 2.237744 -0.219343 -2.289239 -3.137416 1.091537 0.161730 0.269274 -1.216938 0.360374 0.906226 3.401390 -1.275617 1.943357 -1.488079 1.338329
wb_dma_ch_sel/always_40/case_1/cond 1.666629 -3.115972 -1.779706 4.321732 -0.605612 1.037976 -0.727199 0.538811 0.319888 0.013716 1.469640 1.766260 -0.044393 0.161817 -1.034220 -0.133108 -1.253163 0.966430 -0.947218 -0.641252
wb_dma_ch_rf/assign_22_ch_err_we 1.314669 0.126595 1.398771 0.887073 2.025701 -1.210325 1.134728 -2.229946 0.048241 1.466661 0.999616 4.134915 0.335957 0.480957 3.806645 -1.968712 -1.385178 2.281588 -0.671234 0.853409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.809617 3.379239 -0.971177 -0.492153 2.902839 -1.530368 0.972020 -0.862671 -0.442030 3.469020 1.522881 -0.669527 -0.867075 -1.598176 1.614525 -3.705672 1.859945 0.713585 1.931243 4.528129
wb_dma_ch_rf/wire_pointer -0.287945 -4.706647 -1.545462 3.646307 -0.857259 3.364942 -1.870503 -0.861327 -0.593725 -1.723451 -0.642530 -1.036008 -0.815205 1.925568 -2.040034 2.731797 -0.429428 -0.694351 -2.874724 -1.948240
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.264619 -1.489381 1.456535 2.429607 0.109965 -0.496825 1.694841 -0.055172 0.054091 -1.387272 0.087601 2.996581 0.089024 -0.159670 1.214124 0.462315 -2.210345 0.004957 -1.254163 -0.788794
wb_dma_ch_pri_enc/wire_pri19_out 0.327802 -1.530784 1.507321 2.450470 0.027443 -0.525266 1.755623 -0.011641 0.092498 -1.506187 0.092618 3.118485 0.018138 -0.159513 1.249459 0.498030 -2.380430 0.026843 -1.172544 -0.836080
wb_dma_ch_sel/assign_5_pri1 0.817016 -1.076055 2.444923 1.346991 -0.684564 0.052221 0.566252 -0.666560 0.085857 -2.440427 1.000845 1.920984 -0.824032 -0.139214 -0.445717 0.144250 -2.296774 -0.031201 0.359357 0.055524
wb_dma_rf/inst_u26 1.195761 0.232104 1.632470 0.950117 1.836316 -1.110728 1.178095 -2.296407 -0.043172 1.204782 0.996264 3.967457 0.256258 0.416073 3.493249 -1.832216 -1.547256 2.071712 -0.730224 0.898698
wb_dma_rf/inst_u27 1.223740 0.377877 1.501782 0.937145 1.866552 -1.252357 1.173018 -2.264233 -0.057996 1.355589 0.991201 3.959821 0.244622 0.441549 3.591329 -1.865419 -1.506744 2.096405 -0.648109 0.918870
wb_dma_de/always_23/block_1/case_1/block_10 1.640580 -2.262329 -3.789455 0.573492 0.326631 0.383242 2.224463 1.292566 -1.393901 1.079365 -2.398852 3.198271 1.378432 -0.481225 3.997800 2.155884 1.301184 0.877963 -1.040956 -1.305929
wb_dma_de/always_23/block_1/case_1/block_11 1.905564 -3.340180 -3.045374 0.277033 1.384501 0.490538 1.979634 2.090526 -0.484955 0.630083 -0.764826 2.136062 0.171097 0.104114 3.748369 2.930441 1.088722 1.792491 -0.628992 -1.248004
wb_dma_rf/inst_u22 1.286153 0.284858 1.326895 0.824676 1.946389 -1.087407 1.023907 -2.331823 -0.069307 1.507710 1.018964 3.922052 0.321457 0.526961 3.618454 -1.914956 -1.338945 2.215314 -0.717695 0.966010
wb_dma_rf/inst_u23 1.175179 0.451062 1.402857 0.850101 2.001304 -1.339313 1.206741 -2.241409 0.046368 1.543871 0.948558 3.947284 0.329083 0.448053 3.794130 -1.952134 -1.492060 2.168712 -0.598703 0.880321
wb_dma_rf/inst_u20 1.179038 0.155803 1.408269 0.822836 1.886372 -1.148396 1.036027 -2.235535 0.013420 1.395085 0.961833 3.853386 0.317198 0.462258 3.514184 -1.923830 -1.310153 2.102056 -0.695011 0.864882
wb_dma_de/assign_86_de_ack 1.819609 -2.277530 -3.786411 0.709541 0.276527 0.441597 2.183138 1.253369 -1.448316 1.039817 -2.316695 3.329089 1.366347 -0.469616 3.920606 2.154062 1.160606 0.918712 -0.969951 -1.253016
wb_dma_rf/inst_u28 1.064115 0.223354 1.427247 0.854385 1.966292 -1.148974 1.091994 -2.317483 -0.046539 1.420178 0.978106 3.784524 0.359803 0.468397 3.546651 -1.905818 -1.217867 2.079785 -0.812694 0.930663
wb_dma_rf/inst_u29 1.145974 0.136927 1.415666 0.908896 1.907872 -1.304497 1.206886 -2.111213 0.047722 1.306464 0.923135 3.961858 0.341267 0.441069 3.709918 -1.846205 -1.425254 2.079841 -0.655063 0.785924
wb_dma_ch_sel/always_1/stmt_1 1.720067 -2.183935 -3.749876 0.746590 0.295011 0.415737 2.341099 1.285757 -1.457690 1.065675 -2.384306 3.283038 1.329880 -0.515314 3.964055 2.278384 1.147381 0.890427 -1.136099 -1.291870
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.541249 0.562643 -0.541363 -1.922995 -2.644499 1.469411 -0.054100 0.276083 -1.911818 -1.840024 -1.553759 -2.897697 -0.524547 -0.016746 -1.419716 4.533021 0.469761 -1.494680 -0.625622 -0.708035
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.451881 2.012443 -2.555511 -0.936806 -0.977421 0.055593 -0.784945 -1.709175 -1.398219 3.535841 0.356696 1.359559 0.586037 1.565320 2.390321 -2.150855 -0.335891 0.437120 0.552211 0.415826
wb_dma_rf/inst_check_wb_dma_rf -2.128387 -0.300834 0.073585 0.286032 -3.295279 0.231096 -0.761364 2.046376 -3.807523 -0.385285 -2.087361 0.600484 -0.374459 -1.341373 -2.498404 -1.170827 1.311684 -2.751715 -2.573275 0.277936
wb_dma_rf/reg_wb_rf_dout -6.393757 2.331584 2.556114 0.627822 -3.769872 -2.670967 -1.955721 -4.315622 -1.893692 -3.033959 -5.907854 -6.326356 -0.928282 0.567755 -3.089898 -1.882400 4.379513 -4.061769 -4.833139 0.143022
wb_dma/input_dma_req_i 1.672482 -2.265741 -3.810751 0.702796 0.350097 0.407265 2.293583 1.382099 -1.436116 1.074981 -2.395167 3.224789 1.349691 -0.515241 3.941358 2.244137 1.234524 0.880173 -1.084836 -1.325355
wb_dma_de/input_am1 1.230872 -0.013125 0.890560 -0.210066 1.080260 1.582437 -0.441174 -0.287060 0.196186 0.249355 -1.526908 2.092377 2.154443 -0.699226 -1.652398 -1.121108 -0.547910 0.630864 0.401665 0.391847
wb_dma_de/input_am0 -0.382432 1.287882 1.084555 -1.880938 1.803903 0.002627 0.684058 0.408349 1.268913 0.557491 2.287377 -1.230892 0.275228 1.148384 0.671434 2.275708 -1.612022 1.473168 -0.363492 -0.262523
wb_dma_ch_sel/reg_next_start -0.080513 1.050945 0.492553 -1.650531 -0.182334 2.019247 2.079162 -3.079594 -2.549637 -1.854913 -5.309718 2.108508 2.878238 0.107131 0.068485 1.380197 -1.072698 -1.938459 -0.416023 -0.202913
wb_dma_ch_sel/input_ch4_csr -2.598892 0.145491 -0.068327 -0.647274 0.866028 3.538129 -0.614302 -0.032581 -2.044695 1.041744 -0.356320 -2.446706 0.029219 0.147490 -1.643765 1.277770 3.412541 -1.660300 -4.378098 0.903629
wb_dma/wire_mast0_dout -2.738697 -2.013080 -0.445663 -1.773021 0.908132 -0.211640 -0.448014 1.719458 -3.885071 0.096425 -1.889360 -3.088758 -1.295055 1.049169 -0.064213 2.041432 2.124388 -0.519330 -4.667367 0.908531
wb_dma_ch_sel/assign_107_valid 1.453648 1.125545 -0.747451 -1.350586 -0.501922 0.198433 -1.635300 -2.954450 -0.857882 2.940777 0.052680 1.939102 0.925127 1.721176 2.883196 -0.286420 -0.698578 2.248272 -0.366603 -0.174073
wb_dma/wire_next_ch 1.380970 1.821878 0.829755 -0.859936 -0.510325 1.703379 0.980908 -2.628254 -2.387054 0.279259 -3.745140 3.927045 3.144950 -0.916510 0.723564 0.828817 -1.075887 0.221743 -1.261051 0.394438
wb_dma_rf/wire_ch2_txsz 2.404919 -2.072236 -2.282134 2.103811 0.095377 1.644623 1.947777 1.467923 -1.637131 -0.265067 -0.188195 1.667718 -0.951170 -0.417192 1.713652 3.731868 -0.350621 1.484911 -1.351904 -0.242548
wb_dma_ch_rf/wire_ch_am0 -0.375757 1.321510 1.086432 -1.848171 1.743381 0.045377 0.611939 0.337280 1.197566 0.497342 2.193854 -1.283450 0.247591 1.109329 0.606205 2.303199 -1.525911 1.390334 -0.418985 -0.265910
wb_dma_ch_rf/wire_ch_am1 -0.141969 -0.772547 1.682085 -0.725691 0.108488 1.675908 -1.023138 0.900413 -1.618323 -0.462240 -2.976429 1.927147 1.454143 -1.162102 -2.637922 -1.903942 0.854222 -0.480201 -1.009207 0.874652
wb_dma/wire_ch6_csr -2.743452 0.368121 -0.027357 -0.816519 1.045282 3.505759 -0.639233 0.058850 -2.016798 1.150289 -0.435687 -2.700696 -0.013492 0.116755 -1.564036 1.396289 3.648459 -1.673299 -4.492729 1.004780
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.253864 -1.502785 1.568353 2.490000 0.069394 -0.528477 1.776103 0.031403 0.053348 -1.548872 0.081544 3.059264 0.009256 -0.167060 1.145752 0.541811 -2.316360 -0.060479 -1.237687 -0.803864
wb_dma_de/input_csr 1.386609 4.968155 3.160009 0.963019 6.568053 -2.458176 2.178784 -0.075025 1.425821 3.454023 -0.167660 -1.267940 -0.908686 -1.465295 4.477332 3.278337 -1.575836 5.738719 -3.176668 3.097802
wb_dma_de/reg_read 0.979158 2.183674 1.901982 0.544872 -1.914379 1.245036 0.953495 -2.513219 -2.787868 -1.429275 -0.053279 0.431400 -1.330484 -0.141757 0.142026 3.298314 -2.333878 0.275814 -1.774752 1.139372
wb_dma/input_wb1_cyc_i -2.064948 -1.578123 1.183789 -0.234855 -0.383295 1.978029 -0.942931 -1.325465 -2.333250 0.314706 -1.252960 -1.429364 -0.960716 -1.380540 -2.224675 1.939507 3.035085 -3.051374 -1.967673 0.456308
wb_dma_ch_rf/wire_ch_adr0_we -3.751226 -1.455312 1.650424 -2.402351 2.820510 -1.798599 -2.558260 -1.458257 1.385037 2.420914 -0.875297 -1.903171 2.512767 1.243173 1.173345 -1.018995 4.218609 1.211255 -4.879189 -0.755542
wb_dma_ch_sel/assign_140_req_p0 0.662677 1.958792 -2.415230 -0.835332 -0.933447 0.096685 -0.788178 -1.868345 -1.440405 3.491848 0.476771 1.546993 0.563001 1.589554 2.418031 -2.115527 -0.483902 0.633964 0.540852 0.516689
wb_dma_rf/wire_ch3_txsz 1.870673 -1.703500 -1.218743 2.103845 0.181231 0.569830 0.469804 0.197658 -0.249525 0.842739 0.324240 2.927752 0.106733 0.357877 1.841684 0.611875 -1.282628 1.634333 -0.758054 -0.727475
wb_dma_rf/input_wb_rf_din -5.691189 6.060286 -5.361988 0.887631 -0.403988 -2.704675 2.476759 -0.503604 -0.437870 4.504642 -2.479763 -6.070604 0.644626 0.479175 1.912103 0.685335 3.246544 -3.623150 -3.630486 -1.930093
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -3.661455 -1.479309 1.685634 -2.386135 2.905001 -1.710449 -2.505271 -1.519710 1.291911 2.456524 -0.689591 -1.838579 2.551074 1.186417 1.099196 -0.956186 4.225618 1.329359 -5.019190 -0.542127
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.870991 1.057153 -1.681865 0.443480 -0.592923 -0.115281 0.803829 1.039268 -0.693641 0.552880 0.388297 -0.541338 -0.420826 -0.130256 -0.529819 -1.915487 0.249992 -1.721283 0.977164 0.765176
wb_dma_pri_enc_sub/reg_pri_out_d1 0.189333 -1.443588 1.553561 2.390414 0.073112 -0.499179 1.786631 -0.024529 0.067752 -1.526650 0.069203 3.003707 0.064390 -0.160635 1.164359 0.454077 -2.220438 -0.094588 -1.252389 -0.802664
wb_dma_ch_rf/always_19/if_1/block_1 -1.328553 1.060795 0.548949 -2.032045 -2.689063 0.320911 -1.526941 -0.983451 -0.571575 -0.828985 -1.230839 -1.869238 0.555972 0.770629 -1.394017 1.537324 -0.360511 -1.565708 -0.123965 -1.218716
wb_dma_ch_rf/always_2 1.477856 -2.985410 -1.838605 4.187264 -0.512372 0.958436 -0.588674 0.526213 0.295011 0.188603 1.338992 1.698032 0.066063 0.224806 -0.896865 -0.106324 -1.138540 0.887934 -1.103138 -0.720384
wb_dma_ch_rf/always_1 -1.650288 -0.265798 -0.379959 -3.747877 -1.333571 -0.810680 -1.391761 -0.369667 0.496566 0.196418 -1.753271 -1.114073 1.756525 1.372492 0.898462 0.799518 1.019574 -1.138046 0.576425 -2.279703
wb_dma_de/input_mast0_drdy -0.573124 -1.777182 -2.585040 -0.581570 -0.420458 4.538524 2.536838 -2.259749 -2.248628 -0.896479 1.826925 -0.274714 -0.511402 2.710436 1.067818 4.105829 1.933601 -0.907026 -2.839419 -1.592301
wb_dma_ch_rf/always_6 -1.897087 -1.564425 -0.645662 0.284785 3.704519 1.361094 2.928258 -2.960547 -0.385763 -1.382968 1.309323 -2.313102 1.647136 0.682000 -0.949680 1.053432 2.288587 -1.464380 -2.219018 2.494688
wb_dma_ch_rf/always_5 -1.485616 -0.876979 -0.495295 -0.362757 -0.848230 0.817162 -0.281585 1.195801 -1.106419 -0.318187 0.303970 -1.469938 -0.276870 -0.526070 -1.560799 0.153028 2.199620 -0.818479 -2.627239 -0.600903
wb_dma_ch_rf/always_4 -3.159861 -2.641151 -0.628277 0.236266 -1.089639 3.051012 -1.412807 -0.223331 -2.211359 -1.626915 -1.673887 -3.702559 -0.924525 0.909864 -2.633534 2.632571 2.852333 -2.227479 -5.193484 -1.658980
wb_dma_ch_rf/always_9 1.226099 0.190593 1.507052 0.904391 1.901295 -1.166389 1.019938 -2.328411 -0.028923 1.362927 1.052494 3.883794 0.278366 0.472876 3.495716 -1.942597 -1.398051 2.158668 -0.723864 0.982627
wb_dma_ch_rf/always_8 -2.506079 -0.527178 1.729267 -2.364233 -4.943209 -2.634127 -1.907260 -4.615026 -2.254641 -1.560832 0.509250 -1.386213 1.594830 0.025217 -1.039132 -0.585884 1.784590 -2.647853 -2.067050 0.722264
assert_wb_dma_rf/input_wb_rf_dout -2.038198 -0.325458 0.178761 0.265608 -3.182014 0.434615 -0.818921 1.922855 -3.825076 -0.442043 -2.139795 0.650950 -0.342138 -1.382489 -2.551298 -1.060489 1.334246 -2.621232 -2.695587 0.363280
wb_dma/wire_wb1_addr_o 0.971688 0.983859 0.803637 0.418808 1.777958 -0.958095 0.761232 0.321807 0.405989 0.298526 0.309087 -0.982423 -0.786318 -2.203786 -0.106490 0.240926 0.626462 0.445577 0.916735 2.317438
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.199624 -1.538436 1.563167 2.503337 0.050731 -0.523630 1.824201 0.000343 0.044289 -1.562602 0.001797 3.047201 0.072570 -0.187412 1.182051 0.528470 -2.264245 -0.124758 -1.338471 -0.825044
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.058918 1.776352 -0.089762 -1.453755 1.919333 -0.562311 -0.632066 -2.381079 -0.185006 3.019181 0.999731 1.035510 0.254484 0.682231 2.515752 -2.373349 0.832930 2.317265 0.427757 1.819238
wb_dma_wb_slv/always_5/stmt_1/expr_1 0.190837 4.200482 -3.191498 -1.612562 0.755374 -2.947109 1.468144 0.702099 0.354618 3.870013 0.458819 0.617590 -0.116987 0.491265 4.162066 -3.876934 -0.446566 -0.010736 4.073545 1.082443
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -2.882350 1.412035 0.305306 0.805357 -2.203198 -1.368382 0.646093 1.588173 -2.122821 1.270902 1.601789 -1.220941 0.862409 -2.808631 -2.855452 -2.370038 4.658282 -0.387919 -6.294428 0.764367
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -1.337841 4.236382 -0.497821 -1.182466 0.594875 -3.932319 2.718803 0.603522 0.740363 1.460956 0.302028 0.756509 -0.262900 -0.105720 3.366541 -3.991996 -1.455637 -1.663440 3.676584 0.991364
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.529468 -1.246967 -0.372194 1.003153 -0.542684 1.107851 -0.744447 -0.430374 -0.218683 0.021709 1.269153 1.803443 -0.738041 0.388398 0.280789 0.287778 -1.336365 1.698139 0.893990 0.139520
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.513115 0.155876 2.783112 0.407903 -0.162778 -1.094515 1.334350 -0.234373 0.301010 -2.385076 -0.209662 0.230927 -0.070784 -0.505336 -0.603685 -0.120565 -1.143933 -1.638360 -0.403672 -0.129335
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.623051 -3.738662 -1.085763 2.188271 -0.632881 0.476051 -0.655659 0.592620 -0.743291 0.542204 0.524177 2.634566 -0.481576 0.437115 1.504052 -0.059181 0.697295 0.738692 -2.141011 -1.080519
wb_dma_wb_slv/reg_slv_dout -5.297336 5.310446 -5.174326 1.573149 0.684408 -2.804029 3.290850 0.119956 -0.215833 4.054487 -2.092271 -5.381880 -0.159324 0.263795 2.450259 0.055546 3.325969 -3.274398 -3.276376 -1.513582
wb_dma_ch_pri_enc/always_2 0.364228 -1.561126 1.471239 2.482936 0.029109 -0.506887 1.735676 -0.035674 0.067540 -1.495535 0.072245 3.161268 0.061185 -0.146242 1.225279 0.511570 -2.343181 0.004273 -1.180465 -0.805715
wb_dma_ch_pri_enc/always_4 0.233801 -1.540799 1.565497 2.486318 0.024333 -0.542811 1.784294 -0.029673 0.068509 -1.572544 0.030899 3.092510 0.053988 -0.177710 1.197887 0.519526 -2.316348 -0.064751 -1.238792 -0.862196
wb_dma/inst_u3 -4.732254 -0.935847 0.257983 0.015640 0.110553 0.795235 0.331751 -0.454136 -3.784173 -0.625183 -0.977402 -4.044281 -2.301205 0.007535 -2.432949 0.706691 4.059007 -3.559485 -4.690114 1.269662
wb_dma_wb_slv/always_1/stmt_1 -6.283502 3.789618 1.346562 0.802089 -0.140446 -4.614067 1.293042 -0.504712 -0.847455 0.269277 -4.455658 -4.264465 0.678166 -1.738654 0.909898 -0.323395 2.504770 -4.106640 -4.494546 0.981601
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.968467 3.640697 -0.984936 -0.580489 2.938928 -1.712097 0.998344 -0.911393 -0.412960 3.652994 1.480795 -0.551899 -0.893977 -1.643129 1.795490 -3.823823 1.777066 0.827211 2.209052 4.662710
wb_dma_rf/wire_ch0_am0 -0.407857 1.302115 1.070234 -1.832756 1.716334 -0.022264 0.589140 0.385477 1.215679 0.531980 2.227901 -1.282866 0.241335 1.124066 0.585166 2.219517 -1.538791 1.414822 -0.421664 -0.255405
wb_dma_rf/wire_ch0_am1 -0.078320 -0.704995 1.630984 -0.691127 0.144303 1.646362 -0.882109 0.902284 -1.612445 -0.404087 -3.010641 2.080964 1.443501 -1.127718 -2.474570 -1.971674 0.686155 -0.449597 -0.946288 0.853632
wb_dma_wb_mast/wire_mast_drdy 1.090946 -0.674696 -3.043442 0.584756 1.715325 3.183028 3.743309 -1.827378 -1.779191 0.602486 3.024842 1.282620 -1.618346 1.927235 3.148002 1.708534 1.677130 0.918595 -1.289060 0.375077
wb_dma_wb_if/wire_mast_pt_out -1.600249 -0.740176 -0.448554 -0.663857 -1.732064 0.677536 0.311969 -0.246866 -2.941347 -2.615634 -0.299196 -0.775755 -2.078710 0.881804 0.200932 -0.209719 2.254733 -1.670246 -1.522217 1.165606
wb_dma_ch_sel/assign_95_valid/expr_1 -0.802061 5.415882 -1.949906 -1.039401 3.296303 3.936979 1.670690 -1.559376 0.535404 4.143092 -1.130346 -0.897600 3.091678 -0.230009 -0.185073 0.599114 2.513869 0.038394 -1.612627 0.689764
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.370119 -1.535931 1.491601 2.452990 0.061440 -0.496001 1.728216 -0.045385 0.043317 -1.488188 0.115417 3.136889 0.039404 -0.191350 1.194581 0.489691 -2.295793 0.019751 -1.203767 -0.787908
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.315753 -1.477163 1.508450 2.479959 0.094891 -0.482908 1.772987 -0.039258 0.104705 -1.498861 0.131544 3.092916 0.042391 -0.167938 1.246067 0.464132 -2.362654 -0.000620 -1.173968 -0.797447
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.260091 -1.576505 1.482422 2.427585 0.011505 -0.499849 1.701961 0.020838 0.090340 -1.571666 0.095526 3.034456 0.024422 -0.167979 1.161566 0.490975 -2.287442 -0.026753 -1.137521 -0.861500
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.238947 -1.313450 -2.441921 3.643516 1.424345 -0.861600 -0.754389 0.173949 -0.474668 3.262190 3.064465 0.867603 -1.583640 -1.254203 0.594879 -4.370927 2.220231 0.896999 -0.088403 3.320454
wb_dma/constraint_slv0_din -2.262370 0.939047 -0.401402 -0.732761 -2.317873 -1.770996 0.744234 -1.551038 -1.726673 -0.908428 -2.728498 -0.515598 0.426281 0.734108 0.161938 -1.882303 -0.095088 -2.422056 -0.672131 -1.156677
wb_dma_de/always_4/if_1/if_1 0.353648 2.614641 2.826587 0.749874 -1.754144 0.128593 -0.336379 -3.830429 -1.543863 -0.121569 0.397531 1.699438 -0.200726 0.613749 0.352101 0.181277 -3.122872 0.383718 -1.524437 0.778910
wb_dma_rf/always_2 -2.130147 1.106817 1.353678 -1.285410 -2.531238 -2.457859 0.360821 -3.486226 -1.606761 -0.761781 -2.417537 1.166915 0.786266 1.689530 1.835031 -1.937371 -1.542250 -1.748319 -1.023685 -1.663227
wb_dma_rf/inst_u24 1.208773 0.344709 1.483093 0.859080 1.899563 -1.240103 1.153541 -2.323443 -0.034237 1.403165 1.001796 3.960788 0.320675 0.457988 3.629079 -1.953128 -1.447318 2.133515 -0.717995 0.991490
wb_dma_rf/always_1 -6.356029 2.390692 2.536607 0.828024 -3.521886 -2.854932 -1.530158 -4.217356 -1.763772 -3.102868 -5.987915 -6.231874 -0.833149 0.382159 -2.944660 -1.923441 4.438190 -4.084111 -4.693621 0.271366
wb_dma_ch_sel/always_38 -0.632593 1.738019 -1.095001 -0.866017 -0.542914 2.062078 2.976507 -2.083524 -3.247380 -1.390167 -4.769178 1.865922 2.396661 -0.064868 -0.274025 -0.236480 -0.864970 -3.224900 0.270241 0.608173
wb_dma_ch_sel/always_39 3.830682 2.031931 0.447483 1.120726 0.111141 1.369598 -1.450995 -3.287839 -1.228466 2.144872 2.759605 2.094669 -1.597737 0.507476 0.727806 -1.470173 -1.919333 3.639765 0.835084 2.908081
wb_dma_ch_sel/always_37 -1.635140 -0.917156 3.251316 -0.991145 -0.439351 -2.732177 -2.399313 -4.313941 -0.099821 0.164851 -0.780883 -0.254504 3.754174 -1.982738 -1.166689 -0.966680 2.912197 -0.111525 -3.786622 1.723566
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.118432 1.799362 -0.181355 -1.574672 1.967026 -0.693822 -0.546825 -2.305918 -0.108722 3.123356 0.900782 1.155274 0.322458 0.684493 2.771819 -2.451267 0.807948 2.348849 0.548451 1.720503
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.042192 2.724462 4.389688 1.653585 3.733285 -0.896601 -0.371323 -2.149297 0.017872 0.413333 -0.417795 -2.378279 0.436130 -1.588755 -2.238124 2.787097 -2.502194 3.922972 -3.797338 3.651261
wb_dma_ch_sel/assign_10_pri3 2.471330 -1.220387 -0.381395 0.985695 -0.539853 1.094300 -0.690022 -0.373375 -0.186639 -0.008087 1.227165 1.806170 -0.720977 0.394103 0.256563 0.310202 -1.306300 1.703818 0.873824 0.134885
wb_dma_rf/inst_u21 1.198432 0.206291 1.466083 0.831417 1.861264 -1.153754 1.092445 -2.325193 -0.101796 1.353485 0.937750 3.933460 0.321754 0.458018 3.607498 -1.848416 -1.370331 2.119111 -0.759808 0.868279
wb_dma_rf/wire_ch3_adr0 -1.594989 -5.156595 1.099469 -0.291746 -1.104048 -0.714165 -1.193213 -1.481994 -2.075055 -2.286718 0.615454 -0.123800 -0.722713 0.351515 -1.045191 -1.018818 3.026721 -1.039621 -2.750720 0.633410
wb_dma_ch_rf/input_dma_busy -2.532628 -0.500901 1.734781 -2.464095 -5.250290 -2.758621 -2.088763 -4.789779 -2.240952 -1.595544 0.502903 -1.407609 1.690644 0.093770 -1.069280 -0.699522 1.765752 -2.663961 -2.070471 0.612195
wb_dma_ch_sel/assign_134_req_p0 0.269479 -0.506070 -2.185424 1.865687 -0.733880 -0.546661 -2.019486 -0.697413 -0.906844 2.872859 1.976788 -0.454184 -0.812276 -0.565614 -0.315834 -3.117353 1.864406 -0.304788 -0.157861 2.236117
wb_dma/wire_wb0m_data_o -1.742185 0.869133 2.337798 -0.604539 0.676184 -2.482026 0.150384 -1.834026 2.688998 -2.506762 1.391339 -5.068607 -1.157561 -0.879037 -1.274144 -0.421944 3.887421 -0.980841 1.169871 2.155868
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.100556 1.764623 -0.153709 -1.558503 1.955411 -0.698583 -0.604972 -2.289521 -0.050316 3.063948 0.922754 1.139835 0.312753 0.687150 2.714910 -2.473948 0.786344 2.340340 0.566307 1.680164
wb_dma_ch_rf/always_6/if_1 -2.002720 -1.664310 -0.607675 0.344640 3.731412 1.355280 2.815696 -3.151867 -0.371478 -1.420839 1.331313 -2.430658 1.639346 0.719259 -1.029639 0.966128 2.440143 -1.524045 -2.316480 2.565589
wb_dma -4.852362 -0.575094 0.763501 -0.688978 -0.415895 1.333737 -0.393839 -0.224489 -4.010571 -0.088493 -1.172420 -4.368727 -2.449270 -0.368666 -1.876784 1.480941 4.686966 -4.083200 -5.015335 1.455124
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.824906 0.931533 1.004242 2.707191 -2.543865 1.510575 -0.084432 -2.098554 -2.097985 -1.775391 0.996873 -0.438630 -1.297472 -0.198050 -2.177445 2.401796 -2.428817 -0.192677 -1.871172 1.049441
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.186855 1.064876 0.514036 -1.966667 -2.601918 0.311473 -1.463895 -0.984519 -0.551670 -0.722744 -1.142889 -1.654150 0.614555 0.769009 -1.259797 1.468557 -0.404398 -1.467985 -0.065837 -1.190902
assert_wb_dma_rf/input_wb_rf_adr -2.148002 -0.500205 0.015742 0.324326 -3.320349 0.398471 -0.847350 2.058094 -3.789296 -0.530394 -1.995788 0.405214 -0.603768 -1.237071 -2.503347 -0.911145 1.382382 -2.725451 -2.645333 0.189742
wb_dma_ch_rf/always_6/if_1/if_1 -2.100743 -1.490989 -0.701459 0.155674 3.581156 1.448614 2.794183 -3.152280 -0.424383 -1.372759 1.206992 -2.496400 1.738448 0.808348 -1.129294 0.888868 2.451955 -1.661578 -2.258839 2.470974
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.257276 -1.541078 1.562177 2.452105 0.008318 -0.486725 1.727155 -0.029118 0.042291 -1.568594 0.058620 3.038387 0.035221 -0.184400 1.127970 0.523896 -2.297596 -0.043884 -1.232777 -0.840958
wb_dma_ch_arb/wire_gnt 1.257809 -2.973173 -0.426146 4.043950 3.807992 -0.254684 1.213506 0.129886 -1.487299 1.226217 1.152887 1.901729 0.316206 -3.386763 -1.356606 -3.411544 2.539293 0.422879 -1.793190 4.965713
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.319700 0.186877 1.360456 0.850690 1.954387 -1.213160 1.116338 -2.166305 0.101151 1.432921 0.963166 4.075101 0.359600 0.536975 3.804056 -1.913044 -1.475471 2.243407 -0.518141 0.782460
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.235960 -0.204002 -0.392423 -0.694120 0.146948 0.549336 1.539929 -1.093689 -0.751542 -1.985463 -2.103713 -1.102828 0.135925 1.105659 -0.108329 0.704112 -0.465932 -2.098634 0.489603 -0.555154
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.909461 2.008970 0.365626 1.190151 0.159979 1.470528 -1.401318 -3.347290 -1.309662 2.207989 2.759488 2.245753 -1.549605 0.492190 0.808898 -1.485706 -1.978114 3.709860 0.793435 2.945635
wb_dma_rf/always_1/case_1/cond -6.424475 2.474963 2.624397 0.653372 -3.698217 -2.908991 -1.742566 -4.260049 -1.897365 -3.053490 -6.043176 -6.252396 -0.861046 0.446494 -3.014981 -2.013840 4.371617 -4.103472 -4.759089 0.247012
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.255158 -1.562310 1.547302 2.462687 0.036117 -0.514065 1.793421 0.002419 0.057619 -1.549577 0.009270 3.115667 0.038433 -0.176648 1.228457 0.559386 -2.342968 -0.087616 -1.239300 -0.846098
wb_dma_wb_slv/assign_4/expr_1 -2.764058 0.032364 1.220737 -0.663637 -0.692333 -1.004307 0.658167 -2.028119 -0.803715 -4.303852 1.089000 -5.098130 -3.015947 0.028672 -0.857098 -0.223220 5.884163 -1.963607 -1.155203 3.352928
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.367915 -2.053024 -2.275295 2.047087 0.212568 1.599857 1.913060 1.468168 -1.539703 -0.198498 -0.193972 1.655349 -0.890927 -0.410927 1.820151 3.679953 -0.331576 1.510882 -1.306234 -0.254603
wb_dma_de/always_3/if_1/stmt_1 -0.832013 1.083343 -1.723086 0.471061 -0.598477 -0.113059 0.819883 1.019503 -0.668313 0.578310 0.413812 -0.476305 -0.402864 -0.079200 -0.465244 -1.868640 0.184122 -1.702731 1.010638 0.707920
wb_dma_ch_sel/assign_104_valid 1.388289 0.879047 -0.848476 -1.390170 -0.383626 0.214127 -1.570702 -2.841269 -0.790161 2.972136 -0.057154 2.024418 1.079830 1.744798 3.000869 -0.288749 -0.568835 2.197057 -0.505763 -0.332716
wb_dma_ch_rf/always_9/stmt_1 1.173406 0.276578 1.549971 0.953487 1.847337 -1.199974 1.159526 -2.283255 -0.026735 1.310284 0.979944 3.967861 0.269693 0.439729 3.597541 -1.885432 -1.480885 2.117980 -0.748955 0.903224
wb_dma_wb_if/input_mast_adr -0.066817 1.882963 -0.879300 0.948216 1.039659 -1.009395 1.550970 1.317949 -0.351013 0.748687 0.633929 -1.555817 -1.164127 -2.249763 -0.718341 -1.465604 0.927253 -1.426960 1.676316 2.935734
assert_wb_dma_ch_arb/input_req 1.505618 3.309132 0.756645 0.160917 0.683218 0.353624 -0.702799 -2.935316 -1.064559 2.221753 1.557306 0.427556 -0.848687 0.138137 0.540626 -1.721979 -0.676310 2.017077 -0.019696 2.804589
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.661759 -3.697384 -1.075735 2.210799 -0.689753 0.458080 -0.634250 0.581911 -0.773059 0.567685 0.523870 2.768691 -0.553813 0.466713 1.692281 -0.108443 0.633770 0.769280 -2.100480 -1.070759
wb_dma_wb_if/input_wbm_data_i -5.438222 5.329236 -5.424672 1.453127 0.669698 -2.840042 3.127294 0.188646 -0.096953 4.185369 -2.341501 -5.606983 -0.087651 0.544477 2.601735 0.085530 3.226170 -3.279611 -3.229560 -1.902317
wb_dma_de/wire_tsz_cnt_is_0_d 0.982745 1.018214 0.922354 2.806251 -2.401797 1.395929 0.015978 -1.986392 -1.936695 -1.620353 1.156999 -0.374600 -1.364335 -0.205446 -2.018405 2.303338 -2.550912 -0.041102 -1.662447 1.111227
wb_dma/wire_dma_err 1.140199 0.147651 1.450023 0.858555 1.926181 -1.128708 1.098911 -2.246186 -0.021028 1.347562 0.969242 3.878724 0.334585 0.474249 3.535000 -1.862319 -1.283375 2.125297 -0.798522 0.870179
wb_dma_ch_sel_checker/input_ch_sel_r -0.600498 -0.559445 -0.866147 1.199363 0.761373 -0.593718 1.246093 0.705174 -0.017929 0.820689 -0.997077 1.261826 0.893439 -0.054659 1.663880 0.372776 -0.042356 -0.093954 -1.664935 -0.949506
wb_dma_ch_sel/assign_119_valid 1.515515 1.029639 -0.800643 -1.432859 -0.436357 0.135495 -1.618450 -2.852262 -0.772685 2.998890 -0.016199 2.067165 1.029138 1.737833 3.071486 -0.258777 -0.750372 2.293256 -0.302847 -0.279232
wb_dma_inc30r/input_in -1.242989 -4.471319 -0.813677 2.643495 1.682142 1.924110 -2.276356 0.416398 -0.255532 1.249618 -0.509800 0.879716 3.148399 -2.012535 -4.460591 -3.076173 4.159317 -1.243218 -3.584457 1.065996
wb_dma_ch_pri_enc/inst_u15 0.288865 -1.515152 1.550352 2.445582 0.043749 -0.472097 1.677160 -0.093501 0.052567 -1.511683 0.116304 3.081920 0.041705 -0.141983 1.158672 0.472339 -2.257226 -0.007707 -1.218891 -0.749744
wb_dma_ch_pri_enc/inst_u14 0.124536 -1.580387 1.574544 2.465486 0.013136 -0.520290 1.740416 -0.020481 0.036290 -1.613962 0.037718 2.981013 0.059159 -0.191064 1.135027 0.501647 -2.201523 -0.142882 -1.315325 -0.833186
wb_dma_ch_pri_enc/inst_u17 0.182765 -1.486545 1.574253 2.414642 0.002857 -0.537987 1.706917 -0.041801 0.085073 -1.567852 0.044442 2.943634 0.026294 -0.201552 1.129147 0.467692 -2.254726 -0.075691 -1.200254 -0.793078
wb_dma_de/wire_dma_err 1.230466 0.247935 1.489717 0.918383 1.873481 -1.189034 1.112000 -2.204264 0.035873 1.317914 0.983394 3.966240 0.287614 0.448291 3.597580 -1.879662 -1.529926 2.166725 -0.627252 0.878509
wb_dma_ch_pri_enc/inst_u11 0.397981 -1.493120 1.485447 2.462049 0.097283 -0.445732 1.700832 -0.042419 0.027732 -1.410395 0.138871 3.159252 0.025087 -0.136641 1.232181 0.460178 -2.307615 0.054601 -1.178934 -0.778366
wb_dma_ch_pri_enc/inst_u10 0.399619 -1.600028 1.490645 2.488735 0.021123 -0.466008 1.710227 0.002977 0.070744 -1.482644 0.067982 3.156190 0.040118 -0.147320 1.241069 0.526106 -2.357235 0.019384 -1.147477 -0.827803
wb_dma_ch_pri_enc/inst_u13 0.408825 -1.572073 1.585296 2.495354 0.052535 -0.550856 1.803157 0.054108 0.140624 -1.581290 0.080825 3.266555 0.023566 -0.194820 1.266320 0.486995 -2.474340 0.014968 -1.074331 -0.883375
wb_dma_ch_pri_enc/inst_u12 0.243804 -1.491733 1.511780 2.463280 0.074178 -0.516609 1.764539 -0.003566 0.058570 -1.497265 0.060654 3.072093 0.047957 -0.190710 1.198944 0.513255 -2.270428 -0.034554 -1.240784 -0.828339
wb_dma_ch_pri_enc/inst_u19 0.305744 -1.550966 1.634889 2.497015 0.059710 -0.551683 1.773012 -0.011202 0.128516 -1.616920 0.100960 3.194078 0.009043 -0.162275 1.202460 0.517327 -2.433454 -0.049873 -1.142785 -0.820781
wb_dma_ch_pri_enc/inst_u18 0.347968 -1.457743 1.352982 2.351997 0.045537 -0.411393 1.633853 -0.047460 0.010646 -1.334003 0.136035 2.982172 0.038270 -0.157376 1.190306 0.499716 -2.184840 0.037715 -1.185993 -0.753665
wb_dma_ch_sel/assign_110_valid 1.569555 1.129909 -0.746011 -1.423048 -0.436869 0.106173 -1.628634 -2.912866 -0.776564 2.984334 0.061104 2.080228 0.993043 1.694608 3.025673 -0.312537 -0.815010 2.333184 -0.251026 -0.233187
wb_dma_rf/inst_u30 1.191049 0.389582 1.441767 0.902654 1.944451 -1.213063 1.100295 -2.317184 -0.033017 1.472623 1.006629 3.866395 0.271076 0.455004 3.625677 -1.899427 -1.418782 2.144052 -0.700184 1.010242
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.036028 -1.937416 -2.888845 0.823134 0.380747 -0.699166 0.899225 0.204053 -0.075886 2.180234 -2.024087 4.537926 2.480381 0.265999 4.098029 -0.850938 0.405878 0.882419 -0.589049 -1.870932
wb_dma_ch_pri_enc/wire_pri6_out 0.005862 -1.506477 1.629952 2.454938 0.046189 -0.644027 1.826223 -0.004179 0.076083 -1.643199 -0.047585 2.991701 0.089772 -0.225469 1.156143 0.471775 -2.205088 -0.241116 -1.376018 -0.864239
wb_dma_rf/assign_6_csr_we -1.096876 1.847526 1.766607 -0.993383 -3.189577 -3.200398 -1.140730 -2.781071 -1.062521 1.211827 -0.791202 2.492352 0.883960 0.897688 2.309952 -2.752812 -1.454370 0.140946 -1.392540 -1.432966
wb_dma_de/assign_82_rd_ack 1.059744 2.170772 1.786929 0.604141 -1.898894 1.194198 0.953417 -2.508679 -2.766607 -1.308452 0.014659 0.458839 -1.310043 -0.129741 0.180233 3.174509 -2.305649 0.351016 -1.782088 1.217006
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 1.906492 -1.746251 -1.232059 2.207405 0.189463 0.558535 0.517333 0.291817 -0.210465 0.842284 0.290384 3.068640 0.164483 0.349098 1.939204 0.654371 -1.379537 1.638021 -0.758971 -0.779688
wb_dma_ch_sel/assign_96_valid -1.468712 5.527421 -1.166853 -0.748940 3.265272 3.296409 0.756172 -2.684685 1.191999 4.837901 -0.712049 0.315142 3.915144 0.490730 -0.154915 -1.794214 1.780489 -0.252867 -1.604046 0.290271
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.341637 -1.520918 1.537465 2.453906 0.055340 -0.476781 1.792551 -0.020658 0.079087 -1.511151 0.048069 3.147894 0.047629 -0.159200 1.217163 0.496940 -2.372814 -0.036128 -1.178002 -0.854131
wb_dma_de/reg_next_ch 1.391710 1.807305 0.970207 -0.962336 -0.409351 1.552410 1.061313 -2.542789 -2.273338 0.186333 -3.712794 3.866527 3.042478 -0.903621 0.778461 0.807509 -1.101296 0.256309 -1.080694 0.448467
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.545425 0.127464 2.743072 0.367862 -0.121948 -1.052551 1.332068 -0.201468 0.324343 -2.399613 -0.219806 0.239929 -0.116126 -0.512943 -0.647357 -0.116964 -1.061671 -1.620629 -0.445805 -0.103616
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.467235 0.171134 2.640044 0.344772 -0.096316 -1.050140 1.280067 -0.239125 0.313426 -2.282679 -0.195683 0.228413 -0.059656 -0.525697 -0.588093 -0.125155 -1.016518 -1.558987 -0.425488 -0.064566
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 1.806992 -1.638686 -1.198826 2.081054 0.236070 0.484895 0.528346 0.250473 -0.175797 0.823929 0.276578 2.915779 0.155535 0.327477 1.935950 0.633941 -1.316961 1.571424 -0.719739 -0.758799
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.335337 3.874784 -1.445005 -1.398091 -3.012323 0.785351 -0.209988 -1.081171 -2.031811 0.619032 0.340707 -0.564489 -2.021961 0.390573 1.402537 3.464936 -2.912580 1.610877 2.800265 0.852773
assert_wb_dma_ch_arb 1.427363 3.216231 0.797247 0.169387 0.666446 0.358865 -0.666083 -2.920667 -1.072371 2.133793 1.538977 0.356208 -0.894894 0.100399 0.477565 -1.733685 -0.662179 1.948832 -0.034390 2.782869
wb_dma/wire_csr -1.678002 2.106630 3.748530 -2.556777 1.087863 -0.605943 -1.435735 0.661838 -0.745851 0.770350 -1.783873 -3.207652 -1.908995 -0.625305 2.221390 3.584414 1.109533 0.623527 -3.194376 0.920890
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.492571 0.108250 2.659647 0.360582 -0.109582 -1.044518 1.278462 -0.213508 0.305730 -2.304820 -0.222525 0.200908 -0.069731 -0.518051 -0.624002 -0.104570 -1.006649 -1.596931 -0.443602 -0.101222
wb_dma_wb_if/input_mast_din 0.932109 0.738915 -1.292835 0.784339 1.392598 0.216147 3.079468 3.732368 -1.375389 -0.642975 -0.327592 -2.084999 -2.290800 -1.266496 0.975736 5.302917 -0.676136 1.088209 -1.105460 0.730369
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.336986 -1.284101 -0.888746 -1.718320 1.291819 -1.100510 0.106162 0.625393 1.084793 0.935062 -0.512719 0.631765 1.110662 0.554733 2.170393 -0.756969 1.343428 0.391504 0.704458 -0.994300
wb_dma_ch_rf/reg_sw_pointer_r -0.449694 1.431498 0.245625 -0.936782 -1.624143 1.755414 0.996154 0.031903 -4.016932 -0.230447 -4.356950 3.191525 1.880239 -1.315550 -1.022817 -1.747552 0.324792 -2.168984 -1.067863 1.358414
wb_dma_ch_sel/assign_142_req_p0 0.502718 1.935959 -2.380150 -0.863919 -1.064485 0.107833 -0.781045 -1.846692 -1.465408 3.373996 0.331721 1.501670 0.581532 1.608454 2.400941 -2.010216 -0.483706 0.522311 0.476371 0.386925
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.827725 3.349478 -0.865588 -0.558753 2.791214 -1.482635 0.878074 -1.009347 -0.490691 3.445903 1.456475 -0.528993 -0.847905 -1.535615 1.621134 -3.684874 1.789652 0.757712 1.890834 4.438700
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.589725 -1.245207 -0.338491 1.008563 -0.567214 1.131352 -0.759289 -0.446678 -0.227245 0.023741 1.300348 1.848578 -0.768259 0.408334 0.254531 0.296342 -1.400070 1.742316 0.924318 0.144624
wb_dma_rf -4.513371 0.681492 0.414113 -0.593938 -1.662039 1.057709 -0.318592 -1.227670 -2.483917 -0.442797 -0.679661 -4.644100 -0.083424 -0.732178 -2.243816 0.277748 5.083226 -3.474853 -5.578471 1.023540
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.250703 1.539458 2.937288 -0.940156 -0.110125 0.878197 -1.706423 -1.492584 0.773633 -0.974952 -1.069270 -0.798213 0.355815 0.247539 -1.636948 -0.265280 -0.238494 0.584677 -0.245937 0.370206
wb_dma_de/reg_chunk_cnt 0.476032 2.631876 2.733196 0.793265 -1.743232 -0.041057 -0.197674 -3.641430 -1.403016 -0.210775 0.429210 1.876497 -0.275368 0.640598 0.546525 0.173548 -3.364560 0.430899 -1.176208 0.665462
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.268762 2.624437 4.455480 1.873589 3.567344 -0.610845 -0.349211 -2.039463 -0.050070 0.255661 -0.286880 -2.114686 0.357000 -1.562943 -2.328206 2.985328 -2.725935 4.053522 -3.806907 3.592541
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.321002 3.398077 3.066819 2.291288 3.114197 -0.810390 0.327213 -1.172589 -0.544891 0.682248 0.185299 -2.655385 0.009960 -1.584941 -2.792753 1.286293 -2.507420 2.484854 -3.093676 4.156389
wb_dma/input_wb0m_data_i -5.496411 5.495706 -5.273981 1.438934 0.729309 -2.810486 3.110232 -0.055425 -0.141249 4.215095 -2.470797 -5.636653 0.030915 0.437506 2.515552 0.003974 3.323180 -3.344623 -3.424238 -1.708559
wb_dma_de/always_15/stmt_1 2.614286 2.092913 -0.952157 0.244834 -1.863593 2.213963 -0.297847 -2.289701 -3.068828 1.061629 0.099318 0.428153 -1.145180 0.450266 0.964653 3.410594 -1.478501 1.926481 -1.283910 1.177439
wb_dma/wire_ch7_csr -2.840174 0.300071 0.055653 -0.738148 0.915649 3.303309 -0.674034 -0.106694 -2.032415 1.100079 -0.629313 -2.574314 0.086175 0.131409 -1.463707 1.346789 3.474088 -1.719376 -4.601777 0.860416
wb_dma/input_wb0_ack_i -3.714620 -1.011974 -1.052673 -0.718951 0.396730 2.304636 1.680674 -0.465562 -4.696296 -0.811414 -0.031181 -2.796197 -1.668607 1.895478 -0.857449 1.572205 2.883788 -2.137385 -5.728813 0.708297
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.911872 3.340271 -0.918263 -0.582757 2.804651 -1.503864 0.836017 -0.951987 -0.479479 3.474861 1.470244 -0.605535 -0.840546 -1.519439 1.623673 -3.673121 1.867531 0.824474 1.950151 4.493356
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 0.885705 3.321263 -0.812478 -0.500299 2.792615 -1.495012 0.895457 -1.005942 -0.530918 3.389802 1.460483 -0.524450 -0.880093 -1.543857 1.619793 -3.594532 1.766808 0.782421 1.873503 4.504130
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.015326 3.481613 -1.027974 -0.530987 2.792416 -1.533621 0.938043 -0.904693 -0.495154 3.586951 1.534377 -0.496081 -0.908613 -1.598456 1.745070 -3.791240 1.743273 0.827225 2.135662 4.568889
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.605578 4.684813 -0.537954 -0.433339 0.162489 -1.770606 0.525664 -1.081446 0.033930 2.551150 0.725044 0.678942 -0.834244 0.078067 2.685340 -1.381486 -2.264769 1.590156 2.594751 1.509873
wb_dma_ch_sel/assign_125_de_start -0.671684 1.979041 -1.254129 -0.896647 -0.826418 2.058639 3.023878 -1.917871 -3.317628 -1.388490 -4.989455 1.829707 2.467330 -0.080136 -0.335660 -0.190306 -1.032116 -3.451647 0.396554 0.443594
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 1.901384 -1.678434 -1.209153 2.133081 0.183578 0.537674 0.512477 0.230127 -0.204258 0.809679 0.306449 2.960537 0.106683 0.355669 1.898143 0.674087 -1.323399 1.623269 -0.739229 -0.770489
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.539861 -1.710248 1.590232 -1.133058 -3.341419 -2.949876 -1.028629 -3.706079 -1.603589 -1.609934 1.224923 0.006749 0.892341 -0.189909 0.018026 -1.720492 1.648927 -1.631491 -1.516716 1.070891
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.468045 0.144997 2.614907 0.352668 -0.141708 -1.001881 1.240259 -0.182158 0.301608 -2.245572 -0.186080 0.230746 -0.084890 -0.508437 -0.601222 -0.121235 -1.050616 -1.545278 -0.383437 -0.082006
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.720904 -2.273365 -3.824650 0.722835 0.331595 0.439948 2.279918 1.328815 -1.473833 1.059187 -2.382512 3.292542 1.382578 -0.477816 3.970623 2.213747 1.230580 0.884100 -1.095372 -1.362945
wb_dma_ch_sel/input_dma_busy 2.513477 -1.285892 -0.353992 0.986563 -0.592247 1.180835 -0.749903 -0.439879 -0.250271 0.002891 1.303428 1.772257 -0.744806 0.396279 0.204294 0.302530 -1.274820 1.701977 0.870294 0.137041
wb_dma_inc30r -1.274272 -1.146084 2.893212 0.375357 3.936844 1.634349 -2.015169 -0.048624 1.364233 0.843629 0.946012 -1.797780 2.419111 -2.634078 -4.971805 -0.966249 3.234773 0.181011 -3.039149 2.983122
wb_dma_ch_sel/always_45/case_1 -0.995502 -0.298277 -2.225800 2.606637 -1.312856 0.393251 -0.227774 1.242018 -0.217871 -0.106639 1.442534 -1.436280 -0.520440 -0.237055 -3.023509 -2.484279 0.153800 -2.224546 0.619909 0.753131
wb_dma_ch_sel/assign_117_valid 1.274007 1.166847 -0.779281 -1.468100 -0.419231 0.054215 -1.521574 -2.865417 -0.852256 3.038392 -0.075431 1.917096 1.015066 1.691940 2.987647 -0.305510 -0.569837 2.137241 -0.444879 -0.212469
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.759000 -2.230733 -3.820085 0.663335 0.302706 0.442307 2.271846 1.253971 -1.475322 1.066695 -2.385145 3.321190 1.369453 -0.499079 4.017169 2.241291 1.202403 0.899513 -1.025965 -1.287250
wb_dma/wire_ch3_adr0 -1.588442 -5.045247 1.156104 -0.352094 -1.133080 -0.735417 -1.138201 -1.572288 -2.187312 -2.410721 0.567441 -0.253666 -0.713074 0.312351 -1.147217 -1.012992 2.993057 -1.123655 -2.669209 0.774795
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.914800 1.061173 -1.720296 0.487830 -0.632931 -0.101438 0.818610 1.093520 -0.712902 0.560218 0.405952 -0.582744 -0.462597 -0.139501 -0.498732 -1.887577 0.299148 -1.772408 0.992438 0.730281
wb_dma_de/always_6/if_1/if_1/cond 0.795802 3.854294 0.144985 -1.791057 -1.874033 1.776765 -0.624732 -2.553523 -2.968915 0.334483 -0.090540 -2.583566 -1.419772 0.066916 -0.852338 2.840877 -0.043332 0.446770 -0.696082 2.097504
wb_dma/wire_mast1_pt_out -1.636281 -0.770841 -0.484357 -0.546014 -1.673793 0.785454 0.389432 -0.229439 -3.027422 -2.656156 -0.353269 -0.775997 -2.089964 0.793432 0.102604 -0.112686 2.324159 -1.704686 -1.680063 1.231825
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.101750 1.907911 -0.059409 -1.526112 1.857293 -0.651961 -0.662870 -2.364384 -0.123839 2.980975 0.988145 0.960283 0.207522 0.635303 2.511879 -2.428025 0.755822 2.312753 0.567093 1.796691
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.317801 -1.340337 -0.933469 -1.739847 1.334356 -1.134436 0.135347 0.664114 1.100577 0.986504 -0.533477 0.682611 1.157799 0.547601 2.219171 -0.729340 1.363642 0.419916 0.735399 -1.038098
wb_dma_ch_sel/always_48 1.093908 -2.914606 -0.514175 4.070240 3.787796 -0.117360 1.435068 0.137936 -1.632871 1.061912 1.101012 1.653174 0.278985 -3.365264 -1.484400 -3.112656 2.620736 0.256845 -2.011894 4.959517
wb_dma_ch_sel/always_43 0.806928 1.677827 0.013946 3.281327 -3.445477 1.494708 0.326366 -2.556415 -2.858652 -1.298724 -0.453784 0.733070 -0.224397 -0.842852 -1.999542 1.648214 -2.127397 -0.967654 -2.099083 0.980105
wb_dma_ch_sel/always_42 -1.779874 2.120966 3.729168 -2.292834 1.087957 -0.753056 -1.351102 0.655439 -0.721021 0.802754 -1.624799 -3.171654 -1.797507 -0.669080 2.041728 3.446010 1.032334 0.545653 -3.328140 0.983478
wb_dma_ch_sel/always_40 1.536234 -2.955349 -1.723780 4.145730 -0.494977 0.982346 -0.532605 0.486070 0.254607 0.161512 1.261037 1.886502 0.049939 0.162931 -0.726363 -0.010935 -1.262282 0.959974 -1.118933 -0.691418
wb_dma_ch_sel/always_47 1.292463 0.044294 0.872867 -0.182822 1.118333 1.660678 -0.481304 -0.289575 0.193848 0.290987 -1.533304 2.165412 2.193348 -0.699270 -1.623127 -1.151750 -0.594335 0.659208 0.473515 0.462313
wb_dma_ch_sel/always_46 -0.373037 1.321305 0.984951 -1.817436 1.713655 0.009891 0.663419 0.370038 1.175261 0.565393 2.230614 -1.232312 0.215459 1.099180 0.625066 2.211459 -1.499707 1.348353 -0.357757 -0.238209
wb_dma_ch_sel/always_45 -1.052593 -0.377187 -2.245864 2.700536 -1.371125 0.420967 -0.253949 1.286130 -0.243645 -0.173305 1.466979 -1.470653 -0.525378 -0.237153 -3.202712 -2.471991 0.125156 -2.326398 0.560510 0.717716
wb_dma_ch_sel/always_44 -3.032565 -3.925276 -1.736818 -0.096560 2.068238 -2.872305 -1.857739 -0.545848 0.363722 3.358379 -1.861863 -0.041829 2.475410 0.231672 2.399312 -2.872308 5.726181 0.162080 -4.387720 -1.071945
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.596090 1.931533 -2.437612 -0.936163 -1.085565 0.088169 -0.811932 -1.773806 -1.421895 3.372449 0.427047 1.512709 0.508539 1.640607 2.419031 -2.046743 -0.514464 0.502161 0.668984 0.399522
wb_dma_ch_rf/input_ndnr 3.285985 -0.405075 -1.953982 4.283663 0.014393 2.340536 0.044460 -0.920002 -1.917071 0.967263 2.365033 0.716376 -1.891141 -0.476818 -0.703684 1.201003 -0.779781 2.594893 -1.598360 2.390768
wb_dma_de/always_4/if_1/stmt_1 1.907567 2.725663 0.029548 0.298512 -1.574786 1.033516 -1.597563 -3.616969 -1.838819 2.388015 0.560861 1.547605 -0.093050 1.173304 1.190896 0.192251 -2.187738 2.053078 -0.895207 0.931218
wb_dma_ch_pri_enc/wire_pri4_out 0.335794 -1.615102 1.610940 2.489202 0.007049 -0.459386 1.760384 -0.028115 0.099580 -1.673219 0.118385 3.137606 -0.023055 -0.180093 1.145773 0.507179 -2.385012 -0.027928 -1.138948 -0.839995
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.830695 1.030554 -1.685838 0.526565 -0.598223 -0.107956 0.819350 0.993691 -0.699912 0.515213 0.377737 -0.481330 -0.429247 -0.133618 -0.472944 -1.799293 0.192549 -1.685116 0.950877 0.723439
wb_dma_ch_sel/assign_111_valid 1.446788 0.938623 -0.770381 -1.344574 -0.306048 0.198448 -1.568495 -2.936474 -0.819373 3.015148 0.059011 2.113489 1.001536 1.722156 3.019720 -0.369606 -0.604941 2.325931 -0.502871 -0.165674
wb_dma_wb_slv/assign_2_pt_sel -4.244868 -0.376246 3.005544 -0.290201 -0.015135 -0.301058 1.204397 -2.170850 -3.663884 -3.400990 -0.249970 -6.573947 -4.179077 -2.784601 -2.577444 3.253206 7.196899 -4.147776 -4.035754 4.536516
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 1.908435 2.504763 -3.388101 -0.717093 -1.037657 2.569135 0.577518 -1.261406 -3.318898 2.852277 -3.101954 3.009204 2.640402 -0.464208 0.746549 -0.696262 0.206739 0.027484 0.094864 1.165866
wb_dma_ch_sel/assign_144_req_p0 0.545391 1.969059 -2.571950 -0.878945 -1.080681 0.034706 -0.737219 -1.663279 -1.421813 3.440647 0.381701 1.456336 0.498563 1.560309 2.407903 -2.109073 -0.435439 0.406294 0.671586 0.398583
wb_dma_de/input_pointer 1.598189 -3.047558 -1.746885 4.274624 -0.520838 1.001762 -0.677691 0.474857 0.297077 0.129364 1.451697 1.816241 0.003998 0.183155 -0.975820 -0.136737 -1.244663 0.969490 -1.070443 -0.638870
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.007066 -3.370284 -3.071587 0.282610 1.408868 0.536415 1.910666 2.076550 -0.516193 0.636696 -0.708982 2.111073 0.159743 0.106751 3.739506 2.977933 1.095112 1.852430 -0.607909 -1.228782
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.234911 -1.996964 -2.950244 0.999293 0.344580 -0.577880 1.026177 0.157046 -0.174243 2.181898 -2.014057 4.764802 2.474291 0.255952 4.264301 -0.676663 0.183243 1.005733 -0.659639 -1.912838
wb_dma_ch_rf/input_wb_rf_adr -3.303608 5.516530 -2.220165 -0.202409 0.216534 -4.393790 3.567197 4.034076 -1.134678 5.264232 -0.327113 0.843880 3.488549 -3.921531 2.827362 0.711282 -0.920933 -3.321712 -2.166293 0.655737
wb_dma_ch_sel/input_pointer0 1.568085 -2.941676 -1.792180 4.214185 -0.580102 1.014614 -0.606158 0.477180 0.267499 0.152451 1.358014 1.819380 0.012956 0.210472 -0.842342 -0.051047 -1.282048 0.945064 -1.036459 -0.712579
wb_dma_ch_sel/input_pointer1 1.865541 -1.725044 -1.224676 2.183039 0.227123 0.556250 0.507011 0.237919 -0.224637 0.855084 0.263744 3.057683 0.148102 0.365691 1.943522 0.636550 -1.349501 1.634739 -0.794914 -0.772496
wb_dma_ch_sel/input_pointer2 -0.647472 -0.523184 -0.886003 1.220090 0.731234 -0.596686 1.232169 0.681905 -0.024764 0.856452 -1.004663 1.206095 0.867746 -0.064009 1.657499 0.403362 -0.009860 -0.103821 -1.695620 -0.913982
wb_dma_ch_sel/input_pointer3 1.979038 -1.765314 -1.207927 2.165852 0.181808 0.561042 0.462260 0.281828 -0.228486 0.818412 0.340767 3.025454 0.078337 0.351304 1.874269 0.628090 -1.368715 1.652622 -0.690196 -0.798481
wb_dma_de/reg_chunk_0 0.385860 2.726942 2.916866 0.725797 -1.779325 0.084499 -0.285095 -3.780565 -1.495224 -0.228045 0.344118 1.737755 -0.268168 0.654868 0.418220 0.250946 -3.299614 0.376274 -1.375403 0.713434
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.575996 -1.295601 -0.352143 0.999864 -0.569325 1.175123 -0.745327 -0.428425 -0.222170 -0.034422 1.321417 1.852030 -0.775852 0.427681 0.255749 0.319643 -1.352810 1.735317 0.915535 0.149040
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.666894 2.004730 -2.296053 -0.872784 -1.073877 0.150392 -0.852324 -1.936102 -1.522012 3.366202 0.405981 1.502179 0.533623 1.573497 2.344529 -1.980505 -0.516852 0.564673 0.503049 0.556389
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.540399 2.029342 -2.449656 -0.864159 -1.130314 0.106483 -0.764258 -1.808120 -1.486173 3.404377 0.353251 1.445527 0.543078 1.592404 2.383486 -1.937996 -0.508556 0.463782 0.551150 0.394808
wb_dma_ch_sel/reg_am0 -0.388893 1.362129 1.053982 -1.856484 1.760947 -0.001038 0.691246 0.325983 1.196255 0.537644 2.276590 -1.248255 0.214192 1.088224 0.593266 2.264678 -1.596905 1.401040 -0.413505 -0.207907
wb_dma/assign_2_dma_req 1.535749 -2.255743 -3.868089 0.702917 0.324391 0.415407 2.281335 1.276969 -1.479049 1.115029 -2.485213 3.244714 1.474443 -0.520433 3.952603 2.152100 1.351678 0.763215 -1.154432 -1.344667
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.852045 -4.701255 0.961599 4.757668 -1.415386 -0.089669 -0.327668 0.561881 0.029170 -2.251376 1.487040 2.034850 -0.714711 -0.162362 -1.462733 -0.920806 -0.570419 -1.228931 -2.717029 -1.029557
wb_dma_ch_rf/wire_ch_csr -3.188326 0.844891 0.804147 -1.484357 -0.394115 -0.154528 0.505136 -3.012713 -1.145804 -0.465778 0.670741 -4.319547 0.623971 -0.405909 -0.774238 0.140545 5.105800 -2.357763 -3.447795 2.216918
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.815489 0.482452 -2.308760 1.216761 2.386665 0.674986 -0.066310 2.516326 1.596955 3.537910 -0.538945 0.084384 1.873449 -1.761645 0.144472 -0.941349 2.538727 -0.666490 -0.753681 -0.285988
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -1.484449 0.125506 2.669526 0.386112 -0.128711 -1.020983 1.268342 -0.207503 0.312364 -2.307467 -0.212091 0.263822 -0.074082 -0.514771 -0.609507 -0.110992 -1.052781 -1.576185 -0.429019 -0.106296
wb_dma_ch_sel/assign_118_valid 1.453395 1.165924 -0.762654 -1.409474 -0.390084 0.046619 -1.610806 -2.895172 -0.753681 3.064520 0.007528 2.066293 0.991798 1.716985 3.086992 -0.407579 -0.726141 2.304822 -0.301931 -0.228419
wb_dma_ch_rf/input_de_adr1_we -0.845339 1.043579 -1.689827 0.485167 -0.615523 -0.106374 0.818455 0.990890 -0.700890 0.576798 0.413178 -0.445249 -0.432994 -0.134901 -0.475618 -1.853344 0.208419 -1.718969 0.983231 0.739963
wb_dma_de/always_8/stmt_1/expr_1 0.358466 2.556413 2.808383 0.663198 -1.933379 0.149120 -0.389947 -3.717954 -1.535408 -0.307640 0.347493 1.667073 -0.256490 0.684403 0.303144 0.338125 -3.249828 0.286343 -1.331421 0.603548
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -2.153932 1.482268 -1.026049 0.493788 -2.159685 -0.900860 -0.275117 2.086428 -2.275098 2.465358 1.354431 -1.802690 1.004944 -2.700126 -2.937593 -2.022110 5.122357 0.400526 -6.034355 0.909478
wb_dma_de/always_2/if_1/stmt_1 -3.028149 -3.892758 -1.777964 -0.111077 1.908240 -2.905658 -1.809666 -0.540362 0.222721 3.261424 -1.917693 0.025840 2.357469 0.205562 2.426997 -2.901048 5.724303 0.039815 -4.262112 -1.059398
wb_dma_de/assign_65_done/expr_1 0.793000 2.375796 1.902474 0.494254 -1.923593 1.083224 0.953964 -2.532840 -2.690318 -1.355119 -0.045851 0.262898 -1.303867 -0.107263 0.102710 3.206380 -2.294781 0.185269 -1.797588 1.152902
wb_dma_ch_sel/reg_de_start_r 0.819877 2.730046 -0.860007 -0.362007 -1.120925 1.627167 1.734114 -1.628678 -3.004656 0.881678 -3.273024 3.701217 2.685366 -0.935474 0.397636 -0.975179 -0.978216 -1.156933 -0.139478 1.098253
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.613896 0.179513 2.719583 0.342573 -0.128101 -1.070247 1.261626 -0.247163 0.313706 -2.281766 -0.213387 0.108811 -0.084005 -0.544942 -0.647498 -0.119273 -0.958146 -1.605416 -0.494170 -0.073387
wb_dma_wb_mast/assign_1 -0.627115 2.683591 0.448642 1.902477 2.137853 -1.914937 5.380988 4.400445 -1.295763 -1.897741 0.157545 -3.117761 -3.196487 -3.780000 -0.283855 2.920616 -0.592924 -1.828877 0.285076 3.510857
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.676076 -2.972476 -1.755962 4.215284 -0.567337 0.968407 -0.658045 0.483688 0.358333 0.149330 1.466381 1.822747 0.012033 0.198576 -0.897931 -0.148249 -1.327735 1.037632 -0.858102 -0.658197
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.705988 -3.808925 -1.055150 2.200717 -0.717673 0.540024 -0.696833 0.528903 -0.768322 0.548801 0.601762 2.759119 -0.559347 0.459981 1.563603 -0.108256 0.634377 0.785191 -2.107503 -1.072683
wb_dma_ch_rf/wire_pointer_s -1.533849 -0.950795 -0.576602 -0.388285 -0.872538 0.950861 -0.358163 1.269146 -1.145470 -0.268659 0.285525 -1.573420 -0.264297 -0.515149 -1.604954 0.197786 2.332225 -0.799036 -2.727290 -0.686483
wb_dma_ch_sel/reg_ndnr 3.516709 -0.247303 -1.999811 4.294037 0.078576 2.193710 0.057865 -1.051658 -1.905405 1.177405 2.377758 1.008126 -1.794504 -0.465203 -0.423607 1.010607 -0.965904 2.818333 -1.441011 2.449883
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.881378 1.040536 -1.643153 0.496670 -0.639942 -0.101660 0.790410 1.035842 -0.691398 0.503411 0.337593 -0.505132 -0.440379 -0.140263 -0.513375 -1.812784 0.247156 -1.764354 0.900625 0.707182
wb_dma_ch_sel/reg_txsz 0.581422 1.746172 0.116518 3.273607 -3.518583 1.501051 0.273601 -2.693518 -2.934621 -1.335783 -0.485288 0.611711 -0.144324 -0.783401 -2.118635 1.701318 -2.123131 -1.160188 -2.297663 0.954076
wb_dma_rf/always_1/case_1/stmt_10 -1.033323 0.357416 -1.210849 0.914734 -2.687739 -0.001453 0.016851 1.515284 -1.940577 0.168110 -0.626840 0.588629 0.034157 -0.868310 -1.398484 -0.207779 -0.077884 -1.994975 -1.042734 -0.674008
wb_dma_ch_pri_enc/inst_u28 0.225601 -1.569005 1.517224 2.489722 0.018595 -0.493489 1.795046 -0.029617 0.020675 -1.543822 0.052952 3.092874 0.065081 -0.190831 1.217365 0.522587 -2.238808 -0.048976 -1.316922 -0.858765
wb_dma_ch_pri_enc/inst_u29 0.235907 -1.531859 1.443331 2.439231 0.133786 -0.531132 1.810419 0.045636 0.072573 -1.436146 0.037463 3.102651 0.104701 -0.176849 1.259962 0.505098 -2.253915 -0.008905 -1.252883 -0.863283
wb_dma/wire_de_adr1 -0.109365 -1.264194 -0.621808 2.205398 -0.748237 0.533687 -1.082634 0.195261 0.488946 -0.604736 1.098503 -1.006404 -0.096336 -0.108692 -2.659366 -0.653744 -0.081935 -0.530233 -0.274275 0.054015
wb_dma_ch_arb/always_2/block_1/case_1 1.122837 -3.011207 -0.428470 4.105698 3.851701 -0.170746 1.348614 0.208100 -1.572949 1.095799 1.171948 1.680305 0.243948 -3.498509 -1.510012 -3.284676 2.763861 0.245397 -1.932252 5.054845
wb_dma_de/always_18/stmt_1/expr_1 -1.384355 0.838900 -5.264016 0.463053 -0.540826 3.465929 2.439469 -0.121182 -1.534676 1.157957 2.970262 -1.608774 -1.322139 2.180747 -0.411406 -0.953442 2.200379 -2.624806 0.426235 -0.086563
wb_dma_ch_arb/always_1/if_1 0.955853 -3.011711 -0.310502 4.174398 3.766975 -0.259956 1.290233 0.112277 -1.567645 1.034157 1.080699 1.625590 0.272203 -3.503932 -1.602900 -3.313493 2.755563 0.139845 -2.109811 5.027416
wb_dma_ch_pri_enc/inst_u20 0.238191 -1.485962 1.474033 2.434294 0.117051 -0.544572 1.790107 -0.008442 0.070031 -1.445368 0.045426 3.082843 0.059915 -0.176246 1.247747 0.484222 -2.281683 -0.006349 -1.226868 -0.797768
wb_dma_ch_pri_enc/inst_u21 0.202527 -1.489744 1.540906 2.427882 0.050853 -0.521513 1.784981 -0.010322 0.039003 -1.542545 0.005729 3.023545 0.024035 -0.196262 1.200339 0.536256 -2.295998 -0.096904 -1.270232 -0.848312
wb_dma_ch_pri_enc/inst_u22 0.391546 -1.619500 1.543141 2.569822 0.031430 -0.519381 1.806451 0.013970 0.087786 -1.563295 0.092382 3.301301 0.063877 -0.144661 1.269319 0.529558 -2.426952 0.036660 -1.199674 -0.903434
wb_dma_ch_pri_enc/inst_u23 0.310701 -1.519190 1.590820 2.414250 0.033080 -0.524581 1.744697 -0.051249 0.074495 -1.580549 0.096318 3.106675 0.027728 -0.165705 1.174493 0.494234 -2.368568 -0.030815 -1.122560 -0.796332
wb_dma_ch_pri_enc/inst_u24 0.222447 -1.579578 1.533966 2.456632 0.018004 -0.530903 1.786590 0.096657 0.103515 -1.572346 -0.004681 3.087492 0.073543 -0.165480 1.189922 0.520425 -2.330734 -0.123097 -1.219742 -0.921771
wb_dma_ch_pri_enc/inst_u25 0.150303 -1.440336 1.602458 2.444034 0.088613 -0.634766 1.830146 -0.028655 0.131940 -1.538279 -0.007354 3.106719 0.088405 -0.190832 1.257869 0.459465 -2.339345 -0.079250 -1.259254 -0.848422
wb_dma_ch_pri_enc/inst_u26 0.234611 -1.511846 1.543938 2.423540 0.048873 -0.527114 1.740124 -0.032899 0.067824 -1.520753 0.075270 3.058505 0.029827 -0.182309 1.130916 0.468975 -2.281119 -0.077518 -1.229304 -0.811708
wb_dma_ch_pri_enc/inst_u27 0.196034 -1.488701 1.651938 2.410614 0.031453 -0.587632 1.773139 -0.015037 0.082013 -1.608618 0.017965 3.062475 0.064942 -0.222000 1.137350 0.439056 -2.308709 -0.094106 -1.220084 -0.831279
wb_dma/wire_dma_busy -0.271520 -1.916461 1.422522 -1.556509 -5.512202 -1.820291 -2.630533 -4.790408 -1.958110 -1.906724 1.784059 -0.071510 0.835712 0.459111 -0.972222 -0.331760 0.534362 -1.234375 -0.765039 0.584891
wb_dma_ch_sel/reg_ack_o 1.721747 -2.196934 -3.814454 0.704428 0.360275 0.380021 2.314591 1.294986 -1.417437 1.074183 -2.413640 3.297829 1.388122 -0.478889 4.067665 2.219005 1.157929 0.891690 -0.999170 -1.313908
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.611864 -1.309042 -0.352166 1.042541 -0.568036 1.197029 -0.771419 -0.424131 -0.193483 -0.025680 1.321489 1.884663 -0.762375 0.405169 0.287911 0.319091 -1.372096 1.798417 0.962374 0.149424
wb_dma_rf/reg_csr_r -2.304280 1.247687 0.994770 -1.374505 -2.558076 -2.454587 0.402751 -3.249513 -1.650666 -0.642923 -2.623850 0.898335 0.760677 1.660993 1.851129 -1.984687 -1.310735 -1.883476 -1.050162 -1.758266
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.004341 1.845572 -0.109994 -1.534686 1.948978 -0.644826 -0.637092 -2.288298 -0.093536 3.018769 0.965852 0.944766 0.256936 0.652085 2.491029 -2.437952 0.836971 2.289772 0.494551 1.762429
assert_wb_dma_ch_sel 2.568766 -1.260794 -0.351209 0.981918 -0.551853 1.131172 -0.757649 -0.388379 -0.193324 -0.005776 1.299057 1.833258 -0.758851 0.419430 0.294067 0.274625 -1.370643 1.754009 0.976246 0.136696
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.796935 2.591869 -0.780161 -0.377491 -1.092757 1.668302 1.684546 -1.483095 -2.867368 0.747881 -3.225457 3.648132 2.655454 -0.918354 0.248523 -0.927175 -1.057832 -1.209111 -0.026862 0.953560
wb_dma_ch_sel/inst_ch2 -0.588094 -0.492793 -0.833653 1.153271 0.720069 -0.586878 1.226739 0.710860 0.043695 0.796006 -0.972625 1.171299 0.871599 -0.026014 1.645222 0.333807 -0.028805 -0.073249 -1.574316 -0.913325
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.513707 -1.233029 -0.336418 1.007279 -0.557205 1.146587 -0.704578 -0.408128 -0.230183 0.010636 1.278483 1.812448 -0.740770 0.419965 0.266561 0.302519 -1.358819 1.705074 0.925394 0.144550
wb_dma_ch_sel/assign_122_valid 1.460083 0.982240 -0.767907 -1.236353 -0.376694 0.203767 -1.518947 -2.849108 -0.811635 2.958190 0.058154 2.084325 1.013078 1.663274 2.938956 -0.308361 -0.690412 2.253674 -0.449453 -0.191155
wb_dma_rf/wire_dma_abort 1.093293 0.384082 1.473573 0.834822 1.928307 -1.263420 1.106391 -2.227415 0.052577 1.424046 0.972814 3.828476 0.316916 0.433696 3.588003 -1.951656 -1.386090 2.076947 -0.666134 0.894143
wb_dma_de/assign_67_dma_done_all/expr_1 2.365749 2.182082 -1.000917 0.245569 -1.689032 2.102381 -0.209250 -2.266433 -3.071487 1.192214 0.060749 0.192140 -1.155867 0.419392 0.995738 3.356224 -1.245252 1.828680 -1.454800 1.252749
wb_dma_de/always_4/if_1/cond 0.212890 2.809978 2.893827 0.492951 -1.866883 0.086492 -0.449413 -3.872481 -1.540959 -0.207356 0.323236 1.489728 -0.207141 0.695077 0.242675 0.213992 -3.130263 0.291564 -1.368319 0.766606
wb_dma_de/always_3/if_1/if_1/stmt_1 2.070685 -0.314286 1.044694 2.425757 2.042035 1.108813 -0.774777 0.169295 1.044577 -0.067739 -0.186291 0.274916 1.331957 -2.958619 -4.262790 -1.582007 -0.026051 0.576737 0.969695 2.703304
wb_dma_wb_slv/always_3/stmt_1/expr_1 -2.860425 1.221475 0.273070 0.857086 -2.197970 -1.184488 0.425905 1.807197 -1.969045 1.264274 1.890774 -1.364323 0.697731 -2.780487 -2.992995 -2.278116 4.746847 -0.388313 -6.306231 0.700488
assert_wb_dma_ch_arb/input_advance 1.407888 3.233187 0.776050 0.173218 0.657434 0.335908 -0.696401 -2.877187 -1.066001 2.130971 1.479517 0.359913 -0.881329 0.106012 0.463487 -1.716794 -0.601470 1.924827 -0.043881 2.751638
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.304439 -1.296336 -0.906155 -1.698410 1.311770 -1.088445 0.149846 0.604337 1.039310 0.946173 -0.552536 0.756289 1.125519 0.574580 2.246162 -0.702057 1.349253 0.385554 0.690523 -1.004787
wb_dma_ch_rf/reg_ch_tot_sz_r 2.701697 2.073979 -1.768140 1.827953 -4.106899 3.102763 -2.044025 -3.064236 -3.270754 0.091377 0.513588 -0.703742 -0.905888 -0.299457 -3.017896 1.575959 -1.099876 0.478540 -0.364045 1.940057
wb_dma_ch_rf/wire_ch_adr0 -3.563331 -1.557076 1.690430 -2.357523 2.768790 -1.713621 -2.558569 -1.454991 1.292523 2.338846 -0.747489 -1.718323 2.469083 1.196301 1.082417 -1.049477 4.150739 1.275422 -4.779239 -0.645201
wb_dma_ch_rf/wire_ch_adr1 -1.872785 0.341884 -3.229986 3.267888 -3.801229 0.588302 -0.188722 2.200729 -2.577968 0.309547 0.790786 -0.571400 -0.434881 -0.984545 -4.046296 -2.390943 0.010868 -3.833721 -0.806180 0.370949
wb_dma/wire_ch0_adr0 -1.908431 1.500651 -2.220056 -1.422323 4.196698 -1.926174 -0.034266 1.179971 2.908930 5.723667 -0.345085 -0.647586 3.156105 0.825796 4.035922 -0.096583 2.012372 1.932716 -2.199626 -1.886542
wb_dma/wire_ch0_adr1 -0.891437 1.026304 -1.690518 0.505222 -0.628880 -0.065659 0.807598 1.014370 -0.704679 0.525958 0.338477 -0.485281 -0.441123 -0.112904 -0.486611 -1.796357 0.209876 -1.739572 0.914282 0.675161
wb_dma_ch_pri_enc/wire_pri24_out 0.225031 -1.510196 1.487410 2.435614 0.102945 -0.549066 1.757697 0.021444 0.064405 -1.468538 0.017243 3.029561 0.047850 -0.161097 1.198418 0.488682 -2.234089 -0.046186 -1.266507 -0.844816
wb_dma_inc30r/assign_1_out -0.381618 1.325566 1.057298 -1.817282 1.809412 -0.035246 0.617852 0.378785 1.307756 0.552567 2.215238 -1.317684 0.223827 1.077932 0.582046 2.212970 -1.526561 1.422726 -0.315850 -0.271297
wb_dma_ch_sel/assign_133_req_p0 0.541638 -0.409014 -2.223269 1.989618 -0.660613 -0.707351 -1.959666 -0.514142 -0.806186 2.950095 2.068022 -0.291970 -0.970005 -0.667097 -0.164932 -3.094227 1.651507 -0.167416 0.169489 2.286242
wb_dma_ch_rf/always_23 -0.907570 -0.225855 -2.323842 2.744348 -1.373704 0.409406 -0.264716 1.159266 -0.281771 -0.054157 1.486292 -1.377066 -0.545000 -0.176658 -3.068003 -2.485780 0.014632 -2.175132 0.630025 0.768139
wb_dma_inc30r/reg_out_r 0.691834 1.709031 1.310584 2.588228 3.506821 2.494308 -2.132953 1.059579 2.617782 2.267939 -1.707680 -0.480484 2.994843 -4.099699 -5.205941 -2.416313 2.110427 0.033961 -0.241354 2.541887
wb_dma/wire_pointer2 -0.573720 -0.490121 -0.894180 1.183976 0.777052 -0.563264 1.231560 0.627114 -0.052708 0.867137 -0.972915 1.233060 0.887955 -0.063649 1.661938 0.372849 -0.006097 -0.068535 -1.682831 -0.859961
wb_dma/wire_pointer3 1.903266 -1.765959 -1.199663 2.156022 0.209813 0.559355 0.504592 0.220742 -0.236567 0.789166 0.293281 3.029858 0.135172 0.337167 1.861838 0.680009 -1.337974 1.636304 -0.783690 -0.760005
wb_dma/wire_pointer0 1.574283 -2.984156 -1.755951 4.175066 -0.580507 0.988914 -0.633464 0.490181 0.299252 0.094383 1.393213 1.748811 -0.001605 0.190118 -0.921221 -0.130820 -1.238510 0.922492 -0.963478 -0.660037
wb_dma/wire_pointer1 1.866484 -1.710202 -1.193139 2.148253 0.188225 0.556060 0.467618 0.242192 -0.256420 0.839890 0.303169 2.946604 0.156102 0.349093 1.866131 0.637437 -1.293872 1.634214 -0.778363 -0.733971
wb_dma/wire_mast0_err 1.209557 0.313479 1.304282 0.818315 1.948956 -1.262591 1.122058 -2.275260 0.002674 1.541718 0.972207 3.940807 0.348754 0.502384 3.765436 -1.950949 -1.382594 2.183921 -0.662109 0.909858
wb_dma_ch_rf/always_26 -0.565477 1.520188 0.153242 -1.064622 -1.695406 1.694681 1.004919 0.188969 -4.134003 -0.110589 -4.413255 3.086000 1.827563 -1.371406 -0.962301 -1.803379 0.486108 -2.231491 -1.075013 1.372177
wb_dma_de/always_23/block_1/case_1/block_5 0.335074 1.442381 5.303961 -0.036854 0.623320 0.099746 -0.818039 -3.413249 -1.077751 -2.439899 -0.550992 -1.415255 0.496836 1.252837 -2.659305 3.579417 -4.218742 3.520852 -4.207552 1.217843
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.647476 2.175148 -2.377982 -0.862202 -1.084056 0.010782 -0.748932 -1.902364 -1.505465 3.446160 0.387421 1.570917 0.513706 1.607869 2.505847 -2.041535 -0.645967 0.524536 0.647510 0.451026
wb_dma_ch_rf/wire_ch_am0_we -0.377161 1.316313 1.040753 -1.862312 1.711575 0.056240 0.685744 0.337700 1.099804 0.527803 2.279239 -1.192742 0.208641 1.104659 0.653013 2.258813 -1.543043 1.378077 -0.440601 -0.235034
wb_dma_ch_rf/always_25 -0.144471 -0.795280 1.714517 -0.670527 0.070744 1.678627 -1.002668 0.944170 -1.631945 -0.525151 -3.064355 2.052369 1.482319 -1.180071 -2.622883 -1.961213 0.800698 -0.512282 -0.979037 0.828249
wb_dma_wb_mast/input_mast_adr 0.052893 1.833829 -0.889235 0.958106 1.051063 -0.984682 1.472085 1.264328 -0.370392 0.800139 0.656392 -1.399424 -1.193096 -2.247916 -0.667379 -1.613901 0.924667 -1.317162 1.723452 2.947823
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.605040 -3.693154 -1.061842 2.137990 -0.694755 0.488430 -0.648879 0.547118 -0.771276 0.560506 0.559178 2.641643 -0.516712 0.489488 1.595517 -0.072678 0.669599 0.729734 -2.097600 -1.068252
wb_dma_ch_sel/always_44/case_1 -3.106806 -3.927817 -1.709686 -0.267609 2.143441 -2.869375 -1.900997 -0.506912 0.346491 3.359752 -1.792824 -0.164768 2.490115 0.203320 2.339085 -2.887754 5.863165 0.094464 -4.377180 -1.047770
wb_dma/wire_ch0_am0 -0.459582 1.331441 1.128323 -1.944004 1.778700 0.025642 0.651646 0.391651 1.302751 0.514017 2.272884 -1.316526 0.265811 1.147151 0.560342 2.310959 -1.600276 1.400040 -0.384383 -0.284694
wb_dma/wire_ch0_am1 1.184296 -0.026708 0.873802 -0.167918 1.048450 1.546604 -0.455346 -0.281875 0.222200 0.219927 -1.477534 2.023629 2.090521 -0.685464 -1.626846 -1.080837 -0.512930 0.599558 0.368535 0.409875
wb_dma_ch_rf/always_19/if_1 -1.162904 1.048989 0.466462 -1.952116 -2.568182 0.358959 -1.474147 -0.960637 -0.521246 -0.656177 -1.105937 -1.674388 0.556275 0.772048 -1.251677 1.448502 -0.378391 -1.409379 -0.056757 -1.151639
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -3.565370 -1.575273 1.643011 -2.532988 2.879476 -1.645717 -2.583565 -1.426984 1.341792 2.413481 -0.668437 -1.798389 2.458558 1.246928 1.198524 -0.948806 4.313015 1.369572 -4.822358 -0.641433
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.191573 4.301710 -1.868501 1.743893 2.214809 1.255350 0.585356 -1.327825 1.418427 3.933373 3.188043 -2.886809 -0.067840 3.825652 0.882374 0.376731 -1.875704 1.533664 -3.055176 -0.890913
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.351026 -0.298417 -3.710209 0.067214 0.089117 3.594395 1.584395 -1.028980 -0.764458 0.600990 2.622622 -1.043672 -0.930922 2.260171 0.113615 0.916737 1.918905 -0.812465 -0.359931 -0.867358
wb_dma_de/always_3/if_1 1.070397 0.802394 -0.671031 2.924998 1.344893 0.986234 0.105099 1.156070 0.201850 0.424663 0.322309 -0.396672 0.686769 -2.968261 -4.730073 -3.243057 0.198288 -1.179635 1.794819 3.451470
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -1.467474 0.146161 2.708942 0.345178 -0.156405 -1.037816 1.284199 -0.206725 0.332681 -2.326095 -0.206037 0.270208 -0.103872 -0.494323 -0.620502 -0.149727 -1.057079 -1.579803 -0.371566 -0.127848
wb_dma_ch_rf/assign_16_ch_adr1_we -1.014413 -0.258018 -2.302322 2.675815 -1.301701 0.385123 -0.246562 1.284268 -0.237888 -0.038005 1.480820 -1.396438 -0.516373 -0.226891 -3.038810 -2.582557 0.119937 -2.256631 0.682904 0.797004
wb_dma_wb_if/wire_wbm_data_o -1.795466 0.812589 2.262761 -0.537913 0.724260 -2.320669 0.158604 -1.804452 2.605044 -2.403144 1.317088 -5.107541 -1.053076 -0.924144 -1.348483 -0.340369 4.001021 -0.950661 0.967178 2.199295
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.343233 -1.565611 1.470804 2.468984 0.035647 -0.460849 1.712570 0.020232 0.074174 -1.481525 0.066016 3.154936 0.049784 -0.161505 1.245553 0.524166 -2.309310 0.014028 -1.194737 -0.809669
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.871146 1.950077 0.439277 1.178660 0.109849 1.471283 -1.408864 -3.367545 -1.326806 2.146652 2.742229 2.207662 -1.574338 0.498942 0.712569 -1.475829 -1.945259 3.631561 0.771375 2.909792
wb_dma_ch_sel/always_48/case_1/stmt_1 2.379683 -3.320060 -2.675400 3.841188 3.851587 0.531666 0.283432 0.426706 -1.919735 2.907231 1.093744 1.511481 0.388405 -3.147423 -1.027580 -3.031774 3.679543 1.583381 -1.695660 5.109574
wb_dma_ch_sel/always_48/case_1/stmt_2 -1.526912 0.175163 2.768003 0.368316 -0.143261 -1.098481 1.333292 -0.205601 0.314891 -2.381114 -0.207368 0.253830 -0.095721 -0.532893 -0.624417 -0.160151 -1.074786 -1.622468 -0.435139 -0.078885
assert_wb_dma_ch_arb/input_grant0 1.439545 3.250879 0.771160 0.182140 0.639347 0.330924 -0.688437 -2.906380 -1.088965 2.155327 1.534356 0.429726 -0.855229 0.084048 0.530782 -1.745819 -0.655331 1.967058 -0.020948 2.816479
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -1.585135 0.113839 2.775476 0.355779 -0.139354 -1.065742 1.308238 -0.169702 0.314013 -2.390708 -0.205757 0.198374 -0.124105 -0.519646 -0.643993 -0.129591 -1.049638 -1.627408 -0.464011 -0.104433
wb_dma_ch_pri_enc/wire_pri18_out 0.279356 -1.532222 1.631533 2.503153 0.071662 -0.568821 1.848334 -0.039558 0.066048 -1.569324 0.039593 3.180860 0.043149 -0.174780 1.237733 0.477224 -2.405657 -0.084413 -1.212336 -0.859317
wb_dma_ch_sel/assign_156_req_p0 0.444305 2.011209 -2.466796 -0.843763 -1.076642 0.063949 -0.760060 -1.735780 -1.533108 3.401316 0.361012 1.414388 0.524582 1.548942 2.317453 -2.108477 -0.378530 0.389034 0.521804 0.481438
wb_dma_ch_rf/reg_ch_err 1.213647 0.195304 1.491208 0.894497 1.867953 -1.253681 1.142378 -2.130838 0.071676 1.287681 0.999280 3.933237 0.281149 0.441833 3.610102 -1.883501 -1.469985 2.136701 -0.560772 0.799130
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.573801 -1.303281 -0.366441 1.052836 -0.564734 1.144048 -0.743975 -0.397337 -0.215856 0.009593 1.320705 1.929868 -0.756013 0.406218 0.315459 0.290424 -1.402145 1.789793 0.931524 0.138722
wb_dma_wb_slv/input_wb_addr_i -5.815904 2.982470 0.891924 0.302787 -0.630975 -2.903084 0.576107 -0.111622 -1.954883 -1.100041 -3.388232 -3.901839 -0.623887 -0.742550 0.441241 -0.545325 3.200026 -3.659813 -4.482447 1.753890
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.522813 0.191615 2.659727 0.345599 -0.137673 -1.020299 1.242530 -0.217455 0.288484 -2.247613 -0.218597 0.149709 -0.065682 -0.528813 -0.636219 -0.149489 -0.989711 -1.573776 -0.455553 -0.088012
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.617277 0.192036 2.812637 0.362953 -0.125640 -1.093092 1.279160 -0.233190 0.314970 -2.369975 -0.240596 0.158727 -0.060118 -0.524675 -0.639976 -0.168632 -1.054674 -1.665755 -0.494712 -0.057556
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.407200 0.159806 2.666952 0.421790 -0.115108 -1.049296 1.301562 -0.202182 0.335483 -2.288111 -0.199513 0.352856 -0.103522 -0.523213 -0.535285 -0.123914 -1.143124 -1.507407 -0.349587 -0.130893
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.253202 2.110173 -0.918276 0.195501 -1.713945 2.166090 -0.251701 -2.178546 -3.095635 0.968777 0.087283 -0.033136 -1.229693 0.370421 0.737226 3.428757 -1.123449 1.737766 -1.494005 1.286592
