#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002420d911f10 .scope module, "stimulus" "stimulus" 2 105;
 .timescale -3 -3;
P_000002420d906f40 .param/l "W" 0 2 106, +C4<00000000000000000000000000010000>;
v000002420d98d350_0 .net "a", 15 0, v000002420d914800_0;  1 drivers
v000002420d98e750_0 .net "b", 15 0, v000002420d92dfe0_0;  1 drivers
v000002420d98d7b0_0 .net "c", 15 0, v000002420d92e080_0;  1 drivers
v000002420d98cb30_0 .net "clk", 0 0, v000002420d90fc60_0;  1 drivers
v000002420d98dcb0_0 .net "d", 15 0, v000002420d914cb0_0;  1 drivers
v000002420d98dfd0_0 .net "q", 35 0, v000002420d98c200_0;  1 drivers
v000002420d98ce50_0 .net "reset", 0 0, v000002420d91f310_0;  1 drivers
v000002420d98d3f0_0 .net "rmd", 0 0, v000002420d98c5c0_0;  1 drivers
v000002420d98e390_0 .net "start", 0 0, v000002420d98c2a0_0;  1 drivers
v000002420d98d170_0 .net "valid", 0 0, v000002420d98bbc0_0;  1 drivers
S_000002420d9120a0 .scope module, "gen" "generator" 2 112, 2 11 0, S_000002420d911f10;
 .timescale -3 -3;
    .port_info 0 /OUTPUT 1 "reset";
    .port_info 1 /OUTPUT 1 "start";
    .port_info 2 /OUTPUT 16 "a";
    .port_info 3 /OUTPUT 16 "b";
    .port_info 4 /OUTPUT 16 "c";
    .port_info 5 /OUTPUT 16 "d";
    .port_info 6 /OUTPUT 1 "clk";
P_000002420d906f80 .param/l "W" 0 2 12, +C4<00000000000000000000000000010000>;
v000002420d914800_0 .var/s "a", 15 0;
v000002420d92dfe0_0 .var/s "b", 15 0;
v000002420d92e080_0 .var/s "c", 15 0;
v000002420d914c10_0 .net "clk", 0 0, v000002420d90fc60_0;  alias, 1 drivers
v000002420d914cb0_0 .var/s "d", 15 0;
v000002420d91f310_0 .var "reset", 0 0;
v000002420d98c2a0_0 .var "start", 0 0;
S_000002420d92dcc0 .scope module, "clk50MHz" "clk_gen" 2 18, 2 3 0, S_000002420d9120a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "clk";
v000002420d90fc60_0 .var "clk", 0 0;
S_000002420d92de50 .scope task, "do_reset" "do_reset" 2 34, 2 34 0, S_000002420d9120a0;
 .timescale -3 -3;
E_000002420d9070c0 .event posedge, v000002420d90fc60_0;
TD_stimulus.gen.do_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002420d91f310_0, 0, 1;
    %wait E_000002420d9070c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420d91f310_0, 0, 1;
    %wait E_000002420d9070c0;
    %end;
S_000002420d91f180 .scope task, "set" "set" 2 43, 2 43 0, S_000002420d9120a0;
 .timescale -3 -3;
v000002420d8cbdf0_0 .var/i "_a", 31 0;
v000002420d8e2ec0_0 .var/i "_b", 31 0;
v000002420d912670_0 .var/i "_c", 31 0;
v000002420d8cbf30_0 .var/i "_d", 31 0;
TD_stimulus.gen.set ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002420d98c2a0_0, 0, 1;
    %load/vec4 v000002420d8cbdf0_0;
    %pad/s 16;
    %store/vec4 v000002420d914800_0, 0, 16;
    %load/vec4 v000002420d8e2ec0_0;
    %pad/s 16;
    %store/vec4 v000002420d92dfe0_0, 0, 16;
    %load/vec4 v000002420d912670_0;
    %pad/s 16;
    %store/vec4 v000002420d92e080_0, 0, 16;
    %load/vec4 v000002420d8cbf30_0;
    %pad/s 16;
    %store/vec4 v000002420d914cb0_0, 0, 16;
    %wait E_000002420d9070c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420d98c2a0_0, 0, 1;
    %end;
S_000002420d91f3b0 .scope module, "me" "math_expression" 2 122, 3 3 0, S_000002420d911f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 36 "q";
    .port_info 1 /OUTPUT 1 "valid";
    .port_info 2 /OUTPUT 1 "rmd";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /INPUT 16 "c";
    .port_info 6 /INPUT 16 "d";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 1 "start";
P_000002420d9079c0 .param/l "W" 0 3 4, +C4<00000000000000000000000000010000>;
v000002420d98bee0_0 .var/s "_a", 15 0;
v000002420d98c840_0 .var/s "_b", 15 0;
v000002420d98c7a0_0 .var/s "_c", 15 0;
v000002420d98bda0_0 .var/s "_d", 15 0;
v000002420d98b940_0 .net/s "a", 15 0, v000002420d914800_0;  alias, 1 drivers
v000002420d98c520_0 .var/s "a_minus_b", 16 0;
v000002420d98b9e0_0 .net/s "b", 15 0, v000002420d92dfe0_0;  alias, 1 drivers
v000002420d98c480_0 .net/s "c", 15 0, v000002420d92e080_0;  alias, 1 drivers
v000002420d98bf80_0 .net "clk", 0 0, v000002420d90fc60_0;  alias, 1 drivers
v000002420d98c0c0_0 .var/s "cx3_plus_1", 17 0;
v000002420d98c660_0 .net/s "d", 15 0, v000002420d914cb0_0;  alias, 1 drivers
v000002420d98c160_0 .var/s "dx4", 17 0;
v000002420d98ba80_0 .var/s "product", 34 0;
v000002420d98c200_0 .var/s "q", 35 0;
v000002420d98c340_0 .net "reset", 0 0, v000002420d91f310_0;  alias, 1 drivers
v000002420d98c5c0_0 .var "rmd", 0 0;
v000002420d98c3e0_0 .net "start", 0 0, v000002420d98c2a0_0;  alias, 1 drivers
v000002420d98bb20_0 .var/s "temp", 17 0;
v000002420d98bbc0_0 .var "valid", 0 0;
v000002420d98be40_0 .var "valid_in", 0 0;
v000002420d98bd00_0 .var "valid_stage_1", 0 0;
v000002420d98c700_0 .var "valid_stage_2", 0 0;
S_000002420d91da50 .scope module, "mon" "monitor" 2 135, 2 59 0, S_000002420d911f10;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "valid";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /INPUT 16 "c";
    .port_info 6 /INPUT 16 "d";
    .port_info 7 /INPUT 36 "q";
P_000002420d907b00 .param/l "W" 0 2 60, +C4<00000000000000000000000000010000>;
v000002420d98e6b0_0 .var/s "_a", 15 0;
v000002420d98d710_0 .var/s "_b", 15 0;
v000002420d98de90_0 .var/s "_c", 15 0;
v000002420d98cef0_0 .var/s "_d", 15 0;
v000002420d98e250_0 .var/s "_q", 35 0;
v000002420d98e4d0_0 .net/s "a", 15 0, v000002420d914800_0;  alias, 1 drivers
v000002420d98e7f0_0 .net/s "b", 15 0, v000002420d92dfe0_0;  alias, 1 drivers
v000002420d98d2b0_0 .net/s "c", 15 0, v000002420d92e080_0;  alias, 1 drivers
v000002420d98e570_0 .net "clk", 0 0, v000002420d90fc60_0;  alias, 1 drivers
v000002420d98dd50_0 .net/s "d", 15 0, v000002420d914cb0_0;  alias, 1 drivers
v000002420d98dc10_0 .var "first_stage_pack", 63 0;
v000002420d98db70_0 .net/s "q", 35 0, v000002420d98c200_0;  alias, 1 drivers
v000002420d98ddf0_0 .net "start", 0 0, v000002420d98c2a0_0;  alias, 1 drivers
v000002420d98d8f0_0 .var "start_pack", 63 0;
v000002420d98d0d0_0 .net "valid", 0 0, v000002420d98bbc0_0;  alias, 1 drivers
E_000002420d907700 .event anyedge, v000002420d98bbc0_0;
S_000002420d91dbe0 .scope function.vec4.u512, "math_expr" "math_expr" 2 96, 2 96 0, S_000002420d91da50;
 .timescale -3 -3;
v000002420d98c020_0 .var/s "a", 511 0;
v000002420d98bc60_0 .var/s "b", 511 0;
v000002420d98df30_0 .var/s "c", 511 0;
v000002420d98e610_0 .var/s "d", 511 0;
; Variable math_expr is vec4 return value of scope S_000002420d91dbe0
TD_stimulus.mon.math_expr ;
    %load/vec4 v000002420d98c020_0;
    %load/vec4 v000002420d98bc60_0;
    %sub;
    %pushi/vec4 1, 0, 512;
    %load/vec4 v000002420d98df30_0;
    %muli 3, 0, 512;
    %add;
    %mul;
    %load/vec4 v000002420d98e610_0;
    %muli 4, 0, 512;
    %sub;
    %pushi/vec4 2, 0, 512;
    %div/s;
    %ret/vec4 0, 0, 512;  Assign to math_expr (store_vec4_to_lval)
    %end;
    .scope S_000002420d92dcc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420d90fc60_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v000002420d90fc60_0;
    %inv;
    %store/vec4 v000002420d90fc60_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000002420d9120a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420d91f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002420d98c2a0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %split/vec4 16;
    %store/vec4 v000002420d914cb0_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v000002420d92e080_0, 0, 16;
    %split/vec4 16;
    %store/vec4 v000002420d92dfe0_0, 0, 16;
    %store/vec4 v000002420d914800_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_000002420d9120a0;
T_5 ;
    %fork TD_stimulus.gen.do_reset, S_000002420d92de50;
    %join;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v000002420d8cbdf0_0, 0, 32;
    %pushi/vec4 32767, 0, 32;
    %store/vec4 v000002420d8e2ec0_0, 0, 32;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v000002420d912670_0, 0, 32;
    %pushi/vec4 32767, 0, 32;
    %store/vec4 v000002420d8cbf30_0, 0, 32;
    %fork TD_stimulus.gen.set, S_000002420d91f180;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002420d8cbdf0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002420d8e2ec0_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v000002420d912670_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002420d8cbf30_0, 0, 32;
    %fork TD_stimulus.gen.set, S_000002420d91f180;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002420d8cbdf0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002420d8e2ec0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002420d912670_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002420d8cbf30_0, 0, 32;
    %fork TD_stimulus.gen.set, S_000002420d91f180;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002420d91f3b0;
T_6 ;
    %wait E_000002420d9070c0;
    %load/vec4 v000002420d98c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420d98bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420d98be40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420d98bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420d98c700_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000002420d98c0c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000002420d98c520_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000002420d98c160_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000002420d98bb20_0, 0;
    %pushi/vec4 0, 0, 35;
    %assign/vec4 v000002420d98ba80_0, 0;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v000002420d98c200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420d98c5c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002420d98bee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002420d98c840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002420d98c7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002420d98bda0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002420d98c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002420d98b940_0;
    %assign/vec4 v000002420d98bee0_0, 0;
    %load/vec4 v000002420d98b9e0_0;
    %assign/vec4 v000002420d98c840_0, 0;
    %load/vec4 v000002420d98c480_0;
    %assign/vec4 v000002420d98c7a0_0, 0;
    %load/vec4 v000002420d98c660_0;
    %assign/vec4 v000002420d98bda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002420d98be40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002420d98bee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002420d98c840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002420d98c7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002420d98bda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002420d98be40_0, 0;
T_6.3 ;
    %load/vec4 v000002420d98c7a0_0;
    %pad/s 18;
    %muli 3, 0, 18;
    %addi 1, 0, 18;
    %assign/vec4 v000002420d98c0c0_0, 0;
    %load/vec4 v000002420d98bee0_0;
    %pad/s 17;
    %load/vec4 v000002420d98c840_0;
    %pad/s 17;
    %sub;
    %assign/vec4 v000002420d98c520_0, 0;
    %load/vec4 v000002420d98bda0_0;
    %pad/s 18;
    %muli 4, 0, 18;
    %assign/vec4 v000002420d98c160_0, 0;
    %load/vec4 v000002420d98be40_0;
    %assign/vec4 v000002420d98bd00_0, 0;
    %load/vec4 v000002420d98c0c0_0;
    %pad/s 35;
    %load/vec4 v000002420d98c520_0;
    %pad/s 35;
    %mul;
    %assign/vec4 v000002420d98ba80_0, 0;
    %load/vec4 v000002420d98c160_0;
    %assign/vec4 v000002420d98bb20_0, 0;
    %load/vec4 v000002420d98bd00_0;
    %assign/vec4 v000002420d98c700_0, 0;
    %load/vec4 v000002420d98ba80_0;
    %pad/s 36;
    %load/vec4 v000002420d98bb20_0;
    %pad/s 36;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v000002420d98c200_0, 0;
    %load/vec4 v000002420d98c700_0;
    %assign/vec4 v000002420d98bbc0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002420d91da50;
T_7 ;
    %wait E_000002420d907700;
T_7.0 ;
    %load/vec4 v000002420d98d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_7.1, 8;
    %load/vec4 v000002420d98db70_0;
    %load/vec4 v000002420d98e250_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call 2 74 "$display", "passed quo: %d", v000002420d98e250_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 2 77 "$display", "failed, quo: %d, required: %d", v000002420d98db70_0, v000002420d98e250_0, " " {0 0 0};
T_7.3 ;
    %wait E_000002420d9070c0;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002420d91da50;
T_8 ;
    %wait E_000002420d9070c0;
    %load/vec4 v000002420d98ddf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v000002420d98e4d0_0;
    %load/vec4 v000002420d98e7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002420d98d2b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002420d98dd50_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %assign/vec4 v000002420d98d8f0_0, 0;
    %load/vec4 v000002420d98d8f0_0;
    %assign/vec4 v000002420d98dc10_0, 0;
    %load/vec4 v000002420d98dc10_0;
    %split/vec4 16;
    %assign/vec4 v000002420d98cef0_0, 0;
    %split/vec4 16;
    %assign/vec4 v000002420d98de90_0, 0;
    %split/vec4 16;
    %assign/vec4 v000002420d98d710_0, 0;
    %assign/vec4 v000002420d98e6b0_0, 0;
    %load/vec4 v000002420d98e6b0_0;
    %pad/s 512;
    %load/vec4 v000002420d98d710_0;
    %pad/s 512;
    %load/vec4 v000002420d98de90_0;
    %pad/s 512;
    %load/vec4 v000002420d98cef0_0;
    %pad/s 512;
    %store/vec4 v000002420d98e610_0, 0, 512;
    %store/vec4 v000002420d98df30_0, 0, 512;
    %store/vec4 v000002420d98bc60_0, 0, 512;
    %store/vec4 v000002420d98c020_0, 0, 512;
    %callf/vec4 TD_stimulus.mon.math_expr, S_000002420d91dbe0;
    %pad/s 36;
    %assign/vec4 v000002420d98e250_0, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./sync_input+output.v";
