// Seed: 1748917730
module module_0 (
    output supply0 id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    output tri1 id_4,
    input wor id_5,
    input uwire id_6,
    input wand id_7
    , id_10,
    input tri id_8
);
  logic id_11;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output wor id_2
);
  assign id_2 = id_0;
  assign id_1 = 1'b0;
  parameter id_4 = 1;
  parameter id_5 = -1;
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_6[1] = 1;
endmodule
