{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656383987110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656383987110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 23:39:46 2022 " "Processing started: Mon Jun 27 23:39:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656383987110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1656383987110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1656383987110 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PROGRAM.qip " "Tcl Script File PROGRAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PROGRAM.qip " "set_global_assignment -name QIP_FILE PROGRAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1656383987462 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1656383987462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1656383987733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1656383987733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uctest.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uctest.v" { { "Info" "ISGN_ENTITY_NAME" "1 UCtest " "Found entity 1: UCtest" {  } { { "modules/UCtest.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/UCtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656383995566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656383995566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff24.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff24.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF24 " "Found entity 1: EFF24" {  } { { "modules/EFF24.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656383995569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656383995569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(19) " "Verilog HDL information at pc.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1656383995571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656383995572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656383995572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev22g5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev22g5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EV22G5 " "Found entity 1: EV22G5" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656383995574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656383995574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656383995577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656383995577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656383995579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656383995579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EV22G5 " "Elaborating entity \"EV22G5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1656383995625 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "EFF24 IR " "Logic function of type EFF24 and instance \"IR\" is already defined as a signal name or another logic function" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 352 520 -256 "IR" "" } { -160 72 216 -143 "IR\[3..0\]" "" } { -336 80 216 -319 "IR\[23..0\]" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Design Software" 0 -1 1656383995628 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1656383995628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg " "Generated suppressed messages file D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1656383995686 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656383995704 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 27 23:39:55 2022 " "Processing ended: Mon Jun 27 23:39:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656383995704 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656383995704 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656383995704 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1656383995704 ""}
