<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/PDS/ip_2port_ram/rtl/ip_2port_ram.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/ip_2port_ram/rtl/ram_wr.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/ip_2port_ram/rtl/ram_rd.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>139</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 3900X 12-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_2port_ram/rtl/ip_2port_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_2port_ram/rtl/ip_2port_ram.v(line number: 19)] Analyzing module ip_2port_ram (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_2port_ram/rtl/ram_wr.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_2port_ram/rtl/ram_wr.v(line number: 19)] Analyzing module ram_wr (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_2port_ram/rtl/ram_rd.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_2port_ram/rtl/ram_rd.v(line number: 19)] Analyzing module ram_rd (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 18)] Analyzing module ipml_sdpram_v1_6_ram_2port (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 311)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 312)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 315)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 319)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 323)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 327)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 331)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 332)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 335)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 336)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 339)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 340)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 343)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 344)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 347)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 348)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 351)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 352)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 355)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 356)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 359)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 360)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 363)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 364)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 367)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 368)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 371)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 372)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 376)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 377)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 380)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 381)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 385)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 386)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 389)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 390)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 393)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 394)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 397)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 398)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 401)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 402)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 407)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 408)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 411)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 412)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 417)] Ignore 'system task' $display</data>
        </row>
        <row>
            <data message="5">Verilog-2008: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 418)] Ignore 'system task' $finish</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 16)] Analyzing module ram_2port (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;ip_2port_ram&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_2port_ram/rtl/ip_2port_ram.v(line number: 19)] Elaborating module ip_2port_ram</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_2port_ram/rtl/ip_2port_ram.v(line number: 40)] Elaborating instance u_ram_2port</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 16)] Elaborating module ram_2port</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/ram_2port.v(line number: 157)] Elaborating instance U_ipml_sdpram_ram_2port</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 18)] Elaborating module ipml_sdpram_v1_6_ram_2port</data>
        </row>
        <row>
            <data message="4">Module instance {ip_2port_ram/u_ram_2port/U_ipml_sdpram_ram_2port} parameter value:
    c_SIM_DEVICE = LOGOS
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000000101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000001000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_EN = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001</data>
        </row>
        <row>
            <data message="6">[E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 315)] IPSpecCheck: 01030102 ipml_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 8-20 (module instance : ip_2port_ram/u_ram_2port/U_ipml_sdpram_ram_2port)</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 488)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 489)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 490)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 491)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 491)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 492)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 492)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 684)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 685)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 686)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 687)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 687)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 688)] Case condition never applies</data>
        </row>
        <row>
            <data message="5">Verilog-2038: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 688)] Case condition never applies</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 855)] Elaborating instance U_GTP_DRM9K</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 775)] Net DA_bus[8] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 775)] Net DA_bus[17] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 776)] Net DB_bus[8] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2020: [E:/PDS/ip_2port_ram/prj/ipcore/ram_2port/rtl/ipml_sdpram_v1_6_ram_2port.v(line number: 776)] Net DB_bus[17] in ipml_sdpram_v1_6_ram_2port(original module ipml_sdpram_v1_6_ram_2port) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_2port_ram/rtl/ip_2port_ram.v(line number: 53)] Elaborating instance u_ram_wr</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_2port_ram/rtl/ram_wr.v(line number: 19)] Elaborating module ram_wr</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/PDS/ip_2port_ram/rtl/ip_2port_ram.v(line number: 63)] Elaborating instance u_ram_rd</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/PDS/ip_2port_ram/rtl/ram_rd.v(line number: 19)] Elaborating module ram_rd</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N31 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N126 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N69 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N130 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N123 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N127 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N107 (bmsREDAND).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N108 (bmsREDAND).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ip_2port_ram</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/PDS/ip_2port_ram/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>