{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650151284891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650151284901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:21:24 2022 " "Processing started: Sat Apr 16 20:21:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650151284901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151284901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1CD -c Problema1CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1CD -c Problema1CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151284902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650151285995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650151285995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7segs " "Found entity 1: bcd7segs" {  } { { "bcd7segs.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/bcd7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302627 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "binario_bcd.v(38) " "Verilog HDL Module Instantiation warning at binario_bcd.v(38): ignored dangling comma in List of Port Connections" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1650151302637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_complemto1b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_complemto1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_complemto1b " "Found entity 1: somador_subtrator_complemto1b" {  } { { "somador_subtrator_complemto1b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_complemto7b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_complemto7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_complemto7b " "Found entity 1: somador_subtrator_complemto7b" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bcd_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_bcd_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_bcd_8_bits " "Found entity 1: comparador_bcd_8_bits" {  } { { "comparador_bcd_8_bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/comparador_bcd_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bcd_24_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_bcd_24_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_bcd_24_bits " "Found entity 1: comparador_bcd_24_bits" {  } { { "comparador_bcd_24_bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/comparador_bcd_24_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar.v 1 1 " "Found 1 design units, including 1 entities, in source file placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pontuar.v 1 1 " "Found 1 design units, including 1 entities, in source file pontuar.v" { { "Info" "ISGN_ENTITY_NAME" "1 pontuar " "Found entity 1: pontuar" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/pontuar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650151302723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151302723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv0 pontuar.v(7) " "Verilog HDL Implicit Net warning at pontuar.v(7): created implicit net for \"inv0\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/pontuar.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302724 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv1 pontuar.v(8) " "Verilog HDL Implicit Net warning at pontuar.v(8): created implicit net for \"inv1\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/pontuar.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302724 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv2 pontuar.v(9) " "Verilog HDL Implicit Net warning at pontuar.v(9): created implicit net for \"inv2\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/pontuar.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302724 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(11) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(11): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(12) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(12): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(13) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(13): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(14) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(14): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(15) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(15): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(16) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(16): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(17) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(17): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(35) " "Verilog HDL Instantiation warning at placar.v(35): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(40) " "Verilog HDL Instantiation warning at placar.v(40): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(43) " "Verilog HDL Instantiation warning at placar.v(43): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(57) " "Verilog HDL Instantiation warning at placar.v(57): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(59) " "Verilog HDL Instantiation warning at placar.v(59): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(60) " "Verilog HDL Instantiation warning at placar.v(60): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(63) " "Verilog HDL Instantiation warning at placar.v(63): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(64) " "Verilog HDL Instantiation warning at placar.v(64): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(65) " "Verilog HDL Instantiation warning at placar.v(65): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(66) " "Verilog HDL Instantiation warning at placar.v(66): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(67) " "Verilog HDL Instantiation warning at placar.v(67): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(68) " "Verilog HDL Instantiation warning at placar.v(68): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(69) " "Verilog HDL Instantiation warning at placar.v(69): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650151302727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "placar " "Elaborating entity \"placar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650151302788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pontuar pontuar:comb_12 " "Elaborating entity \"pontuar\" for hierarchy \"pontuar:comb_12\"" {  } { { "placar.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_complemto7b somador_subtrator_complemto7b:comb_13 " "Elaborating entity \"somador_subtrator_complemto7b\" for hierarchy \"somador_subtrator_complemto7b:comb_13\"" {  } { { "placar.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_complemto1b somador_subtrator_complemto7b:comb_13\|somador_subtrator_complemto1b:comb_3 " "Elaborating entity \"somador_subtrator_complemto1b\" for hierarchy \"somador_subtrator_complemto7b:comb_13\|somador_subtrator_complemto1b:comb_3\"" {  } { { "somador_subtrator_complemto7b.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/somador_subtrator_complemto7b.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_bcd binario_bcd:comb_14 " "Elaborating entity \"binario_bcd\" for hierarchy \"binario_bcd:comb_14\"" {  } { { "placar.v" "comb_14" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302828 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s0 binario_bcd.v(3) " "Output port \"s0\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650151302831 "|placar|binario_bcd:comb_14"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s1 binario_bcd.v(3) " "Output port \"s1\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650151302832 "|placar|binario_bcd:comb_14"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s2 binario_bcd.v(3) " "Output port \"s2\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650151302832 "|placar|binario_bcd:comb_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bcd_24_bits comparador_bcd_24_bits:comb_27 " "Elaborating entity \"comparador_bcd_24_bits\" for hierarchy \"comparador_bcd_24_bits:comb_27\"" {  } { { "placar.v" "comb_27" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bcd_8_bits comparador_bcd_24_bits:comb_27\|comparador_bcd_8_bits:centena " "Elaborating entity \"comparador_bcd_8_bits\" for hierarchy \"comparador_bcd_24_bits:comb_27\|comparador_bcd_8_bits:centena\"" {  } { { "comparador_bcd_24_bits.v" "centena" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/comparador_bcd_24_bits.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7segs bcd7segs:comb_28 " "Elaborating entity \"bcd7segs\" for hierarchy \"bcd7segs:comb_28\"" {  } { { "placar.v" "comb_28" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:comb_30 " "Elaborating entity \"tristate\" for hierarchy \"tristate:comb_30\"" {  } { { "placar.v" "comb_30" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650151302849 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "14 " "Ignored 14 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "14 " "Ignored 14 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1650151303041 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1650151303041 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "desl\[1\] VCC " "Pin \"desl\[1\]\" is stuck at VCC" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650151304212 "|placar|desl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "desl\[0\] VCC " "Pin \"desl\[0\]\" is stuck at VCC" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema 1 CD/placar.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650151304212 "|placar|desl[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650151304212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650151304572 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650151304572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650151304572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650151304572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650151304687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:21:44 2022 " "Processing ended: Sat Apr 16 20:21:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650151304687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650151304687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650151304687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650151304687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650151306775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650151306785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:21:46 2022 " "Processing started: Sat Apr 16 20:21:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650151306785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650151306785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Problema1CD -c Problema1CD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Problema1CD -c Problema1CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650151306786 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650151307155 ""}
{ "Info" "0" "" "Project  = Problema1CD" {  } {  } 0 0 "Project  = Problema1CD" 0 0 "Fitter" 0 0 1650151307156 ""}
{ "Info" "0" "" "Revision = Problema1CD" {  } {  } 0 0 "Revision = Problema1CD" 0 0 "Fitter" 0 0 1650151307156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650151307257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650151307258 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Problema1CD EPM240T100C5 " "Selected device EPM240T100C5 for design \"Problema1CD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650151307262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650151307331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650151307331 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650151307397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650151307410 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650151308117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650151308117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650151308117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650151308117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650151308117 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650151308117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema1CD.sdc " "Synopsys Design Constraints File file not found: 'Problema1CD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650151308163 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650151308164 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1650151308165 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650151308165 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1650151308167 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1650151308167 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1650151308167 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650151308167 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650151308169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650151308169 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650151308172 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650151308177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1650151308178 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1650151308189 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1650151308196 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1650151308197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1650151308197 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650151308197 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650151308224 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650151308229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650151308340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650151308385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650151308387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650151308444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650151308445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650151308458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Problema 1 CD/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650151308551 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650151308551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650151308576 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1650151308576 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650151308576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650151308577 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650151308589 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650151308599 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1650151308617 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Problema 1 CD/output_files/Problema1CD.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Problema 1 CD/output_files/Problema1CD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650151308660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5316 " "Peak virtual memory: 5316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650151308704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:21:48 2022 " "Processing ended: Sat Apr 16 20:21:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650151308704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650151308704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650151308704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650151308704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650151310058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650151310068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:21:49 2022 " "Processing started: Sat Apr 16 20:21:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650151310068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650151310068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Problema1CD -c Problema1CD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Problema1CD -c Problema1CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650151310068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650151310505 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650151310543 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650151310555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650151310817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:21:50 2022 " "Processing ended: Sat Apr 16 20:21:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650151310817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650151310817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650151310817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650151310817 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650151311508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650151312511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650151312522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:21:51 2022 " "Processing started: Sat Apr 16 20:21:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650151312522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650151312522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Problema1CD -c Problema1CD " "Command: quartus_sta Problema1CD -c Problema1CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650151312522 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650151312834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650151313619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650151313619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650151313704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650151313705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650151313883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650151314078 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Problema1CD.sdc " "Synopsys Design Constraints File file not found: 'Problema1CD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650151314131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650151314131 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1650151314131 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1650151314132 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650151314133 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1650151314141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650151314148 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650151314159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650151314163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650151314166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650151314170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650151314173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650151314176 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1650151314178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650151314192 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650151314192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650151314520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:21:54 2022 " "Processing ended: Sat Apr 16 20:21:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650151314520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650151314520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650151314520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650151314520 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650151315315 ""}
