#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec 17 12:55:19 2022
# Process ID: 187300
# Current directory: Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1
# Command line: vivado.exe -log design_1_mipi_csi2_rx_subsyst_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mipi_csi2_rx_subsyst_0_0.tcl
# Log file: Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/design_1_mipi_csi2_rx_subsyst_0_0.vds
# Journal file: Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mipi_csi2_rx_subsyst_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2020.1/data/boards/board_files/kv260_carrier/1.2/board.xml. Board will be ignored.
Resolution: Please contact your board vendor with this message.
CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2020.1/data/boards/board_files/kv260_carrier/1.3/board.xml. Board will be ignored.
Resolution: Please contact your board vendor with this message.
CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2020.1/data/boards/board_files/kv260_som/1.2/board.xml. Board will be ignored.
Resolution: Please contact your board vendor with this message.
CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2020.1/data/boards/board_files/kv260_som/1.3/board.xml. Board will be ignored.
Resolution: Please contact your board vendor with this message.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/ZynqBerry/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_mipi_csi2_rx_subsyst_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 182660
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1106.133 ; gain = 26.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/synth/design_1_mipi_csi2_rx_subsyst_0_0.vhd:100]
INFO: [Synth 8-3491] module 'bd_d10d' declared at 'z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.vhd:11' bound to instance 'U0' of component 'bd_d10d' [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/synth/design_1_mipi_csi2_rx_subsyst_0_0.vhd:209]
INFO: [Synth 8-638] synthesizing module 'bd_d10d' [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.vhd:59]
INFO: [Synth 8-3491] module 'bd_d10d_phy_0' declared at 'Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-187300-ASUS/realtime/bd_d10d_phy_0_stub.vhdl:5' bound to instance 'phy' of component 'bd_d10d_phy_0' [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.vhd:421]
INFO: [Synth 8-638] synthesizing module 'bd_d10d_phy_0' [Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-187300-ASUS/realtime/bd_d10d_phy_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'bd_d10d_r_sync_0' declared at 'Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-187300-ASUS/realtime/bd_d10d_r_sync_0_stub.vhdl:5' bound to instance 'r_sync' of component 'bd_d10d_r_sync_0' [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.vhd:480]
INFO: [Synth 8-638] synthesizing module 'bd_d10d_r_sync_0' [Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-187300-ASUS/realtime/bd_d10d_r_sync_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'bd_d10d_rx_0' declared at 'Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-187300-ASUS/realtime/bd_d10d_rx_0_stub.vhdl:5' bound to instance 'rx' of component 'bd_d10d_rx_0' [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.vhd:493]
INFO: [Synth 8-638] synthesizing module 'bd_d10d_rx_0' [Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-187300-ASUS/realtime/bd_d10d_rx_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'bd_d10d_vfb_0_0' declared at 'Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-187300-ASUS/realtime/bd_d10d_vfb_0_0_stub.vhdl:5' bound to instance 'vfb_0' of component 'bd_d10d_vfb_0_0' [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.vhd:560]
INFO: [Synth 8-638] synthesizing module 'bd_d10d_vfb_0_0' [Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-187300-ASUS/realtime/bd_d10d_vfb_0_0_stub.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'bd_d10d' (1#1) [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (2#1) [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/synth/design_1_mipi_csi2_rx_subsyst_0_0.vhd:100]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1161.480 ; gain = 82.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.480 ; gain = 82.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.480 ; gain = 82.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1161.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_d10d_r_sync_0/bd_d10d_r_sync_0_in_context.xdc] for cell 'U0/r_sync'
Finished Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_d10d_r_sync_0/bd_d10d_r_sync_0_in_context.xdc] for cell 'U0/r_sync'
Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0/bd_d10d_rx_0_in_context.xdc] for cell 'U0/rx'
Finished Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0/bd_d10d_rx_0_in_context.xdc] for cell 'U0/rx'
Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc] for cell 'U0/phy'
WARNING: [Vivado 12-584] No ports matched ''. [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc:4]
Finished Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc] for cell 'U0/phy'
Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0/bd_d10d_vfb_0_0_in_context.xdc] for cell 'U0/vfb_0'
Finished Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0/bd_d10d_vfb_0_0_in_context.xdc] for cell 'U0/vfb_0'
Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_fixed_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_fixed_ooc.xdc] for cell 'U0'
Parsing XDC File [Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1212.664 ; gain = 7.141
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.664 ; gain = 133.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.664 ; gain = 133.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_n. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_n. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_p. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_hs_p. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[0]. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[0]. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[1]. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_n[1]. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[0]. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[0]. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[1]. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_hs_p[1]. (constraint file  z:/ZynqBerry/vivado/ZynqBerry.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/r_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/phy. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/vfb_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.664 ; gain = 133.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.664 ; gain = 133.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1212.664 ; gain = 133.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1238.316 ; gain = 159.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1238.391 ; gain = 159.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1257.508 ; gain = 178.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.262 ; gain = 183.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.262 ; gain = 183.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.262 ; gain = 183.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.262 ; gain = 183.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.262 ; gain = 183.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.262 ; gain = 183.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |bd_d10d_phy_0    |         1|
|2     |bd_d10d_r_sync_0 |         1|
|3     |bd_d10d_rx_0     |         1|
|4     |bd_d10d_vfb_0_0  |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |bd_d10d_phy_0_bbox    |     1|
|2     |bd_d10d_r_sync_0_bbox |     1|
|3     |bd_d10d_rx_0_bbox     |     1|
|4     |bd_d10d_vfb_0_0_bbox  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.262 ; gain = 183.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1263.262 ; gain = 132.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1263.262 ; gain = 183.965
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1263.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 1288.812 ; gain = 209.516
INFO: [Common 17-1381] The checkpoint 'Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/design_1_mipi_csi2_rx_subsyst_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mipi_csi2_rx_subsyst_0_0, cache-ID = 1e4322e64ac26528
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'Z:/ZynqBerry/vivado/ZynqBerry.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/design_1_mipi_csi2_rx_subsyst_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mipi_csi2_rx_subsyst_0_0_utilization_synth.rpt -pb design_1_mipi_csi2_rx_subsyst_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 12:56:47 2022...
