[05/15 06:59:01      0s] 
[05/15 06:59:01      0s] Cadence Innovus(TM) Implementation System.
[05/15 06:59:01      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/15 06:59:01      0s] 
[05/15 06:59:01      0s] Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
[05/15 06:59:01      0s] Options:	
[05/15 06:59:01      0s] Date:		Thu May 15 06:59:01 2025
[05/15 06:59:01      0s] Host:		ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB)
[05/15 06:59:01      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[05/15 06:59:01      0s] 
[05/15 06:59:01      0s] License:
[05/15 06:59:01      0s] 		[06:59:01.302505] Configured Lic search path (20.02-s004): 50009@10.16.0.85

[05/15 06:59:01      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/15 06:59:01      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/15 06:59:18     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.12-s106_1 (64bit) 12/08/2021 18:19 (Linux 3.10.0-693.el7.x86_64)
[05/15 06:59:21     20s] @(#)CDS: NanoRoute 21.12-s106_1 NR211128-2235/21_12-UB (database version 18.20.567) {superthreading v2.17}
[05/15 06:59:21     20s] @(#)CDS: AAE 21.12-s039 (64bit) 12/08/2021 (Linux 3.10.0-693.el7.x86_64)
[05/15 06:59:21     20s] @(#)CDS: CTE 21.12-s043_1 () Dec  1 2021 10:06:22 ( )
[05/15 06:59:21     20s] @(#)CDS: SYNTECH 21.12-s014_1 () Oct 27 2021 04:39:25 ( )
[05/15 06:59:21     20s] @(#)CDS: CPE v21.12-s094
[05/15 06:59:21     20s] @(#)CDS: IQuantus/TQuantus 20.1.2-s624 (64bit) Thu Sep 2 20:12:03 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/15 06:59:21     20s] @(#)CDS: OA 22.60-p059 Mon Jun 28 12:16:29 2021
[05/15 06:59:21     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/15 06:59:21     20s] @(#)CDS: RCDB 11.15.0
[05/15 06:59:21     20s] @(#)CDS: STYLUS 21.11-s011_1 (12/08/2021 02:58 PST)
[05/15 06:59:21     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf.

[05/15 06:59:21     20s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[05/15 06:59:24     22s] 
[05/15 06:59:24     22s] **INFO:  MMMC transition support version v31-84 
[05/15 06:59:24     22s] 
[05/15 06:59:24     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/15 06:59:24     22s] <CMD> suppressMessage ENCEXT-2799
[05/15 06:59:24     22s] <CMD> win
[05/15 06:59:31     23s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/15 06:59:31     23s] <CMD> set conf_qxconf_file NULL
[05/15 06:59:31     23s] <CMD> set conf_qxlib_file NULL
[05/15 06:59:31     23s] <CMD> set dbgDualViewAwareXTree 1
[05/15 06:59:31     23s] <CMD> set defHierChar /
[05/15 06:59:31     23s] <CMD> set distributed_client_message_echo 1
[05/15 06:59:31     23s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[05/15 06:59:31     23s] <CMD> set dlgflprecConfigFile /CMC/tools/cadence/INNOVUS21.12.000_lnx86/tools.lnx86/dlApp/run_flprec.cfg
[05/15 06:59:31     23s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[05/15 06:59:31     23s] <CMD> set enc_enable_print_mode_command_reset_options 1
[05/15 06:59:31     23s] <CMD> set init_gnd_net VSS
[05/15 06:59:31     23s] <CMD> set init_io_file ../../mcs4_frame_GPDK045.ioc
[05/15 06:59:31     23s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef}
[05/15 06:59:31     23s] <CMD> set init_mmmc_file ../../release/v0.0.6/WC_BC_GPDK045_mcs4_Analysis.view
[05/15 06:59:31     23s] <CMD> set init_pwr_net VDD
[05/15 06:59:31     23s] <CMD> set init_top_cell mcs4_pad_frame
[05/15 06:59:31     23s] <CMD> set init_verilog ../../release/v0.0.6/mcs4_pad_frame_opt.v
[05/15 06:59:31     23s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 06:59:31     23s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 06:59:31     23s] <CMD> set latch_time_borrow_mode max_borrow
[05/15 06:59:31     23s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[05/15 06:59:31     23s] <CMD> set pegDefaultResScaleFactor 1
[05/15 06:59:31     23s] <CMD> set pegDetailResScaleFactor 1
[05/15 06:59:31     23s] <CMD> set pegEnableDualViewForTQuantus 1
[05/15 06:59:31     23s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 06:59:31     23s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 06:59:31     23s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[05/15 06:59:31     23s] <CMD> set spgUnflattenIlmInCheckPlace 2
[05/15 06:59:31     23s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 06:59:31     23s] <CMD> get_message -id GLOBAL-100 -suppress
[05/15 06:59:31     23s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[05/15 06:59:31     23s] <CMD> set defStreamOutCheckUncolored false
[05/15 06:59:31     23s] <CMD> set init_verilog_tolerate_port_mismatch 0
[05/15 06:59:31     23s] <CMD> set load_netlist_ignore_undefined_cell 1
[05/15 06:59:41     24s] <CMD> init_design
[05/15 06:59:41     24s] #% Begin Load MMMC data ... (date=05/15 06:59:41, mem=653.2M)
[05/15 06:59:41     24s] #% End Load MMMC data ... (date=05/15 06:59:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=653.7M, current mem=653.7M)
[05/15 06:59:41     24s] 
[05/15 06:59:41     24s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[05/15 06:59:41     24s] 
[05/15 06:59:41     24s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[05/15 06:59:41     24s] Set DBUPerIGU to M2 pitch 400.
[05/15 06:59:41     25s] 
[05/15 06:59:41     25s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:41     25s] **WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:41     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:41     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:42     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:42     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:42     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:42     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:42     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:42     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/15 06:59:42     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:42     25s] Type 'man IMPLF-58' for more detail.
[05/15 06:59:42     25s] 
[05/15 06:59:42     25s] Loading LEF file /CMC/kits/cadence/GPDK045/giolib045_v3.3/lef/giolib045_Hemanth.lef ...
[05/15 06:59:42     25s] **WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/15 06:59:42     25s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/15 06:59:42     25s] Type 'man IMPLF-61' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-201' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-201' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-201' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-201' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-201' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-201' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/15 06:59:42     25s] Type 'man IMPLF-200' for more detail.
[05/15 06:59:42     25s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[05/15 06:59:42     25s] To increase the message display limit, refer to the product command reference manual.
[05/15 06:59:42     25s] 
[05/15 06:59:42     25s] viaInitial starts at Thu May 15 06:59:42 2025
viaInitial ends at Thu May 15 06:59:42 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/15 06:59:42     25s] Loading view definition file from ../../release/v0.0.6/WC_BC_GPDK045_mcs4_Analysis.view
[05/15 06:59:42     25s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[05/15 06:59:42     25s] Read 489 cells in library 'slow_vdd1v0' 
[05/15 06:59:42     25s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/giolib045_v3.3/lib/pads_SS_s1vg.lib' ...
[05/15 06:59:42     25s] Read 8 cells in library 'giolib045' 
[05/15 06:59:42     25s] Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
[05/15 06:59:42     25s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:42     26s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
[05/15 06:59:43     26s] Read 16 cells in library 'slow_vdd1v0' 
[05/15 06:59:43     26s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=714.2M, current mem=671.3M)
[05/15 06:59:43     26s] *** End library_loading (cpu=0.02min, real=0.02min, mem=13.5M, fe_cpu=0.43min, fe_real=0.70min, fe_mem=826.0M) ***
[05/15 06:59:43     26s] #% Begin Load netlist data ... (date=05/15 06:59:43, mem=670.5M)
[05/15 06:59:43     26s] *** Begin netlist parsing (mem=826.0M) ***
[05/15 06:59:43     26s] Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 06:59:43     26s] Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 06:59:43     26s] Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 06:59:43     26s] Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
[05/15 06:59:43     26s] Type 'man IMPVL-159' for more detail.
[05/15 06:59:43     26s] Created 513 new cells from 2 timing libraries.
[05/15 06:59:43     26s] Reading netlist ...
[05/15 06:59:43     26s] Backslashed names will retain backslash and a trailing blank character.
[05/15 06:59:43     26s] Reading verilog netlist '../../release/v0.0.6/mcs4_pad_frame_opt.v'
[05/15 06:59:43     26s] 
[05/15 06:59:43     26s] *** Memory Usage v#1 (Current mem = 826.047M, initial mem = 311.355M) ***
[05/15 06:59:43     26s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=826.0M) ***
[05/15 06:59:43     26s] #% End Load netlist data ... (date=05/15 06:59:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=678.6M, current mem=678.6M)
[05/15 06:59:43     26s] Set top cell to mcs4_pad_frame.
[05/15 06:59:43     26s] Hooked 513 DB cells to tlib cells.
[05/15 06:59:43     26s] ** Removed 4 unused lib cells.
[05/15 06:59:43     26s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=687.3M, current mem=687.3M)
[05/15 06:59:43     26s] Starting recursive module instantiation check.
[05/15 06:59:43     26s] No recursion found.
[05/15 06:59:43     26s] Building hierarchical netlist for Cell mcs4_pad_frame ...
[05/15 06:59:43     26s] *** Netlist is unique.
[05/15 06:59:43     26s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[05/15 06:59:43     26s] ** info: there are 601 modules.
[05/15 06:59:43     26s] ** info: there are 1950 stdCell insts.
[05/15 06:59:43     26s] ** info: there are 30 Pad insts.
[05/15 06:59:43     26s] 
[05/15 06:59:43     26s] *** Memory Usage v#1 (Current mem = 881.473M, initial mem = 311.355M) ***
[05/15 06:59:43     26s] Reading IO assignment file "../../mcs4_frame_GPDK045.ioc" ...
[05/15 06:59:43     26s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[05/15 06:59:43     26s] Type 'man IMPFP-4008' for more detail.
[05/15 06:59:43     26s] Adjusting Core to Bottom to: 0.1600.
[05/15 06:59:43     26s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 06:59:43     26s] Type 'man IMPFP-3961' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 06:59:43     26s] Type 'man IMPFP-3961' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 06:59:43     26s] Type 'man IMPFP-3961' for more detail.
[05/15 06:59:43     26s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 06:59:43     26s] Type 'man IMPFP-3961' for more detail.
[05/15 06:59:43     26s] Start create_tracks
[05/15 06:59:43     26s] Set Default Net Delay as 1000 ps.
[05/15 06:59:43     26s] Set Default Net Load as 0.5 pF. 
[05/15 06:59:43     26s] Set Default Input Pin Transition as 0.1 ps.
[05/15 06:59:43     26s] Pre-connect netlist-defined P/G connections...
[05/15 06:59:43     26s]   Updated 5 instances.
[05/15 06:59:44     26s] Extraction setup Started 
[05/15 06:59:44     26s] 
[05/15 06:59:44     26s] Trim Metal Layers:
[05/15 06:59:44     26s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/15 06:59:44     26s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/15 06:59:44     26s] __QRC_SADV_USE_LE__ is set 0
[05/15 06:59:45     27s] Metal Layer Id 1 is Metal1 
[05/15 06:59:45     27s] Metal Layer Id 2 is Metal2 
[05/15 06:59:45     27s] Metal Layer Id 3 is Metal3 
[05/15 06:59:45     27s] Metal Layer Id 4 is Metal4 
[05/15 06:59:45     27s] Metal Layer Id 5 is Metal5 
[05/15 06:59:45     27s] Metal Layer Id 6 is Metal6 
[05/15 06:59:45     27s] Metal Layer Id 7 is Metal7 
[05/15 06:59:45     27s] Metal Layer Id 8 is Metal8 
[05/15 06:59:45     27s] Metal Layer Id 9 is Metal9 
[05/15 06:59:45     27s] Metal Layer Id 10 is Metal10 
[05/15 06:59:45     27s] Metal Layer Id 11 is Metal11 
[05/15 06:59:45     27s] Via Layer Id 33 is Cont 
[05/15 06:59:45     27s] Via Layer Id 34 is Via1 
[05/15 06:59:45     27s] Via Layer Id 35 is Via2 
[05/15 06:59:45     27s] Via Layer Id 36 is Via3 
[05/15 06:59:45     27s] Via Layer Id 37 is Via4 
[05/15 06:59:45     27s] Via Layer Id 38 is Via5 
[05/15 06:59:45     27s] Via Layer Id 39 is Via6 
[05/15 06:59:45     27s] Via Layer Id 40 is Via7 
[05/15 06:59:45     27s] Via Layer Id 41 is Via8 
[05/15 06:59:45     27s] Via Layer Id 42 is Via9 
[05/15 06:59:45     27s] Via Layer Id 43 is Via10 
[05/15 06:59:45     27s] Via Layer Id 44 is Bondpad 
[05/15 06:59:45     27s] 
[05/15 06:59:45     27s] Trim Metal Layers:
[05/15 06:59:45     27s] Generating auto layer map file.
[05/15 06:59:45     27s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/15 06:59:45     27s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/15 06:59:45     27s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/15 06:59:45     27s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/15 06:59:45     27s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/15 06:59:45     27s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/15 06:59:45     27s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/15 06:59:45     27s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/15 06:59:45     27s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/15 06:59:45     27s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/15 06:59:45     27s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/15 06:59:45     27s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/15 06:59:45     27s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/15 06:59:45     27s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/15 06:59:45     27s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/15 06:59:45     27s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/15 06:59:45     27s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/15 06:59:45     27s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/15 06:59:45     27s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/15 06:59:45     27s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/15 06:59:45     27s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/15 06:59:45     27s] Metal Layer Id 1 mapped to 5 
[05/15 06:59:45     27s] Via Layer Id 1 mapped to 6 
[05/15 06:59:45     27s] Metal Layer Id 2 mapped to 7 
[05/15 06:59:45     27s] Via Layer Id 2 mapped to 8 
[05/15 06:59:45     27s] Metal Layer Id 3 mapped to 9 
[05/15 06:59:45     27s] Via Layer Id 3 mapped to 10 
[05/15 06:59:45     27s] Metal Layer Id 4 mapped to 11 
[05/15 06:59:45     27s] Via Layer Id 4 mapped to 12 
[05/15 06:59:45     27s] Metal Layer Id 5 mapped to 13 
[05/15 06:59:45     27s] Via Layer Id 5 mapped to 14 
[05/15 06:59:45     27s] Metal Layer Id 6 mapped to 15 
[05/15 06:59:45     27s] Via Layer Id 6 mapped to 16 
[05/15 06:59:45     27s] Metal Layer Id 7 mapped to 17 
[05/15 06:59:45     27s] Via Layer Id 7 mapped to 18 
[05/15 06:59:45     27s] Metal Layer Id 8 mapped to 19 
[05/15 06:59:45     27s] Via Layer Id 8 mapped to 20 
[05/15 06:59:45     27s] Metal Layer Id 9 mapped to 21 
[05/15 06:59:45     27s] Via Layer Id 9 mapped to 22 
[05/15 06:59:45     27s] Metal Layer Id 10 mapped to 23 
[05/15 06:59:45     27s] Via Layer Id 10 mapped to 24 
[05/15 06:59:45     27s] Metal Layer Id 11 mapped to 25 
[05/15 06:59:45     27s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[05/15 06:59:45     27s] eee: Reading patterns meta data.
[05/15 06:59:45     27s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[05/15 06:59:45     27s] Restore PreRoute Pattern Extraction data failed.
[05/15 06:59:45     27s] Importing multi-corner technology file(s) for preRoute extraction...
[05/15 06:59:45     27s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 06:59:46     28s] Metal Layer Id 1 is Metal1 
[05/15 06:59:46     28s] Metal Layer Id 2 is Metal2 
[05/15 06:59:46     28s] Metal Layer Id 3 is Metal3 
[05/15 06:59:46     28s] Metal Layer Id 4 is Metal4 
[05/15 06:59:46     28s] Metal Layer Id 5 is Metal5 
[05/15 06:59:46     28s] Metal Layer Id 6 is Metal6 
[05/15 06:59:46     28s] Metal Layer Id 7 is Metal7 
[05/15 06:59:46     28s] Metal Layer Id 8 is Metal8 
[05/15 06:59:46     28s] Metal Layer Id 9 is Metal9 
[05/15 06:59:46     28s] Metal Layer Id 10 is Metal10 
[05/15 06:59:46     28s] Metal Layer Id 11 is Metal11 
[05/15 06:59:46     28s] Via Layer Id 33 is Cont 
[05/15 06:59:46     28s] Via Layer Id 34 is Via1 
[05/15 06:59:46     28s] Via Layer Id 35 is Via2 
[05/15 06:59:46     28s] Via Layer Id 36 is Via3 
[05/15 06:59:46     28s] Via Layer Id 37 is Via4 
[05/15 06:59:46     28s] Via Layer Id 38 is Via5 
[05/15 06:59:46     28s] Via Layer Id 39 is Via6 
[05/15 06:59:46     28s] Via Layer Id 40 is Via7 
[05/15 06:59:46     28s] Via Layer Id 41 is Via8 
[05/15 06:59:46     28s] Via Layer Id 42 is Via9 
[05/15 06:59:46     28s] Via Layer Id 43 is Via10 
[05/15 06:59:46     28s] Via Layer Id 44 is Bondpad 
[05/15 06:59:46     28s] 
[05/15 06:59:46     28s] Trim Metal Layers:
[05/15 06:59:46     28s] Generating auto layer map file.
[05/15 06:59:46     28s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[05/15 06:59:46     28s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[05/15 06:59:46     28s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[05/15 06:59:46     28s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[05/15 06:59:46     28s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[05/15 06:59:46     28s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[05/15 06:59:46     28s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[05/15 06:59:46     28s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[05/15 06:59:46     28s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[05/15 06:59:46     28s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[05/15 06:59:46     28s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[05/15 06:59:46     28s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[05/15 06:59:46     28s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[05/15 06:59:46     28s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[05/15 06:59:46     28s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[05/15 06:59:46     28s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[05/15 06:59:46     28s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[05/15 06:59:46     28s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[05/15 06:59:46     28s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[05/15 06:59:46     28s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[05/15 06:59:46     28s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[05/15 06:59:46     28s] Metal Layer Id 1 mapped to 5 
[05/15 06:59:46     28s] Via Layer Id 1 mapped to 6 
[05/15 06:59:46     28s] Metal Layer Id 2 mapped to 7 
[05/15 06:59:46     28s] Via Layer Id 2 mapped to 8 
[05/15 06:59:46     28s] Metal Layer Id 3 mapped to 9 
[05/15 06:59:46     28s] Via Layer Id 3 mapped to 10 
[05/15 06:59:46     28s] Metal Layer Id 4 mapped to 11 
[05/15 06:59:46     28s] Via Layer Id 4 mapped to 12 
[05/15 06:59:46     28s] Metal Layer Id 5 mapped to 13 
[05/15 06:59:46     28s] Via Layer Id 5 mapped to 14 
[05/15 06:59:46     28s] Metal Layer Id 6 mapped to 15 
[05/15 06:59:46     28s] Via Layer Id 6 mapped to 16 
[05/15 06:59:46     28s] Metal Layer Id 7 mapped to 17 
[05/15 06:59:46     28s] Via Layer Id 7 mapped to 18 
[05/15 06:59:46     28s] Metal Layer Id 8 mapped to 19 
[05/15 06:59:46     28s] Via Layer Id 8 mapped to 20 
[05/15 06:59:46     28s] Metal Layer Id 9 mapped to 21 
[05/15 06:59:46     28s] Via Layer Id 9 mapped to 22 
[05/15 06:59:46     28s] Metal Layer Id 10 mapped to 23 
[05/15 06:59:46     28s] Via Layer Id 10 mapped to 24 
[05/15 06:59:46     28s] Metal Layer Id 11 mapped to 25 
[05/15 06:59:49     32s] Completed (cpu: 0:00:05.4 real: 0:00:05.0)
[05/15 06:59:49     32s] Set Shrink Factor to 1.00000
[05/15 06:59:49     32s] Summary of Active RC-Corners : 
[05/15 06:59:49     32s]  
[05/15 06:59:49     32s]  Analysis View: AnalysisView_WC
[05/15 06:59:49     32s]     RC-Corner Name        : RC_Extraction_WC
[05/15 06:59:49     32s]     RC-Corner Index       : 0
[05/15 06:59:49     32s]     RC-Corner Temperature : 25 Celsius
[05/15 06:59:49     32s]     RC-Corner Cap Table   : ''
[05/15 06:59:49     32s]     RC-Corner PreRoute Res Factor         : 1
[05/15 06:59:49     32s]     RC-Corner PreRoute Cap Factor         : 1
[05/15 06:59:49     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/15 06:59:49     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/15 06:59:49     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/15 06:59:49     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/15 06:59:49     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/15 06:59:49     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/15 06:59:49     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/15 06:59:49     32s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/15 06:59:49     32s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/15 06:59:49     32s]  
[05/15 06:59:49     32s]  Analysis View: AnalysisView_BC
[05/15 06:59:49     32s]     RC-Corner Name        : RC_Extraction_BC
[05/15 06:59:49     32s]     RC-Corner Index       : 1
[05/15 06:59:49     32s]     RC-Corner Temperature : 25 Celsius
[05/15 06:59:49     32s]     RC-Corner Cap Table   : ''
[05/15 06:59:49     32s]     RC-Corner PreRoute Res Factor         : 1
[05/15 06:59:49     32s]     RC-Corner PreRoute Cap Factor         : 1
[05/15 06:59:49     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/15 06:59:49     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/15 06:59:49     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/15 06:59:49     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/15 06:59:49     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/15 06:59:49     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/15 06:59:49     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/15 06:59:49     32s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/15 06:59:49     32s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[05/15 06:59:49     32s] Technology file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch' associated with first view 'AnalysisView_WC' will be used as the primary corner for the multi-corner extraction.
[05/15 06:59:49     32s] 
[05/15 06:59:49     32s] Trim Metal Layers:
[05/15 06:59:49     32s] LayerId::1 widthSet size::1
[05/15 06:59:49     32s] LayerId::2 widthSet size::1
[05/15 06:59:49     32s] LayerId::3 widthSet size::1
[05/15 06:59:49     32s] LayerId::4 widthSet size::1
[05/15 06:59:49     32s] LayerId::5 widthSet size::1
[05/15 06:59:49     32s] LayerId::6 widthSet size::1
[05/15 06:59:49     32s] LayerId::7 widthSet size::1
[05/15 06:59:49     32s] LayerId::8 widthSet size::1
[05/15 06:59:49     32s] LayerId::9 widthSet size::1
[05/15 06:59:49     32s] LayerId::10 widthSet size::1
[05/15 06:59:49     32s] LayerId::11 widthSet size::1
[05/15 06:59:49     32s] Updating RC grid for preRoute extraction ...
[05/15 06:59:49     32s] eee: pegSigSF::1.070000
[05/15 06:59:49     32s] Initializing multi-corner resistance tables ...
[05/15 06:59:49     32s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 06:59:49     32s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 06:59:49     32s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 2.500000 ;
[05/15 06:59:49     32s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[05/15 06:59:49     32s] *Info: initialize multi-corner CTS.
[05/15 06:59:49     32s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[05/15 06:59:50     32s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/15 06:59:50     33s] Read 489 cells in library 'fast_vdd1v2' 
[05/15 06:59:50     33s] Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
[05/15 06:59:50     33s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
[05/15 06:59:50     33s] Read 16 cells in library 'fast_vdd1v2' 
[05/15 06:59:50     33s] Ending "SetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=947.1M, current mem=770.1M)
[05/15 06:59:51     33s] Reading timing constraints file '../../release/v0.0.6/mcs4_pad_frame_opt.CM_mcs4_slow.sdc' ...
[05/15 06:59:51     33s] Current (total cpu=0:00:33.5, real=0:00:50.0, peak res=1031.3M, current mem=1031.3M)
[05/15 06:59:51     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.6/mcs4_pad_frame_opt.CM_mcs4_slow.sdc, Line 9).
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.6/mcs4_pad_frame_opt.CM_mcs4_slow.sdc, Line 10).
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.6/mcs4_pad_frame_opt.CM_mcs4_slow.sdc completed, with 2 WARNING
[05/15 06:59:51     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1043.3M, current mem=1043.3M)
[05/15 06:59:51     33s] Current (total cpu=0:00:33.6, real=0:00:50.0, peak res=1043.3M, current mem=1043.3M)
[05/15 06:59:51     33s] Reading timing constraints file '../../release/v0.0.6/mcs4_pad_frame_opt.CM_mcs4_fast.sdc' ...
[05/15 06:59:51     33s] Current (total cpu=0:00:33.7, real=0:00:50.0, peak res=1043.3M, current mem=1043.3M)
[05/15 06:59:51     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.6/mcs4_pad_frame_opt.CM_mcs4_fast.sdc, Line 9).
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.6/mcs4_pad_frame_opt.CM_mcs4_fast.sdc, Line 10).
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] INFO (CTE): Reading of timing constraints file ../../release/v0.0.6/mcs4_pad_frame_opt.CM_mcs4_fast.sdc completed, with 2 WARNING
[05/15 06:59:51     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1043.5M, current mem=1043.5M)
[05/15 06:59:51     33s] Current (total cpu=0:00:33.7, real=0:00:50.0, peak res=1043.5M, current mem=1043.5M)
[05/15 06:59:51     33s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/15 06:59:51     33s] Summary for sequential cells identification: 
[05/15 06:59:51     33s]   Identified SBFF number: 104
[05/15 06:59:51     33s]   Identified MBFF number: 16
[05/15 06:59:51     33s]   Identified SB Latch number: 0
[05/15 06:59:51     33s]   Identified MB Latch number: 0
[05/15 06:59:51     33s]   Not identified SBFF number: 16
[05/15 06:59:51     33s]   Not identified MBFF number: 0
[05/15 06:59:51     33s]   Not identified SB Latch number: 0
[05/15 06:59:51     33s]   Not identified MB Latch number: 0
[05/15 06:59:51     33s]   Number of sequential cells which are not FFs: 32
[05/15 06:59:51     33s] Total number of combinational cells: 327
[05/15 06:59:51     33s] Total number of sequential cells: 168
[05/15 06:59:51     33s] Total number of tristate cells: 10
[05/15 06:59:51     33s] Total number of level shifter cells: 0
[05/15 06:59:51     33s] Total number of power gating cells: 0
[05/15 06:59:51     33s] Total number of isolation cells: 0
[05/15 06:59:51     33s] Total number of power switch cells: 0
[05/15 06:59:51     33s] Total number of pulse generator cells: 0
[05/15 06:59:51     33s] Total number of always on buffers: 0
[05/15 06:59:51     33s] Total number of retention cells: 0
[05/15 06:59:51     33s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/15 06:59:51     33s] Total number of usable buffers: 16
[05/15 06:59:51     33s] List of unusable buffers:
[05/15 06:59:51     33s] Total number of unusable buffers: 0
[05/15 06:59:51     33s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/15 06:59:51     33s] Total number of usable inverters: 19
[05/15 06:59:51     33s] List of unusable inverters:
[05/15 06:59:51     33s] Total number of unusable inverters: 0
[05/15 06:59:51     33s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/15 06:59:51     33s] Total number of identified usable delay cells: 8
[05/15 06:59:51     33s] List of identified unusable delay cells:
[05/15 06:59:51     33s] Total number of identified unusable delay cells: 0
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] TimeStamp Deleting Cell Server Begin ...
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] TimeStamp Deleting Cell Server End ...
[05/15 06:59:51     33s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1064.3M, current mem=1064.3M)
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 06:59:51     33s] Summary for sequential cells identification: 
[05/15 06:59:51     33s]   Identified SBFF number: 104
[05/15 06:59:51     33s]   Identified MBFF number: 16
[05/15 06:59:51     33s]   Identified SB Latch number: 0
[05/15 06:59:51     33s]   Identified MB Latch number: 0
[05/15 06:59:51     33s]   Not identified SBFF number: 16
[05/15 06:59:51     33s]   Not identified MBFF number: 0
[05/15 06:59:51     33s]   Not identified SB Latch number: 0
[05/15 06:59:51     33s]   Not identified MB Latch number: 0
[05/15 06:59:51     33s]   Number of sequential cells which are not FFs: 32
[05/15 06:59:51     33s]  Visiting view : AnalysisView_WC
[05/15 06:59:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 06:59:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 06:59:51     33s]  Visiting view : AnalysisView_BC
[05/15 06:59:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 06:59:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 06:59:51     33s]  Visiting view : AnalysisView_WC
[05/15 06:59:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 06:59:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 06:59:51     33s]  Visiting view : AnalysisView_BC
[05/15 06:59:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 06:59:51     33s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 06:59:51     33s] TLC MultiMap info (StdDelay):
[05/15 06:59:51     33s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 06:59:51     33s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 06:59:51     33s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 06:59:51     33s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 06:59:51     33s]  Setting StdDelay to: 38ps
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 06:59:51     33s] **WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 06:59:51     33s] Type 'man IMPSYC-2' for more detail.
[05/15 06:59:51     33s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 06:59:51     33s] Type 'man IMPSYC-2' for more detail.
[05/15 06:59:51     33s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 06:59:51     33s] Type 'man IMPSYC-2' for more detail.
[05/15 06:59:51     33s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 06:59:51     33s] Type 'man IMPSYC-2' for more detail.
[05/15 06:59:51     33s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[05/15 06:59:51     33s] Type 'man IMPSYC-2' for more detail.
[05/15 06:59:51     33s] 
[05/15 06:59:51     33s] *** Summary of all messages that are not suppressed in this session:
[05/15 06:59:51     33s] Severity  ID               Count  Summary                                  
[05/15 06:59:51     33s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/15 06:59:51     33s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/15 06:59:51     33s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/15 06:59:51     33s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/15 06:59:51     33s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/15 06:59:51     33s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[05/15 06:59:51     33s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[05/15 06:59:51     33s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[05/15 06:59:51     33s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/15 06:59:51     33s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/15 06:59:51     33s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/15 06:59:51     33s] *** Message Summary: 120 warning(s), 0 error(s)
[05/15 06:59:51     33s] 
[05/15 07:00:31     38s] <CMD> setDesignMode -process 45
[05/15 07:00:31     38s] ##  Process: 45            (User Set)               
[05/15 07:00:31     38s] ##     Node: (not set)                           
[05/15 07:00:31     38s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/15 07:00:31     38s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/15 07:00:31     38s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/15 07:00:31     38s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/15 07:00:31     38s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/15 07:00:31     38s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[05/15 07:00:31     38s] <CMD> floorPlan -site CoreSite -r 0.932134096484 0.699918 18.0 18.0 20.01 18.21 -adjustToSite
[05/15 07:00:31     38s] Adjusting Core to Bottom to: 18.2100.
[05/15 07:00:31     38s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 07:00:31     38s] Type 'man IMPFP-3961' for more detail.
[05/15 07:00:31     38s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 07:00:31     38s] Type 'man IMPFP-3961' for more detail.
[05/15 07:00:31     38s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 07:00:31     38s] Type 'man IMPFP-3961' for more detail.
[05/15 07:00:31     38s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/15 07:00:31     38s] Type 'man IMPFP-3961' for more detail.
[05/15 07:00:31     38s] Start create_tracks
[05/15 07:00:31     38s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/15 07:00:31     38s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:00:37     39s] <CMD> fit
[05/15 07:00:37     39s] <CMD> setPlaceMode -place_global_ignore_scan true
[05/15 07:00:37     39s] <CMD> clearGlobalNets
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance g31457 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance g31453 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25875__6161 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25506__5526 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance g31455 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance g31451 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25873__7482 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25511__1705 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance g31458 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance g31454 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25874__4733 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25505__8428 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:37     39s] Pre-connect netlist-defined P/G connections...
[05/15 07:00:37     39s]   Updated 5 instances.
[05/15 07:00:37     39s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 07:00:37     39s] 1977 new pwr-pin connections were made to global net 'VDD'.
[05/15 07:00:37     39s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 07:00:37     39s] 1978 new gnd-pin connections were made to global net 'VSS'.
[05/15 07:00:37     39s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 07:00:37     39s] <CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
[05/15 07:00:37     39s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/15 07:00:37     39s] The ring targets are set to core/block ring wires.
[05/15 07:00:37     39s] addRing command will consider rows while creating rings.
[05/15 07:00:37     39s] addRing command will disallow rings to go over rows.
[05/15 07:00:37     39s] addRing command will ignore shorts while creating rings.
[05/15 07:00:37     39s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/15 07:00:37     39s] #% Begin addRing (date=05/15 07:00:37, mem=1083.5M)
[05/15 07:00:37     39s] 
[05/15 07:00:37     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1260.6M)
[05/15 07:00:37     39s] Ring generation is complete.
[05/15 07:00:37     39s] vias are now being generated.
[05/15 07:00:37     39s] addRing created 8 wires.
[05/15 07:00:37     39s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/15 07:00:37     39s] +--------+----------------+----------------+
[05/15 07:00:37     39s] |  Layer |     Created    |     Deleted    |
[05/15 07:00:37     39s] +--------+----------------+----------------+
[05/15 07:00:37     39s] | Metal1 |        4       |       NA       |
[05/15 07:00:37     39s] |  Via1  |        8       |        0       |
[05/15 07:00:37     39s] | Metal2 |        4       |       NA       |
[05/15 07:00:37     39s] +--------+----------------+----------------+
[05/15 07:00:37     39s] #% End addRing (date=05/15 07:00:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1085.5M, current mem=1085.5M)
[05/15 07:00:37     39s] <CMD> fit
[05/15 07:00:37     39s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/15 07:00:37     39s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[05/15 07:00:37     39s] #% Begin sroute (date=05/15 07:00:37, mem=1085.5M)
[05/15 07:00:37     39s] *** Begin SPECIAL ROUTE on Thu May 15 07:00:37 2025 ***
[05/15 07:00:37     39s] SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/mcs4/4004/pnr_runs/15_05_25_pf
[05/15 07:00:37     39s] SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)
[05/15 07:00:37     39s] 
[05/15 07:00:37     39s] Begin option processing ...
[05/15 07:00:37     39s] srouteConnectPowerBump set to false
[05/15 07:00:37     39s] routeSelectNet set to "VDD VSS"
[05/15 07:00:37     39s] routeSpecial set to true
[05/15 07:00:37     39s] srouteBlockPin set to "useLef"
[05/15 07:00:37     39s] srouteBottomLayerLimit set to 1
[05/15 07:00:37     39s] srouteBottomTargetLayerLimit set to 1
[05/15 07:00:37     39s] srouteConnectConverterPin set to false
[05/15 07:00:37     39s] srouteCrossoverViaBottomLayer set to 1
[05/15 07:00:37     39s] srouteCrossoverViaTopLayer set to 11
[05/15 07:00:37     39s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[05/15 07:00:37     39s] srouteFollowCorePinEnd set to 3
[05/15 07:00:37     39s] srouteJogControl set to "preferWithChanges differentLayer"
[05/15 07:00:37     39s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/15 07:00:37     39s] sroutePadPinAllPorts set to true
[05/15 07:00:37     39s] sroutePreserveExistingRoutes set to true
[05/15 07:00:37     39s] srouteRoutePowerBarPortOnBothDir set to true
[05/15 07:00:37     39s] srouteStopBlockPin set to "nearestTarget"
[05/15 07:00:37     39s] srouteTopLayerLimit set to 11
[05/15 07:00:37     39s] srouteTopTargetLayerLimit set to 11
[05/15 07:00:37     39s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2633.00 megs.
[05/15 07:00:37     39s] 
[05/15 07:00:37     39s] Reading DB technology information...
[05/15 07:00:38     39s] Finished reading DB technology information.
[05/15 07:00:38     39s] Reading floorplan and netlist information...
[05/15 07:00:38     39s] Finished reading floorplan and netlist information.
[05/15 07:00:38     39s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[05/15 07:00:38     40s] Read in 24 layers, 11 routing layers, 1 overlap layer
[05/15 07:00:38     40s] Read in 2 nondefault rules, 0 used
[05/15 07:00:38     40s] Read in 590 macros, 109 used
[05/15 07:00:38     40s] Read in 132 components
[05/15 07:00:38     40s]   102 core components: 102 unplaced, 0 placed, 0 fixed
[05/15 07:00:38     40s]   26 pad components: 0 unplaced, 0 placed, 26 fixed
[05/15 07:00:38     40s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[05/15 07:00:38     40s] Read in 26 logical pins
[05/15 07:00:38     40s] Read in 26 nets
[05/15 07:00:38     40s] Read in 6 special nets, 2 routed
[05/15 07:00:38     40s] Read in 264 terminals
[05/15 07:00:38     40s] 2 nets selected.
[05/15 07:00:38     40s] 
[05/15 07:00:38     40s] Begin power routing ...
[05/15 07:00:38     40s] #create default rule from bind_ndr_rule rule=0x7f337aad47f0 0x7f336ea9c568
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/15 07:00:38     40s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 07:00:38     40s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 07:00:38     40s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/15 07:00:38     40s] CPU time for VDD FollowPin 0 seconds
[05/15 07:00:38     40s] CPU time for VSS FollowPin 0 seconds
[05/15 07:00:38     40s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
[05/15 07:00:38     40s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
[05/15 07:00:47     48s]   Number of IO ports routed: 92  open: 3
[05/15 07:00:47     48s]   Number of Block ports routed: 0
[05/15 07:00:47     48s]   Number of Stripe ports routed: 0
[05/15 07:00:47     48s]   Number of Core ports routed: 380
[05/15 07:00:47     48s]   Number of Pad ports routed: 0
[05/15 07:00:47     48s]   Number of Power Bump ports routed: 0
[05/15 07:00:47     48s]   Number of Pad Ring connections: 12
[05/15 07:00:47     48s]   Number of Followpin connections: 190
[05/15 07:00:47     48s] End power routing: cpu: 0:00:09, real: 0:00:09, peak: 2835.00 megs.
[05/15 07:00:47     48s] 
[05/15 07:00:47     48s] 
[05/15 07:00:47     48s] 
[05/15 07:00:47     48s]  Begin updating DB with routing results ...
[05/15 07:00:47     48s]  Updating DB with 50 via definition ...Extracting standard cell pins and blockage ...... 
[05/15 07:00:47     48s] Pin and blockage extraction finished
[05/15 07:00:47     48s] 
[05/15 07:00:47     48s] 
sroute post-processing starts at Thu May 15 07:00:47 2025
The viaGen is rebuilding shadow vias for net VSS.
[05/15 07:00:47     48s] sroute post-processing ends at Thu May 15 07:00:47 2025

sroute post-processing starts at Thu May 15 07:00:47 2025
The viaGen is rebuilding shadow vias for net VDD.
[05/15 07:00:47     48s] sroute post-processing ends at Thu May 15 07:00:47 2025
sroute created 956 wires.
[05/15 07:00:47     48s] ViaGen created 619 vias, deleted 0 via to avoid violation.
[05/15 07:00:47     48s] +--------+----------------+----------------+
[05/15 07:00:47     48s] |  Layer |     Created    |     Deleted    |
[05/15 07:00:47     48s] +--------+----------------+----------------+
[05/15 07:00:47     48s] | Metal1 |       582      |       NA       |
[05/15 07:00:47     48s] |  Via1  |       428      |        0       |
[05/15 07:00:47     48s] | Metal2 |       111      |       NA       |
[05/15 07:00:47     48s] |  Via2  |       86       |        0       |
[05/15 07:00:47     48s] | Metal3 |       166      |       NA       |
[05/15 07:00:47     48s] |  Via3  |       73       |        0       |
[05/15 07:00:47     48s] | Metal4 |       78       |       NA       |
[05/15 07:00:47     48s] |  Via4  |       32       |        0       |
[05/15 07:00:47     48s] | Metal5 |       19       |       NA       |
[05/15 07:00:47     48s] +--------+----------------+----------------+
[05/15 07:00:47     48s] #% End sroute (date=05/15 07:00:47, total cpu=0:00:09.4, real=0:00:10.0, peak res=1364.5M, current mem=1109.6M)
[05/15 07:00:47     48s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
[05/15 07:00:47     48s] addStripe will allow jog to connect padcore ring and block ring.
[05/15 07:00:47     48s] 
[05/15 07:00:47     48s] Stripes will stop at the boundary of the specified area.
[05/15 07:00:47     48s] When breaking rings, the power planner will consider the existence of blocks.
[05/15 07:00:47     48s] Stripes will not extend to closest target.
[05/15 07:00:47     48s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/15 07:00:47     48s] Stripes will not be created over regions without power planning wires.
[05/15 07:00:47     48s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/15 07:00:47     48s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/15 07:00:47     48s] Offset for stripe breaking is set to 0.
[05/15 07:00:47     48s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/15 07:00:47     49s] #% Begin addStripe (date=05/15 07:00:47, mem=1109.6M)
[05/15 07:00:47     49s] 
[05/15 07:00:47     49s] Initialize fgc environment(mem: 1288.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1288.2M)
[05/15 07:00:47     49s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1288.2M)
[05/15 07:00:47     49s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1288.2M)
[05/15 07:00:47     49s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1288.2M)
[05/15 07:00:47     49s] Starting stripe generation ...
[05/15 07:00:47     49s] Non-Default Mode Option Settings :
[05/15 07:00:47     49s]   NONE
[05/15 07:00:47     49s] Stripe generation is complete.
[05/15 07:00:47     49s] vias are now being generated.
[05/15 07:00:47     49s] addStripe created 2 wires.
[05/15 07:00:47     49s] ViaGen created 970 vias, deleted 0 via to avoid violation.
[05/15 07:00:47     49s] +--------+----------------+----------------+
[05/15 07:00:47     49s] |  Layer |     Created    |     Deleted    |
[05/15 07:00:47     49s] +--------+----------------+----------------+
[05/15 07:00:47     49s] |  Via1  |       194      |        0       |
[05/15 07:00:47     49s] |  Via2  |       194      |        0       |
[05/15 07:00:47     49s] |  Via3  |       194      |        0       |
[05/15 07:00:47     49s] |  Via4  |       194      |        0       |
[05/15 07:00:47     49s] |  Via5  |       194      |        0       |
[05/15 07:00:47     49s] | Metal6 |        2       |       NA       |
[05/15 07:00:47     49s] +--------+----------------+----------------+
[05/15 07:00:47     49s] #% End addStripe (date=05/15 07:00:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1110.6M, current mem=1110.6M)
[05/15 07:00:47     49s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
[05/15 07:00:47     49s] <CMD> setPlaceMode -fp false
[05/15 07:00:47     49s] <CMD> setPlaceMode -place_global_ignore_scan true
[05/15 07:00:47     49s] <CMD> place_design
[05/15 07:00:47     49s] [check_scan_connected]: number of scan connected with missing definition = 130, number of scan = 552, number of sequential = 657, percentage of missing scan cell = 19.79% (130 / 657)
[05/15 07:00:47     49s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 19.79% flops. Placement and timing QoR can be severely impacted in this case!
[05/15 07:00:47     49s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/15 07:00:47     49s] #Start colorize_geometry on Thu May 15 07:00:47 2025
[05/15 07:00:47     49s] #
[05/15 07:00:47     49s] ### Time Record (colorize_geometry) is installed.
[05/15 07:00:47     49s] ### Time Record (Pre Callback) is installed.
[05/15 07:00:47     49s] ### Time Record (Pre Callback) is uninstalled.
[05/15 07:00:47     49s] ### Time Record (DB Import) is installed.
[05/15 07:00:47     49s] ### info: trigger incremental cell import ( 600 new cells ).
[05/15 07:00:47     49s] ### info: trigger incremental reloading library data ( #cell = 600 ).
[05/15 07:00:47     49s] #WARNING (NRDB-166) Boundary for CELL_VIEW mcs4_pad_frame,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[05/15 07:00:48     49s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1336133784 placement=1890705123 pin_access=1 inst_pattern=1
[05/15 07:00:48     49s] ### Time Record (DB Import) is uninstalled.
[05/15 07:00:48     49s] ### Time Record (DB Export) is installed.
[05/15 07:00:48     49s] Extracting standard cell pins and blockage ...... 
[05/15 07:00:48     49s] Pin and blockage extraction finished
[05/15 07:00:48     49s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1336133784 placement=1890705123 pin_access=1 inst_pattern=1
[05/15 07:00:48     49s] ### Time Record (DB Export) is uninstalled.
[05/15 07:00:48     49s] ### Time Record (Post Callback) is installed.
[05/15 07:00:48     49s] ### Time Record (Post Callback) is uninstalled.
[05/15 07:00:48     49s] #
[05/15 07:00:48     49s] #colorize_geometry statistics:
[05/15 07:00:48     49s] #Cpu time = 00:00:00
[05/15 07:00:48     49s] #Elapsed time = 00:00:00
[05/15 07:00:48     49s] #Increased memory = 35.50 (MB)
[05/15 07:00:48     49s] #Total memory = 1146.79 (MB)
[05/15 07:00:48     49s] #Peak memory = 1364.48 (MB)
[05/15 07:00:48     49s] #Number of warnings = 1
[05/15 07:00:48     49s] #Total number of warnings = 17
[05/15 07:00:48     49s] #Number of fails = 0
[05/15 07:00:48     49s] #Total number of fails = 0
[05/15 07:00:48     49s] #Complete colorize_geometry on Thu May 15 07:00:48 2025
[05/15 07:00:48     49s] #
[05/15 07:00:48     49s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 07:00:48     49s] ### Time Record (colorize_geometry) is uninstalled.
[05/15 07:00:48     49s] ### 
[05/15 07:00:48     49s] ###   Scalability Statistics
[05/15 07:00:48     49s] ### 
[05/15 07:00:48     49s] ### ------------------------+----------------+----------------+----------------+
[05/15 07:00:48     49s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/15 07:00:48     49s] ### ------------------------+----------------+----------------+----------------+
[05/15 07:00:48     49s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/15 07:00:48     49s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/15 07:00:48     49s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/15 07:00:48     49s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/15 07:00:48     49s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/15 07:00:48     49s] ### ------------------------+----------------+----------------+----------------+
[05/15 07:00:48     49s] ### 
[05/15 07:00:48     49s] *** Starting placeDesign default flow ***
[05/15 07:00:48     49s] ### Creating LA Mngr. totSessionCpu=0:00:49.7 mem=1332.2M
[05/15 07:00:48     49s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.7 mem=1332.2M
[05/15 07:00:48     49s] *** Start deleteBufferTree ***
[05/15 07:00:48     49s] Info: Detect buffers to remove automatically.
[05/15 07:00:48     49s] Analyzing netlist ...
[05/15 07:00:48     49s] Updating netlist
[05/15 07:00:48     49s] 
[05/15 07:00:48     49s] *summary: 76 instances (buffers/inverters) removed
[05/15 07:00:48     49s] *** Finish deleteBufferTree (0:00:00.3) ***
[05/15 07:00:48     49s] 
[05/15 07:00:48     49s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:00:48     49s] 
[05/15 07:00:48     49s] TimeStamp Deleting Cell Server End ...
[05/15 07:00:48     50s] **INFO: Enable pre-place timing setting for timing analysis
[05/15 07:00:48     50s] Set Using Default Delay Limit as 101.
[05/15 07:00:48     50s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/15 07:00:48     50s] Set Default Net Delay as 0 ps.
[05/15 07:00:48     50s] Set Default Net Load as 0 pF. 
[05/15 07:00:48     50s] **INFO: Analyzing IO path groups for slack adjustment
[05/15 07:00:48     50s] Effort level <high> specified for reg2reg_tmp.23754 path_group
[05/15 07:00:48     50s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:00:49     50s] AAE DB initialization (MEM=1364.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 07:00:49     50s] #################################################################################
[05/15 07:00:49     50s] # Design Stage: PreRoute
[05/15 07:00:49     50s] # Design Name: mcs4_pad_frame
[05/15 07:00:49     50s] # Design Mode: 45nm
[05/15 07:00:49     50s] # Analysis Mode: MMMC Non-OCV 
[05/15 07:00:49     50s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:00:49     50s] # Signoff Settings: SI Off 
[05/15 07:00:49     50s] #################################################################################
[05/15 07:00:49     50s] Calculate delays in Single mode...
[05/15 07:00:49     50s] Calculate delays in Single mode...
[05/15 07:00:49     50s] Topological Sorting (REAL = 0:00:00.0, MEM = 1364.1M, InitMEM = 1364.1M)
[05/15 07:00:49     50s] Start delay calculation (fullDC) (1 T). (MEM=1364.07)
[05/15 07:00:49     50s] siFlow : Timing analysis mode is single, using late cdB files
[05/15 07:00:49     50s] Start AAE Lib Loading. (MEM=1375.68)
[05/15 07:00:49     50s] End AAE Lib Loading. (MEM=1394.76 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 07:00:49     50s] End AAE Lib Interpolated Model. (MEM=1394.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:00:49     51s] Total number of fetched objects 1907
[05/15 07:00:50     51s] Total number of fetched objects 1907
[05/15 07:00:50     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:00:50     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:00:50     51s] End delay calculation. (MEM=1501.69 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 07:00:50     51s] End delay calculation (fullDC). (MEM=1465.07 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:00:50     51s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1465.1M) ***
[05/15 07:00:50     51s] **INFO: Disable pre-place timing setting for timing analysis
[05/15 07:00:50     51s] Set Using Default Delay Limit as 1000.
[05/15 07:00:50     51s] Set Default Net Delay as 1000 ps.
[05/15 07:00:50     51s] Set Default Net Load as 0.5 pF. 
[05/15 07:00:50     51s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/15 07:00:50     51s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1455.5M, EPOCH TIME: 1747306850.449397
[05/15 07:00:50     51s] Deleted 0 physical inst  (cell - / prefix -).
[05/15 07:00:50     51s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1455.5M, EPOCH TIME: 1747306850.449831
[05/15 07:00:50     51s] INFO: #ExclusiveGroups=0
[05/15 07:00:50     51s] INFO: There are no Exclusive Groups.
[05/15 07:00:50     51s] *** Starting "NanoPlace(TM) placement v#8 (mem=1455.5M)" ...
[05/15 07:00:50     51s] Wait...
[05/15 07:00:52     53s] *** Build Buffered Sizing Timing Model
[05/15 07:00:52     53s] (cpu=0:00:01.9 mem=1463.5M) ***
[05/15 07:00:52     53s] *** Build Virtual Sizing Timing Model
[05/15 07:00:52     53s] (cpu=0:00:02.0 mem=1463.5M) ***
[05/15 07:00:52     53s] No user-set net weight.
[05/15 07:00:52     53s] Net fanout histogram:
[05/15 07:00:52     53s] 2		: 759 (40.0%) nets
[05/15 07:00:52     53s] 3		: 667 (35.2%) nets
[05/15 07:00:52     53s] 4     -	14	: 440 (23.2%) nets
[05/15 07:00:52     53s] 15    -	39	: 25 (1.3%) nets
[05/15 07:00:52     53s] 40    -	79	: 1 (0.1%) nets
[05/15 07:00:52     53s] 80    -	159	: 4 (0.2%) nets
[05/15 07:00:52     53s] 160   -	319	: 0 (0.0%) nets
[05/15 07:00:52     53s] 320   -	639	: 0 (0.0%) nets
[05/15 07:00:52     53s] 640   -	1279	: 1 (0.1%) nets
[05/15 07:00:52     53s] 1280  -	2559	: 0 (0.0%) nets
[05/15 07:00:52     53s] 2560  -	5119	: 0 (0.0%) nets
[05/15 07:00:52     53s] 5120+		: 0 (0.0%) nets
[05/15 07:00:52     53s] no activity file in design. spp won't run.
[05/15 07:00:52     53s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[05/15 07:00:52     53s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/15 07:00:52     53s] Define the scan chains before using this option.
[05/15 07:00:52     53s] Type 'man IMPSP-9042' for more detail.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance g31457 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance g31453 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[3] is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25875__6161 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25506__5526 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance g31455 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance g31451 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[2] is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25873__7482 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25511__1705 is connected to ground net mcs4_core_data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance g31458 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance g31454 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_1_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Q of instance mcs4_core_rom_0_data_out_reg[1] is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25874__4733 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] **WARN: (IMPDB-2078):	Output pin Y of instance mcs4_core_g25505__8428 is connected to ground net mcs4_core_data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:00:52     53s] z: 2, totalTracks: 1
[05/15 07:00:52     53s] z: 4, totalTracks: 1
[05/15 07:00:52     53s] z: 6, totalTracks: 1
[05/15 07:00:52     53s] z: 8, totalTracks: 1
[05/15 07:00:52     53s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:00:52     53s] All LLGs are deleted
[05/15 07:00:52     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1463.5M, EPOCH TIME: 1747306852.627694
[05/15 07:00:52     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1463.5M, EPOCH TIME: 1747306852.628275
[05/15 07:00:52     53s] # Building mcs4_pad_frame llgBox search-tree.
[05/15 07:00:52     53s] #std cell=1874 (0 fixed + 1874 movable) #buf cell=9 #inv cell=89 #block=0 (0 floating + 0 preplaced)
[05/15 07:00:52     53s] #ioInst=30 #net=1897 #term=7525 #term/net=3.97, #fixedIo=30, #floatIo=0, #fixedPin=21, #floatPin=0
[05/15 07:00:52     53s] stdCell: 1874 single + 0 double + 0 multi
[05/15 07:00:52     53s] Total standard cell length = 4.4334 (mm), area = 0.0076 (mm^2)
[05/15 07:00:52     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1463.5M, EPOCH TIME: 1747306852.634586
[05/15 07:00:52     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1463.5M, EPOCH TIME: 1747306852.636056
[05/15 07:00:52     53s] Core basic site is CoreSite
[05/15 07:00:52     54s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1463.5M, EPOCH TIME: 1747306852.660023
[05/15 07:00:52     54s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1463.5M, EPOCH TIME: 1747306852.660582
[05/15 07:00:52     54s] Use non-trimmed site array because memory saving is not enough.
[05/15 07:00:52     54s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:00:52     54s] SiteArray: use 1,548,288 bytes
[05/15 07:00:52     54s] SiteArray: current memory after site array memory allocation 1464.9M
[05/15 07:00:52     54s] SiteArray: FP blocked sites are writable
[05/15 07:00:52     54s] Estimated cell power/ground rail width = 0.160 um
[05/15 07:00:52     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:00:52     54s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1464.9M, EPOCH TIME: 1747306852.670070
[05/15 07:00:52     54s] Process 1522 wires and vias for routing blockage and capacity analysis
[05/15 07:00:52     54s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1464.9M, EPOCH TIME: 1747306852.671863
[05/15 07:00:52     54s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1464.9M, EPOCH TIME: 1747306852.674594
[05/15 07:00:52     54s] 
[05/15 07:00:52     54s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:00:52     54s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:1464.9M, EPOCH TIME: 1747306852.676597
[05/15 07:00:52     54s] 
[05/15 07:00:52     54s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:00:52     54s] Average module density = 0.061.
[05/15 07:00:52     54s] Density for the design = 0.061.
[05/15 07:00:52     54s]        = stdcell_area 22167 sites (7581 um^2) / alloc_area 360801 sites (123394 um^2).
[05/15 07:00:52     54s] Pin Density = 0.02086.
[05/15 07:00:52     54s]             = total # of pins 7525 / total area 360801.
[05/15 07:00:52     54s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1464.9M, EPOCH TIME: 1747306852.683992
[05/15 07:00:52     54s] Identified 6 spare or floating instances, with no clusters.
[05/15 07:00:52     54s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.016, MEM:1464.9M, EPOCH TIME: 1747306852.700080
[05/15 07:00:52     54s] OPERPROF: Starting pre-place ADS at level 1, MEM:1464.9M, EPOCH TIME: 1747306852.700966
[05/15 07:00:52     54s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1464.9M, EPOCH TIME: 1747306852.711265
[05/15 07:00:52     54s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1464.9M, EPOCH TIME: 1747306852.711418
[05/15 07:00:52     54s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1464.9M, EPOCH TIME: 1747306852.711578
[05/15 07:00:52     54s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1464.9M, EPOCH TIME: 1747306852.711639
[05/15 07:00:52     54s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1464.9M, EPOCH TIME: 1747306852.711693
[05/15 07:00:52     54s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1464.9M, EPOCH TIME: 1747306852.712314
[05/15 07:00:52     54s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1464.9M, EPOCH TIME: 1747306852.712413
[05/15 07:00:52     54s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1464.9M, EPOCH TIME: 1747306852.712584
[05/15 07:00:52     54s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1464.9M, EPOCH TIME: 1747306852.712640
[05/15 07:00:52     54s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1464.9M, EPOCH TIME: 1747306852.712861
[05/15 07:00:52     54s] ADSU 0.061 -> 0.061. site 360801.000 -> 360801.000. GS 13.680
[05/15 07:00:52     54s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.018, MEM:1464.9M, EPOCH TIME: 1747306852.719346
[05/15 07:00:52     54s] OPERPROF: Starting spMPad at level 1, MEM:1434.9M, EPOCH TIME: 1747306852.720039
[05/15 07:00:52     54s] OPERPROF:   Starting spContextMPad at level 2, MEM:1434.9M, EPOCH TIME: 1747306852.722633
[05/15 07:00:52     54s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1434.9M, EPOCH TIME: 1747306852.722750
[05/15 07:00:52     54s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.003, MEM:1434.9M, EPOCH TIME: 1747306852.722813
[05/15 07:00:52     54s] Initial padding reaches pin density 0.468 for top
[05/15 07:00:52     54s] InitPadU 0.061 -> 0.078 for top
[05/15 07:00:52     54s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1436.4M, EPOCH TIME: 1747306852.757830
[05/15 07:00:52     54s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.005, MEM:1436.4M, EPOCH TIME: 1747306852.763230
[05/15 07:00:52     54s] === lastAutoLevel = 9 
[05/15 07:00:52     54s] OPERPROF: Starting spInitNetWt at level 1, MEM:1436.4M, EPOCH TIME: 1747306852.769371
[05/15 07:00:52     54s] no activity file in design. spp won't run.
[05/15 07:00:52     54s] [spp] 0
[05/15 07:00:52     54s] [adp] 0:1:1:3
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin g31458/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin g31457/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin g31455/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin g31454/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin g31453/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin g31451/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[1] /Q is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[2] /Q is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_0_data_out_reg[3] /Q is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[1] /Q is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[2] /Q is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:52     54s] **WARN: (IMPDC-348):	The output pin \mcs4_core_rom_1_data_out_reg[3] /Q is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25505__8428/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25506__5526/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25511__1705/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25873__7482/Y is connected to power/ground net mcs4_core_data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25874__4733/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (IMPDC-348):	The output pin mcs4_core_g25875__6161/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (IMPDC-348):	The output pin g31458/Y is connected to power/ground net mcs4_core_data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (IMPDC-348):	The output pin g31457/Y is connected to power/ground net mcs4_core_data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[05/15 07:00:53     54s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[05/15 07:00:53     54s] To increase the message display limit, refer to the product command reference manual.
[05/15 07:00:53     54s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.540, REAL:0.610, MEM:1472.7M, EPOCH TIME: 1747306853.379382
[05/15 07:00:53     54s] Clock gating cells determined by native netlist tracing.
[05/15 07:00:53     54s] no activity file in design. spp won't run.
[05/15 07:00:53     54s] no activity file in design. spp won't run.
[05/15 07:00:53     54s] Effort level <high> specified for reg2reg path_group
[05/15 07:00:53     54s] OPERPROF: Starting npMain at level 1, MEM:1475.7M, EPOCH TIME: 1747306853.649222
[05/15 07:00:54     54s] OPERPROF:   Starting npPlace at level 2, MEM:1483.7M, EPOCH TIME: 1747306854.657018
[05/15 07:00:54     54s] Iteration  1: Total net bbox = 7.464e+03 (3.90e+03 3.56e+03)
[05/15 07:00:54     54s]               Est.  stn bbox = 9.244e+03 (5.03e+03 4.21e+03)
[05/15 07:00:54     54s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1488.7M
[05/15 07:00:54     54s] Iteration  2: Total net bbox = 7.464e+03 (3.90e+03 3.56e+03)
[05/15 07:00:54     54s]               Est.  stn bbox = 9.244e+03 (5.03e+03 4.21e+03)
[05/15 07:00:54     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1488.7M
[05/15 07:00:54     54s] exp_mt_sequential is set from setPlaceMode option to 1
[05/15 07:00:54     54s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/15 07:00:54     54s] place_exp_mt_interval set to default 32
[05/15 07:00:54     54s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/15 07:00:55     55s] Iteration  3: Total net bbox = 6.237e+03 (3.27e+03 2.97e+03)
[05/15 07:00:55     55s]               Est.  stn bbox = 9.497e+03 (4.96e+03 4.54e+03)
[05/15 07:00:55     55s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1492.8M
[05/15 07:00:55     55s] Total number of setup views is 2.
[05/15 07:00:55     55s] Total number of active setup views is 1.
[05/15 07:00:55     55s] Active setup views:
[05/15 07:00:55     55s]     AnalysisView_WC
[05/15 07:00:55     55s] Iteration  4: Total net bbox = 5.509e+03 (2.94e+03 2.57e+03)
[05/15 07:00:55     55s]               Est.  stn bbox = 8.602e+03 (4.54e+03 4.06e+03)
[05/15 07:00:55     55s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1524.3M
[05/15 07:00:55     55s] Total number of setup views is 1.
[05/15 07:00:55     55s] Total number of active setup views is 1.
[05/15 07:00:55     55s] Active setup views:
[05/15 07:00:55     55s]     AnalysisView_WC
[05/15 07:00:55     55s] Iteration  5: Total net bbox = 6.006e+03 (2.77e+03 3.24e+03)
[05/15 07:00:55     55s]               Est.  stn bbox = 9.217e+03 (4.36e+03 4.85e+03)
[05/15 07:00:55     55s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1524.3M
[05/15 07:00:55     55s] OPERPROF:   Finished npPlace at level 2, CPU:1.060, REAL:1.306, MEM:1524.3M, EPOCH TIME: 1747306855.963086
[05/15 07:00:55     55s] OPERPROF: Finished npMain at level 1, CPU:1.070, REAL:2.317, MEM:1524.3M, EPOCH TIME: 1747306855.965743
[05/15 07:00:55     55s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1524.3M, EPOCH TIME: 1747306855.974520
[05/15 07:00:55     55s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 07:00:55     55s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.005, MEM:1524.3M, EPOCH TIME: 1747306855.979539
[05/15 07:00:55     55s] OPERPROF: Starting npMain at level 1, MEM:1524.3M, EPOCH TIME: 1747306855.980386
[05/15 07:00:56     55s] OPERPROF:   Starting npPlace at level 2, MEM:1524.3M, EPOCH TIME: 1747306856.014620
[05/15 07:00:56     56s] Total number of setup views is 1.
[05/15 07:00:56     56s] Total number of active setup views is 1.
[05/15 07:00:56     56s] Active setup views:
[05/15 07:00:56     56s]     AnalysisView_WC
[05/15 07:00:57     56s] Iteration  6: Total net bbox = 1.590e+04 (7.72e+03 8.18e+03)
[05/15 07:00:57     56s]               Est.  stn bbox = 2.110e+04 (1.01e+04 1.10e+04)
[05/15 07:00:57     56s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1525.0M
[05/15 07:00:57     56s] OPERPROF:   Finished npPlace at level 2, CPU:0.830, REAL:1.044, MEM:1525.0M, EPOCH TIME: 1747306857.059109
[05/15 07:00:57     56s] OPERPROF: Finished npMain at level 1, CPU:0.860, REAL:1.087, MEM:1525.0M, EPOCH TIME: 1747306857.067491
[05/15 07:00:57     56s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1525.0M, EPOCH TIME: 1747306857.067938
[05/15 07:00:57     56s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 07:00:57     56s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1525.0M, EPOCH TIME: 1747306857.070771
[05/15 07:00:57     56s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1525.0M, EPOCH TIME: 1747306857.070891
[05/15 07:00:57     56s] Starting Early Global Route rough congestion estimation: mem = 1525.0M
[05/15 07:00:57     56s] (I)      ==================== Layers =====================
[05/15 07:00:57     56s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:00:57     56s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:00:57     56s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:00:57     56s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:00:57     56s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:00:57     56s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:00:57     56s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:00:57     56s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:00:57     56s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:00:57     56s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:00:57     56s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:00:57     56s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:00:57     56s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:00:57     56s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:00:57     56s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:00:57     56s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:00:57     56s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:00:57     56s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:00:57     56s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:00:57     56s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:00:57     56s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:00:57     56s] (I)      Started Import and model ( Curr Mem: 1525.02 MB )
[05/15 07:00:57     56s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:00:57     56s] (I)      == Non-default Options ==
[05/15 07:00:57     56s] (I)      Print mode                                         : 2
[05/15 07:00:57     56s] (I)      Stop if highly congested                           : false
[05/15 07:00:57     56s] (I)      Maximum routing layer                              : 11
[05/15 07:00:57     56s] (I)      Assign partition pins                              : false
[05/15 07:00:57     56s] (I)      Support large GCell                                : true
[05/15 07:00:57     56s] (I)      Number of threads                                  : 1
[05/15 07:00:57     56s] (I)      Number of rows per GCell                           : 13
[05/15 07:00:57     56s] (I)      Max num rows per GCell                             : 32
[05/15 07:00:57     56s] (I)      Method to set GCell size                           : row
[05/15 07:00:57     56s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:00:57     56s] (I)      Use row-based GCell size
[05/15 07:00:57     56s] (I)      Use row-based GCell align
[05/15 07:00:57     56s] (I)      layer 0 area = 80000
[05/15 07:00:57     56s] (I)      layer 1 area = 80000
[05/15 07:00:57     56s] (I)      layer 2 area = 80000
[05/15 07:00:57     56s] (I)      layer 3 area = 80000
[05/15 07:00:57     56s] (I)      layer 4 area = 80000
[05/15 07:00:57     56s] (I)      layer 5 area = 80000
[05/15 07:00:57     56s] (I)      layer 6 area = 80000
[05/15 07:00:57     56s] (I)      layer 7 area = 80000
[05/15 07:00:57     56s] (I)      layer 8 area = 80000
[05/15 07:00:57     56s] (I)      layer 9 area = 400000
[05/15 07:00:57     56s] (I)      layer 10 area = 400000
[05/15 07:00:57     56s] (I)      GCell unit size   : 3420
[05/15 07:00:57     56s] (I)      GCell multiplier  : 13
[05/15 07:00:57     56s] (I)      GCell row height  : 3420
[05/15 07:00:57     56s] (I)      Actual row height : 3420
[05/15 07:00:57     56s] (I)      GCell align ref   : 616000 616420
[05/15 07:00:57     56s] [NR-eGR] Track table information for default rule: 
[05/15 07:00:57     56s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:00:57     56s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:00:57     56s] (I)      ==================== Default via =====================
[05/15 07:00:57     56s] (I)      +----+------------------+----------------------------+
[05/15 07:00:57     56s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:00:57     56s] (I)      +----+------------------+----------------------------+
[05/15 07:00:57     56s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:00:57     56s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:00:57     56s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:00:57     56s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:00:57     56s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:00:57     56s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:00:57     56s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:00:57     56s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:00:57     56s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:00:57     56s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:00:57     56s] (I)      +----+------------------+----------------------------+
[05/15 07:00:57     56s] [NR-eGR] Read 2906 PG shapes
[05/15 07:00:57     56s] [NR-eGR] Read 0 clock shapes
[05/15 07:00:57     56s] [NR-eGR] Read 0 other shapes
[05/15 07:00:57     56s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:00:57     56s] [NR-eGR] #Instance Blockages : 640
[05/15 07:00:57     56s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:00:57     56s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:00:57     56s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:00:57     56s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:00:57     56s] [NR-eGR] #Other Blockages    : 0
[05/15 07:00:57     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:00:57     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 07:00:57     56s] [NR-eGR] Read 1897 nets ( ignored 0 )
[05/15 07:00:57     56s] (I)      early_global_route_priority property id does not exist.
[05/15 07:00:57     56s] (I)      Read Num Blocks=3546  Num Prerouted Wires=0  Num CS=0
[05/15 07:00:57     56s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:00:57     56s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:00:57     56s] (I)      Number of ignored nets                =      0
[05/15 07:00:57     56s] (I)      Number of connected nets              =      0
[05/15 07:00:57     56s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 07:00:57     56s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 07:00:57     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:00:57     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:00:57     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:00:57     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:00:57     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:00:57     56s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:00:57     56s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:00:57     56s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 07:00:57     56s] (I)      Ndr track 0 does not exist
[05/15 07:00:57     56s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:00:57     56s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:00:57     56s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:00:57     56s] (I)      Site width          :   400  (dbu)
[05/15 07:00:57     56s] (I)      Row height          :  3420  (dbu)
[05/15 07:00:57     56s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:00:57     56s] (I)      GCell width         : 44460  (dbu)
[05/15 07:00:57     56s] (I)      GCell height        : 44460  (dbu)
[05/15 07:00:57     56s] (I)      Grid                :    45    43    11
[05/15 07:00:57     56s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:00:57     56s] (I)      Vertical capacity   :     0 44460     0 44460     0 44460     0 44460     0 44460     0
[05/15 07:00:57     56s] (I)      Horizontal capacity :     0     0 44460     0 44460     0 44460     0 44460     0 44460
[05/15 07:00:57     56s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:00:57     56s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:00:57     56s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:00:57     56s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:00:57     56s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:00:57     56s] (I)      Num tracks per GCell: 185.25 111.15 117.00 111.15 117.00 111.15 117.00 111.15 117.00 44.46 46.80
[05/15 07:00:57     56s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:00:57     56s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:00:57     56s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:00:57     56s] (I)      --------------------------------------------------------
[05/15 07:00:57     56s] 
[05/15 07:00:57     56s] [NR-eGR] ============ Routing rule table ============
[05/15 07:00:57     56s] [NR-eGR] Rule id: 0  Nets: 1876
[05/15 07:00:57     56s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:00:57     56s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:00:57     56s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:00:57     56s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:00:57     56s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:00:57     56s] [NR-eGR] ========================================
[05/15 07:00:57     56s] [NR-eGR] 
[05/15 07:00:57     56s] (I)      =============== Blocked Tracks ===============
[05/15 07:00:57     56s] (I)      +-------+---------+----------+---------------+
[05/15 07:00:57     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:00:57     56s] (I)      +-------+---------+----------+---------------+
[05/15 07:00:57     56s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:00:57     56s] (I)      |     2 |  215000 |    12595 |         5.86% |
[05/15 07:00:57     56s] (I)      |     3 |  222615 |     7581 |         3.41% |
[05/15 07:00:57     56s] (I)      |     4 |  215000 |    23088 |        10.74% |
[05/15 07:00:57     56s] (I)      |     5 |  222615 |     5298 |         2.38% |
[05/15 07:00:57     56s] (I)      |     6 |  215000 |      128 |         0.06% |
[05/15 07:00:57     56s] (I)      |     7 |  222615 |        0 |         0.00% |
[05/15 07:00:57     56s] (I)      |     8 |  215000 |        0 |         0.00% |
[05/15 07:00:57     56s] (I)      |     9 |  222615 |        0 |         0.00% |
[05/15 07:00:57     56s] (I)      |    10 |   85957 |        0 |         0.00% |
[05/15 07:00:57     56s] (I)      |    11 |   89010 |      201 |         0.23% |
[05/15 07:00:57     56s] (I)      +-------+---------+----------+---------------+
[05/15 07:00:57     56s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.08 sec, Curr Mem: 1525.02 MB )
[05/15 07:00:57     56s] (I)      Reset routing kernel
[05/15 07:00:57     56s] (I)      numLocalWires=9737  numGlobalNetBranches=2261  numLocalNetBranches=2631
[05/15 07:00:57     56s] (I)      totalPins=7483  totalGlobalPin=1249 (16.69%)
[05/15 07:00:57     56s] (I)      total 2D Cap : 1893582 = (970867 H, 922715 V)
[05/15 07:00:57     56s] (I)      
[05/15 07:00:57     56s] (I)      ============  Phase 1a Route ============
[05/15 07:00:57     56s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 07:00:57     56s] (I)      Usage: 855 = (403 H, 452 V) = (0.04% H, 0.05% V) = (8.959e+03um H, 1.005e+04um V)
[05/15 07:00:57     56s] (I)      
[05/15 07:00:57     56s] (I)      ============  Phase 1b Route ============
[05/15 07:00:57     56s] (I)      Usage: 855 = (403 H, 452 V) = (0.04% H, 0.05% V) = (8.959e+03um H, 1.005e+04um V)
[05/15 07:00:57     56s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/15 07:00:57     56s] 
[05/15 07:00:57     56s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:00:57     56s] Finished Early Global Route rough congestion estimation: mem = 1525.0M
[05/15 07:00:57     56s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.183, MEM:1525.0M, EPOCH TIME: 1747306857.253727
[05/15 07:00:57     56s] earlyGlobalRoute rough estimation gcell size 13 row height
[05/15 07:00:57     56s] OPERPROF: Starting CDPad at level 1, MEM:1525.0M, EPOCH TIME: 1747306857.253952
[05/15 07:00:57     56s] CDPadU 0.078 -> 0.074. R=0.061, N=1874, GS=22.230
[05/15 07:00:57     56s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.020, MEM:1525.0M, EPOCH TIME: 1747306857.273865
[05/15 07:00:57     56s] OPERPROF: Starting npMain at level 1, MEM:1525.0M, EPOCH TIME: 1747306857.277664
[05/15 07:00:57     56s] OPERPROF:   Starting npPlace at level 2, MEM:1525.0M, EPOCH TIME: 1747306857.297327
[05/15 07:00:57     56s] Total number of setup views is 1.
[05/15 07:00:57     56s] Total number of active setup views is 1.
[05/15 07:00:57     56s] Active setup views:
[05/15 07:00:57     56s]     AnalysisView_WC
[05/15 07:00:57     56s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.049, MEM:1527.8M, EPOCH TIME: 1747306857.346072
[05/15 07:00:57     56s] OPERPROF: Finished npMain at level 1, CPU:0.070, REAL:0.078, MEM:1527.8M, EPOCH TIME: 1747306857.356058
[05/15 07:00:57     56s] Global placement CDP skipped at cutLevel 7.
[05/15 07:00:57     56s] Iteration  7: Total net bbox = 1.822e+04 (9.79e+03 8.44e+03)
[05/15 07:00:57     56s]               Est.  stn bbox = 2.351e+04 (1.23e+04 1.12e+04)
[05/15 07:00:57     56s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1527.8M
[05/15 07:00:57     57s] 
[05/15 07:00:57     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:00:57     57s] TLC MultiMap info (StdDelay):
[05/15 07:00:57     57s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:00:57     57s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:00:57     57s]  Setting StdDelay to: 38ps
[05/15 07:00:57     57s] 
[05/15 07:00:57     57s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:00:57     57s] nrCritNet: 0.00% ( 0 / 1897 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 07:00:57     57s] nrCritNet: 0.00% ( 0 / 1897 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 07:00:57     57s] Iteration  8: Total net bbox = 1.822e+04 (9.79e+03 8.44e+03)
[05/15 07:00:57     57s]               Est.  stn bbox = 2.351e+04 (1.23e+04 1.12e+04)
[05/15 07:00:57     57s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1527.8M
[05/15 07:00:57     57s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1527.8M, EPOCH TIME: 1747306857.866562
[05/15 07:00:57     57s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 07:00:57     57s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1527.8M, EPOCH TIME: 1747306857.870010
[05/15 07:00:57     57s] OPERPROF: Starting npMain at level 1, MEM:1527.8M, EPOCH TIME: 1747306857.870711
[05/15 07:00:57     57s] OPERPROF:   Starting npPlace at level 2, MEM:1527.8M, EPOCH TIME: 1747306857.895263
[05/15 07:00:57     57s] Total number of setup views is 1.
[05/15 07:00:57     57s] Total number of active setup views is 1.
[05/15 07:00:57     57s] Active setup views:
[05/15 07:00:57     57s]     AnalysisView_WC
[05/15 07:00:58     58s] OPERPROF:   Finished npPlace at level 2, CPU:0.950, REAL:1.016, MEM:1527.8M, EPOCH TIME: 1747306858.911674
[05/15 07:00:58     58s] OPERPROF: Finished npMain at level 1, CPU:0.980, REAL:1.051, MEM:1527.8M, EPOCH TIME: 1747306858.921828
[05/15 07:00:58     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1527.8M, EPOCH TIME: 1747306858.922278
[05/15 07:00:58     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 07:00:58     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1527.8M, EPOCH TIME: 1747306858.925157
[05/15 07:00:58     58s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1527.8M, EPOCH TIME: 1747306858.925265
[05/15 07:00:58     58s] Starting Early Global Route rough congestion estimation: mem = 1527.8M
[05/15 07:00:58     58s] (I)      ==================== Layers =====================
[05/15 07:00:58     58s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:00:58     58s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:00:58     58s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:00:58     58s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:00:58     58s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:00:58     58s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:00:58     58s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:00:58     58s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:00:58     58s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:00:58     58s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:00:58     58s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:00:58     58s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:00:58     58s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:00:58     58s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:00:58     58s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:00:58     58s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:00:58     58s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:00:58     58s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:00:58     58s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:00:58     58s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:00:58     58s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:00:58     58s] (I)      Started Import and model ( Curr Mem: 1527.76 MB )
[05/15 07:00:58     58s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:00:58     58s] (I)      == Non-default Options ==
[05/15 07:00:58     58s] (I)      Print mode                                         : 2
[05/15 07:00:58     58s] (I)      Stop if highly congested                           : false
[05/15 07:00:58     58s] (I)      Maximum routing layer                              : 11
[05/15 07:00:58     58s] (I)      Assign partition pins                              : false
[05/15 07:00:58     58s] (I)      Support large GCell                                : true
[05/15 07:00:58     58s] (I)      Number of threads                                  : 1
[05/15 07:00:58     58s] (I)      Number of rows per GCell                           : 7
[05/15 07:00:58     58s] (I)      Max num rows per GCell                             : 32
[05/15 07:00:58     58s] (I)      Method to set GCell size                           : row
[05/15 07:00:58     58s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:00:58     58s] (I)      Use row-based GCell size
[05/15 07:00:58     58s] (I)      Use row-based GCell align
[05/15 07:00:58     58s] (I)      layer 0 area = 80000
[05/15 07:00:58     58s] (I)      layer 1 area = 80000
[05/15 07:00:58     58s] (I)      layer 2 area = 80000
[05/15 07:00:58     58s] (I)      layer 3 area = 80000
[05/15 07:00:58     58s] (I)      layer 4 area = 80000
[05/15 07:00:58     58s] (I)      layer 5 area = 80000
[05/15 07:00:58     58s] (I)      layer 6 area = 80000
[05/15 07:00:58     58s] (I)      layer 7 area = 80000
[05/15 07:00:58     58s] (I)      layer 8 area = 80000
[05/15 07:00:58     58s] (I)      layer 9 area = 400000
[05/15 07:00:58     58s] (I)      layer 10 area = 400000
[05/15 07:00:58     58s] (I)      GCell unit size   : 3420
[05/15 07:00:58     58s] (I)      GCell multiplier  : 7
[05/15 07:00:58     58s] (I)      GCell row height  : 3420
[05/15 07:00:58     58s] (I)      Actual row height : 3420
[05/15 07:00:58     58s] (I)      GCell align ref   : 616000 616420
[05/15 07:00:58     58s] [NR-eGR] Track table information for default rule: 
[05/15 07:00:58     58s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:00:58     58s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:00:58     58s] (I)      ==================== Default via =====================
[05/15 07:00:58     58s] (I)      +----+------------------+----------------------------+
[05/15 07:00:58     58s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:00:58     58s] (I)      +----+------------------+----------------------------+
[05/15 07:00:58     58s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:00:58     58s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:00:58     58s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:00:58     58s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:00:58     58s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:00:58     58s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:00:58     58s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:00:58     58s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:00:58     58s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:00:58     58s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:00:58     58s] (I)      +----+------------------+----------------------------+
[05/15 07:00:58     58s] [NR-eGR] Read 2906 PG shapes
[05/15 07:00:58     58s] [NR-eGR] Read 0 clock shapes
[05/15 07:00:58     58s] [NR-eGR] Read 0 other shapes
[05/15 07:00:58     58s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:00:58     58s] [NR-eGR] #Instance Blockages : 640
[05/15 07:00:58     58s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:00:58     58s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:00:58     58s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:00:58     58s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:00:58     58s] [NR-eGR] #Other Blockages    : 0
[05/15 07:00:58     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:00:58     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 07:00:58     58s] [NR-eGR] Read 1897 nets ( ignored 0 )
[05/15 07:00:58     58s] (I)      early_global_route_priority property id does not exist.
[05/15 07:00:58     58s] (I)      Read Num Blocks=3546  Num Prerouted Wires=0  Num CS=0
[05/15 07:00:58     58s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 0
[05/15 07:00:58     58s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 0
[05/15 07:00:58     58s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 0
[05/15 07:00:58     58s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:00:59     58s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:00:59     58s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:00:59     58s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:00:59     58s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:00:59     58s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:00:59     58s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:00:59     58s] (I)      Number of ignored nets                =      0
[05/15 07:00:59     58s] (I)      Number of connected nets              =      0
[05/15 07:00:59     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 07:00:59     58s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 07:00:59     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:00:59     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:00:59     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:00:59     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:00:59     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:00:59     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:00:59     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:00:59     58s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 07:00:59     58s] (I)      Ndr track 0 does not exist
[05/15 07:00:59     58s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:00:59     58s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:00:59     58s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:00:59     58s] (I)      Site width          :   400  (dbu)
[05/15 07:00:59     58s] (I)      Row height          :  3420  (dbu)
[05/15 07:00:59     58s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:00:59     58s] (I)      GCell width         : 23940  (dbu)
[05/15 07:00:59     58s] (I)      GCell height        : 23940  (dbu)
[05/15 07:00:59     58s] (I)      Grid                :    84    79    11
[05/15 07:00:59     58s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:00:59     58s] (I)      Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[05/15 07:00:59     58s] (I)      Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[05/15 07:00:59     58s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:00:59     58s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:00:59     58s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:00:59     58s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:00:59     58s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:00:59     58s] (I)      Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[05/15 07:00:59     58s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:00:59     58s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:00:59     58s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:00:59     58s] (I)      --------------------------------------------------------
[05/15 07:00:59     58s] 
[05/15 07:00:59     58s] [NR-eGR] ============ Routing rule table ============
[05/15 07:00:59     58s] [NR-eGR] Rule id: 0  Nets: 1876
[05/15 07:00:59     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:00:59     58s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:00:59     58s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:00:59     58s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:00:59     58s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:00:59     58s] [NR-eGR] ========================================
[05/15 07:00:59     58s] [NR-eGR] 
[05/15 07:00:59     58s] (I)      =============== Blocked Tracks ===============
[05/15 07:00:59     58s] (I)      +-------+---------+----------+---------------+
[05/15 07:00:59     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:00:59     58s] (I)      +-------+---------+----------+---------------+
[05/15 07:00:59     58s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:00:59     58s] (I)      |     2 |  395000 |    20653 |         5.23% |
[05/15 07:00:59     58s] (I)      |     3 |  415548 |    10720 |         2.58% |
[05/15 07:00:59     58s] (I)      |     4 |  395000 |    31501 |         7.97% |
[05/15 07:00:59     58s] (I)      |     5 |  415548 |     8503 |         2.05% |
[05/15 07:00:59     58s] (I)      |     6 |  395000 |      240 |         0.06% |
[05/15 07:00:59     58s] (I)      |     7 |  415548 |        0 |         0.00% |
[05/15 07:00:59     58s] (I)      |     8 |  395000 |        0 |         0.00% |
[05/15 07:00:59     58s] (I)      |     9 |  415548 |        0 |         0.00% |
[05/15 07:00:59     58s] (I)      |    10 |  157921 |        0 |         0.00% |
[05/15 07:00:59     58s] (I)      |    11 |  166152 |      263 |         0.16% |
[05/15 07:00:59     58s] (I)      +-------+---------+----------+---------------+
[05/15 07:00:59     58s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 1527.76 MB )
[05/15 07:00:59     58s] (I)      Reset routing kernel
[05/15 07:00:59     58s] (I)      numLocalWires=8387  numGlobalNetBranches=2451  numLocalNetBranches=1750
[05/15 07:00:59     58s] (I)      totalPins=7483  totalGlobalPin=2260 (30.20%)
[05/15 07:00:59     58s] (I)      total 2D Cap : 3509175 = (1813048 H, 1696127 V)
[05/15 07:00:59     58s] (I)      
[05/15 07:00:59     58s] (I)      ============  Phase 1a Route ============
[05/15 07:00:59     58s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 07:00:59     58s] (I)      Usage: 1942 = (1040 H, 902 V) = (0.06% H, 0.05% V) = (1.245e+04um H, 1.080e+04um V)
[05/15 07:00:59     58s] (I)      
[05/15 07:00:59     58s] (I)      ============  Phase 1b Route ============
[05/15 07:00:59     58s] (I)      Usage: 1942 = (1040 H, 902 V) = (0.06% H, 0.05% V) = (1.245e+04um H, 1.080e+04um V)
[05/15 07:00:59     58s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/15 07:00:59     58s] 
[05/15 07:00:59     58s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:00:59     58s] Finished Early Global Route rough congestion estimation: mem = 1527.8M
[05/15 07:00:59     58s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.070, REAL:0.132, MEM:1527.8M, EPOCH TIME: 1747306859.057651
[05/15 07:00:59     58s] earlyGlobalRoute rough estimation gcell size 7 row height
[05/15 07:00:59     58s] OPERPROF: Starting CDPad at level 1, MEM:1527.8M, EPOCH TIME: 1747306859.057855
[05/15 07:00:59     58s] CDPadU 0.074 -> 0.073. R=0.061, N=1874, GS=11.970
[05/15 07:00:59     58s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.022, MEM:1527.8M, EPOCH TIME: 1747306859.079556
[05/15 07:00:59     58s] OPERPROF: Starting npMain at level 1, MEM:1527.8M, EPOCH TIME: 1747306859.082013
[05/15 07:00:59     58s] OPERPROF:   Starting npPlace at level 2, MEM:1527.8M, EPOCH TIME: 1747306859.093995
[05/15 07:00:59     58s] Total number of setup views is 1.
[05/15 07:00:59     58s] Total number of active setup views is 1.
[05/15 07:00:59     58s] Active setup views:
[05/15 07:00:59     58s]     AnalysisView_WC
[05/15 07:00:59     58s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.036, MEM:1527.8M, EPOCH TIME: 1747306859.130092
[05/15 07:00:59     58s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.057, MEM:1527.8M, EPOCH TIME: 1747306859.138641
[05/15 07:00:59     58s] Global placement CDP skipped at cutLevel 9.
[05/15 07:00:59     58s] Iteration  9: Total net bbox = 2.092e+04 (1.12e+04 9.68e+03)
[05/15 07:00:59     58s]               Est.  stn bbox = 2.685e+04 (1.42e+04 1.27e+04)
[05/15 07:00:59     58s]               cpu = 0:00:01.1 real = 0:00:02.0 mem = 1527.8M
[05/15 07:00:59     58s] nrCritNet: 0.00% ( 0 / 1897 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 07:00:59     58s] nrCritNet: 0.00% ( 0 / 1897 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 07:00:59     58s] Iteration 10: Total net bbox = 2.092e+04 (1.12e+04 9.68e+03)
[05/15 07:00:59     58s]               Est.  stn bbox = 2.685e+04 (1.42e+04 1.27e+04)
[05/15 07:00:59     58s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1527.8M
[05/15 07:00:59     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1527.8M, EPOCH TIME: 1747306859.536506
[05/15 07:00:59     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 07:00:59     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1527.8M, EPOCH TIME: 1747306859.536869
[05/15 07:00:59     58s] OPERPROF: Starting npMain at level 1, MEM:1527.8M, EPOCH TIME: 1747306859.537310
[05/15 07:00:59     58s] OPERPROF:   Starting npPlace at level 2, MEM:1527.8M, EPOCH TIME: 1747306859.549247
[05/15 07:00:59     58s] Total number of setup views is 1.
[05/15 07:00:59     58s] Total number of active setup views is 1.
[05/15 07:00:59     58s] Active setup views:
[05/15 07:00:59     58s]     AnalysisView_WC
[05/15 07:01:01     60s] OPERPROF:   Finished npPlace at level 2, CPU:1.360, REAL:1.482, MEM:1528.8M, EPOCH TIME: 1747306861.030950
[05/15 07:01:01     60s] OPERPROF: Finished npMain at level 1, CPU:1.380, REAL:1.502, MEM:1528.8M, EPOCH TIME: 1747306861.039279
[05/15 07:01:01     60s] Legalizing MH Cells... 0 / 0 (level 6)
[05/15 07:01:01     60s] No instances found in the vector
[05/15 07:01:01     60s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1528.8M, DRC: 0)
[05/15 07:01:01     60s] 0 (out of 0) MH cells were successfully legalized.
[05/15 07:01:01     60s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1528.8M, EPOCH TIME: 1747306861.042664
[05/15 07:01:01     60s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 07:01:01     60s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1528.8M, EPOCH TIME: 1747306861.042960
[05/15 07:01:01     60s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1528.8M, EPOCH TIME: 1747306861.043063
[05/15 07:01:01     60s] Starting Early Global Route rough congestion estimation: mem = 1528.8M
[05/15 07:01:01     60s] (I)      ==================== Layers =====================
[05/15 07:01:01     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:01     60s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:01:01     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:01     60s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:01:01     60s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:01:01     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:01     60s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:01:01     60s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:01:01     60s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:01:01     60s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:01:01     60s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:01:01     60s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:01:01     60s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:01:01     60s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:01:01     60s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:01:01     60s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:01:01     60s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:01:01     60s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:01:01     60s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:01:01     60s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:01:01     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:01     60s] (I)      Started Import and model ( Curr Mem: 1528.76 MB )
[05/15 07:01:01     60s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:01     60s] (I)      == Non-default Options ==
[05/15 07:01:01     60s] (I)      Print mode                                         : 2
[05/15 07:01:01     60s] (I)      Stop if highly congested                           : false
[05/15 07:01:01     60s] (I)      Maximum routing layer                              : 11
[05/15 07:01:01     60s] (I)      Assign partition pins                              : false
[05/15 07:01:01     60s] (I)      Support large GCell                                : true
[05/15 07:01:01     60s] (I)      Number of threads                                  : 1
[05/15 07:01:01     60s] (I)      Number of rows per GCell                           : 4
[05/15 07:01:01     60s] (I)      Max num rows per GCell                             : 32
[05/15 07:01:01     60s] (I)      Method to set GCell size                           : row
[05/15 07:01:01     60s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:01:01     60s] (I)      Use row-based GCell size
[05/15 07:01:01     60s] (I)      Use row-based GCell align
[05/15 07:01:01     60s] (I)      layer 0 area = 80000
[05/15 07:01:01     60s] (I)      layer 1 area = 80000
[05/15 07:01:01     60s] (I)      layer 2 area = 80000
[05/15 07:01:01     60s] (I)      layer 3 area = 80000
[05/15 07:01:01     60s] (I)      layer 4 area = 80000
[05/15 07:01:01     60s] (I)      layer 5 area = 80000
[05/15 07:01:01     60s] (I)      layer 6 area = 80000
[05/15 07:01:01     60s] (I)      layer 7 area = 80000
[05/15 07:01:01     60s] (I)      layer 8 area = 80000
[05/15 07:01:01     60s] (I)      layer 9 area = 400000
[05/15 07:01:01     60s] (I)      layer 10 area = 400000
[05/15 07:01:01     60s] (I)      GCell unit size   : 3420
[05/15 07:01:01     60s] (I)      GCell multiplier  : 4
[05/15 07:01:01     60s] (I)      GCell row height  : 3420
[05/15 07:01:01     60s] (I)      Actual row height : 3420
[05/15 07:01:01     60s] (I)      GCell align ref   : 616000 616420
[05/15 07:01:01     60s] [NR-eGR] Track table information for default rule: 
[05/15 07:01:01     60s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:01:01     60s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:01:01     60s] (I)      ==================== Default via =====================
[05/15 07:01:01     60s] (I)      +----+------------------+----------------------------+
[05/15 07:01:01     60s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:01:01     60s] (I)      +----+------------------+----------------------------+
[05/15 07:01:01     60s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:01:01     60s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:01:01     60s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:01:01     60s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:01:01     60s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:01:01     60s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:01:01     60s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:01:01     60s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:01:01     60s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:01:01     60s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:01:01     60s] (I)      +----+------------------+----------------------------+
[05/15 07:01:01     60s] [NR-eGR] Read 2906 PG shapes
[05/15 07:01:01     60s] [NR-eGR] Read 0 clock shapes
[05/15 07:01:01     60s] [NR-eGR] Read 0 other shapes
[05/15 07:01:01     60s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:01:01     60s] [NR-eGR] #Instance Blockages : 640
[05/15 07:01:01     60s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:01:01     60s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:01:01     60s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:01:01     60s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:01:01     60s] [NR-eGR] #Other Blockages    : 0
[05/15 07:01:01     60s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:01:01     60s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 07:01:01     60s] [NR-eGR] Read 1897 nets ( ignored 0 )
[05/15 07:01:01     60s] (I)      early_global_route_priority property id does not exist.
[05/15 07:01:01     60s] (I)      Read Num Blocks=3546  Num Prerouted Wires=0  Num CS=0
[05/15 07:01:01     60s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:01     60s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:01:01     60s] (I)      Number of ignored nets                =      0
[05/15 07:01:01     60s] (I)      Number of connected nets              =      0
[05/15 07:01:01     60s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 07:01:01     60s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 07:01:01     60s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:01:01     60s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:01:01     60s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:01:01     60s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:01:01     60s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:01:01     60s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:01:01     60s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:01:01     60s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 07:01:01     60s] (I)      Ndr track 0 does not exist
[05/15 07:01:01     60s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:01:01     60s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:01:01     60s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:01:01     60s] (I)      Site width          :   400  (dbu)
[05/15 07:01:01     60s] (I)      Row height          :  3420  (dbu)
[05/15 07:01:01     60s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:01:01     60s] (I)      GCell width         : 13680  (dbu)
[05/15 07:01:01     60s] (I)      GCell height        : 13680  (dbu)
[05/15 07:01:01     60s] (I)      Grid                :   147   138    11
[05/15 07:01:01     60s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:01:01     60s] (I)      Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[05/15 07:01:01     60s] (I)      Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[05/15 07:01:01     60s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:01:01     60s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:01:01     60s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:01:01     60s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:01:01     60s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:01:01     60s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[05/15 07:01:01     60s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:01:01     60s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:01:01     60s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:01:01     60s] (I)      --------------------------------------------------------
[05/15 07:01:01     60s] 
[05/15 07:01:01     60s] [NR-eGR] ============ Routing rule table ============
[05/15 07:01:01     60s] [NR-eGR] Rule id: 0  Nets: 1876
[05/15 07:01:01     60s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:01:01     60s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:01:01     60s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:01:01     60s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:01     60s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:01     60s] [NR-eGR] ========================================
[05/15 07:01:01     60s] [NR-eGR] 
[05/15 07:01:01     60s] (I)      =============== Blocked Tracks ===============
[05/15 07:01:01     60s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:01     60s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:01:01     60s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:01     60s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:01:01     60s] (I)      |     2 |  690000 |    32890 |         4.77% |
[05/15 07:01:01     60s] (I)      |     3 |  727209 |    15368 |         2.11% |
[05/15 07:01:01     60s] (I)      |     4 |  690000 |    50092 |         7.26% |
[05/15 07:01:01     60s] (I)      |     5 |  727209 |    13414 |         1.84% |
[05/15 07:01:01     60s] (I)      |     6 |  690000 |      408 |         0.06% |
[05/15 07:01:01     60s] (I)      |     7 |  727209 |        0 |         0.00% |
[05/15 07:01:01     60s] (I)      |     8 |  690000 |        0 |         0.00% |
[05/15 07:01:01     60s] (I)      |     9 |  727209 |        0 |         0.00% |
[05/15 07:01:01     60s] (I)      |    10 |  275862 |        0 |         0.00% |
[05/15 07:01:01     60s] (I)      |    11 |  290766 |      332 |         0.11% |
[05/15 07:01:01     60s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:01     60s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.13 sec, Curr Mem: 1528.76 MB )
[05/15 07:01:01     60s] (I)      Reset routing kernel
[05/15 07:01:01     60s] (I)      numLocalWires=6031  numGlobalNetBranches=2041  numLocalNetBranches=980
[05/15 07:01:01     60s] (I)      totalPins=7483  totalGlobalPin=3825 (51.12%)
[05/15 07:01:01     60s] (I)      total 2D Cap : 6136568 = (3173407 H, 2963161 V)
[05/15 07:01:01     60s] (I)      
[05/15 07:01:01     60s] (I)      ============  Phase 1a Route ============
[05/15 07:01:01     60s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/15 07:01:01     60s] (I)      Usage: 3918 = (2062 H, 1856 V) = (0.06% H, 0.06% V) = (1.410e+04um H, 1.270e+04um V)
[05/15 07:01:01     60s] (I)      
[05/15 07:01:01     60s] (I)      ============  Phase 1b Route ============
[05/15 07:01:01     60s] (I)      Usage: 3918 = (2062 H, 1856 V) = (0.06% H, 0.06% V) = (1.410e+04um H, 1.270e+04um V)
[05/15 07:01:01     60s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/15 07:01:01     60s] 
[05/15 07:01:01     60s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:01:01     60s] Finished Early Global Route rough congestion estimation: mem = 1528.8M
[05/15 07:01:01     60s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.185, MEM:1528.8M, EPOCH TIME: 1747306861.228021
[05/15 07:01:01     60s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/15 07:01:01     60s] OPERPROF: Starting CDPad at level 1, MEM:1528.8M, EPOCH TIME: 1747306861.230241
[05/15 07:01:01     60s] CDPadU 0.073 -> 0.073. R=0.061, N=1874, GS=6.840
[05/15 07:01:01     60s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.026, MEM:1528.8M, EPOCH TIME: 1747306861.256718
[05/15 07:01:01     60s] OPERPROF: Starting npMain at level 1, MEM:1528.8M, EPOCH TIME: 1747306861.259134
[05/15 07:01:01     60s] OPERPROF:   Starting npPlace at level 2, MEM:1528.8M, EPOCH TIME: 1747306861.271106
[05/15 07:01:01     60s] Total number of setup views is 1.
[05/15 07:01:01     60s] Total number of active setup views is 1.
[05/15 07:01:01     60s] Active setup views:
[05/15 07:01:01     60s]     AnalysisView_WC
[05/15 07:01:01     60s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.046, MEM:1530.2M, EPOCH TIME: 1747306861.316669
[05/15 07:01:01     60s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.067, MEM:1530.2M, EPOCH TIME: 1747306861.326516
[05/15 07:01:01     60s] Global placement CDP skipped at cutLevel 11.
[05/15 07:01:01     60s] Iteration 11: Total net bbox = 2.298e+04 (1.27e+04 1.03e+04)
[05/15 07:01:01     60s]               Est.  stn bbox = 2.914e+04 (1.58e+04 1.33e+04)
[05/15 07:01:01     60s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1530.2M
[05/15 07:01:01     61s] nrCritNet: 0.00% ( 0 / 1897 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 07:01:01     61s] nrCritNet: 0.00% ( 0 / 1897 ) cutoffSlk: 214748364.7ps stdDelay: 38.0ps
[05/15 07:01:01     61s] Iteration 12: Total net bbox = 2.298e+04 (1.27e+04 1.03e+04)
[05/15 07:01:01     61s]               Est.  stn bbox = 2.914e+04 (1.58e+04 1.33e+04)
[05/15 07:01:01     61s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1530.2M
[05/15 07:01:01     61s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1530.2M, EPOCH TIME: 1747306861.890047
[05/15 07:01:01     61s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 07:01:01     61s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.003, MEM:1530.2M, EPOCH TIME: 1747306861.893314
[05/15 07:01:01     61s] Legalizing MH Cells... 0 / 0 (level 9)
[05/15 07:01:01     61s] No instances found in the vector
[05/15 07:01:01     61s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1530.2M, DRC: 0)
[05/15 07:01:01     61s] 0 (out of 0) MH cells were successfully legalized.
[05/15 07:01:01     61s] OPERPROF: Starting npMain at level 1, MEM:1530.2M, EPOCH TIME: 1747306861.893961
[05/15 07:01:01     61s] OPERPROF:   Starting npPlace at level 2, MEM:1530.2M, EPOCH TIME: 1747306861.916172
[05/15 07:01:01     61s] Total number of setup views is 1.
[05/15 07:01:01     61s] Total number of active setup views is 1.
[05/15 07:01:01     61s] Active setup views:
[05/15 07:01:01     61s]     AnalysisView_WC
[05/15 07:01:03     62s] Total number of setup views is 1.
[05/15 07:01:03     62s] Total number of active setup views is 1.
[05/15 07:01:03     62s] Active setup views:
[05/15 07:01:03     62s]     AnalysisView_WC
[05/15 07:01:03     62s] GP RA stats: MHOnly 0 nrInst 1874 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/15 07:01:03     62s] Total number of setup views is 1.
[05/15 07:01:03     62s] Total number of active setup views is 1.
[05/15 07:01:03     62s] Active setup views:
[05/15 07:01:03     62s]     AnalysisView_WC
[05/15 07:01:04     63s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1535.6M, EPOCH TIME: 1747306864.440023
[05/15 07:01:04     63s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1538.6M, EPOCH TIME: 1747306864.440190
[05/15 07:01:04     63s] OPERPROF:   Finished npPlace at level 2, CPU:2.240, REAL:2.524, MEM:1538.6M, EPOCH TIME: 1747306864.440563
[05/15 07:01:04     63s] OPERPROF: Finished npMain at level 1, CPU:2.270, REAL:2.555, MEM:1538.6M, EPOCH TIME: 1747306864.449126
[05/15 07:01:04     63s] Iteration 13: Total net bbox = 2.499e+04 (1.37e+04 1.13e+04)
[05/15 07:01:04     63s]               Est.  stn bbox = 3.119e+04 (1.68e+04 1.44e+04)
[05/15 07:01:04     63s]               cpu = 0:00:02.3 real = 0:00:03.0 mem = 1538.6M
[05/15 07:01:04     63s] [adp] clock
[05/15 07:01:04     63s] [adp] weight, nr nets, wire length
[05/15 07:01:04     63s] [adp]      0        2  650.483500
[05/15 07:01:04     63s] [adp] data
[05/15 07:01:04     63s] [adp] weight, nr nets, wire length
[05/15 07:01:04     63s] [adp]      0     1901  24274.378000
[05/15 07:01:04     63s] [adp] 0.000000|0.000000|0.000000
[05/15 07:01:04     63s] Iteration 14: Total net bbox = 2.499e+04 (1.37e+04 1.13e+04)
[05/15 07:01:04     63s]               Est.  stn bbox = 3.119e+04 (1.68e+04 1.44e+04)
[05/15 07:01:04     63s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1538.6M
[05/15 07:01:04     63s] *** cost = 2.499e+04 (1.37e+04 1.13e+04) (cpu for global=0:00:08.7) real=0:00:11.0***
[05/15 07:01:04     63s] Info: 1 clock gating cells identified, 0 (on average) moved 0/7
[05/15 07:01:04     63s] **WARN: (IMPDB-2078):	Output pin Y of instance g31457 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:01:04     63s] **WARN: (IMPDB-2078):	Output pin Y of instance g31453 is connected to ground net mcs4_core_data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[05/15 07:01:04     63s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[05/15 07:01:04     63s] To increase the message display limit, refer to the product command reference manual.
[05/15 07:01:04     63s] Saved padding area to DB
[05/15 07:01:04     63s] All LLGs are deleted
[05/15 07:01:04     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1538.6M, EPOCH TIME: 1747306864.523107
[05/15 07:01:04     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1538.6M, EPOCH TIME: 1747306864.523584
[05/15 07:01:04     63s] Solver runtime cpu: 0:00:05.7 real: 0:00:06.5
[05/15 07:01:04     63s] Core Placement runtime cpu: 0:00:06.7 real: 0:00:10.0
[05/15 07:01:04     63s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/15 07:01:04     63s] Type 'man IMPSP-9025' for more detail.
[05/15 07:01:04     63s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1538.6M, EPOCH TIME: 1747306864.528072
[05/15 07:01:04     63s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1538.6M, EPOCH TIME: 1747306864.528235
[05/15 07:01:04     63s] z: 2, totalTracks: 1
[05/15 07:01:04     63s] z: 4, totalTracks: 1
[05/15 07:01:04     63s] z: 6, totalTracks: 1
[05/15 07:01:04     63s] z: 8, totalTracks: 1
[05/15 07:01:04     63s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:01:04     63s] All LLGs are deleted
[05/15 07:01:04     63s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1538.6M, EPOCH TIME: 1747306864.532704
[05/15 07:01:04     63s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1538.6M, EPOCH TIME: 1747306864.533140
[05/15 07:01:04     63s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1538.6M, EPOCH TIME: 1747306864.533646
[05/15 07:01:04     63s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1538.6M, EPOCH TIME: 1747306864.536182
[05/15 07:01:04     63s] Core basic site is CoreSite
[05/15 07:01:04     63s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1538.6M, EPOCH TIME: 1747306864.573174
[05/15 07:01:04     63s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1538.6M, EPOCH TIME: 1747306864.574566
[05/15 07:01:04     63s] Fast DP-INIT is on for default
[05/15 07:01:04     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:01:04     63s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.054, MEM:1538.6M, EPOCH TIME: 1747306864.590544
[05/15 07:01:04     63s] 
[05/15 07:01:04     63s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:04     63s] OPERPROF:       Starting CMU at level 4, MEM:1538.6M, EPOCH TIME: 1747306864.592705
[05/15 07:01:04     63s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1538.6M, EPOCH TIME: 1747306864.594297
[05/15 07:01:04     63s] 
[05/15 07:01:04     63s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:04     63s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.062, MEM:1538.6M, EPOCH TIME: 1747306864.595251
[05/15 07:01:04     63s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1538.6M, EPOCH TIME: 1747306864.595367
[05/15 07:01:04     63s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1538.6M, EPOCH TIME: 1747306864.595477
[05/15 07:01:04     63s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1538.6MB).
[05/15 07:01:04     63s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.074, MEM:1538.6M, EPOCH TIME: 1747306864.602211
[05/15 07:01:04     63s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.074, MEM:1538.6M, EPOCH TIME: 1747306864.602334
[05/15 07:01:04     63s] TDRefine: refinePlace mode is spiral
[05/15 07:01:04     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.1
[05/15 07:01:04     63s] OPERPROF: Starting RefinePlace at level 1, MEM:1538.6M, EPOCH TIME: 1747306864.602465
[05/15 07:01:04     63s] *** Starting refinePlace (0:01:03 mem=1538.6M) ***
[05/15 07:01:04     63s] Total net bbox length = 2.492e+04 (1.362e+04 1.131e+04) (ext = 1.854e+03)
[05/15 07:01:04     63s] 
[05/15 07:01:04     63s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:04     63s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1538.6M, EPOCH TIME: 1747306864.605283
[05/15 07:01:04     63s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:01:04     63s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1538.6M, EPOCH TIME: 1747306864.605584
[05/15 07:01:04     63s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:01:04     63s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:04     63s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:04     63s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1538.6M, EPOCH TIME: 1747306864.641206
[05/15 07:01:04     63s] Starting refinePlace ...
[05/15 07:01:04     63s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:04     63s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:04     63s] ** Cut row section cpu time 0:00:00.0.
[05/15 07:01:04     63s]    Spread Effort: high, standalone mode, useDDP on.
[05/15 07:01:04     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1538.6MB) @(0:01:03 - 0:01:04).
[05/15 07:01:04     63s] Move report: preRPlace moves 1874 insts, mean move: 0.28 um, max move: 1.11 um 
[05/15 07:01:04     63s] 	Max move on inst (mcs4_core_ram_0_ram1_ram_array_reg[5][3]): (462.26, 392.77) --> (462.60, 392.00)
[05/15 07:01:04     63s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[05/15 07:01:04     63s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 07:01:04     63s] Placement tweakage begins.
[05/15 07:01:04     63s] wire length = 3.235e+04
[05/15 07:01:04     63s] wire length = 3.224e+04
[05/15 07:01:04     63s] Placement tweakage ends.
[05/15 07:01:04     63s] Move report: tweak moves 322 insts, mean move: 3.15 um, max move: 15.17 um 
[05/15 07:01:04     63s] 	Max move on inst (mcs4_core_g25505__8428): (445.40, 378.32) --> (442.20, 390.29)
[05/15 07:01:04     63s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1538.6MB) @(0:01:04 - 0:01:04).
[05/15 07:01:04     63s] 
[05/15 07:01:04     63s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:01:04     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/15 07:01:04     63s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:01:04     63s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:01:04     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1538.6MB) @(0:01:04 - 0:01:04).
[05/15 07:01:04     63s] Move report: Detail placement moves 1874 insts, mean move: 0.80 um, max move: 15.33 um 
[05/15 07:01:04     63s] 	Max move on inst (mcs4_core_g25505__8428): (445.44, 378.21) --> (442.20, 390.29)
[05/15 07:01:04     63s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1538.6MB
[05/15 07:01:04     63s] Statistics of distance of Instance movement in refine placement:
[05/15 07:01:04     63s]   maximum (X+Y) =        15.33 um
[05/15 07:01:04     63s]   inst (mcs4_core_g25505__8428) with max move: (445.445, 378.209) -> (442.2, 390.29)
[05/15 07:01:04     63s]   mean    (X+Y) =         0.80 um
[05/15 07:01:04     63s] Summary Report:
[05/15 07:01:04     63s] Instances move: 1874 (out of 1874 movable)
[05/15 07:01:04     63s] Instances flipped: 0
[05/15 07:01:04     63s] Mean displacement: 0.80 um
[05/15 07:01:04     63s] Max displacement: 15.33 um (Instance: mcs4_core_g25505__8428) (445.445, 378.209) -> (442.2, 390.29)
[05/15 07:01:04     63s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2XL
[05/15 07:01:04     63s] Total instances moved : 1874
[05/15 07:01:04     63s] Ripped up 0 affected routes.
[05/15 07:01:04     63s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.321, MEM:1538.6M, EPOCH TIME: 1747306864.961839
[05/15 07:01:04     63s] Total net bbox length = 2.476e+04 (1.353e+04 1.123e+04) (ext = 1.851e+03)
[05/15 07:01:04     63s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1538.6MB
[05/15 07:01:04     63s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1538.6MB) @(0:01:03 - 0:01:04).
[05/15 07:01:04     63s] *** Finished refinePlace (0:01:04 mem=1538.6M) ***
[05/15 07:01:04     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.1
[05/15 07:01:04     63s] OPERPROF: Finished RefinePlace at level 1, CPU:0.300, REAL:0.361, MEM:1538.6M, EPOCH TIME: 1747306864.962974
[05/15 07:01:04     63s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1538.6M, EPOCH TIME: 1747306864.963037
[05/15 07:01:04     63s] All LLGs are deleted
[05/15 07:01:04     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1538.6M, EPOCH TIME: 1747306864.969620
[05/15 07:01:04     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1538.6M, EPOCH TIME: 1747306864.970826
[05/15 07:01:04     63s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.013, MEM:1531.6M, EPOCH TIME: 1747306864.975770
[05/15 07:01:04     63s] *** End of Placement (cpu=0:00:11.9, real=0:00:14.0, mem=1531.6M) ***
[05/15 07:01:04     63s] z: 2, totalTracks: 1
[05/15 07:01:04     63s] z: 4, totalTracks: 1
[05/15 07:01:04     63s] z: 6, totalTracks: 1
[05/15 07:01:04     63s] z: 8, totalTracks: 1
[05/15 07:01:04     63s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:01:04     63s] All LLGs are deleted
[05/15 07:01:04     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.6M, EPOCH TIME: 1747306864.982379
[05/15 07:01:04     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1531.6M, EPOCH TIME: 1747306864.982923
[05/15 07:01:04     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1531.6M, EPOCH TIME: 1747306864.983348
[05/15 07:01:04     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1531.6M, EPOCH TIME: 1747306864.987370
[05/15 07:01:04     63s] Core basic site is CoreSite
[05/15 07:01:05     63s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1531.6M, EPOCH TIME: 1747306865.019616
[05/15 07:01:05     63s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1531.6M, EPOCH TIME: 1747306865.020404
[05/15 07:01:05     63s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:01:05     63s] SiteArray: use 1,548,288 bytes
[05/15 07:01:05     63s] SiteArray: current memory after site array memory allocation 1531.6M
[05/15 07:01:05     63s] SiteArray: FP blocked sites are writable
[05/15 07:01:05     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:01:05     63s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1531.6M, EPOCH TIME: 1747306865.029335
[05/15 07:01:05     63s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1531.6M, EPOCH TIME: 1747306865.031305
[05/15 07:01:05     63s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.049, MEM:1531.6M, EPOCH TIME: 1747306865.035903
[05/15 07:01:05     63s] 
[05/15 07:01:05     63s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:05     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.071, MEM:1531.6M, EPOCH TIME: 1747306865.054557
[05/15 07:01:05     63s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1531.6M, EPOCH TIME: 1747306865.057703
[05/15 07:01:05     63s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1531.6M, EPOCH TIME: 1747306865.058533
[05/15 07:01:05     63s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.003, MEM:1531.6M, EPOCH TIME: 1747306865.061879
[05/15 07:01:05     63s] default core: bins with density > 0.750 =  0.46 % ( 2 / 437 )
[05/15 07:01:05     63s] Density distribution unevenness ratio = 87.114%
[05/15 07:01:05     63s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.008, MEM:1531.6M, EPOCH TIME: 1747306865.066031
[05/15 07:01:05     63s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1531.6M, EPOCH TIME: 1747306865.066152
[05/15 07:01:05     63s] All LLGs are deleted
[05/15 07:01:05     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1531.6M, EPOCH TIME: 1747306865.072784
[05/15 07:01:05     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1531.6M, EPOCH TIME: 1747306865.073364
[05/15 07:01:05     63s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1531.6M, EPOCH TIME: 1747306865.074756
[05/15 07:01:05     63s] *** Free Virtual Timing Model ...(mem=1531.6M)
[05/15 07:01:05     63s] Starting IO pin assignment...
[05/15 07:01:05     63s] The design is not routed. Using placement based method for pin assignment.
[05/15 07:01:05     63s] Completed IO pin assignment.
[05/15 07:01:05     63s] **INFO: Enable pre-place timing setting for timing analysis
[05/15 07:01:05     63s] Set Using Default Delay Limit as 101.
[05/15 07:01:05     63s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/15 07:01:05     63s] Set Default Net Delay as 0 ps.
[05/15 07:01:05     63s] Set Default Net Load as 0 pF. 
[05/15 07:01:05     63s] **INFO: Analyzing IO path groups for slack adjustment
[05/15 07:01:05     63s] Effort level <high> specified for reg2reg_tmp.23754 path_group
[05/15 07:01:05     63s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:01:05     63s] #################################################################################
[05/15 07:01:05     63s] # Design Stage: PreRoute
[05/15 07:01:05     63s] # Design Name: mcs4_pad_frame
[05/15 07:01:05     63s] # Design Mode: 45nm
[05/15 07:01:05     63s] # Analysis Mode: MMMC Non-OCV 
[05/15 07:01:05     63s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:01:05     63s] # Signoff Settings: SI Off 
[05/15 07:01:05     63s] #################################################################################
[05/15 07:01:05     64s] Calculate delays in Single mode...
[05/15 07:01:05     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 1534.0M, InitMEM = 1534.0M)
[05/15 07:01:05     64s] Start delay calculation (fullDC) (1 T). (MEM=1533.98)
[05/15 07:01:05     64s] End AAE Lib Interpolated Model. (MEM=1545.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:05     64s] Total number of fetched objects 1907
[05/15 07:01:05     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:05     64s] End delay calculation. (MEM=1567.74 CPU=0:00:00.2 REAL=0:00:00.0)
[05/15 07:01:05     64s] End delay calculation (fullDC). (MEM=1567.74 CPU=0:00:00.3 REAL=0:00:00.0)
[05/15 07:01:05     64s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1567.7M) ***
[05/15 07:01:05     64s] **INFO: Disable pre-place timing setting for timing analysis
[05/15 07:01:05     64s] Set Using Default Delay Limit as 1000.
[05/15 07:01:05     64s] Set Default Net Delay as 1000 ps.
[05/15 07:01:05     64s] Set Default Net Load as 0.5 pF. 
[05/15 07:01:05     64s] Info: Disable timing driven in postCTS congRepair.
[05/15 07:01:05     64s] 
[05/15 07:01:05     64s] Starting congRepair ...
[05/15 07:01:05     64s] User Input Parameters:
[05/15 07:01:05     64s] - Congestion Driven    : On
[05/15 07:01:05     64s] - Timing Driven        : Off
[05/15 07:01:05     64s] - Area-Violation Based : On
[05/15 07:01:05     64s] - Start Rollback Level : -5
[05/15 07:01:05     64s] - Legalized            : On
[05/15 07:01:05     64s] - Window Based         : Off
[05/15 07:01:05     64s] - eDen incr mode       : Off
[05/15 07:01:05     64s] - Small incr mode      : Off
[05/15 07:01:05     64s] 
[05/15 07:01:05     64s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1558.1M, EPOCH TIME: 1747306865.851218
[05/15 07:01:05     64s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.009, MEM:1558.1M, EPOCH TIME: 1747306865.860427
[05/15 07:01:05     64s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1558.1M, EPOCH TIME: 1747306865.871912
[05/15 07:01:05     64s] Starting Early Global Route congestion estimation: mem = 1558.1M
[05/15 07:01:05     64s] (I)      ==================== Layers =====================
[05/15 07:01:05     64s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:05     64s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:01:05     64s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:05     64s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:01:05     64s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:01:05     64s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:05     64s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:01:05     64s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:01:05     64s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:01:05     64s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:01:05     64s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:01:05     64s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:01:05     64s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:01:05     64s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:01:05     64s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:01:05     64s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:01:05     64s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:01:05     64s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:01:05     64s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:01:05     64s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:01:05     64s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:05     64s] (I)      Started Import and model ( Curr Mem: 1558.13 MB )
[05/15 07:01:05     64s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:05     64s] (I)      == Non-default Options ==
[05/15 07:01:05     64s] (I)      Maximum routing layer                              : 11
[05/15 07:01:05     64s] (I)      Number of threads                                  : 1
[05/15 07:01:05     64s] (I)      Use non-blocking free Dbs wires                    : false
[05/15 07:01:05     64s] (I)      Method to set GCell size                           : row
[05/15 07:01:05     64s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:01:05     64s] (I)      Use row-based GCell size
[05/15 07:01:05     64s] (I)      Use row-based GCell align
[05/15 07:01:05     64s] (I)      layer 0 area = 80000
[05/15 07:01:05     64s] (I)      layer 1 area = 80000
[05/15 07:01:05     64s] (I)      layer 2 area = 80000
[05/15 07:01:05     64s] (I)      layer 3 area = 80000
[05/15 07:01:05     64s] (I)      layer 4 area = 80000
[05/15 07:01:05     64s] (I)      layer 5 area = 80000
[05/15 07:01:05     64s] (I)      layer 6 area = 80000
[05/15 07:01:05     64s] (I)      layer 7 area = 80000
[05/15 07:01:05     64s] (I)      layer 8 area = 80000
[05/15 07:01:05     64s] (I)      layer 9 area = 400000
[05/15 07:01:05     64s] (I)      layer 10 area = 400000
[05/15 07:01:05     64s] (I)      GCell unit size   : 3420
[05/15 07:01:05     64s] (I)      GCell multiplier  : 1
[05/15 07:01:05     64s] (I)      GCell row height  : 3420
[05/15 07:01:05     64s] (I)      Actual row height : 3420
[05/15 07:01:05     64s] (I)      GCell align ref   : 616000 616420
[05/15 07:01:05     64s] [NR-eGR] Track table information for default rule: 
[05/15 07:01:05     64s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:01:05     64s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:01:05     64s] (I)      ==================== Default via =====================
[05/15 07:01:05     64s] (I)      +----+------------------+----------------------------+
[05/15 07:01:05     64s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:01:05     64s] (I)      +----+------------------+----------------------------+
[05/15 07:01:05     64s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:01:05     64s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:01:05     64s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:01:05     64s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:01:05     64s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:01:05     64s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:01:05     64s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:01:05     64s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:01:05     64s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:01:05     64s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:01:05     64s] (I)      +----+------------------+----------------------------+
[05/15 07:01:05     64s] [NR-eGR] Read 2906 PG shapes
[05/15 07:01:05     64s] [NR-eGR] Read 0 clock shapes
[05/15 07:01:05     64s] [NR-eGR] Read 0 other shapes
[05/15 07:01:05     64s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:01:05     64s] [NR-eGR] #Instance Blockages : 640
[05/15 07:01:05     64s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:01:05     64s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:01:05     64s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:01:05     64s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:01:05     64s] [NR-eGR] #Other Blockages    : 0
[05/15 07:01:05     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:01:05     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 07:01:05     64s] [NR-eGR] Read 1897 nets ( ignored 0 )
[05/15 07:01:05     64s] (I)      early_global_route_priority property id does not exist.
[05/15 07:01:05     64s] (I)      Read Num Blocks=3546  Num Prerouted Wires=0  Num CS=0
[05/15 07:01:05     64s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 0
[05/15 07:01:05     64s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 0
[05/15 07:01:06     64s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 0
[05/15 07:01:06     64s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:01:06     64s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:01:06     64s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:06     64s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:06     64s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:06     64s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:06     64s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:01:06     64s] (I)      Number of ignored nets                =      0
[05/15 07:01:06     64s] (I)      Number of connected nets              =      0
[05/15 07:01:06     64s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 07:01:06     64s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 07:01:06     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:01:06     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:01:06     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:01:06     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:01:06     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:01:06     64s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:01:06     64s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:01:06     64s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 07:01:06     64s] (I)      Ndr track 0 does not exist
[05/15 07:01:06     64s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:01:06     64s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:01:06     64s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:01:06     64s] (I)      Site width          :   400  (dbu)
[05/15 07:01:06     64s] (I)      Row height          :  3420  (dbu)
[05/15 07:01:06     64s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:01:06     64s] (I)      GCell width         :  3420  (dbu)
[05/15 07:01:06     64s] (I)      GCell height        :  3420  (dbu)
[05/15 07:01:06     64s] (I)      Grid                :   585   550    11
[05/15 07:01:06     64s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:01:06     64s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:01:06     64s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:01:06     64s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:01:06     64s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:01:06     64s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:01:06     64s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:01:06     64s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:01:06     64s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:01:06     64s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:01:06     64s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:01:06     64s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:01:06     64s] (I)      --------------------------------------------------------
[05/15 07:01:06     64s] 
[05/15 07:01:06     64s] [NR-eGR] ============ Routing rule table ============
[05/15 07:01:06     64s] [NR-eGR] Rule id: 0  Nets: 1876
[05/15 07:01:06     64s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:01:06     64s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:01:06     64s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:01:06     64s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:06     64s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:06     64s] [NR-eGR] ========================================
[05/15 07:01:06     64s] [NR-eGR] 
[05/15 07:01:06     64s] (I)      =============== Blocked Tracks ===============
[05/15 07:01:06     64s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:06     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:01:06     64s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:06     64s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:01:06     64s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:01:06     64s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:01:06     64s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:01:06     64s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:01:06     64s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:01:06     64s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:01:06     64s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:01:06     64s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:01:06     64s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:01:06     64s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:01:06     64s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:06     64s] (I)      Finished Import and model ( CPU: 0.34 sec, Real: 0.37 sec, Curr Mem: 1558.13 MB )
[05/15 07:01:06     64s] (I)      Reset routing kernel
[05/15 07:01:06     64s] (I)      Started Global Routing ( Curr Mem: 1558.13 MB )
[05/15 07:01:06     64s] (I)      totalPins=7483  totalGlobalPin=7414 (99.08%)
[05/15 07:01:06     64s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:01:06     64s] [NR-eGR] Layer group 1: route 1876 net(s) in layer range [2, 11]
[05/15 07:01:06     64s] (I)      
[05/15 07:01:06     64s] (I)      ============  Phase 1a Route ============
[05/15 07:01:06     64s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:06     64s] (I)      
[05/15 07:01:06     64s] (I)      ============  Phase 1b Route ============
[05/15 07:01:06     64s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:06     64s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.077316e+04um
[05/15 07:01:06     64s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:01:06     64s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:01:06     64s] (I)      
[05/15 07:01:06     64s] (I)      ============  Phase 1c Route ============
[05/15 07:01:06     64s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:06     64s] (I)      
[05/15 07:01:06     64s] (I)      ============  Phase 1d Route ============
[05/15 07:01:06     64s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:06     64s] (I)      
[05/15 07:01:06     64s] (I)      ============  Phase 1e Route ============
[05/15 07:01:06     64s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:06     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.077316e+04um
[05/15 07:01:06     64s] (I)      
[05/15 07:01:06     64s] (I)      ============  Phase 1l Route ============
[05/15 07:01:06     64s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:01:06     64s] (I)      Layer  2:    2621512     10314         0      104421     2641540    ( 3.80%) 
[05/15 07:01:06     64s] (I)      Layer  3:    2839115      9627         0       37791     2853009    ( 1.31%) 
[05/15 07:01:06     64s] (I)      Layer  4:    2592119       439         0      116519     2629441    ( 4.24%) 
[05/15 07:01:06     65s] (I)      Layer  5:    2838484        23         0       41679     2849121    ( 1.44%) 
[05/15 07:01:06     65s] (I)      Layer  6:    2743394         0         0           0     2745961    ( 0.00%) 
[05/15 07:01:06     65s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:01:06     65s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:01:06     65s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:01:06     65s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:01:06     65s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:01:06     65s] (I)      Total:      24409782     20403         0      300680    24501064    ( 1.21%) 
[05/15 07:01:06     65s] (I)      
[05/15 07:01:06     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:01:06     65s] [NR-eGR]                        OverCon            
[05/15 07:01:06     65s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:01:06     65s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:01:06     65s] [NR-eGR] ----------------------------------------------
[05/15 07:01:06     65s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR] ----------------------------------------------
[05/15 07:01:06     65s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:01:06     65s] [NR-eGR] 
[05/15 07:01:06     65s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.28 sec, Curr Mem: 1566.13 MB )
[05/15 07:01:06     65s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:01:06     65s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:01:06     65s] Early Global Route congestion estimation runtime: 0.80 seconds, mem = 1566.1M
[05/15 07:01:06     65s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.740, REAL:0.802, MEM:1566.1M, EPOCH TIME: 1747306866.674162
[05/15 07:01:06     65s] OPERPROF: Starting HotSpotCal at level 1, MEM:1566.1M, EPOCH TIME: 1747306866.674281
[05/15 07:01:06     65s] [hotspot] +------------+---------------+---------------+
[05/15 07:01:06     65s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 07:01:06     65s] [hotspot] +------------+---------------+---------------+
[05/15 07:01:06     65s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 07:01:06     65s] [hotspot] +------------+---------------+---------------+
[05/15 07:01:06     65s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 07:01:06     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 07:01:06     65s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.014, MEM:1566.1M, EPOCH TIME: 1747306866.688762
[05/15 07:01:06     65s] Skipped repairing congestion.
[05/15 07:01:06     65s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1566.1M, EPOCH TIME: 1747306866.691902
[05/15 07:01:06     65s] Starting Early Global Route wiring: mem = 1566.1M
[05/15 07:01:06     65s] (I)      ============= Track Assignment ============
[05/15 07:01:06     65s] (I)      Started Track Assignment (1T) ( Curr Mem: 1566.13 MB )
[05/15 07:01:06     65s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:01:06     65s] (I)      Run Multi-thread track assignment
[05/15 07:01:06     65s] (I)      Finished Track Assignment (1T) ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1566.13 MB )
[05/15 07:01:06     65s] (I)      Started Export ( Curr Mem: 1566.13 MB )
[05/15 07:01:06     65s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:01:06     65s] [NR-eGR] ------------------------------------
[05/15 07:01:06     65s] [NR-eGR]  Metal1   (1H)             0   7466 
[05/15 07:01:06     65s] [NR-eGR]  Metal2   (2V)         14781  11303 
[05/15 07:01:06     65s] [NR-eGR]  Metal3   (3H)         16771    265 
[05/15 07:01:06     65s] [NR-eGR]  Metal4   (4V)           768      4 
[05/15 07:01:06     65s] [NR-eGR]  Metal5   (5H)            40      0 
[05/15 07:01:06     65s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:01:06     65s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:01:06     65s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:01:06     65s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:01:06     65s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:01:06     65s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:01:06     65s] [NR-eGR] ------------------------------------
[05/15 07:01:06     65s] [NR-eGR]           Total        32359  19038 
[05/15 07:01:06     65s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:06     65s] [NR-eGR] Total half perimeter of net bounding box: 24771um
[05/15 07:01:06     65s] [NR-eGR] Total length: 32359um, number of vias: 19038
[05/15 07:01:06     65s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:06     65s] [NR-eGR] Total eGR-routed clock nets wire length: 2687um, number of vias: 1793
[05/15 07:01:06     65s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:06     65s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1566.13 MB )
[05/15 07:01:06     65s] Early Global Route wiring runtime: 0.24 seconds, mem = 1520.1M
[05/15 07:01:06     65s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.230, REAL:0.247, MEM:1520.1M, EPOCH TIME: 1747306866.939043
[05/15 07:01:06     65s] Tdgp not successfully inited but do clear! skip clearing
[05/15 07:01:06     65s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[05/15 07:01:06     65s] *** Finishing placeDesign default flow ***
[05/15 07:01:06     65s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 19.79% flops. Placement and timing QoR can be severely impacted in this case!
[05/15 07:01:06     65s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[05/15 07:01:06     65s] **placeDesign ... cpu = 0: 0:16, real = 0: 0:19, mem = 1513.1M **
[05/15 07:01:06     65s] 
[05/15 07:01:06     65s] Optimization is working on the following views:
[05/15 07:01:06     65s]   Setup views: AnalysisView_WC AnalysisView_BC 
[05/15 07:01:06     65s]   Hold  views: AnalysisView_WC AnalysisView_BC 
[05/15 07:01:06     65s] Tdgp not successfully inited but do clear! skip clearing
[05/15 07:01:07     65s] 
[05/15 07:01:07     65s] *** Summary of all messages that are not suppressed in this session:
[05/15 07:01:07     65s] Severity  ID               Count  Summary                                  
[05/15 07:01:07     65s] WARNING   IMPDB-2078          36  Output pin %s of instance %s is connecte...
[05/15 07:01:07     65s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/15 07:01:07     65s] WARNING   IMPDC-348           90  The output pin %s is connected to power/...
[05/15 07:01:07     65s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/15 07:01:07     65s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/15 07:01:07     65s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/15 07:01:07     65s] *** Message Summary: 130 warning(s), 2 error(s)
[05/15 07:01:07     65s] 
[05/15 07:01:07     65s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:01:16     66s] <CMD> checkPlace
[05/15 07:01:16     66s] OPERPROF: Starting checkPlace at level 1, MEM:1523.2M, EPOCH TIME: 1747306876.872964
[05/15 07:01:16     66s] z: 2, totalTracks: 1
[05/15 07:01:16     66s] z: 4, totalTracks: 1
[05/15 07:01:16     66s] z: 6, totalTracks: 1
[05/15 07:01:16     66s] z: 8, totalTracks: 1
[05/15 07:01:16     66s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:01:16     66s] All LLGs are deleted
[05/15 07:01:16     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1523.2M, EPOCH TIME: 1747306876.877692
[05/15 07:01:16     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1523.2M, EPOCH TIME: 1747306876.878200
[05/15 07:01:16     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1523.2M, EPOCH TIME: 1747306876.878345
[05/15 07:01:16     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1523.2M, EPOCH TIME: 1747306876.879751
[05/15 07:01:16     66s] Core basic site is CoreSite
[05/15 07:01:16     66s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1523.2M, EPOCH TIME: 1747306876.907268
[05/15 07:01:16     66s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.016, MEM:1523.2M, EPOCH TIME: 1747306876.923336
[05/15 07:01:16     66s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:01:16     66s] SiteArray: use 1,548,288 bytes
[05/15 07:01:16     66s] SiteArray: current memory after site array memory allocation 1523.2M
[05/15 07:01:16     66s] SiteArray: FP blocked sites are writable
[05/15 07:01:16     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:01:16     66s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1523.2M, EPOCH TIME: 1747306876.949890
[05/15 07:01:16     66s] Process 42742 wires and vias for routing blockage and capacity analysis
[05/15 07:01:16     66s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.013, MEM:1523.2M, EPOCH TIME: 1747306876.962809
[05/15 07:01:16     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.089, MEM:1523.2M, EPOCH TIME: 1747306876.968632
[05/15 07:01:16     66s] 
[05/15 07:01:16     66s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:16     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.096, MEM:1523.2M, EPOCH TIME: 1747306876.973998
[05/15 07:01:16     66s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1523.2M, EPOCH TIME: 1747306876.977343
[05/15 07:01:16     66s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:01:16     66s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:1523.2M, EPOCH TIME: 1747306876.980709
[05/15 07:01:16     66s] Begin checking placement ... (start mem=1523.2M, init mem=1523.2M)
[05/15 07:01:16     66s] Begin checking exclusive groups violation ...
[05/15 07:01:16     66s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 07:01:16     66s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 07:01:16     66s] 
[05/15 07:01:16     66s] Running CheckPlace using 1 thread in normal mode...
[05/15 07:01:17     66s] 
[05/15 07:01:17     66s] ...checkPlace normal is done!
[05/15 07:01:17     66s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1523.2M, EPOCH TIME: 1747306877.025600
[05/15 07:01:17     66s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.004, MEM:1523.2M, EPOCH TIME: 1747306877.029122
[05/15 07:01:17     66s] *info: Placed = 1874          
[05/15 07:01:17     66s] *info: Unplaced = 0           
[05/15 07:01:17     66s] Placement Density:6.14%(7581/123394)
[05/15 07:01:17     66s] Placement Density (including fixed std cells):6.14%(7581/123394)
[05/15 07:01:17     66s] All LLGs are deleted
[05/15 07:01:17     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1523.2M, EPOCH TIME: 1747306877.031584
[05/15 07:01:17     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1523.2M, EPOCH TIME: 1747306877.032431
[05/15 07:01:17     66s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1523.2M)
[05/15 07:01:17     66s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.161, MEM:1523.2M, EPOCH TIME: 1747306877.033948
[05/15 07:01:17     66s] <CMD> checkPinAssignment -report_violating_pin
[05/15 07:01:17     66s] #% Begin checkPinAssignment (date=05/15 07:01:17, mem=1261.3M)
[05/15 07:01:17     66s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[05/15 07:01:17     66s] Checking pins of top cell mcs4_pad_frame ... completed
[05/15 07:01:17     66s] 
[05/15 07:01:17     66s] ================================================================================================================================
[05/15 07:01:17     66s]                                                    checkPinAssignment Summary
[05/15 07:01:17     66s] ================================================================================================================================
[05/15 07:01:17     66s] Partition        | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[05/15 07:01:17     66s] ================================================================================================================================
[05/15 07:01:17     66s] mcs4_pad_frame   |    21 |      5 |      5 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/15 07:01:17     66s] ================================================================================================================================
[05/15 07:01:17     66s] TOTAL            |    21 |      5 |      5 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[05/15 07:01:17     66s] ================================================================================================================================
[05/15 07:01:17     66s] #% End checkPinAssignment (date=05/15 07:01:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1261.9M, current mem=1261.9M)
[05/15 07:01:17     66s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/15 07:01:17     66s] <CMD> timeDesign -preCTS -prefix preCTS_setup
[05/15 07:01:17     66s] AAE DB initialization (MEM=1517.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 07:01:17     66s] #optDebug: fT-S <1 1 0 0 0>
[05/15 07:01:17     66s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/15 07:01:17     66s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/15 07:01:17     66s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:06.7/0:02:14.6 (0.5), mem = 1517.2M
[05/15 07:01:17     66s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1515.2M, EPOCH TIME: 1747306877.432266
[05/15 07:01:17     66s] All LLGs are deleted
[05/15 07:01:17     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1515.2M, EPOCH TIME: 1747306877.432440
[05/15 07:01:17     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1515.2M, EPOCH TIME: 1747306877.432552
[05/15 07:01:17     66s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:1515.2M, EPOCH TIME: 1747306877.435568
[05/15 07:01:17     66s] Start to check current routing status for nets...
[05/15 07:01:17     66s] All nets are already routed correctly.
[05/15 07:01:17     66s] End to check current routing status for nets (mem=1515.2M)
[05/15 07:01:17     66s] Extraction called for design 'mcs4_pad_frame' of instances=1904 and nets=1929 using extraction engine 'preRoute' .
[05/15 07:01:17     66s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:01:17     66s] RC Extraction called in multi-corner(2) mode.
[05/15 07:01:17     66s] RCMode: PreRoute
[05/15 07:01:17     66s]       RC Corner Indexes            0       1   
[05/15 07:01:17     66s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:01:17     66s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:17     66s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:17     66s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:17     66s] Shrink Factor                : 1.00000
[05/15 07:01:17     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:01:17     66s] Using Quantus QRC technology file ...
[05/15 07:01:17     66s] 
[05/15 07:01:17     66s] Trim Metal Layers:
[05/15 07:01:17     66s] LayerId::1 widthSet size::1
[05/15 07:01:17     66s] LayerId::2 widthSet size::1
[05/15 07:01:17     66s] LayerId::3 widthSet size::1
[05/15 07:01:17     66s] LayerId::4 widthSet size::1
[05/15 07:01:17     66s] LayerId::5 widthSet size::1
[05/15 07:01:17     66s] LayerId::6 widthSet size::1
[05/15 07:01:17     66s] LayerId::7 widthSet size::1
[05/15 07:01:17     66s] LayerId::8 widthSet size::1
[05/15 07:01:17     66s] LayerId::9 widthSet size::1
[05/15 07:01:17     66s] LayerId::10 widthSet size::1
[05/15 07:01:17     66s] LayerId::11 widthSet size::1
[05/15 07:01:17     66s] Updating RC grid for preRoute extraction ...
[05/15 07:01:17     66s] eee: pegSigSF::1.070000
[05/15 07:01:17     66s] Initializing multi-corner resistance tables ...
[05/15 07:01:17     66s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:01:17     66s] eee: l::2 avDens::0.037457 usedTrk::1383.516663 availTrk::36936.000000 sigTrk::1383.516663
[05/15 07:01:17     66s] eee: l::3 avDens::0.034870 usedTrk::1192.550871 availTrk::34200.000000 sigTrk::1192.550871
[05/15 07:01:17     66s] eee: l::4 avDens::0.012566 usedTrk::379.272221 availTrk::30181.500000 sigTrk::379.272221
[05/15 07:01:17     66s] eee: l::5 avDens::0.011928 usedTrk::176.054679 availTrk::14760.000000 sigTrk::176.054679
[05/15 07:01:17     66s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:01:17     66s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:17     66s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:17     66s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:17     66s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:17     66s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:17     66s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:01:17     66s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024955 ; aWlH: 0.000000 ; Pmax: 0.805000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:01:17     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1515.203M)
[05/15 07:01:17     66s] Effort level <high> specified for reg2reg path_group
[05/15 07:01:17     67s] All LLGs are deleted
[05/15 07:01:17     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1535.8M, EPOCH TIME: 1747306877.704181
[05/15 07:01:17     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1535.8M, EPOCH TIME: 1747306877.704769
[05/15 07:01:17     67s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1535.8M, EPOCH TIME: 1747306877.705303
[05/15 07:01:17     67s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1535.8M, EPOCH TIME: 1747306877.706752
[05/15 07:01:17     67s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1535.8M, EPOCH TIME: 1747306877.731009
[05/15 07:01:17     67s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.001, MEM:1535.8M, EPOCH TIME: 1747306877.731706
[05/15 07:01:17     67s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1535.8M, EPOCH TIME: 1747306877.740581
[05/15 07:01:17     67s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1535.8M, EPOCH TIME: 1747306877.742554
[05/15 07:01:17     67s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:1535.8M, EPOCH TIME: 1747306877.745149
[05/15 07:01:17     67s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.043, MEM:1535.8M, EPOCH TIME: 1747306877.748267
[05/15 07:01:17     67s] All LLGs are deleted
[05/15 07:01:17     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1535.8M, EPOCH TIME: 1747306877.755056
[05/15 07:01:17     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1535.8M, EPOCH TIME: 1747306877.758396
[05/15 07:01:17     67s] Starting delay calculation for Setup views
[05/15 07:01:17     67s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:01:17     67s] #################################################################################
[05/15 07:01:17     67s] # Design Stage: PreRoute
[05/15 07:01:17     67s] # Design Name: mcs4_pad_frame
[05/15 07:01:17     67s] # Design Mode: 45nm
[05/15 07:01:17     67s] # Analysis Mode: MMMC OCV 
[05/15 07:01:17     67s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:01:17     67s] # Signoff Settings: SI Off 
[05/15 07:01:17     67s] #################################################################################
[05/15 07:01:17     67s] Calculate early delays in OCV mode...
[05/15 07:01:17     67s] Calculate late delays in OCV mode...
[05/15 07:01:17     67s] Calculate early delays in OCV mode...
[05/15 07:01:17     67s] Calculate late delays in OCV mode...
[05/15 07:01:17     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 1533.8M, InitMEM = 1533.8M)
[05/15 07:01:17     67s] Start delay calculation (fullDC) (1 T). (MEM=1533.8)
[05/15 07:01:17     67s] Start AAE Lib Loading. (MEM=1553.81)
[05/15 07:01:17     67s] End AAE Lib Loading. (MEM=1572.89 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 07:01:17     67s] End AAE Lib Interpolated Model. (MEM=1572.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:18     67s] Total number of fetched objects 1907
[05/15 07:01:18     68s] Total number of fetched objects 1907
[05/15 07:01:18     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:18     68s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:18     68s] End delay calculation. (MEM=1639.17 CPU=0:00:00.8 REAL=0:00:00.0)
[05/15 07:01:18     68s] End delay calculation (fullDC). (MEM=1602.55 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 07:01:18     68s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1602.6M) ***
[05/15 07:01:19     68s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:08 mem=1602.6M)
[05/15 07:01:20     68s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.734  | 45.475  | 41.734  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |     4 (327)      |   -0.945   |    12 (1101)     |
|   max_fanout   |     23 (23)      |    -68     |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:01:20     68s] Density: 6.144%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:01:21     68s] Total CPU time: 2.04 sec
[05/15 07:01:21     68s] Total Real time: 4.0 sec
[05/15 07:01:21     68s] Total Memory Usage: 1576.964844 Mbytes
[05/15 07:01:21     68s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:01:21     68s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.0/0:00:03.7 (0.5), totSession cpu/real = 0:01:08.8/0:02:18.3 (0.5), mem = 1577.0M
[05/15 07:01:21     68s] 
[05/15 07:01:21     68s] =============================================================================================
[05/15 07:01:21     68s]  Final TAT Report for timeDesign #1                                             21.12-s106_1
[05/15 07:01:21     68s] =============================================================================================
[05/15 07:01:21     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:01:21     68s] ---------------------------------------------------------------------------------------------
[05/15 07:01:21     68s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:01:21     68s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:03.2 /  0:00:01.6    0.5
[05/15 07:01:21     68s] [ DrvReport              ]      1   0:00:01.6  (  42.6 % )     0:00:01.6 /  0:00:00.1    0.1
[05/15 07:01:21     68s] [ ExtractRC              ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 07:01:21     68s] [ TimingUpdate           ]      1   0:00:00.1  (   3.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/15 07:01:21     68s] [ FullDelayCalc          ]      1   0:00:01.1  (  30.3 % )     0:00:01.1 /  0:00:01.1    1.0
[05/15 07:01:21     68s] [ TimingReport           ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 07:01:21     68s] [ GenerateReports        ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:01:21     68s] [ MISC                   ]          0:00:00.3  (   9.3 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 07:01:21     68s] ---------------------------------------------------------------------------------------------
[05/15 07:01:21     68s]  timeDesign #1 TOTAL                0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:02.0    0.5
[05/15 07:01:21     68s] ---------------------------------------------------------------------------------------------
[05/15 07:01:21     68s] 
[05/15 07:01:21     68s] <CMD> timeDesign -preCTS -prefix preCTS_hold -hold
[05/15 07:01:21     68s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:08.8/0:02:18.3 (0.5), mem = 1577.0M
[05/15 07:01:21     68s] 
[05/15 07:01:21     68s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:01:21     68s] 
[05/15 07:01:21     68s] TimeStamp Deleting Cell Server End ...
[05/15 07:01:21     68s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1533.0M, EPOCH TIME: 1747306881.140821
[05/15 07:01:21     68s] All LLGs are deleted
[05/15 07:01:21     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1533.0M, EPOCH TIME: 1747306881.140931
[05/15 07:01:21     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1533.0M, EPOCH TIME: 1747306881.140999
[05/15 07:01:21     68s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1533.0M, EPOCH TIME: 1747306881.141134
[05/15 07:01:21     68s] Start to check current routing status for nets...
[05/15 07:01:21     68s] All nets are already routed correctly.
[05/15 07:01:21     68s] End to check current routing status for nets (mem=1533.0M)
[05/15 07:01:21     68s] Effort level <high> specified for reg2reg path_group
[05/15 07:01:21     69s] All LLGs are deleted
[05/15 07:01:21     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1552.8M, EPOCH TIME: 1747306881.335620
[05/15 07:01:21     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:1552.8M, EPOCH TIME: 1747306881.339204
[05/15 07:01:21     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1552.8M, EPOCH TIME: 1747306881.340181
[05/15 07:01:21     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1552.8M, EPOCH TIME: 1747306881.343727
[05/15 07:01:21     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1552.8M, EPOCH TIME: 1747306881.377982
[05/15 07:01:21     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1552.8M, EPOCH TIME: 1747306881.378682
[05/15 07:01:21     69s] Fast DP-INIT is on for default
[05/15 07:01:21     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.044, MEM:1552.8M, EPOCH TIME: 1747306881.387508
[05/15 07:01:21     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.049, MEM:1552.8M, EPOCH TIME: 1747306881.389488
[05/15 07:01:21     69s] All LLGs are deleted
[05/15 07:01:21     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1552.8M, EPOCH TIME: 1747306881.395520
[05/15 07:01:21     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1552.8M, EPOCH TIME: 1747306881.398684
[05/15 07:01:21     69s] Starting delay calculation for Hold views
[05/15 07:01:21     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:01:21     69s] #################################################################################
[05/15 07:01:21     69s] # Design Stage: PreRoute
[05/15 07:01:21     69s] # Design Name: mcs4_pad_frame
[05/15 07:01:21     69s] # Design Mode: 45nm
[05/15 07:01:21     69s] # Analysis Mode: MMMC OCV 
[05/15 07:01:21     69s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:01:21     69s] # Signoff Settings: SI Off 
[05/15 07:01:21     69s] #################################################################################
[05/15 07:01:21     69s] Calculate late delays in OCV mode...
[05/15 07:01:21     69s] Calculate early delays in OCV mode...
[05/15 07:01:21     69s] Calculate late delays in OCV mode...
[05/15 07:01:21     69s] Calculate early delays in OCV mode...
[05/15 07:01:21     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 1550.8M, InitMEM = 1550.8M)
[05/15 07:01:21     69s] Start delay calculation (fullDC) (1 T). (MEM=1550.81)
[05/15 07:01:21     69s] End AAE Lib Interpolated Model. (MEM=1570.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:21     69s] Total number of fetched objects 1907
[05/15 07:01:22     69s] Total number of fetched objects 1907
[05/15 07:01:22     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:22     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:22     69s] End delay calculation. (MEM=1609.29 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 07:01:22     69s] End delay calculation (fullDC). (MEM=1609.29 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 07:01:22     69s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1609.3M) ***
[05/15 07:01:22     69s] Turning on fast DC mode.
[05/15 07:01:22     70s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:10 mem=1609.3M)
[05/15 07:01:22     70s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.351  | -0.351  |  0.660  |
|           TNS (ns):|-412.067 |-412.067 |  0.000  |
|    Violating Paths:|  1543   |  1543   |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:01:22     70s] Density: 6.144%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:01:22     70s] Total CPU time: 1.6 sec
[05/15 07:01:22     70s] Total Real time: 1.0 sec
[05/15 07:01:22     70s] Total Memory Usage: 1526.277344 Mbytes
[05/15 07:01:22     70s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:01:10.4/0:02:20.1 (0.5), mem = 1526.3M
[05/15 07:01:22     70s] 
[05/15 07:01:22     70s] =============================================================================================
[05/15 07:01:22     70s]  Final TAT Report for timeDesign #2                                             21.12-s106_1
[05/15 07:01:22     70s] =============================================================================================
[05/15 07:01:22     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:01:22     70s] ---------------------------------------------------------------------------------------------
[05/15 07:01:22     70s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:01:22     70s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.5 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 07:01:22     70s] [ TimingUpdate           ]      1   0:00:00.1  (   6.3 % )     0:00:01.1 /  0:00:01.0    1.0
[05/15 07:01:22     70s] [ FullDelayCalc          ]      1   0:00:00.9  (  52.5 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 07:01:22     70s] [ TimingReport           ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:01:22     70s] [ GenerateReports        ]      1   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 07:01:22     70s] [ MISC                   ]          0:00:00.4  (  22.4 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 07:01:22     70s] ---------------------------------------------------------------------------------------------
[05/15 07:01:22     70s]  timeDesign #2 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.6    0.9
[05/15 07:01:22     70s] ---------------------------------------------------------------------------------------------
[05/15 07:01:22     70s] 
[05/15 07:01:22     70s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:01:31     71s] <CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
[05/15 07:01:31     71s] <CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
[05/15 07:01:31     71s] <CMD> set_ccopt_property target_max_trans 100ps
[05/15 07:01:31     71s] <CMD> create_ccopt_clock_tree_spec -file mcs4_pad_frame_ccopt_CTS.spec
[05/15 07:01:31     71s] Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
[05/15 07:01:31     71s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/15 07:01:31     71s] 
[05/15 07:01:31     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:01:31     71s] Summary for sequential cells identification: 
[05/15 07:01:31     71s]   Identified SBFF number: 104
[05/15 07:01:31     71s]   Identified MBFF number: 16
[05/15 07:01:31     71s]   Identified SB Latch number: 0
[05/15 07:01:31     71s]   Identified MB Latch number: 0
[05/15 07:01:31     71s]   Not identified SBFF number: 16
[05/15 07:01:31     71s]   Not identified MBFF number: 0
[05/15 07:01:31     71s]   Not identified SB Latch number: 0
[05/15 07:01:31     71s]   Not identified MB Latch number: 0
[05/15 07:01:31     71s]   Number of sequential cells which are not FFs: 32
[05/15 07:01:31     71s]  Visiting view : AnalysisView_WC
[05/15 07:01:31     71s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:01:31     71s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:01:31     71s]  Visiting view : AnalysisView_BC
[05/15 07:01:31     71s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:01:31     71s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:01:31     71s]  Visiting view : AnalysisView_WC
[05/15 07:01:31     71s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:01:31     71s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:01:31     71s]  Visiting view : AnalysisView_BC
[05/15 07:01:31     71s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:01:31     71s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:01:31     71s] TLC MultiMap info (StdDelay):
[05/15 07:01:31     71s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:01:31     71s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:01:31     71s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:01:31     71s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:01:31     71s]  Setting StdDelay to: 38ps
[05/15 07:01:31     71s] 
[05/15 07:01:31     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:01:31     71s] Reset timing graph...
[05/15 07:01:31     71s] Ignoring AAE DB Resetting ...
[05/15 07:01:31     71s] Reset timing graph done.
[05/15 07:01:31     71s] Ignoring AAE DB Resetting ...
[05/15 07:01:32     71s] Analyzing clock structure...
[05/15 07:01:32     71s] Analyzing clock structure done.
[05/15 07:01:32     71s] Reset timing graph...
[05/15 07:01:32     71s] Ignoring AAE DB Resetting ...
[05/15 07:01:32     71s] Reset timing graph done.
[05/15 07:01:32     71s] Wrote: mcs4_pad_frame_ccopt_CTS.spec
[05/15 07:01:32     71s] <CMD> get_ccopt_clock_trees
[05/15 07:01:32     71s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/15 07:01:32     71s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin sysclk true
[05/15 07:01:32     71s] <CMD> create_ccopt_clock_tree -name My_CLK -source sysclk -no_skew_group
[05/15 07:01:32     71s] Extracting original clock gating for My_CLK...
[05/15 07:01:32     71s]   clock_tree My_CLK contains 657 sinks and 0 clock gates.
[05/15 07:01:32     71s] Extracting original clock gating for My_CLK done.
[05/15 07:01:32     71s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree My_CLK 2.000
[05/15 07:01:32     71s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree My_CLK 2.750
[05/15 07:01:32     71s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree My_CLK 2.400
[05/15 07:01:32     71s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree My_CLK 3.300
[05/15 07:01:32     71s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree My_CLK 1.000
[05/15 07:01:32     71s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree My_CLK 0.750
[05/15 07:01:32     71s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree My_CLK 1.000
[05/15 07:01:32     71s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree My_CLK 0.750
[05/15 07:01:32     71s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree My_CLK 1.200
[05/15 07:01:32     71s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree My_CLK 0.900
[05/15 07:01:32     71s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree My_CLK 1.200
[05/15 07:01:32     71s] <CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree My_CLK 0.900
[05/15 07:01:32     71s] <CMD> set_ccopt_property clock_period -pin sysclk 50
[05/15 07:01:32     71s] <CMD> set_ccopt_property timing_connectivity_info {}
[05/15 07:01:32     71s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_WC -sources sysclk -auto_sinks
[05/15 07:01:32     71s] The skew group My_CLK/ConstraintMode_WC was created. It contains 657 sinks and 1 sources.
[05/15 07:01:32     71s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_WC true
[05/15 07:01:32     71s] <CMD> set_ccopt_property target_insertion_delay -skew_group My_CLK/ConstraintMode_WC 3.000
[05/15 07:01:32     71s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_WC My_CLK
[05/15 07:01:32     71s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_WC ConstraintMode_WC
[05/15 07:01:32     71s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_WC DelayCorner_WC
[05/15 07:01:32     71s] <CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_BC -sources sysclk -auto_sinks
[05/15 07:01:32     71s] The skew group My_CLK/ConstraintMode_BC was created. It contains 657 sinks and 1 sources.
[05/15 07:01:32     71s] <CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_BC true
[05/15 07:01:32     71s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_BC My_CLK
[05/15 07:01:32     71s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_BC ConstraintMode_BC
[05/15 07:01:32     71s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_BC DelayCorner_BC
[05/15 07:01:32     71s] <CMD> check_ccopt_clock_tree_convergence
[05/15 07:01:32     71s] Checking clock tree convergence...
[05/15 07:01:32     71s] Checking clock tree convergence done.
[05/15 07:01:32     71s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/15 07:01:32     71s] <CMD> ccopt_design
[05/15 07:01:32     71s] #% Begin ccopt_design (date=05/15 07:01:32, mem=1270.0M)
[05/15 07:01:32     71s] Turning off fast DC mode.
[05/15 07:01:32     71s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:11.7/0:02:29.6 (0.5), mem = 1526.1M
[05/15 07:01:32     71s] Runtime...
[05/15 07:01:32     71s] **INFO: User's settings:
[05/15 07:01:32     71s] setNanoRouteMode -extractThirdPartyCompatible       false
[05/15 07:01:32     71s] setDesignMode -process                              45
[05/15 07:01:32     71s] setExtractRCMode -coupling_c_th                     0.1
[05/15 07:01:32     71s] setExtractRCMode -engine                            preRoute
[05/15 07:01:32     71s] setExtractRCMode -relative_c_th                     1
[05/15 07:01:32     71s] setExtractRCMode -total_c_th                        0
[05/15 07:01:32     71s] setDelayCalMode -enable_high_fanout                 true
[05/15 07:01:32     71s] setDelayCalMode -engine                             aae
[05/15 07:01:32     71s] setDelayCalMode -ignoreNetLoad                      false
[05/15 07:01:32     71s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 07:01:32     71s] setOptMode -preserveAllSequential                   true
[05/15 07:01:32     71s] setPlaceMode -honorSoftBlockage                     true
[05/15 07:01:32     71s] setPlaceMode -place_design_floorplan_mode           false
[05/15 07:01:32     71s] setPlaceMode -place_detail_check_route              true
[05/15 07:01:32     71s] setPlaceMode -place_detail_preserve_routing         true
[05/15 07:01:32     71s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 07:01:32     71s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 07:01:32     71s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 07:01:32     71s] setPlaceMode -place_global_cong_effort              high
[05/15 07:01:32     71s] setPlaceMode -place_global_ignore_scan              true
[05/15 07:01:32     71s] setPlaceMode -place_global_ignore_spare             false
[05/15 07:01:32     71s] setPlaceMode -place_global_module_aware_spare       false
[05/15 07:01:32     71s] setPlaceMode -place_global_place_io_pins            true
[05/15 07:01:32     71s] setPlaceMode -place_global_reorder_scan             true
[05/15 07:01:32     71s] setPlaceMode -powerDriven                           false
[05/15 07:01:32     71s] setPlaceMode -timingDriven                          true
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/15 07:01:32     71s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/15 07:01:32     71s] Set place::cacheFPlanSiteMark to 1
[05/15 07:01:32     71s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/15 07:01:32     71s] Using CCOpt effort standard.
[05/15 07:01:32     71s] CCOpt::Phase::Initialization...
[05/15 07:01:32     71s] Check Prerequisites...
[05/15 07:01:32     71s] Leaving CCOpt scope - CheckPlace...
[05/15 07:01:32     71s] OPERPROF: Starting checkPlace at level 1, MEM:1526.1M, EPOCH TIME: 1747306892.427192
[05/15 07:01:32     71s] z: 2, totalTracks: 1
[05/15 07:01:32     71s] z: 4, totalTracks: 1
[05/15 07:01:32     71s] z: 6, totalTracks: 1
[05/15 07:01:32     71s] z: 8, totalTracks: 1
[05/15 07:01:32     71s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:01:32     71s] All LLGs are deleted
[05/15 07:01:32     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.1M, EPOCH TIME: 1747306892.435816
[05/15 07:01:32     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1526.1M, EPOCH TIME: 1747306892.436651
[05/15 07:01:32     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1526.1M, EPOCH TIME: 1747306892.436923
[05/15 07:01:32     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1526.1M, EPOCH TIME: 1747306892.439117
[05/15 07:01:32     71s] Core basic site is CoreSite
[05/15 07:01:32     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1526.1M, EPOCH TIME: 1747306892.439467
[05/15 07:01:32     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.020, MEM:1526.1M, EPOCH TIME: 1747306892.459304
[05/15 07:01:32     71s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:01:32     71s] SiteArray: use 1,548,288 bytes
[05/15 07:01:32     71s] SiteArray: current memory after site array memory allocation 1526.1M
[05/15 07:01:32     71s] SiteArray: FP blocked sites are writable
[05/15 07:01:32     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:1526.1M, EPOCH TIME: 1747306892.469898
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:32     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1526.1M, EPOCH TIME: 1747306892.478939
[05/15 07:01:32     71s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1526.1M, EPOCH TIME: 1747306892.485267
[05/15 07:01:32     71s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:01:32     71s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1526.1M, EPOCH TIME: 1747306892.487102
[05/15 07:01:32     71s] Begin checking placement ... (start mem=1526.1M, init mem=1526.1M)
[05/15 07:01:32     71s] Begin checking exclusive groups violation ...
[05/15 07:01:32     71s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 07:01:32     71s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] Running CheckPlace using 1 thread in normal mode...
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] ...checkPlace normal is done!
[05/15 07:01:32     71s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1526.1M, EPOCH TIME: 1747306892.507925
[05/15 07:01:32     71s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1526.1M, EPOCH TIME: 1747306892.509847
[05/15 07:01:32     71s] *info: Placed = 1874          
[05/15 07:01:32     71s] *info: Unplaced = 0           
[05/15 07:01:32     71s] Placement Density:6.14%(7581/123394)
[05/15 07:01:32     71s] Placement Density (including fixed std cells):6.14%(7581/123394)
[05/15 07:01:32     71s] All LLGs are deleted
[05/15 07:01:32     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.1M, EPOCH TIME: 1747306892.513863
[05/15 07:01:32     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1526.1M, EPOCH TIME: 1747306892.514778
[05/15 07:01:32     71s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1526.1M)
[05/15 07:01:32     71s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.094, MEM:1526.1M, EPOCH TIME: 1747306892.521675
[05/15 07:01:32     71s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:32     71s] Innovus will update I/O latencies
[05/15 07:01:32     71s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:32     71s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:32     71s] Info: 1 threads available for lower-level modules during optimization.
[05/15 07:01:32     71s] Executing ccopt post-processing.
[05/15 07:01:32     71s] Synthesizing clock trees with CCOpt...
[05/15 07:01:32     71s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/15 07:01:32     71s] CCOpt::Phase::PreparingToBalance...
[05/15 07:01:32     71s] Leaving CCOpt scope - Initializing power interface...
[05/15 07:01:32     71s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] Positive (advancing) pin insertion delays
[05/15 07:01:32     71s] =========================================
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] Found 0 advancing pin insertion delay (0.000% of 657 clock tree sinks)
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] Negative (delaying) pin insertion delays
[05/15 07:01:32     71s] ========================================
[05/15 07:01:32     71s] 
[05/15 07:01:32     71s] Found 0 delaying pin insertion delay (0.000% of 657 clock tree sinks)
[05/15 07:01:32     71s] Notify start of optimization...
[05/15 07:01:32     71s] Notify start of optimization done.
[05/15 07:01:32     71s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/15 07:01:32     71s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1526.1M, EPOCH TIME: 1747306892.549370
[05/15 07:01:32     71s] All LLGs are deleted
[05/15 07:01:32     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1526.1M, EPOCH TIME: 1747306892.549525
[05/15 07:01:32     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1526.1M, EPOCH TIME: 1747306892.549612
[05/15 07:01:32     71s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1526.1M, EPOCH TIME: 1747306892.549808
[05/15 07:01:32     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1526.1M
[05/15 07:01:32     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1526.1M
[05/15 07:01:32     71s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1526.13 MB )
[05/15 07:01:32     71s] (I)      ==================== Layers =====================
[05/15 07:01:32     71s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:32     71s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:01:32     71s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:32     71s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:01:32     71s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:01:32     71s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:32     71s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:01:32     71s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:01:32     71s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:01:32     71s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:01:32     71s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:01:32     71s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:01:32     71s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:01:32     71s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:01:32     71s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:01:32     71s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:01:32     71s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:01:32     71s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:01:32     71s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:01:32     71s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:01:32     71s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:32     71s] (I)      Started Import and model ( Curr Mem: 1526.13 MB )
[05/15 07:01:32     71s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:32     71s] (I)      == Non-default Options ==
[05/15 07:01:32     71s] (I)      Maximum routing layer                              : 11
[05/15 07:01:32     71s] (I)      Number of threads                                  : 1
[05/15 07:01:32     71s] (I)      Method to set GCell size                           : row
[05/15 07:01:32     71s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:01:32     71s] (I)      Use row-based GCell size
[05/15 07:01:32     71s] (I)      Use row-based GCell align
[05/15 07:01:32     71s] (I)      layer 0 area = 80000
[05/15 07:01:32     71s] (I)      layer 1 area = 80000
[05/15 07:01:32     71s] (I)      layer 2 area = 80000
[05/15 07:01:32     71s] (I)      layer 3 area = 80000
[05/15 07:01:32     71s] (I)      layer 4 area = 80000
[05/15 07:01:32     71s] (I)      layer 5 area = 80000
[05/15 07:01:32     71s] (I)      layer 6 area = 80000
[05/15 07:01:32     71s] (I)      layer 7 area = 80000
[05/15 07:01:32     71s] (I)      layer 8 area = 80000
[05/15 07:01:32     71s] (I)      layer 9 area = 400000
[05/15 07:01:32     71s] (I)      layer 10 area = 400000
[05/15 07:01:32     71s] (I)      GCell unit size   : 3420
[05/15 07:01:32     71s] (I)      GCell multiplier  : 1
[05/15 07:01:32     71s] (I)      GCell row height  : 3420
[05/15 07:01:32     71s] (I)      Actual row height : 3420
[05/15 07:01:32     71s] (I)      GCell align ref   : 616000 616420
[05/15 07:01:32     71s] [NR-eGR] Track table information for default rule: 
[05/15 07:01:32     71s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:01:32     71s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:01:32     71s] (I)      ==================== Default via =====================
[05/15 07:01:32     71s] (I)      +----+------------------+----------------------------+
[05/15 07:01:32     71s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:01:32     71s] (I)      +----+------------------+----------------------------+
[05/15 07:01:32     71s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:01:32     71s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:01:32     71s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:01:32     71s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:01:32     71s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:01:32     71s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:01:32     71s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:01:32     71s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:01:32     71s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:01:32     71s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:01:32     71s] (I)      +----+------------------+----------------------------+
[05/15 07:01:32     71s] [NR-eGR] Read 2906 PG shapes
[05/15 07:01:32     71s] [NR-eGR] Read 0 clock shapes
[05/15 07:01:32     71s] [NR-eGR] Read 0 other shapes
[05/15 07:01:32     71s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:01:32     71s] [NR-eGR] #Instance Blockages : 640
[05/15 07:01:32     71s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:01:32     71s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:01:32     71s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:01:32     71s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:01:32     71s] [NR-eGR] #Other Blockages    : 0
[05/15 07:01:32     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:01:32     71s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 07:01:32     71s] [NR-eGR] Read 1897 nets ( ignored 0 )
[05/15 07:01:32     71s] (I)      early_global_route_priority property id does not exist.
[05/15 07:01:32     71s] (I)      Read Num Blocks=3546  Num Prerouted Wires=0  Num CS=0
[05/15 07:01:32     71s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 0
[05/15 07:01:32     71s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 0
[05/15 07:01:32     71s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 0
[05/15 07:01:32     72s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:01:32     72s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:01:32     72s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:32     72s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:32     72s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:32     72s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:32     72s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:01:32     72s] (I)      Number of ignored nets                =      0
[05/15 07:01:32     72s] (I)      Number of connected nets              =      0
[05/15 07:01:32     72s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 07:01:32     72s] (I)      Number of clock nets                  =      2.  Ignored: No
[05/15 07:01:32     72s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:01:32     72s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:01:32     72s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:01:32     72s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:01:32     72s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:01:32     72s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:01:32     72s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:01:32     72s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/15 07:01:32     72s] (I)      Ndr track 0 does not exist
[05/15 07:01:33     72s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:01:33     72s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:01:33     72s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:01:33     72s] (I)      Site width          :   400  (dbu)
[05/15 07:01:33     72s] (I)      Row height          :  3420  (dbu)
[05/15 07:01:33     72s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:01:33     72s] (I)      GCell width         :  3420  (dbu)
[05/15 07:01:33     72s] (I)      GCell height        :  3420  (dbu)
[05/15 07:01:33     72s] (I)      Grid                :   585   550    11
[05/15 07:01:33     72s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:01:33     72s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:01:33     72s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:01:33     72s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:01:33     72s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:01:33     72s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:01:33     72s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:01:33     72s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:01:33     72s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:01:33     72s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:01:33     72s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:01:33     72s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:01:33     72s] (I)      --------------------------------------------------------
[05/15 07:01:33     72s] 
[05/15 07:01:33     72s] [NR-eGR] ============ Routing rule table ============
[05/15 07:01:33     72s] [NR-eGR] Rule id: 0  Nets: 1876
[05/15 07:01:33     72s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:01:33     72s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:01:33     72s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:01:33     72s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:33     72s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:33     72s] [NR-eGR] ========================================
[05/15 07:01:33     72s] [NR-eGR] 
[05/15 07:01:33     72s] (I)      =============== Blocked Tracks ===============
[05/15 07:01:33     72s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:33     72s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:01:33     72s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:33     72s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:01:33     72s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:01:33     72s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:01:33     72s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:01:33     72s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:01:33     72s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:01:33     72s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:01:33     72s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:01:33     72s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:01:33     72s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:01:33     72s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:01:33     72s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:33     72s] (I)      Finished Import and model ( CPU: 0.44 sec, Real: 0.51 sec, Curr Mem: 1568.55 MB )
[05/15 07:01:33     72s] (I)      Reset routing kernel
[05/15 07:01:33     72s] (I)      Started Global Routing ( Curr Mem: 1568.55 MB )
[05/15 07:01:33     72s] (I)      totalPins=7483  totalGlobalPin=7414 (99.08%)
[05/15 07:01:33     72s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:01:33     72s] [NR-eGR] Layer group 1: route 1876 net(s) in layer range [2, 11]
[05/15 07:01:33     72s] (I)      
[05/15 07:01:33     72s] (I)      ============  Phase 1a Route ============
[05/15 07:01:33     72s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:33     72s] (I)      
[05/15 07:01:33     72s] (I)      ============  Phase 1b Route ============
[05/15 07:01:33     72s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:33     72s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.077316e+04um
[05/15 07:01:33     72s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:01:33     72s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:01:33     72s] (I)      
[05/15 07:01:33     72s] (I)      ============  Phase 1c Route ============
[05/15 07:01:33     72s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:33     72s] (I)      
[05/15 07:01:33     72s] (I)      ============  Phase 1d Route ============
[05/15 07:01:33     72s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:33     72s] (I)      
[05/15 07:01:33     72s] (I)      ============  Phase 1e Route ============
[05/15 07:01:33     72s] (I)      Usage: 17996 = (9630 H, 8366 V) = (0.08% H, 0.07% V) = (1.647e+04um H, 1.431e+04um V)
[05/15 07:01:33     72s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.077316e+04um
[05/15 07:01:33     72s] (I)      
[05/15 07:01:33     72s] (I)      ============  Phase 1l Route ============
[05/15 07:01:33     72s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:01:33     72s] (I)      Layer  2:    2621512     10314         0      104421     2641540    ( 3.80%) 
[05/15 07:01:33     72s] (I)      Layer  3:    2839115      9627         0       37791     2853009    ( 1.31%) 
[05/15 07:01:33     72s] (I)      Layer  4:    2592119       439         0      116519     2629441    ( 4.24%) 
[05/15 07:01:33     72s] (I)      Layer  5:    2838484        23         0       41679     2849121    ( 1.44%) 
[05/15 07:01:33     72s] (I)      Layer  6:    2743394         0         0           0     2745961    ( 0.00%) 
[05/15 07:01:33     72s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:01:33     72s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:01:33     72s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:01:33     72s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:01:33     72s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:01:33     72s] (I)      Total:      24409782     20403         0      300680    24501064    ( 1.21%) 
[05/15 07:01:33     72s] (I)      
[05/15 07:01:33     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:01:33     72s] [NR-eGR]                        OverCon            
[05/15 07:01:33     72s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:01:33     72s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:01:33     72s] [NR-eGR] ----------------------------------------------
[05/15 07:01:33     72s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR] ----------------------------------------------
[05/15 07:01:33     72s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:01:33     72s] [NR-eGR] 
[05/15 07:01:33     72s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.29 sec, Curr Mem: 1576.55 MB )
[05/15 07:01:33     72s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:01:33     72s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:01:33     72s] (I)      ============= Track Assignment ============
[05/15 07:01:33     72s] (I)      Started Track Assignment (1T) ( Curr Mem: 1576.55 MB )
[05/15 07:01:33     72s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:01:33     72s] (I)      Run Multi-thread track assignment
[05/15 07:01:33     72s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1576.55 MB )
[05/15 07:01:33     72s] (I)      Started Export ( Curr Mem: 1576.55 MB )
[05/15 07:01:33     72s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:01:33     72s] [NR-eGR] ------------------------------------
[05/15 07:01:33     72s] [NR-eGR]  Metal1   (1H)             0   7466 
[05/15 07:01:33     72s] [NR-eGR]  Metal2   (2V)         14781  11303 
[05/15 07:01:33     72s] [NR-eGR]  Metal3   (3H)         16771    265 
[05/15 07:01:33     72s] [NR-eGR]  Metal4   (4V)           768      4 
[05/15 07:01:33     72s] [NR-eGR]  Metal5   (5H)            40      0 
[05/15 07:01:33     72s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:01:33     72s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:01:33     72s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:01:33     72s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:01:33     72s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:01:33     72s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:01:33     72s] [NR-eGR] ------------------------------------
[05/15 07:01:33     72s] [NR-eGR]           Total        32359  19038 
[05/15 07:01:33     72s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:33     72s] [NR-eGR] Total half perimeter of net bounding box: 24763um
[05/15 07:01:33     72s] [NR-eGR] Total length: 32359um, number of vias: 19038
[05/15 07:01:33     72s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:33     72s] [NR-eGR] Total eGR-routed clock nets wire length: 2687um, number of vias: 1793
[05/15 07:01:33     72s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:33     72s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1576.55 MB )
[05/15 07:01:33     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.09 sec, Real: 1.20 sec, Curr Mem: 1542.55 MB )
[05/15 07:01:33     72s] (I)      ==================================== Runtime Summary =====================================
[05/15 07:01:33     72s] (I)       Step                                         %      Start     Finish      Real       CPU 
[05/15 07:01:33     72s] (I)      ------------------------------------------------------------------------------------------
[05/15 07:01:33     72s] (I)       Early Global Route kernel              100.00%  35.41 sec  36.62 sec  1.20 sec  1.09 sec 
[05/15 07:01:33     72s] (I)       +-Import and model                      42.73%  35.42 sec  35.94 sec  0.51 sec  0.44 sec 
[05/15 07:01:33     72s] (I)       | +-Create place DB                      0.98%  35.42 sec  35.43 sec  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | | +-Import place data                  0.96%  35.42 sec  35.43 sec  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | | | +-Read instances and placement     0.25%  35.42 sec  35.42 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | +-Read nets                        0.66%  35.43 sec  35.43 sec  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | +-Create route DB                     34.37%  35.43 sec  35.85 sec  0.41 sec  0.37 sec 
[05/15 07:01:33     72s] (I)       | | +-Import route data (1T)            34.30%  35.43 sec  35.85 sec  0.41 sec  0.37 sec 
[05/15 07:01:33     72s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.09%  35.44 sec  35.45 sec  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | | | | +-Read routing blockages         0.00%  35.44 sec  35.44 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | | +-Read instance blockages        0.12%  35.44 sec  35.44 sec  0.00 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | | | | +-Read PG blockages              0.07%  35.44 sec  35.44 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | | +-Read clock blockages           0.00%  35.44 sec  35.44 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | | +-Read other blockages           0.00%  35.44 sec  35.44 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | | +-Read halo blockages            0.00%  35.44 sec  35.44 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | | +-Read boundary cut boxes        0.00%  35.44 sec  35.44 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | +-Read blackboxes                  0.00%  35.45 sec  35.45 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | +-Read prerouted                   0.01%  35.45 sec  35.45 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | +-Read unlegalized nets            0.03%  35.45 sec  35.45 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | +-Read nets                        0.20%  35.45 sec  35.45 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | +-Set up via pillars               0.00%  35.46 sec  35.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | +-Initialize 3D grid graph         1.81%  35.46 sec  35.48 sec  0.02 sec  0.02 sec 
[05/15 07:01:33     72s] (I)       | | | +-Model blockage capacity         30.65%  35.48 sec  35.85 sec  0.37 sec  0.33 sec 
[05/15 07:01:33     72s] (I)       | | | | +-Initialize 3D capacity        29.41%  35.48 sec  35.83 sec  0.35 sec  0.32 sec 
[05/15 07:01:33     72s] (I)       | +-Read aux data                        0.00%  35.85 sec  35.85 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | +-Others data preparation              0.34%  35.85 sec  35.85 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | +-Create route kernel                  6.92%  35.85 sec  35.93 sec  0.08 sec  0.06 sec 
[05/15 07:01:33     72s] (I)       +-Global Routing                        23.81%  35.94 sec  36.22 sec  0.29 sec  0.25 sec 
[05/15 07:01:33     72s] (I)       | +-Initialization                       0.34%  35.94 sec  35.94 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | +-Net group 1                         15.07%  35.94 sec  36.12 sec  0.18 sec  0.17 sec 
[05/15 07:01:33     72s] (I)       | | +-Generate topology                  0.48%  35.94 sec  35.95 sec  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | | +-Phase 1a                           1.35%  36.01 sec  36.02 sec  0.02 sec  0.03 sec 
[05/15 07:01:33     72s] (I)       | | | +-Pattern routing (1T)             0.88%  36.01 sec  36.02 sec  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | | | +-Add via demand to 2D             0.42%  36.02 sec  36.02 sec  0.01 sec  0.02 sec 
[05/15 07:01:33     72s] (I)       | | +-Phase 1b                           0.24%  36.02 sec  36.03 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | +-Phase 1c                           0.00%  36.03 sec  36.03 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | +-Phase 1d                           0.00%  36.03 sec  36.03 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | +-Phase 1e                           0.58%  36.03 sec  36.03 sec  0.01 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | | +-Route legalization               0.00%  36.03 sec  36.03 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | +-Phase 1l                           7.21%  36.03 sec  36.12 sec  0.09 sec  0.08 sec 
[05/15 07:01:33     72s] (I)       | | | +-Layer assignment (1T)            2.55%  36.09 sec  36.12 sec  0.03 sec  0.03 sec 
[05/15 07:01:33     72s] (I)       | +-Clean cong LA                        0.00%  36.12 sec  36.12 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       +-Export 3D cong map                    11.93%  36.22 sec  36.37 sec  0.14 sec  0.15 sec 
[05/15 07:01:33     72s] (I)       | +-Export 2D cong map                   1.30%  36.35 sec  36.37 sec  0.02 sec  0.02 sec 
[05/15 07:01:33     72s] (I)       +-Extract Global 3D Wires                0.05%  36.37 sec  36.37 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       +-Track Assignment (1T)                 17.24%  36.37 sec  36.57 sec  0.21 sec  0.21 sec 
[05/15 07:01:33     72s] (I)       | +-Initialization                       0.01%  36.37 sec  36.37 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | +-Track Assignment Kernel             17.11%  36.37 sec  36.57 sec  0.21 sec  0.20 sec 
[05/15 07:01:33     72s] (I)       | +-Free Memory                          0.00%  36.57 sec  36.57 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       +-Export                                 2.77%  36.57 sec  36.61 sec  0.03 sec  0.02 sec 
[05/15 07:01:33     72s] (I)       | +-Export DB wires                      0.96%  36.57 sec  36.59 sec  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | | +-Export all nets                    0.72%  36.57 sec  36.58 sec  0.01 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | | +-Set wire vias                      0.15%  36.58 sec  36.59 sec  0.00 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | +-Report wirelength                    1.21%  36.59 sec  36.60 sec  0.01 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       | +-Update net boxes                     0.54%  36.60 sec  36.61 sec  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)       | +-Update timing                        0.00%  36.61 sec  36.61 sec  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)       +-Postprocess design                     0.47%  36.61 sec  36.61 sec  0.01 sec  0.00 sec 
[05/15 07:01:33     72s] (I)      ===================== Summary by functions =====================
[05/15 07:01:33     72s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:01:33     72s] (I)      ----------------------------------------------------------------
[05/15 07:01:33     72s] (I)        0  Early Global Route kernel      100.00%  1.20 sec  1.09 sec 
[05/15 07:01:33     72s] (I)        1  Import and model                42.73%  0.51 sec  0.44 sec 
[05/15 07:01:33     72s] (I)        1  Global Routing                  23.81%  0.29 sec  0.25 sec 
[05/15 07:01:33     72s] (I)        1  Track Assignment (1T)           17.24%  0.21 sec  0.21 sec 
[05/15 07:01:33     72s] (I)        1  Export 3D cong map              11.93%  0.14 sec  0.15 sec 
[05/15 07:01:33     72s] (I)        1  Export                           2.77%  0.03 sec  0.02 sec 
[05/15 07:01:33     72s] (I)        1  Postprocess design               0.47%  0.01 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        1  Extract Global 3D Wires          0.05%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        2  Create route DB                 34.37%  0.41 sec  0.37 sec 
[05/15 07:01:33     72s] (I)        2  Track Assignment Kernel         17.11%  0.21 sec  0.20 sec 
[05/15 07:01:33     72s] (I)        2  Net group 1                     15.07%  0.18 sec  0.17 sec 
[05/15 07:01:33     72s] (I)        2  Create route kernel              6.92%  0.08 sec  0.06 sec 
[05/15 07:01:33     72s] (I)        2  Export 2D cong map               1.30%  0.02 sec  0.02 sec 
[05/15 07:01:33     72s] (I)        2  Report wirelength                1.21%  0.01 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        2  Create place DB                  0.98%  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        2  Export DB wires                  0.96%  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        2  Update net boxes                 0.54%  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        2  Initialization                   0.35%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        2  Others data preparation          0.34%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        3  Import route data (1T)          34.30%  0.41 sec  0.37 sec 
[05/15 07:01:33     72s] (I)        3  Phase 1l                         7.21%  0.09 sec  0.08 sec 
[05/15 07:01:33     72s] (I)        3  Phase 1a                         1.35%  0.02 sec  0.03 sec 
[05/15 07:01:33     72s] (I)        3  Import place data                0.96%  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        3  Export all nets                  0.72%  0.01 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        3  Phase 1e                         0.58%  0.01 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        3  Generate topology                0.48%  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        3  Phase 1b                         0.24%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        3  Set wire vias                    0.15%  0.00 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        4  Model blockage capacity         30.65%  0.37 sec  0.33 sec 
[05/15 07:01:33     72s] (I)        4  Layer assignment (1T)            2.55%  0.03 sec  0.03 sec 
[05/15 07:01:33     72s] (I)        4  Initialize 3D grid graph         1.81%  0.02 sec  0.02 sec 
[05/15 07:01:33     72s] (I)        4  Read blockages ( Layer 2-11 )    1.09%  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        4  Pattern routing (1T)             0.88%  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        4  Read nets                        0.86%  0.01 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        4  Add via demand to 2D             0.42%  0.01 sec  0.02 sec 
[05/15 07:01:33     72s] (I)        4  Read instances and placement     0.25%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        4  Read prerouted                   0.01%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        5  Initialize 3D capacity          29.41%  0.35 sec  0.32 sec 
[05/15 07:01:33     72s] (I)        5  Read instance blockages          0.12%  0.00 sec  0.01 sec 
[05/15 07:01:33     72s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:01:33     72s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.1 real=0:00:01.2)
[05/15 07:01:33     72s] Legalization setup...
[05/15 07:01:33     72s] Using cell based legalization.
[05/15 07:01:33     72s] Initializing placement interface...
[05/15 07:01:33     72s]   Use check_library -place or consult logv if problems occur.
[05/15 07:01:33     72s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 07:01:33     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1535.6M, EPOCH TIME: 1747306893.829385
[05/15 07:01:33     72s] z: 2, totalTracks: 1
[05/15 07:01:33     72s] z: 4, totalTracks: 1
[05/15 07:01:33     72s] z: 6, totalTracks: 1
[05/15 07:01:33     72s] z: 8, totalTracks: 1
[05/15 07:01:33     72s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:01:33     72s] All LLGs are deleted
[05/15 07:01:33     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1535.6M, EPOCH TIME: 1747306893.837992
[05/15 07:01:33     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1535.6M, EPOCH TIME: 1747306893.838868
[05/15 07:01:33     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1535.6M, EPOCH TIME: 1747306893.840144
[05/15 07:01:33     72s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1535.6M, EPOCH TIME: 1747306893.842394
[05/15 07:01:33     72s] Core basic site is CoreSite
[05/15 07:01:33     72s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1535.6M, EPOCH TIME: 1747306893.889908
[05/15 07:01:33     72s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.014, MEM:1535.6M, EPOCH TIME: 1747306893.904228
[05/15 07:01:33     72s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:01:33     72s] SiteArray: use 1,548,288 bytes
[05/15 07:01:33     72s] SiteArray: current memory after site array memory allocation 1535.6M
[05/15 07:01:33     72s] SiteArray: FP blocked sites are writable
[05/15 07:01:33     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:01:33     72s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1535.6M, EPOCH TIME: 1747306893.925088
[05/15 07:01:33     73s] Process 42742 wires and vias for routing blockage and capacity analysis
[05/15 07:01:33     73s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.025, MEM:1535.6M, EPOCH TIME: 1747306893.950404
[05/15 07:01:33     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.111, MEM:1535.6M, EPOCH TIME: 1747306893.953574
[05/15 07:01:33     73s] 
[05/15 07:01:33     73s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:33     73s] OPERPROF:     Starting CMU at level 3, MEM:1535.6M, EPOCH TIME: 1747306893.955215
[05/15 07:01:33     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1535.6M, EPOCH TIME: 1747306893.956705
[05/15 07:01:33     73s] 
[05/15 07:01:33     73s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:33     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.118, MEM:1535.6M, EPOCH TIME: 1747306893.957720
[05/15 07:01:33     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1535.6M, EPOCH TIME: 1747306893.960034
[05/15 07:01:33     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1535.6M, EPOCH TIME: 1747306893.960195
[05/15 07:01:33     73s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1535.6MB).
[05/15 07:01:33     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.138, MEM:1535.6M, EPOCH TIME: 1747306893.967367
[05/15 07:01:33     73s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:33     73s] Initializing placement interface done.
[05/15 07:01:33     73s] Leaving CCOpt scope - Cleaning up placement interface...
[05/15 07:01:33     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1535.6M, EPOCH TIME: 1747306893.967735
[05/15 07:01:33     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1535.6M, EPOCH TIME: 1747306893.977805
[05/15 07:01:33     73s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:33     73s] Leaving CCOpt scope - Initializing placement interface...
[05/15 07:01:33     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1535.6M, EPOCH TIME: 1747306893.996899
[05/15 07:01:33     73s] z: 2, totalTracks: 1
[05/15 07:01:33     73s] z: 4, totalTracks: 1
[05/15 07:01:33     73s] z: 6, totalTracks: 1
[05/15 07:01:33     73s] z: 8, totalTracks: 1
[05/15 07:01:33     73s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:01:34     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1535.6M, EPOCH TIME: 1747306894.001579
[05/15 07:01:34     73s] 
[05/15 07:01:34     73s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:34     73s] OPERPROF:     Starting CMU at level 3, MEM:1535.6M, EPOCH TIME: 1747306894.057239
[05/15 07:01:34     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1535.6M, EPOCH TIME: 1747306894.058301
[05/15 07:01:34     73s] 
[05/15 07:01:34     73s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:34     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.057, MEM:1535.6M, EPOCH TIME: 1747306894.058983
[05/15 07:01:34     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1535.6M, EPOCH TIME: 1747306894.059072
[05/15 07:01:34     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1535.6M, EPOCH TIME: 1747306894.059137
[05/15 07:01:34     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1535.6MB).
[05/15 07:01:34     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.063, MEM:1535.6M, EPOCH TIME: 1747306894.059641
[05/15 07:01:34     73s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:01:34     73s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:34     73s] (I)      Load db... (mem=1535.6M)
[05/15 07:01:34     73s] (I)      Read data from FE... (mem=1535.6M)
[05/15 07:01:34     73s] (I)      Number of ignored instance 0
[05/15 07:01:34     73s] (I)      Number of inbound cells 0
[05/15 07:01:34     73s] (I)      Number of opened ILM blockages 0
[05/15 07:01:34     73s] (I)      Number of instances temporarily fixed by detailed placement 30
[05/15 07:01:34     73s] (I)      numMoveCells=1874, numMacros=30  numPads=26  numMultiRowHeightInsts=0
[05/15 07:01:34     73s] (I)      cell height: 3420, count: 1874
[05/15 07:01:34     73s] (I)      Read rows... (mem=1535.6M)
[05/15 07:01:34     73s] (I)      Reading non-standard rows with height 6840
[05/15 07:01:34     73s] (I)      Done Read rows (cpu=0.000s, mem=1535.6M)
[05/15 07:01:34     73s] (I)      Done Read data from FE (cpu=0.000s, mem=1535.6M)
[05/15 07:01:34     73s] (I)      Done Load db (cpu=0.000s, mem=1535.6M)
[05/15 07:01:34     73s] (I)      Constructing placeable region... (mem=1535.6M)
[05/15 07:01:34     73s] (I)      Constructing bin map
[05/15 07:01:34     73s] (I)      Initialize bin information with width=34200 height=34200
[05/15 07:01:34     73s] (I)      Done constructing bin map
[05/15 07:01:34     73s] (I)      Compute region effective width... (mem=1535.6M)
[05/15 07:01:34     73s] (I)      Done Compute region effective width (cpu=0.000s, mem=1535.6M)
[05/15 07:01:34     73s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1535.6M)
[05/15 07:01:34     73s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 07:01:34     73s] Validating CTS configuration...
[05/15 07:01:34     73s] Checking module port directions...
[05/15 07:01:34     73s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:34     73s] Non-default CCOpt properties:
[05/15 07:01:34     73s]   Public non-default CCOpt properties:
[05/15 07:01:34     73s]     buffer_cells is set for at least one object
[05/15 07:01:34     73s]     cts_merge_clock_gates is set for at least one object
[05/15 07:01:34     73s]     cts_merge_clock_logic is set for at least one object
[05/15 07:01:34     73s]     inverter_cells is set for at least one object
[05/15 07:01:34     73s]     route_type is set for at least one object
[05/15 07:01:34     73s]     source_latency is set for at least one object
[05/15 07:01:34     73s]     target_insertion_delay is set for at least one object
[05/15 07:01:34     73s]     target_max_trans is set for at least one object
[05/15 07:01:34     73s]     target_max_trans_sdc is set for at least one object
[05/15 07:01:34     73s]   No private non-default CCOpt properties
[05/15 07:01:34     73s] Route type trimming info:
[05/15 07:01:34     73s]   No route type modifications were made.
[05/15 07:01:34     73s] 
[05/15 07:01:34     73s] Trim Metal Layers:
[05/15 07:01:34     73s] LayerId::1 widthSet size::1
[05/15 07:01:34     73s] LayerId::2 widthSet size::1
[05/15 07:01:34     73s] LayerId::3 widthSet size::1
[05/15 07:01:34     73s] LayerId::4 widthSet size::1
[05/15 07:01:34     73s] LayerId::5 widthSet size::1
[05/15 07:01:34     73s] LayerId::6 widthSet size::1
[05/15 07:01:34     73s] LayerId::7 widthSet size::1
[05/15 07:01:34     73s] LayerId::8 widthSet size::1
[05/15 07:01:34     73s] LayerId::9 widthSet size::1
[05/15 07:01:34     73s] LayerId::10 widthSet size::1
[05/15 07:01:34     73s] LayerId::11 widthSet size::1
[05/15 07:01:34     73s] Updating RC grid for preRoute extraction ...
[05/15 07:01:34     73s] eee: pegSigSF::1.070000
[05/15 07:01:34     73s] Initializing multi-corner resistance tables ...
[05/15 07:01:34     73s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:01:34     73s] eee: l::2 avDens::0.037457 usedTrk::1383.516663 availTrk::36936.000000 sigTrk::1383.516663
[05/15 07:01:34     73s] eee: l::3 avDens::0.034870 usedTrk::1192.550871 availTrk::34200.000000 sigTrk::1192.550871
[05/15 07:01:34     73s] eee: l::4 avDens::0.012566 usedTrk::379.272221 availTrk::30181.500000 sigTrk::379.272221
[05/15 07:01:34     73s] eee: l::5 avDens::0.011928 usedTrk::176.054679 availTrk::14760.000000 sigTrk::176.054679
[05/15 07:01:34     73s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:01:34     73s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:34     73s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:34     73s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:34     73s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:34     73s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:34     73s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:01:34     73s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024955 ; aWlH: 0.000000 ; Pmax: 0.805000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:01:34     73s] End AAE Lib Interpolated Model. (MEM=1535.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] (I)      Initializing Steiner engine. 
[05/15 07:01:34     73s] (I)      ==================== Layers =====================
[05/15 07:01:34     73s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:34     73s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:01:34     73s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:34     73s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:01:34     73s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:01:34     73s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:34     73s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:01:34     73s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:01:34     73s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:01:34     73s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:01:34     73s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:01:34     73s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:01:34     73s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:01:34     73s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:01:34     73s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:01:34     73s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:01:34     73s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:01:34     73s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:01:34     73s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:01:34     73s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:01:34     73s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:34     73s] Library trimming buffers in power domain auto-default and half-corner DelayCorner_WC:both.late removed 0 of 8 cells
[05/15 07:01:34     73s] Original list had 8 cells:
[05/15 07:01:34     73s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 07:01:34     73s] Library trimming was not able to trim any cells:
[05/15 07:01:34     73s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:34     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Library trimming inverters in power domain auto-default and half-corner DelayCorner_WC:both.late removed 1 of 9 cells
[05/15 07:01:35     73s] Original list had 9 cells:
[05/15 07:01:35     73s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
[05/15 07:01:35     73s] New trimmed list has 8 cells:
[05/15 07:01:35     73s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1 
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:35     73s] Accumulated time to calculate placeable region: 0
[05/15 07:01:36     75s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of sysclk, which drives the root of clock_tree My_CLK. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[05/15 07:01:36     75s] Clock tree balancer configuration for clock_tree My_CLK:
[05/15 07:01:36     75s] Non-default CCOpt properties:
[05/15 07:01:36     75s]   Public non-default CCOpt properties:
[05/15 07:01:36     75s]     cts_merge_clock_gates: true (default: false)
[05/15 07:01:36     75s]     cts_merge_clock_logic: true (default: false)
[05/15 07:01:36     75s]     route_type (leaf): default_route_type_leaf (default: default)
[05/15 07:01:36     75s]     route_type (top): default_route_type_nonleaf (default: default)
[05/15 07:01:36     75s]     route_type (trunk): default_route_type_nonleaf (default: default)
[05/15 07:01:36     75s]   No private non-default CCOpt properties
[05/15 07:01:36     75s] For power domain auto-default:
[05/15 07:01:36     75s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/15 07:01:36     75s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
[05/15 07:01:36     75s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/15 07:01:36     75s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/15 07:01:36     75s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 123393.942um^2
[05/15 07:01:36     75s] Top Routing info:
[05/15 07:01:36     75s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 07:01:36     75s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/15 07:01:36     75s] Trunk Routing info:
[05/15 07:01:36     75s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 07:01:36     75s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 07:01:36     75s] Leaf Routing info:
[05/15 07:01:36     75s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 07:01:36     75s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 07:01:36     75s] For timing_corner DelayCorner_WC:both, late and power domain auto-default:
[05/15 07:01:36     75s]   Slew time target (leaf):    0.100ns
[05/15 07:01:36     75s]   Slew time target (trunk):   0.100ns
[05/15 07:01:36     75s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[05/15 07:01:36     75s]   Buffer unit delay: 0.105ns
[05/15 07:01:36     75s]   Buffer max distance: 449.275um
[05/15 07:01:36     75s] Fastest wire driving cells and distances:
[05/15 07:01:36     75s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
[05/15 07:01:36     75s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
[05/15 07:01:36     75s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
[05/15 07:01:36     75s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Logic Sizing Table:
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] ----------------------------------------------------------------
[05/15 07:01:36     75s] Cell     Instance count    Source         Eligible library cells
[05/15 07:01:36     75s] ----------------------------------------------------------------
[05/15 07:01:36     75s] PADDI          1           library set    {PADDI}
[05/15 07:01:36     75s] ----------------------------------------------------------------
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 07:01:36     75s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:01:36     75s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:01:36     75s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:36     75s] Clock tree My_CLK has 1 max_capacitance violation.
[05/15 07:01:36     75s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
[05/15 07:01:36     75s]   Sources:                     pin sysclk
[05/15 07:01:36     75s]   Total number of sinks:       657
[05/15 07:01:36     75s]   Delay constrained sinks:     657
[05/15 07:01:36     75s]   Constrains:                  default
[05/15 07:01:36     75s]   Non-leaf sinks:              0
[05/15 07:01:36     75s]   Ignore pins:                 0
[05/15 07:01:36     75s]  Timing corner DelayCorner_WC:both.late:
[05/15 07:01:36     75s]   Skew target:                 0.105ns
[05/15 07:01:36     75s] Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
[05/15 07:01:36     75s]   Sources:                     pin sysclk
[05/15 07:01:36     75s]   Total number of sinks:       657
[05/15 07:01:36     75s]   Delay constrained sinks:     657
[05/15 07:01:36     75s]   Constrains:                  default
[05/15 07:01:36     75s]   Non-leaf sinks:              0
[05/15 07:01:36     75s]   Ignore pins:                 0
[05/15 07:01:36     75s]  Timing corner DelayCorner_WC:both.late:
[05/15 07:01:36     75s]   Skew target:                 0.105ns
[05/15 07:01:36     75s]   Insertion delay target:      3.000ns
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Clock Tree Violations Report
[05/15 07:01:36     75s] ============================
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[05/15 07:01:36     75s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[05/15 07:01:36     75s] Consider reviewing your design and relaunching CCOpt.
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Max Capacitance Violations
[05/15 07:01:36     75s] --------------------------
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (130.710,500.000), in power domain auto-default, which drives a net sysclk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Primary reporting skew groups are:
[05/15 07:01:36     75s] skew_group My_CLK/ConstraintMode_BC with 657 clock sinks
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Clock DAG stats initial state:
[05/15 07:01:36     75s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/15 07:01:36     75s]   misc counts      : r=1, pp=0
[05/15 07:01:36     75s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/15 07:01:36     75s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=890.520um, total=890.520um
[05/15 07:01:36     75s] Clock DAG library cell distribution initial state {count}:
[05/15 07:01:36     75s]  Logics: PADDI: 1 
[05/15 07:01:36     75s] Clock DAG hash initial state: 16502263864993621140 3961557580566333536
[05/15 07:01:36     75s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 07:01:36     75s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Layer information for route type default_route_type_leaf:
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 07:01:36     75s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] Metal1     N            H          1.227         0.111         0.136
[05/15 07:01:36     75s] Metal2     N            V          0.755         0.107         0.081
[05/15 07:01:36     75s] Metal3     Y            H          0.755         0.115         0.087
[05/15 07:01:36     75s] Metal4     Y            V          0.755         0.107         0.081
[05/15 07:01:36     75s] Metal5     N            H          0.755         0.111         0.084
[05/15 07:01:36     75s] Metal6     N            V          0.755         0.113         0.085
[05/15 07:01:36     75s] Metal7     N            H          0.755         0.116         0.088
[05/15 07:01:36     75s] Metal8     N            V          0.268         0.115         0.031
[05/15 07:01:36     75s] Metal9     N            H          0.268         0.600         0.160
[05/15 07:01:36     75s] Metal10    N            V          0.097         0.336         0.033
[05/15 07:01:36     75s] Metal11    N            H          0.095         0.415         0.040
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 07:01:36     75s] Unshielded; Mask Constraint: 0; Source: route_type.
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Layer information for route type default_route_type_nonleaf:
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 07:01:36     75s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] Metal1     N            H          1.227         0.160         0.196
[05/15 07:01:36     75s] Metal2     N            V          0.755         0.143         0.108
[05/15 07:01:36     75s] Metal3     Y            H          0.755         0.151         0.114
[05/15 07:01:36     75s] Metal4     Y            V          0.755         0.146         0.110
[05/15 07:01:36     75s] Metal5     N            H          0.755         0.146         0.110
[05/15 07:01:36     75s] Metal6     N            V          0.755         0.150         0.113
[05/15 07:01:36     75s] Metal7     N            H          0.755         0.153         0.116
[05/15 07:01:36     75s] Metal8     N            V          0.268         0.153         0.041
[05/15 07:01:36     75s] Metal9     N            H          0.268         0.967         0.259
[05/15 07:01:36     75s] Metal10    N            V          0.097         0.459         0.045
[05/15 07:01:36     75s] Metal11    N            H          0.095         0.587         0.056
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[05/15 07:01:36     75s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Layer information for route type default_route_type_nonleaf:
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] Layer      Preferred    Route    Res.          Cap.          RC
[05/15 07:01:36     75s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] Metal1     N            H          1.227         0.111         0.136
[05/15 07:01:36     75s] Metal2     N            V          0.755         0.107         0.081
[05/15 07:01:36     75s] Metal3     Y            H          0.755         0.115         0.087
[05/15 07:01:36     75s] Metal4     Y            V          0.755         0.107         0.081
[05/15 07:01:36     75s] Metal5     N            H          0.755         0.111         0.084
[05/15 07:01:36     75s] Metal6     N            V          0.755         0.113         0.085
[05/15 07:01:36     75s] Metal7     N            H          0.755         0.116         0.088
[05/15 07:01:36     75s] Metal8     N            V          0.268         0.115         0.031
[05/15 07:01:36     75s] Metal9     N            H          0.268         0.600         0.160
[05/15 07:01:36     75s] Metal10    N            V          0.097         0.336         0.033
[05/15 07:01:36     75s] Metal11    N            H          0.095         0.415         0.040
[05/15 07:01:36     75s] ----------------------------------------------------------------------
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Via selection for estimated routes (rule default):
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] ----------------------------------------------------------------------------
[05/15 07:01:36     75s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[05/15 07:01:36     75s] Range                                (Ohm)    (fF)     (fs)     Only
[05/15 07:01:36     75s] ----------------------------------------------------------------------------
[05/15 07:01:36     75s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[05/15 07:01:36     75s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[05/15 07:01:36     75s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[05/15 07:01:36     75s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[05/15 07:01:36     75s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[05/15 07:01:36     75s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[05/15 07:01:36     75s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[05/15 07:01:36     75s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[05/15 07:01:36     75s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[05/15 07:01:36     75s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[05/15 07:01:36     75s] ----------------------------------------------------------------------------
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] No ideal or dont_touch nets found in the clock tree
[05/15 07:01:36     75s] No dont_touch hnets found in the clock tree
[05/15 07:01:36     75s] No dont_touch hpins found in the clock network.
[05/15 07:01:36     75s] Checking for illegal sizes of clock logic instances...
[05/15 07:01:36     75s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Filtering reasons for cell type: inverter
[05/15 07:01:36     75s] =========================================
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] ----------------------------------------------------------------
[05/15 07:01:36     75s] Clock trees    Power domain    Reason              Library cells
[05/15 07:01:36     75s] ----------------------------------------------------------------
[05/15 07:01:36     75s] all            auto-default    Library trimming    { CLKINVX3 }
[05/15 07:01:36     75s] ----------------------------------------------------------------
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Filtering reasons for cell type: logic cell
[05/15 07:01:36     75s] ===========================================
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] -------------------------------------------------------------------
[05/15 07:01:36     75s] Clock trees    Power domain    Reason                 Library cells
[05/15 07:01:36     75s] -------------------------------------------------------------------
[05/15 07:01:36     75s] all            auto-default    Cannot be legalized    { PADDI }
[05/15 07:01:36     75s] -------------------------------------------------------------------
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.7)
[05/15 07:01:36     75s] CCOpt configuration status: all checks passed.
[05/15 07:01:36     75s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/15 07:01:36     75s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/15 07:01:36     75s]   No exclusion drivers are needed.
[05/15 07:01:36     75s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/15 07:01:36     75s] Antenna diode management...
[05/15 07:01:36     75s]   Found 0 antenna diodes in the clock trees.
[05/15 07:01:36     75s]   
[05/15 07:01:36     75s] Antenna diode management done.
[05/15 07:01:36     75s] Adding driver cells for primary IOs...
[05/15 07:01:36     75s]   
[05/15 07:01:36     75s]   ----------------------------------------------------------------------------------------------
[05/15 07:01:36     75s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/15 07:01:36     75s]   ----------------------------------------------------------------------------------------------
[05/15 07:01:36     75s]     (empty table)
[05/15 07:01:36     75s]   ----------------------------------------------------------------------------------------------
[05/15 07:01:36     75s]   
[05/15 07:01:36     75s]   
[05/15 07:01:36     75s] Adding driver cells for primary IOs done.
[05/15 07:01:36     75s] Adding driver cell for primary IO roots...
[05/15 07:01:36     75s] Adding driver cell for primary IO roots done.
[05/15 07:01:36     75s] Maximizing clock DAG abstraction...
[05/15 07:01:36     75s]   Removing clock DAG drivers
[05/15 07:01:36     75s] Maximizing clock DAG abstraction done.
[05/15 07:01:36     75s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.8 real=0:00:04.2)
[05/15 07:01:36     75s] Synthesizing clock trees...
[05/15 07:01:36     75s]   Preparing To Balance...
[05/15 07:01:36     75s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 07:01:36     75s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1642.3M, EPOCH TIME: 1747306896.772198
[05/15 07:01:36     75s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1642.3M, EPOCH TIME: 1747306896.781154
[05/15 07:01:36     75s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:36     75s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 07:01:36     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:1594.8M, EPOCH TIME: 1747306896.781690
[05/15 07:01:36     75s] z: 2, totalTracks: 1
[05/15 07:01:36     75s] z: 4, totalTracks: 1
[05/15 07:01:36     75s] z: 6, totalTracks: 1
[05/15 07:01:36     75s] z: 8, totalTracks: 1
[05/15 07:01:36     75s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:01:36     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1594.8M, EPOCH TIME: 1747306896.786472
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:36     75s] OPERPROF:     Starting CMU at level 3, MEM:1594.8M, EPOCH TIME: 1747306896.819004
[05/15 07:01:36     75s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1594.8M, EPOCH TIME: 1747306896.820109
[05/15 07:01:36     75s] 
[05/15 07:01:36     75s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:36     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.054, MEM:1594.8M, EPOCH TIME: 1747306896.840223
[05/15 07:01:36     75s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1594.8M, EPOCH TIME: 1747306896.840382
[05/15 07:01:36     75s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1594.8M, EPOCH TIME: 1747306896.840493
[05/15 07:01:36     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1594.8MB).
[05/15 07:01:36     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.060, MEM:1594.8M, EPOCH TIME: 1747306896.841319
[05/15 07:01:36     75s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:01:36     75s]   Merging duplicate siblings in DAG...
[05/15 07:01:36     75s]     Clock DAG stats before merging:
[05/15 07:01:36     75s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/15 07:01:36     75s]       misc counts      : r=1, pp=0
[05/15 07:01:36     75s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/15 07:01:36     75s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=890.520um, total=890.520um
[05/15 07:01:36     75s]     Clock DAG library cell distribution before merging {count}:
[05/15 07:01:36     75s]      Logics: PADDI: 1 
[05/15 07:01:36     75s]     Clock DAG hash before merging: 16502263864993621140 3961557580566333536
[05/15 07:01:36     75s]     Resynthesising clock tree into netlist...
[05/15 07:01:36     75s]       Reset timing graph...
[05/15 07:01:36     75s] Ignoring AAE DB Resetting ...
[05/15 07:01:36     75s]       Reset timing graph done.
[05/15 07:01:36     75s]     Resynthesising clock tree into netlist done.
[05/15 07:01:36     75s]     
[05/15 07:01:36     75s]     Clock logic merging summary:
[05/15 07:01:36     75s]     
[05/15 07:01:36     75s]     -----------------------------------------------------------
[05/15 07:01:36     75s]     Description                           Number of occurrences
[05/15 07:01:36     75s]     -----------------------------------------------------------
[05/15 07:01:36     75s]     Total clock logics                              1
[05/15 07:01:36     75s]     Globally unique logic expressions               1
[05/15 07:01:36     75s]     Potentially mergeable clock logics              0
[05/15 07:01:36     75s]     Actually merged clock logics                    0
[05/15 07:01:36     75s]     -----------------------------------------------------------
[05/15 07:01:36     75s]     
[05/15 07:01:36     75s]     --------------------------------------------
[05/15 07:01:36     75s]     Cannot merge reason    Number of occurrences
[05/15 07:01:36     75s]     --------------------------------------------
[05/15 07:01:36     75s]     GloballyUnique                   1
[05/15 07:01:36     75s]     --------------------------------------------
[05/15 07:01:36     75s]     
[05/15 07:01:36     75s]     Disconnecting clock tree from netlist...
[05/15 07:01:36     75s]     Disconnecting clock tree from netlist done.
[05/15 07:01:36     75s]   Merging duplicate siblings in DAG done.
[05/15 07:01:36     75s]   Applying movement limits...
[05/15 07:01:36     75s]   Applying movement limits done.
[05/15 07:01:36     75s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:36     75s]   CCOpt::Phase::Construction...
[05/15 07:01:36     75s]   Stage::Clustering...
[05/15 07:01:36     75s]   Clustering...
[05/15 07:01:36     75s]     Clock DAG hash before 'Clustering': 16502263864993621140 3961557580566333536
[05/15 07:01:36     75s]     Initialize for clustering...
[05/15 07:01:36     75s]     Clock DAG stats before clustering:
[05/15 07:01:36     75s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[05/15 07:01:36     75s]       misc counts      : r=1, pp=0
[05/15 07:01:36     75s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14400.000um^2
[05/15 07:01:36     75s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=890.520um, total=890.520um
[05/15 07:01:36     75s]     Clock DAG library cell distribution before clustering {count}:
[05/15 07:01:36     75s]      Logics: PADDI: 1 
[05/15 07:01:36     75s]     Clock DAG hash before clustering: 16502263864993621140 3961557580566333536
[05/15 07:01:36     75s]     Computing optimal clock node locations...
[05/15 07:01:36     75s]       Optimal path computation stats:
[05/15 07:01:36     75s]         Successful          : 0
[05/15 07:01:36     75s]         Unsuccessful        : 0
[05/15 07:01:36     75s]         Immovable           : 2
[05/15 07:01:36     75s]         lockedParentLocation: 0
[05/15 07:01:36     75s]       Unsuccessful details:
[05/15 07:01:36     75s]       
[05/15 07:01:36     75s]     Computing optimal clock node locations done.
[05/15 07:01:36     75s]     Computing max distances from locked parents...
[05/15 07:01:36     75s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/15 07:01:36     75s]     Computing max distances from locked parents done.
[05/15 07:01:36     75s] End AAE Lib Interpolated Model. (MEM=1594.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:36     75s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:36     75s]     Bottom-up phase...
[05/15 07:01:36     75s]     Clustering bottom-up starting from leaves...
[05/15 07:01:37     76s]       Clustering clock_tree My_CLK...
[05/15 07:01:37     76s]       Clustering clock_tree My_CLK done.
[05/15 07:01:37     76s]     Clustering bottom-up starting from leaves done.
[05/15 07:01:37     76s]     Rebuilding the clock tree after clustering...
[05/15 07:01:37     76s]     Rebuilding the clock tree after clustering done.
[05/15 07:01:37     76s]     Clock DAG stats after bottom-up phase:
[05/15 07:01:37     76s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 07:01:37     76s]       misc counts      : r=1, pp=0
[05/15 07:01:37     76s]       cell areas       : b=58.824um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14458.824um^2
[05/15 07:01:37     76s]       hp wire lengths  : top=0.000um, trunk=575.450um, leaf=1097.065um, total=1672.515um
[05/15 07:01:37     76s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/15 07:01:37     76s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 5 
[05/15 07:01:37     76s]      Logics: PADDI: 1 
[05/15 07:01:37     76s]     Clock DAG hash after bottom-up phase: 6510585976352248607 7264462914700760815
[05/15 07:01:37     76s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/15 07:01:37     76s]     Legalizing clock trees...
[05/15 07:01:37     76s]     Resynthesising clock tree into netlist...
[05/15 07:01:37     76s]       Reset timing graph...
[05/15 07:01:37     76s] Ignoring AAE DB Resetting ...
[05/15 07:01:37     76s]       Reset timing graph done.
[05/15 07:01:37     76s]     Resynthesising clock tree into netlist done.
[05/15 07:01:37     76s]     Commiting net attributes....
[05/15 07:01:37     76s]     Commiting net attributes. done.
[05/15 07:01:37     76s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:37     76s]     Leaving CCOpt scope - ClockRefiner...
[05/15 07:01:37     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1633.0M, EPOCH TIME: 1747306897.324022
[05/15 07:01:37     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1595.0M, EPOCH TIME: 1747306897.333240
[05/15 07:01:37     76s]     Assigned high priority to 666 instances.
[05/15 07:01:37     76s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[05/15 07:01:37     76s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[05/15 07:01:37     76s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1595.0M, EPOCH TIME: 1747306897.356699
[05/15 07:01:37     76s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1595.0M, EPOCH TIME: 1747306897.356855
[05/15 07:01:37     76s] z: 2, totalTracks: 1
[05/15 07:01:37     76s] z: 4, totalTracks: 1
[05/15 07:01:37     76s] z: 6, totalTracks: 1
[05/15 07:01:37     76s] z: 8, totalTracks: 1
[05/15 07:01:37     76s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:01:37     76s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1595.0M, EPOCH TIME: 1747306897.362512
[05/15 07:01:37     76s] 
[05/15 07:01:37     76s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:37     76s] OPERPROF:       Starting CMU at level 4, MEM:1595.0M, EPOCH TIME: 1747306897.410794
[05/15 07:01:37     76s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1595.0M, EPOCH TIME: 1747306897.412548
[05/15 07:01:37     76s] 
[05/15 07:01:37     76s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:37     76s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.051, MEM:1595.0M, EPOCH TIME: 1747306897.413778
[05/15 07:01:37     76s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1595.0M, EPOCH TIME: 1747306897.413905
[05/15 07:01:37     76s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1595.0M, EPOCH TIME: 1747306897.413990
[05/15 07:01:37     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1595.0MB).
[05/15 07:01:37     76s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.058, MEM:1595.0M, EPOCH TIME: 1747306897.414818
[05/15 07:01:37     76s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.058, MEM:1595.0M, EPOCH TIME: 1747306897.414902
[05/15 07:01:37     76s] TDRefine: refinePlace mode is spiral
[05/15 07:01:37     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.2
[05/15 07:01:37     76s] OPERPROF: Starting RefinePlace at level 1, MEM:1595.0M, EPOCH TIME: 1747306897.415019
[05/15 07:01:37     76s] *** Starting refinePlace (0:01:16 mem=1595.0M) ***
[05/15 07:01:37     76s] Total net bbox length = 2.558e+04 (1.386e+04 1.172e+04) (ext = 1.946e+03)
[05/15 07:01:37     76s] 
[05/15 07:01:37     76s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:37     76s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1595.0M, EPOCH TIME: 1747306897.420197
[05/15 07:01:37     76s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:01:37     76s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.006, MEM:1595.0M, EPOCH TIME: 1747306897.425789
[05/15 07:01:37     76s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:01:37     76s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:37     76s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:37     76s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1595.0M, EPOCH TIME: 1747306897.431635
[05/15 07:01:37     76s] Starting refinePlace ...
[05/15 07:01:37     76s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:37     76s] One DDP V2 for no tweak run.
[05/15 07:01:37     76s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:37     76s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 07:01:37     76s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1595.0MB) @(0:01:16 - 0:01:16).
[05/15 07:01:37     76s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:01:37     76s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 07:01:37     76s] 
[05/15 07:01:37     76s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:01:37     76s] Move report: legalization moves 34 insts, mean move: 1.69 um, max move: 7.04 um spiral
[05/15 07:01:37     76s] 	Max move on inst (mcs4_core_ram_0_ram0_ram_array_reg[7][3]): (478.80, 414.23) --> (478.60, 407.39)
[05/15 07:01:37     76s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:01:37     76s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:01:37     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1614.0MB) @(0:01:16 - 0:01:16).
[05/15 07:01:37     76s] Move report: Detail placement moves 34 insts, mean move: 1.69 um, max move: 7.04 um 
[05/15 07:01:37     76s] 	Max move on inst (mcs4_core_ram_0_ram0_ram_array_reg[7][3]): (478.80, 414.23) --> (478.60, 407.39)
[05/15 07:01:37     76s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1614.0MB
[05/15 07:01:37     76s] Statistics of distance of Instance movement in refine placement:
[05/15 07:01:37     76s]   maximum (X+Y) =         7.04 um
[05/15 07:01:37     76s]   inst (mcs4_core_ram_0_ram0_ram_array_reg[7][3]) with max move: (478.8, 414.23) -> (478.6, 407.39)
[05/15 07:01:37     76s]   mean    (X+Y) =         1.69 um
[05/15 07:01:37     76s] Summary Report:
[05/15 07:01:37     76s] Instances move: 34 (out of 1882 movable)
[05/15 07:01:37     76s] Instances flipped: 0
[05/15 07:01:37     76s] Mean displacement: 1.69 um
[05/15 07:01:37     76s] Max displacement: 7.04 um (Instance: mcs4_core_ram_0_ram0_ram_array_reg[7][3]) (478.8, 414.23) -> (478.6, 407.39)
[05/15 07:01:37     76s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[05/15 07:01:37     76s] Total instances moved : 34
[05/15 07:01:37     76s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.123, MEM:1614.0M, EPOCH TIME: 1747306897.554672
[05/15 07:01:37     76s] Total net bbox length = 2.563e+04 (1.388e+04 1.176e+04) (ext = 1.946e+03)
[05/15 07:01:37     76s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1614.0MB
[05/15 07:01:37     76s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1614.0MB) @(0:01:16 - 0:01:16).
[05/15 07:01:37     76s] *** Finished refinePlace (0:01:16 mem=1614.0M) ***
[05/15 07:01:37     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.2
[05/15 07:01:37     76s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.143, MEM:1614.0M, EPOCH TIME: 1747306897.557703
[05/15 07:01:37     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1614.0M, EPOCH TIME: 1747306897.557769
[05/15 07:01:37     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1611.0M, EPOCH TIME: 1747306897.565877
[05/15 07:01:37     76s]     ClockRefiner summary
[05/15 07:01:37     76s]     All clock instances: Moved 15, flipped 7 and cell swapped 0 (out of a total of 666).
[05/15 07:01:37     76s]     The largest move was 7.04 um for mcs4_core_ram_0_ram0_ram_array_reg[7][3].
[05/15 07:01:37     76s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 9).
[05/15 07:01:37     76s]     Clock sinks: Moved 15, flipped 7 and cell swapped 0 (out of a total of 657).
[05/15 07:01:37     76s]     The largest move was 7.04 um for mcs4_core_ram_0_ram0_ram_array_reg[7][3].
[05/15 07:01:37     76s]     Revert refine place priority changes on 0 instances.
[05/15 07:01:37     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1611.0M, EPOCH TIME: 1747306897.581223
[05/15 07:01:37     76s] z: 2, totalTracks: 1
[05/15 07:01:37     76s] z: 4, totalTracks: 1
[05/15 07:01:37     76s] z: 6, totalTracks: 1
[05/15 07:01:37     76s] z: 8, totalTracks: 1
[05/15 07:01:37     76s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:01:37     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1611.0M, EPOCH TIME: 1747306897.586196
[05/15 07:01:37     76s] 
[05/15 07:01:37     76s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:37     76s] OPERPROF:     Starting CMU at level 3, MEM:1611.0M, EPOCH TIME: 1747306897.641404
[05/15 07:01:37     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1611.0M, EPOCH TIME: 1747306897.642527
[05/15 07:01:37     76s] 
[05/15 07:01:37     76s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:37     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.057, MEM:1611.0M, EPOCH TIME: 1747306897.643218
[05/15 07:01:37     76s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1611.0M, EPOCH TIME: 1747306897.643297
[05/15 07:01:37     76s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1611.0M, EPOCH TIME: 1747306897.643360
[05/15 07:01:37     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1611.0MB).
[05/15 07:01:37     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.063, MEM:1611.0M, EPOCH TIME: 1747306897.643867
[05/15 07:01:37     76s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 07:01:37     76s]     Disconnecting clock tree from netlist...
[05/15 07:01:37     76s]     Disconnecting clock tree from netlist done.
[05/15 07:01:37     76s]     Leaving CCOpt scope - Cleaning up placement interface...
[05/15 07:01:37     76s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1611.0M, EPOCH TIME: 1747306897.645235
[05/15 07:01:37     76s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1611.0M, EPOCH TIME: 1747306897.652893
[05/15 07:01:37     76s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:37     76s]     Leaving CCOpt scope - Initializing placement interface...
[05/15 07:01:37     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:1611.0M, EPOCH TIME: 1747306897.653339
[05/15 07:01:37     76s] z: 2, totalTracks: 1
[05/15 07:01:37     76s] z: 4, totalTracks: 1
[05/15 07:01:37     76s] z: 6, totalTracks: 1
[05/15 07:01:37     76s] z: 8, totalTracks: 1
[05/15 07:01:37     76s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:01:37     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1611.0M, EPOCH TIME: 1747306897.658246
[05/15 07:01:37     76s] 
[05/15 07:01:37     76s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:37     76s] OPERPROF:     Starting CMU at level 3, MEM:1611.0M, EPOCH TIME: 1747306897.691282
[05/15 07:01:37     76s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1611.0M, EPOCH TIME: 1747306897.692335
[05/15 07:01:37     76s] 
[05/15 07:01:37     76s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:37     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1611.0M, EPOCH TIME: 1747306897.693052
[05/15 07:01:37     76s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1611.0M, EPOCH TIME: 1747306897.693138
[05/15 07:01:37     76s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1611.0M, EPOCH TIME: 1747306897.693203
[05/15 07:01:37     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1611.0MB).
[05/15 07:01:37     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1611.0M, EPOCH TIME: 1747306897.693636
[05/15 07:01:37     76s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:37     76s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:01:37     76s] End AAE Lib Interpolated Model. (MEM=1611.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:37     76s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 07:01:37     76s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:01:37     76s]     Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:37     76s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:37     76s]     
[05/15 07:01:37     76s]     Clock tree legalization - Histogram:
[05/15 07:01:37     76s]     ====================================
[05/15 07:01:37     76s]     
[05/15 07:01:37     76s]     --------------------------------
[05/15 07:01:37     76s]     Movement (um)    Number of cells
[05/15 07:01:37     76s]     --------------------------------
[05/15 07:01:37     76s]       (empty table)
[05/15 07:01:37     76s]     --------------------------------
[05/15 07:01:37     76s]     
[05/15 07:01:37     76s]     
[05/15 07:01:37     76s]     Clock tree legalization - There are no Movements:
[05/15 07:01:37     76s]     =================================================
[05/15 07:01:37     76s]     
[05/15 07:01:37     76s]     ---------------------------------------------
[05/15 07:01:37     76s]     Movement (um)    Desired     Achieved    Node
[05/15 07:01:37     76s]                      location    location    
[05/15 07:01:37     76s]     ---------------------------------------------
[05/15 07:01:37     76s]       (empty table)
[05/15 07:01:37     76s]     ---------------------------------------------
[05/15 07:01:37     76s]     
[05/15 07:01:37     76s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/15 07:01:37     76s]     Clock DAG stats after 'Clustering':
[05/15 07:01:37     76s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 07:01:37     76s]       misc counts      : r=1, pp=0
[05/15 07:01:37     76s]       cell areas       : b=58.824um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14458.824um^2
[05/15 07:01:37     76s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:37     76s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:37     76s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.194pF, total=0.221pF
[05/15 07:01:37     76s]       wire lengths     : top=0.000um, trunk=472.330um, leaf=2778.898um, total=3251.227um
[05/15 07:01:37     76s]       hp wire lengths  : top=0.000um, trunk=575.450um, leaf=1100.705um, total=1676.155um
[05/15 07:01:37     76s]     Clock DAG net violations after 'Clustering':
[05/15 07:01:37     76s]       Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:01:37     76s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/15 07:01:37     76s]       Trunk : target=0.100ns count=3 avg=0.049ns sd=0.044ns min=0.000ns max=0.085ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:01:37     76s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.089ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:37     76s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/15 07:01:37     76s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 5 
[05/15 07:01:37     76s]      Logics: PADDI: 1 
[05/15 07:01:37     76s]     Clock DAG hash after 'Clustering': 12874589531379815628 6698608658348264300
[05/15 07:01:37     76s]     Clock DAG hash after 'Clustering': 12874589531379815628 6698608658348264300
[05/15 07:01:37     76s]     Primary reporting skew groups after 'Clustering':
[05/15 07:01:37     76s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.343, max=1.350, avg=1.346, sd=0.001], skew [0.007 vs 0.105], 100% {1.343, 1.350} (wid=1.006 ws=0.003) (gid=0.344 gs=0.004)
[05/15 07:01:37     76s]           min path sink: mcs4_core_rom_1_extbusdrive_reg/CK
[05/15 07:01:37     76s]           max path sink: mcs4_core_shiftreg_shifter_reg[4]/CK
[05/15 07:01:37     76s]     Skew group summary after 'Clustering':
[05/15 07:01:37     76s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.343, max=1.350, avg=1.346, sd=0.001], skew [0.007 vs 0.105], 100% {1.343, 1.350} (wid=1.006 ws=0.003) (gid=0.344 gs=0.004)
[05/15 07:01:37     76s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.343, max=1.350, avg=1.346, sd=0.001], skew [0.007 vs 0.105], 100% {1.343, 1.350} (wid=1.006 ws=0.003) (gid=0.344 gs=0.004)
[05/15 07:01:37     76s]     Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:37     76s]   Clustering done. (took cpu=0:00:00.8 real=0:00:01.0)
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   Post-Clustering Statistics Report
[05/15 07:01:37     76s]   =================================
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   Fanout Statistics:
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   -----------------------------------------------------------------------------------
[05/15 07:01:37     76s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/15 07:01:37     76s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/15 07:01:37     76s]   -----------------------------------------------------------------------------------
[05/15 07:01:37     76s]   Trunk         4       2.500       1         7        3.000      {3 <= 2, 1 <= 8}
[05/15 07:01:37     76s]   Leaf          7      93.857      60       100       14.971      {1 <= 68, 6 <= 104}
[05/15 07:01:37     76s]   -----------------------------------------------------------------------------------
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   Clustering Failure Statistics:
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   --------------------------------
[05/15 07:01:37     76s]   Net Type    Clusters    Clusters
[05/15 07:01:37     76s]               Tried       Failed
[05/15 07:01:37     76s]   --------------------------------
[05/15 07:01:37     76s]   Trunk          1           0
[05/15 07:01:37     76s]   Leaf           7           0
[05/15 07:01:37     76s]   --------------------------------
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   Clustering Partition Statistics:
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   -------------------------------------------------------------------------------------
[05/15 07:01:37     76s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[05/15 07:01:37     76s]               Fraction    Fraction    Count        Size       Size    Size    Size
[05/15 07:01:37     76s]   -------------------------------------------------------------------------------------
[05/15 07:01:37     76s]   Trunk        0.000       1.000          1          7.000      7       7       0.000
[05/15 07:01:37     76s]   Leaf         0.000       1.000          1        657.000    657     657       0.000
[05/15 07:01:37     76s]   -------------------------------------------------------------------------------------
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   
[05/15 07:01:37     76s]   Looking for fanout violations...
[05/15 07:01:37     76s]   Looking for fanout violations done.
[05/15 07:01:37     76s]   CongRepair After Initial Clustering...
[05/15 07:01:37     76s]   Reset timing graph...
[05/15 07:01:37     76s] Ignoring AAE DB Resetting ...
[05/15 07:01:37     76s]   Reset timing graph done.
[05/15 07:01:37     76s]   Leaving CCOpt scope - Early Global Route...
[05/15 07:01:37     76s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1649.2M, EPOCH TIME: 1747306897.887998
[05/15 07:01:37     76s] All LLGs are deleted
[05/15 07:01:37     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1649.2M, EPOCH TIME: 1747306897.901947
[05/15 07:01:37     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1649.2M, EPOCH TIME: 1747306897.902740
[05/15 07:01:37     76s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.017, MEM:1611.2M, EPOCH TIME: 1747306897.904528
[05/15 07:01:37     76s]   Clock implementation routing...
[05/15 07:01:37     76s] Net route status summary:
[05/15 07:01:37     76s]   Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:01:37     76s]   Non-clock:  1927 (unrouted=52, trialRouted=1875, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:01:37     76s]     Routing using eGR only...
[05/15 07:01:37     76s]       Early Global Route - eGR only step...
[05/15 07:01:37     76s] (ccopt eGR): There are 10 nets for routing of which 9 have one or more fixed wires.
[05/15 07:01:37     76s] (ccopt eGR): Start to route 10 all nets
[05/15 07:01:37     76s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1611.18 MB )
[05/15 07:01:37     76s] (I)      ==================== Layers =====================
[05/15 07:01:37     76s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:37     76s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:01:37     76s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:37     76s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:01:37     76s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:01:37     76s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:37     76s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:01:37     76s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:01:37     76s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:01:37     76s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:01:37     76s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:01:37     76s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:01:37     76s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:01:37     76s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:01:37     76s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:01:37     76s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:01:37     76s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:01:37     76s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:01:37     76s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:01:37     76s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:01:37     76s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:37     76s] (I)      Started Import and model ( Curr Mem: 1611.18 MB )
[05/15 07:01:37     76s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:37     76s] (I)      == Non-default Options ==
[05/15 07:01:37     76s] (I)      Clean congestion better                            : true
[05/15 07:01:37     76s] (I)      Estimate vias on DPT layer                         : true
[05/15 07:01:37     76s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 07:01:37     76s] (I)      Layer constraints as soft constraints              : true
[05/15 07:01:37     76s] (I)      Soft top layer                                     : true
[05/15 07:01:37     76s] (I)      Skip prospective layer relax nets                  : true
[05/15 07:01:37     76s] (I)      Better NDR handling                                : true
[05/15 07:01:37     76s] (I)      Improved NDR modeling in LA                        : true
[05/15 07:01:37     76s] (I)      Routing cost fix for NDR handling                  : true
[05/15 07:01:37     76s] (I)      Block tracks for preroutes                         : true
[05/15 07:01:37     76s] (I)      Assign IRoute by net group key                     : true
[05/15 07:01:37     76s] (I)      Block unroutable channels                          : true
[05/15 07:01:37     76s] (I)      Block unroutable channels 3D                       : true
[05/15 07:01:37     76s] (I)      Bound layer relaxed segment wl                     : true
[05/15 07:01:37     76s] (I)      Blocked pin reach length threshold                 : 2
[05/15 07:01:37     76s] (I)      Check blockage within NDR space in TA              : true
[05/15 07:01:37     76s] (I)      Skip must join for term with via pillar            : true
[05/15 07:01:37     76s] (I)      Model find APA for IO pin                          : true
[05/15 07:01:37     76s] (I)      On pin location for off pin term                   : true
[05/15 07:01:37     76s] (I)      Handle EOL spacing                                 : true
[05/15 07:01:38     76s] (I)      Merge PG vias by gap                               : true
[05/15 07:01:38     76s] (I)      Maximum routing layer                              : 11
[05/15 07:01:38     76s] (I)      Route selected nets only                           : true
[05/15 07:01:38     76s] (I)      Refine MST                                         : true
[05/15 07:01:38     76s] (I)      Honor PRL                                          : true
[05/15 07:01:38     76s] (I)      Strong congestion aware                            : true
[05/15 07:01:38     76s] (I)      Improved initial location for IRoutes              : true
[05/15 07:01:38     76s] (I)      Multi panel TA                                     : true
[05/15 07:01:38     76s] (I)      Penalize wire overlap                              : true
[05/15 07:01:38     76s] (I)      Expand small instance blockage                     : true
[05/15 07:01:38     76s] (I)      Reduce via in TA                                   : true
[05/15 07:01:38     76s] (I)      SS-aware routing                                   : true
[05/15 07:01:38     76s] (I)      Improve tree edge sharing                          : true
[05/15 07:01:38     76s] (I)      Improve 2D via estimation                          : true
[05/15 07:01:38     76s] (I)      Refine Steiner tree                                : true
[05/15 07:01:38     76s] (I)      Build spine tree                                   : true
[05/15 07:01:38     76s] (I)      Model pass through capacity                        : true
[05/15 07:01:38     76s] (I)      Extend blockages by a half GCell                   : true
[05/15 07:01:38     76s] (I)      Consider pin shapes                                : true
[05/15 07:01:38     76s] (I)      Consider pin shapes for all nodes                  : true
[05/15 07:01:38     76s] (I)      Consider NR APA                                    : true
[05/15 07:01:38     76s] (I)      Consider IO pin shape                              : true
[05/15 07:01:38     76s] (I)      Fix pin connection bug                             : true
[05/15 07:01:38     76s] (I)      Consider layer RC for local wires                  : true
[05/15 07:01:38     76s] (I)      Route to clock mesh pin                            : true
[05/15 07:01:38     76s] (I)      LA-aware pin escape length                         : 2
[05/15 07:01:38     76s] (I)      Connect multiple ports                             : true
[05/15 07:01:38     76s] (I)      Split for must join                                : true
[05/15 07:01:38     76s] (I)      Number of threads                                  : 1
[05/15 07:01:38     76s] (I)      Routing effort level                               : 10000
[05/15 07:01:38     76s] (I)      Prefer layer length threshold                      : 8
[05/15 07:01:38     76s] (I)      Overflow penalty cost                              : 10
[05/15 07:01:38     76s] (I)      A-star cost                                        : 0.300000
[05/15 07:01:38     76s] (I)      Misalignment cost                                  : 10.000000
[05/15 07:01:38     76s] (I)      Threshold for short IRoute                         : 6
[05/15 07:01:38     76s] (I)      Via cost during post routing                       : 1.000000
[05/15 07:01:38     76s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 07:01:38     76s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 07:01:38     76s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 07:01:38     76s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 07:01:38     76s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 07:01:38     76s] (I)      PG-aware similar topology routing                  : true
[05/15 07:01:38     76s] (I)      Maze routing via cost fix                          : true
[05/15 07:01:38     76s] (I)      Apply PRL on PG terms                              : true
[05/15 07:01:38     76s] (I)      Apply PRL on obs objects                           : true
[05/15 07:01:38     76s] (I)      Handle range-type spacing rules                    : true
[05/15 07:01:38     76s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 07:01:38     76s] (I)      Parallel spacing query fix                         : true
[05/15 07:01:38     76s] (I)      Force source to root IR                            : true
[05/15 07:01:38     76s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 07:01:38     76s] (I)      Do not relax to DPT layer                          : true
[05/15 07:01:38     76s] (I)      No DPT in post routing                             : true
[05/15 07:01:38     76s] (I)      Modeling PG via merging fix                        : true
[05/15 07:01:38     76s] (I)      Shield aware TA                                    : true
[05/15 07:01:38     76s] (I)      Strong shield aware TA                             : true
[05/15 07:01:38     76s] (I)      Overflow calculation fix in LA                     : true
[05/15 07:01:38     76s] (I)      Post routing fix                                   : true
[05/15 07:01:38     76s] (I)      Strong post routing                                : true
[05/15 07:01:38     76s] (I)      Access via pillar from top                         : true
[05/15 07:01:38     76s] (I)      NDR via pillar fix                                 : true
[05/15 07:01:38     76s] (I)      Violation on path threshold                        : 1
[05/15 07:01:38     76s] (I)      Pass through capacity modeling                     : true
[05/15 07:01:38     76s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 07:01:38     76s] (I)      Select term pin box for io pin                     : true
[05/15 07:01:38     76s] (I)      Penalize NDR sharing                               : true
[05/15 07:01:38     76s] (I)      Enable special modeling                            : false
[05/15 07:01:38     76s] (I)      Keep fixed segments                                : true
[05/15 07:01:38     76s] (I)      Reorder net groups by key                          : true
[05/15 07:01:38     76s] (I)      Increase net scenic ratio                          : true
[05/15 07:01:38     76s] (I)      Method to set GCell size                           : row
[05/15 07:01:38     76s] (I)      Connect multiple ports and must join fix           : true
[05/15 07:01:38     76s] (I)      Avoid high resistance layers                       : true
[05/15 07:01:38     76s] (I)      Model find APA for IO pin fix                      : true
[05/15 07:01:38     76s] (I)      Avoid connecting non-metal layers                  : true
[05/15 07:01:38     76s] (I)      Use track pitch for NDR                            : true
[05/15 07:01:38     76s] (I)      Enable layer relax to lower layer                  : true
[05/15 07:01:38     76s] (I)      Enable layer relax to upper layer                  : true
[05/15 07:01:38     76s] (I)      Top layer relaxation fix                           : true
[05/15 07:01:38     76s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:01:38     76s] (I)      Use row-based GCell size
[05/15 07:01:38     76s] (I)      Use row-based GCell align
[05/15 07:01:38     76s] (I)      layer 0 area = 80000
[05/15 07:01:38     76s] (I)      layer 1 area = 80000
[05/15 07:01:38     76s] (I)      layer 2 area = 80000
[05/15 07:01:38     76s] (I)      layer 3 area = 80000
[05/15 07:01:38     76s] (I)      layer 4 area = 80000
[05/15 07:01:38     76s] (I)      layer 5 area = 80000
[05/15 07:01:38     76s] (I)      layer 6 area = 80000
[05/15 07:01:38     76s] (I)      layer 7 area = 80000
[05/15 07:01:38     76s] (I)      layer 8 area = 80000
[05/15 07:01:38     76s] (I)      layer 9 area = 400000
[05/15 07:01:38     76s] (I)      layer 10 area = 400000
[05/15 07:01:38     76s] (I)      GCell unit size   : 3420
[05/15 07:01:38     76s] (I)      GCell multiplier  : 1
[05/15 07:01:38     76s] (I)      GCell row height  : 3420
[05/15 07:01:38     76s] (I)      Actual row height : 3420
[05/15 07:01:38     76s] (I)      GCell align ref   : 616000 616420
[05/15 07:01:38     76s] [NR-eGR] Track table information for default rule: 
[05/15 07:01:38     76s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:01:38     76s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:01:38     76s] (I)      ==================== Default via =====================
[05/15 07:01:38     76s] (I)      +----+------------------+----------------------------+
[05/15 07:01:38     76s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:01:38     76s] (I)      +----+------------------+----------------------------+
[05/15 07:01:38     76s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:01:38     76s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:01:38     76s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:01:38     76s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:01:38     76s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:01:38     76s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:01:38     76s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:01:38     76s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:01:38     76s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:01:38     76s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:01:38     76s] (I)      +----+------------------+----------------------------+
[05/15 07:01:38     76s] [NR-eGR] Read 13457 PG shapes
[05/15 07:01:38     76s] [NR-eGR] Read 0 clock shapes
[05/15 07:01:38     76s] [NR-eGR] Read 0 other shapes
[05/15 07:01:38     76s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:01:38     76s] [NR-eGR] #Instance Blockages : 2012
[05/15 07:01:38     76s] [NR-eGR] #PG Blockages       : 13457
[05/15 07:01:38     76s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:01:38     76s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:01:38     76s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:01:38     76s] [NR-eGR] #Other Blockages    : 0
[05/15 07:01:38     76s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:01:38     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 07:01:38     76s] [NR-eGR] Read 1905 nets ( ignored 1895 )
[05/15 07:01:38     76s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 07:01:38     76s] (I)      early_global_route_priority property id does not exist.
[05/15 07:01:38     76s] (I)      Read Num Blocks=17062  Num Prerouted Wires=0  Num CS=0
[05/15 07:01:38     76s] (I)      Layer 1 (V) : #blockages 5376 : #preroutes 0
[05/15 07:01:38     76s] (I)      Layer 2 (H) : #blockages 3649 : #preroutes 0
[05/15 07:01:38     76s] (I)      Layer 3 (V) : #blockages 5101 : #preroutes 0
[05/15 07:01:38     76s] (I)      Layer 4 (H) : #blockages 2613 : #preroutes 0
[05/15 07:01:38     76s] (I)      Layer 5 (V) : #blockages 208 : #preroutes 0
[05/15 07:01:38     76s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:38     76s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:38     76s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:38     76s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:38     77s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/15 07:01:38     77s] (I)      Moved 1 terms for better access 
[05/15 07:01:38     77s] (I)      Number of ignored nets                =      0
[05/15 07:01:38     77s] (I)      Number of connected nets              =      0
[05/15 07:01:38     77s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 07:01:38     77s] (I)      Number of clock nets                  =     10.  Ignored: No
[05/15 07:01:38     77s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:01:38     77s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:01:38     77s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:01:38     77s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:01:38     77s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:01:38     77s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:01:38     77s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:01:38     77s] [NR-eGR] There are 9 clock nets ( 9 with NDR ).
[05/15 07:01:38     77s] (I)      Ndr track 0 does not exist
[05/15 07:01:38     77s] (I)      Ndr track 0 does not exist
[05/15 07:01:38     77s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:01:38     77s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:01:38     77s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:01:38     77s] (I)      Site width          :   400  (dbu)
[05/15 07:01:38     77s] (I)      Row height          :  3420  (dbu)
[05/15 07:01:38     77s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:01:38     77s] (I)      GCell width         :  3420  (dbu)
[05/15 07:01:38     77s] (I)      GCell height        :  3420  (dbu)
[05/15 07:01:38     77s] (I)      Grid                :   585   550    11
[05/15 07:01:38     77s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:01:38     77s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:01:38     77s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:01:38     77s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:01:38     77s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:01:38     77s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:01:38     77s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:01:38     77s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:01:38     77s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:01:38     77s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:01:38     77s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:01:38     77s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:01:38     77s] (I)      --------------------------------------------------------
[05/15 07:01:38     77s] 
[05/15 07:01:38     77s] [NR-eGR] ============ Routing rule table ============
[05/15 07:01:38     77s] [NR-eGR] Rule id: 0  Nets: 9
[05/15 07:01:38     77s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:01:38     77s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:01:38     77s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:01:38     77s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:01:38     77s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:01:38     77s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 07:01:38     77s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:01:38     77s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:01:38     77s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:01:38     77s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:38     77s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:38     77s] [NR-eGR] ========================================
[05/15 07:01:38     77s] [NR-eGR] 
[05/15 07:01:38     77s] (I)      =============== Blocked Tracks ===============
[05/15 07:01:38     77s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:38     77s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:01:38     77s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:38     77s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:01:38     77s] (I)      |     2 | 2750000 |   130762 |         4.75% |
[05/15 07:01:38     77s] (I)      |     3 | 2893995 |    54251 |         1.87% |
[05/15 07:01:38     77s] (I)      |     4 | 2750000 |   164820 |         5.99% |
[05/15 07:01:38     77s] (I)      |     5 | 2893995 |    54417 |         1.88% |
[05/15 07:01:38     77s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:01:38     77s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:01:38     77s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:01:38     77s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:01:38     77s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:01:38     77s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/15 07:01:38     77s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:38     77s] (I)      Finished Import and model ( CPU: 0.52 sec, Real: 0.57 sec, Curr Mem: 1657.07 MB )
[05/15 07:01:38     77s] (I)      Reset routing kernel
[05/15 07:01:38     77s] (I)      Started Global Routing ( Curr Mem: 1657.07 MB )
[05/15 07:01:38     77s] (I)      totalPins=674  totalGlobalPin=674 (100.00%)
[05/15 07:01:38     77s] (I)      total 2D Cap : 5434160 = (2840869 H, 2593291 V)
[05/15 07:01:38     77s] [NR-eGR] Layer group 1: route 9 net(s) in layer range [3, 4]
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1a Route ============
[05/15 07:01:38     77s] (I)      Usage: 1841 = (808 H, 1033 V) = (0.03% H, 0.04% V) = (1.382e+03um H, 1.766e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1b Route ============
[05/15 07:01:38     77s] (I)      Usage: 1841 = (808 H, 1033 V) = (0.03% H, 0.04% V) = (1.382e+03um H, 1.766e+03um V)
[05/15 07:01:38     77s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.148110e+03um
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1c Route ============
[05/15 07:01:38     77s] (I)      Usage: 1841 = (808 H, 1033 V) = (0.03% H, 0.04% V) = (1.382e+03um H, 1.766e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1d Route ============
[05/15 07:01:38     77s] (I)      Usage: 1841 = (808 H, 1033 V) = (0.03% H, 0.04% V) = (1.382e+03um H, 1.766e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1e Route ============
[05/15 07:01:38     77s] (I)      Usage: 1841 = (808 H, 1033 V) = (0.03% H, 0.04% V) = (1.382e+03um H, 1.766e+03um V)
[05/15 07:01:38     77s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.148110e+03um
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1f Route ============
[05/15 07:01:38     77s] (I)      Usage: 1841 = (808 H, 1033 V) = (0.03% H, 0.04% V) = (1.382e+03um H, 1.766e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1g Route ============
[05/15 07:01:38     77s] (I)      Usage: 1808 = (787 H, 1021 V) = (0.03% H, 0.04% V) = (1.346e+03um H, 1.746e+03um V)
[05/15 07:01:38     77s] (I)      #Nets         : 9
[05/15 07:01:38     77s] (I)      #Relaxed nets : 4
[05/15 07:01:38     77s] (I)      Wire length   : 1045
[05/15 07:01:38     77s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1h Route ============
[05/15 07:01:38     77s] (I)      Usage: 1619 = (703 H, 916 V) = (0.02% H, 0.04% V) = (1.202e+03um H, 1.566e+03um V)
[05/15 07:01:38     77s] (I)      total 2D Cap : 11027603 = (5681494 H, 5346109 V)
[05/15 07:01:38     77s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1a Route ============
[05/15 07:01:38     77s] (I)      Usage: 2405 = (1047 H, 1358 V) = (0.02% H, 0.03% V) = (1.790e+03um H, 2.322e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1b Route ============
[05/15 07:01:38     77s] (I)      Usage: 2405 = (1047 H, 1358 V) = (0.02% H, 0.03% V) = (1.790e+03um H, 2.322e+03um V)
[05/15 07:01:38     77s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.112550e+03um
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1c Route ============
[05/15 07:01:38     77s] (I)      Usage: 2405 = (1047 H, 1358 V) = (0.02% H, 0.03% V) = (1.790e+03um H, 2.322e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1d Route ============
[05/15 07:01:38     77s] (I)      Usage: 2405 = (1047 H, 1358 V) = (0.02% H, 0.03% V) = (1.790e+03um H, 2.322e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1e Route ============
[05/15 07:01:38     77s] (I)      Usage: 2405 = (1047 H, 1358 V) = (0.02% H, 0.03% V) = (1.790e+03um H, 2.322e+03um V)
[05/15 07:01:38     77s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.112550e+03um
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1f Route ============
[05/15 07:01:38     77s] (I)      Usage: 2405 = (1047 H, 1358 V) = (0.02% H, 0.03% V) = (1.790e+03um H, 2.322e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1g Route ============
[05/15 07:01:38     77s] (I)      Usage: 2382 = (1036 H, 1346 V) = (0.02% H, 0.03% V) = (1.772e+03um H, 2.302e+03um V)
[05/15 07:01:38     77s] (I)      #Nets         : 4
[05/15 07:01:38     77s] (I)      #Relaxed nets : 4
[05/15 07:01:38     77s] (I)      Wire length   : 0
[05/15 07:01:38     77s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1h Route ============
[05/15 07:01:38     77s] (I)      Usage: 2192 = (951 H, 1241 V) = (0.02% H, 0.02% V) = (1.626e+03um H, 2.122e+03um V)
[05/15 07:01:38     77s] (I)      total 2D Cap : 16671893 = (8575784 H, 8096109 V)
[05/15 07:01:38     77s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1a Route ============
[05/15 07:01:38     77s] (I)      Usage: 2978 = (1295 H, 1683 V) = (0.02% H, 0.02% V) = (2.214e+03um H, 2.878e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1b Route ============
[05/15 07:01:38     77s] (I)      Usage: 2978 = (1295 H, 1683 V) = (0.02% H, 0.02% V) = (2.214e+03um H, 2.878e+03um V)
[05/15 07:01:38     77s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.092380e+03um
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1c Route ============
[05/15 07:01:38     77s] (I)      Usage: 2978 = (1295 H, 1683 V) = (0.02% H, 0.02% V) = (2.214e+03um H, 2.878e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1d Route ============
[05/15 07:01:38     77s] (I)      Usage: 2978 = (1295 H, 1683 V) = (0.02% H, 0.02% V) = (2.214e+03um H, 2.878e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1e Route ============
[05/15 07:01:38     77s] (I)      Usage: 2978 = (1295 H, 1683 V) = (0.02% H, 0.02% V) = (2.214e+03um H, 2.878e+03um V)
[05/15 07:01:38     77s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.092380e+03um
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1f Route ============
[05/15 07:01:38     77s] (I)      Usage: 2978 = (1295 H, 1683 V) = (0.02% H, 0.02% V) = (2.214e+03um H, 2.878e+03um V)
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1g Route ============
[05/15 07:01:38     77s] (I)      Usage: 2974 = (1290 H, 1684 V) = (0.02% H, 0.02% V) = (2.206e+03um H, 2.880e+03um V)
[05/15 07:01:38     77s] (I)      #Nets         : 4
[05/15 07:01:38     77s] (I)      #Relaxed nets : 1
[05/15 07:01:38     77s] (I)      Wire length   : 598
[05/15 07:01:38     77s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/15 07:01:38     77s] (I)      
[05/15 07:01:38     77s] (I)      ============  Phase 1h Route ============
[05/15 07:01:38     77s] (I)      Usage: 2973 = (1290 H, 1683 V) = (0.02% H, 0.02% V) = (2.206e+03um H, 2.878e+03um V)
[05/15 07:01:38     77s] (I)      total 2D Cap : 20665338 = (11469779 H, 9195559 V)
[05/15 07:01:39     77s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1a Route ============
[05/15 07:01:39     77s] (I)      Usage: 3160 = (1374 H, 1786 V) = (0.01% H, 0.02% V) = (2.350e+03um H, 3.054e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1b Route ============
[05/15 07:01:39     77s] (I)      Usage: 3160 = (1374 H, 1786 V) = (0.01% H, 0.02% V) = (2.350e+03um H, 3.054e+03um V)
[05/15 07:01:39     77s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.403600e+03um
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1c Route ============
[05/15 07:01:39     77s] (I)      Usage: 3160 = (1374 H, 1786 V) = (0.01% H, 0.02% V) = (2.350e+03um H, 3.054e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1d Route ============
[05/15 07:01:39     77s] (I)      Usage: 3160 = (1374 H, 1786 V) = (0.01% H, 0.02% V) = (2.350e+03um H, 3.054e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1e Route ============
[05/15 07:01:39     77s] (I)      Usage: 3160 = (1374 H, 1786 V) = (0.01% H, 0.02% V) = (2.350e+03um H, 3.054e+03um V)
[05/15 07:01:39     77s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.403600e+03um
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1f Route ============
[05/15 07:01:39     77s] (I)      Usage: 3160 = (1374 H, 1786 V) = (0.01% H, 0.02% V) = (2.350e+03um H, 3.054e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1g Route ============
[05/15 07:01:39     77s] (I)      Usage: 3157 = (1370 H, 1787 V) = (0.01% H, 0.02% V) = (2.343e+03um H, 3.056e+03um V)
[05/15 07:01:39     77s] (I)      #Nets         : 1
[05/15 07:01:39     77s] (I)      #Relaxed nets : 1
[05/15 07:01:39     77s] (I)      Wire length   : 0
[05/15 07:01:39     77s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1h Route ============
[05/15 07:01:39     77s] (I)      Usage: 3157 = (1370 H, 1787 V) = (0.01% H, 0.02% V) = (2.343e+03um H, 3.056e+03um V)
[05/15 07:01:39     77s] (I)      total 2D Cap : 21821943 = (12626384 H, 9195559 V)
[05/15 07:01:39     77s] [NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1a Route ============
[05/15 07:01:39     77s] (I)      Usage: 3344 = (1454 H, 1890 V) = (0.01% H, 0.02% V) = (2.486e+03um H, 3.232e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1b Route ============
[05/15 07:01:39     77s] (I)      Usage: 3344 = (1454 H, 1890 V) = (0.01% H, 0.02% V) = (2.486e+03um H, 3.232e+03um V)
[05/15 07:01:39     77s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.718240e+03um
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1c Route ============
[05/15 07:01:39     77s] (I)      Usage: 3344 = (1454 H, 1890 V) = (0.01% H, 0.02% V) = (2.486e+03um H, 3.232e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1d Route ============
[05/15 07:01:39     77s] (I)      Usage: 3344 = (1454 H, 1890 V) = (0.01% H, 0.02% V) = (2.486e+03um H, 3.232e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1e Route ============
[05/15 07:01:39     77s] (I)      Usage: 3344 = (1454 H, 1890 V) = (0.01% H, 0.02% V) = (2.486e+03um H, 3.232e+03um V)
[05/15 07:01:39     77s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 5.718240e+03um
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1f Route ============
[05/15 07:01:39     77s] (I)      Usage: 3344 = (1454 H, 1890 V) = (0.01% H, 0.02% V) = (2.486e+03um H, 3.232e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1g Route ============
[05/15 07:01:39     77s] (I)      Usage: 3341 = (1450 H, 1891 V) = (0.01% H, 0.02% V) = (2.480e+03um H, 3.234e+03um V)
[05/15 07:01:39     77s] (I)      #Nets         : 1
[05/15 07:01:39     77s] (I)      #Relaxed nets : 1
[05/15 07:01:39     77s] (I)      Wire length   : 0
[05/15 07:01:39     77s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1h Route ============
[05/15 07:01:39     77s] (I)      Usage: 3341 = (1450 H, 1891 V) = (0.01% H, 0.02% V) = (2.480e+03um H, 3.234e+03um V)
[05/15 07:01:39     77s] (I)      total 2D Cap : 24443917 = (12626384 H, 11817533 V)
[05/15 07:01:39     77s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1a Route ============
[05/15 07:01:39     77s] (I)      Usage: 3712 = (1613 H, 2099 V) = (0.01% H, 0.02% V) = (2.758e+03um H, 3.589e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1b Route ============
[05/15 07:01:39     77s] (I)      Usage: 3712 = (1613 H, 2099 V) = (0.01% H, 0.02% V) = (2.758e+03um H, 3.589e+03um V)
[05/15 07:01:39     77s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.347520e+03um
[05/15 07:01:39     77s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:01:39     77s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1c Route ============
[05/15 07:01:39     77s] (I)      Usage: 3712 = (1613 H, 2099 V) = (0.01% H, 0.02% V) = (2.758e+03um H, 3.589e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1d Route ============
[05/15 07:01:39     77s] (I)      Usage: 3712 = (1613 H, 2099 V) = (0.01% H, 0.02% V) = (2.758e+03um H, 3.589e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1e Route ============
[05/15 07:01:39     77s] (I)      Usage: 3712 = (1613 H, 2099 V) = (0.01% H, 0.02% V) = (2.758e+03um H, 3.589e+03um V)
[05/15 07:01:39     77s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 6.347520e+03um
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1f Route ============
[05/15 07:01:39     77s] (I)      Usage: 3712 = (1613 H, 2099 V) = (0.01% H, 0.02% V) = (2.758e+03um H, 3.589e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1g Route ============
[05/15 07:01:39     77s] (I)      Usage: 3712 = (1613 H, 2099 V) = (0.01% H, 0.02% V) = (2.758e+03um H, 3.589e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] (I)      ============  Phase 1h Route ============
[05/15 07:01:39     77s] (I)      Usage: 3712 = (1613 H, 2099 V) = (0.01% H, 0.02% V) = (2.758e+03um H, 3.589e+03um V)
[05/15 07:01:39     77s] (I)      
[05/15 07:01:39     77s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:01:39     77s] [NR-eGR]                        OverCon            
[05/15 07:01:39     77s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:01:39     77s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:01:39     77s] [NR-eGR] ----------------------------------------------
[05/15 07:01:39     77s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR] ----------------------------------------------
[05/15 07:01:39     77s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:01:39     77s] [NR-eGR] 
[05/15 07:01:39     77s] (I)      Finished Global Routing ( CPU: 0.69 sec, Real: 0.87 sec, Curr Mem: 1657.07 MB )
[05/15 07:01:39     77s] (I)      total 2D Cap : 24446760 = (12626847 H, 11819913 V)
[05/15 07:01:39     77s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:01:39     77s] (I)      ============= Track Assignment ============
[05/15 07:01:39     77s] (I)      Started Track Assignment (1T) ( Curr Mem: 1657.07 MB )
[05/15 07:01:39     77s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:01:39     77s] (I)      Run Multi-thread track assignment
[05/15 07:01:39     78s] (I)      Finished Track Assignment (1T) ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1659.70 MB )
[05/15 07:01:39     78s] (I)      Started Export ( Curr Mem: 1659.70 MB )
[05/15 07:01:39     78s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:01:39     78s] [NR-eGR] ------------------------------------
[05/15 07:01:39     78s] [NR-eGR]  Metal1   (1H)             0   7482 
[05/15 07:01:39     78s] [NR-eGR]  Metal2   (2V)         14131  10955 
[05/15 07:01:39     78s] [NR-eGR]  Metal3   (3H)         16884    595 
[05/15 07:01:39     78s] [NR-eGR]  Metal4   (4V)          1874      4 
[05/15 07:01:39     78s] [NR-eGR]  Metal5   (5H)            40      0 
[05/15 07:01:39     78s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:01:39     78s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:01:39     78s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:01:39     78s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:01:39     78s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:01:39     78s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:01:39     78s] [NR-eGR] ------------------------------------
[05/15 07:01:39     78s] [NR-eGR]           Total        32929  19036 
[05/15 07:01:39     78s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:39     78s] [NR-eGR] Total half perimeter of net bounding box: 25632um
[05/15 07:01:39     78s] [NR-eGR] Total length: 32929um, number of vias: 19036
[05/15 07:01:39     78s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:39     78s] [NR-eGR] Total eGR-routed clock nets wire length: 3256um, number of vias: 1791
[05/15 07:01:39     78s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:39     78s] [NR-eGR] Report for selected net(s) only.
[05/15 07:01:39     78s] [NR-eGR]                  Length (um)  Vias 
[05/15 07:01:39     78s] [NR-eGR] -----------------------------------
[05/15 07:01:39     78s] [NR-eGR]  Metal1   (1H)             0   673 
[05/15 07:01:39     78s] [NR-eGR]  Metal2   (2V)           713   776 
[05/15 07:01:39     78s] [NR-eGR]  Metal3   (3H)          1435   342 
[05/15 07:01:39     78s] [NR-eGR]  Metal4   (4V)          1108     0 
[05/15 07:01:39     78s] [NR-eGR]  Metal5   (5H)             0     0 
[05/15 07:01:39     78s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 07:01:39     78s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 07:01:39     78s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 07:01:39     78s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 07:01:39     78s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 07:01:39     78s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 07:01:39     78s] [NR-eGR] -----------------------------------
[05/15 07:01:39     78s] [NR-eGR]           Total         3256  1791 
[05/15 07:01:39     78s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:39     78s] [NR-eGR] Total half perimeter of net bounding box: 1471um
[05/15 07:01:39     78s] [NR-eGR] Total length: 3256um, number of vias: 1791
[05/15 07:01:39     78s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:39     78s] [NR-eGR] Total routed clock nets wire length: 3256um, number of vias: 1791
[05/15 07:01:39     78s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:39     78s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.05 sec, Curr Mem: 1659.70 MB )
[05/15 07:01:39     78s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.55 sec, Real: 1.84 sec, Curr Mem: 1624.70 MB )
[05/15 07:01:39     78s] (I)      ===================================== Runtime Summary =====================================
[05/15 07:01:39     78s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/15 07:01:39     78s] (I)      -------------------------------------------------------------------------------------------
[05/15 07:01:39     78s] (I)       Early Global Route kernel               100.00%  40.83 sec  42.67 sec  1.84 sec  1.55 sec 
[05/15 07:01:39     78s] (I)       +-Import and model                       31.02%  40.84 sec  41.41 sec  0.57 sec  0.52 sec 
[05/15 07:01:39     78s] (I)       | +-Create place DB                       0.58%  40.84 sec  40.85 sec  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Import place data                   0.57%  40.84 sec  40.85 sec  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Read instances and placement      0.19%  40.84 sec  40.84 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Read nets                         0.36%  40.84 sec  40.85 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Create route DB                      26.67%  40.85 sec  41.34 sec  0.49 sec  0.45 sec 
[05/15 07:01:39     78s] (I)       | | +-Import route data (1T)             26.51%  40.85 sec  41.34 sec  0.49 sec  0.45 sec 
[05/15 07:01:39     78s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.41%  40.86 sec  40.86 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Read routing blockages          0.00%  40.86 sec  40.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Read instance blockages         0.06%  40.86 sec  40.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Read PG blockages               0.25%  40.86 sec  40.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Read clock blockages            0.00%  40.86 sec  40.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Read other blockages            0.00%  40.86 sec  40.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Read halo blockages             0.00%  40.86 sec  40.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Read boundary cut boxes         0.00%  40.86 sec  40.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Read blackboxes                   0.00%  40.86 sec  40.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Read prerouted                    0.06%  40.86 sec  40.87 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Read unlegalized nets             0.02%  40.87 sec  40.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Read nets                         0.01%  40.87 sec  40.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Set up via pillars                0.00%  40.87 sec  40.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Initialize 3D grid graph          3.32%  40.87 sec  40.93 sec  0.06 sec  0.05 sec 
[05/15 07:01:39     78s] (I)       | | | +-Model blockage capacity          22.16%  40.93 sec  41.33 sec  0.41 sec  0.38 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Initialize 3D capacity         21.01%  40.93 sec  41.31 sec  0.39 sec  0.36 sec 
[05/15 07:01:39     78s] (I)       | | | +-Move terms for access (1T)        0.02%  41.33 sec  41.33 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Read aux data                         0.00%  41.34 sec  41.34 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Others data preparation               0.07%  41.34 sec  41.34 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Create route kernel                   3.61%  41.34 sec  41.41 sec  0.07 sec  0.06 sec 
[05/15 07:01:39     78s] (I)       +-Global Routing                         47.37%  41.41 sec  42.28 sec  0.87 sec  0.69 sec 
[05/15 07:01:39     78s] (I)       | +-Initialization                        0.06%  41.41 sec  41.41 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Net group 1                           4.49%  41.41 sec  41.49 sec  0.08 sec  0.06 sec 
[05/15 07:01:39     78s] (I)       | | +-Generate topology                   0.49%  41.41 sec  41.42 sec  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1a                            0.20%  41.46 sec  41.47 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Pattern routing (1T)              0.17%  41.46 sec  41.47 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1b                            0.22%  41.47 sec  41.47 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1c                            0.00%  41.47 sec  41.47 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1d                            0.00%  41.47 sec  41.47 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1e                            0.22%  41.47 sec  41.48 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Route legalization                0.01%  41.47 sec  41.47 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Legalize Blockage Violations    0.01%  41.47 sec  41.47 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1f                            0.00%  41.48 sec  41.48 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1g                            0.43%  41.48 sec  41.49 sec  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.42%  41.48 sec  41.49 sec  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1h                            0.26%  41.49 sec  41.49 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.20%  41.49 sec  41.49 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Layer assignment (1T)               0.11%  41.49 sec  41.49 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Net group 2                           5.28%  41.49 sec  41.59 sec  0.10 sec  0.09 sec 
[05/15 07:01:39     78s] (I)       | | +-Generate topology                   0.17%  41.49 sec  41.50 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1a                            0.49%  41.56 sec  41.57 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Pattern routing (1T)              0.28%  41.56 sec  41.57 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1b                            0.15%  41.57 sec  41.57 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1c                            0.00%  41.57 sec  41.57 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1d                            0.00%  41.57 sec  41.57 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1e                            0.28%  41.58 sec  41.58 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Route legalization                0.01%  41.58 sec  41.58 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | | +-Legalize Blockage Violations    0.00%  41.58 sec  41.58 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1f                            0.00%  41.58 sec  41.58 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1g                            0.37%  41.58 sec  41.59 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.19%  41.58 sec  41.58 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1h                            0.13%  41.59 sec  41.59 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.12%  41.59 sec  41.59 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Net group 3                           9.00%  41.59 sec  41.76 sec  0.17 sec  0.10 sec 
[05/15 07:01:39     78s] (I)       | | +-Generate topology                   0.20%  41.59 sec  41.59 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1a                            0.19%  41.68 sec  41.69 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Pattern routing (1T)              0.17%  41.68 sec  41.69 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1b                            0.24%  41.69 sec  41.69 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1c                            0.00%  41.69 sec  41.69 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1d                            0.00%  41.69 sec  41.69 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1e                            0.12%  41.69 sec  41.69 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Route legalization                0.00%  41.69 sec  41.69 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1f                            0.00%  41.70 sec  41.70 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1g                            0.25%  41.70 sec  41.70 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.23%  41.70 sec  41.70 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1h                            0.76%  41.70 sec  41.72 sec  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.74%  41.70 sec  41.72 sec  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Layer assignment (1T)               2.15%  41.72 sec  41.76 sec  0.04 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Net group 4                           6.38%  41.76 sec  41.87 sec  0.12 sec  0.10 sec 
[05/15 07:01:39     78s] (I)       | | +-Generate topology                   0.07%  41.76 sec  41.76 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1a                            0.19%  41.85 sec  41.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Pattern routing (1T)              0.17%  41.85 sec  41.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1b                            0.26%  41.86 sec  41.86 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1c                            0.00%  41.86 sec  41.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1d                            0.00%  41.86 sec  41.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1e                            0.08%  41.86 sec  41.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Route legalization                0.00%  41.86 sec  41.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1f                            0.00%  41.87 sec  41.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1g                            0.13%  41.87 sec  41.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.12%  41.87 sec  41.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1h                            0.12%  41.87 sec  41.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.11%  41.87 sec  41.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Net group 5                           5.11%  41.87 sec  41.97 sec  0.09 sec  0.09 sec 
[05/15 07:01:39     78s] (I)       | | +-Generate topology                   0.05%  41.87 sec  41.87 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1a                            0.42%  41.94 sec  41.95 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Pattern routing (1T)              0.29%  41.94 sec  41.95 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1b                            0.12%  41.95 sec  41.95 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1c                            0.00%  41.95 sec  41.95 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1d                            0.00%  41.95 sec  41.95 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1e                            0.13%  41.95 sec  41.95 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Route legalization                0.00%  41.95 sec  41.95 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1f                            0.00%  41.95 sec  41.95 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1g                            0.25%  41.95 sec  41.96 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.23%  41.95 sec  41.96 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1h                            0.22%  41.96 sec  41.97 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.20%  41.96 sec  41.97 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | +-Net group 6                          11.65%  41.97 sec  42.18 sec  0.21 sec  0.16 sec 
[05/15 07:01:39     78s] (I)       | | +-Generate topology                   0.00%  41.97 sec  41.97 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1a                            0.70%  42.11 sec  42.12 sec  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Pattern routing (1T)              0.23%  42.11 sec  42.11 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Add via demand to 2D              0.20%  42.12 sec  42.12 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1b                            0.36%  42.12 sec  42.13 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1c                            0.00%  42.13 sec  42.13 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1d                            0.00%  42.13 sec  42.13 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1e                            0.23%  42.13 sec  42.13 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Route legalization                0.00%  42.13 sec  42.13 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1f                            0.00%  42.13 sec  42.13 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1g                            0.12%  42.13 sec  42.14 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.11%  42.13 sec  42.14 sec  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | | +-Phase 1h                            0.11%  42.14 sec  42.14 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | | +-Post Routing                      0.10%  42.14 sec  42.14 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Layer assignment (1T)               0.29%  42.18 sec  42.18 sec  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       +-Export 3D cong map                      6.88%  42.28 sec  42.40 sec  0.13 sec  0.13 sec 
[05/15 07:01:39     78s] (I)       | +-Export 2D cong map                    0.73%  42.39 sec  42.40 sec  0.01 sec  0.02 sec 
[05/15 07:01:39     78s] (I)       +-Extract Global 3D Wires                 0.00%  42.41 sec  42.41 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       +-Track Assignment (1T)                  10.41%  42.41 sec  42.60 sec  0.19 sec  0.18 sec 
[05/15 07:01:39     78s] (I)       | +-Initialization                        0.00%  42.41 sec  42.41 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Track Assignment Kernel              10.34%  42.41 sec  42.60 sec  0.19 sec  0.18 sec 
[05/15 07:01:39     78s] (I)       | +-Free Memory                           0.00%  42.60 sec  42.60 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       +-Export                                  2.91%  42.60 sec  42.65 sec  0.05 sec  0.03 sec 
[05/15 07:01:39     78s] (I)       | +-Export DB wires                       0.07%  42.60 sec  42.60 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Export all nets                     0.05%  42.60 sec  42.60 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | | +-Set wire vias                       0.01%  42.60 sec  42.60 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       | +-Report wirelength                     2.08%  42.60 sec  42.64 sec  0.04 sec  0.01 sec 
[05/15 07:01:39     78s] (I)       | +-Update net boxes                      0.52%  42.64 sec  42.65 sec  0.01 sec  0.02 sec 
[05/15 07:01:39     78s] (I)       | +-Update timing                         0.00%  42.65 sec  42.65 sec  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)       +-Postprocess design                      0.83%  42.65 sec  42.67 sec  0.02 sec  0.00 sec 
[05/15 07:01:39     78s] (I)      ===================== Summary by functions =====================
[05/15 07:01:39     78s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:01:39     78s] (I)      ----------------------------------------------------------------
[05/15 07:01:39     78s] (I)        0  Early Global Route kernel      100.00%  1.84 sec  1.55 sec 
[05/15 07:01:39     78s] (I)        1  Global Routing                  47.37%  0.87 sec  0.69 sec 
[05/15 07:01:39     78s] (I)        1  Import and model                31.02%  0.57 sec  0.52 sec 
[05/15 07:01:39     78s] (I)        1  Track Assignment (1T)           10.41%  0.19 sec  0.18 sec 
[05/15 07:01:39     78s] (I)        1  Export 3D cong map               6.88%  0.13 sec  0.13 sec 
[05/15 07:01:39     78s] (I)        1  Export                           2.91%  0.05 sec  0.03 sec 
[05/15 07:01:39     78s] (I)        1  Postprocess design               0.83%  0.02 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        2  Create route DB                 26.67%  0.49 sec  0.45 sec 
[05/15 07:01:39     78s] (I)        2  Net group 6                     11.65%  0.21 sec  0.16 sec 
[05/15 07:01:39     78s] (I)        2  Track Assignment Kernel         10.34%  0.19 sec  0.18 sec 
[05/15 07:01:39     78s] (I)        2  Net group 3                      9.00%  0.17 sec  0.10 sec 
[05/15 07:01:39     78s] (I)        2  Net group 4                      6.38%  0.12 sec  0.10 sec 
[05/15 07:01:39     78s] (I)        2  Net group 2                      5.28%  0.10 sec  0.09 sec 
[05/15 07:01:39     78s] (I)        2  Net group 5                      5.11%  0.09 sec  0.09 sec 
[05/15 07:01:39     78s] (I)        2  Net group 1                      4.49%  0.08 sec  0.06 sec 
[05/15 07:01:39     78s] (I)        2  Create route kernel              3.61%  0.07 sec  0.06 sec 
[05/15 07:01:39     78s] (I)        2  Report wirelength                2.08%  0.04 sec  0.01 sec 
[05/15 07:01:39     78s] (I)        2  Export 2D cong map               0.73%  0.01 sec  0.02 sec 
[05/15 07:01:39     78s] (I)        2  Create place DB                  0.58%  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)        2  Update net boxes                 0.52%  0.01 sec  0.02 sec 
[05/15 07:01:39     78s] (I)        2  Export DB wires                  0.07%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        3  Import route data (1T)          26.51%  0.49 sec  0.45 sec 
[05/15 07:01:39     78s] (I)        3  Layer assignment (1T)            2.55%  0.05 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        3  Phase 1a                         2.19%  0.04 sec  0.02 sec 
[05/15 07:01:39     78s] (I)        3  Phase 1h                         1.59%  0.03 sec  0.02 sec 
[05/15 07:01:39     78s] (I)        3  Phase 1g                         1.55%  0.03 sec  0.02 sec 
[05/15 07:01:39     78s] (I)        3  Phase 1b                         1.35%  0.02 sec  0.04 sec 
[05/15 07:01:39     78s] (I)        3  Phase 1e                         1.06%  0.02 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        3  Generate topology                0.98%  0.02 sec  0.02 sec 
[05/15 07:01:39     78s] (I)        3  Import place data                0.57%  0.01 sec  0.01 sec 
[05/15 07:01:39     78s] (I)        3  Export all nets                  0.05%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        4  Model blockage capacity         22.16%  0.41 sec  0.38 sec 
[05/15 07:01:39     78s] (I)        4  Initialize 3D grid graph         3.32%  0.06 sec  0.05 sec 
[05/15 07:01:39     78s] (I)        4  Post Routing                     2.77%  0.05 sec  0.04 sec 
[05/15 07:01:39     78s] (I)        4  Pattern routing (1T)             1.31%  0.02 sec  0.02 sec 
[05/15 07:01:39     78s] (I)        4  Read blockages ( Layer 2-11 )    0.41%  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        4  Read nets                        0.36%  0.01 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        4  Add via demand to 2D             0.20%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        4  Read instances and placement     0.19%  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)        4  Read prerouted                   0.06%  0.00 sec  0.01 sec 
[05/15 07:01:39     78s] (I)        4  Route legalization               0.03%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        5  Initialize 3D capacity          21.01%  0.39 sec  0.36 sec 
[05/15 07:01:39     78s] (I)        5  Read PG blockages                0.25%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:01:39     78s]       Early Global Route - eGR only step done. (took cpu=0:00:01.6 real=0:00:01.9)
[05/15 07:01:39     78s]     Routing using eGR only done.
[05/15 07:01:39     78s] Net route status summary:
[05/15 07:01:39     78s]   Clock:        10 (unrouted=1, trialRouted=0, noStatus=0, routed=9, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:01:39     78s]   Non-clock:  1927 (unrouted=52, trialRouted=1875, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:01:39     78s] 
[05/15 07:01:39     78s] CCOPT: Done with clock implementation routing.
[05/15 07:01:39     78s] 
[05/15 07:01:39     78s]   Clock implementation routing done.
[05/15 07:01:39     78s]   Fixed 9 wires.
[05/15 07:01:39     78s]   CCOpt: Starting congestion repair using flow wrapper...
[05/15 07:01:39     78s]     Congestion Repair...
[05/15 07:01:39     78s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:18.2/0:02:37.1 (0.5), mem = 1624.7M
[05/15 07:01:39     78s] Info: Disable timing driven in postCTS congRepair.
[05/15 07:01:39     78s] 
[05/15 07:01:39     78s] Starting congRepair ...
[05/15 07:01:39     78s] User Input Parameters:
[05/15 07:01:39     78s] - Congestion Driven    : On
[05/15 07:01:39     78s] - Timing Driven        : Off
[05/15 07:01:39     78s] - Area-Violation Based : On
[05/15 07:01:39     78s] - Start Rollback Level : -5
[05/15 07:01:39     78s] - Legalized            : On
[05/15 07:01:39     78s] - Window Based         : Off
[05/15 07:01:39     78s] - eDen incr mode       : Off
[05/15 07:01:39     78s] - Small incr mode      : Off
[05/15 07:01:39     78s] 
[05/15 07:01:39     78s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1624.7M, EPOCH TIME: 1747306899.899877
[05/15 07:01:39     78s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1624.7M, EPOCH TIME: 1747306899.903435
[05/15 07:01:39     78s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1624.7M, EPOCH TIME: 1747306899.915612
[05/15 07:01:39     78s] Starting Early Global Route congestion estimation: mem = 1624.7M
[05/15 07:01:39     78s] (I)      ==================== Layers =====================
[05/15 07:01:39     78s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:39     78s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:01:39     78s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:39     78s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:01:39     78s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:01:39     78s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:39     78s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:01:39     78s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:01:39     78s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:01:39     78s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:01:39     78s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:01:39     78s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:01:39     78s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:01:39     78s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:01:39     78s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:01:39     78s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:01:39     78s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:01:39     78s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:01:39     78s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:01:39     78s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:01:39     78s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:39     78s] (I)      Started Import and model ( Curr Mem: 1624.70 MB )
[05/15 07:01:39     78s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:39     78s] (I)      == Non-default Options ==
[05/15 07:01:39     78s] (I)      Maximum routing layer                              : 11
[05/15 07:01:39     78s] (I)      Number of threads                                  : 1
[05/15 07:01:39     78s] (I)      Use non-blocking free Dbs wires                    : false
[05/15 07:01:39     78s] (I)      Method to set GCell size                           : row
[05/15 07:01:39     78s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:01:39     78s] (I)      Use row-based GCell size
[05/15 07:01:39     78s] (I)      Use row-based GCell align
[05/15 07:01:39     78s] (I)      layer 0 area = 80000
[05/15 07:01:39     78s] (I)      layer 1 area = 80000
[05/15 07:01:39     78s] (I)      layer 2 area = 80000
[05/15 07:01:39     78s] (I)      layer 3 area = 80000
[05/15 07:01:39     78s] (I)      layer 4 area = 80000
[05/15 07:01:39     78s] (I)      layer 5 area = 80000
[05/15 07:01:39     78s] (I)      layer 6 area = 80000
[05/15 07:01:39     78s] (I)      layer 7 area = 80000
[05/15 07:01:39     78s] (I)      layer 8 area = 80000
[05/15 07:01:39     78s] (I)      layer 9 area = 400000
[05/15 07:01:39     78s] (I)      layer 10 area = 400000
[05/15 07:01:39     78s] (I)      GCell unit size   : 3420
[05/15 07:01:39     78s] (I)      GCell multiplier  : 1
[05/15 07:01:39     78s] (I)      GCell row height  : 3420
[05/15 07:01:39     78s] (I)      Actual row height : 3420
[05/15 07:01:39     78s] (I)      GCell align ref   : 616000 616420
[05/15 07:01:39     78s] [NR-eGR] Track table information for default rule: 
[05/15 07:01:39     78s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:01:39     78s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:01:39     78s] (I)      ==================== Default via =====================
[05/15 07:01:39     78s] (I)      +----+------------------+----------------------------+
[05/15 07:01:39     78s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:01:39     78s] (I)      +----+------------------+----------------------------+
[05/15 07:01:39     78s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:01:39     78s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:01:39     78s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:01:39     78s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:01:39     78s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:01:39     78s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:01:39     78s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:01:39     78s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:01:39     78s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:01:39     78s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:01:39     78s] (I)      +----+------------------+----------------------------+
[05/15 07:01:39     78s] [NR-eGR] Read 2906 PG shapes
[05/15 07:01:39     78s] [NR-eGR] Read 0 clock shapes
[05/15 07:01:39     78s] [NR-eGR] Read 0 other shapes
[05/15 07:01:39     78s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:01:39     78s] [NR-eGR] #Instance Blockages : 640
[05/15 07:01:39     78s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:01:39     78s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:01:39     78s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:01:39     78s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:01:39     78s] [NR-eGR] #Other Blockages    : 0
[05/15 07:01:39     78s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:01:39     78s] [NR-eGR] Num Prerouted Nets = 9  Num Prerouted Wires = 2190
[05/15 07:01:39     78s] [NR-eGR] Read 1905 nets ( ignored 9 )
[05/15 07:01:39     78s] (I)      early_global_route_priority property id does not exist.
[05/15 07:01:39     78s] (I)      Read Num Blocks=3546  Num Prerouted Wires=2190  Num CS=0
[05/15 07:01:39     78s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 1375
[05/15 07:01:40     78s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 721
[05/15 07:01:40     78s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 94
[05/15 07:01:40     78s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:01:40     78s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:01:40     78s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:40     78s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:40     78s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:40     78s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:40     78s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:01:40     78s] (I)      Number of ignored nets                =      9
[05/15 07:01:40     78s] (I)      Number of connected nets              =      0
[05/15 07:01:40     78s] (I)      Number of fixed nets                  =      9.  Ignored: Yes
[05/15 07:01:40     78s] (I)      Number of clock nets                  =     10.  Ignored: No
[05/15 07:01:40     78s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:01:40     78s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:01:40     78s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:01:40     78s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:01:40     78s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:01:40     78s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:01:40     78s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:01:40     78s] (I)      Ndr track 0 does not exist
[05/15 07:01:40     78s] (I)      Ndr track 0 does not exist
[05/15 07:01:40     78s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:01:40     78s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:01:40     78s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:01:40     78s] (I)      Site width          :   400  (dbu)
[05/15 07:01:40     78s] (I)      Row height          :  3420  (dbu)
[05/15 07:01:40     78s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:01:40     78s] (I)      GCell width         :  3420  (dbu)
[05/15 07:01:40     78s] (I)      GCell height        :  3420  (dbu)
[05/15 07:01:40     78s] (I)      Grid                :   585   550    11
[05/15 07:01:40     78s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:01:40     78s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:01:40     78s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:01:40     78s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:01:40     78s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:01:40     78s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:01:40     78s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:01:40     78s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:01:40     78s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:01:40     78s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:01:40     78s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:01:40     78s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:01:40     78s] (I)      --------------------------------------------------------
[05/15 07:01:40     78s] 
[05/15 07:01:40     78s] [NR-eGR] ============ Routing rule table ============
[05/15 07:01:40     78s] [NR-eGR] Rule id: 0  Nets: 0
[05/15 07:01:40     78s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:01:40     78s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:01:40     78s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:01:40     78s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:01:40     78s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:01:40     78s] [NR-eGR] Rule id: 1  Nets: 1875
[05/15 07:01:40     78s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:01:40     78s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:01:40     78s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:01:40     78s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:40     78s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:40     78s] [NR-eGR] ========================================
[05/15 07:01:40     78s] [NR-eGR] 
[05/15 07:01:40     78s] (I)      =============== Blocked Tracks ===============
[05/15 07:01:40     78s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:40     78s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:01:40     78s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:40     78s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:01:40     78s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:01:40     78s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:01:40     78s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:01:40     78s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:01:40     78s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:01:40     78s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:01:40     78s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:01:40     78s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:01:40     78s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:01:40     78s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:01:40     78s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:40     78s] (I)      Finished Import and model ( CPU: 0.39 sec, Real: 0.43 sec, Curr Mem: 1659.73 MB )
[05/15 07:01:40     78s] (I)      Reset routing kernel
[05/15 07:01:40     78s] (I)      Started Global Routing ( Curr Mem: 1659.73 MB )
[05/15 07:01:40     78s] (I)      totalPins=6825  totalGlobalPin=6752 (98.93%)
[05/15 07:01:40     78s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:01:40     78s] [NR-eGR] Layer group 1: route 1875 net(s) in layer range [2, 11]
[05/15 07:01:40     78s] (I)      
[05/15 07:01:40     78s] (I)      ============  Phase 1a Route ============
[05/15 07:01:40     78s] (I)      Usage: 16541 = (8913 H, 7628 V) = (0.07% H, 0.06% V) = (1.524e+04um H, 1.304e+04um V)
[05/15 07:01:40     78s] (I)      
[05/15 07:01:40     78s] (I)      ============  Phase 1b Route ============
[05/15 07:01:40     78s] (I)      Usage: 16541 = (8913 H, 7628 V) = (0.07% H, 0.06% V) = (1.524e+04um H, 1.304e+04um V)
[05/15 07:01:40     78s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.828511e+04um
[05/15 07:01:40     78s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:01:40     78s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:01:40     78s] (I)      
[05/15 07:01:40     78s] (I)      ============  Phase 1c Route ============
[05/15 07:01:40     78s] (I)      Usage: 16541 = (8913 H, 7628 V) = (0.07% H, 0.06% V) = (1.524e+04um H, 1.304e+04um V)
[05/15 07:01:40     78s] (I)      
[05/15 07:01:40     78s] (I)      ============  Phase 1d Route ============
[05/15 07:01:40     78s] (I)      Usage: 16541 = (8913 H, 7628 V) = (0.07% H, 0.06% V) = (1.524e+04um H, 1.304e+04um V)
[05/15 07:01:40     78s] (I)      
[05/15 07:01:40     78s] (I)      ============  Phase 1e Route ============
[05/15 07:01:40     78s] (I)      Usage: 16541 = (8913 H, 7628 V) = (0.07% H, 0.06% V) = (1.524e+04um H, 1.304e+04um V)
[05/15 07:01:40     78s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.828511e+04um
[05/15 07:01:40     78s] (I)      
[05/15 07:01:40     78s] (I)      ============  Phase 1l Route ============
[05/15 07:01:40     78s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:01:40     78s] (I)      Layer  2:    2621512     10485         0      104421     2641540    ( 3.80%) 
[05/15 07:01:40     78s] (I)      Layer  3:    2839115     11310         0       37791     2853009    ( 1.31%) 
[05/15 07:01:40     78s] (I)      Layer  4:    2592119      2830         0      116519     2629441    ( 4.24%) 
[05/15 07:01:40     78s] (I)      Layer  5:    2838484       263         0       41679     2849121    ( 1.44%) 
[05/15 07:01:40     78s] (I)      Layer  6:    2743394         0         0           0     2745961    ( 0.00%) 
[05/15 07:01:40     78s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:01:40     78s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:01:40     78s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:01:40     78s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:01:40     78s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:01:40     78s] (I)      Total:      24409782     24888         0      300680    24501064    ( 1.21%) 
[05/15 07:01:40     78s] (I)      
[05/15 07:01:40     78s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:01:40     78s] [NR-eGR]                        OverCon            
[05/15 07:01:40     78s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:01:40     78s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:01:40     78s] [NR-eGR] ----------------------------------------------
[05/15 07:01:40     78s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR] ----------------------------------------------
[05/15 07:01:40     78s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:01:40     78s] [NR-eGR] 
[05/15 07:01:40     78s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.25 sec, Curr Mem: 1659.73 MB )
[05/15 07:01:40     78s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:01:40     78s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:01:40     78s] Early Global Route congestion estimation runtime: 0.83 seconds, mem = 1659.7M
[05/15 07:01:40     78s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.740, REAL:0.829, MEM:1659.7M, EPOCH TIME: 1747306900.744505
[05/15 07:01:40     78s] OPERPROF: Starting HotSpotCal at level 1, MEM:1659.7M, EPOCH TIME: 1747306900.744621
[05/15 07:01:40     78s] [hotspot] +------------+---------------+---------------+
[05/15 07:01:40     78s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 07:01:40     78s] [hotspot] +------------+---------------+---------------+
[05/15 07:01:40     78s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 07:01:40     78s] [hotspot] +------------+---------------+---------------+
[05/15 07:01:40     78s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 07:01:40     78s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 07:01:40     78s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:1659.7M, EPOCH TIME: 1747306900.759078
[05/15 07:01:40     78s] Skipped repairing congestion.
[05/15 07:01:40     78s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1659.7M, EPOCH TIME: 1747306900.762570
[05/15 07:01:40     78s] Starting Early Global Route wiring: mem = 1659.7M
[05/15 07:01:40     78s] (I)      ============= Track Assignment ============
[05/15 07:01:40     78s] (I)      Started Track Assignment (1T) ( Curr Mem: 1659.73 MB )
[05/15 07:01:40     78s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:01:40     78s] (I)      Run Multi-thread track assignment
[05/15 07:01:40     79s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1662.36 MB )
[05/15 07:01:40     79s] (I)      Started Export ( Curr Mem: 1662.36 MB )
[05/15 07:01:41     79s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:01:41     79s] [NR-eGR] ------------------------------------
[05/15 07:01:41     79s] [NR-eGR]  Metal1   (1H)             0   7482 
[05/15 07:01:41     79s] [NR-eGR]  Metal2   (2V)         13395  10816 
[05/15 07:01:41     79s] [NR-eGR]  Metal3   (3H)         16505    751 
[05/15 07:01:41     79s] [NR-eGR]  Metal4   (4V)          2606     51 
[05/15 07:01:41     79s] [NR-eGR]  Metal5   (5H)           449      0 
[05/15 07:01:41     79s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:01:41     79s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:01:41     79s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:01:41     79s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:01:41     79s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:01:41     79s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:01:41     79s] [NR-eGR] ------------------------------------
[05/15 07:01:41     79s] [NR-eGR]           Total        32956  19100 
[05/15 07:01:41     79s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:41     79s] [NR-eGR] Total half perimeter of net bounding box: 25632um
[05/15 07:01:41     79s] [NR-eGR] Total length: 32956um, number of vias: 19100
[05/15 07:01:41     79s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:41     79s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/15 07:01:41     79s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:41     79s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1662.36 MB )
[05/15 07:01:41     79s] Early Global Route wiring runtime: 0.26 seconds, mem = 1621.4M
[05/15 07:01:41     79s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.250, REAL:0.264, MEM:1621.4M, EPOCH TIME: 1747306901.026966
[05/15 07:01:41     79s] Tdgp not successfully inited but do clear! skip clearing
[05/15 07:01:41     79s] End of congRepair (cpu=0:00:01.0, real=0:00:02.0)
[05/15 07:01:41     79s] *** IncrReplace #1 [finish] : cpu/real = 0:00:01.0/0:00:01.1 (0.9), totSession cpu/real = 0:01:19.2/0:02:38.3 (0.5), mem = 1621.4M
[05/15 07:01:41     79s] 
[05/15 07:01:41     79s] =============================================================================================
[05/15 07:01:41     79s]  Step TAT Report for IncrReplace #1                                             21.12-s106_1
[05/15 07:01:41     79s] =============================================================================================
[05/15 07:01:41     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:01:41     79s] ---------------------------------------------------------------------------------------------
[05/15 07:01:41     79s] [ MISC                   ]          0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 07:01:41     79s] ---------------------------------------------------------------------------------------------
[05/15 07:01:41     79s]  IncrReplace #1 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 07:01:41     79s] ---------------------------------------------------------------------------------------------
[05/15 07:01:41     79s] 
[05/15 07:01:41     79s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.2)
[05/15 07:01:41     79s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/15 07:01:41     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:1621.4M, EPOCH TIME: 1747306901.077089
[05/15 07:01:41     79s] z: 2, totalTracks: 1
[05/15 07:01:41     79s] z: 4, totalTracks: 1
[05/15 07:01:41     79s] z: 6, totalTracks: 1
[05/15 07:01:41     79s] z: 8, totalTracks: 1
[05/15 07:01:41     79s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:01:41     79s] All LLGs are deleted
[05/15 07:01:41     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1621.4M, EPOCH TIME: 1747306901.092970
[05/15 07:01:41     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.024, MEM:1621.4M, EPOCH TIME: 1747306901.116551
[05/15 07:01:41     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1621.4M, EPOCH TIME: 1747306901.117331
[05/15 07:01:41     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1621.4M, EPOCH TIME: 1747306901.119344
[05/15 07:01:41     79s] Core basic site is CoreSite
[05/15 07:01:41     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1621.4M, EPOCH TIME: 1747306901.163215
[05/15 07:01:41     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.015, MEM:1621.4M, EPOCH TIME: 1747306901.178381
[05/15 07:01:41     79s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:01:41     79s] SiteArray: use 1,548,288 bytes
[05/15 07:01:41     79s] SiteArray: current memory after site array memory allocation 1621.4M
[05/15 07:01:41     79s] SiteArray: FP blocked sites are writable
[05/15 07:01:41     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:01:41     79s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1621.4M, EPOCH TIME: 1747306901.189739
[05/15 07:01:41     79s] Process 42593 wires and vias for routing blockage and capacity analysis
[05/15 07:01:41     79s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.017, MEM:1621.4M, EPOCH TIME: 1747306901.207238
[05/15 07:01:41     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.094, MEM:1621.4M, EPOCH TIME: 1747306901.213053
[05/15 07:01:41     79s] 
[05/15 07:01:41     79s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:41     79s] OPERPROF:     Starting CMU at level 3, MEM:1621.4M, EPOCH TIME: 1747306901.219418
[05/15 07:01:41     79s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1621.4M, EPOCH TIME: 1747306901.222973
[05/15 07:01:41     79s] 
[05/15 07:01:41     79s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:41     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.109, MEM:1621.4M, EPOCH TIME: 1747306901.226553
[05/15 07:01:41     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1621.4M, EPOCH TIME: 1747306901.226661
[05/15 07:01:41     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1621.4M, EPOCH TIME: 1747306901.229777
[05/15 07:01:41     79s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1621.4MB).
[05/15 07:01:41     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.153, MEM:1621.4M, EPOCH TIME: 1747306901.230291
[05/15 07:01:41     79s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.8 real=0:00:03.3)
[05/15 07:01:41     79s]   Leaving CCOpt scope - extractRC...
[05/15 07:01:41     79s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 07:01:41     79s] Extraction called for design 'mcs4_pad_frame' of instances=1912 and nets=1937 using extraction engine 'preRoute' .
[05/15 07:01:41     79s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:01:41     79s] RC Extraction called in multi-corner(2) mode.
[05/15 07:01:41     79s] RCMode: PreRoute
[05/15 07:01:41     79s]       RC Corner Indexes            0       1   
[05/15 07:01:41     79s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:01:41     79s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:41     79s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:41     79s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:41     79s] Shrink Factor                : 1.00000
[05/15 07:01:41     79s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:01:41     79s] Using Quantus QRC technology file ...
[05/15 07:01:41     79s] 
[05/15 07:01:41     79s] Trim Metal Layers:
[05/15 07:01:41     79s] LayerId::1 widthSet size::1
[05/15 07:01:41     79s] LayerId::2 widthSet size::1
[05/15 07:01:41     79s] LayerId::3 widthSet size::1
[05/15 07:01:41     79s] LayerId::4 widthSet size::1
[05/15 07:01:41     79s] LayerId::5 widthSet size::1
[05/15 07:01:41     79s] LayerId::6 widthSet size::1
[05/15 07:01:41     79s] LayerId::7 widthSet size::1
[05/15 07:01:41     79s] LayerId::8 widthSet size::1
[05/15 07:01:41     79s] LayerId::9 widthSet size::1
[05/15 07:01:41     79s] LayerId::10 widthSet size::1
[05/15 07:01:41     79s] LayerId::11 widthSet size::1
[05/15 07:01:41     79s] Updating RC grid for preRoute extraction ...
[05/15 07:01:41     79s] eee: pegSigSF::1.070000
[05/15 07:01:41     79s] Initializing multi-corner resistance tables ...
[05/15 07:01:41     79s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:01:41     79s] eee: l::2 avDens::0.035510 usedTrk::1302.475147 availTrk::36679.500000 sigTrk::1302.475147
[05/15 07:01:41     79s] eee: l::3 avDens::0.033620 usedTrk::1177.043571 availTrk::35010.000000 sigTrk::1177.043571
[05/15 07:01:41     79s] eee: l::4 avDens::0.014597 usedTrk::486.733917 availTrk::33345.000000 sigTrk::486.733917
[05/15 07:01:41     79s] eee: l::5 avDens::0.012346 usedTrk::200.007895 availTrk::16200.000000 sigTrk::200.007895
[05/15 07:01:41     79s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:01:41     79s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:41     79s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:41     79s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:41     79s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:41     79s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:41     79s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:01:41     79s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.065551 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:01:41     79s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1621.359M)
[05/15 07:01:41     79s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 07:01:41     79s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:41     79s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 07:01:41     79s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:01:41     79s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:01:41     79s] End AAE Lib Interpolated Model. (MEM=1621.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:41     79s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:41     79s]   Clock DAG stats after clustering cong repair call:
[05/15 07:01:41     79s]     cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 07:01:41     79s]     misc counts      : r=1, pp=0
[05/15 07:01:41     79s]     cell areas       : b=58.824um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14458.824um^2
[05/15 07:01:41     79s]     cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:41     79s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:41     79s]     wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.195pF, total=0.222pF
[05/15 07:01:41     79s]     wire lengths     : top=0.000um, trunk=472.330um, leaf=2778.898um, total=3251.227um
[05/15 07:01:41     79s]     hp wire lengths  : top=0.000um, trunk=575.450um, leaf=1100.705um, total=1676.155um
[05/15 07:01:41     79s]   Clock DAG net violations after clustering cong repair call:
[05/15 07:01:41     79s]     Capacitance : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:01:41     79s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/15 07:01:41     79s]     Trunk : target=0.100ns count=3 avg=0.050ns sd=0.044ns min=0.000ns max=0.085ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:01:41     79s]     Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.089ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:41     79s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/15 07:01:41     79s]      Bufs: CLKBUFX20: 3 CLKBUFX16: 5 
[05/15 07:01:41     79s]    Logics: PADDI: 1 
[05/15 07:01:41     79s]   Clock DAG hash after clustering cong repair call: 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]   Clock DAG hash after clustering cong repair call: 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]   Primary reporting skew groups after clustering cong repair call:
[05/15 07:01:41     79s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352, avg=1.348, sd=0.001], skew [0.007 vs 0.105], 100% {1.344, 1.352} (wid=1.006 ws=0.003) (gid=0.346 gs=0.004)
[05/15 07:01:41     79s]         min path sink: mcs4_core_rom_1_extbusdrive_reg/CK
[05/15 07:01:41     79s]         max path sink: mcs4_core_shiftreg_shifter_reg[4]/CK
[05/15 07:01:41     79s]   Skew group summary after clustering cong repair call:
[05/15 07:01:41     79s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352, avg=1.348, sd=0.001], skew [0.007 vs 0.105], 100% {1.344, 1.352} (wid=1.006 ws=0.003) (gid=0.346 gs=0.004)
[05/15 07:01:41     79s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.344, max=1.352, avg=1.348, sd=0.001], skew [0.007 vs 0.105], 100% {1.344, 1.352} (wid=1.006 ws=0.003) (gid=0.346 gs=0.004)
[05/15 07:01:41     79s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.0 real=0:00:03.6)
[05/15 07:01:41     79s]   Stage::Clustering done. (took cpu=0:00:03.8 real=0:00:04.6)
[05/15 07:01:41     79s]   Stage::DRV Fixing...
[05/15 07:01:41     79s]   Fixing clock tree slew time and max cap violations...
[05/15 07:01:41     79s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:01:41     79s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/15 07:01:41     79s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 07:01:41     79s]       misc counts      : r=1, pp=0
[05/15 07:01:41     79s]       cell areas       : b=58.824um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14458.824um^2
[05/15 07:01:41     79s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:41     79s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:41     79s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.195pF, total=0.222pF
[05/15 07:01:41     79s]       wire lengths     : top=0.000um, trunk=472.330um, leaf=2778.898um, total=3251.227um
[05/15 07:01:41     79s]       hp wire lengths  : top=0.000um, trunk=575.450um, leaf=1100.705um, total=1676.155um
[05/15 07:01:41     79s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/15 07:01:41     79s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/15 07:01:41     79s]       Trunk : target=0.100ns count=3 avg=0.050ns sd=0.044ns min=0.000ns max=0.085ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:01:41     79s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.089ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:41     79s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/15 07:01:41     79s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 5 
[05/15 07:01:41     79s]      Logics: PADDI: 1 
[05/15 07:01:41     79s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]           min path sink: mcs4_core_rom_1_extbusdrive_reg/CK
[05/15 07:01:41     79s]           max path sink: mcs4_core_shiftreg_shifter_reg[4]/CK
[05/15 07:01:41     79s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:41     79s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:41     79s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/15 07:01:41     79s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:01:41     79s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 07:01:41     79s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 07:01:41     79s]       misc counts      : r=1, pp=0
[05/15 07:01:41     79s]       cell areas       : b=58.824um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14458.824um^2
[05/15 07:01:41     79s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:41     79s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:41     79s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.195pF, total=0.222pF
[05/15 07:01:41     79s]       wire lengths     : top=0.000um, trunk=472.330um, leaf=2778.898um, total=3251.227um
[05/15 07:01:41     79s]       hp wire lengths  : top=0.000um, trunk=575.450um, leaf=1100.705um, total=1676.155um
[05/15 07:01:41     79s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/15 07:01:41     79s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 07:01:41     79s]       Trunk : target=0.100ns count=3 avg=0.050ns sd=0.044ns min=0.000ns max=0.085ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:01:41     79s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.089ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:41     79s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/15 07:01:41     79s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 5 
[05/15 07:01:41     79s]      Logics: PADDI: 1 
[05/15 07:01:41     79s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352, avg=1.348, sd=0.001], skew [0.007 vs 0.105], 100% {1.344, 1.352} (wid=1.006 ws=0.003) (gid=0.346 gs=0.004)
[05/15 07:01:41     79s]           min path sink: mcs4_core_rom_1_extbusdrive_reg/CK
[05/15 07:01:41     79s]           max path sink: mcs4_core_shiftreg_shifter_reg[4]/CK
[05/15 07:01:41     79s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352, avg=1.348, sd=0.001], skew [0.007 vs 0.105], 100% {1.344, 1.352} (wid=1.006 ws=0.003) (gid=0.346 gs=0.004)
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.344, max=1.352, avg=1.348, sd=0.001], skew [0.007 vs 0.105], 100% {1.344, 1.352} (wid=1.006 ws=0.003) (gid=0.346 gs=0.004)
[05/15 07:01:41     79s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:41     79s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:41     79s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:01:41     79s]   Stage::Insertion Delay Reduction...
[05/15 07:01:41     79s]   Removing unnecessary root buffering...
[05/15 07:01:41     79s]     Clock DAG hash before 'Removing unnecessary root buffering': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/15 07:01:41     79s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 07:01:41     79s]       misc counts      : r=1, pp=0
[05/15 07:01:41     79s]       cell areas       : b=58.824um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14458.824um^2
[05/15 07:01:41     79s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:41     79s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:41     79s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.195pF, total=0.222pF
[05/15 07:01:41     79s]       wire lengths     : top=0.000um, trunk=472.330um, leaf=2778.898um, total=3251.227um
[05/15 07:01:41     79s]       hp wire lengths  : top=0.000um, trunk=575.450um, leaf=1100.705um, total=1676.155um
[05/15 07:01:41     79s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/15 07:01:41     79s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/15 07:01:41     79s]       Trunk : target=0.100ns count=3 avg=0.050ns sd=0.044ns min=0.000ns max=0.085ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:01:41     79s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.089ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:41     79s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/15 07:01:41     79s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 5 
[05/15 07:01:41     79s]      Logics: PADDI: 1 
[05/15 07:01:41     79s]     Clock DAG hash after 'Removing unnecessary root buffering': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Clock DAG hash after 'Removing unnecessary root buffering': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]           min path sink: mcs4_core_rom_1_extbusdrive_reg/CK
[05/15 07:01:41     79s]           max path sink: mcs4_core_shiftreg_shifter_reg[4]/CK
[05/15 07:01:41     79s]     Skew group summary after 'Removing unnecessary root buffering':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:41     79s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:41     79s]   Removing unconstrained drivers...
[05/15 07:01:41     79s]     Clock DAG hash before 'Removing unconstrained drivers': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/15 07:01:41     79s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 07:01:41     79s]       misc counts      : r=1, pp=0
[05/15 07:01:41     79s]       cell areas       : b=58.824um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14458.824um^2
[05/15 07:01:41     79s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:41     79s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:41     79s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.195pF, total=0.222pF
[05/15 07:01:41     79s]       wire lengths     : top=0.000um, trunk=472.330um, leaf=2778.898um, total=3251.227um
[05/15 07:01:41     79s]       hp wire lengths  : top=0.000um, trunk=575.450um, leaf=1100.705um, total=1676.155um
[05/15 07:01:41     79s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/15 07:01:41     79s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/15 07:01:41     79s]       Trunk : target=0.100ns count=3 avg=0.050ns sd=0.044ns min=0.000ns max=0.085ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:01:41     79s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.089ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:41     79s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/15 07:01:41     79s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 5 
[05/15 07:01:41     79s]      Logics: PADDI: 1 
[05/15 07:01:41     79s]     Clock DAG hash after 'Removing unconstrained drivers': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Clock DAG hash after 'Removing unconstrained drivers': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]           min path sink: mcs4_core_rom_1_extbusdrive_reg/CK
[05/15 07:01:41     79s]           max path sink: mcs4_core_shiftreg_shifter_reg[4]/CK
[05/15 07:01:41     79s]     Skew group summary after 'Removing unconstrained drivers':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:41     79s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:41     79s]   Reducing insertion delay 1...
[05/15 07:01:41     79s]     Clock DAG hash before 'Reducing insertion delay 1': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/15 07:01:41     79s]       cell counts      : b=8, i=0, icg=0, nicg=0, l=1, total=9
[05/15 07:01:41     79s]       misc counts      : r=1, pp=0
[05/15 07:01:41     79s]       cell areas       : b=58.824um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14458.824um^2
[05/15 07:01:41     79s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:41     79s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:41     79s]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.195pF, total=0.222pF
[05/15 07:01:41     79s]       wire lengths     : top=0.000um, trunk=472.330um, leaf=2778.898um, total=3251.227um
[05/15 07:01:41     79s]       hp wire lengths  : top=0.000um, trunk=575.450um, leaf=1100.705um, total=1676.155um
[05/15 07:01:41     79s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/15 07:01:41     79s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/15 07:01:41     79s]       Trunk : target=0.100ns count=3 avg=0.050ns sd=0.044ns min=0.000ns max=0.085ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:01:41     79s]       Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.004ns min=0.089ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:41     79s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/15 07:01:41     79s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 5 
[05/15 07:01:41     79s]      Logics: PADDI: 1 
[05/15 07:01:41     79s]     Clock DAG hash after 'Reducing insertion delay 1': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Clock DAG hash after 'Reducing insertion delay 1': 12874589531379815628 6698608658348264300
[05/15 07:01:41     79s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]           min path sink: mcs4_core_rom_1_extbusdrive_reg/CK
[05/15 07:01:41     79s]           max path sink: mcs4_core_shiftreg_shifter_reg[4]/CK
[05/15 07:01:41     79s]     Skew group summary after 'Reducing insertion delay 1':
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.344, max=1.352], skew [0.007 vs 0.105]
[05/15 07:01:41     79s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:41     79s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:01:41     79s]   Removing longest path buffering...
[05/15 07:01:41     79s]     Clock DAG hash before 'Removing longest path buffering': 12874589531379815628 6698608658348264300
[05/15 07:01:42     80s]     Clock DAG stats after 'Removing longest path buffering':
[05/15 07:01:42     80s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=1, total=8
[05/15 07:01:42     80s]       misc counts      : r=1, pp=0
[05/15 07:01:42     80s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14457.456um^2
[05/15 07:01:42     80s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:42     80s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:42     80s]       wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.233pF, total=0.249pF
[05/15 07:01:42     80s]       wire lengths     : top=0.000um, trunk=271.150um, leaf=3479.007um, total=3750.157um
[05/15 07:01:42     80s]       hp wire lengths  : top=0.000um, trunk=467.920um, leaf=1767.650um, total=2235.570um
[05/15 07:01:42     80s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/15 07:01:42     80s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/15 07:01:42     80s]       Trunk : target=0.100ns count=2 avg=0.050ns sd=0.071ns min=0.000ns max=0.100ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 07:01:42     80s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:42     80s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/15 07:01:42     80s]        Bufs: CLKBUFX20: 7 
[05/15 07:01:42     80s]      Logics: PADDI: 1 
[05/15 07:01:42     80s]     Clock DAG hash after 'Removing longest path buffering': 13023475576673878528 2370768542632745652
[05/15 07:01:42     80s]     Clock DAG hash after 'Removing longest path buffering': 13023475576673878528 2370768542632745652
[05/15 07:01:42     80s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/15 07:01:42     80s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.261, max=1.268], skew [0.007 vs 0.105]
[05/15 07:01:42     80s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:42     80s]           max path sink: mcs4_core_i4004_id_board_opr_reg[3]/CK
[05/15 07:01:42     80s]     Skew group summary after 'Removing longest path buffering':
[05/15 07:01:42     80s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.261, max=1.268], skew [0.007 vs 0.105]
[05/15 07:01:42     80s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.261, max=1.268], skew [0.007 vs 0.105]
[05/15 07:01:42     80s]     Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:42     80s]   Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.7)
[05/15 07:01:42     80s]   Reducing insertion delay 2...
[05/15 07:01:42     80s]     Clock DAG hash before 'Reducing insertion delay 2': 13023475576673878528 2370768542632745652
[05/15 07:01:43     81s]     Path optimization required 142 stage delay updates 
[05/15 07:01:43     81s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/15 07:01:43     81s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=1, total=8
[05/15 07:01:43     81s]       misc counts      : r=1, pp=0
[05/15 07:01:43     81s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14457.456um^2
[05/15 07:01:43     81s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:43     81s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:43     81s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.232pF, total=0.245pF
[05/15 07:01:43     81s]       wire lengths     : top=0.000um, trunk=249.500um, leaf=3443.147um, total=3692.647um
[05/15 07:01:43     81s]       hp wire lengths  : top=0.000um, trunk=467.920um, leaf=1731.790um, total=2199.710um
[05/15 07:01:43     81s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/15 07:01:43     81s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/15 07:01:43     81s]       Trunk : target=0.100ns count=2 avg=0.049ns sd=0.070ns min=0.000ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 07:01:43     81s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:43     81s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/15 07:01:43     81s]        Bufs: CLKBUFX20: 7 
[05/15 07:01:43     81s]      Logics: PADDI: 1 
[05/15 07:01:43     81s]     Clock DAG hash after 'Reducing insertion delay 2': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Clock DAG hash after 'Reducing insertion delay 2': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.256, max=1.263, avg=1.261, sd=0.002], skew [0.007 vs 0.105], 100% {1.256, 1.263} (wid=1.012 ws=0.008) (gid=0.256 gs=0.005)
[05/15 07:01:43     81s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:43     81s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:43     81s]     Skew group summary after 'Reducing insertion delay 2':
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.256, max=1.263, avg=1.261, sd=0.002], skew [0.007 vs 0.105], 100% {1.256, 1.263} (wid=1.012 ws=0.008) (gid=0.256 gs=0.005)
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.256, max=1.263, avg=1.261, sd=0.002], skew [0.007 vs 0.105], 100% {1.256, 1.263} (wid=1.012 ws=0.008) (gid=0.256 gs=0.005)
[05/15 07:01:43     81s]     Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:43     81s]   Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/15 07:01:43     81s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.6 real=0:00:01.7)
[05/15 07:01:43     81s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.4 real=0:00:06.4)
[05/15 07:01:43     81s]   CCOpt::Phase::Implementation...
[05/15 07:01:43     81s]   Stage::Reducing Power...
[05/15 07:01:43     81s]   Improving clock tree routing...
[05/15 07:01:43     81s]     Clock DAG hash before 'Improving clock tree routing': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Iteration 1...
[05/15 07:01:43     81s]     Iteration 1 done.
[05/15 07:01:43     81s]     Clock DAG stats after 'Improving clock tree routing':
[05/15 07:01:43     81s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=1, total=8
[05/15 07:01:43     81s]       misc counts      : r=1, pp=0
[05/15 07:01:43     81s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14457.456um^2
[05/15 07:01:43     81s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:43     81s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:43     81s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.232pF, total=0.245pF
[05/15 07:01:43     81s]       wire lengths     : top=0.000um, trunk=249.500um, leaf=3443.147um, total=3692.647um
[05/15 07:01:43     81s]       hp wire lengths  : top=0.000um, trunk=467.920um, leaf=1731.790um, total=2199.710um
[05/15 07:01:43     81s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/15 07:01:43     81s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/15 07:01:43     81s]       Trunk : target=0.100ns count=2 avg=0.049ns sd=0.070ns min=0.000ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 07:01:43     81s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:43     81s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/15 07:01:43     81s]        Bufs: CLKBUFX20: 7 
[05/15 07:01:43     81s]      Logics: PADDI: 1 
[05/15 07:01:43     81s]     Clock DAG hash after 'Improving clock tree routing': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Clock DAG hash after 'Improving clock tree routing': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.256, max=1.263], skew [0.007 vs 0.105]
[05/15 07:01:43     81s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:43     81s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:43     81s]     Skew group summary after 'Improving clock tree routing':
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.256, max=1.263], skew [0.007 vs 0.105]
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.256, max=1.263], skew [0.007 vs 0.105]
[05/15 07:01:43     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:43     81s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:43     81s]   Reducing clock tree power 1...
[05/15 07:01:43     81s]     Clock DAG hash before 'Reducing clock tree power 1': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Resizing gates: 
[05/15 07:01:43     81s]     Legalizer releasing space for clock trees
[05/15 07:01:43     81s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 07:01:43     81s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:43     81s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:43     81s]     100% 
[05/15 07:01:43     81s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/15 07:01:43     81s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=1, total=8
[05/15 07:01:43     81s]       misc counts      : r=1, pp=0
[05/15 07:01:43     81s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14457.456um^2
[05/15 07:01:43     81s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:43     81s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:43     81s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.232pF, total=0.245pF
[05/15 07:01:43     81s]       wire lengths     : top=0.000um, trunk=249.500um, leaf=3443.147um, total=3692.647um
[05/15 07:01:43     81s]       hp wire lengths  : top=0.000um, trunk=467.920um, leaf=1731.790um, total=2199.710um
[05/15 07:01:43     81s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/15 07:01:43     81s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/15 07:01:43     81s]       Trunk : target=0.100ns count=2 avg=0.049ns sd=0.070ns min=0.000ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 07:01:43     81s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:43     81s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/15 07:01:43     81s]        Bufs: CLKBUFX20: 7 
[05/15 07:01:43     81s]      Logics: PADDI: 1 
[05/15 07:01:43     81s]     Clock DAG hash after 'Reducing clock tree power 1': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Clock DAG hash after 'Reducing clock tree power 1': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.256, max=1.263], skew [0.007 vs 0.105]
[05/15 07:01:43     81s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:43     81s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:43     81s]     Skew group summary after 'Reducing clock tree power 1':
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.256, max=1.263], skew [0.007 vs 0.105]
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.256, max=1.263], skew [0.007 vs 0.105]
[05/15 07:01:43     81s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:43     81s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 07:01:43     81s]   Reducing clock tree power 2...
[05/15 07:01:43     81s]     Clock DAG hash before 'Reducing clock tree power 2': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Path optimization required 0 stage delay updates 
[05/15 07:01:43     81s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/15 07:01:43     81s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=1, total=8
[05/15 07:01:43     81s]       misc counts      : r=1, pp=0
[05/15 07:01:43     81s]       cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14457.456um^2
[05/15 07:01:43     81s]       cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:43     81s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:43     81s]       wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.232pF, total=0.245pF
[05/15 07:01:43     81s]       wire lengths     : top=0.000um, trunk=249.500um, leaf=3443.147um, total=3692.647um
[05/15 07:01:43     81s]       hp wire lengths  : top=0.000um, trunk=467.920um, leaf=1731.790um, total=2199.710um
[05/15 07:01:43     81s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/15 07:01:43     81s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/15 07:01:43     81s]       Trunk : target=0.100ns count=2 avg=0.049ns sd=0.070ns min=0.000ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 07:01:43     81s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:43     81s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/15 07:01:43     81s]        Bufs: CLKBUFX20: 7 
[05/15 07:01:43     81s]      Logics: PADDI: 1 
[05/15 07:01:43     81s]     Clock DAG hash after 'Reducing clock tree power 2': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Clock DAG hash after 'Reducing clock tree power 2': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.256, max=1.263, avg=1.261, sd=0.002], skew [0.007 vs 0.105], 100% {1.256, 1.263} (wid=1.012 ws=0.008) (gid=0.256 gs=0.005)
[05/15 07:01:43     81s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:43     81s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:43     81s]     Skew group summary after 'Reducing clock tree power 2':
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.256, max=1.263, avg=1.261, sd=0.002], skew [0.007 vs 0.105], 100% {1.256, 1.263} (wid=1.012 ws=0.008) (gid=0.256 gs=0.005)
[05/15 07:01:43     81s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.256, max=1.263, avg=1.261, sd=0.002], skew [0.007 vs 0.105], 100% {1.256, 1.263} (wid=1.012 ws=0.008) (gid=0.256 gs=0.005)
[05/15 07:01:43     81s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:43     81s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:01:43     81s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 07:01:43     81s]   Stage::Balancing...
[05/15 07:01:43     81s]   Approximately balancing fragments step...
[05/15 07:01:43     81s]     Clock DAG hash before 'Approximately balancing fragments step': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]     Resolve constraints - Approximately balancing fragments...
[05/15 07:01:43     81s]     Resolving skew group constraints...
[05/15 07:01:43     81s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 07:01:43     81s]     Resolving skew group constraints done.
[05/15 07:01:43     81s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:43     81s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/15 07:01:43     81s]     Trial balancer estimated the amount of delay to be added in balancing: 1.690ns
[05/15 07:01:43     81s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:43     81s]     Approximately balancing fragments...
[05/15 07:01:43     81s]       Moving gates to improve sub-tree skew...
[05/15 07:01:43     81s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]         Tried: 10 Succeeded: 0
[05/15 07:01:43     81s]         Topology Tried: 0 Succeeded: 0
[05/15 07:01:43     81s]         0 Succeeded with SS ratio
[05/15 07:01:43     81s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/15 07:01:43     81s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/15 07:01:43     81s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/15 07:01:43     81s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=1, total=8
[05/15 07:01:43     81s]           misc counts      : r=1, pp=0
[05/15 07:01:43     81s]           cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14457.456um^2
[05/15 07:01:43     81s]           cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:43     81s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:43     81s]           wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.232pF, total=0.245pF
[05/15 07:01:43     81s]           wire lengths     : top=0.000um, trunk=249.500um, leaf=3443.147um, total=3692.647um
[05/15 07:01:43     81s]           hp wire lengths  : top=0.000um, trunk=467.920um, leaf=1731.790um, total=2199.710um
[05/15 07:01:43     81s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/15 07:01:43     81s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/15 07:01:43     81s]           Trunk : target=0.100ns count=2 avg=0.049ns sd=0.070ns min=0.000ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 07:01:43     81s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:43     81s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/15 07:01:43     81s]            Bufs: CLKBUFX20: 7 
[05/15 07:01:43     81s]          Logics: PADDI: 1 
[05/15 07:01:43     81s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:43     81s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:43     81s]       Approximately balancing fragments bottom up...
[05/15 07:01:43     81s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:01:43     81s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/15 07:01:43     81s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=1, total=8
[05/15 07:01:43     81s]           misc counts      : r=1, pp=0
[05/15 07:01:43     81s]           cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14457.456um^2
[05/15 07:01:43     81s]           cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.400pF
[05/15 07:01:43     81s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:43     81s]           wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.232pF, total=0.245pF
[05/15 07:01:43     81s]           wire lengths     : top=0.000um, trunk=249.500um, leaf=3443.147um, total=3692.647um
[05/15 07:01:43     81s]           hp wire lengths  : top=0.000um, trunk=467.920um, leaf=1731.790um, total=2199.710um
[05/15 07:01:43     81s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/15 07:01:43     81s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/15 07:01:43     81s]           Trunk : target=0.100ns count=2 avg=0.049ns sd=0.070ns min=0.000ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
[05/15 07:01:43     81s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:43     81s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/15 07:01:43     81s]            Bufs: CLKBUFX20: 7 
[05/15 07:01:43     81s]          Logics: PADDI: 1 
[05/15 07:01:43     81s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 17072263957698339214 11414279824848525194
[05/15 07:01:43     81s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:43     81s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 07:01:43     81s]       Approximately balancing fragments, wire and cell delays...
[05/15 07:01:43     81s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/15 07:01:48     86s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/15 07:01:48     86s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]           misc counts      : r=1, pp=0
[05/15 07:01:48     86s]           cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]           wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]           wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]           hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/15 07:01:48     86s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/15 07:01:48     86s]           Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:48     86s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:48     86s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/15 07:01:48     86s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:48     86s]          Logics: PADDI: 1 
[05/15 07:01:48     86s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/15 07:01:48     86s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/15 07:01:48     86s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/15 07:01:48     86s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]           misc counts      : r=1, pp=0
[05/15 07:01:48     86s]           cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]           wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]           wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]           hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/15 07:01:48     86s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/15 07:01:48     86s]           Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:48     86s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:48     86s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/15 07:01:48     86s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:48     86s]          Logics: PADDI: 1 
[05/15 07:01:48     86s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/15 07:01:48     86s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:04.7 real=0:00:04.8)
[05/15 07:01:48     86s]     Approximately balancing fragments done.
[05/15 07:01:48     86s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/15 07:01:48     86s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]       misc counts      : r=1, pp=0
[05/15 07:01:48     86s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]       wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]       hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/15 07:01:48     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/15 07:01:48     86s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:48     86s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:48     86s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/15 07:01:48     86s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:48     86s]      Logics: PADDI: 1 
[05/15 07:01:48     86s]     Clock DAG hash after 'Approximately balancing fragments step': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Clock DAG hash after 'Approximately balancing fragments step': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Legalizer API calls during this step: 805 succeeded with high effort: 805 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:48     86s]   Approximately balancing fragments step done. (took cpu=0:00:05.0 real=0:00:05.2)
[05/15 07:01:48     86s]   Clock DAG stats after Approximately balancing fragments:
[05/15 07:01:48     86s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]     misc counts      : r=1, pp=0
[05/15 07:01:48     86s]     cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]     cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]     wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]     wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]     hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]   Clock DAG net violations after Approximately balancing fragments: none
[05/15 07:01:48     86s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/15 07:01:48     86s]     Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:48     86s]     Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:48     86s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/15 07:01:48     86s]      Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:48     86s]    Logics: PADDI: 1 
[05/15 07:01:48     86s]   Clock DAG hash after Approximately balancing fragments: 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]   Clock DAG hash after Approximately balancing fragments: 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]   Primary reporting skew groups after Approximately balancing fragments:
[05/15 07:01:48     86s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]         min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:48     86s]         max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:48     86s]   Skew group summary after Approximately balancing fragments:
[05/15 07:01:48     86s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]   Improving fragments clock skew...
[05/15 07:01:48     86s]     Clock DAG hash before 'Improving fragments clock skew': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Clock DAG stats after 'Improving fragments clock skew':
[05/15 07:01:48     86s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]       misc counts      : r=1, pp=0
[05/15 07:01:48     86s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]       wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]       hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/15 07:01:48     86s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/15 07:01:48     86s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:48     86s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:48     86s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/15 07:01:48     86s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:48     86s]      Logics: PADDI: 1 
[05/15 07:01:48     86s]     Clock DAG hash after 'Improving fragments clock skew': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Clock DAG hash after 'Improving fragments clock skew': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:48     86s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:48     86s]     Skew group summary after 'Improving fragments clock skew':
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:48     86s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:01:48     86s]   Approximately balancing step...
[05/15 07:01:48     86s]     Clock DAG hash before 'Approximately balancing step': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Resolve constraints - Approximately balancing...
[05/15 07:01:48     86s]     Resolving skew group constraints...
[05/15 07:01:48     86s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 07:01:48     86s]     Resolving skew group constraints done.
[05/15 07:01:48     86s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:48     86s]     Approximately balancing...
[05/15 07:01:48     86s]       Approximately balancing, wire and cell delays...
[05/15 07:01:48     86s]       Approximately balancing, wire and cell delays, iteration 1...
[05/15 07:01:48     86s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/15 07:01:48     86s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]           misc counts      : r=1, pp=0
[05/15 07:01:48     86s]           cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]           wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]           wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]           hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/15 07:01:48     86s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/15 07:01:48     86s]           Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:48     86s]           Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:48     86s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/15 07:01:48     86s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:48     86s]          Logics: PADDI: 1 
[05/15 07:01:48     86s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/15 07:01:48     86s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:48     86s]     Approximately balancing done.
[05/15 07:01:48     86s]     Clock DAG stats after 'Approximately balancing step':
[05/15 07:01:48     86s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]       misc counts      : r=1, pp=0
[05/15 07:01:48     86s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]       wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]       hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]     Clock DAG net violations after 'Approximately balancing step': none
[05/15 07:01:48     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/15 07:01:48     86s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:48     86s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:48     86s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/15 07:01:48     86s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:48     86s]      Logics: PADDI: 1 
[05/15 07:01:48     86s]     Clock DAG hash after 'Approximately balancing step': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Clock DAG hash after 'Approximately balancing step': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Primary reporting skew groups after 'Approximately balancing step':
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:48     86s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:48     86s]     Skew group summary after 'Approximately balancing step':
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:48     86s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:48     86s]   Fixing clock tree overload...
[05/15 07:01:48     86s]     Clock DAG hash before 'Fixing clock tree overload': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:01:48     86s]     Clock DAG stats after 'Fixing clock tree overload':
[05/15 07:01:48     86s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]       misc counts      : r=1, pp=0
[05/15 07:01:48     86s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]       wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]       hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/15 07:01:48     86s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/15 07:01:48     86s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:48     86s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:48     86s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/15 07:01:48     86s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:48     86s]      Logics: PADDI: 1 
[05/15 07:01:48     86s]     Clock DAG hash after 'Fixing clock tree overload': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Clock DAG hash after 'Fixing clock tree overload': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:48     86s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:48     86s]     Skew group summary after 'Fixing clock tree overload':
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.910, max=2.917], skew [0.007 vs 0.105]
[05/15 07:01:48     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:48     86s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:48     86s]   Approximately balancing paths...
[05/15 07:01:48     86s]     Clock DAG hash before 'Approximately balancing paths': 13449905383617634762 9545604060157729574
[05/15 07:01:48     86s]     Added 0 buffers.
[05/15 07:01:48     86s]     Clock DAG stats after 'Approximately balancing paths':
[05/15 07:01:48     86s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:48     86s]       misc counts      : r=1, pp=0
[05/15 07:01:48     86s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:48     86s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:48     86s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:48     86s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:48     86s]       wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:48     86s]       hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:48     86s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/15 07:01:48     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/15 07:01:49     86s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:49     86s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:49     86s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/15 07:01:49     86s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:49     86s]      Logics: PADDI: 1 
[05/15 07:01:49     86s]     Clock DAG hash after 'Approximately balancing paths': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Clock DAG hash after 'Approximately balancing paths': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917, avg=2.915, sd=0.002], skew [0.007 vs 0.105], 100% {2.910, 2.917} (wid=1.022 ws=0.008) (gid=1.899 gs=0.005)
[05/15 07:01:49     86s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:49     86s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:49     86s]     Skew group summary after 'Approximately balancing paths':
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.910, max=2.917, avg=2.915, sd=0.002], skew [0.007 vs 0.105], 100% {2.910, 2.917} (wid=1.022 ws=0.008) (gid=1.899 gs=0.005)
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.910, max=2.917, avg=2.915, sd=0.002], skew [0.007 vs 0.105], 100% {2.910, 2.917} (wid=1.022 ws=0.008) (gid=1.899 gs=0.005)
[05/15 07:01:49     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:49     86s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:49     86s]   Stage::Balancing done. (took cpu=0:00:05.3 real=0:00:05.5)
[05/15 07:01:49     86s]   Stage::Polishing...
[05/15 07:01:49     86s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 07:01:49     86s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:01:49     86s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:01:49     86s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:49     86s]   Clock DAG stats before polishing:
[05/15 07:01:49     86s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:49     86s]     misc counts      : r=1, pp=0
[05/15 07:01:49     86s]     cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:49     86s]     cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:49     86s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:49     86s]     wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:49     86s]     wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:49     86s]     hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:49     86s]   Clock DAG net violations before polishing: none
[05/15 07:01:49     86s]   Clock DAG primary half-corner transition distribution before polishing:
[05/15 07:01:49     86s]     Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:49     86s]     Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:49     86s]   Clock DAG library cell distribution before polishing {count}:
[05/15 07:01:49     86s]      Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:49     86s]    Logics: PADDI: 1 
[05/15 07:01:49     86s]   Clock DAG hash before polishing: 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]   Clock DAG hash before polishing: 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]   Primary reporting skew groups before polishing:
[05/15 07:01:49     86s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.907, max=2.914], skew [0.007 vs 0.105]
[05/15 07:01:49     86s]         min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:49     86s]         max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:49     86s]   Skew group summary before polishing:
[05/15 07:01:49     86s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.907, max=2.914], skew [0.007 vs 0.105]
[05/15 07:01:49     86s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.907, max=2.914], skew [0.007 vs 0.105]
[05/15 07:01:49     86s]   Merging balancing drivers for power...
[05/15 07:01:49     86s]     Clock DAG hash before 'Merging balancing drivers for power': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Tried: 23 Succeeded: 0
[05/15 07:01:49     86s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/15 07:01:49     86s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:49     86s]       misc counts      : r=1, pp=0
[05/15 07:01:49     86s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:49     86s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:49     86s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:49     86s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:49     86s]       wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:49     86s]       hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:49     86s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/15 07:01:49     86s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/15 07:01:49     86s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:49     86s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:49     86s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/15 07:01:49     86s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:49     86s]      Logics: PADDI: 1 
[05/15 07:01:49     86s]     Clock DAG hash after 'Merging balancing drivers for power': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Clock DAG hash after 'Merging balancing drivers for power': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.907, max=2.914], skew [0.007 vs 0.105]
[05/15 07:01:49     86s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:49     86s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:49     86s]     Skew group summary after 'Merging balancing drivers for power':
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.907, max=2.914], skew [0.007 vs 0.105]
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.907, max=2.914], skew [0.007 vs 0.105]
[05/15 07:01:49     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:49     86s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:49     86s]   Improving clock skew...
[05/15 07:01:49     86s]     Clock DAG hash before 'Improving clock skew': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Clock DAG stats after 'Improving clock skew':
[05/15 07:01:49     86s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:49     86s]       misc counts      : r=1, pp=0
[05/15 07:01:49     86s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:49     86s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:49     86s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:49     86s]       wire capacitance : top=0.000pF, trunk=0.081pF, leaf=0.232pF, total=0.313pF
[05/15 07:01:49     86s]       wire lengths     : top=0.000um, trunk=1486.810um, leaf=3443.147um, total=4929.957um
[05/15 07:01:49     86s]       hp wire lengths  : top=0.000um, trunk=1737.980um, leaf=1731.790um, total=3469.770um
[05/15 07:01:49     86s]     Clock DAG net violations after 'Improving clock skew': none
[05/15 07:01:49     86s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/15 07:01:49     86s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:49     86s]       Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.004ns min=0.089ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 6 <= 0.100ns}
[05/15 07:01:49     86s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/15 07:01:49     86s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:49     86s]      Logics: PADDI: 1 
[05/15 07:01:49     86s]     Clock DAG hash after 'Improving clock skew': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Clock DAG hash after 'Improving clock skew': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Primary reporting skew groups after 'Improving clock skew':
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.907, max=2.914, avg=2.911, sd=0.002], skew [0.007 vs 0.105], 100% {2.907, 2.914} (wid=1.022 ws=0.008) (gid=1.896 gs=0.005)
[05/15 07:01:49     86s]           min path sink: mcs4_core_ram_0_ram0_ram_array_reg[15][1]/CK
[05/15 07:01:49     86s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:49     86s]     Skew group summary after 'Improving clock skew':
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.907, max=2.914, avg=2.911, sd=0.002], skew [0.007 vs 0.105], 100% {2.907, 2.914} (wid=1.022 ws=0.008) (gid=1.896 gs=0.005)
[05/15 07:01:49     86s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.907, max=2.914, avg=2.911, sd=0.002], skew [0.007 vs 0.105], 100% {2.907, 2.914} (wid=1.022 ws=0.008) (gid=1.896 gs=0.005)
[05/15 07:01:49     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:49     86s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:01:49     86s]   Moving gates to reduce wire capacitance...
[05/15 07:01:49     86s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[05/15 07:01:49     86s]     Iteration 1...
[05/15 07:01:49     86s]       Artificially removing short and long paths...
[05/15 07:01:49     86s]         Clock DAG hash before 'Artificially removing short and long paths': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]         For skew_group My_CLK/ConstraintMode_BC target band (2.907, 2.914)
[05/15 07:01:49     86s]         For skew_group My_CLK/ConstraintMode_WC target band (2.907, 2.914)
[05/15 07:01:49     86s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:49     86s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:49     86s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[05/15 07:01:49     86s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 13449905383617634762 9545604060157729574
[05/15 07:01:49     86s]         Legalizer releasing space for clock trees
[05/15 07:01:49     87s]         Legalizing clock trees...
[05/15 07:01:49     87s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:49     87s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:49     87s]         Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:49     87s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/15 07:01:49     87s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[05/15 07:01:49     87s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 8489998370314123927 10978128670200551563
[05/15 07:01:49     87s]         Moving gates: 
[05/15 07:01:49     87s]         Legalizer releasing space for clock trees
[05/15 07:01:49     87s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 07:01:51     88s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:51     88s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:51     88s]         100% 
[05/15 07:01:51     88s]         Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:51     88s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.4 real=0:00:01.5)
[05/15 07:01:51     88s]     Iteration 1 done.
[05/15 07:01:51     88s]     Iteration 2...
[05/15 07:01:51     88s]       Artificially removing short and long paths...
[05/15 07:01:51     88s]         Clock DAG hash before 'Artificially removing short and long paths': 9942367630316304769 2399028150443451861
[05/15 07:01:51     88s]         For skew_group My_CLK/ConstraintMode_BC target band (2.908, 2.916)
[05/15 07:01:51     88s]         For skew_group My_CLK/ConstraintMode_WC target band (2.908, 2.916)
[05/15 07:01:51     88s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:51     88s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:51     88s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[05/15 07:01:51     88s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 9942367630316304769 2399028150443451861
[05/15 07:01:51     88s]         Legalizer releasing space for clock trees
[05/15 07:01:51     89s]         Legalizing clock trees...
[05/15 07:01:51     89s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:51     89s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:51     89s]         Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:51     89s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/15 07:01:51     89s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[05/15 07:01:51     89s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 8875716000045872121 10894264298589420717
[05/15 07:01:51     89s]         Moving gates: 
[05/15 07:01:51     89s]         Legalizer releasing space for clock trees
[05/15 07:01:51     89s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 07:01:53     90s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:53     90s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:53     90s]         100% 
[05/15 07:01:53     90s]         Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:53     90s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.3 real=0:00:01.4)
[05/15 07:01:53     90s]     Iteration 2 done.
[05/15 07:01:53     90s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[05/15 07:01:53     90s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[05/15 07:01:53     90s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:53     90s]       misc counts      : r=1, pp=0
[05/15 07:01:53     90s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:53     90s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:53     90s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:53     90s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.220pF, total=0.303pF
[05/15 07:01:53     90s]       wire lengths     : top=0.000um, trunk=1499.789um, leaf=3235.770um, total=4735.559um
[05/15 07:01:53     90s]       hp wire lengths  : top=0.000um, trunk=1728.960um, leaf=1541.955um, total=3270.915um
[05/15 07:01:53     90s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[05/15 07:01:53     90s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[05/15 07:01:53     90s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:53     90s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.087ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 07:01:53     90s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[05/15 07:01:53     90s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:53     90s]      Logics: PADDI: 1 
[05/15 07:01:53     90s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 5851347308120686774 6421868267372552186
[05/15 07:01:53     90s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 5851347308120686774 6421868267372552186
[05/15 07:01:53     90s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[05/15 07:01:53     90s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.912, max=2.920, avg=2.916, sd=0.002], skew [0.008 vs 0.105], 100% {2.912, 2.920} (wid=1.023 ws=0.009) (gid=1.901 gs=0.004)
[05/15 07:01:53     90s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:01:53     90s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:53     90s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[05/15 07:01:53     90s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.912, max=2.920, avg=2.916, sd=0.002], skew [0.008 vs 0.105], 100% {2.912, 2.920} (wid=1.023 ws=0.009) (gid=1.901 gs=0.004)
[05/15 07:01:53     90s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.912, max=2.920, avg=2.916, sd=0.002], skew [0.008 vs 0.105], 100% {2.912, 2.920} (wid=1.023 ws=0.009) (gid=1.901 gs=0.004)
[05/15 07:01:53     90s]     Legalizer API calls during this step: 690 succeeded with high effort: 690 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:53     90s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:03.9 real=0:00:04.0)
[05/15 07:01:53     90s]   Reducing clock tree power 3...
[05/15 07:01:53     90s]     Clock DAG hash before 'Reducing clock tree power 3': 5851347308120686774 6421868267372552186
[05/15 07:01:53     90s]     Artificially removing short and long paths...
[05/15 07:01:53     90s]       Clock DAG hash before 'Artificially removing short and long paths': 5851347308120686774 6421868267372552186
[05/15 07:01:53     90s]       For skew_group My_CLK/ConstraintMode_BC target band (2.912, 2.920)
[05/15 07:01:53     90s]       For skew_group My_CLK/ConstraintMode_WC target band (2.912, 2.920)
[05/15 07:01:53     90s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:53     90s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:53     90s]     Initial gate capacitance is (rise=2.542pF fall=2.522pF).
[05/15 07:01:53     90s]     Resizing gates: 
[05/15 07:01:53     90s]     Legalizer releasing space for clock trees
[05/15 07:01:53     90s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/15 07:01:53     90s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:53     90s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:53     90s]     100% 
[05/15 07:01:53     90s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/15 07:01:53     90s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:53     90s]       misc counts      : r=1, pp=0
[05/15 07:01:53     90s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:53     90s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:53     90s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:53     90s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.220pF, total=0.303pF
[05/15 07:01:53     90s]       wire lengths     : top=0.000um, trunk=1499.789um, leaf=3235.770um, total=4735.559um
[05/15 07:01:53     90s]       hp wire lengths  : top=0.000um, trunk=1728.960um, leaf=1541.955um, total=3270.915um
[05/15 07:01:53     90s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/15 07:01:53     90s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/15 07:01:53     90s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.023ns min=0.000ns max=0.100ns {2 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:53     90s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.087ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 07:01:53     90s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/15 07:01:53     90s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:53     90s]      Logics: PADDI: 1 
[05/15 07:01:53     90s]     Clock DAG hash after 'Reducing clock tree power 3': 5851347308120686774 6421868267372552186
[05/15 07:01:53     90s]     Clock DAG hash after 'Reducing clock tree power 3': 5851347308120686774 6421868267372552186
[05/15 07:01:53     90s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/15 07:01:53     90s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.912, max=2.920, avg=2.916, sd=0.002], skew [0.008 vs 0.105], 100% {2.912, 2.920} (wid=1.023 ws=0.009) (gid=1.901 gs=0.004)
[05/15 07:01:53     90s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:01:53     90s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:53     90s]     Skew group summary after 'Reducing clock tree power 3':
[05/15 07:01:53     90s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.912, max=2.920, avg=2.916, sd=0.002], skew [0.008 vs 0.105], 100% {2.912, 2.920} (wid=1.023 ws=0.009) (gid=1.901 gs=0.004)
[05/15 07:01:53     90s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.912, max=2.920, avg=2.916, sd=0.002], skew [0.008 vs 0.105], 100% {2.912, 2.920} (wid=1.023 ws=0.009) (gid=1.901 gs=0.004)
[05/15 07:01:53     90s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:53     90s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 07:01:53     90s]   Improving insertion delay...
[05/15 07:01:53     90s]     Clock DAG hash before 'Improving insertion delay': 5851347308120686774 6421868267372552186
[05/15 07:01:55     92s]     Clock DAG stats after 'Improving insertion delay':
[05/15 07:01:55     92s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:55     92s]       misc counts      : r=1, pp=0
[05/15 07:01:55     92s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:55     92s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:55     92s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:55     92s]       wire capacitance : top=0.000pF, trunk=0.087pF, leaf=0.220pF, total=0.308pF
[05/15 07:01:55     92s]       wire lengths     : top=0.000um, trunk=1595.790um, leaf=3235.770um, total=4831.559um
[05/15 07:01:55     92s]       hp wire lengths  : top=0.000um, trunk=1824.960um, leaf=1541.955um, total=3366.915um
[05/15 07:01:55     92s]     Clock DAG net violations after 'Improving insertion delay': none
[05/15 07:01:55     92s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/15 07:01:55     92s]       Trunk : target=0.100ns count=15 avg=0.077ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
[05/15 07:01:55     92s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.087ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
[05/15 07:01:55     92s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/15 07:01:55     92s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:55     92s]      Logics: PADDI: 1 
[05/15 07:01:55     92s]     Clock DAG hash after 'Improving insertion delay': 17029557431018324948 16223791706750603800
[05/15 07:01:55     92s]     Clock DAG hash after 'Improving insertion delay': 17029557431018324948 16223791706750603800
[05/15 07:01:55     92s]     Primary reporting skew groups after 'Improving insertion delay':
[05/15 07:01:55     92s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:55     92s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:01:55     92s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:55     92s]     Skew group summary after 'Improving insertion delay':
[05/15 07:01:55     92s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:55     92s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:55     92s]     Legalizer API calls during this step: 648 succeeded with high effort: 648 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:55     92s]   Improving insertion delay done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/15 07:01:55     92s]   Wire Opt OverFix...
[05/15 07:01:55     92s]     Clock DAG hash before 'Wire Opt OverFix': 17029557431018324948 16223791706750603800
[05/15 07:01:55     92s]     Wire Reduction extra effort...
[05/15 07:01:55     92s]       Clock DAG hash before 'Wire Reduction extra effort': 17029557431018324948 16223791706750603800
[05/15 07:01:55     92s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[05/15 07:01:55     92s]       Artificially removing short and long paths...
[05/15 07:01:55     92s]         Clock DAG hash before 'Artificially removing short and long paths': 17029557431018324948 16223791706750603800
[05/15 07:01:55     92s]         For skew_group My_CLK/ConstraintMode_BC target band (2.946, 2.954)
[05/15 07:01:55     92s]         For skew_group My_CLK/ConstraintMode_WC target band (2.946, 2.954)
[05/15 07:01:55     92s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:55     92s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:55     92s]       Global shorten wires A0...
[05/15 07:01:55     92s]         Clock DAG hash before 'Global shorten wires A0': 17029557431018324948 16223791706750603800
[05/15 07:01:55     92s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:55     92s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:55     92s]       Move For Wirelength - core...
[05/15 07:01:55     92s]         Clock DAG hash before 'Move For Wirelength - core': 17029557431018324948 16223791706750603800
[05/15 07:01:55     93s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=0, computed=20, moveTooSmall=2, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=99, accepted=3
[05/15 07:01:55     93s]         Max accepted move=20.660um, total accepted move=40.680um, average move=13.560um
[05/15 07:01:56     93s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=0, computed=20, moveTooSmall=2, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=102, accepted=1
[05/15 07:01:56     93s]         Max accepted move=15.600um, total accepted move=15.600um, average move=15.600um
[05/15 07:01:57     94s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=0, computed=20, moveTooSmall=2, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=100, accepted=1
[05/15 07:01:57     94s]         Max accepted move=15.200um, total accepted move=15.200um, average move=15.200um
[05/15 07:01:57     94s]         Legalizer API calls during this step: 312 succeeded with high effort: 312 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:57     94s]       Move For Wirelength - core done. (took cpu=0:00:01.9 real=0:00:01.9)
[05/15 07:01:57     94s]       Global shorten wires A1...
[05/15 07:01:57     94s]         Clock DAG hash before 'Global shorten wires A1': 7874645850127884861 16223994263508171185
[05/15 07:01:57     94s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:57     94s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:01:57     94s]       Move For Wirelength - core...
[05/15 07:01:57     94s]         Clock DAG hash before 'Move For Wirelength - core': 7874645850127884861 16223994263508171185
[05/15 07:01:57     94s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=9, computed=11, moveTooSmall=15, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=32, accepted=0
[05/15 07:01:57     94s]         Max accepted move=0.000um, total accepted move=0.000um
[05/15 07:01:57     94s]         Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:57     94s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 07:01:57     94s]       Global shorten wires B...
[05/15 07:01:57     94s]         Clock DAG hash before 'Global shorten wires B': 7874645850127884861 16223994263508171185
[05/15 07:01:57     94s]         Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:57     94s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.4)
[05/15 07:01:57     94s]       Move For Wirelength - branch...
[05/15 07:01:57     94s]         Clock DAG hash before 'Move For Wirelength - branch': 7874645850127884861 16223994263508171185
[05/15 07:01:58     95s]         Move for wirelength. considered=22, filtered=22, permitted=20, cannotCompute=0, computed=20, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=45, accepted=0
[05/15 07:01:58     95s]         Max accepted move=0.000um, total accepted move=0.000um
[05/15 07:01:58     95s]         Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:58     95s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 07:01:58     95s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[05/15 07:01:58     95s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/15 07:01:58     95s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:58     95s]         misc counts      : r=1, pp=0
[05/15 07:01:58     95s]         cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:58     95s]         cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:58     95s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:58     95s]         wire capacitance : top=0.000pF, trunk=0.088pF, leaf=0.217pF, total=0.305pF
[05/15 07:01:58     95s]         wire lengths     : top=0.000um, trunk=1598.749um, leaf=3182.100um, total=4780.849um
[05/15 07:01:58     95s]         hp wire lengths  : top=0.000um, trunk=1838.780um, leaf=1479.735um, total=3318.515um
[05/15 07:01:58     95s]       Clock DAG net violations after 'Wire Reduction extra effort':
[05/15 07:01:58     95s]         Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[05/15 07:01:58     95s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/15 07:01:58     95s]         Trunk : target=0.100ns count=15 avg=0.077ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:01:58     95s]         Leaf  : target=0.100ns count=7 avg=0.094ns sd=0.005ns min=0.087ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns}
[05/15 07:01:58     95s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/15 07:01:58     95s]          Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:58     95s]        Logics: PADDI: 1 
[05/15 07:01:58     95s]       Clock DAG hash after 'Wire Reduction extra effort': 7874645850127884861 16223994263508171185
[05/15 07:01:58     95s]       Clock DAG hash after 'Wire Reduction extra effort': 7874645850127884861 16223994263508171185
[05/15 07:01:58     95s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/15 07:01:58     95s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:58     95s]             min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:01:58     95s]             max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:58     95s]       Skew group summary after 'Wire Reduction extra effort':
[05/15 07:01:58     95s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:58     95s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:58     95s]       Legalizer API calls during this step: 422 succeeded with high effort: 422 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:58     95s]     Wire Reduction extra effort done. (took cpu=0:00:02.8 real=0:00:02.9)
[05/15 07:01:58     95s]     Optimizing orientation...
[05/15 07:01:58     95s]     FlipOpt...
[05/15 07:01:58     95s]     Disconnecting clock tree from netlist...
[05/15 07:01:58     95s]     Disconnecting clock tree from netlist done.
[05/15 07:01:58     95s]     Performing Single Threaded FlipOpt
[05/15 07:01:58     95s]     Optimizing orientation on clock cells...
[05/15 07:01:58     95s]       Orientation Wirelength Optimization: Attempted = 23 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 3 , Illegal = 20 , Other = 0
[05/15 07:01:58     95s]     Optimizing orientation on clock cells done.
[05/15 07:01:58     95s]     Resynthesising clock tree into netlist...
[05/15 07:01:58     95s]       Reset timing graph...
[05/15 07:01:58     95s] Ignoring AAE DB Resetting ...
[05/15 07:01:58     95s]       Reset timing graph done.
[05/15 07:01:58     95s]     Resynthesising clock tree into netlist done.
[05/15 07:01:58     95s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:58     95s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:58     95s] End AAE Lib Interpolated Model. (MEM=1659.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:01:58     95s]     Clock DAG stats after 'Wire Opt OverFix':
[05/15 07:01:58     95s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:01:58     95s]       misc counts      : r=1, pp=0
[05/15 07:01:58     95s]       cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:01:58     95s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:01:58     95s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:01:58     95s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=0.217pF, total=0.305pF
[05/15 07:01:58     95s]       wire lengths     : top=0.000um, trunk=1598.749um, leaf=3182.100um, total=4780.849um
[05/15 07:01:58     95s]       hp wire lengths  : top=0.000um, trunk=1838.780um, leaf=1479.735um, total=3318.515um
[05/15 07:01:58     95s]     Clock DAG net violations after 'Wire Opt OverFix':
[05/15 07:01:58     95s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[05/15 07:01:58     95s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/15 07:01:58     95s]       Trunk : target=0.100ns count=15 avg=0.077ns sd=0.023ns min=0.000ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:01:58     95s]       Leaf  : target=0.100ns count=7 avg=0.094ns sd=0.005ns min=0.087ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns}
[05/15 07:01:58     95s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/15 07:01:58     95s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:01:58     95s]      Logics: PADDI: 1 
[05/15 07:01:58     95s]     Clock DAG hash after 'Wire Opt OverFix': 7874645850127884861 16223994263508171185
[05/15 07:01:58     95s]     Clock DAG hash after 'Wire Opt OverFix': 7874645850127884861 16223994263508171185
[05/15 07:01:58     95s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/15 07:01:58     95s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:58     95s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:01:58     95s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:01:58     95s]     Skew group summary after 'Wire Opt OverFix':
[05/15 07:01:58     95s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:58     95s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.946, max=2.954, avg=2.950, sd=0.002], skew [0.008 vs 0.105], 100% {2.946, 2.954} (wid=1.024 ws=0.009) (gid=1.934 gs=0.004)
[05/15 07:01:58     95s]     Legalizer API calls during this step: 422 succeeded with high effort: 422 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:01:58     95s]   Wire Opt OverFix done. (took cpu=0:00:02.9 real=0:00:03.0)
[05/15 07:01:58     95s]   Total capacitance is (rise=2.847pF fall=2.827pF), of which (rise=0.305pF fall=0.305pF) is wire, and (rise=2.542pF fall=2.522pF) is gate.
[05/15 07:01:58     95s]   Stage::Polishing done. (took cpu=0:00:08.8 real=0:00:09.3)
[05/15 07:01:58     95s]   Stage::Updating netlist...
[05/15 07:01:58     95s]   Reset timing graph...
[05/15 07:01:58     95s] Ignoring AAE DB Resetting ...
[05/15 07:01:58     95s]   Reset timing graph done.
[05/15 07:01:58     95s]   Setting non-default rules before calling refine place.
[05/15 07:01:58     95s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:01:58     95s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 07:01:58     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1659.5M, EPOCH TIME: 1747306918.303021
[05/15 07:01:58     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.017, MEM:1614.5M, EPOCH TIME: 1747306918.319792
[05/15 07:01:58     95s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:01:58     95s]   Leaving CCOpt scope - ClockRefiner...
[05/15 07:01:58     95s]   Assigned high priority to 20 instances.
[05/15 07:01:58     95s]   Soft fixed 21 clock instances.
[05/15 07:01:58     95s]   Performing Clock Only Refine Place.
[05/15 07:01:58     95s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[05/15 07:01:58     95s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1614.5M, EPOCH TIME: 1747306918.345940
[05/15 07:01:58     95s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1614.5M, EPOCH TIME: 1747306918.346145
[05/15 07:01:58     95s] z: 2, totalTracks: 1
[05/15 07:01:58     95s] z: 4, totalTracks: 1
[05/15 07:01:58     95s] z: 6, totalTracks: 1
[05/15 07:01:58     95s] z: 8, totalTracks: 1
[05/15 07:01:58     95s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:01:58     95s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1614.5M, EPOCH TIME: 1747306918.377410
[05/15 07:01:58     95s] Info: 20 insts are soft-fixed.
[05/15 07:01:58     95s] 
[05/15 07:01:58     95s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:58     95s] OPERPROF:       Starting CMU at level 4, MEM:1614.5M, EPOCH TIME: 1747306918.430566
[05/15 07:01:58     95s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.013, MEM:1614.5M, EPOCH TIME: 1747306918.443174
[05/15 07:01:58     95s] 
[05/15 07:01:58     95s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:01:58     95s] Info: 20 insts are soft-fixed.
[05/15 07:01:58     95s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.092, MEM:1614.5M, EPOCH TIME: 1747306918.469003
[05/15 07:01:58     95s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1614.5M, EPOCH TIME: 1747306918.469153
[05/15 07:01:58     95s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1614.5M, EPOCH TIME: 1747306918.469227
[05/15 07:01:58     95s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1614.5MB).
[05/15 07:01:58     95s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.124, MEM:1614.5M, EPOCH TIME: 1747306918.469824
[05/15 07:01:58     95s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.124, MEM:1614.5M, EPOCH TIME: 1747306918.469882
[05/15 07:01:58     95s] TDRefine: refinePlace mode is spiral
[05/15 07:01:58     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.3
[05/15 07:01:58     95s] OPERPROF: Starting RefinePlace at level 1, MEM:1614.5M, EPOCH TIME: 1747306918.469962
[05/15 07:01:58     95s] *** Starting refinePlace (0:01:35 mem=1614.5M) ***
[05/15 07:01:58     95s] Total net bbox length = 2.720e+04 (1.485e+04 1.235e+04) (ext = 1.934e+03)
[05/15 07:01:58     95s] 
[05/15 07:01:58     95s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:01:58     95s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1614.5M, EPOCH TIME: 1747306918.472069
[05/15 07:01:58     95s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:01:58     95s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1614.5M, EPOCH TIME: 1747306918.472971
[05/15 07:01:58     95s] Info: 20 insts are soft-fixed.
[05/15 07:01:58     95s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:01:58     95s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:01:58     95s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:01:58     95s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:58     95s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:58     95s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1614.5M, EPOCH TIME: 1747306918.478414
[05/15 07:01:58     95s] Starting refinePlace ...
[05/15 07:01:58     95s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:58     95s] One DDP V2 for no tweak run.
[05/15 07:01:58     95s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:01:58     95s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1614.5MB
[05/15 07:01:58     95s] Statistics of distance of Instance movement in refine placement:
[05/15 07:01:58     95s]   maximum (X+Y) =         0.00 um
[05/15 07:01:58     95s]   mean    (X+Y) =         0.00 um
[05/15 07:01:58     95s] Summary Report:
[05/15 07:01:58     95s] Instances move: 0 (out of 1894 movable)
[05/15 07:01:58     95s] Instances flipped: 0
[05/15 07:01:58     95s] Mean displacement: 0.00 um
[05/15 07:01:58     95s] Max displacement: 0.00 um 
[05/15 07:01:58     95s] Total instances moved : 0
[05/15 07:01:58     95s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.005, MEM:1614.5M, EPOCH TIME: 1747306918.483733
[05/15 07:01:58     95s] Total net bbox length = 2.720e+04 (1.485e+04 1.235e+04) (ext = 1.934e+03)
[05/15 07:01:58     95s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1614.5MB
[05/15 07:01:58     95s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1614.5MB) @(0:01:35 - 0:01:35).
[05/15 07:01:58     95s] *** Finished refinePlace (0:01:35 mem=1614.5M) ***
[05/15 07:01:58     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.3
[05/15 07:01:58     95s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.018, MEM:1614.5M, EPOCH TIME: 1747306918.488216
[05/15 07:01:58     95s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1614.5M, EPOCH TIME: 1747306918.488281
[05/15 07:01:58     95s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.008, MEM:1614.5M, EPOCH TIME: 1747306918.495893
[05/15 07:01:58     95s]   ClockRefiner summary
[05/15 07:01:58     95s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 678).
[05/15 07:01:58     95s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[05/15 07:01:58     95s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/15 07:01:58     95s]   Restoring pStatusCts on 21 clock instances.
[05/15 07:01:58     95s]   Revert refine place priority changes on 0 instances.
[05/15 07:01:58     95s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 07:01:58     95s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 07:01:58     95s]   CCOpt::Phase::Implementation done. (took cpu=0:00:14.4 real=0:00:15.3)
[05/15 07:01:58     95s]   CCOpt::Phase::eGRPC...
[05/15 07:01:58     95s]   eGR Post Conditioning loop iteration 0...
[05/15 07:01:58     95s]     Clock implementation routing...
[05/15 07:01:58     95s]       Leaving CCOpt scope - Routing Tools...
[05/15 07:01:58     95s] Net route status summary:
[05/15 07:01:58     95s]   Clock:        22 (unrouted=22, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:01:58     95s]   Non-clock:  1927 (unrouted=52, trialRouted=1875, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:01:58     95s]       Routing using eGR only...
[05/15 07:01:58     95s]         Early Global Route - eGR only step...
[05/15 07:01:58     95s] (ccopt eGR): There are 22 nets for routing of which 21 have one or more fixed wires.
[05/15 07:01:58     95s] (ccopt eGR): Start to route 22 all nets
[05/15 07:01:58     95s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1614.52 MB )
[05/15 07:01:58     95s] (I)      ==================== Layers =====================
[05/15 07:01:58     95s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:58     95s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:01:58     95s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:58     95s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:01:58     95s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:01:58     95s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:58     95s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:01:58     95s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:01:58     95s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:01:58     95s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:01:58     95s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:01:58     95s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:01:58     95s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:01:58     95s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:01:58     95s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:01:58     95s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:01:58     95s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:01:58     95s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:01:58     95s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:01:58     95s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:01:58     95s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:01:58     95s] (I)      Started Import and model ( Curr Mem: 1614.52 MB )
[05/15 07:01:58     95s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:01:58     95s] (I)      == Non-default Options ==
[05/15 07:01:58     95s] (I)      Clean congestion better                            : true
[05/15 07:01:58     95s] (I)      Estimate vias on DPT layer                         : true
[05/15 07:01:58     95s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 07:01:58     95s] (I)      Layer constraints as soft constraints              : true
[05/15 07:01:58     95s] (I)      Soft top layer                                     : true
[05/15 07:01:58     95s] (I)      Skip prospective layer relax nets                  : true
[05/15 07:01:58     95s] (I)      Better NDR handling                                : true
[05/15 07:01:58     95s] (I)      Improved NDR modeling in LA                        : true
[05/15 07:01:58     95s] (I)      Routing cost fix for NDR handling                  : true
[05/15 07:01:58     95s] (I)      Block tracks for preroutes                         : true
[05/15 07:01:58     95s] (I)      Assign IRoute by net group key                     : true
[05/15 07:01:58     95s] (I)      Block unroutable channels                          : true
[05/15 07:01:58     95s] (I)      Block unroutable channels 3D                       : true
[05/15 07:01:58     95s] (I)      Bound layer relaxed segment wl                     : true
[05/15 07:01:58     95s] (I)      Blocked pin reach length threshold                 : 2
[05/15 07:01:58     95s] (I)      Check blockage within NDR space in TA              : true
[05/15 07:01:58     95s] (I)      Skip must join for term with via pillar            : true
[05/15 07:01:58     95s] (I)      Model find APA for IO pin                          : true
[05/15 07:01:58     95s] (I)      On pin location for off pin term                   : true
[05/15 07:01:58     95s] (I)      Handle EOL spacing                                 : true
[05/15 07:01:58     95s] (I)      Merge PG vias by gap                               : true
[05/15 07:01:58     95s] (I)      Maximum routing layer                              : 11
[05/15 07:01:58     95s] (I)      Route selected nets only                           : true
[05/15 07:01:58     95s] (I)      Refine MST                                         : true
[05/15 07:01:58     95s] (I)      Honor PRL                                          : true
[05/15 07:01:58     95s] (I)      Strong congestion aware                            : true
[05/15 07:01:58     95s] (I)      Improved initial location for IRoutes              : true
[05/15 07:01:58     95s] (I)      Multi panel TA                                     : true
[05/15 07:01:58     95s] (I)      Penalize wire overlap                              : true
[05/15 07:01:58     95s] (I)      Expand small instance blockage                     : true
[05/15 07:01:58     95s] (I)      Reduce via in TA                                   : true
[05/15 07:01:58     95s] (I)      SS-aware routing                                   : true
[05/15 07:01:58     95s] (I)      Improve tree edge sharing                          : true
[05/15 07:01:58     95s] (I)      Improve 2D via estimation                          : true
[05/15 07:01:58     95s] (I)      Refine Steiner tree                                : true
[05/15 07:01:58     95s] (I)      Build spine tree                                   : true
[05/15 07:01:58     95s] (I)      Model pass through capacity                        : true
[05/15 07:01:58     95s] (I)      Extend blockages by a half GCell                   : true
[05/15 07:01:58     95s] (I)      Consider pin shapes                                : true
[05/15 07:01:58     95s] (I)      Consider pin shapes for all nodes                  : true
[05/15 07:01:58     95s] (I)      Consider NR APA                                    : true
[05/15 07:01:58     95s] (I)      Consider IO pin shape                              : true
[05/15 07:01:58     95s] (I)      Fix pin connection bug                             : true
[05/15 07:01:58     95s] (I)      Consider layer RC for local wires                  : true
[05/15 07:01:58     95s] (I)      Route to clock mesh pin                            : true
[05/15 07:01:58     95s] (I)      LA-aware pin escape length                         : 2
[05/15 07:01:58     95s] (I)      Connect multiple ports                             : true
[05/15 07:01:58     95s] (I)      Split for must join                                : true
[05/15 07:01:58     95s] (I)      Number of threads                                  : 1
[05/15 07:01:58     95s] (I)      Routing effort level                               : 10000
[05/15 07:01:58     95s] (I)      Prefer layer length threshold                      : 8
[05/15 07:01:58     95s] (I)      Overflow penalty cost                              : 10
[05/15 07:01:58     95s] (I)      A-star cost                                        : 0.300000
[05/15 07:01:58     95s] (I)      Misalignment cost                                  : 10.000000
[05/15 07:01:58     95s] (I)      Threshold for short IRoute                         : 6
[05/15 07:01:58     95s] (I)      Via cost during post routing                       : 1.000000
[05/15 07:01:58     95s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 07:01:58     95s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 07:01:58     95s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 07:01:58     95s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 07:01:58     95s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 07:01:58     95s] (I)      PG-aware similar topology routing                  : true
[05/15 07:01:58     95s] (I)      Maze routing via cost fix                          : true
[05/15 07:01:58     95s] (I)      Apply PRL on PG terms                              : true
[05/15 07:01:58     95s] (I)      Apply PRL on obs objects                           : true
[05/15 07:01:58     95s] (I)      Handle range-type spacing rules                    : true
[05/15 07:01:58     95s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 07:01:58     95s] (I)      Parallel spacing query fix                         : true
[05/15 07:01:58     95s] (I)      Force source to root IR                            : true
[05/15 07:01:58     95s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 07:01:58     95s] (I)      Do not relax to DPT layer                          : true
[05/15 07:01:58     95s] (I)      No DPT in post routing                             : true
[05/15 07:01:58     95s] (I)      Modeling PG via merging fix                        : true
[05/15 07:01:58     95s] (I)      Shield aware TA                                    : true
[05/15 07:01:58     95s] (I)      Strong shield aware TA                             : true
[05/15 07:01:58     95s] (I)      Overflow calculation fix in LA                     : true
[05/15 07:01:58     95s] (I)      Post routing fix                                   : true
[05/15 07:01:58     95s] (I)      Strong post routing                                : true
[05/15 07:01:58     95s] (I)      Access via pillar from top                         : true
[05/15 07:01:58     95s] (I)      NDR via pillar fix                                 : true
[05/15 07:01:58     95s] (I)      Violation on path threshold                        : 1
[05/15 07:01:58     95s] (I)      Pass through capacity modeling                     : true
[05/15 07:01:58     95s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 07:01:58     95s] (I)      Select term pin box for io pin                     : true
[05/15 07:01:58     95s] (I)      Penalize NDR sharing                               : true
[05/15 07:01:58     95s] (I)      Enable special modeling                            : false
[05/15 07:01:58     95s] (I)      Keep fixed segments                                : true
[05/15 07:01:58     95s] (I)      Reorder net groups by key                          : true
[05/15 07:01:58     95s] (I)      Increase net scenic ratio                          : true
[05/15 07:01:58     95s] (I)      Method to set GCell size                           : row
[05/15 07:01:58     95s] (I)      Connect multiple ports and must join fix           : true
[05/15 07:01:58     95s] (I)      Avoid high resistance layers                       : true
[05/15 07:01:58     95s] (I)      Model find APA for IO pin fix                      : true
[05/15 07:01:58     95s] (I)      Avoid connecting non-metal layers                  : true
[05/15 07:01:58     95s] (I)      Use track pitch for NDR                            : true
[05/15 07:01:58     95s] (I)      Enable layer relax to lower layer                  : true
[05/15 07:01:58     95s] (I)      Enable layer relax to upper layer                  : true
[05/15 07:01:58     95s] (I)      Top layer relaxation fix                           : true
[05/15 07:01:58     95s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:01:58     95s] (I)      Use row-based GCell size
[05/15 07:01:58     95s] (I)      Use row-based GCell align
[05/15 07:01:58     95s] (I)      layer 0 area = 80000
[05/15 07:01:58     95s] (I)      layer 1 area = 80000
[05/15 07:01:58     95s] (I)      layer 2 area = 80000
[05/15 07:01:58     95s] (I)      layer 3 area = 80000
[05/15 07:01:58     95s] (I)      layer 4 area = 80000
[05/15 07:01:58     95s] (I)      layer 5 area = 80000
[05/15 07:01:58     95s] (I)      layer 6 area = 80000
[05/15 07:01:58     95s] (I)      layer 7 area = 80000
[05/15 07:01:58     95s] (I)      layer 8 area = 80000
[05/15 07:01:58     95s] (I)      layer 9 area = 400000
[05/15 07:01:58     95s] (I)      layer 10 area = 400000
[05/15 07:01:58     95s] (I)      GCell unit size   : 3420
[05/15 07:01:58     95s] (I)      GCell multiplier  : 1
[05/15 07:01:58     95s] (I)      GCell row height  : 3420
[05/15 07:01:58     95s] (I)      Actual row height : 3420
[05/15 07:01:58     95s] (I)      GCell align ref   : 616000 616420
[05/15 07:01:58     95s] [NR-eGR] Track table information for default rule: 
[05/15 07:01:58     95s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:01:58     95s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:01:58     95s] (I)      ==================== Default via =====================
[05/15 07:01:58     95s] (I)      +----+------------------+----------------------------+
[05/15 07:01:58     95s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:01:58     95s] (I)      +----+------------------+----------------------------+
[05/15 07:01:58     95s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:01:58     95s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:01:58     95s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:01:58     95s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:01:58     95s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:01:58     95s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:01:58     95s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:01:58     95s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:01:58     95s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:01:58     95s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:01:58     95s] (I)      +----+------------------+----------------------------+
[05/15 07:01:58     95s] [NR-eGR] Read 13457 PG shapes
[05/15 07:01:58     95s] [NR-eGR] Read 0 clock shapes
[05/15 07:01:58     95s] [NR-eGR] Read 0 other shapes
[05/15 07:01:58     95s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:01:58     95s] [NR-eGR] #Instance Blockages : 2012
[05/15 07:01:58     95s] [NR-eGR] #PG Blockages       : 13457
[05/15 07:01:58     95s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:01:58     95s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:01:58     95s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:01:58     95s] [NR-eGR] #Other Blockages    : 0
[05/15 07:01:58     95s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:01:58     95s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 07:01:58     95s] [NR-eGR] Read 1917 nets ( ignored 1895 )
[05/15 07:01:58     95s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 07:01:58     95s] (I)      early_global_route_priority property id does not exist.
[05/15 07:01:58     95s] (I)      Read Num Blocks=17062  Num Prerouted Wires=0  Num CS=0
[05/15 07:01:58     95s] (I)      Layer 1 (V) : #blockages 5376 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 2 (H) : #blockages 3649 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 3 (V) : #blockages 5101 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 4 (H) : #blockages 2613 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 5 (V) : #blockages 208 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:01:58     95s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/15 07:01:59     95s] (I)      Moved 1 terms for better access 
[05/15 07:01:59     95s] (I)      Number of ignored nets                =      0
[05/15 07:01:59     95s] (I)      Number of connected nets              =      0
[05/15 07:01:59     95s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 07:01:59     95s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 07:01:59     95s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:01:59     95s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:01:59     95s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:01:59     95s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:01:59     95s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:01:59     95s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:01:59     95s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:01:59     95s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[05/15 07:01:59     95s] (I)      Ndr track 0 does not exist
[05/15 07:01:59     95s] (I)      Ndr track 0 does not exist
[05/15 07:01:59     95s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:01:59     95s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:01:59     95s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:01:59     95s] (I)      Site width          :   400  (dbu)
[05/15 07:01:59     95s] (I)      Row height          :  3420  (dbu)
[05/15 07:01:59     95s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:01:59     95s] (I)      GCell width         :  3420  (dbu)
[05/15 07:01:59     95s] (I)      GCell height        :  3420  (dbu)
[05/15 07:01:59     95s] (I)      Grid                :   585   550    11
[05/15 07:01:59     95s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:01:59     95s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:01:59     95s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:01:59     95s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:01:59     95s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:01:59     95s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:01:59     95s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:01:59     95s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:01:59     95s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:01:59     95s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:01:59     95s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:01:59     95s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:01:59     95s] (I)      --------------------------------------------------------
[05/15 07:01:59     95s] 
[05/15 07:01:59     95s] [NR-eGR] ============ Routing rule table ============
[05/15 07:01:59     95s] [NR-eGR] Rule id: 0  Nets: 21
[05/15 07:01:59     95s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:01:59     95s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:01:59     95s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:01:59     95s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:01:59     95s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:01:59     95s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 07:01:59     95s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:01:59     95s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:01:59     95s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:01:59     95s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:59     95s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:01:59     95s] [NR-eGR] ========================================
[05/15 07:01:59     95s] [NR-eGR] 
[05/15 07:01:59     95s] (I)      =============== Blocked Tracks ===============
[05/15 07:01:59     95s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:59     95s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:01:59     95s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:59     95s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:01:59     95s] (I)      |     2 | 2750000 |   130762 |         4.75% |
[05/15 07:01:59     95s] (I)      |     3 | 2893995 |    54251 |         1.87% |
[05/15 07:01:59     95s] (I)      |     4 | 2750000 |   164820 |         5.99% |
[05/15 07:01:59     95s] (I)      |     5 | 2893995 |    54417 |         1.88% |
[05/15 07:01:59     95s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:01:59     95s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:01:59     95s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:01:59     95s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:01:59     95s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:01:59     95s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/15 07:01:59     95s] (I)      +-------+---------+----------+---------------+
[05/15 07:01:59     95s] (I)      Finished Import and model ( CPU: 0.47 sec, Real: 0.53 sec, Curr Mem: 1657.41 MB )
[05/15 07:01:59     95s] (I)      Reset routing kernel
[05/15 07:01:59     95s] (I)      Started Global Routing ( Curr Mem: 1657.41 MB )
[05/15 07:01:59     95s] (I)      totalPins=698  totalGlobalPin=698 (100.00%)
[05/15 07:01:59     96s] (I)      total 2D Cap : 5434160 = (2840869 H, 2593291 V)
[05/15 07:01:59     96s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1a Route ============
[05/15 07:01:59     96s] (I)      Usage: 2755 = (1361 H, 1394 V) = (0.05% H, 0.05% V) = (2.327e+03um H, 2.384e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1b Route ============
[05/15 07:01:59     96s] (I)      Usage: 2755 = (1361 H, 1394 V) = (0.05% H, 0.05% V) = (2.327e+03um H, 2.384e+03um V)
[05/15 07:01:59     96s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.711050e+03um
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1c Route ============
[05/15 07:01:59     96s] (I)      Usage: 2755 = (1361 H, 1394 V) = (0.05% H, 0.05% V) = (2.327e+03um H, 2.384e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1d Route ============
[05/15 07:01:59     96s] (I)      Usage: 2755 = (1361 H, 1394 V) = (0.05% H, 0.05% V) = (2.327e+03um H, 2.384e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1e Route ============
[05/15 07:01:59     96s] (I)      Usage: 2755 = (1361 H, 1394 V) = (0.05% H, 0.05% V) = (2.327e+03um H, 2.384e+03um V)
[05/15 07:01:59     96s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.711050e+03um
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1f Route ============
[05/15 07:01:59     96s] (I)      Usage: 2755 = (1361 H, 1394 V) = (0.05% H, 0.05% V) = (2.327e+03um H, 2.384e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1g Route ============
[05/15 07:01:59     96s] (I)      Usage: 2708 = (1349 H, 1359 V) = (0.05% H, 0.05% V) = (2.307e+03um H, 2.324e+03um V)
[05/15 07:01:59     96s] (I)      #Nets         : 21
[05/15 07:01:59     96s] (I)      #Relaxed nets : 3
[05/15 07:01:59     96s] (I)      Wire length   : 1975
[05/15 07:01:59     96s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1h Route ============
[05/15 07:01:59     96s] (I)      Usage: 2709 = (1351 H, 1358 V) = (0.05% H, 0.05% V) = (2.310e+03um H, 2.322e+03um V)
[05/15 07:01:59     96s] (I)      total 2D Cap : 11027603 = (5681494 H, 5346109 V)
[05/15 07:01:59     96s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1a Route ============
[05/15 07:01:59     96s] (I)      Usage: 3472 = (1674 H, 1798 V) = (0.03% H, 0.03% V) = (2.863e+03um H, 3.075e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1b Route ============
[05/15 07:01:59     96s] (I)      Usage: 3472 = (1674 H, 1798 V) = (0.03% H, 0.03% V) = (2.863e+03um H, 3.075e+03um V)
[05/15 07:01:59     96s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.937120e+03um
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1c Route ============
[05/15 07:01:59     96s] (I)      Usage: 3472 = (1674 H, 1798 V) = (0.03% H, 0.03% V) = (2.863e+03um H, 3.075e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1d Route ============
[05/15 07:01:59     96s] (I)      Usage: 3472 = (1674 H, 1798 V) = (0.03% H, 0.03% V) = (2.863e+03um H, 3.075e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1e Route ============
[05/15 07:01:59     96s] (I)      Usage: 3472 = (1674 H, 1798 V) = (0.03% H, 0.03% V) = (2.863e+03um H, 3.075e+03um V)
[05/15 07:01:59     96s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.937120e+03um
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1f Route ============
[05/15 07:01:59     96s] (I)      Usage: 3472 = (1674 H, 1798 V) = (0.03% H, 0.03% V) = (2.863e+03um H, 3.075e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1g Route ============
[05/15 07:01:59     96s] (I)      Usage: 3457 = (1668 H, 1789 V) = (0.03% H, 0.03% V) = (2.852e+03um H, 3.059e+03um V)
[05/15 07:01:59     96s] (I)      #Nets         : 3
[05/15 07:01:59     96s] (I)      #Relaxed nets : 2
[05/15 07:01:59     96s] (I)      Wire length   : 269
[05/15 07:01:59     96s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1h Route ============
[05/15 07:01:59     96s] (I)      Usage: 3457 = (1668 H, 1789 V) = (0.03% H, 0.03% V) = (2.852e+03um H, 3.059e+03um V)
[05/15 07:01:59     96s] (I)      total 2D Cap : 16671893 = (8575784 H, 8096109 V)
[05/15 07:01:59     96s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1a Route ============
[05/15 07:01:59     96s] (I)      Usage: 3951 = (1863 H, 2088 V) = (0.02% H, 0.03% V) = (3.186e+03um H, 3.570e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1b Route ============
[05/15 07:01:59     96s] (I)      Usage: 3951 = (1863 H, 2088 V) = (0.02% H, 0.03% V) = (3.186e+03um H, 3.570e+03um V)
[05/15 07:01:59     96s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.756210e+03um
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1c Route ============
[05/15 07:01:59     96s] (I)      Usage: 3951 = (1863 H, 2088 V) = (0.02% H, 0.03% V) = (3.186e+03um H, 3.570e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1d Route ============
[05/15 07:01:59     96s] (I)      Usage: 3951 = (1863 H, 2088 V) = (0.02% H, 0.03% V) = (3.186e+03um H, 3.570e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1e Route ============
[05/15 07:01:59     96s] (I)      Usage: 3951 = (1863 H, 2088 V) = (0.02% H, 0.03% V) = (3.186e+03um H, 3.570e+03um V)
[05/15 07:01:59     96s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.756210e+03um
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1f Route ============
[05/15 07:01:59     96s] (I)      Usage: 3951 = (1863 H, 2088 V) = (0.02% H, 0.03% V) = (3.186e+03um H, 3.570e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1g Route ============
[05/15 07:01:59     96s] (I)      Usage: 3951 = (1864 H, 2087 V) = (0.02% H, 0.03% V) = (3.187e+03um H, 3.569e+03um V)
[05/15 07:01:59     96s] (I)      #Nets         : 2
[05/15 07:01:59     96s] (I)      #Relaxed nets : 0
[05/15 07:01:59     96s] (I)      Wire length   : 494
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] (I)      ============  Phase 1h Route ============
[05/15 07:01:59     96s] (I)      Usage: 3950 = (1864 H, 2086 V) = (0.02% H, 0.03% V) = (3.187e+03um H, 3.567e+03um V)
[05/15 07:01:59     96s] (I)      
[05/15 07:01:59     96s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:01:59     96s] [NR-eGR]                        OverCon            
[05/15 07:01:59     96s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:01:59     96s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:01:59     96s] [NR-eGR] ----------------------------------------------
[05/15 07:01:59     96s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR] ----------------------------------------------
[05/15 07:01:59     96s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:01:59     96s] [NR-eGR] 
[05/15 07:01:59     96s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.36 sec, Curr Mem: 1657.41 MB )
[05/15 07:01:59     96s] (I)      total 2D Cap : 24446760 = (12626847 H, 11819913 V)
[05/15 07:01:59     96s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:01:59     96s] (I)      ============= Track Assignment ============
[05/15 07:01:59     96s] (I)      Started Track Assignment (1T) ( Curr Mem: 1657.41 MB )
[05/15 07:01:59     96s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:01:59     96s] (I)      Run Multi-thread track assignment
[05/15 07:01:59     96s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.20 sec, Curr Mem: 1657.41 MB )
[05/15 07:01:59     96s] (I)      Started Export ( Curr Mem: 1657.41 MB )
[05/15 07:01:59     96s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:01:59     96s] [NR-eGR] ------------------------------------
[05/15 07:01:59     96s] [NR-eGR]  Metal1   (1H)             0   7506 
[05/15 07:01:59     96s] [NR-eGR]  Metal2   (2V)         13344  10842 
[05/15 07:01:59     96s] [NR-eGR]  Metal3   (3H)         17364    782 
[05/15 07:01:59     96s] [NR-eGR]  Metal4   (4V)          3240     55 
[05/15 07:01:59     96s] [NR-eGR]  Metal5   (5H)           551      0 
[05/15 07:01:59     96s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:01:59     96s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:01:59     96s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:01:59     96s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:01:59     96s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:01:59     96s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:01:59     96s] [NR-eGR] ------------------------------------
[05/15 07:01:59     96s] [NR-eGR]           Total        34499  19185 
[05/15 07:01:59     96s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:59     96s] [NR-eGR] Total half perimeter of net bounding box: 27200um
[05/15 07:01:59     96s] [NR-eGR] Total length: 34499um, number of vias: 19185
[05/15 07:01:59     96s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:59     96s] [NR-eGR] Total eGR-routed clock nets wire length: 4799um, number of vias: 1876
[05/15 07:01:59     96s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:59     96s] [NR-eGR] Report for selected net(s) only.
[05/15 07:01:59     96s] [NR-eGR]                  Length (um)  Vias 
[05/15 07:01:59     96s] [NR-eGR] -----------------------------------
[05/15 07:01:59     96s] [NR-eGR]  Metal1   (1H)             0   697 
[05/15 07:01:59     96s] [NR-eGR]  Metal2   (2V)           662   802 
[05/15 07:01:59     96s] [NR-eGR]  Metal3   (3H)          2293   373 
[05/15 07:01:59     96s] [NR-eGR]  Metal4   (4V)          1742     4 
[05/15 07:01:59     96s] [NR-eGR]  Metal5   (5H)           102     0 
[05/15 07:01:59     96s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 07:01:59     96s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 07:01:59     96s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 07:01:59     96s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 07:01:59     96s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 07:01:59     96s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 07:01:59     96s] [NR-eGR] -----------------------------------
[05/15 07:01:59     96s] [NR-eGR]           Total         4799  1876 
[05/15 07:01:59     96s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:59     96s] [NR-eGR] Total half perimeter of net bounding box: 3039um
[05/15 07:01:59     96s] [NR-eGR] Total length: 4799um, number of vias: 1876
[05/15 07:01:59     96s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:59     96s] [NR-eGR] Total routed clock nets wire length: 4799um, number of vias: 1876
[05/15 07:01:59     96s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:01:59     96s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1657.41 MB )
[05/15 07:01:59     96s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.14 sec, Real: 1.32 sec, Curr Mem: 1624.41 MB )
[05/15 07:01:59     96s] (I)      ===================================== Runtime Summary =====================================
[05/15 07:01:59     96s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/15 07:01:59     96s] (I)      -------------------------------------------------------------------------------------------
[05/15 07:01:59     96s] (I)       Early Global Route kernel               100.00%  61.39 sec  62.72 sec  1.32 sec  1.14 sec 
[05/15 07:01:59     96s] (I)       +-Import and model                       40.09%  61.41 sec  61.94 sec  0.53 sec  0.47 sec 
[05/15 07:01:59     96s] (I)       | +-Create place DB                       0.51%  61.41 sec  61.42 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | +-Import place data                   0.50%  61.41 sec  61.42 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | | +-Read instances and placement      0.15%  61.41 sec  61.42 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Read nets                         0.32%  61.42 sec  61.42 sec  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | +-Create route DB                      32.73%  61.42 sec  61.85 sec  0.43 sec  0.40 sec 
[05/15 07:01:59     96s] (I)       | | +-Import route data (1T)             31.59%  61.44 sec  61.85 sec  0.42 sec  0.40 sec 
[05/15 07:01:59     96s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.74%  61.44 sec  61.46 sec  0.02 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Read routing blockages          0.00%  61.44 sec  61.44 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Read instance blockages         0.05%  61.44 sec  61.44 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Read PG blockages               1.57%  61.44 sec  61.46 sec  0.02 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Read clock blockages            0.00%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Read other blockages            0.00%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Read halo blockages             0.00%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Read boundary cut boxes         0.00%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Read blackboxes                   0.00%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Read prerouted                    0.08%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Read unlegalized nets             0.04%  61.46 sec  61.46 sec  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | | +-Read nets                         0.01%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Set up via pillars                0.00%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Initialize 3D grid graph          3.16%  61.46 sec  61.51 sec  0.04 sec  0.04 sec 
[05/15 07:01:59     96s] (I)       | | | +-Model blockage capacity          26.22%  61.51 sec  61.85 sec  0.35 sec  0.35 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Initialize 3D capacity         24.52%  61.51 sec  61.83 sec  0.32 sec  0.33 sec 
[05/15 07:01:59     96s] (I)       | | | +-Move terms for access (1T)        0.02%  61.85 sec  61.85 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | +-Read aux data                         0.00%  61.85 sec  61.85 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | +-Others data preparation               0.27%  61.85 sec  61.86 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | +-Create route kernel                   6.45%  61.86 sec  61.94 sec  0.09 sec  0.06 sec 
[05/15 07:01:59     96s] (I)       +-Global Routing                         27.35%  61.96 sec  62.32 sec  0.36 sec  0.30 sec 
[05/15 07:01:59     96s] (I)       | +-Initialization                        0.13%  61.96 sec  61.96 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | +-Net group 1                           6.53%  61.96 sec  62.04 sec  0.09 sec  0.07 sec 
[05/15 07:01:59     96s] (I)       | | +-Generate topology                   0.43%  61.96 sec  61.96 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1a                            0.26%  61.99 sec  61.99 sec  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | | +-Pattern routing (1T)              0.22%  61.99 sec  61.99 sec  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1b                            0.30%  61.99 sec  62.00 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1c                            0.00%  62.00 sec  62.00 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1d                            0.00%  62.00 sec  62.00 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1e                            0.53%  62.00 sec  62.01 sec  0.01 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Route legalization                0.02%  62.00 sec  62.00 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Legalize Blockage Violations    0.01%  62.00 sec  62.00 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1f                            0.00%  62.01 sec  62.01 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1g                            0.92%  62.01 sec  62.02 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | | +-Post Routing                      0.90%  62.01 sec  62.02 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1h                            0.76%  62.02 sec  62.03 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | | +-Post Routing                      0.48%  62.02 sec  62.03 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | +-Layer assignment (1T)               0.90%  62.03 sec  62.04 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | +-Net group 2                           5.48%  62.05 sec  62.12 sec  0.07 sec  0.05 sec 
[05/15 07:01:59     96s] (I)       | | +-Generate topology                   0.15%  62.05 sec  62.05 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1a                            0.22%  62.08 sec  62.08 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Pattern routing (1T)              0.19%  62.08 sec  62.08 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1b                            0.98%  62.08 sec  62.10 sec  0.01 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1c                            0.00%  62.10 sec  62.10 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1d                            0.00%  62.10 sec  62.10 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1e                            0.12%  62.10 sec  62.10 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Route legalization                0.01%  62.10 sec  62.10 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | | +-Legalize Blockage Violations    0.00%  62.10 sec  62.10 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1f                            0.00%  62.10 sec  62.10 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1g                            0.33%  62.10 sec  62.10 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Post Routing                      0.31%  62.10 sec  62.10 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1h                            0.25%  62.10 sec  62.11 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Post Routing                      0.23%  62.10 sec  62.11 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Layer assignment (1T)               0.86%  62.11 sec  62.12 sec  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | +-Net group 3                           9.15%  62.12 sec  62.24 sec  0.12 sec  0.11 sec 
[05/15 07:01:59     96s] (I)       | | +-Generate topology                   0.09%  62.12 sec  62.12 sec  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1a                            0.27%  62.17 sec  62.17 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Pattern routing (1T)              0.24%  62.17 sec  62.17 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1b                            0.16%  62.17 sec  62.18 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1c                            0.00%  62.18 sec  62.18 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1d                            0.00%  62.18 sec  62.18 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1e                            0.31%  62.18 sec  62.18 sec  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | | +-Route legalization                0.00%  62.18 sec  62.18 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1f                            0.00%  62.18 sec  62.18 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1g                            0.35%  62.18 sec  62.19 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | | +-Post Routing                      0.33%  62.18 sec  62.19 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Phase 1h                            0.34%  62.19 sec  62.19 sec  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | | | +-Post Routing                      0.31%  62.19 sec  62.19 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Layer assignment (1T)               0.34%  62.23 sec  62.24 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       +-Export 3D cong map                     12.54%  62.32 sec  62.48 sec  0.17 sec  0.17 sec 
[05/15 07:01:59     96s] (I)       | +-Export 2D cong map                    1.36%  62.47 sec  62.48 sec  0.02 sec  0.02 sec 
[05/15 07:01:59     96s] (I)       +-Extract Global 3D Wires                 0.00%  62.48 sec  62.48 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       +-Track Assignment (1T)                  14.76%  62.49 sec  62.68 sec  0.20 sec  0.17 sec 
[05/15 07:01:59     96s] (I)       | +-Initialization                        0.00%  62.49 sec  62.49 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | +-Track Assignment Kernel              14.66%  62.49 sec  62.68 sec  0.19 sec  0.17 sec 
[05/15 07:01:59     96s] (I)       | +-Free Memory                           0.00%  62.68 sec  62.68 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       +-Export                                  2.30%  62.68 sec  62.71 sec  0.03 sec  0.02 sec 
[05/15 07:01:59     96s] (I)       | +-Export DB wires                       0.10%  62.68 sec  62.69 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Export all nets                     0.07%  62.68 sec  62.68 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | | +-Set wire vias                       0.01%  62.69 sec  62.69 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | +-Report wirelength                     1.52%  62.69 sec  62.71 sec  0.02 sec  0.01 sec 
[05/15 07:01:59     96s] (I)       | +-Update net boxes                      0.39%  62.71 sec  62.71 sec  0.01 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       | +-Update timing                         0.00%  62.71 sec  62.71 sec  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)       +-Postprocess design                      0.39%  62.71 sec  62.72 sec  0.01 sec  0.00 sec 
[05/15 07:01:59     96s] (I)      ===================== Summary by functions =====================
[05/15 07:01:59     96s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:01:59     96s] (I)      ----------------------------------------------------------------
[05/15 07:01:59     96s] (I)        0  Early Global Route kernel      100.00%  1.32 sec  1.14 sec 
[05/15 07:01:59     96s] (I)        1  Import and model                40.09%  0.53 sec  0.47 sec 
[05/15 07:01:59     96s] (I)        1  Global Routing                  27.35%  0.36 sec  0.30 sec 
[05/15 07:01:59     96s] (I)        1  Track Assignment (1T)           14.76%  0.20 sec  0.17 sec 
[05/15 07:01:59     96s] (I)        1  Export 3D cong map              12.54%  0.17 sec  0.17 sec 
[05/15 07:01:59     96s] (I)        1  Export                           2.30%  0.03 sec  0.02 sec 
[05/15 07:01:59     96s] (I)        1  Postprocess design               0.39%  0.01 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        2  Create route DB                 32.73%  0.43 sec  0.40 sec 
[05/15 07:01:59     96s] (I)        2  Track Assignment Kernel         14.66%  0.19 sec  0.17 sec 
[05/15 07:01:59     96s] (I)        2  Net group 3                      9.15%  0.12 sec  0.11 sec 
[05/15 07:01:59     96s] (I)        2  Net group 1                      6.53%  0.09 sec  0.07 sec 
[05/15 07:01:59     96s] (I)        2  Create route kernel              6.45%  0.09 sec  0.06 sec 
[05/15 07:01:59     96s] (I)        2  Net group 2                      5.48%  0.07 sec  0.05 sec 
[05/15 07:01:59     96s] (I)        2  Report wirelength                1.52%  0.02 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        2  Export 2D cong map               1.36%  0.02 sec  0.02 sec 
[05/15 07:01:59     96s] (I)        2  Create place DB                  0.51%  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        2  Update net boxes                 0.39%  0.01 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        2  Others data preparation          0.27%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        2  Export DB wires                  0.10%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        3  Import route data (1T)          31.59%  0.42 sec  0.40 sec 
[05/15 07:01:59     96s] (I)        3  Layer assignment (1T)            2.10%  0.03 sec  0.02 sec 
[05/15 07:01:59     96s] (I)        3  Phase 1g                         1.60%  0.02 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        3  Phase 1b                         1.43%  0.02 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        3  Phase 1h                         1.34%  0.02 sec  0.02 sec 
[05/15 07:01:59     96s] (I)        3  Phase 1e                         0.96%  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        3  Phase 1a                         0.75%  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        3  Generate topology                0.67%  0.01 sec  0.02 sec 
[05/15 07:01:59     96s] (I)        3  Import place data                0.50%  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        3  Export all nets                  0.07%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        4  Model blockage capacity         26.22%  0.35 sec  0.35 sec 
[05/15 07:01:59     96s] (I)        4  Initialize 3D grid graph         3.16%  0.04 sec  0.04 sec 
[05/15 07:01:59     96s] (I)        4  Post Routing                     2.57%  0.03 sec  0.02 sec 
[05/15 07:01:59     96s] (I)        4  Read blockages ( Layer 2-11 )    1.74%  0.02 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        4  Pattern routing (1T)             0.65%  0.01 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        4  Read nets                        0.33%  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        4  Read instances and placement     0.15%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        4  Read prerouted                   0.08%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        4  Read unlegalized nets            0.04%  0.00 sec  0.01 sec 
[05/15 07:01:59     96s] (I)        4  Route legalization               0.04%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        4  Move terms for access (1T)       0.02%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        5  Initialize 3D capacity          24.52%  0.32 sec  0.33 sec 
[05/15 07:01:59     96s] (I)        5  Read PG blockages                1.57%  0.02 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        5  Read instance blockages          0.05%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:01:59     96s]         Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:01.4)
[05/15 07:01:59     96s]       Routing using eGR only done.
[05/15 07:01:59     96s] Net route status summary:
[05/15 07:01:59     96s]   Clock:        22 (unrouted=1, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:01:59     96s]   Non-clock:  1927 (unrouted=52, trialRouted=1875, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:01:59     96s] 
[05/15 07:01:59     96s] CCOPT: Done with clock implementation routing.
[05/15 07:01:59     96s] 
[05/15 07:01:59     96s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.2 real=0:00:01.4)
[05/15 07:01:59     96s]     Clock implementation routing done.
[05/15 07:01:59     96s]     Leaving CCOpt scope - extractRC...
[05/15 07:01:59     96s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 07:01:59     96s] Extraction called for design 'mcs4_pad_frame' of instances=1924 and nets=1949 using extraction engine 'preRoute' .
[05/15 07:01:59     96s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:01:59     96s] RC Extraction called in multi-corner(2) mode.
[05/15 07:01:59     96s] RCMode: PreRoute
[05/15 07:01:59     96s]       RC Corner Indexes            0       1   
[05/15 07:01:59     96s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:01:59     96s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:59     96s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:59     96s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:01:59     96s] Shrink Factor                : 1.00000
[05/15 07:01:59     96s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:01:59     96s] Using Quantus QRC technology file ...
[05/15 07:01:59     96s] 
[05/15 07:01:59     96s] Trim Metal Layers:
[05/15 07:01:59     96s] LayerId::1 widthSet size::1
[05/15 07:01:59     96s] LayerId::2 widthSet size::1
[05/15 07:01:59     96s] LayerId::3 widthSet size::1
[05/15 07:01:59     96s] LayerId::4 widthSet size::1
[05/15 07:01:59     96s] LayerId::5 widthSet size::1
[05/15 07:01:59     96s] LayerId::6 widthSet size::1
[05/15 07:01:59     96s] LayerId::7 widthSet size::1
[05/15 07:01:59     96s] LayerId::8 widthSet size::1
[05/15 07:01:59     96s] LayerId::9 widthSet size::1
[05/15 07:01:59     96s] LayerId::10 widthSet size::1
[05/15 07:01:59     96s] LayerId::11 widthSet size::1
[05/15 07:01:59     96s] Updating RC grid for preRoute extraction ...
[05/15 07:01:59     96s] eee: pegSigSF::1.070000
[05/15 07:01:59     96s] Initializing multi-corner resistance tables ...
[05/15 07:01:59     96s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:01:59     96s] eee: l::2 avDens::0.034859 usedTrk::1299.469000 availTrk::37278.000000 sigTrk::1299.469000
[05/15 07:01:59     96s] eee: l::3 avDens::0.033504 usedTrk::1227.244447 availTrk::36630.000000 sigTrk::1227.244447
[05/15 07:01:59     96s] eee: l::4 avDens::0.014943 usedTrk::523.816373 availTrk::35055.000000 sigTrk::523.816373
[05/15 07:01:59     96s] eee: l::5 avDens::0.012371 usedTrk::205.972808 availTrk::16650.000000 sigTrk::205.972808
[05/15 07:01:59     96s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:01:59     96s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:59     96s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:59     96s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:59     96s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:01:59     96s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:00     96s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:00     96s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.065551 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:02:00     96s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1624.406M)
[05/15 07:02:00     96s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 07:02:00     96s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 07:02:00     96s]     Leaving CCOpt scope - Initializing placement interface...
[05/15 07:02:00     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1624.4M, EPOCH TIME: 1747306920.125291
[05/15 07:02:00     96s] z: 2, totalTracks: 1
[05/15 07:02:00     96s] z: 4, totalTracks: 1
[05/15 07:02:00     96s] z: 6, totalTracks: 1
[05/15 07:02:00     96s] z: 8, totalTracks: 1
[05/15 07:02:00     96s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:00     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1624.4M, EPOCH TIME: 1747306920.131821
[05/15 07:02:00     96s] 
[05/15 07:02:00     96s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:00     96s] OPERPROF:     Starting CMU at level 3, MEM:1624.4M, EPOCH TIME: 1747306920.181256
[05/15 07:02:00     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1624.4M, EPOCH TIME: 1747306920.183188
[05/15 07:02:00     96s] 
[05/15 07:02:00     96s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:02:00     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1624.4M, EPOCH TIME: 1747306920.187891
[05/15 07:02:00     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1624.4M, EPOCH TIME: 1747306920.188051
[05/15 07:02:00     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1624.4M, EPOCH TIME: 1747306920.188145
[05/15 07:02:00     96s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1624.4MB).
[05/15 07:02:00     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1624.4M, EPOCH TIME: 1747306920.189044
[05/15 07:02:00     96s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:02:00     96s]     Legalizer reserving space for clock trees
[05/15 07:02:00     96s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:02:00     96s]     Calling post conditioning for eGRPC...
[05/15 07:02:00     96s]       eGRPC...
[05/15 07:02:00     96s]         eGRPC active optimizations:
[05/15 07:02:00     96s]          - Move Down
[05/15 07:02:00     96s]          - Downsizing before DRV sizing
[05/15 07:02:00     96s]          - DRV fixing with sizing
[05/15 07:02:00     96s]          - Move to fanout
[05/15 07:02:00     96s]          - Cloning
[05/15 07:02:00     96s]         
[05/15 07:02:00     96s]         Currently running CTS, using active skew data
[05/15 07:02:00     96s]         Reset bufferability constraints...
[05/15 07:02:00     96s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/15 07:02:00     96s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:02:00     96s] End AAE Lib Interpolated Model. (MEM=1624.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:00     96s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 07:02:00     96s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:02:00     96s]         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:02:00     96s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:02:00     96s]         Clock DAG stats eGRPC initial state:
[05/15 07:02:00     96s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:00     96s]           misc counts      : r=1, pp=0
[05/15 07:02:00     96s]           cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:02:00     96s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:00     96s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:00     96s]           wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.224pF, total=0.314pF
[05/15 07:02:00     96s]           wire lengths     : top=0.000um, trunk=1601.980um, leaf=3197.170um, total=4799.150um
[05/15 07:02:00     96s]           hp wire lengths  : top=0.000um, trunk=1838.780um, leaf=1479.735um, total=3318.515um
[05/15 07:02:00     96s]         Clock DAG net violations eGRPC initial state:
[05/15 07:02:00     96s]           Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.004ns
[05/15 07:02:00     96s]           Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:00     96s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/15 07:02:00     96s]           Trunk : target=0.100ns count=15 avg=0.078ns sd=0.023ns min=0.000ns max=0.103ns {1 <= 0.060ns, 5 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     96s]           Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.089ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     96s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/15 07:02:00     96s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:02:00     96s]          Logics: PADDI: 1 
[05/15 07:02:00     96s]         Clock DAG hash eGRPC initial state: 7874645850127884861 16223994263508171185
[05/15 07:02:00     96s]         Clock DAG hash eGRPC initial state: 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]         Primary reporting skew groups eGRPC initial state:
[05/15 07:02:00     97s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.974, avg=2.970, sd=0.002], skew [0.007 vs 0.105], 100% {2.967, 2.974} (wid=1.023 ws=0.009) (gid=1.955 gs=0.005)
[05/15 07:02:00     97s]               min path sink: mcs4_core_ram_0_ram2_ram_array_reg[19][3]/CK
[05/15 07:02:00     97s]               max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/15 07:02:00     97s]         Skew group summary eGRPC initial state:
[05/15 07:02:00     97s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.974, avg=2.970, sd=0.002], skew [0.007 vs 0.105], 100% {2.967, 2.974} (wid=1.023 ws=0.009) (gid=1.955 gs=0.005)
[05/15 07:02:00     97s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.967, max=2.974, avg=2.970, sd=0.002], skew [0.007 vs 0.105], 100% {2.967, 2.974} (wid=1.023 ws=0.009) (gid=1.955 gs=0.005)
[05/15 07:02:00     97s]         eGRPC Moving buffers...
[05/15 07:02:00     97s]           Clock DAG hash before 'eGRPC Moving buffers': 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]           Violation analysis...
[05/15 07:02:00     97s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:00     97s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:02:00     97s]           
[05/15 07:02:00     97s]             Nodes to move:         2
[05/15 07:02:00     97s]             Processed:             2
[05/15 07:02:00     97s]             Moved (slew improved): 0
[05/15 07:02:00     97s]             Moved (slew fixed):    0
[05/15 07:02:00     97s]             Not moved:             2
[05/15 07:02:00     97s]           Clock DAG stats after 'eGRPC Moving buffers':
[05/15 07:02:00     97s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:00     97s]             misc counts      : r=1, pp=0
[05/15 07:02:00     97s]             cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:02:00     97s]             cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:00     97s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:00     97s]             wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.224pF, total=0.314pF
[05/15 07:02:00     97s]             wire lengths     : top=0.000um, trunk=1601.980um, leaf=3197.170um, total=4799.150um
[05/15 07:02:00     97s]             hp wire lengths  : top=0.000um, trunk=1838.780um, leaf=1479.735um, total=3318.515um
[05/15 07:02:00     97s]           Clock DAG net violations after 'eGRPC Moving buffers':
[05/15 07:02:00     97s]             Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.004ns
[05/15 07:02:00     97s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:00     97s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[05/15 07:02:00     97s]             Trunk : target=0.100ns count=15 avg=0.078ns sd=0.023ns min=0.000ns max=0.103ns {1 <= 0.060ns, 5 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     97s]             Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.089ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     97s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[05/15 07:02:00     97s]              Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:02:00     97s]            Logics: PADDI: 1 
[05/15 07:02:00     97s]           Clock DAG hash after 'eGRPC Moving buffers': 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]           Clock DAG hash after 'eGRPC Moving buffers': 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.974], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]                 min path sink: mcs4_core_ram_0_ram2_ram_array_reg[19][3]/CK
[05/15 07:02:00     97s]                 max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/15 07:02:00     97s]           Skew group summary after 'eGRPC Moving buffers':
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.974], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.967, max=2.974], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]           Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:02:00     97s]         eGRPC Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 07:02:00     97s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[05/15 07:02:00     97s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]           Artificially removing long paths...
[05/15 07:02:00     97s]             Clock DAG hash before 'Artificially removing long paths': 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:02:00     97s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:00     97s]           Modifying slew-target multiplier from 1 to 0.9
[05/15 07:02:00     97s]           Downsizing prefiltering...
[05/15 07:02:00     97s]           Downsizing prefiltering done.
[05/15 07:02:00     97s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:02:00     97s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 16, numSkippedDueToCloseToSkewTarget = 6
[05/15 07:02:00     97s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/15 07:02:00     97s]           Reverting slew-target multiplier from 0.9 to 1
[05/15 07:02:00     97s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 07:02:00     97s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:00     97s]             misc counts      : r=1, pp=0
[05/15 07:02:00     97s]             cell areas       : b=83.106um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.106um^2
[05/15 07:02:00     97s]             cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:00     97s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:00     97s]             wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.224pF, total=0.314pF
[05/15 07:02:00     97s]             wire lengths     : top=0.000um, trunk=1601.980um, leaf=3197.170um, total=4799.150um
[05/15 07:02:00     97s]             hp wire lengths  : top=0.000um, trunk=1838.780um, leaf=1479.735um, total=3318.515um
[05/15 07:02:00     97s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 07:02:00     97s]             Remaining Transition : {count=3, worst=[0.003ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.004ns
[05/15 07:02:00     97s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:00     97s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 07:02:00     97s]             Trunk : target=0.100ns count=15 avg=0.078ns sd=0.023ns min=0.000ns max=0.103ns {1 <= 0.060ns, 5 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     97s]             Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.089ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     97s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[05/15 07:02:00     97s]              Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX2: 12 
[05/15 07:02:00     97s]            Logics: PADDI: 1 
[05/15 07:02:00     97s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.974], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]                 min path sink: mcs4_core_ram_0_ram2_ram_array_reg[19][3]/CK
[05/15 07:02:00     97s]                 max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/15 07:02:00     97s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.967, max=2.974], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.967, max=2.974], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:02:00     97s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:02:00     97s]         eGRPC Fixing DRVs...
[05/15 07:02:00     97s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7874645850127884861 16223994263508171185
[05/15 07:02:00     97s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:02:00     97s]           CCOpt-eGRPC: considered: 22, tested: 22, violation detected: 4, violation ignored (due to small violation): 2, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 1
[05/15 07:02:00     97s]           
[05/15 07:02:00     97s]           PRO Statistics: Fix DRVs (cell sizing):
[05/15 07:02:00     97s]           =======================================
[05/15 07:02:00     97s]           
[05/15 07:02:00     97s]           Cell changes by Net Type:
[05/15 07:02:00     97s]           
[05/15 07:02:00     97s]           ----------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:00     97s]           Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[05/15 07:02:00     97s]           ----------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:00     97s]           top                0                    0                    0            0                    0                    0
[05/15 07:02:00     97s]           trunk              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[05/15 07:02:00     97s]           leaf               0                    0                    0            0                    0                    0
[05/15 07:02:00     97s]           ----------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:00     97s]           Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
[05/15 07:02:00     97s]           ----------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:00     97s]           
[05/15 07:02:00     97s]           Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.342um^2 (0.002%)
[05/15 07:02:00     97s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/15 07:02:00     97s]           
[05/15 07:02:00     97s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[05/15 07:02:00     97s]             cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:00     97s]             misc counts      : r=1, pp=0
[05/15 07:02:00     97s]             cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:00     97s]             cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:00     97s]             sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:00     97s]             wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.224pF, total=0.314pF
[05/15 07:02:00     97s]             wire lengths     : top=0.000um, trunk=1601.980um, leaf=3197.170um, total=4799.150um
[05/15 07:02:00     97s]             hp wire lengths  : top=0.000um, trunk=1838.780um, leaf=1479.735um, total=3318.515um
[05/15 07:02:00     97s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[05/15 07:02:00     97s]             Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
[05/15 07:02:00     97s]             Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:00     97s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[05/15 07:02:00     97s]             Trunk : target=0.100ns count=15 avg=0.077ns sd=0.022ns min=0.000ns max=0.101ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     97s]             Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.089ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     97s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[05/15 07:02:00     97s]              Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:00     97s]            Logics: PADDI: 1 
[05/15 07:02:00     97s]           Clock DAG hash after 'eGRPC Fixing DRVs': 9691166240039708384 12520029620536936108
[05/15 07:02:00     97s]           Clock DAG hash after 'eGRPC Fixing DRVs': 9691166240039708384 12520029620536936108
[05/15 07:02:00     97s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.932, max=2.939], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]                 min path sink: mcs4_core_ram_0_ram2_ram_array_reg[19][3]/CK
[05/15 07:02:00     97s]                 max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/15 07:02:00     97s]           Skew group summary after 'eGRPC Fixing DRVs':
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.932, max=2.939], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]             skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.932, max=2.939], skew [0.007 vs 0.105]
[05/15 07:02:00     97s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:02:00     97s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         Slew Diagnostics: After DRV fixing
[05/15 07:02:00     97s]         ==================================
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         Global Causes:
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         -------------------------------------
[05/15 07:02:00     97s]         Cause
[05/15 07:02:00     97s]         -------------------------------------
[05/15 07:02:00     97s]         DRV fixing with buffering is disabled
[05/15 07:02:00     97s]         -------------------------------------
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         Top 5 overslews:
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         -----------------------------------------------------------------------------
[05/15 07:02:00     97s]         Overslew    Causes                                      Driving Pin
[05/15 07:02:00     97s]         -----------------------------------------------------------------------------
[05/15 07:02:00     97s]         0.001ns     Violation below threshold for DRV sizing    CTS_cdb_buf_00017/Y
[05/15 07:02:00     97s]         0.001ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00004/Y
[05/15 07:02:00     97s]         -----------------------------------------------------------------------------
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         Slew diagnostics counts from the 2 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         ------------------------------------------------------
[05/15 07:02:00     97s]         Cause                                       Occurences
[05/15 07:02:00     97s]         ------------------------------------------------------
[05/15 07:02:00     97s]         Violation below threshold for DRV sizing        2
[05/15 07:02:00     97s]         ------------------------------------------------------
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         Violation diagnostics counts from the 3 nodes that have violations:
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         ------------------------------------------------------
[05/15 07:02:00     97s]         Cause                                       Occurences
[05/15 07:02:00     97s]         ------------------------------------------------------
[05/15 07:02:00     97s]         Violation below threshold for DRV sizing        2
[05/15 07:02:00     97s]         Sizing not permitted                            1
[05/15 07:02:00     97s]         ------------------------------------------------------
[05/15 07:02:00     97s]         
[05/15 07:02:00     97s]         Reconnecting optimized routes...
[05/15 07:02:00     97s]         Reset timing graph...
[05/15 07:02:00     97s] Ignoring AAE DB Resetting ...
[05/15 07:02:00     97s]         Reset timing graph done.
[05/15 07:02:00     97s] **WARN: (IMPCCOPT-1304):	Net sysclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[05/15 07:02:00     97s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:00     97s]         Violation analysis...
[05/15 07:02:00     97s] End AAE Lib Interpolated Model. (MEM=1662.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:00     97s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:00     97s]         Moving clock insts towards fanout...
[05/15 07:02:00     97s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=0, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
[05/15 07:02:00     97s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.2)
[05/15 07:02:00     97s]         Clock instances to consider for cloning: 0
[05/15 07:02:00     97s]         Reset timing graph...
[05/15 07:02:00     97s] Ignoring AAE DB Resetting ...
[05/15 07:02:00     97s]         Reset timing graph done.
[05/15 07:02:00     97s]         Set dirty flag on 2 instances, 4 nets
[05/15 07:02:00     97s] End AAE Lib Interpolated Model. (MEM=1662.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:00     97s]         Clock DAG stats before routing clock trees:
[05/15 07:02:00     97s]           cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:00     97s]           misc counts      : r=1, pp=0
[05/15 07:02:00     97s]           cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:00     97s]           cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:00     97s]           sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:00     97s]           wire capacitance : top=0.000pF, trunk=0.090pF, leaf=0.224pF, total=0.314pF
[05/15 07:02:00     97s]           wire lengths     : top=0.000um, trunk=1601.980um, leaf=3197.170um, total=4799.150um
[05/15 07:02:00     97s]           hp wire lengths  : top=0.000um, trunk=1760.120um, leaf=1479.735um, total=3239.855um
[05/15 07:02:00     97s]         Clock DAG net violations before routing clock trees:
[05/15 07:02:00     97s]           Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
[05/15 07:02:00     97s]           Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:00     97s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/15 07:02:00     97s]           Trunk : target=0.100ns count=15 avg=0.077ns sd=0.022ns min=0.000ns max=0.101ns {1 <= 0.060ns, 6 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     97s]           Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.089ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:00     97s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/15 07:02:00     97s]            Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:00     97s]          Logics: PADDI: 1 
[05/15 07:02:00     97s]         Clock DAG hash before routing clock trees: 7201731140770605282 10393680744235426798
[05/15 07:02:00     97s]         Clock DAG hash before routing clock trees: 7201731140770605282 10393680744235426798
[05/15 07:02:00     97s]         Primary reporting skew groups before routing clock trees:
[05/15 07:02:00     97s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.932, max=2.939, avg=2.935, sd=0.002], skew [0.007 vs 0.105], 100% {2.932, 2.939} (wid=1.023 ws=0.009) (gid=1.920 gs=0.005)
[05/15 07:02:01     97s]               min path sink: mcs4_core_ram_0_ram2_ram_array_reg[19][3]/CK
[05/15 07:02:01     97s]               max path sink: mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
[05/15 07:02:01     97s]         Skew group summary before routing clock trees:
[05/15 07:02:01     97s]           skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.932, max=2.939, avg=2.935, sd=0.002], skew [0.007 vs 0.105], 100% {2.932, 2.939} (wid=1.023 ws=0.009) (gid=1.920 gs=0.005)
[05/15 07:02:01     97s]           skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.932, max=2.939, avg=2.935, sd=0.002], skew [0.007 vs 0.105], 100% {2.932, 2.939} (wid=1.023 ws=0.009) (gid=1.920 gs=0.005)
[05/15 07:02:01     97s]       eGRPC done.
[05/15 07:02:01     97s]     Calling post conditioning for eGRPC done.
[05/15 07:02:01     97s]   eGR Post Conditioning loop iteration 0 done.
[05/15 07:02:01     97s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/15 07:02:01     97s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:02:01     97s]   Leaving CCOpt scope - Cleaning up placement interface...
[05/15 07:02:01     97s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1672.1M, EPOCH TIME: 1747306921.046679
[05/15 07:02:01     97s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1665.1M, EPOCH TIME: 1747306921.058379
[05/15 07:02:01     97s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:01     97s]   Leaving CCOpt scope - ClockRefiner...
[05/15 07:02:01     97s]   Assigned high priority to 0 instances.
[05/15 07:02:01     97s]   Soft fixed 21 clock instances.
[05/15 07:02:01     97s]   Performing Single Pass Refine Place.
[05/15 07:02:01     97s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[05/15 07:02:01     97s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1655.6M, EPOCH TIME: 1747306921.116073
[05/15 07:02:01     97s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1655.6M, EPOCH TIME: 1747306921.116305
[05/15 07:02:01     97s] z: 2, totalTracks: 1
[05/15 07:02:01     97s] z: 4, totalTracks: 1
[05/15 07:02:01     97s] z: 6, totalTracks: 1
[05/15 07:02:01     97s] z: 8, totalTracks: 1
[05/15 07:02:01     97s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:01     97s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1655.6M, EPOCH TIME: 1747306921.134811
[05/15 07:02:01     97s] Info: 20 insts are soft-fixed.
[05/15 07:02:01     97s] 
[05/15 07:02:01     97s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:01     97s] OPERPROF:       Starting CMU at level 4, MEM:1655.6M, EPOCH TIME: 1747306921.200684
[05/15 07:02:01     97s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1655.6M, EPOCH TIME: 1747306921.204670
[05/15 07:02:01     97s] 
[05/15 07:02:01     97s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:02:01     97s] Info: 20 insts are soft-fixed.
[05/15 07:02:01     97s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.074, MEM:1655.6M, EPOCH TIME: 1747306921.208351
[05/15 07:02:01     97s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1655.6M, EPOCH TIME: 1747306921.211868
[05/15 07:02:01     97s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.000, MEM:1655.6M, EPOCH TIME: 1747306921.212034
[05/15 07:02:01     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1655.6MB).
[05/15 07:02:01     97s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.096, MEM:1655.6M, EPOCH TIME: 1747306921.212722
[05/15 07:02:01     97s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.097, MEM:1655.6M, EPOCH TIME: 1747306921.212784
[05/15 07:02:01     97s] TDRefine: refinePlace mode is spiral
[05/15 07:02:01     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.4
[05/15 07:02:01     97s] OPERPROF: Starting RefinePlace at level 1, MEM:1655.6M, EPOCH TIME: 1747306921.212883
[05/15 07:02:01     97s] *** Starting refinePlace (0:01:38 mem=1655.6M) ***
[05/15 07:02:01     97s] Total net bbox length = 2.712e+04 (1.485e+04 1.227e+04) (ext = 1.934e+03)
[05/15 07:02:01     97s] 
[05/15 07:02:01     97s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:01     97s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1655.6M, EPOCH TIME: 1747306921.215937
[05/15 07:02:01     97s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:02:01     97s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1655.6M, EPOCH TIME: 1747306921.217020
[05/15 07:02:01     97s] Info: 20 insts are soft-fixed.
[05/15 07:02:01     97s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:02:01     97s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:02:01     97s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:02:01     97s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:01     97s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:01     97s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1655.6M, EPOCH TIME: 1747306921.226615
[05/15 07:02:01     97s] Starting refinePlace ...
[05/15 07:02:01     97s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:01     97s] One DDP V2 for no tweak run.
[05/15 07:02:01     97s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:01     97s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 07:02:01     97s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1655.6MB) @(0:01:38 - 0:01:38).
[05/15 07:02:01     97s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:02:01     97s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 07:02:01     97s] 
[05/15 07:02:01     97s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:02:01     97s] Move report: legalization moves 8 insts, mean move: 1.91 um, max move: 3.42 um spiral
[05/15 07:02:01     97s] 	Max move on inst (mcs4_core_g25793__1705): (428.80, 426.20) --> (428.80, 422.78)
[05/15 07:02:01     97s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:01     97s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:01     97s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1655.6MB) @(0:01:38 - 0:01:38).
[05/15 07:02:01     97s] Move report: Detail placement moves 8 insts, mean move: 1.91 um, max move: 3.42 um 
[05/15 07:02:01     97s] 	Max move on inst (mcs4_core_g25793__1705): (428.80, 426.20) --> (428.80, 422.78)
[05/15 07:02:01     97s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1655.6MB
[05/15 07:02:01     97s] Statistics of distance of Instance movement in refine placement:
[05/15 07:02:01     97s]   maximum (X+Y) =         3.42 um
[05/15 07:02:01     97s]   inst (mcs4_core_g25793__1705) with max move: (428.8, 426.2) -> (428.8, 422.78)
[05/15 07:02:01     97s]   mean    (X+Y) =         1.91 um
[05/15 07:02:01     97s] Summary Report:
[05/15 07:02:01     97s] Instances move: 8 (out of 1894 movable)
[05/15 07:02:01     97s] Instances flipped: 0
[05/15 07:02:01     97s] Mean displacement: 1.91 um
[05/15 07:02:01     97s] Max displacement: 3.42 um (Instance: mcs4_core_g25793__1705) (428.8, 426.2) -> (428.8, 422.78)
[05/15 07:02:01     97s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[05/15 07:02:01     97s] 	Violation at original loc: Placement Blockage Violation
[05/15 07:02:01     97s] Total instances moved : 8
[05/15 07:02:01     97s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.106, MEM:1655.6M, EPOCH TIME: 1747306921.332650
[05/15 07:02:01     97s] Total net bbox length = 2.713e+04 (1.485e+04 1.228e+04) (ext = 1.934e+03)
[05/15 07:02:01     97s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1655.6MB
[05/15 07:02:01     97s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1655.6MB) @(0:01:38 - 0:01:38).
[05/15 07:02:01     97s] *** Finished refinePlace (0:01:38 mem=1655.6M) ***
[05/15 07:02:01     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.4
[05/15 07:02:01     97s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.125, MEM:1655.6M, EPOCH TIME: 1747306921.337525
[05/15 07:02:01     97s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1655.6M, EPOCH TIME: 1747306921.337625
[05/15 07:02:01     97s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1617.6M, EPOCH TIME: 1747306921.350227
[05/15 07:02:01     97s]   ClockRefiner summary
[05/15 07:02:01     97s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 678).
[05/15 07:02:01     97s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[05/15 07:02:01     97s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 657).
[05/15 07:02:01     97s]   Restoring pStatusCts on 21 clock instances.
[05/15 07:02:01     97s]   Revert refine place priority changes on 0 instances.
[05/15 07:02:01     97s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
[05/15 07:02:01     97s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.2 real=0:00:02.9)
[05/15 07:02:01     97s]   CCOpt::Phase::Routing...
[05/15 07:02:01     97s]   Clock implementation routing...
[05/15 07:02:01     97s]     Leaving CCOpt scope - Routing Tools...
[05/15 07:02:01     97s] Net route status summary:
[05/15 07:02:01     97s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:02:01     97s]   Non-clock:  1927 (unrouted=52, trialRouted=1875, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:02:01     97s]     Routing using eGR in eGR->NR Step...
[05/15 07:02:01     97s]       Early Global Route - eGR->Nr High Frequency step...
[05/15 07:02:01     97s] (ccopt eGR): There are 22 nets for routing of which 21 have one or more fixed wires.
[05/15 07:02:01     97s] (ccopt eGR): Start to route 22 all nets
[05/15 07:02:01     97s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1617.56 MB )
[05/15 07:02:01     97s] (I)      ==================== Layers =====================
[05/15 07:02:01     97s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:01     97s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:02:01     97s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:01     97s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:02:01     97s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:02:01     97s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:01     97s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:02:01     97s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:02:01     97s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:02:01     97s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:02:01     97s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:02:01     97s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:02:01     97s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:02:01     97s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:02:01     97s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:02:01     97s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:02:01     97s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:02:01     97s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:02:01     97s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:02:01     97s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:02:01     97s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:01     97s] (I)      Started Import and model ( Curr Mem: 1617.56 MB )
[05/15 07:02:01     97s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:01     97s] (I)      == Non-default Options ==
[05/15 07:02:01     97s] (I)      Clean congestion better                            : true
[05/15 07:02:01     97s] (I)      Estimate vias on DPT layer                         : true
[05/15 07:02:01     97s] (I)      Clean congestion layer assignment rounds           : 3
[05/15 07:02:01     97s] (I)      Layer constraints as soft constraints              : true
[05/15 07:02:01     97s] (I)      Soft top layer                                     : true
[05/15 07:02:01     97s] (I)      Skip prospective layer relax nets                  : true
[05/15 07:02:01     97s] (I)      Better NDR handling                                : true
[05/15 07:02:01     97s] (I)      Improved NDR modeling in LA                        : true
[05/15 07:02:01     97s] (I)      Routing cost fix for NDR handling                  : true
[05/15 07:02:01     97s] (I)      Block tracks for preroutes                         : true
[05/15 07:02:01     97s] (I)      Assign IRoute by net group key                     : true
[05/15 07:02:01     97s] (I)      Block unroutable channels                          : true
[05/15 07:02:01     97s] (I)      Block unroutable channels 3D                       : true
[05/15 07:02:01     97s] (I)      Bound layer relaxed segment wl                     : true
[05/15 07:02:01     97s] (I)      Blocked pin reach length threshold                 : 2
[05/15 07:02:01     97s] (I)      Check blockage within NDR space in TA              : true
[05/15 07:02:01     97s] (I)      Skip must join for term with via pillar            : true
[05/15 07:02:01     97s] (I)      Model find APA for IO pin                          : true
[05/15 07:02:01     97s] (I)      On pin location for off pin term                   : true
[05/15 07:02:01     97s] (I)      Handle EOL spacing                                 : true
[05/15 07:02:01     97s] (I)      Merge PG vias by gap                               : true
[05/15 07:02:01     97s] (I)      Maximum routing layer                              : 11
[05/15 07:02:01     97s] (I)      Route selected nets only                           : true
[05/15 07:02:01     97s] (I)      Refine MST                                         : true
[05/15 07:02:01     97s] (I)      Honor PRL                                          : true
[05/15 07:02:01     97s] (I)      Strong congestion aware                            : true
[05/15 07:02:01     97s] (I)      Improved initial location for IRoutes              : true
[05/15 07:02:01     97s] (I)      Multi panel TA                                     : true
[05/15 07:02:01     97s] (I)      Penalize wire overlap                              : true
[05/15 07:02:01     97s] (I)      Expand small instance blockage                     : true
[05/15 07:02:01     97s] (I)      Reduce via in TA                                   : true
[05/15 07:02:01     97s] (I)      SS-aware routing                                   : true
[05/15 07:02:01     97s] (I)      Improve tree edge sharing                          : true
[05/15 07:02:01     97s] (I)      Improve 2D via estimation                          : true
[05/15 07:02:01     97s] (I)      Refine Steiner tree                                : true
[05/15 07:02:01     97s] (I)      Build spine tree                                   : true
[05/15 07:02:01     97s] (I)      Model pass through capacity                        : true
[05/15 07:02:01     97s] (I)      Extend blockages by a half GCell                   : true
[05/15 07:02:01     97s] (I)      Consider pin shapes                                : true
[05/15 07:02:01     97s] (I)      Consider pin shapes for all nodes                  : true
[05/15 07:02:01     97s] (I)      Consider NR APA                                    : true
[05/15 07:02:01     97s] (I)      Consider IO pin shape                              : true
[05/15 07:02:01     97s] (I)      Fix pin connection bug                             : true
[05/15 07:02:01     97s] (I)      Consider layer RC for local wires                  : true
[05/15 07:02:01     97s] (I)      Route to clock mesh pin                            : true
[05/15 07:02:01     97s] (I)      LA-aware pin escape length                         : 2
[05/15 07:02:01     97s] (I)      Connect multiple ports                             : true
[05/15 07:02:01     97s] (I)      Split for must join                                : true
[05/15 07:02:01     97s] (I)      Number of threads                                  : 1
[05/15 07:02:01     97s] (I)      Routing effort level                               : 10000
[05/15 07:02:01     97s] (I)      Prefer layer length threshold                      : 8
[05/15 07:02:01     97s] (I)      Overflow penalty cost                              : 10
[05/15 07:02:01     97s] (I)      A-star cost                                        : 0.300000
[05/15 07:02:01     97s] (I)      Misalignment cost                                  : 10.000000
[05/15 07:02:01     97s] (I)      Threshold for short IRoute                         : 6
[05/15 07:02:01     97s] (I)      Via cost during post routing                       : 1.000000
[05/15 07:02:01     97s] (I)      Layer congestion ratios                            : { { 1.0 } }
[05/15 07:02:01     97s] (I)      Source-to-sink ratio                               : 0.300000
[05/15 07:02:01     97s] (I)      Scenic ratio bound                                 : 3.000000
[05/15 07:02:01     97s] (I)      Segment layer relax scenic ratio                   : 1.250000
[05/15 07:02:01     97s] (I)      Source-sink aware LA ratio                         : 0.500000
[05/15 07:02:01     97s] (I)      PG-aware similar topology routing                  : true
[05/15 07:02:01     97s] (I)      Maze routing via cost fix                          : true
[05/15 07:02:01     97s] (I)      Apply PRL on PG terms                              : true
[05/15 07:02:01     97s] (I)      Apply PRL on obs objects                           : true
[05/15 07:02:01     97s] (I)      Handle range-type spacing rules                    : true
[05/15 07:02:01     97s] (I)      PG gap threshold multiplier                        : 10.000000
[05/15 07:02:01     97s] (I)      Parallel spacing query fix                         : true
[05/15 07:02:01     97s] (I)      Force source to root IR                            : true
[05/15 07:02:01     97s] (I)      Layer Weights                                      : L2:4 L3:2.5
[05/15 07:02:01     97s] (I)      Do not relax to DPT layer                          : true
[05/15 07:02:01     97s] (I)      No DPT in post routing                             : true
[05/15 07:02:01     97s] (I)      Modeling PG via merging fix                        : true
[05/15 07:02:01     97s] (I)      Shield aware TA                                    : true
[05/15 07:02:01     97s] (I)      Strong shield aware TA                             : true
[05/15 07:02:01     97s] (I)      Overflow calculation fix in LA                     : true
[05/15 07:02:01     97s] (I)      Post routing fix                                   : true
[05/15 07:02:01     97s] (I)      Strong post routing                                : true
[05/15 07:02:01     97s] (I)      Access via pillar from top                         : true
[05/15 07:02:01     97s] (I)      NDR via pillar fix                                 : true
[05/15 07:02:01     97s] (I)      Violation on path threshold                        : 1
[05/15 07:02:01     97s] (I)      Pass through capacity modeling                     : true
[05/15 07:02:01     97s] (I)      Select the non-relaxed segments in post routing stage : true
[05/15 07:02:01     97s] (I)      Select term pin box for io pin                     : true
[05/15 07:02:01     97s] (I)      Penalize NDR sharing                               : true
[05/15 07:02:01     97s] (I)      Enable special modeling                            : false
[05/15 07:02:01     97s] (I)      Keep fixed segments                                : true
[05/15 07:02:01     97s] (I)      Reorder net groups by key                          : true
[05/15 07:02:01     97s] (I)      Increase net scenic ratio                          : true
[05/15 07:02:01     97s] (I)      Method to set GCell size                           : row
[05/15 07:02:01     97s] (I)      Connect multiple ports and must join fix           : true
[05/15 07:02:01     97s] (I)      Avoid high resistance layers                       : true
[05/15 07:02:01     97s] (I)      Model find APA for IO pin fix                      : true
[05/15 07:02:01     97s] (I)      Avoid connecting non-metal layers                  : true
[05/15 07:02:01     97s] (I)      Use track pitch for NDR                            : true
[05/15 07:02:01     97s] (I)      Enable layer relax to lower layer                  : true
[05/15 07:02:01     97s] (I)      Enable layer relax to upper layer                  : true
[05/15 07:02:01     97s] (I)      Top layer relaxation fix                           : true
[05/15 07:02:01     97s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:02:01     97s] (I)      Use row-based GCell size
[05/15 07:02:01     97s] (I)      Use row-based GCell align
[05/15 07:02:01     97s] (I)      layer 0 area = 80000
[05/15 07:02:01     97s] (I)      layer 1 area = 80000
[05/15 07:02:01     97s] (I)      layer 2 area = 80000
[05/15 07:02:01     97s] (I)      layer 3 area = 80000
[05/15 07:02:01     97s] (I)      layer 4 area = 80000
[05/15 07:02:01     97s] (I)      layer 5 area = 80000
[05/15 07:02:01     97s] (I)      layer 6 area = 80000
[05/15 07:02:01     97s] (I)      layer 7 area = 80000
[05/15 07:02:01     97s] (I)      layer 8 area = 80000
[05/15 07:02:01     97s] (I)      layer 9 area = 400000
[05/15 07:02:01     97s] (I)      layer 10 area = 400000
[05/15 07:02:01     97s] (I)      GCell unit size   : 3420
[05/15 07:02:01     97s] (I)      GCell multiplier  : 1
[05/15 07:02:01     97s] (I)      GCell row height  : 3420
[05/15 07:02:01     97s] (I)      Actual row height : 3420
[05/15 07:02:01     97s] (I)      GCell align ref   : 616000 616420
[05/15 07:02:01     97s] [NR-eGR] Track table information for default rule: 
[05/15 07:02:01     97s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:02:01     97s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:02:01     97s] (I)      ==================== Default via =====================
[05/15 07:02:01     97s] (I)      +----+------------------+----------------------------+
[05/15 07:02:01     97s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[05/15 07:02:01     97s] (I)      +----+------------------+----------------------------+
[05/15 07:02:01     97s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[05/15 07:02:01     97s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[05/15 07:02:01     97s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[05/15 07:02:01     97s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[05/15 07:02:01     97s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[05/15 07:02:01     97s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[05/15 07:02:01     97s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[05/15 07:02:01     97s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[05/15 07:02:01     97s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[05/15 07:02:01     97s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[05/15 07:02:01     97s] (I)      +----+------------------+----------------------------+
[05/15 07:02:01     97s] [NR-eGR] Read 13457 PG shapes
[05/15 07:02:01     97s] [NR-eGR] Read 0 clock shapes
[05/15 07:02:01     97s] [NR-eGR] Read 0 other shapes
[05/15 07:02:01     97s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:02:01     97s] [NR-eGR] #Instance Blockages : 2012
[05/15 07:02:01     97s] [NR-eGR] #PG Blockages       : 13457
[05/15 07:02:01     97s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:02:01     97s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:02:01     97s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:02:01     97s] [NR-eGR] #Other Blockages    : 0
[05/15 07:02:01     97s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:02:01     97s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/15 07:02:01     97s] [NR-eGR] Read 1917 nets ( ignored 1895 )
[05/15 07:02:01     97s] [NR-eGR] Connected 0 must-join pins/ports
[05/15 07:02:01     97s] (I)      early_global_route_priority property id does not exist.
[05/15 07:02:01     97s] (I)      Read Num Blocks=17062  Num Prerouted Wires=0  Num CS=0
[05/15 07:02:01     97s] (I)      Layer 1 (V) : #blockages 5376 : #preroutes 0
[05/15 07:02:01     97s] (I)      Layer 2 (H) : #blockages 3649 : #preroutes 0
[05/15 07:02:01     97s] (I)      Layer 3 (V) : #blockages 5101 : #preroutes 0
[05/15 07:02:01     97s] (I)      Layer 4 (H) : #blockages 2613 : #preroutes 0
[05/15 07:02:01     98s] (I)      Layer 5 (V) : #blockages 208 : #preroutes 0
[05/15 07:02:01     98s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:02:01     98s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:02:01     98s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:02:01     98s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:02:01     98s] (I)      Layer 10 (H) : #blockages 115 : #preroutes 0
[05/15 07:02:01     98s] (I)      Moved 1 terms for better access 
[05/15 07:02:01     98s] (I)      Number of ignored nets                =      0
[05/15 07:02:01     98s] (I)      Number of connected nets              =      0
[05/15 07:02:01     98s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/15 07:02:01     98s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 07:02:01     98s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:02:01     98s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:02:01     98s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:02:01     98s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:02:01     98s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:02:01     98s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:02:01     98s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:02:01     98s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[05/15 07:02:01     98s] (I)      Ndr track 0 does not exist
[05/15 07:02:01     98s] (I)      Ndr track 0 does not exist
[05/15 07:02:02     98s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:02:02     98s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:02:02     98s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:02:02     98s] (I)      Site width          :   400  (dbu)
[05/15 07:02:02     98s] (I)      Row height          :  3420  (dbu)
[05/15 07:02:02     98s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:02:02     98s] (I)      GCell width         :  3420  (dbu)
[05/15 07:02:02     98s] (I)      GCell height        :  3420  (dbu)
[05/15 07:02:02     98s] (I)      Grid                :   585   550    11
[05/15 07:02:02     98s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:02:02     98s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:02:02     98s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:02:02     98s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:02:02     98s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:02:02     98s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:02:02     98s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:02:02     98s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:02:02     98s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:02:02     98s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:02:02     98s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:02:02     98s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:02:02     98s] (I)      --------------------------------------------------------
[05/15 07:02:02     98s] 
[05/15 07:02:02     98s] [NR-eGR] ============ Routing rule table ============
[05/15 07:02:02     98s] [NR-eGR] Rule id: 0  Nets: 21
[05/15 07:02:02     98s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:02:02     98s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:02:02     98s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:02:02     98s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:02:02     98s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:02:02     98s] [NR-eGR] Rule id: 1  Nets: 0
[05/15 07:02:02     98s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:02:02     98s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:02:02     98s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:02:02     98s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:02:02     98s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:02:02     98s] [NR-eGR] ========================================
[05/15 07:02:02     98s] [NR-eGR] 
[05/15 07:02:02     98s] (I)      =============== Blocked Tracks ===============
[05/15 07:02:02     98s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:02     98s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:02:02     98s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:02     98s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:02:02     98s] (I)      |     2 | 2750000 |   130762 |         4.75% |
[05/15 07:02:02     98s] (I)      |     3 | 2893995 |    54251 |         1.87% |
[05/15 07:02:02     98s] (I)      |     4 | 2750000 |   164820 |         5.99% |
[05/15 07:02:02     98s] (I)      |     5 | 2893995 |    54417 |         1.88% |
[05/15 07:02:02     98s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:02:02     98s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:02:02     98s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:02:02     98s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:02:02     98s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:02:02     98s] (I)      |    11 | 1157130 |      637 |         0.06% |
[05/15 07:02:02     98s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:02     98s] (I)      Finished Import and model ( CPU: 0.53 sec, Real: 0.58 sec, Curr Mem: 1660.45 MB )
[05/15 07:02:02     98s] (I)      Reset routing kernel
[05/15 07:02:02     98s] (I)      Started Global Routing ( Curr Mem: 1660.45 MB )
[05/15 07:02:02     98s] (I)      totalPins=698  totalGlobalPin=698 (100.00%)
[05/15 07:02:02     98s] (I)      total 2D Cap : 5434160 = (2840869 H, 2593291 V)
[05/15 07:02:02     98s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1a Route ============
[05/15 07:02:02     98s] (I)      Usage: 2710 = (1362 H, 1348 V) = (0.05% H, 0.05% V) = (2.329e+03um H, 2.305e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1b Route ============
[05/15 07:02:02     98s] (I)      Usage: 2710 = (1362 H, 1348 V) = (0.05% H, 0.05% V) = (2.329e+03um H, 2.305e+03um V)
[05/15 07:02:02     98s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+03um
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1c Route ============
[05/15 07:02:02     98s] (I)      Usage: 2710 = (1362 H, 1348 V) = (0.05% H, 0.05% V) = (2.329e+03um H, 2.305e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1d Route ============
[05/15 07:02:02     98s] (I)      Usage: 2710 = (1362 H, 1348 V) = (0.05% H, 0.05% V) = (2.329e+03um H, 2.305e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1e Route ============
[05/15 07:02:02     98s] (I)      Usage: 2710 = (1362 H, 1348 V) = (0.05% H, 0.05% V) = (2.329e+03um H, 2.305e+03um V)
[05/15 07:02:02     98s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.634100e+03um
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1f Route ============
[05/15 07:02:02     98s] (I)      Usage: 2710 = (1362 H, 1348 V) = (0.05% H, 0.05% V) = (2.329e+03um H, 2.305e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1g Route ============
[05/15 07:02:02     98s] (I)      Usage: 2663 = (1350 H, 1313 V) = (0.05% H, 0.05% V) = (2.308e+03um H, 2.245e+03um V)
[05/15 07:02:02     98s] (I)      #Nets         : 21
[05/15 07:02:02     98s] (I)      #Relaxed nets : 3
[05/15 07:02:02     98s] (I)      Wire length   : 1930
[05/15 07:02:02     98s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1h Route ============
[05/15 07:02:02     98s] (I)      Usage: 2664 = (1352 H, 1312 V) = (0.05% H, 0.05% V) = (2.312e+03um H, 2.244e+03um V)
[05/15 07:02:02     98s] (I)      total 2D Cap : 11027603 = (5681494 H, 5346109 V)
[05/15 07:02:02     98s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1a Route ============
[05/15 07:02:02     98s] (I)      Usage: 3427 = (1675 H, 1752 V) = (0.03% H, 0.03% V) = (2.864e+03um H, 2.996e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1b Route ============
[05/15 07:02:02     98s] (I)      Usage: 3427 = (1675 H, 1752 V) = (0.03% H, 0.03% V) = (2.864e+03um H, 2.996e+03um V)
[05/15 07:02:02     98s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.860170e+03um
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1c Route ============
[05/15 07:02:02     98s] (I)      Usage: 3427 = (1675 H, 1752 V) = (0.03% H, 0.03% V) = (2.864e+03um H, 2.996e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1d Route ============
[05/15 07:02:02     98s] (I)      Usage: 3427 = (1675 H, 1752 V) = (0.03% H, 0.03% V) = (2.864e+03um H, 2.996e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1e Route ============
[05/15 07:02:02     98s] (I)      Usage: 3427 = (1675 H, 1752 V) = (0.03% H, 0.03% V) = (2.864e+03um H, 2.996e+03um V)
[05/15 07:02:02     98s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.860170e+03um
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1f Route ============
[05/15 07:02:02     98s] (I)      Usage: 3427 = (1675 H, 1752 V) = (0.03% H, 0.03% V) = (2.864e+03um H, 2.996e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1g Route ============
[05/15 07:02:02     98s] (I)      Usage: 3412 = (1669 H, 1743 V) = (0.03% H, 0.03% V) = (2.854e+03um H, 2.981e+03um V)
[05/15 07:02:02     98s] (I)      #Nets         : 3
[05/15 07:02:02     98s] (I)      #Relaxed nets : 2
[05/15 07:02:02     98s] (I)      Wire length   : 269
[05/15 07:02:02     98s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1h Route ============
[05/15 07:02:02     98s] (I)      Usage: 3412 = (1669 H, 1743 V) = (0.03% H, 0.03% V) = (2.854e+03um H, 2.981e+03um V)
[05/15 07:02:02     98s] (I)      total 2D Cap : 16671893 = (8575784 H, 8096109 V)
[05/15 07:02:02     98s] [NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1a Route ============
[05/15 07:02:02     98s] (I)      Usage: 3906 = (1864 H, 2042 V) = (0.02% H, 0.03% V) = (3.187e+03um H, 3.492e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1b Route ============
[05/15 07:02:02     98s] (I)      Usage: 3906 = (1864 H, 2042 V) = (0.02% H, 0.03% V) = (3.187e+03um H, 3.492e+03um V)
[05/15 07:02:02     98s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.679260e+03um
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1c Route ============
[05/15 07:02:02     98s] (I)      Usage: 3906 = (1864 H, 2042 V) = (0.02% H, 0.03% V) = (3.187e+03um H, 3.492e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1d Route ============
[05/15 07:02:02     98s] (I)      Usage: 3906 = (1864 H, 2042 V) = (0.02% H, 0.03% V) = (3.187e+03um H, 3.492e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1e Route ============
[05/15 07:02:02     98s] (I)      Usage: 3906 = (1864 H, 2042 V) = (0.02% H, 0.03% V) = (3.187e+03um H, 3.492e+03um V)
[05/15 07:02:02     98s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.679260e+03um
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1f Route ============
[05/15 07:02:02     98s] (I)      Usage: 3906 = (1864 H, 2042 V) = (0.02% H, 0.03% V) = (3.187e+03um H, 3.492e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1g Route ============
[05/15 07:02:02     98s] (I)      Usage: 3906 = (1865 H, 2041 V) = (0.02% H, 0.03% V) = (3.189e+03um H, 3.490e+03um V)
[05/15 07:02:02     98s] (I)      #Nets         : 2
[05/15 07:02:02     98s] (I)      #Relaxed nets : 0
[05/15 07:02:02     98s] (I)      Wire length   : 494
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] (I)      ============  Phase 1h Route ============
[05/15 07:02:02     98s] (I)      Usage: 3905 = (1865 H, 2040 V) = (0.02% H, 0.03% V) = (3.189e+03um H, 3.488e+03um V)
[05/15 07:02:02     98s] (I)      
[05/15 07:02:02     98s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:02:02     98s] [NR-eGR]                        OverCon            
[05/15 07:02:02     98s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:02:02     98s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:02:02     98s] [NR-eGR] ----------------------------------------------
[05/15 07:02:02     98s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR] ----------------------------------------------
[05/15 07:02:02     98s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:02:02     98s] [NR-eGR] 
[05/15 07:02:02     98s] (I)      Finished Global Routing ( CPU: 0.36 sec, Real: 0.47 sec, Curr Mem: 1660.45 MB )
[05/15 07:02:02     98s] (I)      total 2D Cap : 24446760 = (12626847 H, 11819913 V)
[05/15 07:02:02     98s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:02:02     98s] (I)      ============= Track Assignment ============
[05/15 07:02:02     98s] (I)      Started Track Assignment (1T) ( Curr Mem: 1660.45 MB )
[05/15 07:02:02     98s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:02:02     98s] (I)      Run Multi-thread track assignment
[05/15 07:02:02     98s] (I)      Finished Track Assignment (1T) ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1660.45 MB )
[05/15 07:02:02     98s] (I)      Started Export ( Curr Mem: 1660.45 MB )
[05/15 07:02:02     98s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:02:02     98s] [NR-eGR] ------------------------------------
[05/15 07:02:02     98s] [NR-eGR]  Metal1   (1H)             0   7506 
[05/15 07:02:02     98s] [NR-eGR]  Metal2   (2V)         13344  10842 
[05/15 07:02:02     98s] [NR-eGR]  Metal3   (3H)         17364    783 
[05/15 07:02:02     98s] [NR-eGR]  Metal4   (4V)          3159     55 
[05/15 07:02:02     98s] [NR-eGR]  Metal5   (5H)           551      0 
[05/15 07:02:02     98s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:02:02     98s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:02:02     98s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:02:02     98s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:02:02     98s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:02:02     98s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:02:02     98s] [NR-eGR] ------------------------------------
[05/15 07:02:02     98s] [NR-eGR]           Total        34418  19186 
[05/15 07:02:02     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:02     98s] [NR-eGR] Total half perimeter of net bounding box: 27133um
[05/15 07:02:02     98s] [NR-eGR] Total length: 34418um, number of vias: 19186
[05/15 07:02:02     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:02     98s] [NR-eGR] Total eGR-routed clock nets wire length: 4719um, number of vias: 1877
[05/15 07:02:02     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:02     98s] [NR-eGR] Report for selected net(s) only.
[05/15 07:02:02     98s] [NR-eGR]                  Length (um)  Vias 
[05/15 07:02:02     98s] [NR-eGR] -----------------------------------
[05/15 07:02:02     98s] [NR-eGR]  Metal1   (1H)             0   697 
[05/15 07:02:02     98s] [NR-eGR]  Metal2   (2V)           662   802 
[05/15 07:02:02     98s] [NR-eGR]  Metal3   (3H)          2293   374 
[05/15 07:02:02     98s] [NR-eGR]  Metal4   (4V)          1662     4 
[05/15 07:02:02     98s] [NR-eGR]  Metal5   (5H)           102     0 
[05/15 07:02:02     98s] [NR-eGR]  Metal6   (6V)             0     0 
[05/15 07:02:02     98s] [NR-eGR]  Metal7   (7H)             0     0 
[05/15 07:02:02     98s] [NR-eGR]  Metal8   (8V)             0     0 
[05/15 07:02:02     98s] [NR-eGR]  Metal9   (9H)             0     0 
[05/15 07:02:02     98s] [NR-eGR]  Metal10  (10V)            0     0 
[05/15 07:02:02     98s] [NR-eGR]  Metal11  (11H)            0     0 
[05/15 07:02:02     98s] [NR-eGR] -----------------------------------
[05/15 07:02:02     98s] [NR-eGR]           Total         4719  1877 
[05/15 07:02:02     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:02     98s] [NR-eGR] Total half perimeter of net bounding box: 2959um
[05/15 07:02:02     98s] [NR-eGR] Total length: 4719um, number of vias: 1877
[05/15 07:02:02     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:02     98s] [NR-eGR] Total routed clock nets wire length: 4719um, number of vias: 1877
[05/15 07:02:02     98s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:02     98s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1660.45 MB )
[05/15 07:02:02     98s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.23 sec, Real: 1.44 sec, Curr Mem: 1628.45 MB )
[05/15 07:02:02     98s] (I)      ===================================== Runtime Summary =====================================
[05/15 07:02:02     98s] (I)       Step                                          %      Start     Finish      Real       CPU 
[05/15 07:02:02     98s] (I)      -------------------------------------------------------------------------------------------
[05/15 07:02:02     98s] (I)       Early Global Route kernel               100.00%  64.29 sec  65.73 sec  1.44 sec  1.23 sec 
[05/15 07:02:02     98s] (I)       +-Import and model                       40.44%  64.29 sec  64.87 sec  0.58 sec  0.53 sec 
[05/15 07:02:02     98s] (I)       | +-Create place DB                       0.57%  64.29 sec  64.30 sec  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | +-Import place data                   0.56%  64.29 sec  64.30 sec  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | | +-Read instances and placement      0.22%  64.29 sec  64.29 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Read nets                         0.31%  64.29 sec  64.30 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Create route DB                      34.83%  64.30 sec  64.80 sec  0.50 sec  0.46 sec 
[05/15 07:02:02     98s] (I)       | | +-Import route data (1T)             33.69%  64.32 sec  64.80 sec  0.49 sec  0.45 sec 
[05/15 07:02:02     98s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.21%  64.32 sec  64.33 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Read routing blockages          0.00%  64.32 sec  64.32 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Read instance blockages         0.05%  64.32 sec  64.32 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Read PG blockages               0.08%  64.32 sec  64.33 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Read clock blockages            0.00%  64.33 sec  64.33 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Read other blockages            0.00%  64.33 sec  64.33 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Read halo blockages             0.00%  64.33 sec  64.33 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Read boundary cut boxes         0.00%  64.33 sec  64.33 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Read blackboxes                   0.00%  64.33 sec  64.33 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Read prerouted                    1.46%  64.33 sec  64.35 sec  0.02 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Read unlegalized nets             0.02%  64.35 sec  64.35 sec  0.00 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | | +-Read nets                         0.76%  64.35 sec  64.36 sec  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Set up via pillars                0.00%  64.36 sec  64.36 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Initialize 3D grid graph          3.95%  64.36 sec  64.42 sec  0.06 sec  0.04 sec 
[05/15 07:02:02     98s] (I)       | | | +-Model blockage capacity          26.40%  64.42 sec  64.80 sec  0.38 sec  0.40 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Initialize 3D capacity         24.88%  64.42 sec  64.78 sec  0.36 sec  0.38 sec 
[05/15 07:02:02     98s] (I)       | | | +-Move terms for access (1T)        0.03%  64.80 sec  64.80 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Read aux data                         0.00%  64.80 sec  64.80 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Others data preparation               0.07%  64.80 sec  64.80 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Create route kernel                   4.87%  64.80 sec  64.87 sec  0.07 sec  0.06 sec 
[05/15 07:02:02     98s] (I)       +-Global Routing                         32.77%  64.88 sec  65.35 sec  0.47 sec  0.36 sec 
[05/15 07:02:02     98s] (I)       | +-Initialization                        1.61%  64.88 sec  64.90 sec  0.02 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Net group 1                           6.00%  64.90 sec  64.99 sec  0.09 sec  0.08 sec 
[05/15 07:02:02     98s] (I)       | | +-Generate topology                   0.44%  64.90 sec  64.91 sec  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1a                            0.27%  64.93 sec  64.94 sec  0.00 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | | +-Pattern routing (1T)              0.23%  64.93 sec  64.94 sec  0.00 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1b                            0.25%  64.94 sec  64.94 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1c                            0.00%  64.94 sec  64.94 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1d                            0.22%  64.94 sec  64.94 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1e                            0.23%  64.94 sec  64.95 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Route legalization                0.02%  64.94 sec  64.94 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Legalize Blockage Violations    0.01%  64.94 sec  64.94 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1f                            0.00%  64.95 sec  64.95 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1g                            0.98%  64.95 sec  64.96 sec  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | | +-Post Routing                      0.96%  64.95 sec  64.96 sec  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1h                            0.45%  64.96 sec  64.97 sec  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | | +-Post Routing                      0.43%  64.96 sec  64.97 sec  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | +-Layer assignment (1T)               1.09%  64.97 sec  64.99 sec  0.02 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | +-Net group 2                           8.31%  64.99 sec  65.11 sec  0.12 sec  0.08 sec 
[05/15 07:02:02     98s] (I)       | | +-Generate topology                   0.19%  64.99 sec  64.99 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1a                            0.35%  65.05 sec  65.05 sec  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Pattern routing (1T)              0.29%  65.05 sec  65.05 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1b                            0.15%  65.05 sec  65.05 sec  0.00 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1c                            0.00%  65.05 sec  65.05 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1d                            0.00%  65.06 sec  65.06 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1e                            0.22%  65.06 sec  65.06 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Route legalization                0.03%  65.06 sec  65.06 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | | +-Legalize Blockage Violations    0.02%  65.06 sec  65.06 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1f                            0.00%  65.06 sec  65.06 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1g                            0.38%  65.06 sec  65.06 sec  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Post Routing                      0.36%  65.06 sec  65.06 sec  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1h                            0.31%  65.07 sec  65.08 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Post Routing                      0.28%  65.07 sec  65.08 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Layer assignment (1T)               1.92%  65.08 sec  65.11 sec  0.03 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Net group 3                          12.04%  65.11 sec  65.28 sec  0.17 sec  0.13 sec 
[05/15 07:02:02     98s] (I)       | | +-Generate topology                   0.12%  65.11 sec  65.11 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1a                            0.20%  65.20 sec  65.20 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Pattern routing (1T)              0.18%  65.20 sec  65.20 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1b                            0.12%  65.20 sec  65.20 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1c                            0.20%  65.20 sec  65.20 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1d                            0.00%  65.20 sec  65.20 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1e                            0.54%  65.20 sec  65.21 sec  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Route legalization                0.00%  65.20 sec  65.20 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1f                            0.00%  65.21 sec  65.21 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1g                            0.54%  65.21 sec  65.22 sec  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | | +-Post Routing                      0.31%  65.21 sec  65.22 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Phase 1h                            0.35%  65.22 sec  65.23 sec  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | | +-Post Routing                      0.32%  65.22 sec  65.23 sec  0.00 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | | +-Layer assignment (1T)               0.10%  65.28 sec  65.28 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       +-Export 3D cong map                     10.00%  65.35 sec  65.49 sec  0.14 sec  0.15 sec 
[05/15 07:02:02     98s] (I)       | +-Export 2D cong map                    1.04%  65.48 sec  65.49 sec  0.02 sec  0.02 sec 
[05/15 07:02:02     98s] (I)       +-Extract Global 3D Wires                 0.00%  65.49 sec  65.49 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       +-Track Assignment (1T)                  12.96%  65.49 sec  65.68 sec  0.19 sec  0.18 sec 
[05/15 07:02:02     98s] (I)       | +-Initialization                        0.00%  65.49 sec  65.49 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Track Assignment Kernel              12.87%  65.49 sec  65.68 sec  0.19 sec  0.18 sec 
[05/15 07:02:02     98s] (I)       | +-Free Memory                           0.00%  65.68 sec  65.68 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       +-Export                                  2.00%  65.68 sec  65.71 sec  0.03 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | +-Export DB wires                       0.10%  65.68 sec  65.68 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Export all nets                     0.07%  65.68 sec  65.68 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | | +-Set wire vias                       0.01%  65.68 sec  65.68 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Report wirelength                     1.26%  65.69 sec  65.70 sec  0.02 sec  0.01 sec 
[05/15 07:02:02     98s] (I)       | +-Update net boxes                      0.38%  65.70 sec  65.71 sec  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       | +-Update timing                         0.00%  65.71 sec  65.71 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)       +-Postprocess design                      0.34%  65.71 sec  65.71 sec  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)      ===================== Summary by functions =====================
[05/15 07:02:02     98s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:02:02     98s] (I)      ----------------------------------------------------------------
[05/15 07:02:02     98s] (I)        0  Early Global Route kernel      100.00%  1.44 sec  1.23 sec 
[05/15 07:02:02     98s] (I)        1  Import and model                40.44%  0.58 sec  0.53 sec 
[05/15 07:02:02     98s] (I)        1  Global Routing                  32.77%  0.47 sec  0.36 sec 
[05/15 07:02:02     98s] (I)        1  Track Assignment (1T)           12.96%  0.19 sec  0.18 sec 
[05/15 07:02:02     98s] (I)        1  Export 3D cong map              10.00%  0.14 sec  0.15 sec 
[05/15 07:02:02     98s] (I)        1  Export                           2.00%  0.03 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        1  Postprocess design               0.34%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        2  Create route DB                 34.83%  0.50 sec  0.46 sec 
[05/15 07:02:02     98s] (I)        2  Track Assignment Kernel         12.87%  0.19 sec  0.18 sec 
[05/15 07:02:02     98s] (I)        2  Net group 3                     12.04%  0.17 sec  0.13 sec 
[05/15 07:02:02     98s] (I)        2  Net group 2                      8.31%  0.12 sec  0.08 sec 
[05/15 07:02:02     98s] (I)        2  Net group 1                      6.00%  0.09 sec  0.08 sec 
[05/15 07:02:02     98s] (I)        2  Create route kernel              4.87%  0.07 sec  0.06 sec 
[05/15 07:02:02     98s] (I)        2  Initialization                   1.61%  0.02 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        2  Report wirelength                1.26%  0.02 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        2  Export 2D cong map               1.04%  0.02 sec  0.02 sec 
[05/15 07:02:02     98s] (I)        2  Create place DB                  0.57%  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        2  Update net boxes                 0.38%  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        2  Export DB wires                  0.10%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        3  Import route data (1T)          33.69%  0.49 sec  0.45 sec 
[05/15 07:02:02     98s] (I)        3  Layer assignment (1T)            3.11%  0.04 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        3  Phase 1g                         1.91%  0.03 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        3  Phase 1h                         1.12%  0.02 sec  0.02 sec 
[05/15 07:02:02     98s] (I)        3  Phase 1e                         0.99%  0.01 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        3  Phase 1a                         0.83%  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        3  Generate topology                0.75%  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        3  Import place data                0.56%  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        3  Phase 1b                         0.52%  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        3  Phase 1d                         0.22%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        3  Phase 1c                         0.20%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        3  Export all nets                  0.07%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        4  Model blockage capacity         26.40%  0.38 sec  0.40 sec 
[05/15 07:02:02     98s] (I)        4  Initialize 3D grid graph         3.95%  0.06 sec  0.04 sec 
[05/15 07:02:02     98s] (I)        4  Post Routing                     2.67%  0.04 sec  0.03 sec 
[05/15 07:02:02     98s] (I)        4  Read prerouted                   1.46%  0.02 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        4  Read nets                        1.07%  0.02 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        4  Pattern routing (1T)             0.70%  0.01 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        4  Read instances and placement     0.22%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        4  Read blockages ( Layer 2-11 )    0.21%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        4  Route legalization               0.05%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        4  Move terms for access (1T)       0.03%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.01 sec 
[05/15 07:02:02     98s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        5  Initialize 3D capacity          24.88%  0.36 sec  0.38 sec 
[05/15 07:02:02     98s] (I)        5  Read PG blockages                0.08%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        5  Read instance blockages          0.05%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:02:02     98s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.3 real=0:00:01.5)
[05/15 07:02:02     98s]     Routing using eGR in eGR->NR Step done.
[05/15 07:02:02     98s]     Routing using NR in eGR->NR Step...
[05/15 07:02:02     98s] 
[05/15 07:02:02     98s] CCOPT: Preparing to route 22 clock nets with NanoRoute.
[05/15 07:02:02     98s]   All net are default rule.
[05/15 07:02:02     98s]   Preferred NanoRoute mode settings: Current
[05/15 07:02:02     99s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/15 07:02:02     99s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[05/15 07:02:02     99s] To increase the message display limit, refer to the product command reference manual.
[05/15 07:02:02     99s]       Clock detailed routing...
[05/15 07:02:02     99s]         NanoRoute...
[05/15 07:02:03     99s] % Begin globalDetailRoute (date=05/15 07:02:02, mem=1346.9M)
[05/15 07:02:03     99s] 
[05/15 07:02:03     99s] globalDetailRoute
[05/15 07:02:03     99s] 
[05/15 07:02:03     99s] #Start globalDetailRoute on Thu May 15 07:02:03 2025
[05/15 07:02:03     99s] #
[05/15 07:02:03     99s] ### Time Record (globalDetailRoute) is installed.
[05/15 07:02:03     99s] ### Time Record (Pre Callback) is installed.
[05/15 07:02:03     99s] ### Time Record (Pre Callback) is uninstalled.
[05/15 07:02:03     99s] ### Time Record (DB Import) is installed.
[05/15 07:02:03     99s] ### Time Record (Timing Data Generation) is installed.
[05/15 07:02:03     99s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:02:03     99s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 07:02:03     99s] #To increase the message display limit, refer to the product command reference manual.
[05/15 07:02:03     99s] ### Net info: total nets: 1949
[05/15 07:02:03     99s] ### Net info: dirty nets: 0
[05/15 07:02:03     99s] ### Net info: marked as disconnected nets: 0
[05/15 07:02:03     99s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=22)
[05/15 07:02:03     99s] #num needed restored net=0
[05/15 07:02:03     99s] #need_extraction net=0 (total=1949)
[05/15 07:02:03     99s] ### Net info: fully routed nets: 21
[05/15 07:02:03     99s] ### Net info: trivial (< 2 pins) nets: 29
[05/15 07:02:03     99s] ### Net info: unrouted nets: 1899
[05/15 07:02:03     99s] ### Net info: re-extraction nets: 0
[05/15 07:02:03     99s] ### Net info: selected nets: 22
[05/15 07:02:03     99s] ### Net info: ignored nets: 0
[05/15 07:02:03     99s] ### Net info: skip routing nets: 0
[05/15 07:02:03     99s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:02:03     99s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:02:03     99s] #WARNING (NRDB-2120) Special net VDD1 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:02:03     99s] #WARNING (NRDB-2120) Special net VDD0 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:02:03     99s] ### import design signature (6): route=78102556 fixed_route=1504855465 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1874914244 dirty_area=0 del_dirty_area=0 cell=1336133784 placement=1469886637 pin_access=1 inst_pattern=1
[05/15 07:02:03     99s] ### Time Record (DB Import) is uninstalled.
[05/15 07:02:03     99s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 07:02:03     99s] #Wire/Via statistics before line assignment ...
[05/15 07:02:03     99s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:02:03     99s] #Total wire length = 4719 um.
[05/15 07:02:03     99s] #Total half perimeter of net bounding box = 2993 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal1 = 0 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal2 = 662 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal3 = 2293 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal4 = 1662 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal5 = 102 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:02:03     99s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:02:03     99s] #Total number of vias = 1877
[05/15 07:02:03     99s] #Up-Via Summary (total 1877):
[05/15 07:02:03     99s] #           
[05/15 07:02:03     99s] #-----------------------
[05/15 07:02:03     99s] # Metal1            697
[05/15 07:02:03     99s] # Metal2            802
[05/15 07:02:03     99s] # Metal3            374
[05/15 07:02:03     99s] # Metal4              4
[05/15 07:02:03     99s] #-----------------------
[05/15 07:02:03     99s] #                  1877 
[05/15 07:02:03     99s] #
[05/15 07:02:03     99s] ### Time Record (Data Preparation) is installed.
[05/15 07:02:03     99s] #Start routing data preparation on Thu May 15 07:02:03 2025
[05/15 07:02:03     99s] #
[05/15 07:02:03     99s] #Minimum voltage of a net in the design = 0.000.
[05/15 07:02:03     99s] #Maximum voltage of a net in the design = 1.320.
[05/15 07:02:03     99s] #Voltage range [0.000 - 1.320] has 1940 nets.
[05/15 07:02:03     99s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/15 07:02:03     99s] #Voltage range [0.900 - 1.320] has 4 nets.
[05/15 07:02:03     99s] #Build and mark too close pins for the same net.
[05/15 07:02:03     99s] ### Time Record (Cell Pin Access) is installed.
[05/15 07:02:03     99s] #Initial pin access analysis.
[05/15 07:02:09    105s] #Detail pin access analysis.
[05/15 07:02:09    105s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 07:02:09    105s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 07:02:09    105s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:02:09    105s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:02:09    105s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:02:09    105s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:02:09    105s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:02:09    105s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:02:09    105s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:02:09    105s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:02:09    105s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 07:02:09    105s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 07:02:09    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.39 (MB), peak = 1403.56 (MB)
[05/15 07:02:09    105s] #Regenerating Ggrids automatically.
[05/15 07:02:09    105s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 07:02:09    105s] #Using automatically generated G-grids.
[05/15 07:02:09    105s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 07:02:10    106s] #Done routing data preparation.
[05/15 07:02:10    106s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1371.33 (MB), peak = 1403.56 (MB)
[05/15 07:02:10    106s] ### Time Record (Data Preparation) is uninstalled.
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #Connectivity extraction summary:
[05/15 07:02:10    106s] #21 routed net(s) are imported.
[05/15 07:02:10    106s] #49 nets are fixed|skipped|trivial (not extracted).
[05/15 07:02:10    106s] #Total number of nets = 70.
[05/15 07:02:10    106s] ### Total number of dirty nets = 23.
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #Data initialization: cpu:00:00:07, real:00:00:07, mem:1.3 GB, peak:1.4 GB
[05/15 07:02:10    106s] 
[05/15 07:02:10    106s] Trim Metal Layers:
[05/15 07:02:10    106s] LayerId::1 widthSet size::1
[05/15 07:02:10    106s] LayerId::2 widthSet size::1
[05/15 07:02:10    106s] LayerId::3 widthSet size::1
[05/15 07:02:10    106s] LayerId::4 widthSet size::1
[05/15 07:02:10    106s] LayerId::5 widthSet size::1
[05/15 07:02:10    106s] LayerId::6 widthSet size::1
[05/15 07:02:10    106s] LayerId::7 widthSet size::1
[05/15 07:02:10    106s] LayerId::8 widthSet size::1
[05/15 07:02:10    106s] LayerId::9 widthSet size::1
[05/15 07:02:10    106s] LayerId::10 widthSet size::1
[05/15 07:02:10    106s] LayerId::11 widthSet size::1
[05/15 07:02:10    106s] Updating RC grid for preRoute extraction ...
[05/15 07:02:10    106s] eee: pegSigSF::1.070000
[05/15 07:02:10    106s] Initializing multi-corner resistance tables ...
[05/15 07:02:10    106s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:02:10    106s] eee: l::2 avDens::0.017447 usedTrk::519.115496 availTrk::29754.000000 sigTrk::519.115496
[05/15 07:02:10    106s] eee: l::3 avDens::0.010144 usedTrk::211.812280 availTrk::20880.000000 sigTrk::211.812280
[05/15 07:02:10    106s] eee: l::4 avDens::0.013302 usedTrk::334.364034 availTrk::25137.000000 sigTrk::334.364034
[05/15 07:02:10    106s] eee: l::5 avDens::0.011916 usedTrk::173.738889 availTrk::14580.000000 sigTrk::173.738889
[05/15 07:02:10    106s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:02:10    106s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:10    106s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:10    106s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:10    106s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:10    106s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:10    106s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:10    106s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 2.500000 ;
[05/15 07:02:10    106s] #Successfully loaded pre-route RC model
[05/15 07:02:10    106s] #Enabled timing driven Line Assignment.
[05/15 07:02:10    106s] ### Time Record (Line Assignment) is installed.
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #Begin Line Assignment ...
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #Begin build data ...
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #Distribution of nets:
[05/15 07:02:10    106s] #       14 ( 0         pin),     15 ( 1         pin),    772 ( 2         pin),
[05/15 07:02:10    106s] #      667 ( 3         pin),    135 ( 4         pin),    172 ( 5         pin),
[05/15 07:02:10    106s] #       30 ( 6         pin),     30 ( 7         pin),     17 ( 8         pin),
[05/15 07:02:10    106s] #       28 ( 9         pin),     55 (10-19      pin),      1 (20-29      pin),
[05/15 07:02:10    106s] #        1 (30-39      pin),      2 (60-69      pin),      4 (80-89      pin),
[05/15 07:02:10    106s] #        1 (90-99      pin),      5 (100-199    pin),      0 (>=2000     pin).
[05/15 07:02:10    106s] #Total: 1949 nets, 21 fully global routed, 22 clocks, 1 tie-net,
[05/15 07:02:10    106s] #       22 nets have extra space, 22 nets have layer range, 22 nets have weight,
[05/15 07:02:10    106s] #       22 nets have avoid detour, 22 nets have priority.
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #Nets in 1 layer range:
[05/15 07:02:10    106s] #   (Metal3, Metal4) :       22 ( 1.1%)
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #22 nets selected.
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[05/15 07:02:10    106s] #
[05/15 07:02:10    106s] #Net length summary:
[05/15 07:02:10    106s] #Layer     H-Len   V-Len         Total       #Up-Via
[05/15 07:02:10    106s] #---------------------------------------------------
[05/15 07:02:10    106s] #Metal1        0       0       0(  0%)     697( 23%)
[05/15 07:02:10    106s] #Metal2        0     652     652( 14%)    1978( 65%)
[05/15 07:02:10    106s] #Metal3     2302       0    2302( 49%)     376( 12%)
[05/15 07:02:10    106s] #Metal4        0    1661    1661( 35%)       4(  0%)
[05/15 07:02:10    106s] #Metal5      102       0     102(  2%)       0(  0%)
[05/15 07:02:10    106s] #Metal6        0       0       0(  0%)       0(  0%)
[05/15 07:02:10    106s] #Metal7        0       0       0(  0%)       0(  0%)
[05/15 07:02:10    106s] #Metal8        0       0       0(  0%)       0(  0%)
[05/15 07:02:10    106s] #Metal9        0       0       0(  0%)       0(  0%)
[05/15 07:02:10    106s] #Metal10       0       0       0(  0%)       0(  0%)
[05/15 07:02:10    106s] #Metal11       0       0       0(  0%)       0(  0%)
[05/15 07:02:10    106s] #---------------------------------------------------
[05/15 07:02:10    106s] #           2404    2313    4718          3055      
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #Net length and overlap summary:
[05/15 07:02:11    106s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[05/15 07:02:11    106s] #-----------------------------------------------------------------------------------------------
[05/15 07:02:11    106s] #Metal1        0       0       0(  0%)     697( 37%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal2        0     745     745( 16%)     896( 47%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal3     2276       0    2276( 48%)     305( 16%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal4        0    1628    1628( 34%)       4(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal5      103       0     103(  2%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[05/15 07:02:11    106s] #-----------------------------------------------------------------------------------------------
[05/15 07:02:11    106s] #           2379    2373    4753          1902             0            0              0        
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #Line Assignment statistics:
[05/15 07:02:11    106s] #Cpu time = 00:00:00
[05/15 07:02:11    106s] #Elapsed time = 00:00:00
[05/15 07:02:11    106s] #Increased memory = -1.78 (MB)
[05/15 07:02:11    106s] #Total memory = 1377.55 (MB)
[05/15 07:02:11    106s] #Peak memory = 1403.56 (MB)
[05/15 07:02:11    106s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #Begin assignment summary ...
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #  Total number of segments             = 1243
[05/15 07:02:11    106s] #  Total number of overlap segments     =    0 (  0.0%)
[05/15 07:02:11    106s] #  Total number of assigned segments    =  527 ( 42.4%)
[05/15 07:02:11    106s] #  Total number of shifted segments     =   21 (  1.7%)
[05/15 07:02:11    106s] #  Average movement of shifted segments =    7.57 tracks
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #  Total number of overlaps             =    0
[05/15 07:02:11    106s] #  Total length of overlaps             =    0 um
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #End assignment summary.
[05/15 07:02:11    106s] ### Time Record (Line Assignment) is uninstalled.
[05/15 07:02:11    106s] #Wire/Via statistics after line assignment ...
[05/15 07:02:11    106s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:02:11    106s] #Total wire length = 4588 um.
[05/15 07:02:11    106s] #Total half perimeter of net bounding box = 2998 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal1 = 0 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal2 = 580 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal3 = 2277 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal4 = 1628 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal5 = 103 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:02:11    106s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:02:11    106s] #Total number of vias = 1902
[05/15 07:02:11    106s] #Up-Via Summary (total 1902):
[05/15 07:02:11    106s] #           
[05/15 07:02:11    106s] #-----------------------
[05/15 07:02:11    106s] # Metal1            697
[05/15 07:02:11    106s] # Metal2            896
[05/15 07:02:11    106s] # Metal3            305
[05/15 07:02:11    106s] # Metal4              4
[05/15 07:02:11    106s] #-----------------------
[05/15 07:02:11    106s] #                  1902 
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #Routing data preparation, pin analysis, line assignment statistics:
[05/15 07:02:11    106s] #Cpu time = 00:00:08
[05/15 07:02:11    106s] #Elapsed time = 00:00:08
[05/15 07:02:11    106s] #Increased memory = 28.21 (MB)
[05/15 07:02:11    106s] #Total memory = 1376.04 (MB)
[05/15 07:02:11    106s] #Peak memory = 1403.56 (MB)
[05/15 07:02:11    106s] #RTESIG:78da95924f4fc3300cc539f329ac6c872231a89da47f0e5c90b8029a806b55daacaa4813
[05/15 07:02:11    106s] #       94a4a07d7b22e03234a5ece8e427fb3dfbadd62f775b608457481b8f79d120dc6f0911a9
[05/15 07:02:11    106s] #       da1071794dd8c4afe75b76be5a3f3c3e113068bd1f07d34cb657379db6dd1b84711acdf0
[05/15 07:02:11    106s] #       f3820c321f5cac2f61f6ca815721c4eae2b74109c1cd0ab2576bf551027905bb56fb1443
[05/15 07:02:11    106s] #       9c8072c84613d4a0dc71a62a0efbf47bd34e6307bddab5b30e7f704e7c49999405b060df
[05/15 07:02:11    106s] #       adb6c31eb48d963f47a7d286eb62d90ee6b538189e968a989727e14827e1a28c36231f8d
[05/15 07:02:11    106s] #       29334fc725532e172f597209ecdb7cb2552938a04c5f132be4c03e787ad9580904e6436b
[05/15 07:02:11    106s] #       fad6f5c9a195885936d624a5515e2ca68290c4726031067f19e2c57fa03a059d7d0190c2
[05/15 07:02:11    106s] #       311f
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #Skip comparing routing design signature in db-snapshot flow
[05/15 07:02:11    106s] ### Time Record (Detail Routing) is installed.
[05/15 07:02:11    106s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 07:02:11    106s] #
[05/15 07:02:11    106s] #Start Detail Routing..
[05/15 07:02:11    106s] #start initial detail routing ...
[05/15 07:02:11    106s] ### Design has 23 dirty nets
[05/15 07:02:11    106s] #   Improving pin accessing ...
[05/15 07:02:11    106s] #    elapsed time = 00:00:00, memory = 1398.32 (MB)
[05/15 07:02:13    108s] #   Improving pin accessing ...
[05/15 07:02:13    108s] #    elapsed time = 00:00:02, memory = 1414.04 (MB)
[05/15 07:02:13    108s] #   Improving pin accessing ...
[05/15 07:02:13    108s] #    elapsed time = 00:00:02, memory = 1414.23 (MB)
[05/15 07:02:14    110s] #   Improving pin accessing ...
[05/15 07:02:14    110s] #    elapsed time = 00:00:03, memory = 1415.43 (MB)
[05/15 07:02:14    110s] #   Improving pin accessing ...
[05/15 07:02:14    110s] #    elapsed time = 00:00:03, memory = 1415.48 (MB)
[05/15 07:02:14    110s] #   Improving pin accessing ...
[05/15 07:02:14    110s] #    elapsed time = 00:00:03, memory = 1415.40 (MB)
[05/15 07:02:16    112s] #   Improving pin accessing ...
[05/15 07:02:16    112s] #    elapsed time = 00:00:05, memory = 1415.78 (MB)
[05/15 07:02:16    112s] #   Improving pin accessing ...
[05/15 07:02:16    112s] #    elapsed time = 00:00:05, memory = 1415.89 (MB)
[05/15 07:02:17    113s] #   Improving pin accessing ...
[05/15 07:02:17    113s] #    elapsed time = 00:00:06, memory = 1414.56 (MB)
[05/15 07:02:17    113s] #   Improving pin accessing ...
[05/15 07:02:17    113s] #    elapsed time = 00:00:06, memory = 1414.56 (MB)
[05/15 07:02:17    113s] ### Routing stats: routing = 2.78% drc-check-only = 1.80%
[05/15 07:02:17    113s] #   number of violations = 0
[05/15 07:02:17    113s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1384.10 (MB), peak = 1415.91 (MB)
[05/15 07:02:17    113s] #Complete Detail Routing.
[05/15 07:02:17    113s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:02:17    113s] #Total wire length = 4883 um.
[05/15 07:02:17    113s] #Total half perimeter of net bounding box = 2998 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal1 = 0 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal2 = 382 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal3 = 2504 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal4 = 1895 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal5 = 103 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal6 = 0 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal7 = 0 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:02:17    113s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:02:17    113s] #Total number of vias = 1822
[05/15 07:02:17    113s] #Up-Via Summary (total 1822):
[05/15 07:02:17    113s] #           
[05/15 07:02:17    113s] #-----------------------
[05/15 07:02:17    113s] # Metal1            697
[05/15 07:02:17    113s] # Metal2            634
[05/15 07:02:17    113s] # Metal3            487
[05/15 07:02:17    113s] # Metal4              4
[05/15 07:02:17    113s] #-----------------------
[05/15 07:02:17    113s] #                  1822 
[05/15 07:02:17    113s] #
[05/15 07:02:17    113s] #Total number of DRC violations = 0
[05/15 07:02:17    113s] ### Time Record (Detail Routing) is uninstalled.
[05/15 07:02:17    113s] #Cpu time = 00:00:06
[05/15 07:02:17    113s] #Elapsed time = 00:00:06
[05/15 07:02:17    113s] #Increased memory = 8.08 (MB)
[05/15 07:02:17    113s] #Total memory = 1384.12 (MB)
[05/15 07:02:17    113s] #Peak memory = 1415.91 (MB)
[05/15 07:02:17    113s] #Skip updating routing design signature in db-snapshot flow
[05/15 07:02:17    113s] #detailRoute Statistics:
[05/15 07:02:17    113s] #Cpu time = 00:00:06
[05/15 07:02:17    113s] #Elapsed time = 00:00:06
[05/15 07:02:17    113s] #Increased memory = 8.09 (MB)
[05/15 07:02:17    113s] #Total memory = 1384.13 (MB)
[05/15 07:02:17    113s] #Peak memory = 1415.91 (MB)
[05/15 07:02:17    113s] ### Time Record (DB Export) is installed.
[05/15 07:02:17    113s] ### export design design signature (11): route=385789488 fixed_route=1504855465 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1980762138 dirty_area=0 del_dirty_area=0 cell=1336133784 placement=1469886637 pin_access=2098833175 inst_pattern=1
[05/15 07:02:17    113s] #	no debugging net set
[05/15 07:02:17    113s] ### Time Record (DB Export) is uninstalled.
[05/15 07:02:17    113s] ### Time Record (Post Callback) is installed.
[05/15 07:02:17    113s] ### Time Record (Post Callback) is uninstalled.
[05/15 07:02:17    113s] #
[05/15 07:02:17    113s] #globalDetailRoute statistics:
[05/15 07:02:17    113s] #Cpu time = 00:00:14
[05/15 07:02:17    113s] #Elapsed time = 00:00:15
[05/15 07:02:17    113s] #Increased memory = 38.07 (MB)
[05/15 07:02:17    113s] #Total memory = 1385.05 (MB)
[05/15 07:02:17    113s] #Peak memory = 1415.91 (MB)
[05/15 07:02:17    113s] #Number of warnings = 25
[05/15 07:02:17    113s] #Total number of warnings = 42
[05/15 07:02:17    113s] #Number of fails = 0
[05/15 07:02:17    113s] #Total number of fails = 0
[05/15 07:02:17    113s] #Complete globalDetailRoute on Thu May 15 07:02:17 2025
[05/15 07:02:17    113s] #
[05/15 07:02:17    113s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2098833175 inst_pattern=1
[05/15 07:02:17    113s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 07:02:17    113s] ### 
[05/15 07:02:17    113s] ###   Scalability Statistics
[05/15 07:02:17    113s] ### 
[05/15 07:02:17    113s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:02:17    113s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/15 07:02:17    113s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:02:17    113s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 07:02:17    113s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 07:02:17    113s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/15 07:02:17    113s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/15 07:02:17    113s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 07:02:17    113s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[05/15 07:02:17    113s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/15 07:02:17    113s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[05/15 07:02:17    113s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[05/15 07:02:17    113s] ###   Entire Command                |        00:00:14|        00:00:15|             1.0|
[05/15 07:02:17    113s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:02:17    113s] ### 
[05/15 07:02:17    113s] % End globalDetailRoute (date=05/15 07:02:17, total cpu=0:00:14.3, real=0:00:14.0, peak res=1415.9M, current mem=1384.7M)
[05/15 07:02:17    113s]         NanoRoute done. (took cpu=0:00:14.4 real=0:00:14.8)
[05/15 07:02:17    113s]       Clock detailed routing done.
[05/15 07:02:17    113s] Skipping check of guided vs. routed net lengths.
[05/15 07:02:17    113s] Set FIXED routing status on 21 net(s)
[05/15 07:02:17    113s] Set FIXED placed status on 20 instance(s)
[05/15 07:02:17    113s]       Route Remaining Unrouted Nets...
[05/15 07:02:17    113s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/15 07:02:17    113s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1640.2M, EPOCH TIME: 1747306937.829194
[05/15 07:02:17    113s] All LLGs are deleted
[05/15 07:02:17    113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1640.2M, EPOCH TIME: 1747306937.829343
[05/15 07:02:17    113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1640.2M, EPOCH TIME: 1747306937.830186
[05/15 07:02:17    113s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1640.2M, EPOCH TIME: 1747306937.830435
[05/15 07:02:17    113s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=1640.2M
[05/15 07:02:17    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=1640.2M
[05/15 07:02:17    113s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1640.24 MB )
[05/15 07:02:17    113s] (I)      ==================== Layers =====================
[05/15 07:02:17    113s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:17    113s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:02:17    113s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:17    113s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:02:17    113s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:02:17    113s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:17    113s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:02:17    113s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:02:17    113s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:02:17    113s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:02:17    113s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:02:17    113s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:02:17    113s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:02:17    113s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:02:17    113s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:02:17    113s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:02:17    113s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:02:17    113s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:02:17    113s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:02:17    113s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:02:17    113s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:17    113s] (I)      Started Import and model ( Curr Mem: 1640.24 MB )
[05/15 07:02:17    113s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:17    113s] (I)      == Non-default Options ==
[05/15 07:02:17    113s] (I)      Maximum routing layer                              : 11
[05/15 07:02:17    113s] (I)      Number of threads                                  : 1
[05/15 07:02:17    113s] (I)      Method to set GCell size                           : row
[05/15 07:02:17    113s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:02:17    113s] (I)      Use row-based GCell size
[05/15 07:02:17    113s] (I)      Use row-based GCell align
[05/15 07:02:17    113s] (I)      layer 0 area = 80000
[05/15 07:02:17    113s] (I)      layer 1 area = 80000
[05/15 07:02:17    113s] (I)      layer 2 area = 80000
[05/15 07:02:17    113s] (I)      layer 3 area = 80000
[05/15 07:02:17    113s] (I)      layer 4 area = 80000
[05/15 07:02:17    113s] (I)      layer 5 area = 80000
[05/15 07:02:17    113s] (I)      layer 6 area = 80000
[05/15 07:02:17    113s] (I)      layer 7 area = 80000
[05/15 07:02:17    113s] (I)      layer 8 area = 80000
[05/15 07:02:17    113s] (I)      layer 9 area = 400000
[05/15 07:02:17    113s] (I)      layer 10 area = 400000
[05/15 07:02:17    113s] (I)      GCell unit size   : 3420
[05/15 07:02:17    113s] (I)      GCell multiplier  : 1
[05/15 07:02:17    113s] (I)      GCell row height  : 3420
[05/15 07:02:17    113s] (I)      Actual row height : 3420
[05/15 07:02:17    113s] (I)      GCell align ref   : 616000 616420
[05/15 07:02:17    113s] [NR-eGR] Track table information for default rule: 
[05/15 07:02:17    113s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:02:17    113s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:02:17    113s] (I)      ================== Default via ===================
[05/15 07:02:17    113s] (I)      +----+------------------+------------------------+
[05/15 07:02:17    113s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 07:02:17    113s] (I)      +----+------------------+------------------------+
[05/15 07:02:17    113s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 07:02:17    113s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 07:02:17    113s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 07:02:17    113s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 07:02:17    113s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 07:02:17    113s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 07:02:17    113s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 07:02:17    113s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 07:02:17    113s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 07:02:17    113s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 07:02:17    113s] (I)      +----+------------------+------------------------+
[05/15 07:02:17    113s] [NR-eGR] Read 2906 PG shapes
[05/15 07:02:17    113s] [NR-eGR] Read 0 clock shapes
[05/15 07:02:17    113s] [NR-eGR] Read 0 other shapes
[05/15 07:02:17    113s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:02:17    113s] [NR-eGR] #Instance Blockages : 640
[05/15 07:02:17    113s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:02:17    113s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:02:17    113s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:02:17    113s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:02:17    113s] [NR-eGR] #Other Blockages    : 0
[05/15 07:02:17    113s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:02:17    113s] [NR-eGR] Num Prerouted Nets = 21  Num Prerouted Wires = 1893
[05/15 07:02:17    113s] [NR-eGR] Read 1917 nets ( ignored 21 )
[05/15 07:02:17    113s] (I)      early_global_route_priority property id does not exist.
[05/15 07:02:17    113s] (I)      Read Num Blocks=3546  Num Prerouted Wires=1893  Num CS=0
[05/15 07:02:17    113s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 883
[05/15 07:02:17    113s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 889
[05/15 07:02:18    113s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 119
[05/15 07:02:18    113s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 2
[05/15 07:02:18    113s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:02:18    113s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:02:18    113s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:02:18    113s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:02:18    113s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:02:18    113s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:02:18    113s] (I)      Number of ignored nets                =     21
[05/15 07:02:18    113s] (I)      Number of connected nets              =      0
[05/15 07:02:18    113s] (I)      Number of fixed nets                  =     21.  Ignored: Yes
[05/15 07:02:18    113s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 07:02:18    113s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:02:18    113s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:02:18    113s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:02:18    113s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:02:18    113s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:02:18    113s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:02:18    113s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:02:18    113s] (I)      Ndr track 0 does not exist
[05/15 07:02:18    113s] (I)      Ndr track 0 does not exist
[05/15 07:02:18    113s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:02:18    113s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:02:18    113s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:02:18    113s] (I)      Site width          :   400  (dbu)
[05/15 07:02:18    113s] (I)      Row height          :  3420  (dbu)
[05/15 07:02:18    113s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:02:18    113s] (I)      GCell width         :  3420  (dbu)
[05/15 07:02:18    113s] (I)      GCell height        :  3420  (dbu)
[05/15 07:02:18    113s] (I)      Grid                :   585   550    11
[05/15 07:02:18    113s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:02:18    113s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:02:18    113s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:02:18    113s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:02:18    113s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:02:18    113s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:02:18    113s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:02:18    113s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:02:18    113s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:02:18    113s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:02:18    113s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:02:18    113s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:02:18    113s] (I)      --------------------------------------------------------
[05/15 07:02:18    113s] 
[05/15 07:02:18    113s] [NR-eGR] ============ Routing rule table ============
[05/15 07:02:18    113s] [NR-eGR] Rule id: 0  Nets: 0
[05/15 07:02:18    113s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:02:18    113s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:02:18    113s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:02:18    113s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:02:18    113s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:02:18    113s] [NR-eGR] Rule id: 1  Nets: 1875
[05/15 07:02:18    113s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:02:18    113s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:02:18    113s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:02:18    113s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:02:18    113s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:02:18    113s] [NR-eGR] ========================================
[05/15 07:02:18    113s] [NR-eGR] 
[05/15 07:02:18    113s] (I)      =============== Blocked Tracks ===============
[05/15 07:02:18    113s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:18    113s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:02:18    113s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:18    113s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:02:18    113s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:02:18    113s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:02:18    113s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:02:18    113s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:02:18    113s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:02:18    113s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:02:18    113s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:02:18    113s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:02:18    113s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:02:18    113s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:02:18    113s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:18    113s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.38 sec, Curr Mem: 1683.90 MB )
[05/15 07:02:18    113s] (I)      Reset routing kernel
[05/15 07:02:18    113s] (I)      Started Global Routing ( Curr Mem: 1683.90 MB )
[05/15 07:02:18    113s] (I)      totalPins=6825  totalGlobalPin=6751 (98.92%)
[05/15 07:02:18    113s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:02:18    113s] [NR-eGR] Layer group 1: route 1875 net(s) in layer range [2, 11]
[05/15 07:02:18    113s] (I)      
[05/15 07:02:18    113s] (I)      ============  Phase 1a Route ============
[05/15 07:02:18    113s] (I)      Usage: 16553 = (8920 H, 7633 V) = (0.07% H, 0.06% V) = (1.525e+04um H, 1.305e+04um V)
[05/15 07:02:18    113s] (I)      
[05/15 07:02:18    113s] (I)      ============  Phase 1b Route ============
[05/15 07:02:18    113s] (I)      Usage: 16553 = (8920 H, 7633 V) = (0.07% H, 0.06% V) = (1.525e+04um H, 1.305e+04um V)
[05/15 07:02:18    113s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.830563e+04um
[05/15 07:02:18    113s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:02:18    113s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:02:18    113s] (I)      
[05/15 07:02:18    113s] (I)      ============  Phase 1c Route ============
[05/15 07:02:18    113s] (I)      Usage: 16553 = (8920 H, 7633 V) = (0.07% H, 0.06% V) = (1.525e+04um H, 1.305e+04um V)
[05/15 07:02:18    113s] (I)      
[05/15 07:02:18    113s] (I)      ============  Phase 1d Route ============
[05/15 07:02:18    113s] (I)      Usage: 16553 = (8920 H, 7633 V) = (0.07% H, 0.06% V) = (1.525e+04um H, 1.305e+04um V)
[05/15 07:02:18    113s] (I)      
[05/15 07:02:18    113s] (I)      ============  Phase 1e Route ============
[05/15 07:02:18    113s] (I)      Usage: 16553 = (8920 H, 7633 V) = (0.07% H, 0.06% V) = (1.525e+04um H, 1.305e+04um V)
[05/15 07:02:18    113s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.830563e+04um
[05/15 07:02:18    113s] (I)      
[05/15 07:02:18    113s] (I)      ============  Phase 1l Route ============
[05/15 07:02:18    113s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:02:18    113s] (I)      Layer  2:    2621512      9961         0      104421     2641540    ( 3.80%) 
[05/15 07:02:18    113s] (I)      Layer  3:    2839115     12786         0       37791     2853009    ( 1.31%) 
[05/15 07:02:18    113s] (I)      Layer  4:    2592119      4153         0      116519     2629441    ( 4.24%) 
[05/15 07:02:18    113s] (I)      Layer  5:    2838484       663         0       41679     2849121    ( 1.44%) 
[05/15 07:02:18    113s] (I)      Layer  6:    2743394         0         0           0     2745961    ( 0.00%) 
[05/15 07:02:18    113s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:02:18    113s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:02:18    113s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:02:18    113s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:02:18    113s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:02:18    113s] (I)      Total:      24409782     27563         0      300680    24501064    ( 1.21%) 
[05/15 07:02:18    114s] (I)      
[05/15 07:02:18    114s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:02:18    114s] [NR-eGR]                        OverCon            
[05/15 07:02:18    114s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:02:18    114s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:02:18    114s] [NR-eGR] ----------------------------------------------
[05/15 07:02:18    114s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR] ----------------------------------------------
[05/15 07:02:18    114s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:02:18    114s] [NR-eGR] 
[05/15 07:02:18    114s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.31 sec, Curr Mem: 1686.36 MB )
[05/15 07:02:18    114s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:02:18    114s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:02:18    114s] (I)      ============= Track Assignment ============
[05/15 07:02:18    114s] (I)      Started Track Assignment (1T) ( Curr Mem: 1686.36 MB )
[05/15 07:02:18    114s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:02:18    114s] (I)      Run Multi-thread track assignment
[05/15 07:02:18    114s] (I)      Finished Track Assignment (1T) ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 1698.98 MB )
[05/15 07:02:18    114s] (I)      Started Export ( Curr Mem: 1698.98 MB )
[05/15 07:02:18    114s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:02:18    114s] [NR-eGR] ------------------------------------
[05/15 07:02:18    114s] [NR-eGR]  Metal1   (1H)             0   7506 
[05/15 07:02:18    114s] [NR-eGR]  Metal2   (2V)         13161  10713 
[05/15 07:02:18    114s] [NR-eGR]  Metal3   (3H)         17206    878 
[05/15 07:02:18    114s] [NR-eGR]  Metal4   (4V)          3317     81 
[05/15 07:02:18    114s] [NR-eGR]  Metal5   (5H)           936      0 
[05/15 07:02:18    114s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:02:18    114s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:02:18    114s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:02:18    114s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:02:18    114s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:02:18    114s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:02:18    114s] [NR-eGR] ------------------------------------
[05/15 07:02:18    114s] [NR-eGR]           Total        34620  19178 
[05/15 07:02:18    114s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:18    114s] [NR-eGR] Total half perimeter of net bounding box: 27133um
[05/15 07:02:18    114s] [NR-eGR] Total length: 34620um, number of vias: 19178
[05/15 07:02:18    114s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:18    114s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[05/15 07:02:18    114s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:18    114s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1698.98 MB )
[05/15 07:02:18    114s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.99 sec, Real: 1.10 sec, Curr Mem: 1657.98 MB )
[05/15 07:02:18    114s] (I)      ==================================== Runtime Summary =====================================
[05/15 07:02:18    114s] (I)       Step                                         %      Start     Finish      Real       CPU 
[05/15 07:02:18    114s] (I)      ------------------------------------------------------------------------------------------
[05/15 07:02:18    114s] (I)       Early Global Route kernel              100.00%  80.69 sec  81.79 sec  1.10 sec  0.99 sec 
[05/15 07:02:18    114s] (I)       +-Import and model                      34.49%  80.70 sec  81.08 sec  0.38 sec  0.36 sec 
[05/15 07:02:18    114s] (I)       | +-Create place DB                      1.07%  80.70 sec  80.71 sec  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | +-Import place data                  1.05%  80.70 sec  80.71 sec  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | | +-Read instances and placement     0.30%  80.70 sec  80.70 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | +-Read nets                        0.70%  80.70 sec  80.71 sec  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | +-Create route DB                     27.80%  80.71 sec  81.02 sec  0.31 sec  0.30 sec 
[05/15 07:02:18    114s] (I)       | | +-Import route data (1T)            27.72%  80.71 sec  81.02 sec  0.30 sec  0.30 sec 
[05/15 07:02:18    114s] (I)       | | | +-Read blockages ( Layer 2-11 )    0.22%  80.71 sec  80.72 sec  0.00 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | | | +-Read routing blockages         0.00%  80.71 sec  80.71 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | | +-Read instance blockages        0.06%  80.71 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | | +-Read PG blockages              0.04%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | | +-Read clock blockages           0.00%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | | +-Read other blockages           0.00%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | | +-Read halo blockages            0.00%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | | +-Read boundary cut boxes        0.00%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | +-Read blackboxes                  0.00%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | +-Read prerouted                   0.08%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | +-Read unlegalized nets            0.03%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | +-Read nets                        0.23%  80.72 sec  80.72 sec  0.00 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | | +-Set up via pillars               0.00%  80.72 sec  80.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | +-Initialize 3D grid graph         1.85%  80.72 sec  80.74 sec  0.02 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | | +-Model blockage capacity         24.84%  80.74 sec  81.02 sec  0.27 sec  0.27 sec 
[05/15 07:02:18    114s] (I)       | | | | +-Initialize 3D capacity        23.46%  80.74 sec  81.00 sec  0.26 sec  0.25 sec 
[05/15 07:02:18    114s] (I)       | +-Read aux data                        0.00%  81.02 sec  81.02 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | +-Others data preparation              0.16%  81.02 sec  81.02 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | +-Create route kernel                  5.34%  81.02 sec  81.08 sec  0.06 sec  0.05 sec 
[05/15 07:02:18    114s] (I)       +-Global Routing                        28.10%  81.08 sec  81.39 sec  0.31 sec  0.24 sec 
[05/15 07:02:18    114s] (I)       | +-Initialization                       0.26%  81.08 sec  81.08 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | +-Net group 1                         15.05%  81.08 sec  81.25 sec  0.17 sec  0.12 sec 
[05/15 07:02:18    114s] (I)       | | +-Generate topology                  0.22%  81.08 sec  81.08 sec  0.00 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | +-Phase 1a                           1.24%  81.13 sec  81.14 sec  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | | +-Pattern routing (1T)             0.76%  81.13 sec  81.14 sec  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | | +-Add via demand to 2D             0.43%  81.14 sec  81.14 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | +-Phase 1b                           1.32%  81.14 sec  81.16 sec  0.01 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | +-Phase 1c                           0.00%  81.16 sec  81.16 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | +-Phase 1d                           0.00%  81.16 sec  81.16 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | +-Phase 1e                           0.12%  81.16 sec  81.16 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | | +-Route legalization               0.00%  81.16 sec  81.16 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | | +-Phase 1l                           8.00%  81.16 sec  81.25 sec  0.09 sec  0.06 sec 
[05/15 07:02:18    114s] (I)       | | | +-Layer assignment (1T)            4.94%  81.19 sec  81.25 sec  0.05 sec  0.03 sec 
[05/15 07:02:18    114s] (I)       | +-Clean cong LA                        0.00%  81.25 sec  81.25 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       +-Export 3D cong map                    13.38%  81.39 sec  81.54 sec  0.15 sec  0.15 sec 
[05/15 07:02:18    114s] (I)       | +-Export 2D cong map                   1.47%  81.52 sec  81.54 sec  0.02 sec  0.02 sec 
[05/15 07:02:18    114s] (I)       +-Extract Global 3D Wires                0.05%  81.54 sec  81.54 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       +-Track Assignment (1T)                 18.57%  81.54 sec  81.74 sec  0.20 sec  0.19 sec 
[05/15 07:02:18    114s] (I)       | +-Initialization                       0.01%  81.54 sec  81.54 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       | +-Track Assignment Kernel             18.43%  81.54 sec  81.74 sec  0.20 sec  0.19 sec 
[05/15 07:02:18    114s] (I)       | +-Free Memory                          0.00%  81.74 sec  81.74 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       +-Export                                 3.49%  81.74 sec  81.78 sec  0.04 sec  0.04 sec 
[05/15 07:02:18    114s] (I)       | +-Export DB wires                      1.44%  81.74 sec  81.76 sec  0.02 sec  0.02 sec 
[05/15 07:02:18    114s] (I)       | | +-Export all nets                    1.07%  81.74 sec  81.76 sec  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | | +-Set wire vias                      0.24%  81.76 sec  81.76 sec  0.00 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | +-Report wirelength                    1.14%  81.76 sec  81.77 sec  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | +-Update net boxes                     0.56%  81.77 sec  81.78 sec  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)       | +-Update timing                        0.00%  81.78 sec  81.78 sec  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)       +-Postprocess design                     0.49%  81.78 sec  81.79 sec  0.01 sec  0.00 sec 
[05/15 07:02:18    114s] (I)      ===================== Summary by functions =====================
[05/15 07:02:18    114s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:02:18    114s] (I)      ----------------------------------------------------------------
[05/15 07:02:18    114s] (I)        0  Early Global Route kernel      100.00%  1.10 sec  0.99 sec 
[05/15 07:02:18    114s] (I)        1  Import and model                34.49%  0.38 sec  0.36 sec 
[05/15 07:02:18    114s] (I)        1  Global Routing                  28.10%  0.31 sec  0.24 sec 
[05/15 07:02:18    114s] (I)        1  Track Assignment (1T)           18.57%  0.20 sec  0.19 sec 
[05/15 07:02:18    114s] (I)        1  Export 3D cong map              13.38%  0.15 sec  0.15 sec 
[05/15 07:02:18    114s] (I)        1  Export                           3.49%  0.04 sec  0.04 sec 
[05/15 07:02:18    114s] (I)        1  Postprocess design               0.49%  0.01 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        1  Extract Global 3D Wires          0.05%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        2  Create route DB                 27.80%  0.31 sec  0.30 sec 
[05/15 07:02:18    114s] (I)        2  Track Assignment Kernel         18.43%  0.20 sec  0.19 sec 
[05/15 07:02:18    114s] (I)        2  Net group 1                     15.05%  0.17 sec  0.12 sec 
[05/15 07:02:18    114s] (I)        2  Create route kernel              5.34%  0.06 sec  0.05 sec 
[05/15 07:02:18    114s] (I)        2  Export 2D cong map               1.47%  0.02 sec  0.02 sec 
[05/15 07:02:18    114s] (I)        2  Export DB wires                  1.44%  0.02 sec  0.02 sec 
[05/15 07:02:18    114s] (I)        2  Report wirelength                1.14%  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        2  Create place DB                  1.07%  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        2  Update net boxes                 0.56%  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        2  Initialization                   0.27%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        3  Import route data (1T)          27.72%  0.30 sec  0.30 sec 
[05/15 07:02:18    114s] (I)        3  Phase 1l                         8.00%  0.09 sec  0.06 sec 
[05/15 07:02:18    114s] (I)        3  Phase 1b                         1.32%  0.01 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        3  Phase 1a                         1.24%  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        3  Export all nets                  1.07%  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        3  Import place data                1.05%  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        3  Set wire vias                    0.24%  0.00 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        3  Generate topology                0.22%  0.00 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        3  Phase 1e                         0.12%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        4  Model blockage capacity         24.84%  0.27 sec  0.27 sec 
[05/15 07:02:18    114s] (I)        4  Layer assignment (1T)            4.94%  0.05 sec  0.03 sec 
[05/15 07:02:18    114s] (I)        4  Initialize 3D grid graph         1.85%  0.02 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        4  Read nets                        0.93%  0.01 sec  0.02 sec 
[05/15 07:02:18    114s] (I)        4  Pattern routing (1T)             0.76%  0.01 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        4  Add via demand to 2D             0.43%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        4  Read instances and placement     0.30%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        4  Read blockages ( Layer 2-11 )    0.22%  0.00 sec  0.01 sec 
[05/15 07:02:18    114s] (I)        4  Read prerouted                   0.08%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        5  Initialize 3D capacity          23.46%  0.26 sec  0.25 sec 
[05/15 07:02:18    114s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        5  Read PG blockages                0.04%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:02:18    114s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.0 real=0:00:01.1)
[05/15 07:02:18    114s]     Routing using NR in eGR->NR Step done.
[05/15 07:02:18    114s] Net route status summary:
[05/15 07:02:18    114s]   Clock:        22 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=21, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:02:18    114s]   Non-clock:  1927 (unrouted=52, trialRouted=1875, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:02:18    114s] 
[05/15 07:02:18    114s] CCOPT: Done with clock implementation routing.
[05/15 07:02:18    114s] 
[05/15 07:02:18    114s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:16.8 real=0:00:17.6)
[05/15 07:02:18    114s]   Clock implementation routing done.
[05/15 07:02:18    114s]   Leaving CCOpt scope - extractRC...
[05/15 07:02:18    114s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/15 07:02:18    114s] Extraction called for design 'mcs4_pad_frame' of instances=1924 and nets=1949 using extraction engine 'preRoute' .
[05/15 07:02:18    114s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:02:18    114s] RC Extraction called in multi-corner(2) mode.
[05/15 07:02:18    114s] RCMode: PreRoute
[05/15 07:02:18    114s]       RC Corner Indexes            0       1   
[05/15 07:02:18    114s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:02:18    114s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:18    114s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:18    114s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:18    114s] Shrink Factor                : 1.00000
[05/15 07:02:18    114s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:02:18    114s] Using Quantus QRC technology file ...
[05/15 07:02:18    114s] 
[05/15 07:02:18    114s] Trim Metal Layers:
[05/15 07:02:18    114s] LayerId::1 widthSet size::1
[05/15 07:02:18    114s] LayerId::2 widthSet size::1
[05/15 07:02:18    114s] LayerId::3 widthSet size::1
[05/15 07:02:18    114s] LayerId::4 widthSet size::1
[05/15 07:02:18    114s] LayerId::5 widthSet size::1
[05/15 07:02:18    114s] LayerId::6 widthSet size::1
[05/15 07:02:18    114s] LayerId::7 widthSet size::1
[05/15 07:02:18    114s] LayerId::8 widthSet size::1
[05/15 07:02:18    114s] LayerId::9 widthSet size::1
[05/15 07:02:18    114s] LayerId::10 widthSet size::1
[05/15 07:02:18    114s] LayerId::11 widthSet size::1
[05/15 07:02:18    114s] Updating RC grid for preRoute extraction ...
[05/15 07:02:18    114s] eee: pegSigSF::1.070000
[05/15 07:02:18    114s] Initializing multi-corner resistance tables ...
[05/15 07:02:19    114s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:02:19    114s] eee: l::2 avDens::0.034493 usedTrk::1288.769297 availTrk::37363.500000 sigTrk::1288.769297
[05/15 07:02:19    114s] eee: l::3 avDens::0.034004 usedTrk::1218.022224 availTrk::35820.000000 sigTrk::1218.022224
[05/15 07:02:19    114s] eee: l::4 avDens::0.014962 usedTrk::528.328946 availTrk::35311.500000 sigTrk::528.328946
[05/15 07:02:19    114s] eee: l::5 avDens::0.012146 usedTrk::228.458480 availTrk::18810.000000 sigTrk::228.458480
[05/15 07:02:19    114s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:02:19    114s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:19    114s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:19    114s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:19    114s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:19    114s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:19    114s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:19    114s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.075827 ; aWlH: 0.000000 ; Pmax: 0.806900 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:02:19    114s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1650.977M)
[05/15 07:02:19    114s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/15 07:02:19    114s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 07:02:19    114s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 07:02:19    114s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:02:19    114s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:02:19    114s] End AAE Lib Interpolated Model. (MEM=1650.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:19    114s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:19    114s]   Clock DAG stats after routing clock trees:
[05/15 07:02:19    114s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:19    114s]     misc counts      : r=1, pp=0
[05/15 07:02:19    114s]     cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:19    114s]     cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:19    114s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:19    114s]     wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.225pF, total=0.309pF
[05/15 07:02:19    114s]     wire lengths     : top=0.000um, trunk=1518.450um, leaf=3365.020um, total=4883.470um
[05/15 07:02:19    114s]     hp wire lengths  : top=0.000um, trunk=1760.120um, leaf=1479.735um, total=3239.855um
[05/15 07:02:19    114s]   Clock DAG net violations after routing clock trees:
[05/15 07:02:19    114s]     Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 07:02:19    114s]     Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:19    114s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/15 07:02:19    114s]     Trunk : target=0.100ns count=15 avg=0.074ns sd=0.022ns min=0.000ns max=0.093ns {1 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:02:19    114s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.088ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:19    114s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/15 07:02:19    114s]      Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:19    114s]    Logics: PADDI: 1 
[05/15 07:02:19    114s]   Clock DAG hash after routing clock trees: 7201731140770605282 10393680744235426798
[05/15 07:02:19    114s]   Clock DAG hash after routing clock trees: 7201731140770605282 10393680744235426798
[05/15 07:02:19    114s]   Primary reporting skew groups after routing clock trees:
[05/15 07:02:19    114s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:19    114s]         min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:02:19    114s]         max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:02:19    114s]   Skew group summary after routing clock trees:
[05/15 07:02:19    114s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:19    114s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:19    114s]   CCOpt::Phase::Routing done. (took cpu=0:00:17.0 real=0:00:17.9)
[05/15 07:02:19    114s]   CCOpt::Phase::PostConditioning...
[05/15 07:02:19    114s]   Leaving CCOpt scope - Initializing placement interface...
[05/15 07:02:19    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:1698.7M, EPOCH TIME: 1747306939.285883
[05/15 07:02:19    114s] z: 2, totalTracks: 1
[05/15 07:02:19    114s] z: 4, totalTracks: 1
[05/15 07:02:19    114s] z: 6, totalTracks: 1
[05/15 07:02:19    114s] z: 8, totalTracks: 1
[05/15 07:02:19    114s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:19    114s] All LLGs are deleted
[05/15 07:02:19    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1698.7M, EPOCH TIME: 1747306939.290419
[05/15 07:02:19    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1698.7M, EPOCH TIME: 1747306939.290922
[05/15 07:02:19    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1698.7M, EPOCH TIME: 1747306939.291468
[05/15 07:02:19    114s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1698.7M, EPOCH TIME: 1747306939.292894
[05/15 07:02:19    114s] Core basic site is CoreSite
[05/15 07:02:19    114s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1698.7M, EPOCH TIME: 1747306939.319153
[05/15 07:02:19    114s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.012, MEM:1698.7M, EPOCH TIME: 1747306939.330795
[05/15 07:02:19    114s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:02:19    114s] SiteArray: use 1,548,288 bytes
[05/15 07:02:19    114s] SiteArray: current memory after site array memory allocation 1698.7M
[05/15 07:02:19    114s] SiteArray: FP blocked sites are writable
[05/15 07:02:19    114s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:02:19    114s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1698.7M, EPOCH TIME: 1747306939.349731
[05/15 07:02:19    114s] Process 42301 wires and vias for routing blockage and capacity analysis
[05/15 07:02:19    114s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.031, MEM:1698.7M, EPOCH TIME: 1747306939.381148
[05/15 07:02:19    114s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.091, MEM:1698.7M, EPOCH TIME: 1747306939.384310
[05/15 07:02:19    114s] 
[05/15 07:02:19    114s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:19    114s] OPERPROF:     Starting CMU at level 3, MEM:1698.7M, EPOCH TIME: 1747306939.393927
[05/15 07:02:19    114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1698.7M, EPOCH TIME: 1747306939.395694
[05/15 07:02:19    114s] 
[05/15 07:02:19    114s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:02:19    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.105, MEM:1698.7M, EPOCH TIME: 1747306939.396816
[05/15 07:02:19    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1698.7M, EPOCH TIME: 1747306939.396936
[05/15 07:02:19    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1698.7M, EPOCH TIME: 1747306939.397023
[05/15 07:02:19    114s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1698.7MB).
[05/15 07:02:19    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.112, MEM:1698.7M, EPOCH TIME: 1747306939.397763
[05/15 07:02:19    114s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:02:19    114s]   Removing CTS place status from clock tree and sinks.
[05/15 07:02:19    114s]   Removed CTS place status from 20 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[05/15 07:02:19    114s]   Legalizer reserving space for clock trees
[05/15 07:02:19    114s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_sysclk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[05/15 07:02:19    114s]   PostConditioning...
[05/15 07:02:19    114s]     PostConditioning active optimizations:
[05/15 07:02:19    114s]      - DRV fixing with initial upsizing, sizing and buffering
[05/15 07:02:19    114s]      - Skew fixing with sizing
[05/15 07:02:19    114s]     
[05/15 07:02:19    114s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'sysclk' is not routed.
[05/15 07:02:19    114s]     Currently running CTS, using active skew data
[05/15 07:02:19    114s]     Reset bufferability constraints...
[05/15 07:02:19    114s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/15 07:02:19    114s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:19    114s]     PostConditioning Upsizing To Fix DRVs...
[05/15 07:02:19    114s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 7201731140770605282 10393680744235426798
[05/15 07:02:19    114s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% .End AAE Lib Interpolated Model. (MEM=1689.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:19    114s] ..100% 
[05/15 07:02:19    114s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[05/15 07:02:19    114s]       
[05/15 07:02:19    114s]       PRO Statistics: Fix DRVs (initial upsizing):
[05/15 07:02:19    114s]       ============================================
[05/15 07:02:19    114s]       
[05/15 07:02:19    114s]       Cell changes by Net Type:
[05/15 07:02:19    114s]       
[05/15 07:02:19    114s]       -------------------------------------------------------------------------------------------------------------------
[05/15 07:02:19    114s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/15 07:02:19    114s]       -------------------------------------------------------------------------------------------------------------------
[05/15 07:02:19    114s]       top                0                    0           0            0                    0                  0
[05/15 07:02:19    114s]       trunk              0                    0           0            0                    0                  0
[05/15 07:02:19    114s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/15 07:02:19    114s]       -------------------------------------------------------------------------------------------------------------------
[05/15 07:02:19    114s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/15 07:02:19    114s]       -------------------------------------------------------------------------------------------------------------------
[05/15 07:02:19    114s]       
[05/15 07:02:19    114s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/15 07:02:19    114s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/15 07:02:19    114s]       
[05/15 07:02:19    114s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[05/15 07:02:19    114s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:19    114s]         misc counts      : r=1, pp=0
[05/15 07:02:19    114s]         cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:19    114s]         cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:19    114s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:19    114s]         wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.225pF, total=0.309pF
[05/15 07:02:19    114s]         wire lengths     : top=0.000um, trunk=1518.450um, leaf=3365.020um, total=4883.470um
[05/15 07:02:19    114s]         hp wire lengths  : top=0.000um, trunk=1760.120um, leaf=1479.735um, total=3239.855um
[05/15 07:02:19    114s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[05/15 07:02:19    114s]         Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 07:02:19    114s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:19    114s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[05/15 07:02:19    114s]         Trunk : target=0.100ns count=15 avg=0.074ns sd=0.022ns min=0.000ns max=0.093ns {1 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:02:19    114s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.088ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:19    114s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[05/15 07:02:19    114s]          Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:19    114s]        Logics: PADDI: 1 
[05/15 07:02:19    114s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 7201731140770605282 10393680744235426798
[05/15 07:02:19    114s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 7201731140770605282 10393680744235426798
[05/15 07:02:19    114s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[05/15 07:02:19    114s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911], skew [0.007 vs 0.105]
[05/15 07:02:19    114s]             min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:02:19    114s]             max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:02:19    114s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[05/15 07:02:19    114s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911], skew [0.007 vs 0.105]
[05/15 07:02:19    114s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.904, max=2.911], skew [0.007 vs 0.105]
[05/15 07:02:19    114s]       Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:02:19    114s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:02:19    114s]     Recomputing CTS skew targets...
[05/15 07:02:19    114s]     Resolving skew group constraints...
[05/15 07:02:19    114s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[05/15 07:02:19    114s]     Resolving skew group constraints done.
[05/15 07:02:19    114s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:02:19    114s]     PostConditioning Fixing DRVs...
[05/15 07:02:19    114s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 7201731140770605282 10393680744235426798
[05/15 07:02:19    114s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:02:19    115s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[05/15 07:02:19    115s]       
[05/15 07:02:19    115s]       PRO Statistics: Fix DRVs (cell sizing):
[05/15 07:02:19    115s]       =======================================
[05/15 07:02:19    115s]       
[05/15 07:02:19    115s]       Cell changes by Net Type:
[05/15 07:02:19    115s]       
[05/15 07:02:19    115s]       -------------------------------------------------------------------------------------------------------------------
[05/15 07:02:19    115s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/15 07:02:19    115s]       -------------------------------------------------------------------------------------------------------------------
[05/15 07:02:19    115s]       top                0                    0           0            0                    0                  0
[05/15 07:02:19    115s]       trunk              0                    0           0            0                    0                  0
[05/15 07:02:19    115s]       leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/15 07:02:19    115s]       -------------------------------------------------------------------------------------------------------------------
[05/15 07:02:19    115s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/15 07:02:19    115s]       -------------------------------------------------------------------------------------------------------------------
[05/15 07:02:19    115s]       
[05/15 07:02:19    115s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/15 07:02:19    115s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/15 07:02:19    115s]       
[05/15 07:02:19    115s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[05/15 07:02:19    115s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:19    115s]         misc counts      : r=1, pp=0
[05/15 07:02:19    115s]         cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:19    115s]         cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:19    115s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:19    115s]         wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.225pF, total=0.309pF
[05/15 07:02:19    115s]         wire lengths     : top=0.000um, trunk=1518.450um, leaf=3365.020um, total=4883.470um
[05/15 07:02:19    115s]         hp wire lengths  : top=0.000um, trunk=1760.120um, leaf=1479.735um, total=3239.855um
[05/15 07:02:19    115s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[05/15 07:02:19    115s]         Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 07:02:19    115s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:19    115s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[05/15 07:02:19    115s]         Trunk : target=0.100ns count=15 avg=0.074ns sd=0.022ns min=0.000ns max=0.093ns {1 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:02:19    115s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.088ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:19    115s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[05/15 07:02:19    115s]          Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:19    115s]        Logics: PADDI: 1 
[05/15 07:02:19    115s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 7201731140770605282 10393680744235426798
[05/15 07:02:19    115s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 7201731140770605282 10393680744235426798
[05/15 07:02:19    115s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[05/15 07:02:19    115s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911], skew [0.007 vs 0.105]
[05/15 07:02:19    115s]             min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:02:19    115s]             max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:02:19    115s]       Skew group summary after 'PostConditioning Fixing DRVs':
[05/15 07:02:19    115s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911], skew [0.007 vs 0.105]
[05/15 07:02:19    115s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.904, max=2.911], skew [0.007 vs 0.105]
[05/15 07:02:19    115s]       Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:02:19    115s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/15 07:02:19    115s]     Buffering to fix DRVs...
[05/15 07:02:19    115s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/15 07:02:19    115s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/15 07:02:20    115s]     Inserted 0 buffers and inverters.
[05/15 07:02:20    115s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/15 07:02:20    115s]     CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
[05/15 07:02:20    115s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/15 07:02:20    115s]       cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:20    115s]       misc counts      : r=1, pp=0
[05/15 07:02:20    115s]       cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:20    115s]       cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:20    115s]       sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:20    115s]       wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.225pF, total=0.309pF
[05/15 07:02:20    115s]       wire lengths     : top=0.000um, trunk=1518.450um, leaf=3365.020um, total=4883.470um
[05/15 07:02:20    115s]       hp wire lengths  : top=0.000um, trunk=1760.120um, leaf=1479.735um, total=3239.855um
[05/15 07:02:20    115s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/15 07:02:20    115s]       Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 07:02:20    115s]       Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:20    115s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/15 07:02:20    115s]       Trunk : target=0.100ns count=15 avg=0.074ns sd=0.022ns min=0.000ns max=0.093ns {1 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:02:20    115s]       Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.088ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:20    115s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/15 07:02:20    115s]        Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:20    115s]      Logics: PADDI: 1 
[05/15 07:02:20    115s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/15 07:02:20    115s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]           min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:02:20    115s]           max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:02:20    115s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/15 07:02:20    115s]       skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]       skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]     Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.7)
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     Slew Diagnostics: After DRV fixing
[05/15 07:02:20    115s]     ==================================
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     Global Causes:
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     -----
[05/15 07:02:20    115s]     Cause
[05/15 07:02:20    115s]     -----
[05/15 07:02:20    115s]       (empty table)
[05/15 07:02:20    115s]     -----
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     Top 5 overslews:
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     --------------------------------------------------------------------------------
[05/15 07:02:20    115s]     Overslew    Causes                                         Driving Pin
[05/15 07:02:20    115s]     --------------------------------------------------------------------------------
[05/15 07:02:20    115s]     0.002ns     1. Inst already optimally sized (CLKBUFX20)    CTS_ccl_a_buf_00004/Y
[05/15 07:02:20    115s]        -        2. Skew would be damaged                                 -
[05/15 07:02:20    115s]     --------------------------------------------------------------------------------
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     Slew diagnostics counts from the 1 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     ------------------------------------------
[05/15 07:02:20    115s]     Cause                           Occurences
[05/15 07:02:20    115s]     ------------------------------------------
[05/15 07:02:20    115s]     Inst already optimally sized        1
[05/15 07:02:20    115s]     Skew would be damaged               1
[05/15 07:02:20    115s]     ------------------------------------------
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     Violation diagnostics counts from the 2 nodes that have violations:
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     ------------------------------------------------
[05/15 07:02:20    115s]     Cause                                 Occurences
[05/15 07:02:20    115s]     ------------------------------------------------
[05/15 07:02:20    115s]     Sizing not permitted                      1
[05/15 07:02:20    115s]     Inst already optimally sized              1
[05/15 07:02:20    115s]     Skew would be damaged                     1
[05/15 07:02:20    115s]     Cannot buffer as net is dont touch        1
[05/15 07:02:20    115s]     ------------------------------------------------
[05/15 07:02:20    115s]     
[05/15 07:02:20    115s]     PostConditioning Fixing Skew by cell sizing...
[05/15 07:02:20    115s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]       Path optimization required 0 stage delay updates 
[05/15 07:02:20    115s]       Resized 0 clock insts to decrease delay.
[05/15 07:02:20    115s]       Fixing short paths with downsize only
[05/15 07:02:20    115s]       Path optimization required 0 stage delay updates 
[05/15 07:02:20    115s]       Resized 0 clock insts to increase delay.
[05/15 07:02:20    115s]       
[05/15 07:02:20    115s]       PRO Statistics: Fix Skew (cell sizing):
[05/15 07:02:20    115s]       =======================================
[05/15 07:02:20    115s]       
[05/15 07:02:20    115s]       Cell changes by Net Type:
[05/15 07:02:20    115s]       
[05/15 07:02:20    115s]       -------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/15 07:02:20    115s]       -------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]       top                0            0           0            0                    0                0
[05/15 07:02:20    115s]       trunk              0            0           0            0                    0                0
[05/15 07:02:20    115s]       leaf               0            0           0            0                    0                0
[05/15 07:02:20    115s]       -------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]       Total              0            0           0            0                    0                0
[05/15 07:02:20    115s]       -------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]       
[05/15 07:02:20    115s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/15 07:02:20    115s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/15 07:02:20    115s]       
[05/15 07:02:20    115s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[05/15 07:02:20    115s]         cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:20    115s]         misc counts      : r=1, pp=0
[05/15 07:02:20    115s]         cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:20    115s]         cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:20    115s]         sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:20    115s]         wire capacitance : top=0.000pF, trunk=0.085pF, leaf=0.225pF, total=0.309pF
[05/15 07:02:20    115s]         wire lengths     : top=0.000um, trunk=1518.450um, leaf=3365.020um, total=4883.470um
[05/15 07:02:20    115s]         hp wire lengths  : top=0.000um, trunk=1760.120um, leaf=1479.735um, total=3239.855um
[05/15 07:02:20    115s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[05/15 07:02:20    115s]         Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 07:02:20    115s]         Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:20    115s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[05/15 07:02:20    115s]         Trunk : target=0.100ns count=15 avg=0.074ns sd=0.022ns min=0.000ns max=0.093ns {1 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:02:20    115s]         Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.088ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:20    115s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[05/15 07:02:20    115s]          Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:20    115s]        Logics: PADDI: 1 
[05/15 07:02:20    115s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[05/15 07:02:20    115s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]             min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:02:20    115s]             max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:02:20    115s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[05/15 07:02:20    115s]         skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]         skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/15 07:02:20    115s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
[05/15 07:02:20    115s]     Reconnecting optimized routes...
[05/15 07:02:20    115s]     Reset timing graph...
[05/15 07:02:20    115s] Ignoring AAE DB Resetting ...
[05/15 07:02:20    115s]     Reset timing graph done.
[05/15 07:02:20    115s] **WARN: (IMPCCOPT-1304):	Net sysclk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[05/15 07:02:20    115s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:20    115s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[05/15 07:02:20    115s]     Set dirty flag on 0 instances, 0 nets
[05/15 07:02:20    115s]   PostConditioning done.
[05/15 07:02:20    115s] Net route status summary:
[05/15 07:02:20    115s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=21, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:02:20    115s]   Non-clock:  1927 (unrouted=52, trialRouted=1875, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=29, (crossesIlmBoundary AND tooFewTerms=0)])
[05/15 07:02:20    115s]   Update timing and DAG stats after post-conditioning...
[05/15 07:02:20    115s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:20    115s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:02:20    115s] End AAE Lib Interpolated Model. (MEM=1692.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:20    115s]   Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:02:20    115s]   Clock DAG stats after post-conditioning:
[05/15 07:02:20    115s]     cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:20    115s]     misc counts      : r=1, pp=0
[05/15 07:02:20    115s]     cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:20    115s]     cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:20    115s]     sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:20    115s]     wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.225pF, total=0.309pF
[05/15 07:02:20    115s]     wire lengths     : top=0.000um, trunk=1518.450um, leaf=3365.020um, total=4883.470um
[05/15 07:02:20    115s]     hp wire lengths  : top=0.000um, trunk=1760.120um, leaf=1479.735um, total=3239.855um
[05/15 07:02:20    115s]   Clock DAG net violations after post-conditioning:
[05/15 07:02:20    115s]     Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 07:02:20    115s]     Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:20    115s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/15 07:02:20    115s]     Trunk : target=0.100ns count=15 avg=0.074ns sd=0.022ns min=0.000ns max=0.093ns {1 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:02:20    115s]     Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.088ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:20    115s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/15 07:02:20    115s]      Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:20    115s]    Logics: PADDI: 1 
[05/15 07:02:20    115s]   Clock DAG hash after post-conditioning: 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]   Clock DAG hash after post-conditioning: 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]   Primary reporting skew groups after post-conditioning:
[05/15 07:02:20    115s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]         min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:02:20    115s]         max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:02:20    115s]   Skew group summary after post-conditioning:
[05/15 07:02:20    115s]     skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]     skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:20    115s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.1 real=0:00:01.5)
[05/15 07:02:20    115s]   Setting CTS place status to fixed for clock tree and sinks.
[05/15 07:02:20    115s]   numClockCells = 23, numClockCellsFixed = 23, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/15 07:02:20    115s]   Post-balance tidy up or trial balance steps...
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG stats at end of CTS:
[05/15 07:02:20    115s]   ==============================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   ---------------------------------------------------------------
[05/15 07:02:20    115s]   Cell type                     Count    Area         Capacitance
[05/15 07:02:20    115s]   ---------------------------------------------------------------
[05/15 07:02:20    115s]   Buffers                        20         83.448       0.018
[05/15 07:02:20    115s]   Inverters                       0          0.000       0.000
[05/15 07:02:20    115s]   Integrated Clock Gates          0          0.000       0.000
[05/15 07:02:20    115s]   Non-Integrated Clock Gates      0          0.000       0.000
[05/15 07:02:20    115s]   Clock Logic                     1      14400.000       2.387
[05/15 07:02:20    115s]   All                            21      14483.448       2.404
[05/15 07:02:20    115s]   ---------------------------------------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG wire lengths at end of CTS:
[05/15 07:02:20    115s]   =====================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   --------------------
[05/15 07:02:20    115s]   Type     Wire Length
[05/15 07:02:20    115s]   --------------------
[05/15 07:02:20    115s]   Top          0.000
[05/15 07:02:20    115s]   Trunk     1518.450
[05/15 07:02:20    115s]   Leaf      3365.020
[05/15 07:02:20    115s]   Total     4883.470
[05/15 07:02:20    115s]   --------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG hp wire lengths at end of CTS:
[05/15 07:02:20    115s]   ========================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   -----------------------
[05/15 07:02:20    115s]   Type     hp Wire Length
[05/15 07:02:20    115s]   -----------------------
[05/15 07:02:20    115s]   Top            0.000
[05/15 07:02:20    115s]   Trunk       1760.120
[05/15 07:02:20    115s]   Leaf        1479.735
[05/15 07:02:20    115s]   Total       3239.855
[05/15 07:02:20    115s]   -----------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG capacitances at end of CTS:
[05/15 07:02:20    115s]   =====================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   --------------------------------
[05/15 07:02:20    115s]   Type     Gate     Wire     Total
[05/15 07:02:20    115s]   --------------------------------
[05/15 07:02:20    115s]   Top      0.000    0.000    0.000
[05/15 07:02:20    115s]   Trunk    2.404    0.084    2.489
[05/15 07:02:20    115s]   Leaf     0.138    0.225    0.363
[05/15 07:02:20    115s]   Total    2.543    0.309    2.852
[05/15 07:02:20    115s]   --------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG sink capacitances at end of CTS:
[05/15 07:02:20    115s]   ==========================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   --------------------------------------------------------
[05/15 07:02:20    115s]   Count    Total    Average    Std. Dev.    Min      Max
[05/15 07:02:20    115s]   --------------------------------------------------------
[05/15 07:02:20    115s]    657     0.138     0.000       0.000      0.000    0.000
[05/15 07:02:20    115s]   --------------------------------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG net violations at end of CTS:
[05/15 07:02:20    115s]   =======================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   --------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[05/15 07:02:20    115s]   --------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   Remaining Transition    ns         1       0.002       0.000      0.002    [0.002]
[05/15 07:02:20    115s]   Capacitance             pF         1       2.387       0.000      2.387    [2.387]
[05/15 07:02:20    115s]   --------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/15 07:02:20    115s]   ====================================================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[05/15 07:02:20    115s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   Trunk       0.100      15       0.074       0.022      0.000    0.093    {1 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}                                      -
[05/15 07:02:20    115s]   Leaf        0.100       7       0.095       0.005      0.088    0.102    {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns}    {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:20    115s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG library cell distribution at end of CTS:
[05/15 07:02:20    115s]   ==================================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   ------------------------------------------
[05/15 07:02:20    115s]   Name         Type      Inst     Inst Area 
[05/15 07:02:20    115s]                          Count    (um^2)
[05/15 07:02:20    115s]   ------------------------------------------
[05/15 07:02:20    115s]   CLKBUFX20    buffer      7         57.456
[05/15 07:02:20    115s]   CLKBUFX12    buffer      1          5.130
[05/15 07:02:20    115s]   CLKBUFX3     buffer      1          2.052
[05/15 07:02:20    115s]   CLKBUFX2     buffer     11         18.810
[05/15 07:02:20    115s]   PADDI        logic       1      14400.000
[05/15 07:02:20    115s]   ------------------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Clock DAG hash at end of CTS: 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]   Clock DAG hash at end of CTS: 7201731140770605282 10393680744235426798
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Primary reporting skew groups summary at end of CTS:
[05/15 07:02:20    115s]   ====================================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/15 07:02:20    115s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.904     2.911     0.007       0.105         0.008           0.003           2.907        0.002     100% {2.904, 2.911}
[05/15 07:02:20    115s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Skew group summary at end of CTS:
[05/15 07:02:20    115s]   =================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/15 07:02:20    115s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.904     2.911     0.007       0.105         0.008           0.003           2.907        0.002     100% {2.904, 2.911}
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    My_CLK/ConstraintMode_WC    2.904     2.911     0.007       0.105         0.008           0.003           2.907        0.002     100% {2.904, 2.911}
[05/15 07:02:20    115s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Found a total of 101 clock tree pins with a slew violation.
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Slew violation summary across all clock trees - Top 10 violating pins:
[05/15 07:02:20    115s]   ======================================================================
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Target and measured clock slews (in ns):
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   --------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   Half corner               Violation  Slew    Slew      Dont   Ideal  Target    Pin
[05/15 07:02:20    115s]                             amount     target  achieved  touch  net?   source    
[05/15 07:02:20    115s]                                                          net?                    
[05/15 07:02:20    115s]   --------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_dram_temp_reg[7]/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_reg_rfsh_0_master_reg/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_reg_rfsh_0_slave_reg/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_reg_rfsh_1_master_reg/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_reg_rfsh_1_slave_reg/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_reg_rfsh_2_master_reg/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_reg_rfsh_2_slave_reg/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_row_reg[0]/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_row_reg[1]/CK
[05/15 07:02:20    115s]   DelayCorner_WC:both.late    0.002    0.100    0.102    N      N      explicit  mcs4_core_i4004_sp_board_row_reg[2]/CK
[05/15 07:02:20    115s]   --------------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Target sources:
[05/15 07:02:20    115s]   auto extracted - target was extracted from SDC.
[05/15 07:02:20    115s]   auto computed - target was computed when balancing trees.
[05/15 07:02:20    115s]   explicit - target is explicitly set via target_max_trans property.
[05/15 07:02:20    115s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[05/15 07:02:20    115s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Found 0 pins on nets marked dont_touch that have slew violations.
[05/15 07:02:20    115s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[05/15 07:02:20    115s]   Found 0 pins on nets marked ideal_network that have slew violations.
[05/15 07:02:20    115s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   
[05/15 07:02:20    115s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:02:20    115s] Synthesizing clock trees done.
[05/15 07:02:20    115s] Tidy Up And Update Timing...
[05/15 07:02:20    115s] External - Set all clocks to propagated mode...
[05/15 07:02:20    115s] Innovus updating I/O latencies
[05/15 07:02:21    116s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:02:21    116s] #################################################################################
[05/15 07:02:21    116s] # Design Stage: PreRoute
[05/15 07:02:21    116s] # Design Name: mcs4_pad_frame
[05/15 07:02:21    116s] # Design Mode: 45nm
[05/15 07:02:21    116s] # Analysis Mode: MMMC OCV 
[05/15 07:02:21    116s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:02:21    116s] # Signoff Settings: SI Off 
[05/15 07:02:21    116s] #################################################################################
[05/15 07:02:21    116s] Topological Sorting (REAL = 0:00:00.0, MEM = 1723.1M, InitMEM = 1723.1M)
[05/15 07:02:21    116s] Start delay calculation (fullDC) (1 T). (MEM=1723.1)
[05/15 07:02:21    116s] End AAE Lib Interpolated Model. (MEM=1731.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:21    116s] Total number of fetched objects 1927
[05/15 07:02:21    116s] Total number of fetched objects 1927
[05/15 07:02:21    116s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:02:21    116s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:02:21    116s] End delay calculation. (MEM=1754.98 CPU=0:00:00.3 REAL=0:00:00.0)
[05/15 07:02:21    116s] End delay calculation (fullDC). (MEM=1754.98 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 07:02:21    116s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1755.0M) ***
[05/15 07:02:22    116s] Setting all clocks to propagated mode.
[05/15 07:02:22    116s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.0 real=0:00:01.2)
[05/15 07:02:22    116s] Clock DAG stats after update timingGraph:
[05/15 07:02:22    116s]   cell counts      : b=20, i=0, icg=0, nicg=0, l=1, total=21
[05/15 07:02:22    116s]   misc counts      : r=1, pp=0
[05/15 07:02:22    116s]   cell areas       : b=83.448um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=14400.000um^2, total=14483.448um^2
[05/15 07:02:22    116s]   cell capacitance : b=0.018pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=2.387pF, total=2.404pF
[05/15 07:02:22    116s]   sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[05/15 07:02:22    116s]   wire capacitance : top=0.000pF, trunk=0.084pF, leaf=0.225pF, total=0.309pF
[05/15 07:02:22    116s]   wire lengths     : top=0.000um, trunk=1518.450um, leaf=3365.020um, total=4883.470um
[05/15 07:02:22    116s]   hp wire lengths  : top=0.000um, trunk=1760.120um, leaf=1479.735um, total=3239.855um
[05/15 07:02:22    116s] Clock DAG net violations after update timingGraph:
[05/15 07:02:22    116s]   Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/15 07:02:22    116s]   Capacitance          : {count=1, worst=[2.387pF]} avg=2.387pF sd=0.000pF sum=2.387pF
[05/15 07:02:22    116s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/15 07:02:22    116s]   Trunk : target=0.100ns count=15 avg=0.074ns sd=0.022ns min=0.000ns max=0.093ns {1 <= 0.060ns, 7 <= 0.080ns, 6 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
[05/15 07:02:22    116s]   Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.005ns min=0.088ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[05/15 07:02:22    116s] Clock DAG library cell distribution after update timingGraph {count}:
[05/15 07:02:22    116s]    Bufs: CLKBUFX20: 7 CLKBUFX12: 1 CLKBUFX3: 1 CLKBUFX2: 11 
[05/15 07:02:22    116s]  Logics: PADDI: 1 
[05/15 07:02:22    116s] Clock DAG hash after update timingGraph: 7201731140770605282 10393680744235426798
[05/15 07:02:22    116s] Clock DAG hash after update timingGraph: 7201731140770605282 10393680744235426798
[05/15 07:02:22    116s] Primary reporting skew groups after update timingGraph:
[05/15 07:02:22    116s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:22    116s]       min path sink: mcs4_core_ram_0_ram2_ram_array_reg[18][0]/CK
[05/15 07:02:22    116s]       max path sink: mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
[05/15 07:02:22    116s] Skew group summary after update timingGraph:
[05/15 07:02:22    116s]   skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:22    116s]   skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.904, max=2.911, avg=2.907, sd=0.002], skew [0.007 vs 0.105], 100% {2.904, 2.911} (wid=1.022 ws=0.008) (gid=1.892 gs=0.004)
[05/15 07:02:22    116s] Logging CTS constraint violations...
[05/15 07:02:22    116s]   Clock tree My_CLK has 1 max_capacitance violation and 1 slew violation.
[05/15 07:02:22    116s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree My_CLK at (130.710,500.000), in power domain auto-default. Achieved capacitance of 2.387pF.
[05/15 07:02:22    116s] Type 'man IMPCCOPT-1033' for more detail.
[05/15 07:02:22    116s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 101 slew violations below cell CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX20) at (391.200,412.520), in power domain auto-default with half corner DelayCorner_WC:both.late. The worst violation was at the pin mcs4_core_i4004_sp_board_row_reg[2]/CK with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.
[05/15 07:02:22    116s] 
[05/15 07:02:22    116s] Type 'man IMPCCOPT-1007' for more detail.
[05/15 07:02:22    116s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 3.000ns (+/- 0.052ns) for skew group My_CLK/ConstraintMode_WC. Achieved shortest insertion delay of 2.904ns.
[05/15 07:02:22    116s] Type 'man IMPCCOPT-1026' for more detail.
[05/15 07:02:22    116s] Logging CTS constraint violations done.
[05/15 07:02:22    116s] Tidy Up And Update Timing done. (took cpu=0:00:01.0 real=0:00:01.2)
[05/15 07:02:22    116s] Runtime done. (took cpu=0:00:45.2 real=0:00:49.7)
[05/15 07:02:22    116s] Runtime Report Coverage % = 99.8
[05/15 07:02:22    116s] Runtime Summary
[05/15 07:02:22    116s] ===============
[05/15 07:02:22    116s] Clock Runtime:  (50%) Core CTS          25.11 (Init 3.03, Construction 2.55, Implementation 15.14, eGRPC 1.02, PostConditioning 1.49, Other 1.88)
[05/15 07:02:22    116s] Clock Runtime:  (39%) CTS services      19.66 (RefinePlace 0.74, EarlyGlobalClock 3.55, NanoRoute 14.81, ExtractRC 0.56, TimingAnalysis 0.00)
[05/15 07:02:22    116s] Clock Runtime:   (9%) Other CTS          4.79 (Init 1.34, CongRepair/EGR-DP 2.28, TimingUpdate 1.16, Other 0.00)
[05/15 07:02:22    116s] Clock Runtime: (100%) Total             49.56
[05/15 07:02:22    116s] 
[05/15 07:02:22    116s] 
[05/15 07:02:22    116s] Runtime Summary:
[05/15 07:02:22    116s] ================
[05/15 07:02:22    116s] 
[05/15 07:02:22    116s] ------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:22    116s] wall   % time  children  called  name
[05/15 07:02:22    116s] ------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:22    116s] 49.65  100.00   49.65      0       
[05/15 07:02:22    116s] 49.65  100.00   49.56      1     Runtime
[05/15 07:02:22    116s]  0.10    0.19    0.10      1     CCOpt::Phase::Initialization
[05/15 07:02:22    116s]  0.10    0.19    0.10      1       Check Prerequisites
[05/15 07:02:22    116s]  0.10    0.19    0.00      1         Leaving CCOpt scope - CheckPlace
[05/15 07:02:22    116s]  4.20    8.45    4.17      1     CCOpt::Phase::PreparingToBalance
[05/15 07:02:22    116s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/15 07:02:22    116s]  1.25    2.51    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/15 07:02:22    116s]  0.27    0.55    0.21      1       Legalization setup
[05/15 07:02:22    116s]  0.20    0.41    0.00      2         Leaving CCOpt scope - Initializing placement interface
[05/15 07:02:22    116s]  0.01    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/15 07:02:22    116s]  2.65    5.34    0.00      1       Validating CTS configuration
[05/15 07:02:22    116s]  0.00    0.00    0.00      1         Checking module port directions
[05/15 07:02:22    116s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 07:02:22    116s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[05/15 07:02:22    116s]  0.08    0.17    0.07      1     Preparing To Balance
[05/15 07:02:22    116s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/15 07:02:22    116s]  0.06    0.12    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 07:02:22    116s]  6.35   12.79    6.35      1     CCOpt::Phase::Construction
[05/15 07:02:22    116s]  4.59    9.25    4.58      1       Stage::Clustering
[05/15 07:02:22    116s]  1.00    2.01    0.87      1         Clustering
[05/15 07:02:22    116s]  0.04    0.08    0.00      1           Initialize for clustering
[05/15 07:02:22    116s]  0.41    0.83    0.00      1           Bottom-up phase
[05/15 07:02:22    116s]  0.42    0.85    0.40      1           Legalizing clock trees
[05/15 07:02:22    116s]  0.32    0.64    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/15 07:02:22    116s]  0.01    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[05/15 07:02:22    116s]  0.04    0.08    0.00      1             Leaving CCOpt scope - Initializing placement interface
[05/15 07:02:22    116s]  0.03    0.06    0.00      1             Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 07:02:22    116s]  3.59    7.23    3.51      1         CongRepair After Initial Clustering
[05/15 07:02:22    116s]  3.34    6.73    3.10      1           Leaving CCOpt scope - Early Global Route
[05/15 07:02:22    116s]  1.94    3.91    0.00      1             Early Global Route - eGR only step
[05/15 07:02:22    116s]  1.16    2.34    0.00      1             Congestion Repair
[05/15 07:02:22    116s]  0.13    0.27    0.00      1           Leaving CCOpt scope - extractRC
[05/15 07:02:22    116s]  0.03    0.06    0.00      1           Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 07:02:22    116s]  0.06    0.12    0.06      1       Stage::DRV Fixing
[05/15 07:02:22    116s]  0.03    0.06    0.00      1         Fixing clock tree slew time and max cap violations
[05/15 07:02:22    116s]  0.03    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/15 07:02:22    116s]  1.70    3.42    1.70      1       Stage::Insertion Delay Reduction
[05/15 07:02:22    116s]  0.01    0.03    0.00      1         Removing unnecessary root buffering
[05/15 07:02:22    116s]  0.04    0.08    0.00      1         Removing unconstrained drivers
[05/15 07:02:22    116s]  0.05    0.10    0.00      1         Reducing insertion delay 1
[05/15 07:02:22    116s]  0.69    1.39    0.00      1         Removing longest path buffering
[05/15 07:02:22    116s]  0.90    1.82    0.00      1         Reducing insertion delay 2
[05/15 07:02:22    116s] 15.29   30.80   15.29      1     CCOpt::Phase::Implementation
[05/15 07:02:22    116s]  0.31    0.62    0.31      1       Stage::Reducing Power
[05/15 07:02:22    116s]  0.02    0.04    0.00      1         Improving clock tree routing
[05/15 07:02:22    116s]  0.23    0.46    0.00      1         Reducing clock tree power 1
[05/15 07:02:22    116s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/15 07:02:22    116s]  0.06    0.12    0.00      1         Reducing clock tree power 2
[05/15 07:02:22    116s]  5.50   11.09    5.43      1       Stage::Balancing
[05/15 07:02:22    116s]  5.16   10.39    5.13      1         Approximately balancing fragments step
[05/15 07:02:22    116s]  0.12    0.24    0.00      1           Resolve constraints - Approximately balancing fragments
[05/15 07:02:22    116s]  0.04    0.08    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/15 07:02:22    116s]  0.04    0.08    0.00      1           Moving gates to improve sub-tree skew
[05/15 07:02:22    116s]  0.17    0.33    0.00      1           Approximately balancing fragments bottom up
[05/15 07:02:22    116s]  4.77    9.61    0.00      1           Approximately balancing fragments, wire and cell delays
[05/15 07:02:22    116s]  0.06    0.11    0.00      1         Improving fragments clock skew
[05/15 07:02:22    116s]  0.14    0.29    0.11      1         Approximately balancing step
[05/15 07:02:22    116s]  0.07    0.14    0.00      1           Resolve constraints - Approximately balancing
[05/15 07:02:22    116s]  0.04    0.09    0.00      1           Approximately balancing, wire and cell delays
[05/15 07:02:22    116s]  0.02    0.04    0.00      1         Fixing clock tree overload
[05/15 07:02:22    116s]  0.05    0.10    0.00      1         Approximately balancing paths
[05/15 07:02:22    116s]  9.26   18.64    9.21      1       Stage::Polishing
[05/15 07:02:22    116s]  0.05    0.09    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 07:02:22    116s]  0.02    0.04    0.00      1         Merging balancing drivers for power
[05/15 07:02:22    116s]  0.06    0.12    0.00      1         Improving clock skew
[05/15 07:02:22    116s]  4.04    8.14    3.96      1         Moving gates to reduce wire capacitance
[05/15 07:02:22    116s]  0.03    0.06    0.00      2           Artificially removing short and long paths
[05/15 07:02:22    116s]  0.56    1.12    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[05/15 07:02:22    116s]  0.01    0.02    0.00      1             Legalizing clock trees
[05/15 07:02:22    116s]  1.47    2.97    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[05/15 07:02:22    116s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/15 07:02:22    116s]  0.55    1.11    0.02      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[05/15 07:02:22    116s]  0.02    0.05    0.00      1             Legalizing clock trees
[05/15 07:02:22    116s]  1.35    2.72    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[05/15 07:02:22    116s]  0.00    0.01    0.00      1             Legalizing clock trees
[05/15 07:02:22    116s]  0.28    0.57    0.05      1         Reducing clock tree power 3
[05/15 07:02:22    116s]  0.05    0.09    0.00      1           Artificially removing short and long paths
[05/15 07:02:22    116s]  0.01    0.01    0.00      1           Legalizing clock trees
[05/15 07:02:22    116s]  1.73    3.48    0.00      1         Improving insertion delay
[05/15 07:02:22    116s]  3.03    6.11    2.92      1         Wire Opt OverFix
[05/15 07:02:22    116s]  2.88    5.80    2.82      1           Wire Reduction extra effort
[05/15 07:02:22    116s]  0.02    0.04    0.00      1             Artificially removing short and long paths
[05/15 07:02:22    116s]  0.05    0.10    0.00      1             Global shorten wires A0
[05/15 07:02:22    116s]  2.11    4.26    0.00      2             Move For Wirelength - core
[05/15 07:02:22    116s]  0.06    0.12    0.00      1             Global shorten wires A1
[05/15 07:02:22    116s]  0.35    0.71    0.00      1             Global shorten wires B
[05/15 07:02:22    116s]  0.23    0.46    0.00      1             Move For Wirelength - branch
[05/15 07:02:22    116s]  0.04    0.07    0.04      1           Optimizing orientation
[05/15 07:02:22    116s]  0.04    0.07    0.00      1             FlipOpt
[05/15 07:02:22    116s]  0.22    0.44    0.17      1       Stage::Updating netlist
[05/15 07:02:22    116s]  0.02    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[05/15 07:02:22    116s]  0.15    0.31    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/15 07:02:22    116s]  2.86    5.75    2.64      1     CCOpt::Phase::eGRPC
[05/15 07:02:22    116s]  1.40    2.81    1.37      1       Leaving CCOpt scope - Routing Tools
[05/15 07:02:22    116s]  1.37    2.76    0.00      1         Early Global Route - eGR only step
[05/15 07:02:22    116s]  0.21    0.42    0.00      1       Leaving CCOpt scope - extractRC
[05/15 07:02:22    116s]  0.06    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 07:02:22    116s]  0.06    0.12    0.06      1       Reset bufferability constraints
[05/15 07:02:22    116s]  0.06    0.12    0.00      1         Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 07:02:22    116s]  0.20    0.41    0.01      1       eGRPC Moving buffers
[05/15 07:02:22    116s]  0.01    0.02    0.00      1         Violation analysis
[05/15 07:02:22    116s]  0.11    0.23    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[05/15 07:02:22    116s]  0.02    0.04    0.00      1         Artificially removing long paths
[05/15 07:02:22    116s]  0.12    0.24    0.00      1       eGRPC Fixing DRVs
[05/15 07:02:22    116s]  0.03    0.05    0.00      1       Reconnecting optimized routes
[05/15 07:02:22    116s]  0.01    0.02    0.00      1       Violation analysis
[05/15 07:02:22    116s]  0.16    0.33    0.00      1       Moving clock insts towards fanout
[05/15 07:02:22    116s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[05/15 07:02:22    116s]  0.26    0.53    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/15 07:02:22    116s] 17.91   36.07   17.84      1     CCOpt::Phase::Routing
[05/15 07:02:22    116s] 17.58   35.40   17.44      1       Leaving CCOpt scope - Routing Tools
[05/15 07:02:22    116s]  1.50    3.03    0.00      1         Early Global Route - eGR->Nr High Frequency step
[05/15 07:02:22    116s] 14.81   29.83    0.00      1         NanoRoute
[05/15 07:02:22    116s]  1.12    2.25    0.00      1         Route Remaining Unrouted Nets
[05/15 07:02:22    116s]  0.22    0.45    0.00      1       Leaving CCOpt scope - extractRC
[05/15 07:02:22    116s]  0.04    0.08    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 07:02:22    116s]  1.49    3.00    1.33      1     CCOpt::Phase::PostConditioning
[05/15 07:02:22    116s]  0.11    0.23    0.00      1       Leaving CCOpt scope - Initializing placement interface
[05/15 07:02:22    116s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/15 07:02:22    116s]  0.08    0.16    0.00      1       PostConditioning Upsizing To Fix DRVs
[05/15 07:02:22    116s]  0.07    0.15    0.00      1       Recomputing CTS skew targets
[05/15 07:02:22    116s]  0.22    0.44    0.00      1       PostConditioning Fixing DRVs
[05/15 07:02:22    116s]  0.68    1.37    0.00      1       Buffering to fix DRVs
[05/15 07:02:22    116s]  0.07    0.14    0.00      1       PostConditioning Fixing Skew by cell sizing
[05/15 07:02:22    116s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[05/15 07:02:22    116s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/15 07:02:22    116s]  0.07    0.14    0.00      1       Clock tree timing engine global stage delay update for DelayCorner_WC:both.late
[05/15 07:02:22    116s]  0.08    0.17    0.00      1     Post-balance tidy up or trial balance steps
[05/15 07:02:22    116s]  1.21    2.43    1.16      1     Tidy Up And Update Timing
[05/15 07:02:22    116s]  1.16    2.34    0.00      1       External - Set all clocks to propagated mode
[05/15 07:02:22    116s] ------------------------------------------------------------------------------------------------------------------------
[05/15 07:02:22    116s] 
[05/15 07:02:22    116s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/15 07:02:22    116s] Leaving CCOpt scope - Cleaning up placement interface...
[05/15 07:02:22    116s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1737.0M, EPOCH TIME: 1747306942.077230
[05/15 07:02:22    116s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.028, MEM:1578.0M, EPOCH TIME: 1747306942.105364
[05/15 07:02:22    116s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:02:22    116s] Synthesizing clock trees with CCOpt done.
[05/15 07:02:22    116s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/15 07:02:22    116s] Type 'man IMPSP-9025' for more detail.
[05/15 07:02:22    116s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1334.2M, totSessionCpu=0:01:57 **
[05/15 07:02:22    116s] GigaOpt running with 1 threads.
[05/15 07:02:22    116s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 07:02:22    117s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 07:02:22    117s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:57.1/0:03:19.6 (0.6), mem = 1586.3M
[05/15 07:02:22    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:1586.3M, EPOCH TIME: 1747306942.373168
[05/15 07:02:22    117s] z: 2, totalTracks: 1
[05/15 07:02:22    117s] z: 4, totalTracks: 1
[05/15 07:02:22    117s] z: 6, totalTracks: 1
[05/15 07:02:22    117s] z: 8, totalTracks: 1
[05/15 07:02:22    117s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:22    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1586.3M, EPOCH TIME: 1747306942.379809
[05/15 07:02:22    117s] 
[05/15 07:02:22    117s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:22    117s] OPERPROF:     Starting CMU at level 3, MEM:1586.3M, EPOCH TIME: 1747306942.433575
[05/15 07:02:22    117s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1586.3M, EPOCH TIME: 1747306942.434682
[05/15 07:02:22    117s] 
[05/15 07:02:22    117s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:02:22    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.056, MEM:1586.3M, EPOCH TIME: 1747306942.435358
[05/15 07:02:22    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1586.3M, EPOCH TIME: 1747306942.435440
[05/15 07:02:22    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1586.3M, EPOCH TIME: 1747306942.435520
[05/15 07:02:22    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1586.3MB).
[05/15 07:02:22    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.063, MEM:1586.3M, EPOCH TIME: 1747306942.436023
[05/15 07:02:22    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1586.3M, EPOCH TIME: 1747306942.436217
[05/15 07:02:22    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1586.3M, EPOCH TIME: 1747306942.444180
[05/15 07:02:22    117s] 
[05/15 07:02:22    117s] Creating Lib Analyzer ...
[05/15 07:02:22    117s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:02:22    117s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:02:22    117s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:02:22    117s] 
[05/15 07:02:22    117s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:23    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:58 mem=1610.4M
[05/15 07:02:23    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:58 mem=1610.4M
[05/15 07:02:23    118s] Creating Lib Analyzer, finished. 
[05/15 07:02:23    118s] Effort level <high> specified for reg2reg path_group
[05/15 07:02:23    118s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1367.3M, totSessionCpu=0:01:59 **
[05/15 07:02:23    118s] *** optDesign -postCTS ***
[05/15 07:02:23    118s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 07:02:23    118s] Hold Target Slack: user slack 0
[05/15 07:02:23    118s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 07:02:23    118s] setUsefulSkewMode -ecoRoute false
[05/15 07:02:23    118s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/15 07:02:23    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1612.4M, EPOCH TIME: 1747306943.822548
[05/15 07:02:23    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:1612.4M, EPOCH TIME: 1747306943.854540
[05/15 07:02:23    118s] Multi-VT timing optimization disabled based on library information.
[05/15 07:02:23    118s] 
[05/15 07:02:23    118s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:02:23    118s] Deleting Lib Analyzer.
[05/15 07:02:23    118s] 
[05/15 07:02:23    118s] TimeStamp Deleting Cell Server End ...
[05/15 07:02:23    118s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:02:23    118s] 
[05/15 07:02:23    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:02:23    118s] Summary for sequential cells identification: 
[05/15 07:02:23    118s]   Identified SBFF number: 104
[05/15 07:02:23    118s]   Identified MBFF number: 16
[05/15 07:02:23    118s]   Identified SB Latch number: 0
[05/15 07:02:23    118s]   Identified MB Latch number: 0
[05/15 07:02:23    118s]   Not identified SBFF number: 16
[05/15 07:02:23    118s]   Not identified MBFF number: 0
[05/15 07:02:23    118s]   Not identified SB Latch number: 0
[05/15 07:02:23    118s]   Not identified MB Latch number: 0
[05/15 07:02:23    118s]   Number of sequential cells which are not FFs: 32
[05/15 07:02:23    118s]  Visiting view : AnalysisView_WC
[05/15 07:02:23    118s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:02:23    118s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:02:23    118s]  Visiting view : AnalysisView_BC
[05/15 07:02:23    118s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:02:23    118s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:02:23    118s]  Visiting view : AnalysisView_WC
[05/15 07:02:23    118s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:02:23    118s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:02:23    118s]  Visiting view : AnalysisView_BC
[05/15 07:02:23    118s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:02:23    118s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:02:23    118s] TLC MultiMap info (StdDelay):
[05/15 07:02:23    118s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:02:23    118s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:02:23    118s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:02:23    118s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:02:23    118s]  Setting StdDelay to: 38ps
[05/15 07:02:23    118s] 
[05/15 07:02:23    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:02:23    118s] 
[05/15 07:02:23    118s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:02:23    118s] 
[05/15 07:02:23    118s] TimeStamp Deleting Cell Server End ...
[05/15 07:02:23    118s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1612.4M, EPOCH TIME: 1747306943.984154
[05/15 07:02:23    118s] All LLGs are deleted
[05/15 07:02:23    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1612.4M, EPOCH TIME: 1747306943.984331
[05/15 07:02:23    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1612.4M, EPOCH TIME: 1747306943.984437
[05/15 07:02:23    118s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1604.4M, EPOCH TIME: 1747306943.985588
[05/15 07:02:23    118s] Start to check current routing status for nets...
[05/15 07:02:23    118s] All nets are already routed correctly.
[05/15 07:02:24    118s] End to check current routing status for nets (mem=1604.4M)
[05/15 07:02:24    118s] 
[05/15 07:02:24    118s] Creating Lib Analyzer ...
[05/15 07:02:24    118s] 
[05/15 07:02:24    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:02:24    118s] Summary for sequential cells identification: 
[05/15 07:02:24    118s]   Identified SBFF number: 104
[05/15 07:02:24    118s]   Identified MBFF number: 16
[05/15 07:02:24    118s]   Identified SB Latch number: 0
[05/15 07:02:24    118s]   Identified MB Latch number: 0
[05/15 07:02:24    118s]   Not identified SBFF number: 16
[05/15 07:02:24    118s]   Not identified MBFF number: 0
[05/15 07:02:24    118s]   Not identified SB Latch number: 0
[05/15 07:02:24    118s]   Not identified MB Latch number: 0
[05/15 07:02:24    118s]   Number of sequential cells which are not FFs: 32
[05/15 07:02:24    118s]  Visiting view : AnalysisView_WC
[05/15 07:02:24    118s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 07:02:24    118s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:02:24    118s]  Visiting view : AnalysisView_BC
[05/15 07:02:24    118s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 07:02:24    118s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:02:24    118s]  Visiting view : AnalysisView_WC
[05/15 07:02:24    118s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 07:02:24    118s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:02:24    118s]  Visiting view : AnalysisView_BC
[05/15 07:02:24    118s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 07:02:24    118s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:02:24    118s] TLC MultiMap info (StdDelay):
[05/15 07:02:24    118s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:02:24    118s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 07:02:24    118s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:02:24    118s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 07:02:24    118s]  Setting StdDelay to: 41.7ps
[05/15 07:02:24    118s] 
[05/15 07:02:24    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:02:24    118s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 07:02:24    118s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 07:02:24    118s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:02:24    118s] 
[05/15 07:02:24    118s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:24    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=1614.4M
[05/15 07:02:24    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=1614.4M
[05/15 07:02:24    119s] Creating Lib Analyzer, finished. 
[05/15 07:02:24    119s] ### Creating TopoMgr, started
[05/15 07:02:24    119s] ### Creating TopoMgr, finished
[05/15 07:02:24    119s] 
[05/15 07:02:24    119s] Footprint cell information for calculating maxBufDist
[05/15 07:02:24    119s] *info: There are 10 candidate Buffer cells
[05/15 07:02:24    119s] *info: There are 12 candidate Inverter cells
[05/15 07:02:24    119s] 
[05/15 07:02:25    120s] #optDebug: Start CG creation (mem=1643.0M)
[05/15 07:02:25    120s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[05/15 07:02:25    120s] (cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:25    120s]  ...processing cgPrt (cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:25    120s]  ...processing cgEgp (cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:25    120s]  ...processing cgPbk (cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:25    120s]  ...processing cgNrb(cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:25    120s]  ...processing cgObs (cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:25    120s]  ...processing cgCon (cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:25    120s]  ...processing cgPdm (cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:25    120s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1833.6M)
[05/15 07:02:26    120s] Compute RC Scale Done ...
[05/15 07:02:26    120s] All LLGs are deleted
[05/15 07:02:26    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1824.1M, EPOCH TIME: 1747306946.011024
[05/15 07:02:26    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1824.1M, EPOCH TIME: 1747306946.011557
[05/15 07:02:26    120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1824.1M, EPOCH TIME: 1747306946.016262
[05/15 07:02:26    120s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1824.1M, EPOCH TIME: 1747306946.021113
[05/15 07:02:26    120s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1824.1M, EPOCH TIME: 1747306946.064951
[05/15 07:02:26    120s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1824.1M, EPOCH TIME: 1747306946.066053
[05/15 07:02:26    120s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1824.1M, EPOCH TIME: 1747306946.080512
[05/15 07:02:26    120s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1824.1M, EPOCH TIME: 1747306946.084285
[05/15 07:02:26    120s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.068, MEM:1824.1M, EPOCH TIME: 1747306946.088748
[05/15 07:02:26    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.076, MEM:1824.1M, EPOCH TIME: 1747306946.092656
[05/15 07:02:26    120s] Starting delay calculation for Setup views
[05/15 07:02:26    120s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:02:26    120s] #################################################################################
[05/15 07:02:26    120s] # Design Stage: PreRoute
[05/15 07:02:26    120s] # Design Name: mcs4_pad_frame
[05/15 07:02:26    120s] # Design Mode: 45nm
[05/15 07:02:26    120s] # Analysis Mode: MMMC OCV 
[05/15 07:02:26    120s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:02:26    120s] # Signoff Settings: SI Off 
[05/15 07:02:26    120s] #################################################################################
[05/15 07:02:26    120s] Calculate early delays in OCV mode...
[05/15 07:02:26    120s] Calculate late delays in OCV mode...
[05/15 07:02:26    120s] Calculate early delays in OCV mode...
[05/15 07:02:26    120s] Calculate late delays in OCV mode...
[05/15 07:02:26    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 1824.1M, InitMEM = 1824.1M)
[05/15 07:02:26    120s] Start delay calculation (fullDC) (1 T). (MEM=1824.08)
[05/15 07:02:26    120s] End AAE Lib Interpolated Model. (MEM=1844.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:26    121s] Total number of fetched objects 1927
[05/15 07:02:27    121s] Total number of fetched objects 1927
[05/15 07:02:27    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:27    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:27    121s] End delay calculation. (MEM=1819.09 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:02:27    121s] End delay calculation (fullDC). (MEM=1819.09 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 07:02:27    121s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1819.1M) ***
[05/15 07:02:27    121s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:02 mem=1819.1M)
[05/15 07:02:27    122s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.026  | 46.091  | 41.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |     8 (435)      |   -0.941   |     11 (444)     |
|   max_fanout   |     23 (23)      |     0      |     30 (30)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.211%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1503.4M, totSessionCpu=0:02:02 **
[05/15 07:02:27    122s] *** InitOpt #1 [finish] : cpu/real = 0:00:04.9/0:00:05.1 (1.0), totSession cpu/real = 0:02:02.0/0:03:24.7 (0.6), mem = 1740.4M
[05/15 07:02:27    122s] 
[05/15 07:02:27    122s] =============================================================================================
[05/15 07:02:27    122s]  Step TAT Report for InitOpt #1                                                 21.12-s106_1
[05/15 07:02:27    122s] =============================================================================================
[05/15 07:02:27    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:27    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:27    122s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:27    122s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:01.5 /  0:00:01.3    0.9
[05/15 07:02:27    122s] [ DrvReport              ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:02:27    122s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:02:27    122s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  40.6 % )     0:00:02.1 /  0:00:02.0    1.0
[05/15 07:02:27    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:27    122s] [ SteinerInterfaceInit   ]      1   0:00:01.0  (  19.0 % )     0:00:01.0 /  0:00:00.9    1.0
[05/15 07:02:27    122s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:27    122s] [ TimingUpdate           ]      1   0:00:00.1  (   1.5 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 07:02:27    122s] [ FullDelayCalc          ]      1   0:00:01.2  (  22.5 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 07:02:27    122s] [ TimingReport           ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:27    122s] [ MISC                   ]          0:00:00.5  (  10.5 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 07:02:27    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:27    122s]  InitOpt #1 TOTAL                   0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:04.9    1.0
[05/15 07:02:27    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:27    122s] 
[05/15 07:02:27    122s] ** INFO : this run is activating low effort ccoptDesign flow
[05/15 07:02:27    122s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:02:27    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=1740.4M
[05/15 07:02:27    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.4M, EPOCH TIME: 1747306947.516256
[05/15 07:02:27    122s] z: 2, totalTracks: 1
[05/15 07:02:27    122s] z: 4, totalTracks: 1
[05/15 07:02:27    122s] z: 6, totalTracks: 1
[05/15 07:02:27    122s] z: 8, totalTracks: 1
[05/15 07:02:27    122s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:27    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.4M, EPOCH TIME: 1747306947.521301
[05/15 07:02:27    122s] 
[05/15 07:02:27    122s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:27    122s] 
[05/15 07:02:27    122s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:27    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1740.4M, EPOCH TIME: 1747306947.558144
[05/15 07:02:27    122s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1740.4M, EPOCH TIME: 1747306947.558284
[05/15 07:02:27    122s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1740.4M, EPOCH TIME: 1747306947.558354
[05/15 07:02:27    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1740.4MB).
[05/15 07:02:27    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1740.4M, EPOCH TIME: 1747306947.558900
[05/15 07:02:27    122s] TotalInstCnt at PhyDesignMc Initialization: 1,894
[05/15 07:02:27    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=1740.4M
[05/15 07:02:27    122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1740.4M, EPOCH TIME: 1747306947.569580
[05/15 07:02:27    122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1740.4M, EPOCH TIME: 1747306947.584168
[05/15 07:02:27    122s] TotalInstCnt at PhyDesignMc Destruction: 1,894
[05/15 07:02:27    122s] OPTC: m1 20.0 20.0
[05/15 07:02:27    122s] #optDebug: fT-E <X 2 0 0 1>
[05/15 07:02:27    122s] -congRepairInPostCTS false                 # bool, default=false, private
[05/15 07:02:27    122s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/15 07:02:27    122s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 07:02:27    122s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:02:02.2/0:03:25.1 (0.6), mem = 1740.4M
[05/15 07:02:27    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.1
[05/15 07:02:27    122s] ### Creating RouteCongInterface, started
[05/15 07:02:27    122s] 
[05/15 07:02:27    122s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:02:27    122s] 
[05/15 07:02:27    122s] #optDebug: {0, 1.000}
[05/15 07:02:27    122s] ### Creating RouteCongInterface, finished
[05/15 07:02:27    122s] Updated routing constraints on 0 nets.
[05/15 07:02:27    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.1
[05/15 07:02:27    122s] Bottom Preferred Layer:
[05/15 07:02:27    122s] +---------------+------------+----------+
[05/15 07:02:27    122s] |     Layer     |    CLK     |   Rule   |
[05/15 07:02:27    122s] +---------------+------------+----------+
[05/15 07:02:27    122s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:02:27    122s] +---------------+------------+----------+
[05/15 07:02:27    122s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:02.4/0:03:25.2 (0.6), mem = 1740.4M
[05/15 07:02:27    122s] 
[05/15 07:02:27    122s] =============================================================================================
[05/15 07:02:27    122s]  Step TAT Report for CongRefineRouteType #1                                     21.12-s106_1
[05/15 07:02:27    122s] =============================================================================================
[05/15 07:02:27    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:27    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:27    122s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  60.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:02:27    122s] [ MISC                   ]          0:00:00.1  (  39.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:27    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:27    122s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:02:27    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:27    122s] 
[05/15 07:02:27    122s] End: GigaOpt Route Type Constraints Refinement
[05/15 07:02:28    122s] *** Starting optimizing excluded clock nets MEM= 1740.4M) ***
[05/15 07:02:28    122s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1740.4M) ***
[05/15 07:02:28    122s] *** Starting optimizing excluded clock nets MEM= 1740.4M) ***
[05/15 07:02:28    122s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1740.4M) ***
[05/15 07:02:28    122s] Info: Done creating the CCOpt slew target map.
[05/15 07:02:28    122s] Begin: GigaOpt high fanout net optimization
[05/15 07:02:28    122s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 07:02:28    122s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 07:02:28    122s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:02:02.5/0:03:25.3 (0.6), mem = 1740.4M
[05/15 07:02:28    122s] Info: 21 io nets excluded
[05/15 07:02:28    122s] Info: 21 nets with fixed/cover wires excluded.
[05/15 07:02:28    122s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:02:28    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.2
[05/15 07:02:28    122s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:02:28    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=1740.4M
[05/15 07:02:28    122s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:02:28    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.4M, EPOCH TIME: 1747306948.077988
[05/15 07:02:28    122s] z: 2, totalTracks: 1
[05/15 07:02:28    122s] z: 4, totalTracks: 1
[05/15 07:02:28    122s] z: 6, totalTracks: 1
[05/15 07:02:28    122s] z: 8, totalTracks: 1
[05/15 07:02:28    122s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:28    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.4M, EPOCH TIME: 1747306948.085145
[05/15 07:02:28    122s] 
[05/15 07:02:28    122s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:28    122s] 
[05/15 07:02:28    122s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:28    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:1740.4M, EPOCH TIME: 1747306948.142118
[05/15 07:02:28    122s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1740.4M, EPOCH TIME: 1747306948.142286
[05/15 07:02:28    122s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1740.4M, EPOCH TIME: 1747306948.142390
[05/15 07:02:28    122s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1740.4MB).
[05/15 07:02:28    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:1740.4M, EPOCH TIME: 1747306948.143488
[05/15 07:02:28    122s] TotalInstCnt at PhyDesignMc Initialization: 1,894
[05/15 07:02:28    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:03 mem=1740.4M
[05/15 07:02:28    122s] ### Creating RouteCongInterface, started
[05/15 07:02:28    122s] 
[05/15 07:02:28    122s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:02:28    122s] 
[05/15 07:02:28    122s] #optDebug: {0, 1.000}
[05/15 07:02:28    122s] ### Creating RouteCongInterface, finished
[05/15 07:02:28    122s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:02:28    122s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=1740.4M
[05/15 07:02:28    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=1740.4M
[05/15 07:02:28    122s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:02:28    122s] Total-nets :: 1917, Stn-nets :: 21, ratio :: 1.09546 %, Total-len 34619.8, Stn-len 0
[05/15 07:02:28    122s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1778.5M, EPOCH TIME: 1747306948.595791
[05/15 07:02:28    122s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.013, MEM:1740.5M, EPOCH TIME: 1747306948.608730
[05/15 07:02:28    122s] TotalInstCnt at PhyDesignMc Destruction: 1,894
[05/15 07:02:28    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.2
[05/15 07:02:28    122s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (0.9), totSession cpu/real = 0:02:03.0/0:03:25.9 (0.6), mem = 1740.5M
[05/15 07:02:28    122s] 
[05/15 07:02:28    122s] =============================================================================================
[05/15 07:02:28    122s]  Step TAT Report for DrvOpt #1                                                  21.12-s106_1
[05/15 07:02:28    122s] =============================================================================================
[05/15 07:02:28    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:28    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:28    122s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:28    122s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  18.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:28    122s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  16.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:28    122s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:28    122s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:28    122s] [ MISC                   ]          0:00:00.4  (  64.2 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 07:02:28    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:28    122s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    0.9
[05/15 07:02:28    122s] ---------------------------------------------------------------------------------------------
[05/15 07:02:28    122s] 
[05/15 07:02:28    122s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 07:02:28    122s] End: GigaOpt high fanout net optimization
[05/15 07:02:28    123s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:02:28    123s] Deleting Lib Analyzer.
[05/15 07:02:28    123s] Begin: GigaOpt DRV Optimization
[05/15 07:02:28    123s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/15 07:02:28    123s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:02:03.1/0:03:26.0 (0.6), mem = 1756.5M
[05/15 07:02:28    123s] Info: 21 io nets excluded
[05/15 07:02:28    123s] Info: 21 nets with fixed/cover wires excluded.
[05/15 07:02:28    123s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:02:28    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.3
[05/15 07:02:28    123s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:02:28    123s] ### Creating PhyDesignMc. totSessionCpu=0:02:03 mem=1756.5M
[05/15 07:02:28    123s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:02:28    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:1756.5M, EPOCH TIME: 1747306948.806717
[05/15 07:02:28    123s] z: 2, totalTracks: 1
[05/15 07:02:28    123s] z: 4, totalTracks: 1
[05/15 07:02:28    123s] z: 6, totalTracks: 1
[05/15 07:02:28    123s] z: 8, totalTracks: 1
[05/15 07:02:28    123s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:28    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1756.5M, EPOCH TIME: 1747306948.848738
[05/15 07:02:28    123s] 
[05/15 07:02:28    123s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:28    123s] 
[05/15 07:02:28    123s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:28    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.074, MEM:1756.5M, EPOCH TIME: 1747306948.922886
[05/15 07:02:28    123s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1756.5M, EPOCH TIME: 1747306948.923042
[05/15 07:02:28    123s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1756.5M, EPOCH TIME: 1747306948.923137
[05/15 07:02:28    123s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1756.5MB).
[05/15 07:02:28    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.117, MEM:1756.5M, EPOCH TIME: 1747306948.924092
[05/15 07:02:28    123s] TotalInstCnt at PhyDesignMc Initialization: 1,894
[05/15 07:02:28    123s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:03 mem=1756.5M
[05/15 07:02:28    123s] ### Creating RouteCongInterface, started
[05/15 07:02:28    123s] 
[05/15 07:02:28    123s] Creating Lib Analyzer ...
[05/15 07:02:29    123s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 07:02:29    123s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 07:02:29    123s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:02:29    123s] 
[05/15 07:02:29    123s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:29    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:04 mem=1756.5M
[05/15 07:02:29    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:04 mem=1756.5M
[05/15 07:02:29    124s] Creating Lib Analyzer, finished. 
[05/15 07:02:30    124s] 
[05/15 07:02:30    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:02:30    124s] 
[05/15 07:02:30    124s] #optDebug: {0, 1.000}
[05/15 07:02:30    124s] ### Creating RouteCongInterface, finished
[05/15 07:02:30    124s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:02:30    124s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=1756.5M
[05/15 07:02:30    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=1756.5M
[05/15 07:02:30    124s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1813.7M, EPOCH TIME: 1747306950.406398
[05/15 07:02:30    124s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1813.7M, EPOCH TIME: 1747306950.406731
[05/15 07:02:30    124s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:02:30    124s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 07:02:30    124s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:02:30    124s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 07:02:30    124s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:02:30    124s] Info: violation cost 2384.949951 (cap = 0.000000, tran = 2384.949951, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:02:30    124s] |    16|   484|    -4.07|     2|     4|    -2.19|    23|    23|     0|     0|    41.03|     0.00|       0|       0|       0|  6.21%|          |         |
[05/15 07:02:30    125s] Info: violation cost 36.845985 (cap = 0.000000, tran = 36.845985, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:02:30    125s] |     4|    11|    -4.07|     2|     4|    -2.19|    27|    27|     0|     0|    41.29|     0.00|      11|       0|       4|  6.24%| 0:00:00.0|  1873.5M|
[05/15 07:02:31    125s] Info: violation cost 36.845985 (cap = 0.000000, tran = 36.845985, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:02:31    125s] |     4|    11|    -4.07|     2|     4|    -2.19|    27|    27|     0|     0|    41.29|     0.00|       0|       0|       0|  6.24%| 0:00:01.0|  1873.5M|
[05/15 07:02:31    125s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] ###############################################################################
[05/15 07:02:31    125s] #
[05/15 07:02:31    125s] #  Large fanout net report:  
[05/15 07:02:31    125s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 07:02:31    125s] #     - current density: 6.24
[05/15 07:02:31    125s] #
[05/15 07:02:31    125s] #  List of high fanout nets:
[05/15 07:02:31    125s] #
[05/15 07:02:31    125s] ###############################################################################
[05/15 07:02:31    125s] Bottom Preferred Layer:
[05/15 07:02:31    125s] +---------------+------------+----------+
[05/15 07:02:31    125s] |     Layer     |    CLK     |   Rule   |
[05/15 07:02:31    125s] +---------------+------------+----------+
[05/15 07:02:31    125s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:02:31    125s] +---------------+------------+----------+
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] =======================================================================
[05/15 07:02:31    125s]                 Reasons for remaining drv violations
[05/15 07:02:31    125s] =======================================================================
[05/15 07:02:31    125s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] MultiBuffering failure reasons
[05/15 07:02:31    125s] ------------------------------------------------
[05/15 07:02:31    125s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[05/15 07:02:31    125s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 07:02:31    125s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1873.5M) ***
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1873.5M, EPOCH TIME: 1747306951.049815
[05/15 07:02:31    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1856.5M, EPOCH TIME: 1747306951.064917
[05/15 07:02:31    125s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1856.5M, EPOCH TIME: 1747306951.068035
[05/15 07:02:31    125s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1856.5M, EPOCH TIME: 1747306951.068250
[05/15 07:02:31    125s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1856.5M, EPOCH TIME: 1747306951.078653
[05/15 07:02:31    125s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.055, MEM:1856.5M, EPOCH TIME: 1747306951.133743
[05/15 07:02:31    125s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1856.5M, EPOCH TIME: 1747306951.133921
[05/15 07:02:31    125s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1856.5M, EPOCH TIME: 1747306951.134014
[05/15 07:02:31    125s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1856.5M, EPOCH TIME: 1747306951.134797
[05/15 07:02:31    125s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1856.5M, EPOCH TIME: 1747306951.134987
[05/15 07:02:31    125s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.067, MEM:1856.5M, EPOCH TIME: 1747306951.135146
[05/15 07:02:31    125s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.067, MEM:1856.5M, EPOCH TIME: 1747306951.135225
[05/15 07:02:31    125s] TDRefine: refinePlace mode is spiral
[05/15 07:02:31    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.5
[05/15 07:02:31    125s] OPERPROF: Starting RefinePlace at level 1, MEM:1856.5M, EPOCH TIME: 1747306951.135340
[05/15 07:02:31    125s] *** Starting refinePlace (0:02:05 mem=1856.5M) ***
[05/15 07:02:31    125s] Total net bbox length = 2.745e+04 (1.501e+04 1.243e+04) (ext = 1.933e+03)
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:31    125s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1856.5M, EPOCH TIME: 1747306951.141409
[05/15 07:02:31    125s]   Signal wire search tree: 3654 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:02:31    125s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1856.5M, EPOCH TIME: 1747306951.143326
[05/15 07:02:31    125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:02:31    125s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:31    125s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:31    125s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1856.5M, EPOCH TIME: 1747306951.147075
[05/15 07:02:31    125s] Starting refinePlace ...
[05/15 07:02:31    125s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:31    125s] One DDP V2 for no tweak run.
[05/15 07:02:31    125s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:31    125s]   Spread Effort: high, standalone mode, useDDP on.
[05/15 07:02:31    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1856.5MB) @(0:02:05 - 0:02:05).
[05/15 07:02:31    125s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:02:31    125s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:02:31    125s] Move report: legalization moves 15 insts, mean move: 1.93 um, max move: 5.93 um spiral
[05/15 07:02:31    125s] 	Max move on inst (mcs4_core_g30517__9945): (477.80, 409.10) --> (478.60, 414.23)
[05/15 07:02:31    125s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:31    125s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:31    125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1859.5MB) @(0:02:05 - 0:02:05).
[05/15 07:02:31    125s] Move report: Detail placement moves 15 insts, mean move: 1.93 um, max move: 5.93 um 
[05/15 07:02:31    125s] 	Max move on inst (mcs4_core_g30517__9945): (477.80, 409.10) --> (478.60, 414.23)
[05/15 07:02:31    125s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1859.5MB
[05/15 07:02:31    125s] Statistics of distance of Instance movement in refine placement:
[05/15 07:02:31    125s]   maximum (X+Y) =         5.93 um
[05/15 07:02:31    125s]   inst (mcs4_core_g30517__9945) with max move: (477.8, 409.1) -> (478.6, 414.23)
[05/15 07:02:31    125s]   mean    (X+Y) =         1.93 um
[05/15 07:02:31    125s] Summary Report:
[05/15 07:02:31    125s] Instances move: 15 (out of 1885 movable)
[05/15 07:02:31    125s] Instances flipped: 0
[05/15 07:02:31    125s] Mean displacement: 1.93 um
[05/15 07:02:31    125s] Max displacement: 5.93 um (Instance: mcs4_core_g30517__9945) (477.8, 409.1) -> (478.6, 414.23)
[05/15 07:02:31    125s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OR2X2
[05/15 07:02:31    125s] Total instances moved : 15
[05/15 07:02:31    125s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.145, MEM:1859.5M, EPOCH TIME: 1747306951.292080
[05/15 07:02:31    125s] Total net bbox length = 2.747e+04 (1.502e+04 1.245e+04) (ext = 1.932e+03)
[05/15 07:02:31    125s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1859.5MB
[05/15 07:02:31    125s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1859.5MB) @(0:02:05 - 0:02:05).
[05/15 07:02:31    125s] *** Finished refinePlace (0:02:05 mem=1859.5M) ***
[05/15 07:02:31    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.5
[05/15 07:02:31    125s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.162, MEM:1859.5M, EPOCH TIME: 1747306951.296910
[05/15 07:02:31    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1859.5M, EPOCH TIME: 1747306951.305780
[05/15 07:02:31    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:1856.5M, EPOCH TIME: 1747306951.314192
[05/15 07:02:31    125s] *** maximum move = 5.93 um ***
[05/15 07:02:31    125s] *** Finished re-routing un-routed nets (1856.5M) ***
[05/15 07:02:31    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:1856.5M, EPOCH TIME: 1747306951.325422
[05/15 07:02:31    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1856.5M, EPOCH TIME: 1747306951.335109
[05/15 07:02:31    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.041, MEM:1856.5M, EPOCH TIME: 1747306951.375736
[05/15 07:02:31    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1856.5M, EPOCH TIME: 1747306951.375880
[05/15 07:02:31    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1856.5M, EPOCH TIME: 1747306951.375953
[05/15 07:02:31    125s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1856.5M, EPOCH TIME: 1747306951.376379
[05/15 07:02:31    125s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1856.5M, EPOCH TIME: 1747306951.376524
[05/15 07:02:31    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.051, MEM:1856.5M, EPOCH TIME: 1747306951.376634
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1856.5M) ***
[05/15 07:02:31    125s] Total-nets :: 1928, Stn-nets :: 44, ratio :: 2.28216 %, Total-len 34509.3, Stn-len 3415.45
[05/15 07:02:31    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1837.5M, EPOCH TIME: 1747306951.424975
[05/15 07:02:31    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.021, MEM:1772.5M, EPOCH TIME: 1747306951.446294
[05/15 07:02:31    125s] TotalInstCnt at PhyDesignMc Destruction: 1,905
[05/15 07:02:31    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.3
[05/15 07:02:31    125s] *** DrvOpt #2 [finish] : cpu/real = 0:00:02.5/0:00:02.7 (0.9), totSession cpu/real = 0:02:05.6/0:03:28.7 (0.6), mem = 1772.5M
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] =============================================================================================
[05/15 07:02:31    125s]  Step TAT Report for DrvOpt #2                                                  21.12-s106_1
[05/15 07:02:31    125s] =============================================================================================
[05/15 07:02:31    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:31    125s] ---------------------------------------------------------------------------------------------
[05/15 07:02:31    125s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 07:02:31    125s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  36.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 07:02:31    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:31    125s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.1    0.6
[05/15 07:02:31    125s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.6 % )     0:00:01.1 /  0:00:01.0    1.0
[05/15 07:02:31    125s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:31    125s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 07:02:31    125s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:31    125s] [ OptEval                ]      3   0:00:00.3  (  12.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:02:31    125s] [ OptCommit              ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 07:02:31    125s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:31    125s] [ IncrDelayCalc          ]      6   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:31    125s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 07:02:31    125s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.4
[05/15 07:02:31    125s] [ RefinePlace            ]      1   0:00:00.4  (  13.4 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 07:02:31    125s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 07:02:31    125s] [ MISC                   ]          0:00:00.5  (  16.8 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 07:02:31    125s] ---------------------------------------------------------------------------------------------
[05/15 07:02:31    125s]  DrvOpt #2 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.5    0.9
[05/15 07:02:31    125s] ---------------------------------------------------------------------------------------------
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] End: GigaOpt DRV Optimization
[05/15 07:02:31    125s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 07:02:31    125s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1517.9M, totSessionCpu=0:02:06 **
[05/15 07:02:31    125s] Deleting Lib Analyzer.
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] Optimization is working on the following views:
[05/15 07:02:31    125s]   Setup views: AnalysisView_WC 
[05/15 07:02:31    125s]   Hold  views: AnalysisView_WC 
[05/15 07:02:31    125s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:02:31    125s] Begin: GigaOpt Global Optimization
[05/15 07:02:31    125s] *info: use new DP (enabled)
[05/15 07:02:31    125s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/15 07:02:31    125s] Info: 21 io nets excluded
[05/15 07:02:31    125s] Info: 21 nets with fixed/cover wires excluded.
[05/15 07:02:31    125s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:02:31    125s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:02:05.9/0:03:29.0 (0.6), mem = 1810.6M
[05/15 07:02:31    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.4
[05/15 07:02:31    125s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:02:31    125s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=1810.6M
[05/15 07:02:31    125s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:02:31    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:1810.6M, EPOCH TIME: 1747306951.764043
[05/15 07:02:31    125s] z: 2, totalTracks: 1
[05/15 07:02:31    125s] z: 4, totalTracks: 1
[05/15 07:02:31    125s] z: 6, totalTracks: 1
[05/15 07:02:31    125s] z: 8, totalTracks: 1
[05/15 07:02:31    125s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:31    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1810.6M, EPOCH TIME: 1747306951.771052
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:31    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:1810.6M, EPOCH TIME: 1747306951.833084
[05/15 07:02:31    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1810.6M, EPOCH TIME: 1747306951.833251
[05/15 07:02:31    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1810.6M, EPOCH TIME: 1747306951.833350
[05/15 07:02:31    125s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1810.6MB).
[05/15 07:02:31    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1810.6M, EPOCH TIME: 1747306951.834295
[05/15 07:02:31    125s] TotalInstCnt at PhyDesignMc Initialization: 1,905
[05/15 07:02:31    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=1810.6M
[05/15 07:02:31    125s] ### Creating RouteCongInterface, started
[05/15 07:02:31    125s] 
[05/15 07:02:31    125s] Creating Lib Analyzer ...
[05/15 07:02:32    126s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 07:02:32    126s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 07:02:32    126s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:02:32    126s] 
[05/15 07:02:32    126s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:32    126s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=1810.6M
[05/15 07:02:32    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=1810.6M
[05/15 07:02:32    126s] Creating Lib Analyzer, finished. 
[05/15 07:02:32    126s] 
[05/15 07:02:32    126s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:02:32    126s] 
[05/15 07:02:32    126s] #optDebug: {0, 1.000}
[05/15 07:02:32    126s] ### Creating RouteCongInterface, finished
[05/15 07:02:32    126s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:02:32    126s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=1810.6M
[05/15 07:02:32    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=1810.6M
[05/15 07:02:33    127s] *info: 21 io nets excluded
[05/15 07:02:33    127s] *info: 22 clock nets excluded
[05/15 07:02:33    127s] *info: 6 multi-driver nets excluded.
[05/15 07:02:33    127s] *info: 13 no-driver nets excluded.
[05/15 07:02:33    127s] *info: 21 nets with fixed/cover wires excluded.
[05/15 07:02:33    127s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1848.8M, EPOCH TIME: 1747306953.287750
[05/15 07:02:33    127s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1848.8M, EPOCH TIME: 1747306953.288042
[05/15 07:02:33    127s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/15 07:02:33    127s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 07:02:33    127s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[05/15 07:02:33    127s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 07:02:33    127s] |   0.000|   0.000|    6.24%|   0:00:00.0| 1848.8M|AnalysisView_WC|       NA| NA                                                 |
[05/15 07:02:33    127s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 07:02:33    127s] 
[05/15 07:02:33    127s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1848.8M) ***
[05/15 07:02:33    127s] 
[05/15 07:02:33    127s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1848.8M) ***
[05/15 07:02:33    127s] Bottom Preferred Layer:
[05/15 07:02:33    127s] +---------------+------------+----------+
[05/15 07:02:33    127s] |     Layer     |    CLK     |   Rule   |
[05/15 07:02:33    127s] +---------------+------------+----------+
[05/15 07:02:33    127s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:02:33    127s] +---------------+------------+----------+
[05/15 07:02:33    127s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/15 07:02:33    127s] Total-nets :: 1928, Stn-nets :: 44, ratio :: 2.28216 %, Total-len 34509.3, Stn-len 3415.45
[05/15 07:02:33    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1829.7M, EPOCH TIME: 1747306953.528634
[05/15 07:02:33    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:1772.7M, EPOCH TIME: 1747306953.546313
[05/15 07:02:33    127s] TotalInstCnt at PhyDesignMc Destruction: 1,905
[05/15 07:02:33    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.4
[05/15 07:02:33    127s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:02:07.5/0:03:30.8 (0.6), mem = 1772.7M
[05/15 07:02:33    127s] 
[05/15 07:02:33    127s] =============================================================================================
[05/15 07:02:33    127s]  Step TAT Report for GlobalOpt #1                                               21.12-s106_1
[05/15 07:02:33    127s] =============================================================================================
[05/15 07:02:33    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:33    127s] ---------------------------------------------------------------------------------------------
[05/15 07:02:33    127s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 07:02:33    127s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  45.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 07:02:33    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:33    127s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 07:02:33    127s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 07:02:33    127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:33    127s] [ TransformInit          ]      1   0:00:00.4  (  23.6 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 07:02:33    127s] [ MISC                   ]          0:00:00.3  (  14.8 % )     0:00:00.3 /  0:00:00.2    0.8
[05/15 07:02:33    127s] ---------------------------------------------------------------------------------------------
[05/15 07:02:33    127s]  GlobalOpt #1 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.6    0.9
[05/15 07:02:33    127s] ---------------------------------------------------------------------------------------------
[05/15 07:02:33    127s] 
[05/15 07:02:33    127s] End: GigaOpt Global Optimization
[05/15 07:02:33    127s] *** Timing Is met
[05/15 07:02:33    127s] *** Check timing (0:00:00.0)
[05/15 07:02:33    127s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:02:33    127s] Deleting Lib Analyzer.
[05/15 07:02:33    127s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/15 07:02:33    127s] Info: 21 io nets excluded
[05/15 07:02:33    127s] Info: 21 nets with fixed/cover wires excluded.
[05/15 07:02:33    127s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:02:33    127s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=1772.7M
[05/15 07:02:33    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=1772.7M
[05/15 07:02:33    127s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/15 07:02:33    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1772.7M, EPOCH TIME: 1747306953.608686
[05/15 07:02:33    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.071, MEM:1772.7M, EPOCH TIME: 1747306953.679918
[05/15 07:02:33    127s] 
[05/15 07:02:33    127s] Active setup views:
[05/15 07:02:33    127s]  AnalysisView_WC
[05/15 07:02:33    127s]   Dominating endpoints: 0
[05/15 07:02:33    127s]   Dominating TNS: -0.000
[05/15 07:02:33    127s] 
[05/15 07:02:33    127s] **INFO: Flow update: Design timing is met.
[05/15 07:02:33    127s] **INFO: Flow update: Design timing is met.
[05/15 07:02:33    127s] Info: 21 io nets excluded
[05/15 07:02:33    127s] Info: 21 nets with fixed/cover wires excluded.
[05/15 07:02:33    127s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:02:33    127s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=1768.8M
[05/15 07:02:33    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=1768.8M
[05/15 07:02:33    127s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:02:33    127s] ### Creating PhyDesignMc. totSessionCpu=0:02:08 mem=1826.1M
[05/15 07:02:33    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1826.1M, EPOCH TIME: 1747306953.905882
[05/15 07:02:33    127s] z: 2, totalTracks: 1
[05/15 07:02:33    127s] z: 4, totalTracks: 1
[05/15 07:02:33    127s] z: 6, totalTracks: 1
[05/15 07:02:33    127s] z: 8, totalTracks: 1
[05/15 07:02:33    127s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:33    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1826.1M, EPOCH TIME: 1747306953.913188
[05/15 07:02:33    127s] 
[05/15 07:02:33    127s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:33    127s] 
[05/15 07:02:33    127s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:33    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:1826.1M, EPOCH TIME: 1747306953.963433
[05/15 07:02:33    127s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1826.1M, EPOCH TIME: 1747306953.966240
[05/15 07:02:33    127s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1826.1M, EPOCH TIME: 1747306953.966464
[05/15 07:02:33    127s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1826.1MB).
[05/15 07:02:33    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1826.1M, EPOCH TIME: 1747306953.967704
[05/15 07:02:34    127s] TotalInstCnt at PhyDesignMc Initialization: 1,905
[05/15 07:02:34    127s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:08 mem=1826.1M
[05/15 07:02:34    127s] Begin: Area Reclaim Optimization
[05/15 07:02:34    127s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:02:07.9/0:03:31.3 (0.6), mem = 1826.1M
[05/15 07:02:34    127s] 
[05/15 07:02:34    127s] Creating Lib Analyzer ...
[05/15 07:02:34    127s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 07:02:34    127s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 07:02:34    127s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:02:34    127s] 
[05/15 07:02:34    128s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:34    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=1832.1M
[05/15 07:02:34    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=1832.1M
[05/15 07:02:34    128s] Creating Lib Analyzer, finished. 
[05/15 07:02:34    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.5
[05/15 07:02:34    128s] ### Creating RouteCongInterface, started
[05/15 07:02:35    128s] 
[05/15 07:02:35    128s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/15 07:02:35    128s] 
[05/15 07:02:35    128s] #optDebug: {0, 1.000}
[05/15 07:02:35    128s] ### Creating RouteCongInterface, finished
[05/15 07:02:35    128s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:02:35    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=1832.1M
[05/15 07:02:35    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=1832.1M
[05/15 07:02:35    129s] Usable buffer cells for single buffer setup transform:
[05/15 07:02:35    129s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 07:02:35    129s] Number of usable buffer cells above: 10
[05/15 07:02:35    129s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1832.1M, EPOCH TIME: 1747306955.385959
[05/15 07:02:35    129s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1832.1M, EPOCH TIME: 1747306955.386248
[05/15 07:02:35    129s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 6.24
[05/15 07:02:35    129s] +---------+---------+--------+--------+------------+--------+
[05/15 07:02:35    129s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 07:02:35    129s] +---------+---------+--------+--------+------------+--------+
[05/15 07:02:35    129s] |    6.24%|        -|   0.000|   0.000|   0:00:00.0| 1832.1M|
[05/15 07:02:35    129s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 07:02:37    130s] |    6.19%|       56|   0.000|   0.000|   0:00:02.0| 1875.8M|
[05/15 07:02:37    130s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 07:02:37    130s] +---------+---------+--------+--------+------------+--------+
[05/15 07:02:37    130s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 6.19
[05/15 07:02:37    130s] 
[05/15 07:02:37    130s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/15 07:02:37    130s] --------------------------------------------------------------
[05/15 07:02:37    130s] |                                   | Total     | Sequential |
[05/15 07:02:37    130s] --------------------------------------------------------------
[05/15 07:02:37    130s] | Num insts resized                 |       0  |       0    |
[05/15 07:02:37    130s] | Num insts undone                  |       0  |       0    |
[05/15 07:02:37    130s] | Num insts Downsized               |       0  |       0    |
[05/15 07:02:37    130s] | Num insts Samesized               |       0  |       0    |
[05/15 07:02:37    130s] | Num insts Upsized                 |       0  |       0    |
[05/15 07:02:37    130s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 07:02:37    130s] --------------------------------------------------------------
[05/15 07:02:37    130s] Bottom Preferred Layer:
[05/15 07:02:37    130s] +---------------+------------+----------+
[05/15 07:02:37    130s] |     Layer     |    CLK     |   Rule   |
[05/15 07:02:37    130s] +---------------+------------+----------+
[05/15 07:02:37    130s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:02:37    130s] +---------------+------------+----------+
[05/15 07:02:37    130s] End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[05/15 07:02:37    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.5
[05/15 07:02:37    130s] *** AreaOpt #1 [finish] : cpu/real = 0:00:03.0/0:00:03.2 (1.0), totSession cpu/real = 0:02:10.9/0:03:34.4 (0.6), mem = 1875.8M
[05/15 07:02:37    130s] 
[05/15 07:02:37    130s] =============================================================================================
[05/15 07:02:37    130s]  Step TAT Report for AreaOpt #1                                                 21.12-s106_1
[05/15 07:02:37    130s] =============================================================================================
[05/15 07:02:37    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:37    130s] ---------------------------------------------------------------------------------------------
[05/15 07:02:37    130s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:02:37    130s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  29.4 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 07:02:37    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:37    130s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:02:37    130s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:37    130s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:01.7 /  0:00:01.7    1.0
[05/15 07:02:37    130s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:37    130s] [ OptEval                ]     18   0:00:01.1  (  34.4 % )     0:00:01.1 /  0:00:01.0    1.0
[05/15 07:02:37    130s] [ OptCommit              ]     18   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:02:37    130s] [ PostCommitDelayUpdate  ]     18   0:00:00.1  (   1.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/15 07:02:37    130s] [ IncrDelayCalc          ]     84   0:00:00.4  (  11.1 % )     0:00:00.4 /  0:00:00.3    1.0
[05/15 07:02:37    130s] [ IncrTimingUpdate       ]     14   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:02:37    130s] [ MISC                   ]          0:00:00.4  (  12.0 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 07:02:37    130s] ---------------------------------------------------------------------------------------------
[05/15 07:02:37    130s]  AreaOpt #1 TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.0    1.0
[05/15 07:02:37    130s] ---------------------------------------------------------------------------------------------
[05/15 07:02:37    130s] 
[05/15 07:02:37    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1856.7M, EPOCH TIME: 1747306957.189675
[05/15 07:02:37    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1792.7M, EPOCH TIME: 1747306957.202285
[05/15 07:02:37    130s] TotalInstCnt at PhyDesignMc Destruction: 1,907
[05/15 07:02:37    130s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1792.69M, totSessionCpu=0:02:11).
[05/15 07:02:37    130s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/15 07:02:37    130s] Info: 21 io nets excluded
[05/15 07:02:37    130s] Info: 21 nets with fixed/cover wires excluded.
[05/15 07:02:37    130s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:02:37    130s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=1792.7M
[05/15 07:02:37    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=1792.7M
[05/15 07:02:37    130s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:02:37    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:11 mem=1849.9M
[05/15 07:02:37    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:1849.9M, EPOCH TIME: 1747306957.287154
[05/15 07:02:37    130s] z: 2, totalTracks: 1
[05/15 07:02:37    130s] z: 4, totalTracks: 1
[05/15 07:02:37    130s] z: 6, totalTracks: 1
[05/15 07:02:37    130s] z: 8, totalTracks: 1
[05/15 07:02:37    130s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:02:37    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1849.9M, EPOCH TIME: 1747306957.293186
[05/15 07:02:37    131s] 
[05/15 07:02:37    131s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:37    131s] 
[05/15 07:02:37    131s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:37    131s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1849.9M, EPOCH TIME: 1747306957.344686
[05/15 07:02:37    131s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1849.9M, EPOCH TIME: 1747306957.353006
[05/15 07:02:37    131s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1849.9M, EPOCH TIME: 1747306957.353208
[05/15 07:02:37    131s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1849.9MB).
[05/15 07:02:37    131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:1849.9M, EPOCH TIME: 1747306957.354352
[05/15 07:02:37    131s] TotalInstCnt at PhyDesignMc Initialization: 1,907
[05/15 07:02:37    131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=1849.9M
[05/15 07:02:37    131s] Begin: Area Reclaim Optimization
[05/15 07:02:37    131s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:02:11.1/0:03:34.6 (0.6), mem = 1849.9M
[05/15 07:02:37    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.6
[05/15 07:02:37    131s] ### Creating RouteCongInterface, started
[05/15 07:02:37    131s] 
[05/15 07:02:37    131s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:02:37    131s] 
[05/15 07:02:37    131s] #optDebug: {0, 1.000}
[05/15 07:02:37    131s] ### Creating RouteCongInterface, finished
[05/15 07:02:37    131s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:02:37    131s] ### Creating LA Mngr. totSessionCpu=0:02:11 mem=1849.9M
[05/15 07:02:37    131s] ### Creating LA Mngr, finished. totSessionCpu=0:02:11 mem=1849.9M
[05/15 07:02:37    131s] Usable buffer cells for single buffer setup transform:
[05/15 07:02:37    131s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 07:02:37    131s] Number of usable buffer cells above: 10
[05/15 07:02:37    131s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1849.9M, EPOCH TIME: 1747306957.787889
[05/15 07:02:37    131s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1849.9M, EPOCH TIME: 1747306957.788158
[05/15 07:02:37    131s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 6.19
[05/15 07:02:37    131s] +---------+---------+--------+--------+------------+--------+
[05/15 07:02:37    131s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 07:02:37    131s] +---------+---------+--------+--------+------------+--------+
[05/15 07:02:37    131s] |    6.19%|        -|   0.083|   0.000|   0:00:00.0| 1849.9M|
[05/15 07:02:37    131s] |    6.19%|        0|   0.083|   0.000|   0:00:00.0| 1849.9M|
[05/15 07:02:37    131s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 07:02:37    131s] |    6.19%|        0|   0.083|   0.000|   0:00:00.0| 1849.9M|
[05/15 07:02:38    131s] |    6.19%|        1|   0.083|   0.000|   0:00:01.0| 1869.0M|
[05/15 07:02:39    133s] |    5.88%|      379|   0.083|   0.000|   0:00:01.0| 1873.5M|
[05/15 07:02:39    133s] |    5.87%|       21|   0.083|   0.000|   0:00:00.0| 1873.5M|
[05/15 07:02:39    133s] |    5.86%|        1|   0.083|   0.000|   0:00:00.0| 1873.5M|
[05/15 07:02:39    133s] |    5.86%|        0|   0.083|   0.000|   0:00:00.0| 1873.5M|
[05/15 07:02:39    133s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 07:02:39    133s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/15 07:02:39    133s] |    5.86%|        0|   0.083|   0.000|   0:00:00.0| 1873.5M|
[05/15 07:02:39    133s] +---------+---------+--------+--------+------------+--------+
[05/15 07:02:39    133s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 5.86
[05/15 07:02:39    133s] 
[05/15 07:02:39    133s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 401 **
[05/15 07:02:39    133s] --------------------------------------------------------------
[05/15 07:02:39    133s] |                                   | Total     | Sequential |
[05/15 07:02:39    133s] --------------------------------------------------------------
[05/15 07:02:39    133s] | Num insts resized                 |     391  |      52    |
[05/15 07:02:39    133s] | Num insts undone                  |       0  |       0    |
[05/15 07:02:39    133s] | Num insts Downsized               |     391  |      52    |
[05/15 07:02:39    133s] | Num insts Samesized               |       0  |       0    |
[05/15 07:02:39    133s] | Num insts Upsized                 |       0  |       0    |
[05/15 07:02:39    133s] | Num multiple commits+uncommits    |      10  |       -    |
[05/15 07:02:39    133s] --------------------------------------------------------------
[05/15 07:02:39    133s] Bottom Preferred Layer:
[05/15 07:02:39    133s] +---------------+------------+----------+
[05/15 07:02:39    133s] |     Layer     |    CLK     |   Rule   |
[05/15 07:02:39    133s] +---------------+------------+----------+
[05/15 07:02:39    133s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:02:39    133s] +---------------+------------+----------+
[05/15 07:02:39    133s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[05/15 07:02:39    133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1873.5M, EPOCH TIME: 1747306959.920777
[05/15 07:02:39    133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1873.5M, EPOCH TIME: 1747306959.934599
[05/15 07:02:39    133s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1873.5M, EPOCH TIME: 1747306959.938467
[05/15 07:02:39    133s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1873.5M, EPOCH TIME: 1747306959.938698
[05/15 07:02:39    133s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1873.5M, EPOCH TIME: 1747306959.946384
[05/15 07:02:40    133s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.057, MEM:1873.5M, EPOCH TIME: 1747306960.003644
[05/15 07:02:40    133s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1873.5M, EPOCH TIME: 1747306960.003884
[05/15 07:02:40    133s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1873.5M, EPOCH TIME: 1747306960.003988
[05/15 07:02:40    133s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1873.5M, EPOCH TIME: 1747306960.008489
[05/15 07:02:40    133s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.007, MEM:1873.5M, EPOCH TIME: 1747306960.015971
[05/15 07:02:40    133s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.077, MEM:1873.5M, EPOCH TIME: 1747306960.016169
[05/15 07:02:40    133s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.078, MEM:1873.5M, EPOCH TIME: 1747306960.016227
[05/15 07:02:40    133s] TDRefine: refinePlace mode is spiral
[05/15 07:02:40    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.6
[05/15 07:02:40    133s] OPERPROF: Starting RefinePlace at level 1, MEM:1873.5M, EPOCH TIME: 1747306960.016305
[05/15 07:02:40    133s] *** Starting refinePlace (0:02:13 mem=1873.5M) ***
[05/15 07:02:40    133s] Total net bbox length = 2.745e+04 (1.503e+04 1.242e+04) (ext = 1.931e+03)
[05/15 07:02:40    133s] 
[05/15 07:02:40    133s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:40    133s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1873.5M, EPOCH TIME: 1747306960.021226
[05/15 07:02:40    133s]   Signal wire search tree: 3654 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:02:40    133s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1873.5M, EPOCH TIME: 1747306960.023129
[05/15 07:02:40    133s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:02:40    133s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:40    133s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:40    133s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1873.5M, EPOCH TIME: 1747306960.029560
[05/15 07:02:40    133s] Starting refinePlace ...
[05/15 07:02:40    133s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:40    133s] One DDP V2 for no tweak run.
[05/15 07:02:40    133s] 
[05/15 07:02:40    133s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:02:40    133s] Move report: legalization moves 47 insts, mean move: 0.98 um, max move: 3.62 um spiral
[05/15 07:02:40    133s] 	Max move on inst (mcs4_core_g25593__6783): (486.40, 392.00) --> (486.60, 395.42)
[05/15 07:02:40    133s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:40    133s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:40    133s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1876.6MB) @(0:02:13 - 0:02:14).
[05/15 07:02:40    133s] Move report: Detail placement moves 47 insts, mean move: 0.98 um, max move: 3.62 um 
[05/15 07:02:40    133s] 	Max move on inst (mcs4_core_g25593__6783): (486.40, 392.00) --> (486.60, 395.42)
[05/15 07:02:40    133s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1876.6MB
[05/15 07:02:40    133s] Statistics of distance of Instance movement in refine placement:
[05/15 07:02:40    133s]   maximum (X+Y) =         3.62 um
[05/15 07:02:40    133s]   inst (mcs4_core_g25593__6783) with max move: (486.4, 392) -> (486.6, 395.42)
[05/15 07:02:40    133s]   mean    (X+Y) =         0.98 um
[05/15 07:02:40    133s] Summary Report:
[05/15 07:02:40    133s] Instances move: 47 (out of 1886 movable)
[05/15 07:02:40    133s] Instances flipped: 0
[05/15 07:02:40    133s] Mean displacement: 0.98 um
[05/15 07:02:40    133s] Max displacement: 3.62 um (Instance: mcs4_core_g25593__6783) (486.4, 392) -> (486.6, 395.42)
[05/15 07:02:40    133s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
[05/15 07:02:40    133s] Total instances moved : 47
[05/15 07:02:40    133s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.119, MEM:1876.6M, EPOCH TIME: 1747306960.148602
[05/15 07:02:40    133s] Total net bbox length = 2.748e+04 (1.505e+04 1.243e+04) (ext = 1.932e+03)
[05/15 07:02:40    133s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1876.6MB
[05/15 07:02:40    133s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1876.6MB) @(0:02:13 - 0:02:14).
[05/15 07:02:40    133s] *** Finished refinePlace (0:02:14 mem=1876.6M) ***
[05/15 07:02:40    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.6
[05/15 07:02:40    133s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.151, MEM:1876.6M, EPOCH TIME: 1747306960.167257
[05/15 07:02:40    133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1876.6M, EPOCH TIME: 1747306960.182498
[05/15 07:02:40    133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:1873.6M, EPOCH TIME: 1747306960.197882
[05/15 07:02:40    133s] *** maximum move = 3.62 um ***
[05/15 07:02:40    133s] *** Finished re-routing un-routed nets (1873.6M) ***
[05/15 07:02:40    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:1873.6M, EPOCH TIME: 1747306960.233972
[05/15 07:02:40    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1873.6M, EPOCH TIME: 1747306960.242016
[05/15 07:02:40    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.062, MEM:1873.6M, EPOCH TIME: 1747306960.304007
[05/15 07:02:40    133s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1873.6M, EPOCH TIME: 1747306960.304220
[05/15 07:02:40    133s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1873.6M, EPOCH TIME: 1747306960.304358
[05/15 07:02:40    133s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1873.6M, EPOCH TIME: 1747306960.305295
[05/15 07:02:40    133s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1873.6M, EPOCH TIME: 1747306960.305495
[05/15 07:02:40    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:1873.6M, EPOCH TIME: 1747306960.305651
[05/15 07:02:40    133s] 
[05/15 07:02:40    133s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1873.6M) ***
[05/15 07:02:40    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.6
[05/15 07:02:40    133s] *** AreaOpt #2 [finish] : cpu/real = 0:00:02.6/0:00:03.0 (0.9), totSession cpu/real = 0:02:13.7/0:03:37.6 (0.6), mem = 1873.6M
[05/15 07:02:40    133s] 
[05/15 07:02:40    133s] =============================================================================================
[05/15 07:02:40    133s]  Step TAT Report for AreaOpt #2                                                 21.12-s106_1
[05/15 07:02:40    133s] =============================================================================================
[05/15 07:02:40    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:40    133s] ---------------------------------------------------------------------------------------------
[05/15 07:02:40    133s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 07:02:40    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:40    133s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:40    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:40    133s] [ OptSingleIteration     ]      8   0:00:00.1  (   3.1 % )     0:00:02.0 /  0:00:01.8    0.9
[05/15 07:02:40    133s] [ OptGetWeight           ]    108   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:40    133s] [ OptEval                ]    108   0:00:00.5  (  15.9 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 07:02:40    133s] [ OptCommit              ]    108   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:02:40    133s] [ PostCommitDelayUpdate  ]    108   0:00:00.1  (   4.0 % )     0:00:00.9 /  0:00:00.8    0.9
[05/15 07:02:40    133s] [ IncrDelayCalc          ]    160   0:00:00.7  (  24.8 % )     0:00:00.7 /  0:00:00.7    0.9
[05/15 07:02:40    133s] [ RefinePlace            ]      1   0:00:00.4  (  14.3 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 07:02:40    133s] [ IncrTimingUpdate       ]     29   0:00:00.6  (  18.7 % )     0:00:00.6 /  0:00:00.5    0.9
[05/15 07:02:40    133s] [ MISC                   ]          0:00:00.4  (  13.9 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 07:02:40    133s] ---------------------------------------------------------------------------------------------
[05/15 07:02:40    133s]  AreaOpt #2 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.6    0.9
[05/15 07:02:40    133s] ---------------------------------------------------------------------------------------------
[05/15 07:02:40    133s] 
[05/15 07:02:40    133s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1854.5M, EPOCH TIME: 1747306960.353981
[05/15 07:02:40    133s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1793.5M, EPOCH TIME: 1747306960.362520
[05/15 07:02:40    133s] TotalInstCnt at PhyDesignMc Destruction: 1,906
[05/15 07:02:40    133s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1793.50M, totSessionCpu=0:02:14).
[05/15 07:02:40    133s] postCtsLateCongRepair #1 0
[05/15 07:02:40    133s] postCtsLateCongRepair #1 0
[05/15 07:02:40    133s] postCtsLateCongRepair #1 0
[05/15 07:02:40    133s] postCtsLateCongRepair #1 0
[05/15 07:02:40    133s] Starting local wire reclaim
[05/15 07:02:40    133s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1793.5M, EPOCH TIME: 1747306960.430188
[05/15 07:02:40    133s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1793.5M, EPOCH TIME: 1747306960.430326
[05/15 07:02:40    133s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1793.5M, EPOCH TIME: 1747306960.430430
[05/15 07:02:40    133s] z: 2, totalTracks: 1
[05/15 07:02:40    133s] z: 4, totalTracks: 1
[05/15 07:02:40    133s] z: 6, totalTracks: 1
[05/15 07:02:40    133s] z: 8, totalTracks: 1
[05/15 07:02:40    133s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:02:40    133s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1793.5M, EPOCH TIME: 1747306960.435307
[05/15 07:02:40    133s] 
[05/15 07:02:40    133s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:40    133s] 
[05/15 07:02:40    133s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:40    133s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.049, MEM:1793.5M, EPOCH TIME: 1747306960.484377
[05/15 07:02:40    133s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1793.5M, EPOCH TIME: 1747306960.484526
[05/15 07:02:40    133s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1793.5M, EPOCH TIME: 1747306960.484597
[05/15 07:02:40    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1793.5MB).
[05/15 07:02:40    133s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.059, MEM:1793.5M, EPOCH TIME: 1747306960.489076
[05/15 07:02:40    133s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.059, MEM:1793.5M, EPOCH TIME: 1747306960.489169
[05/15 07:02:40    133s] TDRefine: refinePlace mode is spiral
[05/15 07:02:40    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.7
[05/15 07:02:40    133s] OPERPROF:   Starting RefinePlace at level 2, MEM:1793.5M, EPOCH TIME: 1747306960.489305
[05/15 07:02:40    133s] *** Starting refinePlace (0:02:14 mem=1793.5M) ***
[05/15 07:02:40    133s] Total net bbox length = 2.748e+04 (1.505e+04 1.243e+04) (ext = 1.932e+03)
[05/15 07:02:40    133s] 
[05/15 07:02:40    133s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:40    133s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1793.5M, EPOCH TIME: 1747306960.492794
[05/15 07:02:40    133s]   Signal wire search tree: 3654 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:02:40    133s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.003, MEM:1793.5M, EPOCH TIME: 1747306960.495714
[05/15 07:02:40    133s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:40    133s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:40    133s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1793.5M, EPOCH TIME: 1747306960.502243
[05/15 07:02:40    133s] Starting refinePlace ...
[05/15 07:02:40    133s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:40    133s] One DDP V2 for no tweak run.
[05/15 07:02:40    133s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1793.5M, EPOCH TIME: 1747306960.505221
[05/15 07:02:40    133s] OPERPROF:         Starting spMPad at level 5, MEM:1793.5M, EPOCH TIME: 1747306960.522604
[05/15 07:02:40    133s] OPERPROF:           Starting spContextMPad at level 6, MEM:1793.5M, EPOCH TIME: 1747306960.523067
[05/15 07:02:40    133s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1793.5M, EPOCH TIME: 1747306960.523170
[05/15 07:02:40    133s] MP Top (1886): mp=1.050. U=0.058.
[05/15 07:02:40    133s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.003, MEM:1793.5M, EPOCH TIME: 1747306960.525795
[05/15 07:02:40    133s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1793.5M, EPOCH TIME: 1747306960.526511
[05/15 07:02:40    133s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1793.5M, EPOCH TIME: 1747306960.526625
[05/15 07:02:40    133s] OPERPROF:             Starting InitSKP at level 7, MEM:1793.5M, EPOCH TIME: 1747306960.527186
[05/15 07:02:40    133s] no activity file in design. spp won't run.
[05/15 07:02:40    133s] no activity file in design. spp won't run.
[05/15 07:02:40    133s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[05/15 07:02:40    133s] OPERPROF:             Finished InitSKP at level 7, CPU:0.160, REAL:0.162, MEM:1793.5M, EPOCH TIME: 1747306960.688792
[05/15 07:02:40    133s] Timing cost in AAE based: 73.9110170711355750
[05/15 07:02:40    133s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.180, REAL:0.180, MEM:1793.5M, EPOCH TIME: 1747306960.706776
[05/15 07:02:40    133s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.180, REAL:0.181, MEM:1793.5M, EPOCH TIME: 1747306960.707202
[05/15 07:02:40    133s] SKP cleared!
[05/15 07:02:40    133s] AAE Timing clean up.
[05/15 07:02:40    133s] Tweakage: fix icg 1, fix clk 0.
[05/15 07:02:40    133s] Tweakage: density cost 1, scale 0.4.
[05/15 07:02:40    133s] Tweakage: activity cost 0, scale 1.0.
[05/15 07:02:40    133s] Tweakage: timing cost on, scale 1.0.
[05/15 07:02:40    133s] OPERPROF:         Starting CoreOperation at level 5, MEM:1793.5M, EPOCH TIME: 1747306960.708528
[05/15 07:02:40    133s] Tweakage swap 19 pairs.
[05/15 07:02:40    134s] Tweakage swap 71 pairs.
[05/15 07:02:40    134s] Tweakage swap 1 pairs.
[05/15 07:02:40    134s] Tweakage swap 31 pairs.
[05/15 07:02:40    134s] Tweakage swap 3 pairs.
[05/15 07:02:40    134s] Tweakage swap 22 pairs.
[05/15 07:02:40    134s] Tweakage swap 0 pairs.
[05/15 07:02:40    134s] Tweakage swap 5 pairs.
[05/15 07:02:40    134s] Tweakage swap 1 pairs.
[05/15 07:02:41    134s] Tweakage swap 10 pairs.
[05/15 07:02:41    134s] Tweakage swap 0 pairs.
[05/15 07:02:41    134s] Tweakage swap 0 pairs.
[05/15 07:02:41    134s] Tweakage swap 9 pairs.
[05/15 07:02:41    134s] Tweakage swap 26 pairs.
[05/15 07:02:41    134s] Tweakage swap 1 pairs.
[05/15 07:02:41    134s] Tweakage swap 15 pairs.
[05/15 07:02:41    134s] Tweakage swap 0 pairs.
[05/15 07:02:41    134s] Tweakage swap 3 pairs.
[05/15 07:02:41    134s] Tweakage swap 0 pairs.
[05/15 07:02:41    134s] Tweakage swap 3 pairs.
[05/15 07:02:41    134s] Tweakage swap 0 pairs.
[05/15 07:02:41    134s] Tweakage swap 2 pairs.
[05/15 07:02:41    134s] Tweakage swap 0 pairs.
[05/15 07:02:41    134s] Tweakage swap 2 pairs.
[05/15 07:02:41    134s] Tweakage move 272 insts.
[05/15 07:02:41    134s] Tweakage move 119 insts.
[05/15 07:02:41    134s] Tweakage move 23 insts.
[05/15 07:02:41    134s] Tweakage move 21 insts.
[05/15 07:02:41    134s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.640, REAL:0.650, MEM:1793.5M, EPOCH TIME: 1747306961.358919
[05/15 07:02:41    134s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.830, REAL:0.857, MEM:1793.5M, EPOCH TIME: 1747306961.362261
[05/15 07:02:41    134s] Move report: Congestion aware Tweak moves 527 insts, mean move: 2.24 um, max move: 22.43 um 
[05/15 07:02:41    134s] 	Max move on inst (mcs4_core_g25508__3680): (443.00, 376.61) --> (442.80, 398.84)
[05/15 07:02:41    134s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:01.0, mem=1793.5mb) @(0:02:14 - 0:02:15).
[05/15 07:02:41    134s] 
[05/15 07:02:41    134s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:02:41    134s] Move report: legalization moves 45 insts, mean move: 0.84 um, max move: 5.13 um spiral
[05/15 07:02:41    134s] 	Max move on inst (mcs4_core_clockgen_clockdiv_reg[3]): (486.00, 388.58) --> (486.00, 383.45)
[05/15 07:02:41    134s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 07:02:41    134s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:41    134s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1796.6MB) @(0:02:15 - 0:02:15).
[05/15 07:02:41    134s] Move report: Detail placement moves 566 insts, mean move: 2.15 um, max move: 22.43 um 
[05/15 07:02:41    134s] 	Max move on inst (mcs4_core_g25508__3680): (443.00, 376.61) --> (442.80, 398.84)
[05/15 07:02:41    134s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1796.6MB
[05/15 07:02:41    134s] Statistics of distance of Instance movement in refine placement:
[05/15 07:02:41    134s]   maximum (X+Y) =        22.43 um
[05/15 07:02:41    134s]   inst (mcs4_core_g25508__3680) with max move: (443, 376.61) -> (442.8, 398.84)
[05/15 07:02:41    134s]   mean    (X+Y) =         2.15 um
[05/15 07:02:41    134s] Summary Report:
[05/15 07:02:41    134s] Instances move: 566 (out of 1886 movable)
[05/15 07:02:41    134s] Instances flipped: 0
[05/15 07:02:41    134s] Mean displacement: 2.15 um
[05/15 07:02:41    134s] Max displacement: 22.43 um (Instance: mcs4_core_g25508__3680) (443, 376.61) -> (442.8, 398.84)
[05/15 07:02:41    134s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OAI22XL
[05/15 07:02:41    134s] Total instances moved : 566
[05/15 07:02:41    134s] Ripped up 1081 affected routes.
[05/15 07:02:41    134s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.930, REAL:0.985, MEM:1796.6M, EPOCH TIME: 1747306961.487659
[05/15 07:02:41    134s] Total net bbox length = 2.718e+04 (1.485e+04 1.232e+04) (ext = 1.954e+03)
[05/15 07:02:41    134s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1796.6MB
[05/15 07:02:41    134s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1796.6MB) @(0:02:14 - 0:02:15).
[05/15 07:02:41    134s] *** Finished refinePlace (0:02:15 mem=1796.6M) ***
[05/15 07:02:41    134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.7
[05/15 07:02:41    134s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.950, REAL:1.004, MEM:1796.6M, EPOCH TIME: 1747306961.493315
[05/15 07:02:41    134s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1796.6M, EPOCH TIME: 1747306961.493392
[05/15 07:02:41    134s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.007, MEM:1793.6M, EPOCH TIME: 1747306961.500291
[05/15 07:02:41    134s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.990, REAL:1.070, MEM:1793.6M, EPOCH TIME: 1747306961.500421
[05/15 07:02:41    134s] eGR doReRoute: optGuide
[05/15 07:02:41    134s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1793.6M, EPOCH TIME: 1747306961.530417
[05/15 07:02:41    134s] All LLGs are deleted
[05/15 07:02:41    134s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1793.6M, EPOCH TIME: 1747306961.530599
[05/15 07:02:41    134s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1793.6M, EPOCH TIME: 1747306961.531468
[05/15 07:02:41    134s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:1793.6M, EPOCH TIME: 1747306961.531717
[05/15 07:02:41    134s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=1793.6M
[05/15 07:02:41    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=1793.6M
[05/15 07:02:41    134s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1793.56 MB )
[05/15 07:02:41    134s] (I)      ==================== Layers =====================
[05/15 07:02:41    134s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:41    134s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:02:41    134s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:41    134s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:02:41    134s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:02:41    134s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:41    134s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:02:41    134s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:02:41    134s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:02:41    134s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:02:41    134s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:02:41    134s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:02:41    134s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:02:41    134s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:02:41    134s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:02:41    134s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:02:41    134s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:02:41    134s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:02:41    134s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:02:41    134s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:02:41    134s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:02:41    134s] (I)      Started Import and model ( Curr Mem: 1793.56 MB )
[05/15 07:02:41    134s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:41    134s] (I)      == Non-default Options ==
[05/15 07:02:41    134s] (I)      Maximum routing layer                              : 11
[05/15 07:02:41    134s] (I)      Number of threads                                  : 1
[05/15 07:02:41    134s] (I)      Method to set GCell size                           : row
[05/15 07:02:41    134s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:02:41    134s] (I)      Use row-based GCell size
[05/15 07:02:41    134s] (I)      Use row-based GCell align
[05/15 07:02:41    134s] (I)      layer 0 area = 80000
[05/15 07:02:41    134s] (I)      layer 1 area = 80000
[05/15 07:02:41    134s] (I)      layer 2 area = 80000
[05/15 07:02:41    134s] (I)      layer 3 area = 80000
[05/15 07:02:41    134s] (I)      layer 4 area = 80000
[05/15 07:02:41    134s] (I)      layer 5 area = 80000
[05/15 07:02:41    134s] (I)      layer 6 area = 80000
[05/15 07:02:41    134s] (I)      layer 7 area = 80000
[05/15 07:02:41    134s] (I)      layer 8 area = 80000
[05/15 07:02:41    134s] (I)      layer 9 area = 400000
[05/15 07:02:41    134s] (I)      layer 10 area = 400000
[05/15 07:02:41    134s] (I)      GCell unit size   : 3420
[05/15 07:02:41    134s] (I)      GCell multiplier  : 1
[05/15 07:02:41    134s] (I)      GCell row height  : 3420
[05/15 07:02:41    134s] (I)      Actual row height : 3420
[05/15 07:02:41    134s] (I)      GCell align ref   : 616000 616420
[05/15 07:02:41    134s] [NR-eGR] Track table information for default rule: 
[05/15 07:02:41    134s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:02:41    134s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:02:41    134s] (I)      ================== Default via ===================
[05/15 07:02:41    134s] (I)      +----+------------------+------------------------+
[05/15 07:02:41    134s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 07:02:41    134s] (I)      +----+------------------+------------------------+
[05/15 07:02:41    134s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 07:02:41    134s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 07:02:41    134s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 07:02:41    134s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 07:02:41    134s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 07:02:41    134s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 07:02:41    134s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 07:02:41    134s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 07:02:41    134s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 07:02:41    134s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 07:02:41    134s] (I)      +----+------------------+------------------------+
[05/15 07:02:41    134s] [NR-eGR] Read 2906 PG shapes
[05/15 07:02:41    134s] [NR-eGR] Read 0 clock shapes
[05/15 07:02:41    134s] [NR-eGR] Read 0 other shapes
[05/15 07:02:41    134s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:02:41    134s] [NR-eGR] #Instance Blockages : 640
[05/15 07:02:41    134s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:02:41    134s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:02:41    134s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:02:41    134s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:02:41    134s] [NR-eGR] #Other Blockages    : 0
[05/15 07:02:41    134s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:02:41    134s] [NR-eGR] Num Prerouted Nets = 16  Num Prerouted Wires = 553
[05/15 07:02:41    134s] [NR-eGR] Read 1929 nets ( ignored 16 )
[05/15 07:02:41    134s] (I)      early_global_route_priority property id does not exist.
[05/15 07:02:41    134s] (I)      Read Num Blocks=3546  Num Prerouted Wires=553  Num CS=0
[05/15 07:02:41    134s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 244
[05/15 07:02:41    134s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 267
[05/15 07:02:41    134s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 42
[05/15 07:02:41    134s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:02:41    134s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:02:41    134s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:02:41    135s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:02:41    135s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:02:41    135s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:02:41    135s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:02:41    135s] (I)      Number of ignored nets                =     16
[05/15 07:02:41    135s] (I)      Number of connected nets              =      0
[05/15 07:02:41    135s] (I)      Number of fixed nets                  =     16.  Ignored: Yes
[05/15 07:02:41    135s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 07:02:41    135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:02:41    135s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:02:41    135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:02:41    135s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:02:41    135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:02:41    135s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:02:41    135s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:02:41    135s] [NR-eGR] There are 5 clock nets ( 5 with NDR ).
[05/15 07:02:41    135s] (I)      Ndr track 0 does not exist
[05/15 07:02:41    135s] (I)      Ndr track 0 does not exist
[05/15 07:02:41    135s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:02:41    135s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:02:41    135s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:02:41    135s] (I)      Site width          :   400  (dbu)
[05/15 07:02:41    135s] (I)      Row height          :  3420  (dbu)
[05/15 07:02:41    135s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:02:41    135s] (I)      GCell width         :  3420  (dbu)
[05/15 07:02:41    135s] (I)      GCell height        :  3420  (dbu)
[05/15 07:02:41    135s] (I)      Grid                :   585   550    11
[05/15 07:02:41    135s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:02:41    135s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:02:41    135s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:02:41    135s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:02:41    135s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:02:41    135s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:02:41    135s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:02:41    135s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:02:41    135s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:02:41    135s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:02:41    135s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:02:41    135s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:02:41    135s] (I)      --------------------------------------------------------
[05/15 07:02:41    135s] 
[05/15 07:02:41    135s] [NR-eGR] ============ Routing rule table ============
[05/15 07:02:41    135s] [NR-eGR] Rule id: 0  Nets: 1887
[05/15 07:02:41    135s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:02:41    135s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:02:41    135s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:02:41    135s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:02:41    135s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:02:41    135s] [NR-eGR] Rule id: 1  Nets: 5
[05/15 07:02:41    135s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:02:41    135s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:02:41    135s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:02:41    135s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:02:41    135s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:02:41    135s] [NR-eGR] ========================================
[05/15 07:02:41    135s] [NR-eGR] 
[05/15 07:02:41    135s] (I)      =============== Blocked Tracks ===============
[05/15 07:02:41    135s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:41    135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:02:41    135s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:41    135s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:02:41    135s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:02:41    135s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:02:41    135s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:02:41    135s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:02:41    135s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:02:41    135s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:02:41    135s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:02:41    135s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:02:41    135s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:02:41    135s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:02:41    135s] (I)      +-------+---------+----------+---------------+
[05/15 07:02:41    135s] (I)      Finished Import and model ( CPU: 0.37 sec, Real: 0.42 sec, Curr Mem: 1835.98 MB )
[05/15 07:02:41    135s] (I)      Reset routing kernel
[05/15 07:02:41    135s] (I)      Started Global Routing ( Curr Mem: 1835.98 MB )
[05/15 07:02:41    135s] (I)      totalPins=7351  totalGlobalPin=7253 (98.67%)
[05/15 07:02:42    135s] (I)      total 2D Cap : 5438482 = (2843533 H, 2594949 V)
[05/15 07:02:42    135s] [NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1a Route ============
[05/15 07:02:42    135s] (I)      Usage: 1220 = (530 H, 690 V) = (0.02% H, 0.03% V) = (9.063e+02um H, 1.180e+03um V)
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1b Route ============
[05/15 07:02:42    135s] (I)      Usage: 1220 = (530 H, 690 V) = (0.02% H, 0.03% V) = (9.063e+02um H, 1.180e+03um V)
[05/15 07:02:42    135s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+03um
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1c Route ============
[05/15 07:02:42    135s] (I)      Usage: 1220 = (530 H, 690 V) = (0.02% H, 0.03% V) = (9.063e+02um H, 1.180e+03um V)
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1d Route ============
[05/15 07:02:42    135s] (I)      Usage: 1220 = (530 H, 690 V) = (0.02% H, 0.03% V) = (9.063e+02um H, 1.180e+03um V)
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1e Route ============
[05/15 07:02:42    135s] (I)      Usage: 1220 = (530 H, 690 V) = (0.02% H, 0.03% V) = (9.063e+02um H, 1.180e+03um V)
[05/15 07:02:42    135s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+03um
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1l Route ============
[05/15 07:02:42    135s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:02:42    135s] [NR-eGR] Layer group 2: route 1887 net(s) in layer range [2, 11]
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1a Route ============
[05/15 07:02:42    135s] (I)      Usage: 17588 = (9360 H, 8228 V) = (0.07% H, 0.07% V) = (1.601e+04um H, 1.407e+04um V)
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1b Route ============
[05/15 07:02:42    135s] (I)      Usage: 17588 = (9360 H, 8228 V) = (0.07% H, 0.07% V) = (1.601e+04um H, 1.407e+04um V)
[05/15 07:02:42    135s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.007548e+04um
[05/15 07:02:42    135s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:02:42    135s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1c Route ============
[05/15 07:02:42    135s] (I)      Usage: 17588 = (9360 H, 8228 V) = (0.07% H, 0.07% V) = (1.601e+04um H, 1.407e+04um V)
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1d Route ============
[05/15 07:02:42    135s] (I)      Usage: 17588 = (9360 H, 8228 V) = (0.07% H, 0.07% V) = (1.601e+04um H, 1.407e+04um V)
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1e Route ============
[05/15 07:02:42    135s] (I)      Usage: 17588 = (9360 H, 8228 V) = (0.07% H, 0.07% V) = (1.601e+04um H, 1.407e+04um V)
[05/15 07:02:42    135s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.007548e+04um
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] (I)      ============  Phase 1l Route ============
[05/15 07:02:42    135s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:02:42    135s] (I)      Layer  2:    2621512      9715         0      104421     2641540    ( 3.80%) 
[05/15 07:02:42    135s] (I)      Layer  3:    2839115     12309         0       37791     2853009    ( 1.31%) 
[05/15 07:02:42    135s] (I)      Layer  4:    2592119      3737         0      116519     2629441    ( 4.24%) 
[05/15 07:02:42    135s] (I)      Layer  5:    2838484       262         0       41679     2849121    ( 1.44%) 
[05/15 07:02:42    135s] (I)      Layer  6:    2743394         0         0           0     2745961    ( 0.00%) 
[05/15 07:02:42    135s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:02:42    135s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:02:42    135s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:02:42    135s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:02:42    135s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:02:42    135s] (I)      Total:      24409782     26023         0      300680    24501064    ( 1.21%) 
[05/15 07:02:42    135s] (I)      
[05/15 07:02:42    135s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:02:42    135s] [NR-eGR]                        OverCon            
[05/15 07:02:42    135s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:02:42    135s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:02:42    135s] [NR-eGR] ----------------------------------------------
[05/15 07:02:42    135s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR] ----------------------------------------------
[05/15 07:02:42    135s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:02:42    135s] [NR-eGR] 
[05/15 07:02:42    135s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.41 sec, Curr Mem: 1835.98 MB )
[05/15 07:02:42    135s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:02:42    135s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:02:42    135s] (I)      ============= Track Assignment ============
[05/15 07:02:42    135s] (I)      Started Track Assignment (1T) ( Curr Mem: 1835.98 MB )
[05/15 07:02:42    135s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:02:42    135s] (I)      Run Multi-thread track assignment
[05/15 07:02:42    135s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.26 sec, Curr Mem: 1843.86 MB )
[05/15 07:02:42    135s] (I)      Started Export ( Curr Mem: 1843.86 MB )
[05/15 07:02:42    135s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:02:42    135s] [NR-eGR] ------------------------------------
[05/15 07:02:42    135s] [NR-eGR]  Metal1   (1H)             0   7530 
[05/15 07:02:42    135s] [NR-eGR]  Metal2   (2V)         12968  10670 
[05/15 07:02:42    135s] [NR-eGR]  Metal3   (3H)         17387   1213 
[05/15 07:02:42    135s] [NR-eGR]  Metal4   (4V)          3347     58 
[05/15 07:02:42    135s] [NR-eGR]  Metal5   (5H)           455      0 
[05/15 07:02:42    135s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:02:42    135s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:02:42    135s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:02:42    135s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:02:42    135s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:02:42    135s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:02:42    135s] [NR-eGR] ------------------------------------
[05/15 07:02:42    135s] [NR-eGR]           Total        34158  19471 
[05/15 07:02:42    135s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:42    135s] [NR-eGR] Total half perimeter of net bounding box: 27179um
[05/15 07:02:42    135s] [NR-eGR] Total length: 34158um, number of vias: 19471
[05/15 07:02:42    135s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:42    135s] [NR-eGR] Total eGR-routed clock nets wire length: 2192um, number of vias: 1756
[05/15 07:02:42    135s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:02:42    135s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1825.85 MB )
[05/15 07:02:42    135s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.43 sec, Curr Mem: 1767.85 MB )
[05/15 07:02:42    135s] (I)      ====================================== Runtime Summary ======================================
[05/15 07:02:42    135s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 07:02:42    135s] (I)      ---------------------------------------------------------------------------------------------
[05/15 07:02:42    135s] (I)       Early Global Route kernel               100.00%  104.39 sec  105.82 sec  1.43 sec  1.15 sec 
[05/15 07:02:42    135s] (I)       +-Import and model                       29.18%  104.40 sec  104.82 sec  0.42 sec  0.37 sec 
[05/15 07:02:42    135s] (I)       | +-Create place DB                       1.77%  104.40 sec  104.43 sec  0.03 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | +-Import place data                   1.75%  104.41 sec  104.43 sec  0.03 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | | +-Read instances and placement      0.38%  104.41 sec  104.41 sec  0.01 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Read nets                         1.34%  104.41 sec  104.43 sec  0.02 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | +-Create route DB                      23.67%  104.43 sec  104.77 sec  0.34 sec  0.32 sec 
[05/15 07:02:42    135s] (I)       | | +-Import route data (1T)             23.63%  104.43 sec  104.77 sec  0.34 sec  0.32 sec 
[05/15 07:02:42    135s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.36%  104.43 sec  104.44 sec  0.01 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Read routing blockages          0.00%  104.43 sec  104.43 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Read instance blockages         0.18%  104.43 sec  104.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Read PG blockages               0.05%  104.44 sec  104.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Read clock blockages            0.00%  104.44 sec  104.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Read other blockages            0.00%  104.44 sec  104.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Read halo blockages             0.00%  104.44 sec  104.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Read boundary cut boxes         0.00%  104.44 sec  104.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Read blackboxes                   0.00%  104.44 sec  104.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Read prerouted                    1.27%  104.44 sec  104.46 sec  0.02 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | | +-Read unlegalized nets             0.04%  104.46 sec  104.46 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Read nets                         0.35%  104.46 sec  104.46 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Set up via pillars                0.00%  104.46 sec  104.46 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Initialize 3D grid graph          1.39%  104.46 sec  104.48 sec  0.02 sec  0.02 sec 
[05/15 07:02:42    135s] (I)       | | | +-Model blockage capacity          19.82%  104.48 sec  104.77 sec  0.28 sec  0.28 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Initialize 3D capacity         18.42%  104.49 sec  104.75 sec  0.26 sec  0.26 sec 
[05/15 07:02:42    135s] (I)       | +-Read aux data                         0.00%  104.77 sec  104.77 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | +-Others data preparation               0.29%  104.77 sec  104.77 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | +-Create route kernel                   3.35%  104.77 sec  104.82 sec  0.05 sec  0.04 sec 
[05/15 07:02:42    135s] (I)       +-Global Routing                         28.72%  104.82 sec  105.23 sec  0.41 sec  0.28 sec 
[05/15 07:02:42    135s] (I)       | +-Initialization                        0.19%  104.82 sec  104.82 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | +-Net group 1                           3.73%  104.82 sec  104.88 sec  0.05 sec  0.03 sec 
[05/15 07:02:42    135s] (I)       | | +-Generate topology                   0.02%  104.82 sec  104.83 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1a                            0.22%  104.86 sec  104.86 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Pattern routing (1T)              0.20%  104.86 sec  104.86 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1b                            0.27%  104.86 sec  104.87 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1c                            0.00%  104.87 sec  104.87 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1d                            0.00%  104.87 sec  104.87 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1e                            0.54%  104.87 sec  104.88 sec  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | | +-Route legalization                0.01%  104.87 sec  104.87 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | | +-Legalize Blockage Violations    0.00%  104.87 sec  104.87 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1l                            0.12%  104.88 sec  104.88 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Layer assignment (1T)             0.11%  104.88 sec  104.88 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | +-Net group 2                          12.89%  104.88 sec  105.06 sec  0.18 sec  0.12 sec 
[05/15 07:02:42    135s] (I)       | | +-Generate topology                   0.18%  104.88 sec  104.88 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1a                            0.90%  104.94 sec  104.95 sec  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | | +-Pattern routing (1T)              0.65%  104.94 sec  104.95 sec  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | | +-Add via demand to 2D              0.21%  104.95 sec  104.95 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1b                            0.66%  104.95 sec  104.96 sec  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1c                            0.00%  104.99 sec  104.99 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1d                            0.00%  104.99 sec  104.99 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1e                            0.10%  104.99 sec  104.99 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | | +-Route legalization                0.00%  104.99 sec  104.99 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | | +-Phase 1l                            5.20%  104.99 sec  105.06 sec  0.07 sec  0.06 sec 
[05/15 07:02:42    135s] (I)       | | | +-Layer assignment (1T)             2.88%  105.02 sec  105.06 sec  0.04 sec  0.03 sec 
[05/15 07:02:42    135s] (I)       | +-Clean cong LA                         0.00%  105.06 sec  105.06 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       +-Export 3D cong map                     14.42%  105.23 sec  105.44 sec  0.21 sec  0.19 sec 
[05/15 07:02:42    135s] (I)       | +-Export 2D cong map                    1.56%  105.41 sec  105.44 sec  0.02 sec  0.02 sec 
[05/15 07:02:42    135s] (I)       +-Extract Global 3D Wires                 0.06%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       +-Track Assignment (1T)                  18.19%  105.44 sec  105.70 sec  0.26 sec  0.21 sec 
[05/15 07:02:42    135s] (I)       | +-Initialization                        0.01%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | +-Track Assignment Kernel              18.07%  105.44 sec  105.70 sec  0.26 sec  0.21 sec 
[05/15 07:02:42    135s] (I)       | +-Free Memory                           0.00%  105.70 sec  105.70 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       +-Export                                  6.97%  105.70 sec  105.80 sec  0.10 sec  0.09 sec 
[05/15 07:02:42    135s] (I)       | +-Export DB wires                       0.90%  105.70 sec  105.72 sec  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | +-Export all nets                     0.67%  105.70 sec  105.71 sec  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | | +-Set wire vias                       0.16%  105.71 sec  105.72 sec  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)       | +-Report wirelength                     1.29%  105.72 sec  105.74 sec  0.02 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | +-Update net boxes                      0.70%  105.74 sec  105.75 sec  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)       | +-Update timing                         3.77%  105.75 sec  105.80 sec  0.05 sec  0.06 sec 
[05/15 07:02:42    135s] (I)       +-Postprocess design                      0.91%  105.80 sec  105.81 sec  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)      ===================== Summary by functions =====================
[05/15 07:02:42    135s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:02:42    135s] (I)      ----------------------------------------------------------------
[05/15 07:02:42    135s] (I)        0  Early Global Route kernel      100.00%  1.43 sec  1.15 sec 
[05/15 07:02:42    135s] (I)        1  Import and model                29.18%  0.42 sec  0.37 sec 
[05/15 07:02:42    135s] (I)        1  Global Routing                  28.72%  0.41 sec  0.28 sec 
[05/15 07:02:42    135s] (I)        1  Track Assignment (1T)           18.19%  0.26 sec  0.21 sec 
[05/15 07:02:42    135s] (I)        1  Export 3D cong map              14.42%  0.21 sec  0.19 sec 
[05/15 07:02:42    135s] (I)        1  Export                           6.97%  0.10 sec  0.09 sec 
[05/15 07:02:42    135s] (I)        1  Postprocess design               0.91%  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        1  Extract Global 3D Wires          0.06%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        2  Create route DB                 23.67%  0.34 sec  0.32 sec 
[05/15 07:02:42    135s] (I)        2  Track Assignment Kernel         18.07%  0.26 sec  0.21 sec 
[05/15 07:02:42    135s] (I)        2  Net group 2                     12.89%  0.18 sec  0.12 sec 
[05/15 07:02:42    135s] (I)        2  Update timing                    3.77%  0.05 sec  0.06 sec 
[05/15 07:02:42    135s] (I)        2  Net group 1                      3.73%  0.05 sec  0.03 sec 
[05/15 07:02:42    135s] (I)        2  Create route kernel              3.35%  0.05 sec  0.04 sec 
[05/15 07:02:42    135s] (I)        2  Create place DB                  1.77%  0.03 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        2  Export 2D cong map               1.56%  0.02 sec  0.02 sec 
[05/15 07:02:42    135s] (I)        2  Report wirelength                1.29%  0.02 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        2  Export DB wires                  0.90%  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        2  Update net boxes                 0.70%  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        2  Others data preparation          0.29%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        2  Initialization                   0.20%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        3  Import route data (1T)          23.63%  0.34 sec  0.32 sec 
[05/15 07:02:42    135s] (I)        3  Phase 1l                         5.32%  0.08 sec  0.06 sec 
[05/15 07:02:42    135s] (I)        3  Import place data                1.75%  0.03 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        3  Phase 1a                         1.12%  0.02 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        3  Phase 1b                         0.93%  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        3  Export all nets                  0.67%  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        3  Phase 1e                         0.64%  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        3  Generate topology                0.20%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        3  Set wire vias                    0.16%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        4  Model blockage capacity         19.82%  0.28 sec  0.28 sec 
[05/15 07:02:42    135s] (I)        4  Layer assignment (1T)            2.99%  0.04 sec  0.03 sec 
[05/15 07:02:42    135s] (I)        4  Read nets                        1.69%  0.02 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        4  Initialize 3D grid graph         1.39%  0.02 sec  0.02 sec 
[05/15 07:02:42    135s] (I)        4  Read prerouted                   1.27%  0.02 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        4  Pattern routing (1T)             0.86%  0.01 sec  0.01 sec 
[05/15 07:02:42    135s] (I)        4  Read instances and placement     0.38%  0.01 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        4  Read blockages ( Layer 2-11 )    0.36%  0.01 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        4  Add via demand to 2D             0.21%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        4  Read unlegalized nets            0.04%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        5  Initialize 3D capacity          18.42%  0.26 sec  0.26 sec 
[05/15 07:02:42    135s] (I)        5  Read instance blockages          0.18%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:02:42    135s] Extraction called for design 'mcs4_pad_frame' of instances=1936 and nets=1961 using extraction engine 'preRoute' .
[05/15 07:02:42    135s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:02:42    135s] RC Extraction called in multi-corner(2) mode.
[05/15 07:02:42    135s] RCMode: PreRoute
[05/15 07:02:42    135s]       RC Corner Indexes            0       1   
[05/15 07:02:42    135s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:02:42    135s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:42    135s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:42    135s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:42    135s] Shrink Factor                : 1.00000
[05/15 07:02:42    135s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:02:42    135s] Using Quantus QRC technology file ...
[05/15 07:02:42    135s] 
[05/15 07:02:42    135s] Trim Metal Layers:
[05/15 07:02:42    135s] LayerId::1 widthSet size::1
[05/15 07:02:42    135s] LayerId::2 widthSet size::1
[05/15 07:02:42    135s] LayerId::3 widthSet size::1
[05/15 07:02:42    135s] LayerId::4 widthSet size::1
[05/15 07:02:42    135s] LayerId::5 widthSet size::1
[05/15 07:02:42    135s] LayerId::6 widthSet size::1
[05/15 07:02:42    135s] LayerId::7 widthSet size::1
[05/15 07:02:42    135s] LayerId::8 widthSet size::1
[05/15 07:02:42    135s] LayerId::9 widthSet size::1
[05/15 07:02:42    135s] LayerId::10 widthSet size::1
[05/15 07:02:42    135s] LayerId::11 widthSet size::1
[05/15 07:02:42    135s] Updating RC grid for preRoute extraction ...
[05/15 07:02:42    135s] eee: pegSigSF::1.070000
[05/15 07:02:42    135s] Initializing multi-corner resistance tables ...
[05/15 07:02:43    136s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:02:43    136s] eee: l::2 avDens::0.034507 usedTrk::1277.498538 availTrk::37021.500000 sigTrk::1277.498538
[05/15 07:02:43    136s] eee: l::3 avDens::0.033214 usedTrk::1228.590937 availTrk::36990.000000 sigTrk::1228.590937
[05/15 07:02:43    136s] eee: l::4 avDens::0.014693 usedTrk::530.121052 availTrk::36081.000000 sigTrk::530.121052
[05/15 07:02:43    136s] eee: l::5 avDens::0.011779 usedTrk::200.361112 availTrk::17010.000000 sigTrk::200.361112
[05/15 07:02:43    136s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:02:43    136s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:43    136s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:43    136s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:43    136s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:43    136s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:43    136s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:43    136s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.056430 ; aWlH: 0.000000 ; Pmax: 0.806100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:02:43    136s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1760.848M)
[05/15 07:02:43    136s] Compute RC Scale Done ...
[05/15 07:02:43    136s] OPERPROF: Starting HotSpotCal at level 1, MEM:1760.9M, EPOCH TIME: 1747306963.352776
[05/15 07:02:43    136s] [hotspot] +------------+---------------+---------------+
[05/15 07:02:43    136s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 07:02:43    136s] [hotspot] +------------+---------------+---------------+
[05/15 07:02:43    136s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 07:02:43    136s] [hotspot] +------------+---------------+---------------+
[05/15 07:02:43    136s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 07:02:43    136s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 07:02:43    136s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:1760.9M, EPOCH TIME: 1747306963.366126
[05/15 07:02:43    136s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/15 07:02:43    136s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 07:02:43    136s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:02:16.2/0:03:40.6 (0.6), mem = 1760.9M
[05/15 07:02:43    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.7
[05/15 07:02:43    136s] ### Creating RouteCongInterface, started
[05/15 07:02:43    136s] 
[05/15 07:02:43    136s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:02:43    136s] 
[05/15 07:02:43    136s] #optDebug: {0, 1.000}
[05/15 07:02:43    136s] ### Creating RouteCongInterface, finished
[05/15 07:02:43    136s] Updated routing constraints on 0 nets.
[05/15 07:02:43    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.7
[05/15 07:02:43    136s] Bottom Preferred Layer:
[05/15 07:02:43    136s] +---------------+------------+----------+
[05/15 07:02:43    136s] |     Layer     |    CLK     |   Rule   |
[05/15 07:02:43    136s] +---------------+------------+----------+
[05/15 07:02:43    136s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:02:43    136s] +---------------+------------+----------+
[05/15 07:02:43    136s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:02:16.4/0:03:40.8 (0.6), mem = 1760.9M
[05/15 07:02:43    136s] 
[05/15 07:02:43    136s] =============================================================================================
[05/15 07:02:43    136s]  Step TAT Report for CongRefineRouteType #2                                     21.12-s106_1
[05/15 07:02:43    136s] =============================================================================================
[05/15 07:02:43    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:43    136s] ---------------------------------------------------------------------------------------------
[05/15 07:02:43    136s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  60.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 07:02:43    136s] [ MISC                   ]          0:00:00.1  (  39.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:02:43    136s] ---------------------------------------------------------------------------------------------
[05/15 07:02:43    136s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:43    136s] ---------------------------------------------------------------------------------------------
[05/15 07:02:43    136s] 
[05/15 07:02:43    136s] End: GigaOpt Route Type Constraints Refinement
[05/15 07:02:43    136s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:02:43    136s] #################################################################################
[05/15 07:02:43    136s] # Design Stage: PreRoute
[05/15 07:02:43    136s] # Design Name: mcs4_pad_frame
[05/15 07:02:43    136s] # Design Mode: 45nm
[05/15 07:02:43    136s] # Analysis Mode: MMMC OCV 
[05/15 07:02:43    136s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:02:43    136s] # Signoff Settings: SI Off 
[05/15 07:02:43    136s] #################################################################################
[05/15 07:02:43    136s] Calculate early delays in OCV mode...
[05/15 07:02:43    136s] Calculate late delays in OCV mode...
[05/15 07:02:43    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 1761.2M, InitMEM = 1761.2M)
[05/15 07:02:43    136s] Start delay calculation (fullDC) (1 T). (MEM=1761.21)
[05/15 07:02:43    136s] End AAE Lib Interpolated Model. (MEM=1781.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:44    137s] Total number of fetched objects 1939
[05/15 07:02:44    137s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:02:44    137s] End delay calculation. (MEM=1794.17 CPU=0:00:00.4 REAL=0:00:01.0)
[05/15 07:02:44    137s] End delay calculation (fullDC). (MEM=1794.17 CPU=0:00:00.6 REAL=0:00:01.0)
[05/15 07:02:44    137s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1794.2M) ***
[05/15 07:02:44    137s] Begin: GigaOpt postEco DRV Optimization
[05/15 07:02:44    137s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[05/15 07:02:44    137s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:02:17.2/0:03:41.7 (0.6), mem = 1794.2M
[05/15 07:02:44    137s] Info: 21 io nets excluded
[05/15 07:02:44    137s] Info: 16 nets with fixed/cover wires excluded.
[05/15 07:02:44    137s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:02:44    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.8
[05/15 07:02:44    137s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:02:44    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:17 mem=1794.2M
[05/15 07:02:44    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1794.2M, EPOCH TIME: 1747306964.459792
[05/15 07:02:44    137s] z: 2, totalTracks: 1
[05/15 07:02:44    137s] z: 4, totalTracks: 1
[05/15 07:02:44    137s] z: 6, totalTracks: 1
[05/15 07:02:44    137s] z: 8, totalTracks: 1
[05/15 07:02:44    137s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:02:44    137s] All LLGs are deleted
[05/15 07:02:44    137s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.2M, EPOCH TIME: 1747306964.465995
[05/15 07:02:44    137s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1794.2M, EPOCH TIME: 1747306964.466545
[05/15 07:02:44    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.2M, EPOCH TIME: 1747306964.467162
[05/15 07:02:44    137s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1794.2M, EPOCH TIME: 1747306964.468811
[05/15 07:02:44    137s] Core basic site is CoreSite
[05/15 07:02:44    137s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1794.2M, EPOCH TIME: 1747306964.505193
[05/15 07:02:44    137s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:1794.2M, EPOCH TIME: 1747306964.522621
[05/15 07:02:44    137s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:02:44    137s] SiteArray: use 1,548,288 bytes
[05/15 07:02:44    137s] SiteArray: current memory after site array memory allocation 1794.2M
[05/15 07:02:44    137s] SiteArray: FP blocked sites are writable
[05/15 07:02:44    137s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:02:44    137s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1794.2M, EPOCH TIME: 1747306964.534591
[05/15 07:02:44    137s] Process 42804 wires and vias for routing blockage and capacity analysis
[05/15 07:02:44    137s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.016, MEM:1794.2M, EPOCH TIME: 1747306964.550686
[05/15 07:02:44    137s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.084, MEM:1794.2M, EPOCH TIME: 1747306964.552999
[05/15 07:02:44    137s] 
[05/15 07:02:44    137s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:44    137s] 
[05/15 07:02:44    137s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:44    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.088, MEM:1794.2M, EPOCH TIME: 1747306964.555015
[05/15 07:02:44    137s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1794.2M, EPOCH TIME: 1747306964.555107
[05/15 07:02:44    137s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1794.2M, EPOCH TIME: 1747306964.555176
[05/15 07:02:44    137s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1794.2MB).
[05/15 07:02:44    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.096, MEM:1794.2M, EPOCH TIME: 1747306964.555664
[05/15 07:02:44    137s] TotalInstCnt at PhyDesignMc Initialization: 1,906
[05/15 07:02:44    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=1794.2M
[05/15 07:02:44    137s] ### Creating RouteCongInterface, started
[05/15 07:02:44    137s] 
[05/15 07:02:44    137s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:02:44    137s] 
[05/15 07:02:44    137s] #optDebug: {0, 1.000}
[05/15 07:02:44    137s] ### Creating RouteCongInterface, finished
[05/15 07:02:44    137s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:02:44    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=1794.2M
[05/15 07:02:44    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=1794.2M
[05/15 07:02:44    137s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1828.5M, EPOCH TIME: 1747306964.933798
[05/15 07:02:44    137s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1828.5M, EPOCH TIME: 1747306964.934020
[05/15 07:02:44    137s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:02:44    137s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 07:02:44    137s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:02:44    137s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 07:02:44    137s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:02:45    137s] Info: violation cost 42.558037 (cap = 0.000000, tran = 42.558037, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:02:45    137s] |     6|    98|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.22|     0.00|       0|       0|       0|  5.86%|          |         |
[05/15 07:02:45    137s] Info: violation cost 41.036610 (cap = 0.000000, tran = 41.036610, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:02:45    137s] |     4|    11|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.22|     0.00|       2|       0|       4|  5.87%| 0:00:00.0|  1865.1M|
[05/15 07:02:45    137s] Info: violation cost 41.036610 (cap = 0.000000, tran = 41.036610, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:02:45    137s] |     4|    11|    -4.07|     2|     2|    -2.19|    27|    27|     0|     0|    41.22|     0.00|       0|       0|       0|  5.87%| 0:00:00.0|  1867.6M|
[05/15 07:02:45    137s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] ###############################################################################
[05/15 07:02:45    137s] #
[05/15 07:02:45    137s] #  Large fanout net report:  
[05/15 07:02:45    137s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 07:02:45    137s] #     - current density: 5.87
[05/15 07:02:45    137s] #
[05/15 07:02:45    137s] #  List of high fanout nets:
[05/15 07:02:45    137s] #
[05/15 07:02:45    137s] ###############################################################################
[05/15 07:02:45    137s] Bottom Preferred Layer:
[05/15 07:02:45    137s] +---------------+------------+----------+
[05/15 07:02:45    137s] |     Layer     |    CLK     |   Rule   |
[05/15 07:02:45    137s] +---------------+------------+----------+
[05/15 07:02:45    137s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:02:45    137s] +---------------+------------+----------+
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] =======================================================================
[05/15 07:02:45    137s]                 Reasons for remaining drv violations
[05/15 07:02:45    137s] =======================================================================
[05/15 07:02:45    137s] *info: Total 4 net(s) have violations which can't be fixed by DRV optimization.
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] MultiBuffering failure reasons
[05/15 07:02:45    137s] ------------------------------------------------
[05/15 07:02:45    137s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[05/15 07:02:45    137s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 07:02:45    137s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1867.6M) ***
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] Total-nets :: 1931, Stn-nets :: 21, ratio :: 1.08752 %, Total-len 34157.7, Stn-len 0
[05/15 07:02:45    137s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1848.5M, EPOCH TIME: 1747306965.334941
[05/15 07:02:45    137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1781.5M, EPOCH TIME: 1747306965.345491
[05/15 07:02:45    137s] TotalInstCnt at PhyDesignMc Destruction: 1,908
[05/15 07:02:45    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.8
[05/15 07:02:45    137s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.9), totSession cpu/real = 0:02:18.0/0:03:42.6 (0.6), mem = 1781.5M
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] =============================================================================================
[05/15 07:02:45    137s]  Step TAT Report for DrvOpt #3                                                  21.12-s106_1
[05/15 07:02:45    137s] =============================================================================================
[05/15 07:02:45    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:45    137s] ---------------------------------------------------------------------------------------------
[05/15 07:02:45    137s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:45    137s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:45    137s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:45    137s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:02:45    137s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:45    137s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:02:45    137s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:45    137s] [ OptEval                ]      2   0:00:00.2  (  23.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:02:45    137s] [ OptCommit              ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:02:45    137s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 07:02:45    137s] [ IncrDelayCalc          ]      4   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 07:02:45    137s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.5
[05/15 07:02:45    137s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.4
[05/15 07:02:45    137s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:02:45    137s] [ MISC                   ]          0:00:00.3  (  35.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:02:45    137s] ---------------------------------------------------------------------------------------------
[05/15 07:02:45    137s]  DrvOpt #3 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.9
[05/15 07:02:45    137s] ---------------------------------------------------------------------------------------------
[05/15 07:02:45    137s] 
[05/15 07:02:45    137s] End: GigaOpt postEco DRV Optimization
[05/15 07:02:45    137s] **INFO: Flow update: Design timing is met.
[05/15 07:02:45    137s] Running refinePlace -preserveRouting true -hardFence false
[05/15 07:02:45    137s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1781.5M, EPOCH TIME: 1747306965.350518
[05/15 07:02:45    137s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1781.5M, EPOCH TIME: 1747306965.350619
[05/15 07:02:45    137s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1781.5M, EPOCH TIME: 1747306965.350720
[05/15 07:02:45    137s] z: 2, totalTracks: 1
[05/15 07:02:45    137s] z: 4, totalTracks: 1
[05/15 07:02:45    137s] z: 6, totalTracks: 1
[05/15 07:02:45    137s] z: 8, totalTracks: 1
[05/15 07:02:45    137s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:02:45    137s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1781.5M, EPOCH TIME: 1747306965.361437
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:02:45    138s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.060, MEM:1781.5M, EPOCH TIME: 1747306965.421320
[05/15 07:02:45    138s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1781.5M, EPOCH TIME: 1747306965.424701
[05/15 07:02:45    138s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1781.5M, EPOCH TIME: 1747306965.424864
[05/15 07:02:45    138s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1781.5MB).
[05/15 07:02:45    138s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.075, MEM:1781.5M, EPOCH TIME: 1747306965.425422
[05/15 07:02:45    138s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.075, MEM:1781.5M, EPOCH TIME: 1747306965.425493
[05/15 07:02:45    138s] TDRefine: refinePlace mode is spiral
[05/15 07:02:45    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.8
[05/15 07:02:45    138s] OPERPROF:   Starting RefinePlace at level 2, MEM:1781.5M, EPOCH TIME: 1747306965.425566
[05/15 07:02:45    138s] *** Starting refinePlace (0:02:18 mem=1781.5M) ***
[05/15 07:02:45    138s] Total net bbox length = 2.727e+04 (1.490e+04 1.237e+04) (ext = 1.954e+03)
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:02:45    138s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1781.5M, EPOCH TIME: 1747306965.441748
[05/15 07:02:45    138s]   Signal wire search tree: 1051 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:02:45    138s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.002, MEM:1781.5M, EPOCH TIME: 1747306965.443530
[05/15 07:02:45    138s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:45    138s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s] Starting Small incrNP...
[05/15 07:02:45    138s] User Input Parameters:
[05/15 07:02:45    138s] - Congestion Driven    : Off
[05/15 07:02:45    138s] - Timing Driven        : Off
[05/15 07:02:45    138s] - Area-Violation Based : Off
[05/15 07:02:45    138s] - Start Rollback Level : -5
[05/15 07:02:45    138s] - Legalized            : On
[05/15 07:02:45    138s] - Window Based         : Off
[05/15 07:02:45    138s] - eDen incr mode       : Off
[05/15 07:02:45    138s] - Small incr mode      : On
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1781.5M, EPOCH TIME: 1747306965.448289
[05/15 07:02:45    138s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1781.5M, EPOCH TIME: 1747306965.449186
[05/15 07:02:45    138s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:1781.5M, EPOCH TIME: 1747306965.450931
[05/15 07:02:45    138s] default core: bins with density > 0.750 =  0.23 % ( 1 / 437 )
[05/15 07:02:45    138s] Density distribution unevenness ratio = 87.073%
[05/15 07:02:45    138s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.003, MEM:1781.5M, EPOCH TIME: 1747306965.451059
[05/15 07:02:45    138s] cost 0.755814, thresh 1.000000
[05/15 07:02:45    138s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1781.5M)
[05/15 07:02:45    138s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:45    138s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1781.5M, EPOCH TIME: 1747306965.451313
[05/15 07:02:45    138s] Starting refinePlace ...
[05/15 07:02:45    138s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:45    138s] One DDP V2 for no tweak run.
[05/15 07:02:45    138s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:02:45    138s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 07:02:45    138s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1781.5MB) @(0:02:18 - 0:02:18).
[05/15 07:02:45    138s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:02:45    138s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:02:45    138s] Move report: legalization moves 7 insts, mean move: 0.64 um, max move: 1.91 um spiral
[05/15 07:02:45    138s] 	Max move on inst (FE_OFC70_mcs4_core_n_25147): (426.40, 419.36) --> (426.60, 421.07)
[05/15 07:02:45    138s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:45    138s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:02:45    138s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1784.6MB) @(0:02:18 - 0:02:18).
[05/15 07:02:45    138s] Move report: Detail placement moves 7 insts, mean move: 0.64 um, max move: 1.91 um 
[05/15 07:02:45    138s] 	Max move on inst (FE_OFC70_mcs4_core_n_25147): (426.40, 419.36) --> (426.60, 421.07)
[05/15 07:02:45    138s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1784.6MB
[05/15 07:02:45    138s] Statistics of distance of Instance movement in refine placement:
[05/15 07:02:45    138s]   maximum (X+Y) =         1.91 um
[05/15 07:02:45    138s]   inst (FE_OFC70_mcs4_core_n_25147) with max move: (426.4, 419.36) -> (426.6, 421.07)
[05/15 07:02:45    138s]   mean    (X+Y) =         0.64 um
[05/15 07:02:45    138s] Summary Report:
[05/15 07:02:45    138s] Instances move: 7 (out of 1888 movable)
[05/15 07:02:45    138s] Instances flipped: 0
[05/15 07:02:45    138s] Mean displacement: 0.64 um
[05/15 07:02:45    138s] Max displacement: 1.91 um (Instance: FE_OFC70_mcs4_core_n_25147) (426.4, 419.36) -> (426.6, 421.07)
[05/15 07:02:45    138s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
[05/15 07:02:45    138s] Total instances moved : 7
[05/15 07:02:45    138s] Ripped up 25 affected routes.
[05/15 07:02:45    138s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.110, REAL:0.175, MEM:1784.6M, EPOCH TIME: 1747306965.626238
[05/15 07:02:45    138s] Total net bbox length = 2.726e+04 (1.490e+04 1.237e+04) (ext = 1.954e+03)
[05/15 07:02:45    138s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1784.6MB
[05/15 07:02:45    138s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1784.6MB) @(0:02:18 - 0:02:18).
[05/15 07:02:45    138s] *** Finished refinePlace (0:02:18 mem=1784.6M) ***
[05/15 07:02:45    138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.8
[05/15 07:02:45    138s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.130, REAL:0.205, MEM:1784.6M, EPOCH TIME: 1747306965.630550
[05/15 07:02:45    138s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1784.6M, EPOCH TIME: 1747306965.630618
[05/15 07:02:45    138s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.009, MEM:1781.6M, EPOCH TIME: 1747306965.639938
[05/15 07:02:45    138s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.180, REAL:0.293, MEM:1781.6M, EPOCH TIME: 1747306965.643029
[05/15 07:02:45    138s] **INFO: Flow update: Design timing is met.
[05/15 07:02:45    138s] **INFO: Flow update: Design timing is met.
[05/15 07:02:45    138s] **INFO: Flow update: Design timing is met.
[05/15 07:02:45    138s] #optDebug: fT-D <X 1 0 0 0>
[05/15 07:02:45    138s] Register exp ratio and priority group on 0 nets on 1941 nets : 
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s] Active setup views:
[05/15 07:02:45    138s]  AnalysisView_WC
[05/15 07:02:45    138s]   Dominating endpoints: 0
[05/15 07:02:45    138s]   Dominating TNS: -0.000
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s] Extraction called for design 'mcs4_pad_frame' of instances=1938 and nets=1963 using extraction engine 'preRoute' .
[05/15 07:02:45    138s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:02:45    138s] RC Extraction called in multi-corner(2) mode.
[05/15 07:02:45    138s] RCMode: PreRoute
[05/15 07:02:45    138s]       RC Corner Indexes            0       1   
[05/15 07:02:45    138s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:02:45    138s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:45    138s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:45    138s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:02:45    138s] Shrink Factor                : 1.00000
[05/15 07:02:45    138s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:02:45    138s] Using Quantus QRC technology file ...
[05/15 07:02:45    138s] 
[05/15 07:02:45    138s] Trim Metal Layers:
[05/15 07:02:45    138s] LayerId::1 widthSet size::1
[05/15 07:02:45    138s] LayerId::2 widthSet size::1
[05/15 07:02:45    138s] LayerId::3 widthSet size::1
[05/15 07:02:45    138s] LayerId::4 widthSet size::1
[05/15 07:02:45    138s] LayerId::5 widthSet size::1
[05/15 07:02:45    138s] LayerId::6 widthSet size::1
[05/15 07:02:45    138s] LayerId::7 widthSet size::1
[05/15 07:02:45    138s] LayerId::8 widthSet size::1
[05/15 07:02:45    138s] LayerId::9 widthSet size::1
[05/15 07:02:45    138s] LayerId::10 widthSet size::1
[05/15 07:02:45    138s] LayerId::11 widthSet size::1
[05/15 07:02:45    138s] Updating RC grid for preRoute extraction ...
[05/15 07:02:45    138s] eee: pegSigSF::1.070000
[05/15 07:02:45    138s] Initializing multi-corner resistance tables ...
[05/15 07:02:45    138s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:02:45    138s] eee: l::2 avDens::0.033435 usedTrk::1229.238884 availTrk::36765.000000 sigTrk::1229.238884
[05/15 07:02:45    138s] eee: l::3 avDens::0.031726 usedTrk::1147.855559 availTrk::36180.000000 sigTrk::1147.855559
[05/15 07:02:45    138s] eee: l::4 avDens::0.014707 usedTrk::513.044151 availTrk::34884.000000 sigTrk::513.044151
[05/15 07:02:45    138s] eee: l::5 avDens::0.011743 usedTrk::197.633042 availTrk::16830.000000 sigTrk::197.633042
[05/15 07:02:45    138s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:02:45    138s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:45    138s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:45    138s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:45    138s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:45    138s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:02:45    138s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:02:45    138s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.056716 ; aWlH: 0.000000 ; Pmax: 0.806100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:02:46    138s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1745.719M)
[05/15 07:02:46    138s] Starting delay calculation for Setup views
[05/15 07:02:46    138s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:02:46    138s] #################################################################################
[05/15 07:02:46    138s] # Design Stage: PreRoute
[05/15 07:02:46    138s] # Design Name: mcs4_pad_frame
[05/15 07:02:46    138s] # Design Mode: 45nm
[05/15 07:02:46    138s] # Analysis Mode: MMMC OCV 
[05/15 07:02:46    138s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:02:46    138s] # Signoff Settings: SI Off 
[05/15 07:02:46    138s] #################################################################################
[05/15 07:02:46    138s] Calculate early delays in OCV mode...
[05/15 07:02:46    138s] Calculate late delays in OCV mode...
[05/15 07:02:46    138s] Topological Sorting (REAL = 0:00:00.0, MEM = 1754.0M, InitMEM = 1754.0M)
[05/15 07:02:46    138s] Start delay calculation (fullDC) (1 T). (MEM=1754.01)
[05/15 07:02:46    138s] End AAE Lib Interpolated Model. (MEM=1774.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:02:46    139s] Total number of fetched objects 1941
[05/15 07:02:46    139s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:02:46    139s] End delay calculation. (MEM=1794.96 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 07:02:46    139s] End delay calculation (fullDC). (MEM=1794.96 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 07:02:46    139s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1795.0M) ***
[05/15 07:02:46    139s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:19 mem=1795.0M)
[05/15 07:02:46    139s] Reported timing to dir ./timingReports
[05/15 07:02:46    139s] **optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 1532.5M, totSessionCpu=0:02:19 **
[05/15 07:02:46    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1751.0M, EPOCH TIME: 1747306966.969347
[05/15 07:02:47    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:1751.0M, EPOCH TIME: 1747306967.034787
[05/15 07:02:49    139s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.196  | 46.354  | 41.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (9)       |
|   max_fanout   |     27 (27)      |    -60     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.867%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:27, mem = 1533.1M, totSessionCpu=0:02:20 **
[05/15 07:02:49    139s] 
[05/15 07:02:49    139s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:02:49    139s] Deleting Lib Analyzer.
[05/15 07:02:49    139s] 
[05/15 07:02:49    139s] TimeStamp Deleting Cell Server End ...
[05/15 07:02:49    140s] *** Finished optDesign ***
[05/15 07:02:49    140s] 
[05/15 07:02:49    140s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:30.3 real=0:00:35.2)
[05/15 07:02:49    140s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.7 real=0:00:01.8)
[05/15 07:02:49    140s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.8 real=0:00:03.3)
[05/15 07:02:49    140s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.8 real=0:00:02.1)
[05/15 07:02:49    140s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:02:49    140s] Info: Destroy the CCOpt slew target map.
[05/15 07:02:49    140s] clean pInstBBox. size 0
[05/15 07:02:49    140s] Set place::cacheFPlanSiteMark to 0
[05/15 07:02:49    140s] All LLGs are deleted
[05/15 07:02:49    140s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1766.4M, EPOCH TIME: 1747306969.630718
[05/15 07:02:49    140s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1766.4M, EPOCH TIME: 1747306969.630888
[05/15 07:02:49    140s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:02:49    140s] 
[05/15 07:02:49    140s] *** Summary of all messages that are not suppressed in this session:
[05/15 07:02:49    140s] Severity  ID               Count  Summary                                  
[05/15 07:02:49    140s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/15 07:02:49    140s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/15 07:02:49    140s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/15 07:02:49    140s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[05/15 07:02:49    140s] WARNING   IMPCCOPT-2406       12  Clock halo disabled on instance '%s'. Cl...
[05/15 07:02:49    140s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[05/15 07:02:49    140s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[05/15 07:02:49    140s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[05/15 07:02:49    140s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[05/15 07:02:49    140s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/15 07:02:49    140s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/15 07:02:49    140s] *** Message Summary: 34 warning(s), 0 error(s)
[05/15 07:02:49    140s] 
[05/15 07:02:49    140s] *** ccopt_design #1 [finish] : cpu/real = 0:01:08.4/0:01:17.3 (0.9), totSession cpu/real = 0:02:20.1/0:03:46.9 (0.6), mem = 1766.4M
[05/15 07:02:49    140s] 
[05/15 07:02:49    140s] =============================================================================================
[05/15 07:02:49    140s]  Final TAT Report for ccopt_design #1                                           21.12-s106_1
[05/15 07:02:49    140s] =============================================================================================
[05/15 07:02:49    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:02:49    140s] ---------------------------------------------------------------------------------------------
[05/15 07:02:49    140s] [ InitOpt                ]      1   0:00:03.6  (   4.7 % )     0:00:05.1 /  0:00:04.9    1.0
[05/15 07:02:49    140s] [ GlobalOpt              ]      1   0:00:01.8  (   2.3 % )     0:00:01.8 /  0:00:01.6    0.9
[05/15 07:02:49    140s] [ DrvOpt                 ]      3   0:00:03.8  (   4.9 % )     0:00:04.2 /  0:00:03.8    0.9
[05/15 07:02:49    140s] [ AreaOpt                ]      2   0:00:05.7  (   7.4 % )     0:00:06.1 /  0:00:05.6    0.9
[05/15 07:02:49    140s] [ ViewPruning            ]      8   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 07:02:49    140s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.3 % )     0:00:04.0 /  0:00:02.0    0.5
[05/15 07:02:49    140s] [ DrvReport              ]      2   0:00:01.9  (   2.4 % )     0:00:01.9 /  0:00:00.2    0.1
[05/15 07:02:49    140s] [ CongRefineRouteType    ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:02:49    140s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:02:49    140s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:49    140s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:02:49    140s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:02:49    140s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[05/15 07:02:49    140s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.5
[05/15 07:02:49    140s] [ IncrReplace            ]      1   0:00:01.1  (   1.5 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 07:02:49    140s] [ RefinePlace            ]      3   0:00:01.1  (   1.4 % )     0:00:01.1 /  0:00:00.8    0.8
[05/15 07:02:49    140s] [ EarlyGlobalRoute       ]      6   0:00:08.5  (  10.9 % )     0:00:08.5 /  0:00:07.2    0.9
[05/15 07:02:49    140s] [ DetailRoute            ]      1   0:00:06.4  (   8.3 % )     0:00:06.4 /  0:00:06.3    1.0
[05/15 07:02:49    140s] [ ExtractRC              ]      5   0:00:01.0  (   1.4 % )     0:00:01.0 /  0:00:00.9    0.8
[05/15 07:02:49    140s] [ TimingUpdate           ]      4   0:00:00.3  (   0.4 % )     0:00:02.2 /  0:00:02.0    0.9
[05/15 07:02:49    140s] [ FullDelayCalc          ]      4   0:00:03.1  (   4.0 % )     0:00:03.1 /  0:00:02.8    0.9
[05/15 07:02:49    140s] [ TimingReport           ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:02:49    140s] [ GenerateReports        ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:02:49    140s] [ MISC                   ]          0:00:37.0  (  47.9 % )     0:00:37.0 /  0:00:33.3    0.9
[05/15 07:02:49    140s] ---------------------------------------------------------------------------------------------
[05/15 07:02:49    140s]  ccopt_design #1 TOTAL              0:01:17.3  ( 100.0 % )     0:01:17.3 /  0:01:08.4    0.9
[05/15 07:02:49    140s] ---------------------------------------------------------------------------------------------
[05/15 07:02:49    140s] 
[05/15 07:02:49    140s] #% End ccopt_design (date=05/15 07:02:49, total cpu=0:01:08, real=0:01:17, peak res=1597.5M, current mem=1422.0M)
[05/15 07:02:49    140s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:03:02    141s] <CMD> zoomBox -9.89500 12.40950 983.36500 891.30950
[05/15 07:03:02    141s] <CMD> zoomBox 53.90250 62.71500 898.17350 809.78000
[05/15 07:03:02    141s] <CMD> zoomBox 110.42350 102.52550 828.05400 737.53100
[05/15 07:03:02    141s] <CMD> zoomBox 158.46600 135.52900 768.45250 675.28400
[05/15 07:03:03    141s] <CMD> zoomBox 234.67100 186.76950 675.38650 576.74300
[05/15 07:03:04    141s] <CMD> zoomBox 264.51750 206.61000 639.12600 538.08750
[05/15 07:03:04    141s] <CMD> zoomBox 234.58500 186.76900 675.30100 576.74300
[05/15 07:03:05    141s] <CMD> zoomBox 197.65950 168.05500 716.14950 626.84800
[05/15 07:03:05    141s] <CMD> zoomBox 154.21850 146.03800 764.20700 685.79500
[05/15 07:03:08    142s] <CMD> zoomBox 71.50000 108.85650 789.13400 743.86500
[05/15 07:03:08    142s] <CMD> zoomBox -25.81600 65.11350 818.45950 812.18250
[05/15 07:03:08    142s] <CMD> zoomBox -140.30500 13.65100 852.96050 892.55600
[05/15 07:03:09    142s] <CMD> fit
[05/15 07:03:26    144s] <CMD> timeDesign -postCTS -prefix postCTS_setup
[05/15 07:03:26    144s] *** timeDesign #3 [begin] : totSession cpu/real = 0:02:24.4/0:04:24.0 (0.5), mem = 1672.4M
[05/15 07:03:26    144s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1668.4M, EPOCH TIME: 1747307006.780630
[05/15 07:03:26    144s] All LLGs are deleted
[05/15 07:03:26    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1668.4M, EPOCH TIME: 1747307006.780725
[05/15 07:03:26    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1668.4M, EPOCH TIME: 1747307006.780789
[05/15 07:03:26    144s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1668.4M, EPOCH TIME: 1747307006.780891
[05/15 07:03:26    144s] Start to check current routing status for nets...
[05/15 07:03:26    144s] Net CTS_4 is not routed.
[05/15 07:03:26    144s] Early Global Route is going to be called for routing.
[05/15 07:03:26    144s] End to check current routing status for nets (mem=1668.4M)
[05/15 07:03:26    144s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=1668.4M
[05/15 07:03:26    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=1668.4M
[05/15 07:03:26    144s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1668.44 MB )
[05/15 07:03:26    144s] (I)      ==================== Layers =====================
[05/15 07:03:26    144s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:26    144s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:03:26    144s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:26    144s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:03:26    144s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:03:26    144s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:26    144s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:03:26    144s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:03:26    144s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:03:26    144s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:03:26    144s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:03:26    144s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:03:26    144s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:03:26    144s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:03:26    144s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:03:26    144s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:03:26    144s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:03:26    144s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:03:26    144s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:03:26    144s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:03:26    144s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:26    144s] (I)      Started Import and model ( Curr Mem: 1668.44 MB )
[05/15 07:03:26    144s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:03:26    144s] (I)      == Non-default Options ==
[05/15 07:03:26    144s] (I)      Route open nets only                               : true
[05/15 07:03:26    144s] (I)      Maximum routing layer                              : 11
[05/15 07:03:26    144s] (I)      Number of threads                                  : 1
[05/15 07:03:26    144s] (I)      Method to set GCell size                           : row
[05/15 07:03:26    144s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:03:26    144s] (I)      Use row-based GCell size
[05/15 07:03:26    144s] (I)      Use row-based GCell align
[05/15 07:03:26    144s] (I)      layer 0 area = 80000
[05/15 07:03:26    144s] (I)      layer 1 area = 80000
[05/15 07:03:26    144s] (I)      layer 2 area = 80000
[05/15 07:03:26    144s] (I)      layer 3 area = 80000
[05/15 07:03:26    144s] (I)      layer 4 area = 80000
[05/15 07:03:26    144s] (I)      layer 5 area = 80000
[05/15 07:03:26    144s] (I)      layer 6 area = 80000
[05/15 07:03:26    144s] (I)      layer 7 area = 80000
[05/15 07:03:26    144s] (I)      layer 8 area = 80000
[05/15 07:03:26    144s] (I)      layer 9 area = 400000
[05/15 07:03:26    144s] (I)      layer 10 area = 400000
[05/15 07:03:26    144s] (I)      GCell unit size   : 3420
[05/15 07:03:26    144s] (I)      GCell multiplier  : 1
[05/15 07:03:26    144s] (I)      GCell row height  : 3420
[05/15 07:03:26    144s] (I)      Actual row height : 3420
[05/15 07:03:26    144s] (I)      GCell align ref   : 616000 616420
[05/15 07:03:26    144s] [NR-eGR] Track table information for default rule: 
[05/15 07:03:26    144s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:03:26    144s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:03:26    144s] (I)      ================== Default via ===================
[05/15 07:03:26    144s] (I)      +----+------------------+------------------------+
[05/15 07:03:26    144s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 07:03:26    144s] (I)      +----+------------------+------------------------+
[05/15 07:03:26    144s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 07:03:26    144s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 07:03:26    144s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 07:03:26    144s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 07:03:26    144s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 07:03:26    144s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 07:03:26    144s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 07:03:26    144s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 07:03:26    144s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 07:03:26    144s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 07:03:26    144s] (I)      +----+------------------+------------------------+
[05/15 07:03:26    144s] [NR-eGR] Read 2906 PG shapes
[05/15 07:03:26    144s] [NR-eGR] Read 0 clock shapes
[05/15 07:03:26    144s] [NR-eGR] Read 0 other shapes
[05/15 07:03:26    144s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:03:26    144s] [NR-eGR] #Instance Blockages : 640
[05/15 07:03:26    144s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:03:26    144s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:03:26    144s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:03:26    144s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:03:26    144s] [NR-eGR] #Other Blockages    : 0
[05/15 07:03:26    144s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:03:26    144s] (I)      Number of open nets threshold = 19
[05/15 07:03:26    144s] (I)      Number of open nets exceeds the threshold. All nets will be routed
[05/15 07:03:26    144s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 402
[05/15 07:03:26    144s] [NR-eGR] Read 1931 nets ( ignored 15 )
[05/15 07:03:26    144s] (I)      early_global_route_priority property id does not exist.
[05/15 07:03:26    144s] (I)      Read Num Blocks=3546  Num Prerouted Wires=402  Num CS=0
[05/15 07:03:26    144s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 174
[05/15 07:03:26    144s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 196
[05/15 07:03:27    144s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 32
[05/15 07:03:27    144s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:03:27    144s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:03:27    144s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:03:27    144s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:03:27    144s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:03:27    144s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:03:27    144s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:03:27    144s] (I)      Number of ignored nets                =     15
[05/15 07:03:27    144s] (I)      Number of connected nets              =      0
[05/15 07:03:27    144s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/15 07:03:27    144s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 07:03:27    144s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:03:27    144s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:03:27    144s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:03:27    144s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:03:27    144s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:03:27    144s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:03:27    144s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:03:27    144s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 07:03:27    144s] (I)      Ndr track 0 does not exist
[05/15 07:03:27    144s] (I)      Ndr track 0 does not exist
[05/15 07:03:27    144s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:03:27    144s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:03:27    144s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:03:27    144s] (I)      Site width          :   400  (dbu)
[05/15 07:03:27    144s] (I)      Row height          :  3420  (dbu)
[05/15 07:03:27    144s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:03:27    144s] (I)      GCell width         :  3420  (dbu)
[05/15 07:03:27    144s] (I)      GCell height        :  3420  (dbu)
[05/15 07:03:27    144s] (I)      Grid                :   585   550    11
[05/15 07:03:27    144s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:03:27    144s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:03:27    144s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:03:27    144s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:03:27    144s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:03:27    144s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:03:27    144s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:03:27    144s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:03:27    144s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:03:27    144s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:03:27    144s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:03:27    144s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:03:27    144s] (I)      --------------------------------------------------------
[05/15 07:03:27    144s] 
[05/15 07:03:27    144s] [NR-eGR] ============ Routing rule table ============
[05/15 07:03:27    144s] [NR-eGR] Rule id: 0  Nets: 1889
[05/15 07:03:27    144s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:03:27    144s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:03:27    144s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:03:27    144s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:03:27    144s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:03:27    144s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 07:03:27    144s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:03:27    144s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:03:27    144s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:03:27    144s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:03:27    144s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:03:27    144s] [NR-eGR] ========================================
[05/15 07:03:27    144s] [NR-eGR] 
[05/15 07:03:27    144s] (I)      =============== Blocked Tracks ===============
[05/15 07:03:27    144s] (I)      +-------+---------+----------+---------------+
[05/15 07:03:27    144s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:03:27    144s] (I)      +-------+---------+----------+---------------+
[05/15 07:03:27    144s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:03:27    144s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:03:27    144s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:03:27    144s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:03:27    144s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:03:27    144s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:03:27    144s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:03:27    144s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:03:27    144s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:03:27    144s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:03:27    144s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:03:27    144s] (I)      +-------+---------+----------+---------------+
[05/15 07:03:27    144s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.42 sec, Curr Mem: 1710.86 MB )
[05/15 07:03:27    144s] (I)      Reset routing kernel
[05/15 07:03:27    144s] (I)      Started Global Routing ( Curr Mem: 1710.86 MB )
[05/15 07:03:27    144s] (I)      totalPins=7416  totalGlobalPin=7318 (98.68%)
[05/15 07:03:27    144s] (I)      total 2D Cap : 5438482 = (2843533 H, 2594949 V)
[05/15 07:03:27    144s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1a Route ============
[05/15 07:03:27    144s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1b Route ============
[05/15 07:03:27    144s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:27    144s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.703510e+03um
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1c Route ============
[05/15 07:03:27    144s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1d Route ============
[05/15 07:03:27    144s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1e Route ============
[05/15 07:03:27    144s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:27    144s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.703510e+03um
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1l Route ============
[05/15 07:03:27    144s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:03:27    144s] [NR-eGR] Layer group 2: route 1889 net(s) in layer range [2, 11]
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1a Route ============
[05/15 07:03:27    144s] (I)      Usage: 17954 = (9550 H, 8404 V) = (0.08% H, 0.07% V) = (1.633e+04um H, 1.437e+04um V)
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1b Route ============
[05/15 07:03:27    144s] (I)      Usage: 17954 = (9550 H, 8404 V) = (0.08% H, 0.07% V) = (1.633e+04um H, 1.437e+04um V)
[05/15 07:03:27    144s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.070134e+04um
[05/15 07:03:27    144s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:03:27    144s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1c Route ============
[05/15 07:03:27    144s] (I)      Usage: 17954 = (9550 H, 8404 V) = (0.08% H, 0.07% V) = (1.633e+04um H, 1.437e+04um V)
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1d Route ============
[05/15 07:03:27    144s] (I)      Usage: 17954 = (9550 H, 8404 V) = (0.08% H, 0.07% V) = (1.633e+04um H, 1.437e+04um V)
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1e Route ============
[05/15 07:03:27    144s] (I)      Usage: 17954 = (9550 H, 8404 V) = (0.08% H, 0.07% V) = (1.633e+04um H, 1.437e+04um V)
[05/15 07:03:27    144s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.070134e+04um
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] (I)      ============  Phase 1l Route ============
[05/15 07:03:27    144s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:03:27    144s] (I)      Layer  2:    2621512      9689         0      104421     2641540    ( 3.80%) 
[05/15 07:03:27    144s] (I)      Layer  3:    2839115     12089         0       37791     2853009    ( 1.31%) 
[05/15 07:03:27    144s] (I)      Layer  4:    2592119      3672         0      116519     2629441    ( 4.24%) 
[05/15 07:03:27    144s] (I)      Layer  5:    2838484       215         0       41679     2849121    ( 1.44%) 
[05/15 07:03:27    144s] (I)      Layer  6:    2743394         0         0           0     2745961    ( 0.00%) 
[05/15 07:03:27    144s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:03:27    144s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:03:27    144s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:03:27    144s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:03:27    144s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:03:27    144s] (I)      Total:      24409782     25665         0      300680    24501064    ( 1.21%) 
[05/15 07:03:27    144s] (I)      
[05/15 07:03:27    144s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:03:27    144s] [NR-eGR]                        OverCon            
[05/15 07:03:27    144s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:03:27    144s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:03:27    144s] [NR-eGR] ----------------------------------------------
[05/15 07:03:27    144s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR] ----------------------------------------------
[05/15 07:03:27    144s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:03:27    144s] [NR-eGR] 
[05/15 07:03:27    144s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.28 sec, Curr Mem: 1710.86 MB )
[05/15 07:03:27    145s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:03:27    145s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:03:27    145s] (I)      ============= Track Assignment ============
[05/15 07:03:27    145s] (I)      Started Track Assignment (1T) ( Curr Mem: 1710.86 MB )
[05/15 07:03:27    145s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:03:27    145s] (I)      Run Multi-thread track assignment
[05/15 07:03:27    145s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.17 sec, Curr Mem: 1724.13 MB )
[05/15 07:03:27    145s] (I)      Started Export ( Curr Mem: 1724.13 MB )
[05/15 07:03:27    145s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:03:27    145s] [NR-eGR] ------------------------------------
[05/15 07:03:27    145s] [NR-eGR]  Metal1   (1H)             0   7534 
[05/15 07:03:27    145s] [NR-eGR]  Metal2   (2V)         12953  10686 
[05/15 07:03:27    145s] [NR-eGR]  Metal3   (3H)         17441   1247 
[05/15 07:03:27    145s] [NR-eGR]  Metal4   (4V)          3406     53 
[05/15 07:03:27    145s] [NR-eGR]  Metal5   (5H)           373      0 
[05/15 07:03:27    145s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:03:27    145s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:03:27    145s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:03:27    145s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:03:27    145s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:03:27    145s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:03:27    145s] [NR-eGR] ------------------------------------
[05/15 07:03:27    145s] [NR-eGR]           Total        34174  19520 
[05/15 07:03:27    145s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:03:27    145s] [NR-eGR] Total half perimeter of net bounding box: 27265um
[05/15 07:03:27    145s] [NR-eGR] Total length: 34174um, number of vias: 19520
[05/15 07:03:27    145s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:03:27    145s] [NR-eGR] Total eGR-routed clock nets wire length: 2828um, number of vias: 1966
[05/15 07:03:27    145s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:03:27    145s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1706.12 MB )
[05/15 07:03:27    145s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 1.13 sec, Curr Mem: 1642.12 MB )
[05/15 07:03:27    145s] (I)      ====================================== Runtime Summary ======================================
[05/15 07:03:27    145s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 07:03:27    145s] (I)      ---------------------------------------------------------------------------------------------
[05/15 07:03:27    145s] (I)       Early Global Route kernel               100.00%  149.65 sec  150.78 sec  1.13 sec  0.92 sec 
[05/15 07:03:27    145s] (I)       +-Import and model                       37.37%  149.66 sec  150.08 sec  0.42 sec  0.31 sec 
[05/15 07:03:27    145s] (I)       | +-Create place DB                       0.65%  149.66 sec  149.67 sec  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | | +-Import place data                   0.64%  149.66 sec  149.67 sec  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | | | +-Read instances and placement      0.17%  149.66 sec  149.66 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Read nets                         0.40%  149.66 sec  149.67 sec  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | +-Create route DB                      32.06%  149.67 sec  150.03 sec  0.36 sec  0.26 sec 
[05/15 07:03:27    145s] (I)       | | +-Import route data (1T)             32.03%  149.67 sec  150.03 sec  0.36 sec  0.26 sec 
[05/15 07:03:27    145s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.94%  149.69 sec  149.71 sec  0.02 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Read routing blockages          0.00%  149.69 sec  149.69 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Read instance blockages         0.09%  149.69 sec  149.69 sec  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Read PG blockages               0.39%  149.69 sec  149.69 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Read clock blockages            0.63%  149.69 sec  149.70 sec  0.01 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Read other blockages            0.43%  149.70 sec  149.70 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Read halo blockages             0.01%  149.70 sec  149.70 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Read boundary cut boxes         0.00%  149.71 sec  149.71 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Read blackboxes                   0.00%  149.71 sec  149.71 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Read prerouted                    0.92%  149.71 sec  149.72 sec  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | | | +-Read unlegalized nets             0.03%  149.72 sec  149.72 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Read nets                         0.23%  149.72 sec  149.72 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Set up via pillars                0.00%  149.72 sec  149.72 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Initialize 3D grid graph          1.37%  149.72 sec  149.74 sec  0.02 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | | | +-Model blockage capacity          25.56%  149.74 sec  150.03 sec  0.29 sec  0.23 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Initialize 3D capacity         24.47%  149.74 sec  150.02 sec  0.28 sec  0.21 sec 
[05/15 07:03:27    145s] (I)       | +-Read aux data                         0.00%  150.03 sec  150.03 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | +-Others data preparation               0.37%  150.03 sec  150.03 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | +-Create route kernel                   4.18%  150.03 sec  150.08 sec  0.05 sec  0.04 sec 
[05/15 07:03:27    145s] (I)       +-Global Routing                         24.76%  150.08 sec  150.36 sec  0.28 sec  0.23 sec 
[05/15 07:03:27    145s] (I)       | +-Initialization                        0.24%  150.08 sec  150.08 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | +-Net group 1                           3.79%  150.09 sec  150.13 sec  0.04 sec  0.03 sec 
[05/15 07:03:27    145s] (I)       | | +-Generate topology                   0.03%  150.09 sec  150.09 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1a                            0.29%  150.12 sec  150.12 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Pattern routing (1T)              0.27%  150.12 sec  150.12 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1b                            0.11%  150.12 sec  150.12 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1c                            0.00%  150.12 sec  150.12 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1d                            0.00%  150.12 sec  150.12 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1e                            0.14%  150.13 sec  150.13 sec  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | | | +-Route legalization                0.02%  150.13 sec  150.13 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | | +-Legalize Blockage Violations    0.00%  150.13 sec  150.13 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1l                            0.11%  150.13 sec  150.13 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Layer assignment (1T)             0.09%  150.13 sec  150.13 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | +-Net group 2                          11.95%  150.13 sec  150.26 sec  0.14 sec  0.11 sec 
[05/15 07:03:27    145s] (I)       | | +-Generate topology                   0.21%  150.13 sec  150.13 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1a                            1.73%  150.18 sec  150.20 sec  0.02 sec  0.02 sec 
[05/15 07:03:27    145s] (I)       | | | +-Pattern routing (1T)              1.42%  150.18 sec  150.19 sec  0.02 sec  0.02 sec 
[05/15 07:03:27    145s] (I)       | | | +-Add via demand to 2D              0.25%  150.19 sec  150.20 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1b                            0.11%  150.20 sec  150.20 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1c                            0.00%  150.20 sec  150.20 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1d                            0.00%  150.20 sec  150.20 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1e                            0.12%  150.20 sec  150.20 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | | +-Route legalization                0.00%  150.20 sec  150.20 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | | +-Phase 1l                            5.70%  150.20 sec  150.26 sec  0.06 sec  0.05 sec 
[05/15 07:03:27    145s] (I)       | | | +-Layer assignment (1T)             1.84%  150.24 sec  150.26 sec  0.02 sec  0.02 sec 
[05/15 07:03:27    145s] (I)       | +-Clean cong LA                         0.00%  150.26 sec  150.26 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       +-Export 3D cong map                     13.85%  150.36 sec  150.52 sec  0.16 sec  0.15 sec 
[05/15 07:03:27    145s] (I)       | +-Export 2D cong map                    1.24%  150.51 sec  150.52 sec  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       +-Extract Global 3D Wires                 0.07%  150.53 sec  150.53 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       +-Track Assignment (1T)                  15.00%  150.53 sec  150.70 sec  0.17 sec  0.15 sec 
[05/15 07:03:27    145s] (I)       | +-Initialization                        0.80%  150.53 sec  150.54 sec  0.01 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | +-Track Assignment Kernel              14.07%  150.54 sec  150.70 sec  0.16 sec  0.15 sec 
[05/15 07:03:27    145s] (I)       | +-Free Memory                           0.00%  150.70 sec  150.70 sec  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       +-Export                                  5.98%  150.70 sec  150.77 sec  0.07 sec  0.06 sec 
[05/15 07:03:27    145s] (I)       | +-Export DB wires                       1.43%  150.70 sec  150.72 sec  0.02 sec  0.02 sec 
[05/15 07:03:27    145s] (I)       | | +-Export all nets                     1.07%  150.70 sec  150.72 sec  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | | +-Set wire vias                       0.24%  150.72 sec  150.72 sec  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | +-Report wirelength                     1.08%  150.72 sec  150.73 sec  0.01 sec  0.00 sec 
[05/15 07:03:27    145s] (I)       | +-Update net boxes                      0.43%  150.73 sec  150.74 sec  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)       | +-Update timing                         2.70%  150.74 sec  150.77 sec  0.03 sec  0.03 sec 
[05/15 07:03:27    145s] (I)       +-Postprocess design                      0.84%  150.77 sec  150.78 sec  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)      ===================== Summary by functions =====================
[05/15 07:03:27    145s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:03:27    145s] (I)      ----------------------------------------------------------------
[05/15 07:03:27    145s] (I)        0  Early Global Route kernel      100.00%  1.13 sec  0.92 sec 
[05/15 07:03:27    145s] (I)        1  Import and model                37.37%  0.42 sec  0.31 sec 
[05/15 07:03:27    145s] (I)        1  Global Routing                  24.76%  0.28 sec  0.23 sec 
[05/15 07:03:27    145s] (I)        1  Track Assignment (1T)           15.00%  0.17 sec  0.15 sec 
[05/15 07:03:27    145s] (I)        1  Export 3D cong map              13.85%  0.16 sec  0.15 sec 
[05/15 07:03:27    145s] (I)        1  Export                           5.98%  0.07 sec  0.06 sec 
[05/15 07:03:27    145s] (I)        1  Postprocess design               0.84%  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        1  Extract Global 3D Wires          0.07%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        2  Create route DB                 32.06%  0.36 sec  0.26 sec 
[05/15 07:03:27    145s] (I)        2  Track Assignment Kernel         14.07%  0.16 sec  0.15 sec 
[05/15 07:03:27    145s] (I)        2  Net group 2                     11.95%  0.14 sec  0.11 sec 
[05/15 07:03:27    145s] (I)        2  Create route kernel              4.18%  0.05 sec  0.04 sec 
[05/15 07:03:27    145s] (I)        2  Net group 1                      3.79%  0.04 sec  0.03 sec 
[05/15 07:03:27    145s] (I)        2  Update timing                    2.70%  0.03 sec  0.03 sec 
[05/15 07:03:27    145s] (I)        2  Export DB wires                  1.43%  0.02 sec  0.02 sec 
[05/15 07:03:27    145s] (I)        2  Export 2D cong map               1.24%  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        2  Report wirelength                1.08%  0.01 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        2  Initialization                   1.04%  0.01 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        2  Create place DB                  0.65%  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        2  Update net boxes                 0.43%  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        2  Others data preparation          0.37%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        3  Import route data (1T)          32.03%  0.36 sec  0.26 sec 
[05/15 07:03:27    145s] (I)        3  Phase 1l                         5.81%  0.07 sec  0.05 sec 
[05/15 07:03:27    145s] (I)        3  Phase 1a                         2.03%  0.02 sec  0.02 sec 
[05/15 07:03:27    145s] (I)        3  Export all nets                  1.07%  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        3  Import place data                0.64%  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        3  Phase 1e                         0.25%  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        3  Generate topology                0.25%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        3  Set wire vias                    0.24%  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        3  Phase 1b                         0.21%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        4  Model blockage capacity         25.56%  0.29 sec  0.23 sec 
[05/15 07:03:27    145s] (I)        4  Read blockages ( Layer 2-11 )    1.94%  0.02 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        4  Layer assignment (1T)            1.93%  0.02 sec  0.02 sec 
[05/15 07:03:27    145s] (I)        4  Pattern routing (1T)             1.69%  0.02 sec  0.02 sec 
[05/15 07:03:27    145s] (I)        4  Initialize 3D grid graph         1.37%  0.02 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        4  Read prerouted                   0.92%  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        4  Read nets                        0.63%  0.01 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        4  Add via demand to 2D             0.25%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        4  Read instances and placement     0.17%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        5  Initialize 3D capacity          24.47%  0.28 sec  0.21 sec 
[05/15 07:03:27    145s] (I)        5  Read clock blockages             0.63%  0.01 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        5  Read other blockages             0.43%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        5  Read PG blockages                0.39%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        5  Read instance blockages          0.09%  0.00 sec  0.01 sec 
[05/15 07:03:27    145s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:03:27    145s] Extraction called for design 'mcs4_pad_frame' of instances=1938 and nets=1963 using extraction engine 'preRoute' .
[05/15 07:03:27    145s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:03:27    145s] RC Extraction called in multi-corner(2) mode.
[05/15 07:03:27    145s] RCMode: PreRoute
[05/15 07:03:27    145s]       RC Corner Indexes            0       1   
[05/15 07:03:27    145s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:03:27    145s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:03:27    145s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:03:27    145s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:03:27    145s] Shrink Factor                : 1.00000
[05/15 07:03:27    145s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:03:27    145s] Using Quantus QRC technology file ...
[05/15 07:03:27    145s] 
[05/15 07:03:27    145s] Trim Metal Layers:
[05/15 07:03:27    145s] LayerId::1 widthSet size::1
[05/15 07:03:27    145s] LayerId::2 widthSet size::1
[05/15 07:03:27    145s] LayerId::3 widthSet size::1
[05/15 07:03:27    145s] LayerId::4 widthSet size::1
[05/15 07:03:27    145s] LayerId::5 widthSet size::1
[05/15 07:03:27    145s] LayerId::6 widthSet size::1
[05/15 07:03:27    145s] LayerId::7 widthSet size::1
[05/15 07:03:27    145s] LayerId::8 widthSet size::1
[05/15 07:03:27    145s] LayerId::9 widthSet size::1
[05/15 07:03:27    145s] LayerId::10 widthSet size::1
[05/15 07:03:27    145s] LayerId::11 widthSet size::1
[05/15 07:03:27    145s] Updating RC grid for preRoute extraction ...
[05/15 07:03:27    145s] eee: pegSigSF::1.070000
[05/15 07:03:27    145s] Initializing multi-corner resistance tables ...
[05/15 07:03:28    145s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:03:28    145s] eee: l::2 avDens::0.034325 usedTrk::1276.617832 availTrk::37192.500000 sigTrk::1276.617832
[05/15 07:03:28    145s] eee: l::3 avDens::0.033219 usedTrk::1231.772226 availTrk::37080.000000 sigTrk::1231.772226
[05/15 07:03:28    145s] eee: l::4 avDens::0.014752 usedTrk::533.537719 availTrk::36166.500000 sigTrk::533.537719
[05/15 07:03:28    145s] eee: l::5 avDens::0.011559 usedTrk::195.576316 availTrk::16920.000000 sigTrk::195.576316
[05/15 07:03:28    145s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:03:28    145s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:28    145s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:28    145s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:28    145s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:28    145s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:28    145s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:03:28    145s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.052987 ; aWlH: 0.000000 ; Pmax: 0.806000 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:03:28    145s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1635.121M)
[05/15 07:03:28    145s] Effort level <high> specified for reg2reg path_group
[05/15 07:03:28    145s] All LLGs are deleted
[05/15 07:03:28    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1647.4M, EPOCH TIME: 1747307008.324070
[05/15 07:03:28    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1647.4M, EPOCH TIME: 1747307008.327516
[05/15 07:03:28    145s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1647.4M, EPOCH TIME: 1747307008.328412
[05/15 07:03:28    145s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1647.4M, EPOCH TIME: 1747307008.331953
[05/15 07:03:28    145s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1647.4M, EPOCH TIME: 1747307008.357769
[05/15 07:03:28    145s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1647.4M, EPOCH TIME: 1747307008.358496
[05/15 07:03:28    145s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1647.4M, EPOCH TIME: 1747307008.367596
[05/15 07:03:28    145s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:1647.4M, EPOCH TIME: 1747307008.369242
[05/15 07:03:28    145s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1647.4M, EPOCH TIME: 1747307008.372923
[05/15 07:03:28    145s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.046, MEM:1647.4M, EPOCH TIME: 1747307008.374768
[05/15 07:03:28    145s] All LLGs are deleted
[05/15 07:03:28    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1647.4M, EPOCH TIME: 1747307008.382398
[05/15 07:03:28    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1647.4M, EPOCH TIME: 1747307008.385688
[05/15 07:03:28    145s] Starting delay calculation for Setup views
[05/15 07:03:28    145s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:03:28    145s] #################################################################################
[05/15 07:03:28    145s] # Design Stage: PreRoute
[05/15 07:03:28    145s] # Design Name: mcs4_pad_frame
[05/15 07:03:28    145s] # Design Mode: 45nm
[05/15 07:03:28    145s] # Analysis Mode: MMMC OCV 
[05/15 07:03:28    145s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:03:28    145s] # Signoff Settings: SI Off 
[05/15 07:03:28    145s] #################################################################################
[05/15 07:03:28    145s] Calculate early delays in OCV mode...
[05/15 07:03:28    145s] Calculate late delays in OCV mode...
[05/15 07:03:28    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 1645.4M, InitMEM = 1645.4M)
[05/15 07:03:28    145s] Start delay calculation (fullDC) (1 T). (MEM=1645.42)
[05/15 07:03:28    145s] End AAE Lib Interpolated Model. (MEM=1665.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:28    146s] Total number of fetched objects 1941
[05/15 07:03:28    146s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:28    146s] End delay calculation. (MEM=1702.38 CPU=0:00:00.3 REAL=0:00:00.0)
[05/15 07:03:28    146s] End delay calculation (fullDC). (MEM=1702.38 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 07:03:28    146s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1702.4M) ***
[05/15 07:03:28    146s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:26 mem=1702.4M)
[05/15 07:03:30    146s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.221  | 46.355  | 41.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (9)       |
|   max_fanout   |     27 (27)      |    -60     |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:03:30    146s] Density: 5.867%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:03:30    146s] Total CPU time: 2.26 sec
[05/15 07:03:30    146s] Total Real time: 4.0 sec
[05/15 07:03:30    146s] Total Memory Usage: 1670.792969 Mbytes
[05/15 07:03:30    146s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:03:30    146s] *** timeDesign #3 [finish] : cpu/real = 0:00:02.3/0:00:04.2 (0.5), totSession cpu/real = 0:02:26.7/0:04:28.2 (0.5), mem = 1670.8M
[05/15 07:03:30    146s] 
[05/15 07:03:30    146s] =============================================================================================
[05/15 07:03:30    146s]  Final TAT Report for timeDesign #3                                             21.12-s106_1
[05/15 07:03:30    146s] =============================================================================================
[05/15 07:03:30    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:03:30    146s] ---------------------------------------------------------------------------------------------
[05/15 07:03:30    146s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:30    146s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:02.5 /  0:00:01.0    0.4
[05/15 07:03:30    146s] [ DrvReport              ]      1   0:00:01.5  (  35.2 % )     0:00:01.5 /  0:00:00.1    0.0
[05/15 07:03:30    146s] [ EarlyGlobalRoute       ]      1   0:00:01.2  (  28.3 % )     0:00:01.2 /  0:00:00.9    0.8
[05/15 07:03:30    146s] [ ExtractRC              ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:03:30    146s] [ TimingUpdate           ]      1   0:00:00.1  (   1.4 % )     0:00:00.6 /  0:00:00.5    0.8
[05/15 07:03:30    146s] [ FullDelayCalc          ]      1   0:00:00.5  (  13.1 % )     0:00:00.5 /  0:00:00.5    0.8
[05/15 07:03:30    146s] [ TimingReport           ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:03:30    146s] [ GenerateReports        ]      1   0:00:00.3  (   7.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:03:30    146s] [ MISC                   ]          0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 07:03:30    146s] ---------------------------------------------------------------------------------------------
[05/15 07:03:30    146s]  timeDesign #3 TOTAL                0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:02.3    0.5
[05/15 07:03:30    146s] ---------------------------------------------------------------------------------------------
[05/15 07:03:30    146s] 
[05/15 07:03:30    146s] <CMD> timeDesign -postCTS -prefix postCTS_hold -hold
[05/15 07:03:30    146s] *** timeDesign #4 [begin] : totSession cpu/real = 0:02:26.7/0:04:28.2 (0.5), mem = 1670.8M
[05/15 07:03:30    146s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1636.8M, EPOCH TIME: 1747307010.988479
[05/15 07:03:30    146s] All LLGs are deleted
[05/15 07:03:30    146s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1636.8M, EPOCH TIME: 1747307010.988598
[05/15 07:03:30    146s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1636.8M, EPOCH TIME: 1747307010.988667
[05/15 07:03:30    146s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1636.8M, EPOCH TIME: 1747307010.988816
[05/15 07:03:30    146s] Start to check current routing status for nets...
[05/15 07:03:31    146s] All nets are already routed correctly.
[05/15 07:03:31    146s] End to check current routing status for nets (mem=1636.8M)
[05/15 07:03:31    146s] Effort level <high> specified for reg2reg path_group
[05/15 07:03:31    146s] *** Enable all active views. ***
[05/15 07:03:31    146s] All LLGs are deleted
[05/15 07:03:31    146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1649.1M, EPOCH TIME: 1747307011.169228
[05/15 07:03:31    146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1649.1M, EPOCH TIME: 1747307011.172703
[05/15 07:03:31    146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1649.1M, EPOCH TIME: 1747307011.173398
[05/15 07:03:31    146s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1649.1M, EPOCH TIME: 1747307011.174821
[05/15 07:03:31    146s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1649.1M, EPOCH TIME: 1747307011.198997
[05/15 07:03:31    146s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1649.1M, EPOCH TIME: 1747307011.200186
[05/15 07:03:31    146s] Fast DP-INIT is on for default
[05/15 07:03:31    146s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1649.1M, EPOCH TIME: 1747307011.209518
[05/15 07:03:31    146s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.039, MEM:1649.1M, EPOCH TIME: 1747307011.212373
[05/15 07:03:31    146s] All LLGs are deleted
[05/15 07:03:31    146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1649.1M, EPOCH TIME: 1747307011.218832
[05/15 07:03:31    146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.028, MEM:1649.1M, EPOCH TIME: 1747307011.246686
[05/15 07:03:31    146s] Starting delay calculation for Hold views
[05/15 07:03:31    146s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:03:31    146s] #################################################################################
[05/15 07:03:31    146s] # Design Stage: PreRoute
[05/15 07:03:31    146s] # Design Name: mcs4_pad_frame
[05/15 07:03:31    146s] # Design Mode: 45nm
[05/15 07:03:31    146s] # Analysis Mode: MMMC OCV 
[05/15 07:03:31    146s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:03:31    146s] # Signoff Settings: SI Off 
[05/15 07:03:31    146s] #################################################################################
[05/15 07:03:31    146s] Calculate late delays in OCV mode...
[05/15 07:03:31    146s] Calculate early delays in OCV mode...
[05/15 07:03:31    146s] Calculate late delays in OCV mode...
[05/15 07:03:31    146s] Calculate early delays in OCV mode...
[05/15 07:03:31    146s] Topological Sorting (REAL = 0:00:00.0, MEM = 1647.1M, InitMEM = 1647.1M)
[05/15 07:03:31    146s] Start delay calculation (fullDC) (1 T). (MEM=1647.08)
[05/15 07:03:31    147s] End AAE Lib Interpolated Model. (MEM=1667.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:31    147s] Total number of fetched objects 1941
[05/15 07:03:32    147s] Total number of fetched objects 1941
[05/15 07:03:32    147s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:03:32    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:32    147s] End delay calculation. (MEM=1704.04 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:03:32    147s] End delay calculation (fullDC). (MEM=1704.04 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 07:03:32    147s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1704.0M) ***
[05/15 07:03:32    147s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:28 mem=1704.0M)
[05/15 07:03:32    148s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  1.188  |
|           TNS (ns):|-359.232 |-359.232 |  0.000  |
|    Violating Paths:|  1783   |  1783   |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:03:32    148s] Density: 5.867%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:03:32    148s] Total CPU time: 1.72 sec
[05/15 07:03:32    148s] Total Real time: 2.0 sec
[05/15 07:03:32    148s] Total Memory Usage: 1622.027344 Mbytes
[05/15 07:03:32    148s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.7/0:00:01.9 (0.9), totSession cpu/real = 0:02:28.4/0:04:30.1 (0.5), mem = 1622.0M
[05/15 07:03:32    148s] 
[05/15 07:03:32    148s] =============================================================================================
[05/15 07:03:32    148s]  Final TAT Report for timeDesign #4                                             21.12-s106_1
[05/15 07:03:32    148s] =============================================================================================
[05/15 07:03:32    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:03:32    148s] ---------------------------------------------------------------------------------------------
[05/15 07:03:32    148s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:32    148s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/15 07:03:32    148s] [ TimingUpdate           ]      1   0:00:00.1  (   4.3 % )     0:00:01.1 /  0:00:01.1    1.0
[05/15 07:03:32    148s] [ FullDelayCalc          ]      1   0:00:01.0  (  51.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 07:03:32    148s] [ TimingReport           ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:03:32    148s] [ GenerateReports        ]      1   0:00:00.3  (  16.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 07:03:32    148s] [ MISC                   ]          0:00:00.4  (  18.8 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 07:03:32    148s] ---------------------------------------------------------------------------------------------
[05/15 07:03:32    148s]  timeDesign #4 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.7    0.9
[05/15 07:03:32    148s] ---------------------------------------------------------------------------------------------
[05/15 07:03:32    148s] 
[05/15 07:03:32    148s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:03:47    149s] <CMD> report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
[05/15 07:03:47    149s] Ignoring AAE DB Resetting ...
[05/15 07:03:47    149s] Updating timing graph...
[05/15 07:03:47    149s]   
[05/15 07:03:47    149s]   Leaving CCOpt scope - BuildTimeGraph...
[05/15 07:03:47    149s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:03:47    149s] #################################################################################
[05/15 07:03:47    149s] # Design Stage: PreRoute
[05/15 07:03:47    149s] # Design Name: mcs4_pad_frame
[05/15 07:03:47    149s] # Design Mode: 45nm
[05/15 07:03:47    149s] # Analysis Mode: MMMC OCV 
[05/15 07:03:47    149s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:03:47    149s] # Signoff Settings: SI Off 
[05/15 07:03:47    149s] #################################################################################
[05/15 07:03:47    149s] Calculate early delays in OCV mode...
[05/15 07:03:47    149s] Calculate late delays in OCV mode...
[05/15 07:03:47    149s] Calculate early delays in OCV mode...
[05/15 07:03:47    149s] Calculate late delays in OCV mode...
[05/15 07:03:47    149s] Topological Sorting (REAL = 0:00:00.0, MEM = 1630.3M, InitMEM = 1630.3M)
[05/15 07:03:47    149s] Start delay calculation (fullDC) (1 T). (MEM=1630.32)
[05/15 07:03:47    149s] End AAE Lib Interpolated Model. (MEM=1650.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:48    150s] Total number of fetched objects 1941
[05/15 07:03:48    150s] Total number of fetched objects 1941
[05/15 07:03:48    150s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:48    150s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:48    150s] End delay calculation. (MEM=1702.54 CPU=0:00:00.6 REAL=0:00:00.0)
[05/15 07:03:48    150s] End delay calculation (fullDC). (MEM=1702.54 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:03:48    150s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1702.5M) ***
[05/15 07:03:48    150s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.9 real=0:00:01.0)
[05/15 07:03:48    150s] Updating timing graph done.
[05/15 07:03:48    150s] Updating latch analysis...
[05/15 07:03:48    150s]   Leaving CCOpt scope - Updating latch analysis...
[05/15 07:03:48    150s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/15 07:03:48    150s] Updating latch analysis done.
[05/15 07:03:48    150s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/15 07:03:48    150s] End AAE Lib Interpolated Model. (MEM=1702.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:48    150s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 07:03:48    150s] (I)      Initializing Steiner engine. 
[05/15 07:03:48    150s] (I)      ==================== Layers =====================
[05/15 07:03:48    150s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:48    150s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:03:48    150s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:48    150s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:03:48    150s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:03:48    150s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:48    150s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:03:48    150s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:03:48    150s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:03:48    150s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:03:48    150s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:03:48    150s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:03:48    150s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:03:48    150s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:03:48    150s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:03:48    150s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:03:48    150s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:03:48    150s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:03:48    150s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:03:48    150s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:03:48    150s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:49    151s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:03:49    151s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_BC.
[05/15 07:03:49    151s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:03:49    151s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/15 07:03:49    151s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:03:49    151s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:03:49    151s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/15 07:03:49    151s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:03:49    151s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/15 07:03:49    151s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:03:49    151s] Clock DAG hash : 12272682582711303535 13842960021033853051
[05/15 07:03:49    151s] <CMD> report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
[05/15 07:03:49    151s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
[05/15 07:03:49    151s] End AAE Lib Interpolated Model. (MEM=1756.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:49    151s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_WC.
[05/15 07:03:50    152s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:03:50    152s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'sysclk' in RC corner RC_Extraction_BC.
[05/15 07:03:50    152s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'sysclk'. Using estimated values, based on estimated route, as a fallback.
[05/15 07:03:50    152s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/15 07:03:50    152s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
[05/15 07:03:50    152s] Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:03:50    152s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
[05/15 07:03:50    152s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:03:50    152s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
[05/15 07:03:50    152s] Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/15 07:03:50    152s] <CMD> setOptMode -fixFanoutLoad true
[05/15 07:03:50    152s] <CMD> setOptMode -addInstancePrefix postCTSdrv
[05/15 07:03:50    152s] <CMD> optDesign -postCTS -drv
[05/15 07:03:50    152s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1430.3M, totSessionCpu=0:02:32 **
[05/15 07:03:50    152s] Info: 1 threads available for lower-level modules during optimization.
[05/15 07:03:50    152s] GigaOpt running with 1 threads.
[05/15 07:03:50    152s] **INFO: User settings:
[05/15 07:03:50    152s] setDesignMode -process                              45
[05/15 07:03:50    152s] setExtractRCMode -coupling_c_th                     0.1
[05/15 07:03:50    152s] setExtractRCMode -engine                            preRoute
[05/15 07:03:50    152s] setExtractRCMode -relative_c_th                     1
[05/15 07:03:50    152s] setExtractRCMode -total_c_th                        0
[05/15 07:03:50    152s] setUsefulSkewMode -ecoRoute                         false
[05/15 07:03:50    152s] setDelayCalMode -enable_high_fanout                 true
[05/15 07:03:50    152s] setDelayCalMode -engine                             aae
[05/15 07:03:50    152s] setDelayCalMode -ignoreNetLoad                      false
[05/15 07:03:50    152s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 07:03:50    152s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/15 07:03:50    152s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/15 07:03:50    152s] setOptMode -addInstancePrefix                       postCTSdrv
[05/15 07:03:50    152s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[05/15 07:03:50    152s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[05/15 07:03:50    152s] setOptMode -drcMargin                               0
[05/15 07:03:50    152s] setOptMode -fixDrc                                  true
[05/15 07:03:50    152s] setOptMode -fixFanoutLoad                           true
[05/15 07:03:50    152s] setOptMode -preserveAllSequential                   false
[05/15 07:03:50    152s] setOptMode -setupTargetSlack                        0
[05/15 07:03:50    152s] setPlaceMode -honorSoftBlockage                     true
[05/15 07:03:50    152s] setPlaceMode -place_design_floorplan_mode           false
[05/15 07:03:50    152s] setPlaceMode -place_detail_check_route              true
[05/15 07:03:50    152s] setPlaceMode -place_detail_preserve_routing         true
[05/15 07:03:50    152s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 07:03:50    152s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 07:03:50    152s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 07:03:50    152s] setPlaceMode -place_global_cong_effort              high
[05/15 07:03:50    152s] setPlaceMode -place_global_ignore_scan              true
[05/15 07:03:50    152s] setPlaceMode -place_global_ignore_spare             false
[05/15 07:03:50    152s] setPlaceMode -place_global_module_aware_spare       false
[05/15 07:03:50    152s] setPlaceMode -place_global_place_io_pins            true
[05/15 07:03:50    152s] setPlaceMode -place_global_reorder_scan             true
[05/15 07:03:50    152s] setPlaceMode -powerDriven                           false
[05/15 07:03:50    152s] setPlaceMode -timingDriven                          true
[05/15 07:03:50    152s] setAnalysisMode -analysisType                       onChipVariation
[05/15 07:03:50    152s] setAnalysisMode -checkType                          setup
[05/15 07:03:50    152s] setAnalysisMode -clkSrcPath                         true
[05/15 07:03:50    152s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 07:03:50    152s] setAnalysisMode -skew                               true
[05/15 07:03:50    152s] setAnalysisMode -virtualIPO                         false
[05/15 07:03:50    152s] 
[05/15 07:03:50    152s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 07:03:50    152s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[05/15 07:03:50    152s] 
[05/15 07:03:50    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:03:50    152s] Summary for sequential cells identification: 
[05/15 07:03:50    152s]   Identified SBFF number: 104
[05/15 07:03:50    152s]   Identified MBFF number: 16
[05/15 07:03:50    152s]   Identified SB Latch number: 0
[05/15 07:03:50    152s]   Identified MB Latch number: 0
[05/15 07:03:50    152s]   Not identified SBFF number: 16
[05/15 07:03:50    152s]   Not identified MBFF number: 0
[05/15 07:03:50    152s]   Not identified SB Latch number: 0
[05/15 07:03:50    152s]   Not identified MB Latch number: 0
[05/15 07:03:50    152s]   Number of sequential cells which are not FFs: 32
[05/15 07:03:50    152s]  Visiting view : AnalysisView_WC
[05/15 07:03:50    152s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:03:50    152s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:03:50    152s]  Visiting view : AnalysisView_BC
[05/15 07:03:50    152s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:03:50    152s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:03:50    152s]  Visiting view : AnalysisView_WC
[05/15 07:03:50    152s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:03:50    152s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:03:50    152s]  Visiting view : AnalysisView_BC
[05/15 07:03:50    152s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:03:50    152s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:03:50    152s] TLC MultiMap info (StdDelay):
[05/15 07:03:50    152s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:03:50    152s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:03:50    152s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:03:50    152s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:03:50    152s]  Setting StdDelay to: 38ps
[05/15 07:03:50    152s] 
[05/15 07:03:50    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:03:50    152s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 07:03:50    152s] *** optDesign #1 [begin] : totSession cpu/real = 0:02:32.2/0:04:47.6 (0.5), mem = 1666.1M
[05/15 07:03:50    152s] *** InitOpt #2 [begin] : totSession cpu/real = 0:02:32.2/0:04:47.6 (0.5), mem = 1666.1M
[05/15 07:03:50    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:1666.1M, EPOCH TIME: 1747307030.343969
[05/15 07:03:50    152s] z: 2, totalTracks: 1
[05/15 07:03:50    152s] z: 4, totalTracks: 1
[05/15 07:03:50    152s] z: 6, totalTracks: 1
[05/15 07:03:50    152s] z: 8, totalTracks: 1
[05/15 07:03:50    152s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:03:50    152s] All LLGs are deleted
[05/15 07:03:50    152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1666.1M, EPOCH TIME: 1747307030.348603
[05/15 07:03:50    152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1666.1M, EPOCH TIME: 1747307030.349102
[05/15 07:03:50    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1666.1M, EPOCH TIME: 1747307030.349707
[05/15 07:03:50    152s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1666.1M, EPOCH TIME: 1747307030.351105
[05/15 07:03:50    152s] Core basic site is CoreSite
[05/15 07:03:50    152s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1666.1M, EPOCH TIME: 1747307030.376277
[05/15 07:03:50    152s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1666.1M, EPOCH TIME: 1747307030.386928
[05/15 07:03:50    152s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:03:50    152s] SiteArray: use 1,548,288 bytes
[05/15 07:03:50    152s] SiteArray: current memory after site array memory allocation 1666.1M
[05/15 07:03:50    152s] SiteArray: FP blocked sites are writable
[05/15 07:03:50    152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:03:50    152s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1666.1M, EPOCH TIME: 1747307030.410566
[05/15 07:03:50    152s] Process 42924 wires and vias for routing blockage and capacity analysis
[05/15 07:03:50    152s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.015, MEM:1666.1M, EPOCH TIME: 1747307030.425406
[05/15 07:03:50    152s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.077, MEM:1666.1M, EPOCH TIME: 1747307030.427773
[05/15 07:03:50    152s] 
[05/15 07:03:50    152s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:03:50    152s] OPERPROF:     Starting CMU at level 3, MEM:1666.1M, EPOCH TIME: 1747307030.429197
[05/15 07:03:50    152s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1666.1M, EPOCH TIME: 1747307030.430146
[05/15 07:03:50    152s] 
[05/15 07:03:50    152s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:03:50    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.081, MEM:1666.1M, EPOCH TIME: 1747307030.430836
[05/15 07:03:50    152s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1666.1M, EPOCH TIME: 1747307030.430915
[05/15 07:03:50    152s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1666.1M, EPOCH TIME: 1747307030.430978
[05/15 07:03:50    152s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1666.1MB).
[05/15 07:03:50    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.091, MEM:1666.1M, EPOCH TIME: 1747307030.434513
[05/15 07:03:50    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1666.1M, EPOCH TIME: 1747307030.434741
[05/15 07:03:50    152s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1662.1M, EPOCH TIME: 1747307030.443738
[05/15 07:03:50    152s] 
[05/15 07:03:50    152s] Creating Lib Analyzer ...
[05/15 07:03:50    152s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:03:50    152s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:03:50    152s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:03:50    152s] 
[05/15 07:03:50    152s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:03:51    153s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:33 mem=1686.1M
[05/15 07:03:51    153s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:33 mem=1686.1M
[05/15 07:03:51    153s] Creating Lib Analyzer, finished. 
[05/15 07:03:51    153s] Effort level <high> specified for reg2reg path_group
[05/15 07:03:51    153s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1438.1M, totSessionCpu=0:02:34 **
[05/15 07:03:51    153s] *** optDesign -postCTS ***
[05/15 07:03:51    153s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 07:03:51    153s] Hold Target Slack: user slack 0
[05/15 07:03:51    153s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 07:03:51    153s] setUsefulSkewMode -ecoRoute false
[05/15 07:03:51    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1688.1M, EPOCH TIME: 1747307031.691198
[05/15 07:03:51    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.075, MEM:1688.1M, EPOCH TIME: 1747307031.766513
[05/15 07:03:51    153s] Multi-VT timing optimization disabled based on library information.
[05/15 07:03:51    153s] 
[05/15 07:03:51    153s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:03:51    153s] Deleting Lib Analyzer.
[05/15 07:03:51    153s] 
[05/15 07:03:51    153s] TimeStamp Deleting Cell Server End ...
[05/15 07:03:51    153s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:03:51    153s] 
[05/15 07:03:51    153s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:03:51    153s] Summary for sequential cells identification: 
[05/15 07:03:51    153s]   Identified SBFF number: 104
[05/15 07:03:51    153s]   Identified MBFF number: 16
[05/15 07:03:51    153s]   Identified SB Latch number: 0
[05/15 07:03:51    153s]   Identified MB Latch number: 0
[05/15 07:03:51    153s]   Not identified SBFF number: 16
[05/15 07:03:51    153s]   Not identified MBFF number: 0
[05/15 07:03:51    153s]   Not identified SB Latch number: 0
[05/15 07:03:51    153s]   Not identified MB Latch number: 0
[05/15 07:03:51    153s]   Number of sequential cells which are not FFs: 32
[05/15 07:03:51    153s]  Visiting view : AnalysisView_WC
[05/15 07:03:51    153s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:03:51    153s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:03:51    153s]  Visiting view : AnalysisView_BC
[05/15 07:03:51    153s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:03:51    153s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:03:51    153s]  Visiting view : AnalysisView_WC
[05/15 07:03:51    153s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:03:51    153s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:03:51    153s]  Visiting view : AnalysisView_BC
[05/15 07:03:51    153s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:03:51    153s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:03:51    153s] TLC MultiMap info (StdDelay):
[05/15 07:03:51    153s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:03:51    153s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:03:51    153s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:03:51    153s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:03:51    153s]  Setting StdDelay to: 38ps
[05/15 07:03:51    153s] 
[05/15 07:03:51    153s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:03:51    153s] 
[05/15 07:03:51    153s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:03:51    153s] 
[05/15 07:03:51    153s] TimeStamp Deleting Cell Server End ...
[05/15 07:03:51    153s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1688.1M, EPOCH TIME: 1747307031.905136
[05/15 07:03:51    153s] All LLGs are deleted
[05/15 07:03:51    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1688.1M, EPOCH TIME: 1747307031.905275
[05/15 07:03:51    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1688.1M, EPOCH TIME: 1747307031.905361
[05/15 07:03:51    153s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1680.1M, EPOCH TIME: 1747307031.909402
[05/15 07:03:51    153s] Start to check current routing status for nets...
[05/15 07:03:51    153s] All nets are already routed correctly.
[05/15 07:03:51    153s] End to check current routing status for nets (mem=1680.1M)
[05/15 07:03:52    153s] All LLGs are deleted
[05/15 07:03:52    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1662.1M, EPOCH TIME: 1747307032.005302
[05/15 07:03:52    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1662.1M, EPOCH TIME: 1747307032.006067
[05/15 07:03:52    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1662.1M, EPOCH TIME: 1747307032.007068
[05/15 07:03:52    153s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1662.1M, EPOCH TIME: 1747307032.009324
[05/15 07:03:52    153s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1662.1M, EPOCH TIME: 1747307032.041747
[05/15 07:03:52    153s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1662.1M, EPOCH TIME: 1747307032.042534
[05/15 07:03:52    153s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1662.1M, EPOCH TIME: 1747307032.051909
[05/15 07:03:52    153s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1662.1M, EPOCH TIME: 1747307032.053571
[05/15 07:03:52    153s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.048, MEM:1662.1M, EPOCH TIME: 1747307032.057284
[05/15 07:03:52    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.053, MEM:1662.1M, EPOCH TIME: 1747307032.060435
[05/15 07:03:52    153s] Starting delay calculation for Setup views
[05/15 07:03:52    153s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:03:52    153s] #################################################################################
[05/15 07:03:52    153s] # Design Stage: PreRoute
[05/15 07:03:52    153s] # Design Name: mcs4_pad_frame
[05/15 07:03:52    153s] # Design Mode: 45nm
[05/15 07:03:52    153s] # Analysis Mode: MMMC OCV 
[05/15 07:03:52    153s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:03:52    153s] # Signoff Settings: SI Off 
[05/15 07:03:52    153s] #################################################################################
[05/15 07:03:52    153s] Calculate early delays in OCV mode...
[05/15 07:03:52    154s] Calculate late delays in OCV mode...
[05/15 07:03:52    154s] Calculate early delays in OCV mode...
[05/15 07:03:52    154s] Calculate late delays in OCV mode...
[05/15 07:03:52    154s] Topological Sorting (REAL = 0:00:00.0, MEM = 1660.1M, InitMEM = 1660.1M)
[05/15 07:03:52    154s] Start delay calculation (fullDC) (1 T). (MEM=1660.07)
[05/15 07:03:52    154s] End AAE Lib Interpolated Model. (MEM=1680.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:52    154s] Total number of fetched objects 1941
[05/15 07:03:53    154s] Total number of fetched objects 1941
[05/15 07:03:53    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:03:53    154s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:03:53    154s] End delay calculation. (MEM=1711.77 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 07:03:53    154s] End delay calculation (fullDC). (MEM=1711.77 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:03:53    154s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1711.8M) ***
[05/15 07:03:53    154s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:35 mem=1711.8M)
[05/15 07:03:53    155s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.221  | 46.355  | 41.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (9)       |
|   max_fanout   |     27 (27)      |     0      |     34 (34)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.867%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1433.6M, totSessionCpu=0:02:35 **
[05/15 07:03:53    155s] *** InitOpt #2 [finish] : cpu/real = 0:00:03.0/0:00:03.2 (0.9), totSession cpu/real = 0:02:35.2/0:04:50.7 (0.5), mem = 1679.0M
[05/15 07:03:53    155s] 
[05/15 07:03:53    155s] =============================================================================================
[05/15 07:03:53    155s]  Step TAT Report for InitOpt #2                                                 21.12-s106_1
[05/15 07:03:53    155s] =============================================================================================
[05/15 07:03:53    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:03:53    155s] ---------------------------------------------------------------------------------------------
[05/15 07:03:53    155s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:53    155s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.6 % )     0:00:01.5 /  0:00:01.4    0.9
[05/15 07:03:53    155s] [ DrvReport              ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:03:53    155s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[05/15 07:03:53    155s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  31.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 07:03:53    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:53    155s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:53    155s] [ TimingUpdate           ]      1   0:00:00.1  (   3.9 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 07:03:53    155s] [ FullDelayCalc          ]      1   0:00:01.1  (  35.2 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 07:03:53    155s] [ TimingReport           ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:03:53    155s] [ MISC                   ]          0:00:00.6  (  20.2 % )     0:00:00.6 /  0:00:00.5    0.8
[05/15 07:03:53    155s] ---------------------------------------------------------------------------------------------
[05/15 07:03:53    155s]  InitOpt #2 TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.0    0.9
[05/15 07:03:53    155s] ---------------------------------------------------------------------------------------------
[05/15 07:03:53    155s] 
[05/15 07:03:53    155s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:03:53    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=1679.0M
[05/15 07:03:53    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:1679.0M, EPOCH TIME: 1747307033.528763
[05/15 07:03:53    155s] z: 2, totalTracks: 1
[05/15 07:03:53    155s] z: 4, totalTracks: 1
[05/15 07:03:53    155s] z: 6, totalTracks: 1
[05/15 07:03:53    155s] z: 8, totalTracks: 1
[05/15 07:03:53    155s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:03:53    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1679.0M, EPOCH TIME: 1747307033.533843
[05/15 07:03:53    155s] 
[05/15 07:03:53    155s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:03:53    155s] 
[05/15 07:03:53    155s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:03:53    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.059, MEM:1679.0M, EPOCH TIME: 1747307033.592596
[05/15 07:03:53    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1679.0M, EPOCH TIME: 1747307033.592730
[05/15 07:03:53    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1679.0M, EPOCH TIME: 1747307033.592802
[05/15 07:03:53    155s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1679.0MB).
[05/15 07:03:53    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:1679.0M, EPOCH TIME: 1747307033.593334
[05/15 07:03:53    155s] TotalInstCnt at PhyDesignMc Initialization: 1,908
[05/15 07:03:53    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=1679.0M
[05/15 07:03:53    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1679.0M, EPOCH TIME: 1747307033.598227
[05/15 07:03:53    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1679.0M, EPOCH TIME: 1747307033.607234
[05/15 07:03:53    155s] TotalInstCnt at PhyDesignMc Destruction: 1,908
[05/15 07:03:53    155s] OPTC: m1 20.0 20.0
[05/15 07:03:53    155s] *** Starting optimizing excluded clock nets MEM= 1679.0M) ***
[05/15 07:03:53    155s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1679.0M) ***
[05/15 07:03:53    155s] *** Starting optimizing excluded clock nets MEM= 1679.0M) ***
[05/15 07:03:53    155s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1679.0M) ***
[05/15 07:03:53    155s] Info: Done creating the CCOpt slew target map.
[05/15 07:03:53    155s] Begin: GigaOpt high fanout net optimization
[05/15 07:03:53    155s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 07:03:53    155s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 07:03:53    155s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:02:35.4/0:04:51.1 (0.5), mem = 1679.0M
[05/15 07:03:53    155s] Info: 21 io nets excluded
[05/15 07:03:53    155s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:03:53    155s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:03:53    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.9
[05/15 07:03:53    155s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:03:53    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=1679.0M
[05/15 07:03:53    155s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:03:53    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:1679.0M, EPOCH TIME: 1747307033.821052
[05/15 07:03:53    155s] z: 2, totalTracks: 1
[05/15 07:03:53    155s] z: 4, totalTracks: 1
[05/15 07:03:53    155s] z: 6, totalTracks: 1
[05/15 07:03:53    155s] z: 8, totalTracks: 1
[05/15 07:03:53    155s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:03:53    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1679.0M, EPOCH TIME: 1747307033.827238
[05/15 07:03:53    155s] 
[05/15 07:03:53    155s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:03:53    155s] 
[05/15 07:03:53    155s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:03:53    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.061, MEM:1679.0M, EPOCH TIME: 1747307033.888252
[05/15 07:03:53    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1679.0M, EPOCH TIME: 1747307033.888394
[05/15 07:03:53    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:1679.0M, EPOCH TIME: 1747307033.888480
[05/15 07:03:53    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1679.0MB).
[05/15 07:03:53    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.068, MEM:1679.0M, EPOCH TIME: 1747307033.888997
[05/15 07:03:53    155s] TotalInstCnt at PhyDesignMc Initialization: 1,908
[05/15 07:03:53    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=1679.0M
[05/15 07:03:53    155s] #optDebug: Start CG creation (mem=1679.0M)
[05/15 07:03:53    155s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[05/15 07:03:54    155s] (cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s]  ...processing cgPrt (cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s]  ...processing cgEgp (cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s]  ...processing cgPbk (cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s]  ...processing cgNrb(cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s]  ...processing cgObs (cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s]  ...processing cgCon (cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s]  ...processing cgPdm (cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1875.9M)
[05/15 07:03:54    155s] ### Creating RouteCongInterface, started
[05/15 07:03:54    155s] 
[05/15 07:03:54    155s] Creating Lib Analyzer ...
[05/15 07:03:54    155s] 
[05/15 07:03:54    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:03:54    155s] Summary for sequential cells identification: 
[05/15 07:03:54    155s]   Identified SBFF number: 104
[05/15 07:03:54    155s]   Identified MBFF number: 16
[05/15 07:03:54    155s]   Identified SB Latch number: 0
[05/15 07:03:54    155s]   Identified MB Latch number: 0
[05/15 07:03:54    155s]   Not identified SBFF number: 16
[05/15 07:03:54    155s]   Not identified MBFF number: 0
[05/15 07:03:54    155s]   Not identified SB Latch number: 0
[05/15 07:03:54    155s]   Not identified MB Latch number: 0
[05/15 07:03:54    155s]   Number of sequential cells which are not FFs: 32
[05/15 07:03:54    155s]  Visiting view : AnalysisView_WC
[05/15 07:03:54    155s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 07:03:54    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:03:54    155s]  Visiting view : AnalysisView_BC
[05/15 07:03:54    155s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 07:03:54    155s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:03:54    155s]  Visiting view : AnalysisView_WC
[05/15 07:03:54    155s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 07:03:54    155s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:03:54    155s]  Visiting view : AnalysisView_BC
[05/15 07:03:54    155s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 07:03:54    155s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:03:54    155s] TLC MultiMap info (StdDelay):
[05/15 07:03:54    155s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:03:54    155s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 07:03:54    155s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:03:54    155s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 07:03:54    155s]  Setting StdDelay to: 41.7ps
[05/15 07:03:54    155s] 
[05/15 07:03:54    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:03:54    155s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 07:03:54    155s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 07:03:54    155s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:03:54    155s] 
[05/15 07:03:54    155s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:03:54    156s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:36 mem=1891.9M
[05/15 07:03:54    156s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=1891.9M
[05/15 07:03:54    156s] Creating Lib Analyzer, finished. 
[05/15 07:03:54    156s] ### Creating LA Mngr. totSessionCpu=0:02:37 mem=1891.9M
[05/15 07:03:54    156s] ### Creating LA Mngr, finished. totSessionCpu=0:02:37 mem=1891.9M
[05/15 07:03:55    156s] 
[05/15 07:03:55    156s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:03:55    156s] 
[05/15 07:03:55    156s] #optDebug: {0, 1.000}
[05/15 07:03:55    156s] ### Creating RouteCongInterface, finished
[05/15 07:03:55    156s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:03:55    156s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:03:55    156s] Total-nets :: 1931, Stn-nets :: 21, ratio :: 1.08752 %, Total-len 34173.9, Stn-len 0
[05/15 07:03:55    156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1891.9M, EPOCH TIME: 1747307035.404294
[05/15 07:03:55    156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:1805.9M, EPOCH TIME: 1747307035.420791
[05/15 07:03:55    156s] TotalInstCnt at PhyDesignMc Destruction: 1,908
[05/15 07:03:55    156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.9
[05/15 07:03:55    156s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:36.9/0:04:52.7 (0.5), mem = 1805.9M
[05/15 07:03:55    156s] 
[05/15 07:03:55    156s] =============================================================================================
[05/15 07:03:55    156s]  Step TAT Report for DrvOpt #4                                                  21.12-s106_1
[05/15 07:03:55    156s] =============================================================================================
[05/15 07:03:55    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:03:55    156s] ---------------------------------------------------------------------------------------------
[05/15 07:03:55    156s] [ CellServerInit         ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:03:55    156s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  53.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 07:03:55    156s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:55    156s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 07:03:55    156s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 07:03:55    156s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:03:55    156s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:55    156s] [ MISC                   ]          0:00:00.4  (  23.5 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 07:03:55    156s] ---------------------------------------------------------------------------------------------
[05/15 07:03:55    156s]  DrvOpt #4 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/15 07:03:55    156s] ---------------------------------------------------------------------------------------------
[05/15 07:03:55    156s] 
[05/15 07:03:55    156s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 07:03:55    156s] End: GigaOpt high fanout net optimization
[05/15 07:03:55    156s] Begin: GigaOpt DRV Optimization
[05/15 07:03:55    156s] Begin: Processing multi-driver nets
[05/15 07:03:55    156s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:02:36.9/0:04:52.7 (0.5), mem = 1805.9M
[05/15 07:03:55    156s] Info: 21 io nets excluded
[05/15 07:03:55    156s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:03:55    156s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:03:55    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.10
[05/15 07:03:55    156s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:03:55    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:37 mem=1805.9M
[05/15 07:03:55    156s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:03:55    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:1805.9M, EPOCH TIME: 1747307035.444287
[05/15 07:03:55    156s] z: 2, totalTracks: 1
[05/15 07:03:55    156s] z: 4, totalTracks: 1
[05/15 07:03:55    156s] z: 6, totalTracks: 1
[05/15 07:03:55    156s] z: 8, totalTracks: 1
[05/15 07:03:55    156s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:03:55    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1805.9M, EPOCH TIME: 1747307035.452107
[05/15 07:03:55    157s] 
[05/15 07:03:55    157s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:03:55    157s] 
[05/15 07:03:55    157s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:03:55    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.063, MEM:1805.9M, EPOCH TIME: 1747307035.514766
[05/15 07:03:55    157s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1805.9M, EPOCH TIME: 1747307035.514916
[05/15 07:03:55    157s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1805.9M, EPOCH TIME: 1747307035.515011
[05/15 07:03:55    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1805.9MB).
[05/15 07:03:55    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.072, MEM:1805.9M, EPOCH TIME: 1747307035.515872
[05/15 07:03:55    157s] TotalInstCnt at PhyDesignMc Initialization: 1,908
[05/15 07:03:55    157s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:37 mem=1805.9M
[05/15 07:03:55    157s] ### Creating RouteCongInterface, started
[05/15 07:03:55    157s] 
[05/15 07:03:55    157s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:03:55    157s] 
[05/15 07:03:55    157s] #optDebug: {0, 1.000}
[05/15 07:03:55    157s] ### Creating RouteCongInterface, finished
[05/15 07:03:55    157s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:03:56    157s] *** Starting multi-driver net buffering ***
[05/15 07:03:56    157s] z: 2, totalTracks: 1
[05/15 07:03:56    157s] z: 4, totalTracks: 1
[05/15 07:03:56    157s] z: 6, totalTracks: 1
[05/15 07:03:56    157s] z: 8, totalTracks: 1
[05/15 07:03:56    157s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:03:56    157s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1863.1M, EPOCH TIME: 1747307036.194035
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:03:56    157s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.060, MEM:1863.1M, EPOCH TIME: 1747307036.253840
[05/15 07:03:56    157s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1863.1M, EPOCH TIME: 1747307036.274239
[05/15 07:03:56    157s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1863.1M, EPOCH TIME: 1747307036.274904
[05/15 07:03:56    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1863.1M, EPOCH TIME: 1747307036.275132
[05/15 07:03:56    157s] z: 2, totalTracks: 1
[05/15 07:03:56    157s] z: 4, totalTracks: 1
[05/15 07:03:56    157s] z: 6, totalTracks: 1
[05/15 07:03:56    157s] z: 8, totalTracks: 1
[05/15 07:03:56    157s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:03:56    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1863.1M, EPOCH TIME: 1747307036.282737
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:03:56    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:1863.1M, EPOCH TIME: 1747307036.323757
[05/15 07:03:56    157s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1863.1M, EPOCH TIME: 1747307036.323926
[05/15 07:03:56    157s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1863.1M, EPOCH TIME: 1747307036.324009
[05/15 07:03:56    157s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1863.1MB).
[05/15 07:03:56    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1863.1M, EPOCH TIME: 1747307036.327344
[05/15 07:03:56    157s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1863.1M, EPOCH TIME: 1747307036.328014
[05/15 07:03:56    157s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1863.1M, EPOCH TIME: 1747307036.339259
[05/15 07:03:56    157s] *summary: 6 non-ignored multi-driver nets.
[05/15 07:03:56    157s] *       : 6 unbuffered.
[05/15 07:03:56    157s] *       : 6 bufferable.
[05/15 07:03:56    157s] *       : 0 targeted for timing fix; 0 buffered.
[05/15 07:03:56    157s] *       : 1 targeted for DRV fix; 1 buffered.
[05/15 07:03:56    157s] *       : buffered 1 multi-driver nets total:
[05/15 07:03:56    157s] *       : used 1 buffers of type 'CLKBUFX2'.
[05/15 07:03:56    157s] *** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=1863.1M) ***
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1916.9M) ***
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s] Total-nets :: 1932, Stn-nets :: 23, ratio :: 1.19048 %, Total-len 34180.9, Stn-len 51.84
[05/15 07:03:56    157s] TotalInstCnt at PhyDesignMc Destruction: 1,908
[05/15 07:03:56    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.10
[05/15 07:03:56    157s] *** DrvOpt #5 [finish] : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:02:37.8/0:04:53.7 (0.5), mem = 1888.3M
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s] =============================================================================================
[05/15 07:03:56    157s]  Step TAT Report for DrvOpt #5                                                  21.12-s106_1
[05/15 07:03:56    157s] =============================================================================================
[05/15 07:03:56    157s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:03:56    157s] ---------------------------------------------------------------------------------------------
[05/15 07:03:56    157s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:03:56    157s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:56    157s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 07:03:56    157s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  13.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:03:56    157s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:56    157s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:03:56    157s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:56    157s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:56    157s] [ MISC                   ]          0:00:00.7  (  70.4 % )     0:00:00.7 /  0:00:00.7    0.9
[05/15 07:03:56    157s] ---------------------------------------------------------------------------------------------
[05/15 07:03:56    157s]  DrvOpt #5 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.9    0.9
[05/15 07:03:56    157s] ---------------------------------------------------------------------------------------------
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s] End: Processing multi-driver nets
[05/15 07:03:56    157s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -postCTS
[05/15 07:03:56    157s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:02:37.8/0:04:53.7 (0.5), mem = 1888.3M
[05/15 07:03:56    157s] Info: 21 io nets excluded
[05/15 07:03:56    157s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:03:56    157s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:03:56    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.11
[05/15 07:03:56    157s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:03:56    157s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=1888.3M
[05/15 07:03:56    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1888.3M, EPOCH TIME: 1747307036.466815
[05/15 07:03:56    157s] z: 2, totalTracks: 1
[05/15 07:03:56    157s] z: 4, totalTracks: 1
[05/15 07:03:56    157s] z: 6, totalTracks: 1
[05/15 07:03:56    157s] z: 8, totalTracks: 1
[05/15 07:03:56    157s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:03:56    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1888.3M, EPOCH TIME: 1747307036.475059
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:03:56    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1888.3M, EPOCH TIME: 1747307036.509480
[05/15 07:03:56    157s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1888.3M, EPOCH TIME: 1747307036.509598
[05/15 07:03:56    157s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1888.3M, EPOCH TIME: 1747307036.509664
[05/15 07:03:56    157s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1888.3MB).
[05/15 07:03:56    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1888.3M, EPOCH TIME: 1747307036.510141
[05/15 07:03:56    157s] InstCnt mismatch: prevInstCnt = 1908, ttlInstCnt = 1909
[05/15 07:03:56    157s] TotalInstCnt at PhyDesignMc Initialization: 1,909
[05/15 07:03:56    157s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=1888.3M
[05/15 07:03:56    157s] ### Creating RouteCongInterface, started
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:03:56    157s] 
[05/15 07:03:56    157s] #optDebug: {0, 1.000}
[05/15 07:03:56    157s] ### Creating RouteCongInterface, finished
[05/15 07:03:56    157s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:03:57    158s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1907.4M, EPOCH TIME: 1747307037.036524
[05/15 07:03:57    158s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1907.4M, EPOCH TIME: 1747307037.036848
[05/15 07:03:57    158s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:03:57    158s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 07:03:57    158s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:03:57    158s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 07:03:57    158s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:03:57    158s] Info: violation cost 68.318489 (cap = 0.000000, tran = 29.251789, len = 0.000000, fanout load = 39.066673, fanout count = 0.000000, glitch 0.000000)
[05/15 07:03:57    158s] |     3|     8|    -4.07|     2|     4|    -2.19|    27|    54|     0|     0|    41.22|     0.00|       0|       0|       0|  5.87%|          |         |
[05/15 07:03:57    158s] Info: violation cost 29.251789 (cap = 0.000000, tran = 29.251789, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:03:57    158s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    41.04|     0.00|      42|       0|      25|  5.90%| 0:00:00.0|  1907.4M|
[05/15 07:03:57    158s] Info: violation cost 29.251789 (cap = 0.000000, tran = 29.251789, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:03:57    158s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    41.04|     0.00|       0|       0|       0|  5.90%| 0:00:00.0|  1907.4M|
[05/15 07:03:57    158s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:03:57    158s] 
[05/15 07:03:57    158s] ###############################################################################
[05/15 07:03:57    158s] #
[05/15 07:03:57    158s] #  Large fanout net report:  
[05/15 07:03:57    158s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 07:03:57    158s] #     - current density: 5.90
[05/15 07:03:57    158s] #
[05/15 07:03:57    158s] #  List of high fanout nets:
[05/15 07:03:57    158s] #
[05/15 07:03:57    158s] ###############################################################################
[05/15 07:03:57    158s] Bottom Preferred Layer:
[05/15 07:03:57    158s] +---------------+------------+----------+
[05/15 07:03:57    158s] |     Layer     |    CLK     |   Rule   |
[05/15 07:03:57    158s] +---------------+------------+----------+
[05/15 07:03:57    158s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:03:57    158s] +---------------+------------+----------+
[05/15 07:03:57    158s] 
[05/15 07:03:57    158s] 
[05/15 07:03:57    158s] =======================================================================
[05/15 07:03:57    158s]                 Reasons for remaining drv violations
[05/15 07:03:57    158s] =======================================================================
[05/15 07:03:57    158s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/15 07:03:57    158s] 
[05/15 07:03:57    158s] MultiBuffering failure reasons
[05/15 07:03:57    158s] ------------------------------------------------
[05/15 07:03:57    158s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 07:03:57    158s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 07:03:57    158s] 
[05/15 07:03:57    158s] 
[05/15 07:03:57    158s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1907.4M) ***
[05/15 07:03:57    158s] 
[05/15 07:03:57    158s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1907.4M, EPOCH TIME: 1747307037.588928
[05/15 07:03:57    158s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1894.4M, EPOCH TIME: 1747307037.599739
[05/15 07:03:57    158s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1894.4M, EPOCH TIME: 1747307037.601684
[05/15 07:03:57    158s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1894.4M, EPOCH TIME: 1747307037.601831
[05/15 07:03:57    158s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1894.4M, EPOCH TIME: 1747307037.606743
[05/15 07:03:57    158s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:1894.4M, EPOCH TIME: 1747307037.643095
[05/15 07:03:57    158s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1894.4M, EPOCH TIME: 1747307037.643233
[05/15 07:03:57    158s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1894.4M, EPOCH TIME: 1747307037.643303
[05/15 07:03:57    158s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1894.4M, EPOCH TIME: 1747307037.644098
[05/15 07:03:57    158s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.003, MEM:1894.4M, EPOCH TIME: 1747307037.646645
[05/15 07:03:57    158s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.045, MEM:1894.4M, EPOCH TIME: 1747307037.646795
[05/15 07:03:57    158s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.045, MEM:1894.4M, EPOCH TIME: 1747307037.646851
[05/15 07:03:57    158s] TDRefine: refinePlace mode is spiral
[05/15 07:03:57    158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.9
[05/15 07:03:57    158s] OPERPROF: Starting RefinePlace at level 1, MEM:1894.4M, EPOCH TIME: 1747307037.646925
[05/15 07:03:57    158s] *** Starting refinePlace (0:02:39 mem=1894.4M) ***
[05/15 07:03:57    158s] Total net bbox length = 2.830e+04 (1.537e+04 1.294e+04) (ext = 1.954e+03)
[05/15 07:03:57    158s] 
[05/15 07:03:57    158s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:03:57    158s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1894.4M, EPOCH TIME: 1747307037.649085
[05/15 07:03:57    158s]   Signal wire search tree: 741 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:03:57    158s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1894.4M, EPOCH TIME: 1747307037.650777
[05/15 07:03:57    158s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:03:57    158s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:03:57    158s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:03:57    158s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1894.4M, EPOCH TIME: 1747307037.655180
[05/15 07:03:57    158s] Starting refinePlace ...
[05/15 07:03:57    158s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:03:57    158s] One DDP V2 for no tweak run.
[05/15 07:03:57    158s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:03:57    159s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/15 07:03:57    159s] ** Cut row section cpu time 0:00:00.0.
[05/15 07:03:57    159s]    Spread Effort: high, pre-route mode, useDDP on.
[05/15 07:03:57    159s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1895.4MB) @(0:02:39 - 0:02:39).
[05/15 07:03:57    159s] Move report: preRPlace moves 2 insts, mean move: 0.20 um, max move: 0.20 um 
[05/15 07:03:57    159s] 	Max move on inst (postCTSdrvFE_MDBC0_mcs4_core_g6__2398): (442.80, 376.61) --> (443.00, 376.61)
[05/15 07:03:57    159s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[05/15 07:03:57    159s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 07:03:57    159s] 
[05/15 07:03:57    159s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:03:57    159s] Move report: legalization moves 62 insts, mean move: 1.97 um, max move: 11.91 um spiral
[05/15 07:03:57    159s] 	Max move on inst (mcs4_core_ram_0_ram0_ram_array_reg[7][3]): (478.60, 407.39) --> (468.40, 409.10)
[05/15 07:03:57    159s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:03:57    159s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:03:57    159s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1900.4MB) @(0:02:39 - 0:02:39).
[05/15 07:03:57    159s] Move report: Detail placement moves 64 insts, mean move: 1.92 um, max move: 11.91 um 
[05/15 07:03:57    159s] 	Max move on inst (mcs4_core_ram_0_ram0_ram_array_reg[7][3]): (478.60, 407.39) --> (468.40, 409.10)
[05/15 07:03:57    159s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1900.4MB
[05/15 07:03:57    159s] Statistics of distance of Instance movement in refine placement:
[05/15 07:03:57    159s]   maximum (X+Y) =        11.91 um
[05/15 07:03:57    159s]   inst (mcs4_core_ram_0_ram0_ram_array_reg[7][3]) with max move: (478.6, 407.39) -> (468.4, 409.1)
[05/15 07:03:57    159s]   mean    (X+Y) =         1.92 um
[05/15 07:03:57    159s] Summary Report:
[05/15 07:03:57    159s] Instances move: 64 (out of 1931 movable)
[05/15 07:03:57    159s] Instances flipped: 0
[05/15 07:03:57    159s] Mean displacement: 1.92 um
[05/15 07:03:57    159s] Max displacement: 11.91 um (Instance: mcs4_core_ram_0_ram0_ram_array_reg[7][3]) (478.6, 407.39) -> (468.4, 409.1)
[05/15 07:03:57    159s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[05/15 07:03:57    159s] Total instances moved : 64
[05/15 07:03:57    159s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.130, REAL:0.148, MEM:1900.4M, EPOCH TIME: 1747307037.803075
[05/15 07:03:57    159s] Total net bbox length = 2.836e+04 (1.541e+04 1.295e+04) (ext = 1.954e+03)
[05/15 07:03:57    159s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1900.4MB
[05/15 07:03:57    159s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1900.4MB) @(0:02:39 - 0:02:39).
[05/15 07:03:57    159s] *** Finished refinePlace (0:02:39 mem=1900.4M) ***
[05/15 07:03:57    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.9
[05/15 07:03:57    159s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.162, MEM:1900.4M, EPOCH TIME: 1747307037.808887
[05/15 07:03:57    159s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1900.4M, EPOCH TIME: 1747307037.819070
[05/15 07:03:57    159s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1897.4M, EPOCH TIME: 1747307037.828543
[05/15 07:03:57    159s] *** maximum move = 11.91 um ***
[05/15 07:03:57    159s] *** Finished re-routing un-routed nets (1897.4M) ***
[05/15 07:03:57    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.4M, EPOCH TIME: 1747307037.872639
[05/15 07:03:57    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1897.4M, EPOCH TIME: 1747307037.880325
[05/15 07:03:57    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.060, MEM:1897.4M, EPOCH TIME: 1747307037.939986
[05/15 07:03:57    159s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1897.4M, EPOCH TIME: 1747307037.940176
[05/15 07:03:57    159s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1897.4M, EPOCH TIME: 1747307037.940298
[05/15 07:03:57    159s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1897.4M, EPOCH TIME: 1747307037.941250
[05/15 07:03:57    159s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1897.4M, EPOCH TIME: 1747307037.941498
[05/15 07:03:57    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.069, MEM:1897.4M, EPOCH TIME: 1747307037.941692
[05/15 07:03:57    159s] 
[05/15 07:03:57    159s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1897.4M) ***
[05/15 07:03:58    159s] Total-nets :: 1974, Stn-nets :: 93, ratio :: 4.71125 %, Total-len 34036, Stn-len 4196.99
[05/15 07:03:58    159s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1878.3M, EPOCH TIME: 1747307038.005150
[05/15 07:03:58    159s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.023, MEM:1813.3M, EPOCH TIME: 1747307038.028340
[05/15 07:03:58    159s] TotalInstCnt at PhyDesignMc Destruction: 1,951
[05/15 07:03:58    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.11
[05/15 07:03:58    159s] *** DrvOpt #6 [finish] : cpu/real = 0:00:01.4/0:00:01.6 (0.9), totSession cpu/real = 0:02:39.3/0:04:55.3 (0.5), mem = 1813.3M
[05/15 07:03:58    159s] 
[05/15 07:03:58    159s] =============================================================================================
[05/15 07:03:58    159s]  Step TAT Report for DrvOpt #6                                                  21.12-s106_1
[05/15 07:03:58    159s] =============================================================================================
[05/15 07:03:58    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:03:58    159s] ---------------------------------------------------------------------------------------------
[05/15 07:03:58    159s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 07:03:58    159s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:58    159s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:03:58    159s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:03:58    159s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:58    159s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/15 07:03:58    159s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:58    159s] [ OptEval                ]      4   0:00:00.2  (  11.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:03:58    159s] [ OptCommit              ]      4   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 07:03:58    159s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:03:58    159s] [ IncrDelayCalc          ]     19   0:00:00.2  (  10.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:03:58    159s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 07:03:58    159s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:03:58    159s] [ RefinePlace            ]      1   0:00:00.4  (  25.0 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 07:03:58    159s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:03:58    159s] [ MISC                   ]          0:00:00.5  (  30.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/15 07:03:58    159s] ---------------------------------------------------------------------------------------------
[05/15 07:03:58    159s]  DrvOpt #6 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 07:03:58    159s] ---------------------------------------------------------------------------------------------
[05/15 07:03:58    159s] 
[05/15 07:03:58    159s] End: GigaOpt DRV Optimization
[05/15 07:03:58    159s] GigaOpt: Cleaning up trial route
[05/15 07:03:58    159s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1813.3M, EPOCH TIME: 1747307038.029914
[05/15 07:03:58    159s] All LLGs are deleted
[05/15 07:03:58    159s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1813.3M, EPOCH TIME: 1747307038.030031
[05/15 07:03:58    159s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1813.3M, EPOCH TIME: 1747307038.030261
[05/15 07:03:58    159s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1813.3M, EPOCH TIME: 1747307038.030512
[05/15 07:03:58    159s] ### Creating LA Mngr. totSessionCpu=0:02:39 mem=1813.3M
[05/15 07:03:58    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:39 mem=1813.3M
[05/15 07:03:58    159s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1813.34 MB )
[05/15 07:03:58    159s] (I)      ==================== Layers =====================
[05/15 07:03:58    159s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:58    159s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:03:58    159s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:58    159s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:03:58    159s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:03:58    159s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:58    159s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:03:58    159s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:03:58    159s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:03:58    159s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:03:58    159s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:03:58    159s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:03:58    159s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:03:58    159s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:03:58    159s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:03:58    159s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:03:58    159s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:03:58    159s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:03:58    159s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:03:58    159s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:03:58    159s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:03:58    159s] (I)      Started Import and model ( Curr Mem: 1813.34 MB )
[05/15 07:03:58    159s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:03:58    159s] (I)      == Non-default Options ==
[05/15 07:03:58    159s] (I)      Maximum routing layer                              : 11
[05/15 07:03:58    159s] (I)      Number of threads                                  : 1
[05/15 07:03:58    159s] (I)      Method to set GCell size                           : row
[05/15 07:03:58    159s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:03:58    159s] (I)      Use row-based GCell size
[05/15 07:03:58    159s] (I)      Use row-based GCell align
[05/15 07:03:58    159s] (I)      layer 0 area = 80000
[05/15 07:03:58    159s] (I)      layer 1 area = 80000
[05/15 07:03:58    159s] (I)      layer 2 area = 80000
[05/15 07:03:58    159s] (I)      layer 3 area = 80000
[05/15 07:03:58    159s] (I)      layer 4 area = 80000
[05/15 07:03:58    159s] (I)      layer 5 area = 80000
[05/15 07:03:58    159s] (I)      layer 6 area = 80000
[05/15 07:03:58    159s] (I)      layer 7 area = 80000
[05/15 07:03:58    159s] (I)      layer 8 area = 80000
[05/15 07:03:58    159s] (I)      layer 9 area = 400000
[05/15 07:03:58    159s] (I)      layer 10 area = 400000
[05/15 07:03:58    159s] (I)      GCell unit size   : 3420
[05/15 07:03:58    159s] (I)      GCell multiplier  : 1
[05/15 07:03:58    159s] (I)      GCell row height  : 3420
[05/15 07:03:58    159s] (I)      Actual row height : 3420
[05/15 07:03:58    159s] (I)      GCell align ref   : 616000 616420
[05/15 07:03:58    159s] [NR-eGR] Track table information for default rule: 
[05/15 07:03:58    159s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:03:58    159s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:03:58    159s] (I)      ================== Default via ===================
[05/15 07:03:58    159s] (I)      +----+------------------+------------------------+
[05/15 07:03:58    159s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 07:03:58    159s] (I)      +----+------------------+------------------------+
[05/15 07:03:58    159s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 07:03:58    159s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 07:03:58    159s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 07:03:58    159s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 07:03:58    159s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 07:03:58    159s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 07:03:58    159s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 07:03:58    159s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 07:03:58    159s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 07:03:58    159s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 07:03:58    159s] (I)      +----+------------------+------------------------+
[05/15 07:03:58    159s] [NR-eGR] Read 2906 PG shapes
[05/15 07:03:58    159s] [NR-eGR] Read 0 clock shapes
[05/15 07:03:58    159s] [NR-eGR] Read 0 other shapes
[05/15 07:03:58    159s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:03:58    159s] [NR-eGR] #Instance Blockages : 640
[05/15 07:03:58    159s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:03:58    159s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:03:58    159s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:03:58    159s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:03:58    159s] [NR-eGR] #Other Blockages    : 0
[05/15 07:03:58    159s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:03:58    159s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 402
[05/15 07:03:58    159s] [NR-eGR] Read 1974 nets ( ignored 15 )
[05/15 07:03:58    159s] (I)      early_global_route_priority property id does not exist.
[05/15 07:03:58    159s] (I)      Read Num Blocks=3546  Num Prerouted Wires=402  Num CS=0
[05/15 07:03:58    159s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 174
[05/15 07:03:58    159s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 196
[05/15 07:03:58    159s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 32
[05/15 07:03:58    159s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:03:58    159s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:03:58    159s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:03:58    159s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:03:58    159s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:03:58    159s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:03:58    159s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:03:58    159s] (I)      Number of ignored nets                =     15
[05/15 07:03:58    159s] (I)      Number of connected nets              =      0
[05/15 07:03:58    159s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/15 07:03:58    159s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 07:03:58    159s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:03:58    159s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:03:58    159s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:03:58    159s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:03:58    159s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:03:58    159s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:03:58    159s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:03:58    159s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 07:03:58    159s] (I)      Ndr track 0 does not exist
[05/15 07:03:58    159s] (I)      Ndr track 0 does not exist
[05/15 07:03:58    159s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:03:58    159s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:03:58    159s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:03:58    159s] (I)      Site width          :   400  (dbu)
[05/15 07:03:58    159s] (I)      Row height          :  3420  (dbu)
[05/15 07:03:58    159s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:03:58    159s] (I)      GCell width         :  3420  (dbu)
[05/15 07:03:58    159s] (I)      GCell height        :  3420  (dbu)
[05/15 07:03:58    159s] (I)      Grid                :   585   550    11
[05/15 07:03:58    159s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:03:58    159s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:03:58    159s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:03:58    159s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:03:58    159s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:03:58    159s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:03:58    159s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:03:58    159s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:03:58    159s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:03:58    159s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:03:58    159s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:03:58    159s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:03:58    159s] (I)      --------------------------------------------------------
[05/15 07:03:58    159s] 
[05/15 07:03:58    159s] [NR-eGR] ============ Routing rule table ============
[05/15 07:03:58    159s] [NR-eGR] Rule id: 0  Nets: 1932
[05/15 07:03:58    159s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:03:58    159s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:03:58    159s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:03:58    159s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:03:58    159s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:03:58    159s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 07:03:58    159s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:03:58    159s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:03:58    159s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:03:58    159s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:03:58    159s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:03:58    159s] [NR-eGR] ========================================
[05/15 07:03:58    159s] [NR-eGR] 
[05/15 07:03:58    159s] (I)      =============== Blocked Tracks ===============
[05/15 07:03:58    159s] (I)      +-------+---------+----------+---------------+
[05/15 07:03:58    159s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:03:58    159s] (I)      +-------+---------+----------+---------------+
[05/15 07:03:58    159s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:03:58    159s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:03:58    159s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:03:58    159s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:03:58    159s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:03:58    159s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:03:58    159s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:03:58    159s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:03:58    159s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:03:58    159s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:03:58    159s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:03:58    159s] (I)      +-------+---------+----------+---------------+
[05/15 07:03:58    159s] (I)      Finished Import and model ( CPU: 0.38 sec, Real: 0.41 sec, Curr Mem: 1856.99 MB )
[05/15 07:03:58    159s] (I)      Reset routing kernel
[05/15 07:03:58    159s] (I)      Started Global Routing ( Curr Mem: 1856.99 MB )
[05/15 07:03:58    159s] (I)      totalPins=7502  totalGlobalPin=7397 (98.60%)
[05/15 07:03:58    159s] (I)      total 2D Cap : 5438482 = (2843533 H, 2594949 V)
[05/15 07:03:58    159s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1a Route ============
[05/15 07:03:58    159s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1b Route ============
[05/15 07:03:58    159s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:58    159s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.703510e+03um
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1c Route ============
[05/15 07:03:58    159s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1d Route ============
[05/15 07:03:58    159s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1e Route ============
[05/15 07:03:58    159s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:03:58    159s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.703510e+03um
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1l Route ============
[05/15 07:03:58    159s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:03:58    159s] [NR-eGR] Layer group 2: route 1932 net(s) in layer range [2, 11]
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1a Route ============
[05/15 07:03:58    159s] (I)      Usage: 18027 = (9607 H, 8420 V) = (0.08% H, 0.07% V) = (1.643e+04um H, 1.440e+04um V)
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1b Route ============
[05/15 07:03:58    159s] (I)      Usage: 18027 = (9607 H, 8420 V) = (0.08% H, 0.07% V) = (1.643e+04um H, 1.440e+04um V)
[05/15 07:03:58    159s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.082617e+04um
[05/15 07:03:58    159s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:03:58    159s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1c Route ============
[05/15 07:03:58    159s] (I)      Usage: 18027 = (9607 H, 8420 V) = (0.08% H, 0.07% V) = (1.643e+04um H, 1.440e+04um V)
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1d Route ============
[05/15 07:03:58    159s] (I)      Usage: 18027 = (9607 H, 8420 V) = (0.08% H, 0.07% V) = (1.643e+04um H, 1.440e+04um V)
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1e Route ============
[05/15 07:03:58    159s] (I)      Usage: 18027 = (9607 H, 8420 V) = (0.08% H, 0.07% V) = (1.643e+04um H, 1.440e+04um V)
[05/15 07:03:58    159s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.082617e+04um
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] (I)      ============  Phase 1l Route ============
[05/15 07:03:58    159s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:03:58    159s] (I)      Layer  2:    2621512      9741         0      104421     2641540    ( 3.80%) 
[05/15 07:03:58    159s] (I)      Layer  3:    2839115     12083         0       37791     2853009    ( 1.31%) 
[05/15 07:03:58    159s] (I)      Layer  4:    2592119      3697         0      116519     2629441    ( 4.24%) 
[05/15 07:03:58    159s] (I)      Layer  5:    2838484       284         0       41679     2849121    ( 1.44%) 
[05/15 07:03:58    159s] (I)      Layer  6:    2743394         0         0           0     2745961    ( 0.00%) 
[05/15 07:03:58    159s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:03:58    159s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:03:58    159s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:03:58    159s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:03:58    159s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:03:58    159s] (I)      Total:      24409782     25805         0      300680    24501064    ( 1.21%) 
[05/15 07:03:58    159s] (I)      
[05/15 07:03:58    159s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:03:58    159s] [NR-eGR]                        OverCon            
[05/15 07:03:58    159s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:03:58    159s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:03:58    159s] [NR-eGR] ----------------------------------------------
[05/15 07:03:58    159s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR] ----------------------------------------------
[05/15 07:03:58    159s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:03:58    159s] [NR-eGR] 
[05/15 07:03:58    159s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.33 sec, Curr Mem: 1856.99 MB )
[05/15 07:03:58    160s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:03:58    160s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:03:58    160s] (I)      ============= Track Assignment ============
[05/15 07:03:58    160s] (I)      Started Track Assignment (1T) ( Curr Mem: 1856.99 MB )
[05/15 07:03:58    160s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:03:58    160s] (I)      Run Multi-thread track assignment
[05/15 07:03:59    160s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1875.79 MB )
[05/15 07:03:59    160s] (I)      Started Export ( Curr Mem: 1875.79 MB )
[05/15 07:03:59    160s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:03:59    160s] [NR-eGR] ------------------------------------
[05/15 07:03:59    160s] [NR-eGR]  Metal1   (1H)             0   7620 
[05/15 07:03:59    160s] [NR-eGR]  Metal2   (2V)         12966  10794 
[05/15 07:03:59    160s] [NR-eGR]  Metal3   (3H)         17418   1242 
[05/15 07:03:59    160s] [NR-eGR]  Metal4   (4V)          3434     64 
[05/15 07:03:59    160s] [NR-eGR]  Metal5   (5H)           491      0 
[05/15 07:03:59    160s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:03:59    160s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:03:59    160s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:03:59    160s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:03:59    160s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:03:59    160s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:03:59    160s] [NR-eGR] ------------------------------------
[05/15 07:03:59    160s] [NR-eGR]           Total        34310  19720 
[05/15 07:03:59    160s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:03:59    160s] [NR-eGR] Total half perimeter of net bounding box: 28357um
[05/15 07:03:59    160s] [NR-eGR] Total length: 34310um, number of vias: 19720
[05/15 07:03:59    160s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:03:59    160s] [NR-eGR] Total eGR-routed clock nets wire length: 2825um, number of vias: 1966
[05/15 07:03:59    160s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:03:59    160s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1857.78 MB )
[05/15 07:03:59    160s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 1.23 sec, Curr Mem: 1797.78 MB )
[05/15 07:03:59    160s] (I)      ====================================== Runtime Summary ======================================
[05/15 07:03:59    160s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 07:03:59    160s] (I)      ---------------------------------------------------------------------------------------------
[05/15 07:03:59    160s] (I)       Early Global Route kernel               100.00%  180.91 sec  182.14 sec  1.23 sec  1.13 sec 
[05/15 07:03:59    160s] (I)       +-Import and model                       33.81%  180.92 sec  181.33 sec  0.41 sec  0.38 sec 
[05/15 07:03:59    160s] (I)       | +-Create place DB                       0.85%  180.92 sec  180.93 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       | | +-Import place data                   0.84%  180.92 sec  180.93 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       | | | +-Read instances and placement      0.19%  180.92 sec  180.92 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Read nets                         0.61%  180.92 sec  180.93 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       | +-Create route DB                      28.76%  180.93 sec  181.28 sec  0.35 sec  0.33 sec 
[05/15 07:03:59    160s] (I)       | | +-Import route data (1T)             28.58%  180.93 sec  181.28 sec  0.35 sec  0.33 sec 
[05/15 07:03:59    160s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.26%  180.93 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Read routing blockages          0.00%  180.93 sec  180.93 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Read instance blockages         0.09%  180.93 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Read PG blockages               0.05%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Read clock blockages            0.00%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Read other blockages            0.00%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Read halo blockages             0.00%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Read boundary cut boxes         0.00%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Read blackboxes                   0.00%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Read prerouted                    0.24%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Read unlegalized nets             0.04%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Read nets                         0.12%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Set up via pillars                0.00%  180.94 sec  180.94 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Initialize 3D grid graph          1.88%  180.94 sec  180.97 sec  0.02 sec  0.02 sec 
[05/15 07:03:59    160s] (I)       | | | +-Model blockage capacity          25.59%  180.97 sec  181.28 sec  0.31 sec  0.30 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Initialize 3D capacity         24.16%  180.97 sec  181.27 sec  0.30 sec  0.28 sec 
[05/15 07:03:59    160s] (I)       | +-Read aux data                         0.00%  181.28 sec  181.28 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | +-Others data preparation               0.38%  181.28 sec  181.29 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | +-Create route kernel                   3.72%  181.29 sec  181.33 sec  0.05 sec  0.04 sec 
[05/15 07:03:59    160s] (I)       +-Global Routing                         26.68%  181.33 sec  181.66 sec  0.33 sec  0.29 sec 
[05/15 07:03:59    160s] (I)       | +-Initialization                        0.22%  181.33 sec  181.34 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | +-Net group 1                           4.14%  181.34 sec  181.39 sec  0.05 sec  0.02 sec 
[05/15 07:03:59    160s] (I)       | | +-Generate topology                   0.03%  181.34 sec  181.34 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1a                            0.27%  181.38 sec  181.38 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Pattern routing (1T)              0.25%  181.38 sec  181.38 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1b                            0.27%  181.38 sec  181.38 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1c                            0.00%  181.38 sec  181.38 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1d                            0.00%  181.38 sec  181.38 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1e                            0.14%  181.38 sec  181.38 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Route legalization                0.02%  181.38 sec  181.38 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | | +-Legalize Blockage Violations    0.01%  181.38 sec  181.38 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1l                            0.17%  181.39 sec  181.39 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Layer assignment (1T)             0.16%  181.39 sec  181.39 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | +-Net group 2                          13.56%  181.39 sec  181.55 sec  0.17 sec  0.16 sec 
[05/15 07:03:59    160s] (I)       | | +-Generate topology                   0.20%  181.39 sec  181.39 sec  0.00 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1a                            1.07%  181.43 sec  181.45 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       | | | +-Pattern routing (1T)              0.68%  181.43 sec  181.44 sec  0.01 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Add via demand to 2D              0.33%  181.44 sec  181.45 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1b                            0.35%  181.45 sec  181.45 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1c                            0.00%  181.45 sec  181.45 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1d                            0.00%  181.45 sec  181.45 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1e                            0.47%  181.45 sec  181.46 sec  0.01 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | | +-Route legalization                0.00%  181.45 sec  181.45 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | | +-Phase 1l                            7.86%  181.46 sec  181.55 sec  0.10 sec  0.09 sec 
[05/15 07:03:59    160s] (I)       | | | +-Layer assignment (1T)             2.54%  181.52 sec  181.55 sec  0.03 sec  0.03 sec 
[05/15 07:03:59    160s] (I)       | +-Clean cong LA                         0.00%  181.55 sec  181.55 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       +-Export 3D cong map                     10.41%  181.66 sec  181.79 sec  0.13 sec  0.12 sec 
[05/15 07:03:59    160s] (I)       | +-Export 2D cong map                    1.17%  181.77 sec  181.79 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       +-Extract Global 3D Wires                 0.05%  181.79 sec  181.79 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       +-Track Assignment (1T)                  20.68%  181.79 sec  182.04 sec  0.25 sec  0.25 sec 
[05/15 07:03:59    160s] (I)       | +-Initialization                        0.01%  181.79 sec  181.79 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | +-Track Assignment Kernel              20.54%  181.79 sec  182.04 sec  0.25 sec  0.25 sec 
[05/15 07:03:59    160s] (I)       | +-Free Memory                           0.00%  182.04 sec  182.04 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       +-Export                                  6.44%  182.04 sec  182.12 sec  0.08 sec  0.07 sec 
[05/15 07:03:59    160s] (I)       | +-Export DB wires                       1.11%  182.05 sec  182.06 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       | | +-Export all nets                     0.82%  182.05 sec  182.06 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       | | +-Set wire vias                       0.20%  182.06 sec  182.06 sec  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | +-Report wirelength                     1.21%  182.06 sec  182.07 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)       | +-Update net boxes                      0.41%  182.07 sec  182.08 sec  0.01 sec  0.00 sec 
[05/15 07:03:59    160s] (I)       | +-Update timing                         3.41%  182.08 sec  182.12 sec  0.04 sec  0.05 sec 
[05/15 07:03:59    160s] (I)       +-Postprocess design                      1.12%  182.12 sec  182.14 sec  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)      ===================== Summary by functions =====================
[05/15 07:03:59    160s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:03:59    160s] (I)      ----------------------------------------------------------------
[05/15 07:03:59    160s] (I)        0  Early Global Route kernel      100.00%  1.23 sec  1.13 sec 
[05/15 07:03:59    160s] (I)        1  Import and model                33.81%  0.41 sec  0.38 sec 
[05/15 07:03:59    160s] (I)        1  Global Routing                  26.68%  0.33 sec  0.29 sec 
[05/15 07:03:59    160s] (I)        1  Track Assignment (1T)           20.68%  0.25 sec  0.25 sec 
[05/15 07:03:59    160s] (I)        1  Export 3D cong map              10.41%  0.13 sec  0.12 sec 
[05/15 07:03:59    160s] (I)        1  Export                           6.44%  0.08 sec  0.07 sec 
[05/15 07:03:59    160s] (I)        1  Postprocess design               1.12%  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        1  Extract Global 3D Wires          0.05%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        2  Create route DB                 28.76%  0.35 sec  0.33 sec 
[05/15 07:03:59    160s] (I)        2  Track Assignment Kernel         20.54%  0.25 sec  0.25 sec 
[05/15 07:03:59    160s] (I)        2  Net group 2                     13.56%  0.17 sec  0.16 sec 
[05/15 07:03:59    160s] (I)        2  Net group 1                      4.14%  0.05 sec  0.02 sec 
[05/15 07:03:59    160s] (I)        2  Create route kernel              3.72%  0.05 sec  0.04 sec 
[05/15 07:03:59    160s] (I)        2  Update timing                    3.41%  0.04 sec  0.05 sec 
[05/15 07:03:59    160s] (I)        2  Report wirelength                1.21%  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        2  Export 2D cong map               1.17%  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        2  Export DB wires                  1.11%  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        2  Create place DB                  0.85%  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        2  Update net boxes                 0.41%  0.01 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        2  Others data preparation          0.38%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        2  Initialization                   0.24%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        3  Import route data (1T)          28.58%  0.35 sec  0.33 sec 
[05/15 07:03:59    160s] (I)        3  Phase 1l                         8.04%  0.10 sec  0.09 sec 
[05/15 07:03:59    160s] (I)        3  Phase 1a                         1.35%  0.02 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        3  Import place data                0.84%  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        3  Export all nets                  0.82%  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        3  Phase 1b                         0.62%  0.01 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        3  Phase 1e                         0.61%  0.01 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        3  Generate topology                0.23%  0.00 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        3  Set wire vias                    0.20%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Model blockage capacity         25.59%  0.31 sec  0.30 sec 
[05/15 07:03:59    160s] (I)        4  Layer assignment (1T)            2.70%  0.03 sec  0.03 sec 
[05/15 07:03:59    160s] (I)        4  Initialize 3D grid graph         1.88%  0.02 sec  0.02 sec 
[05/15 07:03:59    160s] (I)        4  Pattern routing (1T)             0.93%  0.01 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Read nets                        0.72%  0.01 sec  0.01 sec 
[05/15 07:03:59    160s] (I)        4  Add via demand to 2D             0.33%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Read blockages ( Layer 2-11 )    0.26%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Read prerouted                   0.24%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Read instances and placement     0.19%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Read unlegalized nets            0.04%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        5  Initialize 3D capacity          24.16%  0.30 sec  0.28 sec 
[05/15 07:03:59    160s] (I)        5  Read instance blockages          0.09%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        5  Read PG blockages                0.05%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:03:59    160s] GigaOpt: Cleaning up extraction
[05/15 07:03:59    160s] Extraction called for design 'mcs4_pad_frame' of instances=1981 and nets=2006 using extraction engine 'preRoute' .
[05/15 07:03:59    160s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:03:59    160s] RC Extraction called in multi-corner(2) mode.
[05/15 07:03:59    160s] RCMode: PreRoute
[05/15 07:03:59    160s]       RC Corner Indexes            0       1   
[05/15 07:03:59    160s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:03:59    160s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:03:59    160s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:03:59    160s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:03:59    160s] Shrink Factor                : 1.00000
[05/15 07:03:59    160s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:03:59    160s] Using Quantus QRC technology file ...
[05/15 07:03:59    160s] 
[05/15 07:03:59    160s] Trim Metal Layers:
[05/15 07:03:59    160s] LayerId::1 widthSet size::1
[05/15 07:03:59    160s] LayerId::2 widthSet size::1
[05/15 07:03:59    160s] LayerId::3 widthSet size::1
[05/15 07:03:59    160s] LayerId::4 widthSet size::1
[05/15 07:03:59    160s] LayerId::5 widthSet size::1
[05/15 07:03:59    160s] LayerId::6 widthSet size::1
[05/15 07:03:59    160s] LayerId::7 widthSet size::1
[05/15 07:03:59    160s] LayerId::8 widthSet size::1
[05/15 07:03:59    160s] LayerId::9 widthSet size::1
[05/15 07:03:59    160s] LayerId::10 widthSet size::1
[05/15 07:03:59    160s] LayerId::11 widthSet size::1
[05/15 07:03:59    160s] Updating RC grid for preRoute extraction ...
[05/15 07:03:59    160s] eee: pegSigSF::1.070000
[05/15 07:03:59    160s] Initializing multi-corner resistance tables ...
[05/15 07:03:59    160s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:03:59    160s] eee: l::2 avDens::0.034345 usedTrk::1277.388300 availTrk::37192.500000 sigTrk::1277.388300
[05/15 07:03:59    160s] eee: l::3 avDens::0.033182 usedTrk::1230.403214 availTrk::37080.000000 sigTrk::1230.403214
[05/15 07:03:59    160s] eee: l::4 avDens::0.014798 usedTrk::535.181870 availTrk::36166.500000 sigTrk::535.181870
[05/15 07:03:59    160s] eee: l::5 avDens::0.011967 usedTrk::202.477486 availTrk::16920.000000 sigTrk::202.477486
[05/15 07:03:59    160s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:03:59    160s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:59    160s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:59    160s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:59    160s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:59    160s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:03:59    160s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:03:59    160s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.057632 ; aWlH: 0.000000 ; Pmax: 0.806100 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:03:59    160s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1790.781M)
[05/15 07:03:59    160s] GigaOpt: Cleaning up delay & timing
[05/15 07:03:59    160s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:03:59    160s] #################################################################################
[05/15 07:03:59    160s] # Design Stage: PreRoute
[05/15 07:03:59    160s] # Design Name: mcs4_pad_frame
[05/15 07:03:59    160s] # Design Mode: 45nm
[05/15 07:03:59    160s] # Analysis Mode: MMMC OCV 
[05/15 07:03:59    160s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:03:59    160s] # Signoff Settings: SI Off 
[05/15 07:03:59    160s] #################################################################################
[05/15 07:03:59    160s] Calculate early delays in OCV mode...
[05/15 07:03:59    160s] Calculate late delays in OCV mode...
[05/15 07:03:59    160s] Calculate early delays in OCV mode...
[05/15 07:03:59    160s] Calculate late delays in OCV mode...
[05/15 07:03:59    160s] Topological Sorting (REAL = 0:00:00.0, MEM = 1799.1M, InitMEM = 1799.1M)
[05/15 07:03:59    160s] Start delay calculation (fullDC) (1 T). (MEM=1799.07)
[05/15 07:03:59    160s] End AAE Lib Interpolated Model. (MEM=1819.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:00    161s] Total number of fetched objects 1984
[05/15 07:04:00    161s] Total number of fetched objects 1984
[05/15 07:04:00    161s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:00    161s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:04:00    161s] End delay calculation. (MEM=1838.03 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:04:00    161s] End delay calculation (fullDC). (MEM=1838.03 CPU=0:00:01.0 REAL=0:00:01.0)
[05/15 07:04:00    161s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1838.0M) ***
[05/15 07:04:00    161s] Begin: GigaOpt DRV Optimization (small scale fixing)
[05/15 07:04:00    161s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -numThreads 1 -max_fanout -postCTS -maxLocalDensity 0.98 -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[05/15 07:04:00    161s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:02:41.9/0:04:58.2 (0.5), mem = 1838.0M
[05/15 07:04:00    161s] Info: 21 io nets excluded
[05/15 07:04:00    161s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:00    161s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:04:00    161s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.12
[05/15 07:04:00    161s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:00    161s] ### Creating PhyDesignMc. totSessionCpu=0:02:42 mem=1838.0M
[05/15 07:04:00    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:1838.0M, EPOCH TIME: 1747307040.982411
[05/15 07:04:00    161s] z: 2, totalTracks: 1
[05/15 07:04:00    161s] z: 4, totalTracks: 1
[05/15 07:04:00    161s] z: 6, totalTracks: 1
[05/15 07:04:00    161s] z: 8, totalTracks: 1
[05/15 07:04:00    161s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:00    161s] All LLGs are deleted
[05/15 07:04:00    161s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1838.0M, EPOCH TIME: 1747307040.987275
[05/15 07:04:00    161s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1838.0M, EPOCH TIME: 1747307040.987778
[05/15 07:04:00    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1838.0M, EPOCH TIME: 1747307040.988358
[05/15 07:04:00    161s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1838.0M, EPOCH TIME: 1747307040.989766
[05/15 07:04:00    161s] Core basic site is CoreSite
[05/15 07:04:01    161s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1838.0M, EPOCH TIME: 1747307041.015543
[05/15 07:04:01    161s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1838.0M, EPOCH TIME: 1747307041.026391
[05/15 07:04:01    161s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:04:01    161s] SiteArray: use 1,548,288 bytes
[05/15 07:04:01    161s] SiteArray: current memory after site array memory allocation 1838.0M
[05/15 07:04:01    161s] SiteArray: FP blocked sites are writable
[05/15 07:04:01    161s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:04:01    161s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1838.0M, EPOCH TIME: 1747307041.058357
[05/15 07:04:01    162s] Process 43280 wires and vias for routing blockage and capacity analysis
[05/15 07:04:01    162s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.027, MEM:1838.0M, EPOCH TIME: 1747307041.085600
[05/15 07:04:01    162s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.102, MEM:1838.0M, EPOCH TIME: 1747307041.091421
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:01    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.109, MEM:1838.0M, EPOCH TIME: 1747307041.097204
[05/15 07:04:01    162s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1838.0M, EPOCH TIME: 1747307041.099310
[05/15 07:04:01    162s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1838.0M, EPOCH TIME: 1747307041.099472
[05/15 07:04:01    162s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1838.0MB).
[05/15 07:04:01    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.120, MEM:1838.0M, EPOCH TIME: 1747307041.102785
[05/15 07:04:01    162s] TotalInstCnt at PhyDesignMc Initialization: 1,951
[05/15 07:04:01    162s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:42 mem=1838.0M
[05/15 07:04:01    162s] ### Creating RouteCongInterface, started
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] #optDebug: {0, 1.000}
[05/15 07:04:01    162s] ### Creating RouteCongInterface, finished
[05/15 07:04:01    162s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:04:01    162s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1872.4M, EPOCH TIME: 1747307041.508898
[05/15 07:04:01    162s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1872.4M, EPOCH TIME: 1747307041.509159
[05/15 07:04:01    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:04:01    162s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 07:04:01    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:04:01    162s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 07:04:01    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:04:01    162s] Info: violation cost 29.226339 (cap = 0.000000, tran = 29.226339, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:04:01    162s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    41.02|     0.00|       0|       0|       0|  5.90%|          |         |
[05/15 07:04:01    162s] Info: violation cost 29.226339 (cap = 0.000000, tran = 29.226339, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:04:01    162s] |     3|     8|    -4.07|     2|     4|    -2.19|     0|     0|     0|     0|    41.02|     0.00|       0|       0|       0|  5.90%| 0:00:00.0|  1907.5M|
[05/15 07:04:01    162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] ###############################################################################
[05/15 07:04:01    162s] #
[05/15 07:04:01    162s] #  Large fanout net report:  
[05/15 07:04:01    162s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 07:04:01    162s] #     - current density: 5.90
[05/15 07:04:01    162s] #
[05/15 07:04:01    162s] #  List of high fanout nets:
[05/15 07:04:01    162s] #
[05/15 07:04:01    162s] ###############################################################################
[05/15 07:04:01    162s] Bottom Preferred Layer:
[05/15 07:04:01    162s] +---------------+------------+----------+
[05/15 07:04:01    162s] |     Layer     |    CLK     |   Rule   |
[05/15 07:04:01    162s] +---------------+------------+----------+
[05/15 07:04:01    162s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:04:01    162s] +---------------+------------+----------+
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] =======================================================================
[05/15 07:04:01    162s]                 Reasons for remaining drv violations
[05/15 07:04:01    162s] =======================================================================
[05/15 07:04:01    162s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] MultiBuffering failure reasons
[05/15 07:04:01    162s] ------------------------------------------------
[05/15 07:04:01    162s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 07:04:01    162s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1907.5M) ***
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] Total-nets :: 1974, Stn-nets :: 21, ratio :: 1.06383 %, Total-len 34309.8, Stn-len 0
[05/15 07:04:01    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1888.4M, EPOCH TIME: 1747307041.671743
[05/15 07:04:01    162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.012, MEM:1824.4M, EPOCH TIME: 1747307041.684212
[05/15 07:04:01    162s] TotalInstCnt at PhyDesignMc Destruction: 1,951
[05/15 07:04:01    162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.12
[05/15 07:04:01    162s] *** DrvOpt #7 [finish] : cpu/real = 0:00:00.6/0:00:00.7 (0.9), totSession cpu/real = 0:02:42.6/0:04:58.9 (0.5), mem = 1824.4M
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] =============================================================================================
[05/15 07:04:01    162s]  Step TAT Report for DrvOpt #7                                                  21.12-s106_1
[05/15 07:04:01    162s] =============================================================================================
[05/15 07:04:01    162s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:01    162s] ---------------------------------------------------------------------------------------------
[05/15 07:04:01    162s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:04:01    162s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:01    162s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  22.0 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 07:04:01    162s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:01    162s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:01    162s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[05/15 07:04:01    162s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:01    162s] [ OptEval                ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:04:01    162s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:01    162s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 07:04:01    162s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:01    162s] [ MISC                   ]          0:00:00.4  (  50.8 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 07:04:01    162s] ---------------------------------------------------------------------------------------------
[05/15 07:04:01    162s]  DrvOpt #7 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.6    0.9
[05/15 07:04:01    162s] ---------------------------------------------------------------------------------------------
[05/15 07:04:01    162s] 
[05/15 07:04:01    162s] End: GigaOpt DRV Optimization (small scale fixing)
[05/15 07:04:01    162s] GigaOpt: Cleaning up delay & timing
[05/15 07:04:01    162s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/15 07:04:01    162s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1824.4M, EPOCH TIME: 1747307041.697693
[05/15 07:04:01    162s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.063, MEM:1824.4M, EPOCH TIME: 1747307041.761176
[05/15 07:04:01    162s] 
------------------------------------------------------------------
     Summary (cpu=0.12min real=0.13min mem=1824.4M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.017  | 46.110  | 41.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:04:01    162s] Density: 5.901%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1556.1M, totSessionCpu=0:02:43 **
[05/15 07:04:01    162s] Reported timing to dir ./timingReports
[05/15 07:04:01    162s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1556.1M, totSessionCpu=0:02:43 **
[05/15 07:04:01    162s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1824.5M, EPOCH TIME: 1747307041.944468
[05/15 07:04:02    162s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:1824.5M, EPOCH TIME: 1747307042.004195
[05/15 07:04:04    163s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.017  | 46.110  | 41.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.901%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1556.3M, totSessionCpu=0:02:43 **
[05/15 07:04:04    163s] 
[05/15 07:04:04    163s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:04:04    163s] Deleting Lib Analyzer.
[05/15 07:04:04    163s] 
[05/15 07:04:04    163s] TimeStamp Deleting Cell Server End ...
[05/15 07:04:04    163s] *** Finished optDesign ***
[05/15 07:04:04    163s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:04:04    163s] Info: Destroy the CCOpt slew target map.
[05/15 07:04:04    163s] clean pInstBBox. size 0
[05/15 07:04:04    163s] All LLGs are deleted
[05/15 07:04:04    163s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1824.7M, EPOCH TIME: 1747307044.336144
[05/15 07:04:04    163s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1824.7M, EPOCH TIME: 1747307044.336331
[05/15 07:04:04    163s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:04:04    163s] *** optDesign #1 [finish] : cpu/real = 0:00:11.4/0:00:14.0 (0.8), totSession cpu/real = 0:02:43.6/0:05:01.6 (0.5), mem = 1824.7M
[05/15 07:04:04    163s] 
[05/15 07:04:04    163s] =============================================================================================
[05/15 07:04:04    163s]  Final TAT Report for optDesign #1                                              21.12-s106_1
[05/15 07:04:04    163s] =============================================================================================
[05/15 07:04:04    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:04    163s] ---------------------------------------------------------------------------------------------
[05/15 07:04:04    163s] [ InitOpt                ]      1   0:00:01.7  (  12.0 % )     0:00:03.2 /  0:00:03.0    0.9
[05/15 07:04:04    163s] [ DrvOpt                 ]      4   0:00:04.6  (  32.5 % )     0:00:04.9 /  0:00:04.6    0.9
[05/15 07:04:04    163s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:04    163s] [ OptSummaryReport       ]      3   0:00:00.3  (   1.9 % )     0:00:03.9 /  0:00:02.3    0.6
[05/15 07:04:04    163s] [ DrvReport              ]      3   0:00:01.7  (  12.5 % )     0:00:01.7 /  0:00:00.3    0.2
[05/15 07:04:04    163s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:04    163s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:04    163s] [ RefinePlace            ]      1   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 07:04:04    163s] [ EarlyGlobalRoute       ]      1   0:00:01.2  (   8.8 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 07:04:04    163s] [ ExtractRC              ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.2    0.6
[05/15 07:04:04    163s] [ TimingUpdate           ]      5   0:00:00.3  (   2.2 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 07:04:04    163s] [ FullDelayCalc          ]      2   0:00:02.1  (  15.1 % )     0:00:02.1 /  0:00:02.0    0.9
[05/15 07:04:04    163s] [ TimingReport           ]      3   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 07:04:04    163s] [ GenerateReports        ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:04    163s] [ MISC                   ]          0:00:00.8  (   5.4 % )     0:00:00.8 /  0:00:00.5    0.7
[05/15 07:04:04    163s] ---------------------------------------------------------------------------------------------
[05/15 07:04:04    163s]  optDesign #1 TOTAL                 0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:11.4    0.8
[05/15 07:04:04    163s] ---------------------------------------------------------------------------------------------
[05/15 07:04:04    163s] 
[05/15 07:04:04    163s] <CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
[05/15 07:04:04    163s] *** timeDesign #5 [begin] : totSession cpu/real = 0:02:43.6/0:05:01.6 (0.5), mem = 1824.7M
[05/15 07:04:04    163s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1721.7M, EPOCH TIME: 1747307044.373642
[05/15 07:04:04    163s] All LLGs are deleted
[05/15 07:04:04    163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1721.7M, EPOCH TIME: 1747307044.373762
[05/15 07:04:04    163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1721.7M, EPOCH TIME: 1747307044.373830
[05/15 07:04:04    163s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1721.7M, EPOCH TIME: 1747307044.373933
[05/15 07:04:04    163s] Start to check current routing status for nets...
[05/15 07:04:04    163s] All nets are already routed correctly.
[05/15 07:04:04    163s] End to check current routing status for nets (mem=1721.7M)
[05/15 07:04:04    163s] Effort level <high> specified for reg2reg path_group
[05/15 07:04:04    163s] All LLGs are deleted
[05/15 07:04:04    163s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1723.7M, EPOCH TIME: 1747307044.486258
[05/15 07:04:04    163s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1723.7M, EPOCH TIME: 1747307044.488962
[05/15 07:04:04    163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1723.7M, EPOCH TIME: 1747307044.492900
[05/15 07:04:04    163s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1723.7M, EPOCH TIME: 1747307044.495104
[05/15 07:04:04    163s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1723.7M, EPOCH TIME: 1747307044.530540
[05/15 07:04:04    163s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1723.7M, EPOCH TIME: 1747307044.531340
[05/15 07:04:04    163s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1723.7M, EPOCH TIME: 1747307044.540918
[05/15 07:04:04    163s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1723.7M, EPOCH TIME: 1747307044.542579
[05/15 07:04:04    163s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1723.7M, EPOCH TIME: 1747307044.546517
[05/15 07:04:04    163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.057, MEM:1723.7M, EPOCH TIME: 1747307044.550352
[05/15 07:04:04    163s] All LLGs are deleted
[05/15 07:04:04    163s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1723.7M, EPOCH TIME: 1747307044.558994
[05/15 07:04:04    163s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1723.7M, EPOCH TIME: 1747307044.559661
[05/15 07:04:06    164s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.017  | 46.110  | 41.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:04:06    164s] Density: 5.901%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:04:06    164s] Total CPU time: 0.96 sec
[05/15 07:04:06    164s] Total Real time: 2.0 sec
[05/15 07:04:06    164s] Total Memory Usage: 1720.867188 Mbytes
[05/15 07:04:06    164s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:04:06    164s] *** timeDesign #5 [finish] : cpu/real = 0:00:01.0/0:00:02.6 (0.4), totSession cpu/real = 0:02:44.5/0:05:04.2 (0.5), mem = 1720.9M
[05/15 07:04:06    164s] 
[05/15 07:04:06    164s] =============================================================================================
[05/15 07:04:06    164s]  Final TAT Report for timeDesign #5                                             21.12-s106_1
[05/15 07:04:06    164s] =============================================================================================
[05/15 07:04:06    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:06    164s] ---------------------------------------------------------------------------------------------
[05/15 07:04:06    164s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:06    164s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.0 % )     0:00:02.4 /  0:00:00.8    0.3
[05/15 07:04:06    164s] [ DrvReport              ]      1   0:00:01.6  (  62.6 % )     0:00:01.6 /  0:00:00.1    0.1
[05/15 07:04:06    164s] [ TimingUpdate           ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:06    164s] [ TimingReport           ]      1   0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:04:06    164s] [ GenerateReports        ]      1   0:00:00.3  (  12.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:06    164s] [ MISC                   ]          0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 07:04:06    164s] ---------------------------------------------------------------------------------------------
[05/15 07:04:06    164s]  timeDesign #5 TOTAL                0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:01.0    0.4
[05/15 07:04:06    164s] ---------------------------------------------------------------------------------------------
[05/15 07:04:06    164s] 
[05/15 07:04:06    164s] <CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
[05/15 07:04:06    164s] *** timeDesign #6 [begin] : totSession cpu/real = 0:02:44.6/0:05:04.2 (0.5), mem = 1720.9M
[05/15 07:04:07    164s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1686.9M, EPOCH TIME: 1747307047.043519
[05/15 07:04:07    164s] All LLGs are deleted
[05/15 07:04:07    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1686.9M, EPOCH TIME: 1747307047.043684
[05/15 07:04:07    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1686.9M, EPOCH TIME: 1747307047.043778
[05/15 07:04:07    164s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1686.9M, EPOCH TIME: 1747307047.044014
[05/15 07:04:07    164s] Start to check current routing status for nets...
[05/15 07:04:07    164s] All nets are already routed correctly.
[05/15 07:04:07    164s] End to check current routing status for nets (mem=1686.9M)
[05/15 07:04:07    164s] Effort level <high> specified for reg2reg path_group
[05/15 07:04:07    164s] All LLGs are deleted
[05/15 07:04:07    164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1699.2M, EPOCH TIME: 1747307047.251503
[05/15 07:04:07    164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1699.2M, EPOCH TIME: 1747307047.252010
[05/15 07:04:07    164s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1699.2M, EPOCH TIME: 1747307047.255174
[05/15 07:04:07    164s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1699.2M, EPOCH TIME: 1747307047.256690
[05/15 07:04:07    164s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1699.2M, EPOCH TIME: 1747307047.282730
[05/15 07:04:07    164s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1699.2M, EPOCH TIME: 1747307047.283496
[05/15 07:04:07    164s] Fast DP-INIT is on for default
[05/15 07:04:07    164s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1699.2M, EPOCH TIME: 1747307047.293185
[05/15 07:04:07    164s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1699.2M, EPOCH TIME: 1747307047.295106
[05/15 07:04:07    164s] All LLGs are deleted
[05/15 07:04:07    164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1699.2M, EPOCH TIME: 1747307047.302047
[05/15 07:04:07    164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1699.2M, EPOCH TIME: 1747307047.305314
[05/15 07:04:07    164s] Starting delay calculation for Hold views
[05/15 07:04:07    164s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:04:07    164s] #################################################################################
[05/15 07:04:07    164s] # Design Stage: PreRoute
[05/15 07:04:07    164s] # Design Name: mcs4_pad_frame
[05/15 07:04:07    164s] # Design Mode: 45nm
[05/15 07:04:07    164s] # Analysis Mode: MMMC OCV 
[05/15 07:04:07    164s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:04:07    164s] # Signoff Settings: SI Off 
[05/15 07:04:07    164s] #################################################################################
[05/15 07:04:07    164s] Calculate late delays in OCV mode...
[05/15 07:04:07    164s] Calculate early delays in OCV mode...
[05/15 07:04:07    164s] Calculate late delays in OCV mode...
[05/15 07:04:07    164s] Calculate early delays in OCV mode...
[05/15 07:04:07    164s] Topological Sorting (REAL = 0:00:00.0, MEM = 1697.2M, InitMEM = 1697.2M)
[05/15 07:04:07    164s] Start delay calculation (fullDC) (1 T). (MEM=1697.16)
[05/15 07:04:07    164s] End AAE Lib Interpolated Model. (MEM=1717.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:07    165s] Total number of fetched objects 1984
[05/15 07:04:08    165s] Total number of fetched objects 1984
[05/15 07:04:08    165s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:08    165s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:04:08    165s] End delay calculation. (MEM=1738.11 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:04:08    165s] End delay calculation (fullDC). (MEM=1738.11 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 07:04:08    165s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1738.1M) ***
[05/15 07:04:08    165s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:46 mem=1738.1M)
[05/15 07:04:08    166s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  1.188  |
|           TNS (ns):|-345.644 |-345.644 |  0.000  |
|    Violating Paths:|  1764   |  1764   |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:04:08    166s] Density: 5.901%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:04:08    166s] Total CPU time: 1.84 sec
[05/15 07:04:08    166s] Total Real time: 2.0 sec
[05/15 07:04:08    166s] Total Memory Usage: 1657.097656 Mbytes
[05/15 07:04:08    166s] *** timeDesign #6 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:02:46.4/0:05:06.2 (0.5), mem = 1657.1M
[05/15 07:04:08    166s] 
[05/15 07:04:08    166s] =============================================================================================
[05/15 07:04:08    166s]  Final TAT Report for timeDesign #6                                             21.12-s106_1
[05/15 07:04:08    166s] =============================================================================================
[05/15 07:04:08    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:08    166s] ---------------------------------------------------------------------------------------------
[05/15 07:04:08    166s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:08    166s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.8 % )     0:00:01.6 /  0:00:01.5    1.0
[05/15 07:04:08    166s] [ TimingUpdate           ]      1   0:00:00.1  (   5.6 % )     0:00:01.1 /  0:00:01.1    1.0
[05/15 07:04:08    166s] [ FullDelayCalc          ]      1   0:00:01.0  (  49.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 07:04:08    166s] [ TimingReport           ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:08    166s] [ GenerateReports        ]      1   0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:08    166s] [ MISC                   ]          0:00:00.4  (  21.0 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 07:04:08    166s] ---------------------------------------------------------------------------------------------
[05/15 07:04:08    166s]  timeDesign #6 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.8    0.9
[05/15 07:04:08    166s] ---------------------------------------------------------------------------------------------
[05/15 07:04:08    166s] 
[05/15 07:04:08    166s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:04:13    166s] <CMD> setOptMode -addInstancePrefix postCTSsetup
[05/15 07:04:13    166s] <CMD> optDesign -postCTS
[05/15 07:04:13    166s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1393.3M, totSessionCpu=0:02:47 **
[05/15 07:04:13    166s] Info: 1 threads available for lower-level modules during optimization.
[05/15 07:04:13    166s] GigaOpt running with 1 threads.
[05/15 07:04:13    166s] **INFO: User settings:
[05/15 07:04:13    166s] setDesignMode -process                              45
[05/15 07:04:13    166s] setExtractRCMode -coupling_c_th                     0.1
[05/15 07:04:13    166s] setExtractRCMode -engine                            preRoute
[05/15 07:04:13    166s] setExtractRCMode -relative_c_th                     1
[05/15 07:04:13    166s] setExtractRCMode -total_c_th                        0
[05/15 07:04:13    166s] setUsefulSkewMode -ecoRoute                         false
[05/15 07:04:13    166s] setDelayCalMode -enable_high_fanout                 true
[05/15 07:04:13    166s] setDelayCalMode -engine                             aae
[05/15 07:04:13    166s] setDelayCalMode -ignoreNetLoad                      false
[05/15 07:04:13    166s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 07:04:13    166s] setOptMode -addInstancePrefix                       postCTSsetup
[05/15 07:04:13    166s] setOptMode -drcMargin                               0
[05/15 07:04:13    166s] setOptMode -fixDrc                                  true
[05/15 07:04:13    166s] setOptMode -fixFanoutLoad                           true
[05/15 07:04:13    166s] setOptMode -preserveAllSequential                   false
[05/15 07:04:13    166s] setOptMode -setupTargetSlack                        0
[05/15 07:04:13    166s] setPlaceMode -honorSoftBlockage                     true
[05/15 07:04:13    166s] setPlaceMode -place_design_floorplan_mode           false
[05/15 07:04:13    166s] setPlaceMode -place_detail_check_route              true
[05/15 07:04:13    166s] setPlaceMode -place_detail_preserve_routing         true
[05/15 07:04:13    166s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 07:04:13    166s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 07:04:13    166s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 07:04:13    166s] setPlaceMode -place_global_cong_effort              high
[05/15 07:04:13    166s] setPlaceMode -place_global_ignore_scan              true
[05/15 07:04:13    166s] setPlaceMode -place_global_ignore_spare             false
[05/15 07:04:13    166s] setPlaceMode -place_global_module_aware_spare       false
[05/15 07:04:13    166s] setPlaceMode -place_global_place_io_pins            true
[05/15 07:04:13    166s] setPlaceMode -place_global_reorder_scan             true
[05/15 07:04:13    166s] setPlaceMode -powerDriven                           false
[05/15 07:04:13    166s] setPlaceMode -timingDriven                          true
[05/15 07:04:13    166s] setAnalysisMode -analysisType                       onChipVariation
[05/15 07:04:13    166s] setAnalysisMode -checkType                          setup
[05/15 07:04:13    166s] setAnalysisMode -clkSrcPath                         true
[05/15 07:04:13    166s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 07:04:13    166s] setAnalysisMode -skew                               true
[05/15 07:04:13    166s] setAnalysisMode -virtualIPO                         false
[05/15 07:04:13    166s] 
[05/15 07:04:13    166s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 07:04:13    166s] 
[05/15 07:04:13    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:04:13    166s] Summary for sequential cells identification: 
[05/15 07:04:13    166s]   Identified SBFF number: 104
[05/15 07:04:13    166s]   Identified MBFF number: 16
[05/15 07:04:13    166s]   Identified SB Latch number: 0
[05/15 07:04:13    166s]   Identified MB Latch number: 0
[05/15 07:04:13    166s]   Not identified SBFF number: 16
[05/15 07:04:13    166s]   Not identified MBFF number: 0
[05/15 07:04:13    166s]   Not identified SB Latch number: 0
[05/15 07:04:13    166s]   Not identified MB Latch number: 0
[05/15 07:04:13    166s]   Number of sequential cells which are not FFs: 32
[05/15 07:04:13    166s]  Visiting view : AnalysisView_WC
[05/15 07:04:13    166s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:13    166s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:13    166s]  Visiting view : AnalysisView_BC
[05/15 07:04:13    166s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:13    166s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:13    166s]  Visiting view : AnalysisView_WC
[05/15 07:04:13    166s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:13    166s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:13    166s]  Visiting view : AnalysisView_BC
[05/15 07:04:13    166s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:13    166s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:13    166s] TLC MultiMap info (StdDelay):
[05/15 07:04:13    166s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:04:13    166s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:04:13    166s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:04:13    166s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:04:13    166s]  Setting StdDelay to: 38ps
[05/15 07:04:13    166s] 
[05/15 07:04:13    166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:04:13    166s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 07:04:13    166s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:46.9/0:05:10.7 (0.5), mem = 1671.4M
[05/15 07:04:13    166s] *** InitOpt #3 [begin] : totSession cpu/real = 0:02:46.9/0:05:10.7 (0.5), mem = 1671.4M
[05/15 07:04:13    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1671.4M, EPOCH TIME: 1747307053.420191
[05/15 07:04:13    166s] z: 2, totalTracks: 1
[05/15 07:04:13    166s] z: 4, totalTracks: 1
[05/15 07:04:13    166s] z: 6, totalTracks: 1
[05/15 07:04:13    166s] z: 8, totalTracks: 1
[05/15 07:04:13    166s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:13    166s] All LLGs are deleted
[05/15 07:04:13    166s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1671.4M, EPOCH TIME: 1747307053.426019
[05/15 07:04:13    166s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1671.4M, EPOCH TIME: 1747307053.426603
[05/15 07:04:13    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1671.4M, EPOCH TIME: 1747307053.427228
[05/15 07:04:13    166s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1671.4M, EPOCH TIME: 1747307053.433111
[05/15 07:04:13    166s] Core basic site is CoreSite
[05/15 07:04:13    166s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1671.4M, EPOCH TIME: 1747307053.460570
[05/15 07:04:13    166s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.013, MEM:1671.4M, EPOCH TIME: 1747307053.473741
[05/15 07:04:13    166s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:04:13    166s] SiteArray: use 1,548,288 bytes
[05/15 07:04:13    166s] SiteArray: current memory after site array memory allocation 1671.4M
[05/15 07:04:13    166s] SiteArray: FP blocked sites are writable
[05/15 07:04:13    166s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:04:13    166s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1671.4M, EPOCH TIME: 1747307053.486673
[05/15 07:04:13    167s] Process 43280 wires and vias for routing blockage and capacity analysis
[05/15 07:04:13    167s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.020, MEM:1671.4M, EPOCH TIME: 1747307053.507151
[05/15 07:04:13    167s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.080, MEM:1671.4M, EPOCH TIME: 1747307053.512742
[05/15 07:04:13    167s] 
[05/15 07:04:13    167s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:13    167s] OPERPROF:     Starting CMU at level 3, MEM:1671.4M, EPOCH TIME: 1747307053.520056
[05/15 07:04:13    167s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1671.4M, EPOCH TIME: 1747307053.521582
[05/15 07:04:13    167s] 
[05/15 07:04:13    167s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:04:13    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.098, MEM:1671.4M, EPOCH TIME: 1747307053.525104
[05/15 07:04:13    167s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1671.4M, EPOCH TIME: 1747307053.525220
[05/15 07:04:13    167s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1671.4M, EPOCH TIME: 1747307053.525290
[05/15 07:04:13    167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1671.4MB).
[05/15 07:04:13    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.114, MEM:1671.4M, EPOCH TIME: 1747307053.534359
[05/15 07:04:13    167s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1671.4M, EPOCH TIME: 1747307053.534674
[05/15 07:04:13    167s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1667.4M, EPOCH TIME: 1747307053.543422
[05/15 07:04:13    167s] 
[05/15 07:04:13    167s] Creating Lib Analyzer ...
[05/15 07:04:13    167s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:04:13    167s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:04:13    167s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:04:13    167s] 
[05/15 07:04:13    167s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:14    168s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:48 mem=1691.5M
[05/15 07:04:14    168s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:48 mem=1691.5M
[05/15 07:04:14    168s] Creating Lib Analyzer, finished. 
[05/15 07:04:14    168s] Effort level <high> specified for reg2reg path_group
[05/15 07:04:14    168s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1425.2M, totSessionCpu=0:02:48 **
[05/15 07:04:14    168s] *** optDesign -postCTS ***
[05/15 07:04:14    168s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 07:04:14    168s] Hold Target Slack: user slack 0
[05/15 07:04:14    168s] Setup Target Slack: user slack 0; extra slack 0.0
[05/15 07:04:14    168s] setUsefulSkewMode -ecoRoute false
[05/15 07:04:14    168s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1693.5M, EPOCH TIME: 1747307054.753120
[05/15 07:04:14    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.053, MEM:1693.5M, EPOCH TIME: 1747307054.806619
[05/15 07:04:14    168s] Multi-VT timing optimization disabled based on library information.
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:04:14    168s] Deleting Lib Analyzer.
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] TimeStamp Deleting Cell Server End ...
[05/15 07:04:14    168s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:04:14    168s] Summary for sequential cells identification: 
[05/15 07:04:14    168s]   Identified SBFF number: 104
[05/15 07:04:14    168s]   Identified MBFF number: 16
[05/15 07:04:14    168s]   Identified SB Latch number: 0
[05/15 07:04:14    168s]   Identified MB Latch number: 0
[05/15 07:04:14    168s]   Not identified SBFF number: 16
[05/15 07:04:14    168s]   Not identified MBFF number: 0
[05/15 07:04:14    168s]   Not identified SB Latch number: 0
[05/15 07:04:14    168s]   Not identified MB Latch number: 0
[05/15 07:04:14    168s]   Number of sequential cells which are not FFs: 32
[05/15 07:04:14    168s]  Visiting view : AnalysisView_WC
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:14    168s]  Visiting view : AnalysisView_BC
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:14    168s]  Visiting view : AnalysisView_WC
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:14    168s]  Visiting view : AnalysisView_BC
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:14    168s] TLC MultiMap info (StdDelay):
[05/15 07:04:14    168s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:04:14    168s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:04:14    168s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:04:14    168s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:04:14    168s]  Setting StdDelay to: 38ps
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] TimeStamp Deleting Cell Server End ...
[05/15 07:04:14    168s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1693.5M, EPOCH TIME: 1747307054.953311
[05/15 07:04:14    168s] All LLGs are deleted
[05/15 07:04:14    168s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1693.5M, EPOCH TIME: 1747307054.953508
[05/15 07:04:14    168s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1693.5M, EPOCH TIME: 1747307054.953635
[05/15 07:04:14    168s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1685.5M, EPOCH TIME: 1747307054.954589
[05/15 07:04:14    168s] Start to check current routing status for nets...
[05/15 07:04:14    168s] All nets are already routed correctly.
[05/15 07:04:14    168s] End to check current routing status for nets (mem=1685.5M)
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] Creating Lib Analyzer ...
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:04:14    168s] Summary for sequential cells identification: 
[05/15 07:04:14    168s]   Identified SBFF number: 104
[05/15 07:04:14    168s]   Identified MBFF number: 16
[05/15 07:04:14    168s]   Identified SB Latch number: 0
[05/15 07:04:14    168s]   Identified MB Latch number: 0
[05/15 07:04:14    168s]   Not identified SBFF number: 16
[05/15 07:04:14    168s]   Not identified MBFF number: 0
[05/15 07:04:14    168s]   Not identified SB Latch number: 0
[05/15 07:04:14    168s]   Not identified MB Latch number: 0
[05/15 07:04:14    168s]   Number of sequential cells which are not FFs: 32
[05/15 07:04:14    168s]  Visiting view : AnalysisView_WC
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:14    168s]  Visiting view : AnalysisView_BC
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:14    168s]  Visiting view : AnalysisView_WC
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:14    168s]  Visiting view : AnalysisView_BC
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 10.00 (1.000) with rcCorner = 1
[05/15 07:04:14    168s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:14    168s] TLC MultiMap info (StdDelay):
[05/15 07:04:14    168s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:04:14    168s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 10ps
[05/15 07:04:14    168s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:04:14    168s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 07:04:14    168s]  Setting StdDelay to: 41.7ps
[05/15 07:04:14    168s] 
[05/15 07:04:14    168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:04:15    168s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 07:04:15    168s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 07:04:15    168s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:04:15    168s] 
[05/15 07:04:15    168s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:15    169s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:49 mem=1695.5M
[05/15 07:04:15    169s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:49 mem=1695.5M
[05/15 07:04:15    169s] Creating Lib Analyzer, finished. 
[05/15 07:04:15    169s] #optDebug: Start CG creation (mem=1724.1M)
[05/15 07:04:15    169s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[05/15 07:04:16    169s] (cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s]  ...processing cgPrt (cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s]  ...processing cgEgp (cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s]  ...processing cgPbk (cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s]  ...processing cgNrb(cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s]  ...processing cgObs (cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s]  ...processing cgCon (cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s]  ...processing cgPdm (cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1844.4M)
[05/15 07:04:16    169s] Compute RC Scale Done ...
[05/15 07:04:16    169s] All LLGs are deleted
[05/15 07:04:16    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1834.9M, EPOCH TIME: 1747307056.176269
[05/15 07:04:16    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1834.9M, EPOCH TIME: 1747307056.181486
[05/15 07:04:16    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.9M, EPOCH TIME: 1747307056.182771
[05/15 07:04:16    169s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1834.9M, EPOCH TIME: 1747307056.185176
[05/15 07:04:16    169s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1834.9M, EPOCH TIME: 1747307056.271718
[05/15 07:04:16    169s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1834.9M, EPOCH TIME: 1747307056.273025
[05/15 07:04:16    169s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1834.9M, EPOCH TIME: 1747307056.283338
[05/15 07:04:16    169s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1834.9M, EPOCH TIME: 1747307056.285630
[05/15 07:04:16    169s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.105, MEM:1834.9M, EPOCH TIME: 1747307056.290017
[05/15 07:04:16    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.111, MEM:1834.9M, EPOCH TIME: 1747307056.293946
[05/15 07:04:16    169s] Starting delay calculation for Setup views
[05/15 07:04:16    169s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:04:16    169s] #################################################################################
[05/15 07:04:16    169s] # Design Stage: PreRoute
[05/15 07:04:16    169s] # Design Name: mcs4_pad_frame
[05/15 07:04:16    169s] # Design Mode: 45nm
[05/15 07:04:16    169s] # Analysis Mode: MMMC OCV 
[05/15 07:04:16    169s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:04:16    169s] # Signoff Settings: SI Off 
[05/15 07:04:16    169s] #################################################################################
[05/15 07:04:16    169s] Calculate early delays in OCV mode...
[05/15 07:04:16    169s] Calculate late delays in OCV mode...
[05/15 07:04:16    169s] Calculate early delays in OCV mode...
[05/15 07:04:16    169s] Calculate late delays in OCV mode...
[05/15 07:04:16    169s] Topological Sorting (REAL = 0:00:00.0, MEM = 1832.9M, InitMEM = 1832.9M)
[05/15 07:04:16    169s] Start delay calculation (fullDC) (1 T). (MEM=1832.88)
[05/15 07:04:16    169s] End AAE Lib Interpolated Model. (MEM=1852.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:17    170s] Total number of fetched objects 1984
[05/15 07:04:17    170s] Total number of fetched objects 1984
[05/15 07:04:17    170s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:04:17    170s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:04:17    170s] End delay calculation. (MEM=1855.96 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 07:04:17    170s] End delay calculation (fullDC). (MEM=1855.96 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 07:04:17    170s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1856.0M) ***
[05/15 07:04:17    170s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:51 mem=1856.0M)
[05/15 07:04:17    171s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.017  | 46.110  | 41.017  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.901%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1562.1M, totSessionCpu=0:02:51 **
[05/15 07:04:17    171s] *** InitOpt #3 [finish] : cpu/real = 0:00:04.1/0:00:04.3 (0.9), totSession cpu/real = 0:02:51.0/0:05:15.0 (0.5), mem = 1822.2M
[05/15 07:04:17    171s] 
[05/15 07:04:17    171s] =============================================================================================
[05/15 07:04:17    171s]  Step TAT Report for InitOpt #3                                                 21.12-s106_1
[05/15 07:04:17    171s] =============================================================================================
[05/15 07:04:17    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:17    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:17    171s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:17    171s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.3 % )     0:00:01.6 /  0:00:01.4    0.9
[05/15 07:04:17    171s] [ DrvReport              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:04:17    171s] [ CellServerInit         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:04:17    171s] [ LibAnalyzerInit        ]      2   0:00:02.0  (  46.3 % )     0:00:02.0 /  0:00:02.0    1.0
[05/15 07:04:17    171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:17    171s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:04:17    171s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:17    171s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:01.2 /  0:00:01.1    0.9
[05/15 07:04:17    171s] [ FullDelayCalc          ]      1   0:00:01.1  (  26.1 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 07:04:17    171s] [ TimingReport           ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:17    171s] [ MISC                   ]          0:00:00.5  (  12.2 % )     0:00:00.5 /  0:00:00.5    0.9
[05/15 07:04:17    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:17    171s]  InitOpt #3 TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.1    0.9
[05/15 07:04:17    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:17    171s] 
[05/15 07:04:17    171s] ** INFO : this run is activating low effort ccoptDesign flow
[05/15 07:04:17    171s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:17    171s] ### Creating PhyDesignMc. totSessionCpu=0:02:51 mem=1822.2M
[05/15 07:04:17    171s] OPERPROF: Starting DPlace-Init at level 1, MEM:1822.2M, EPOCH TIME: 1747307057.729784
[05/15 07:04:17    171s] z: 2, totalTracks: 1
[05/15 07:04:17    171s] z: 4, totalTracks: 1
[05/15 07:04:17    171s] z: 6, totalTracks: 1
[05/15 07:04:17    171s] z: 8, totalTracks: 1
[05/15 07:04:17    171s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:17    171s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1822.2M, EPOCH TIME: 1747307057.739687
[05/15 07:04:17    171s] 
[05/15 07:04:17    171s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:17    171s] 
[05/15 07:04:17    171s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:17    171s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.067, MEM:1822.2M, EPOCH TIME: 1747307057.806196
[05/15 07:04:17    171s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1822.2M, EPOCH TIME: 1747307057.806342
[05/15 07:04:17    171s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1822.2M, EPOCH TIME: 1747307057.806415
[05/15 07:04:17    171s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1822.2MB).
[05/15 07:04:17    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.080, MEM:1822.2M, EPOCH TIME: 1747307057.809740
[05/15 07:04:17    171s] TotalInstCnt at PhyDesignMc Initialization: 1,951
[05/15 07:04:17    171s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:51 mem=1822.2M
[05/15 07:04:17    171s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1822.2M, EPOCH TIME: 1747307057.815777
[05/15 07:04:17    171s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1822.2M, EPOCH TIME: 1747307057.826799
[05/15 07:04:17    171s] TotalInstCnt at PhyDesignMc Destruction: 1,951
[05/15 07:04:17    171s] OPTC: m1 20.0 20.0
[05/15 07:04:17    171s] #optDebug: fT-E <X 2 0 0 1>
[05/15 07:04:17    171s] -congRepairInPostCTS false                 # bool, default=false, private
[05/15 07:04:17    171s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[05/15 07:04:17    171s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 07:04:17    171s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:02:51.2/0:05:15.2 (0.5), mem = 1822.2M
[05/15 07:04:17    171s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.13
[05/15 07:04:17    171s] ### Creating RouteCongInterface, started
[05/15 07:04:17    171s] ### Creating LA Mngr. totSessionCpu=0:02:51 mem=1822.2M
[05/15 07:04:17    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:51 mem=1822.2M
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] #optDebug: {0, 1.000}
[05/15 07:04:18    171s] ### Creating RouteCongInterface, finished
[05/15 07:04:18    171s] Updated routing constraints on 0 nets.
[05/15 07:04:18    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.13
[05/15 07:04:18    171s] Bottom Preferred Layer:
[05/15 07:04:18    171s] +---------------+------------+----------+
[05/15 07:04:18    171s] |     Layer     |    CLK     |   Rule   |
[05/15 07:04:18    171s] +---------------+------------+----------+
[05/15 07:04:18    171s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:04:18    171s] +---------------+------------+----------+
[05/15 07:04:18    171s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:02:51.3/0:05:15.3 (0.5), mem = 1822.2M
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] =============================================================================================
[05/15 07:04:18    171s]  Step TAT Report for CongRefineRouteType #3                                     21.12-s106_1
[05/15 07:04:18    171s] =============================================================================================
[05/15 07:04:18    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:18    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:18    171s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  62.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:18    171s] [ MISC                   ]          0:00:00.0  (  37.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 07:04:18    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:18    171s]  CongRefineRouteType #3 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:18    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] End: GigaOpt Route Type Constraints Refinement
[05/15 07:04:18    171s] *** Starting optimizing excluded clock nets MEM= 1822.2M) ***
[05/15 07:04:18    171s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1822.2M) ***
[05/15 07:04:18    171s] *** Starting optimizing excluded clock nets MEM= 1822.2M) ***
[05/15 07:04:18    171s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1822.2M) ***
[05/15 07:04:18    171s] Info: Done creating the CCOpt slew target map.
[05/15 07:04:18    171s] Begin: GigaOpt high fanout net optimization
[05/15 07:04:18    171s] GigaOpt HFN: use maxLocalDensity 1.2
[05/15 07:04:18    171s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/15 07:04:18    171s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:02:51.3/0:05:15.4 (0.5), mem = 1822.2M
[05/15 07:04:18    171s] Info: 21 io nets excluded
[05/15 07:04:18    171s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:18    171s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:04:18    171s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.14
[05/15 07:04:18    171s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:18    171s] ### Creating PhyDesignMc. totSessionCpu=0:02:51 mem=1822.2M
[05/15 07:04:18    171s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:04:18    171s] OPERPROF: Starting DPlace-Init at level 1, MEM:1822.2M, EPOCH TIME: 1747307058.127666
[05/15 07:04:18    171s] z: 2, totalTracks: 1
[05/15 07:04:18    171s] z: 4, totalTracks: 1
[05/15 07:04:18    171s] z: 6, totalTracks: 1
[05/15 07:04:18    171s] z: 8, totalTracks: 1
[05/15 07:04:18    171s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:18    171s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1822.2M, EPOCH TIME: 1747307058.132828
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:18    171s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:1822.2M, EPOCH TIME: 1747307058.169763
[05/15 07:04:18    171s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1822.2M, EPOCH TIME: 1747307058.169895
[05/15 07:04:18    171s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1822.2M, EPOCH TIME: 1747307058.169965
[05/15 07:04:18    171s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1822.2MB).
[05/15 07:04:18    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1822.2M, EPOCH TIME: 1747307058.170507
[05/15 07:04:18    171s] TotalInstCnt at PhyDesignMc Initialization: 1,951
[05/15 07:04:18    171s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:51 mem=1822.2M
[05/15 07:04:18    171s] ### Creating RouteCongInterface, started
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] #optDebug: {0, 1.000}
[05/15 07:04:18    171s] ### Creating RouteCongInterface, finished
[05/15 07:04:18    171s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:04:18    171s] ### Creating LA Mngr. totSessionCpu=0:02:51 mem=1822.2M
[05/15 07:04:18    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:51 mem=1822.2M
[05/15 07:04:18    171s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:04:18    171s] Total-nets :: 1974, Stn-nets :: 21, ratio :: 1.06383 %, Total-len 34309.8, Stn-len 0
[05/15 07:04:18    171s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1860.4M, EPOCH TIME: 1747307058.591604
[05/15 07:04:18    171s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1822.4M, EPOCH TIME: 1747307058.604346
[05/15 07:04:18    171s] TotalInstCnt at PhyDesignMc Destruction: 1,951
[05/15 07:04:18    171s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.14
[05/15 07:04:18    171s] *** DrvOpt #8 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:02:51.8/0:05:15.9 (0.5), mem = 1822.4M
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] =============================================================================================
[05/15 07:04:18    171s]  Step TAT Report for DrvOpt #8                                                  21.12-s106_1
[05/15 07:04:18    171s] =============================================================================================
[05/15 07:04:18    171s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:18    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:18    171s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:18    171s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:04:18    171s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  14.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:18    171s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:18    171s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:18    171s] [ MISC                   ]          0:00:00.3  (  70.3 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:18    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:18    171s]  DrvOpt #8 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/15 07:04:18    171s] ---------------------------------------------------------------------------------------------
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/15 07:04:18    171s] End: GigaOpt high fanout net optimization
[05/15 07:04:18    171s] Deleting Lib Analyzer.
[05/15 07:04:18    171s] 
[05/15 07:04:18    171s] Optimization is working on the following views:
[05/15 07:04:18    171s]   Setup views: AnalysisView_WC 
[05/15 07:04:18    171s]   Hold  views: AnalysisView_WC 
[05/15 07:04:18    171s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:04:18    171s] Begin: GigaOpt Global Optimization
[05/15 07:04:18    171s] *info: use new DP (enabled)
[05/15 07:04:18    171s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/15 07:04:18    171s] Info: 21 io nets excluded
[05/15 07:04:18    172s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:18    172s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:04:18    172s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:02:52.0/0:05:16.1 (0.5), mem = 1876.5M
[05/15 07:04:18    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.15
[05/15 07:04:18    172s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:18    172s] ### Creating PhyDesignMc. totSessionCpu=0:02:52 mem=1876.5M
[05/15 07:04:18    172s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:04:18    172s] OPERPROF: Starting DPlace-Init at level 1, MEM:1876.5M, EPOCH TIME: 1747307058.834313
[05/15 07:04:18    172s] z: 2, totalTracks: 1
[05/15 07:04:18    172s] z: 4, totalTracks: 1
[05/15 07:04:18    172s] z: 6, totalTracks: 1
[05/15 07:04:18    172s] z: 8, totalTracks: 1
[05/15 07:04:18    172s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:18    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1876.5M, EPOCH TIME: 1747307058.842069
[05/15 07:04:18    172s] 
[05/15 07:04:18    172s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:18    172s] 
[05/15 07:04:18    172s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:18    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1876.5M, EPOCH TIME: 1747307058.893986
[05/15 07:04:18    172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1876.5M, EPOCH TIME: 1747307058.894147
[05/15 07:04:18    172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1876.5M, EPOCH TIME: 1747307058.894240
[05/15 07:04:18    172s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1876.5MB).
[05/15 07:04:18    172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1876.5M, EPOCH TIME: 1747307058.895137
[05/15 07:04:18    172s] TotalInstCnt at PhyDesignMc Initialization: 1,951
[05/15 07:04:18    172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:52 mem=1876.5M
[05/15 07:04:18    172s] ### Creating RouteCongInterface, started
[05/15 07:04:18    172s] 
[05/15 07:04:18    172s] Creating Lib Analyzer ...
[05/15 07:04:18    172s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 07:04:18    172s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 07:04:18    172s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:04:18    172s] 
[05/15 07:04:19    172s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:19    172s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:53 mem=1876.5M
[05/15 07:04:19    172s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:53 mem=1876.5M
[05/15 07:04:19    172s] Creating Lib Analyzer, finished. 
[05/15 07:04:19    173s] 
[05/15 07:04:19    173s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:04:19    173s] 
[05/15 07:04:19    173s] #optDebug: {0, 1.000}
[05/15 07:04:19    173s] ### Creating RouteCongInterface, finished
[05/15 07:04:19    173s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:04:19    173s] ### Creating LA Mngr. totSessionCpu=0:02:53 mem=1876.5M
[05/15 07:04:19    173s] ### Creating LA Mngr, finished. totSessionCpu=0:02:53 mem=1876.5M
[05/15 07:04:20    173s] *info: 21 io nets excluded
[05/15 07:04:20    173s] *info: 22 clock nets excluded
[05/15 07:04:20    173s] *info: 6 multi-driver nets excluded.
[05/15 07:04:20    173s] *info: 13 no-driver nets excluded.
[05/15 07:04:20    173s] *info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:20    173s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1914.7M, EPOCH TIME: 1747307060.374328
[05/15 07:04:20    173s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1914.7M, EPOCH TIME: 1747307060.374656
[05/15 07:04:20    173s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/15 07:04:20    173s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 07:04:20    173s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[05/15 07:04:20    173s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 07:04:20    173s] |   0.000|   0.000|    5.90%|   0:00:00.0| 1914.7M|AnalysisView_WC|       NA| NA                                                 |
[05/15 07:04:20    173s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[05/15 07:04:20    173s] 
[05/15 07:04:20    173s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1914.7M) ***
[05/15 07:04:20    173s] 
[05/15 07:04:20    173s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1914.7M) ***
[05/15 07:04:20    173s] Bottom Preferred Layer:
[05/15 07:04:20    173s] +---------------+------------+----------+
[05/15 07:04:20    173s] |     Layer     |    CLK     |   Rule   |
[05/15 07:04:20    173s] +---------------+------------+----------+
[05/15 07:04:20    173s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:04:20    173s] +---------------+------------+----------+
[05/15 07:04:20    173s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/15 07:04:20    173s] Total-nets :: 1974, Stn-nets :: 21, ratio :: 1.06383 %, Total-len 34309.8, Stn-len 0
[05/15 07:04:20    173s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1895.6M, EPOCH TIME: 1747307060.589834
[05/15 07:04:20    173s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.013, MEM:1842.6M, EPOCH TIME: 1747307060.602850
[05/15 07:04:20    173s] TotalInstCnt at PhyDesignMc Destruction: 1,951
[05/15 07:04:20    173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.15
[05/15 07:04:20    173s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:02:53.7/0:05:17.9 (0.5), mem = 1842.6M
[05/15 07:04:20    173s] 
[05/15 07:04:20    173s] =============================================================================================
[05/15 07:04:20    173s]  Step TAT Report for GlobalOpt #2                                               21.12-s106_1
[05/15 07:04:20    173s] =============================================================================================
[05/15 07:04:20    173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:20    173s] ---------------------------------------------------------------------------------------------
[05/15 07:04:20    173s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 07:04:20    173s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  49.3 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 07:04:20    173s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:20    173s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:20    173s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 07:04:20    173s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:20    173s] [ TransformInit          ]      1   0:00:00.4  (  23.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/15 07:04:20    173s] [ MISC                   ]          0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.2    0.8
[05/15 07:04:20    173s] ---------------------------------------------------------------------------------------------
[05/15 07:04:20    173s]  GlobalOpt #2 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.7    1.0
[05/15 07:04:20    173s] ---------------------------------------------------------------------------------------------
[05/15 07:04:20    173s] 
[05/15 07:04:20    173s] End: GigaOpt Global Optimization
[05/15 07:04:20    173s] *** Timing Is met
[05/15 07:04:20    173s] *** Check timing (0:00:00.0)
[05/15 07:04:20    173s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:04:20    173s] Deleting Lib Analyzer.
[05/15 07:04:20    173s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/15 07:04:20    173s] Info: 21 io nets excluded
[05/15 07:04:20    173s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:20    173s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:04:20    173s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1842.6M
[05/15 07:04:20    173s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1842.6M
[05/15 07:04:20    173s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/15 07:04:20    173s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1842.6M, EPOCH TIME: 1747307060.671029
[05/15 07:04:20    173s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.056, MEM:1842.6M, EPOCH TIME: 1747307060.726924
[05/15 07:04:20    173s] 
[05/15 07:04:20    173s] Active setup views:
[05/15 07:04:20    173s]  AnalysisView_WC
[05/15 07:04:20    173s]   Dominating endpoints: 0
[05/15 07:04:20    173s]   Dominating TNS: -0.000
[05/15 07:04:20    173s] 
[05/15 07:04:20    173s] **INFO: Flow update: Design timing is met.
[05/15 07:04:20    173s] **INFO: Flow update: Design timing is met.
[05/15 07:04:20    174s] Info: 21 io nets excluded
[05/15 07:04:20    174s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:20    174s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:04:20    174s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1838.8M
[05/15 07:04:20    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1838.8M
[05/15 07:04:20    174s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:20    174s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=1896.0M
[05/15 07:04:20    174s] OPERPROF: Starting DPlace-Init at level 1, MEM:1896.0M, EPOCH TIME: 1747307060.996094
[05/15 07:04:20    174s] z: 2, totalTracks: 1
[05/15 07:04:20    174s] z: 4, totalTracks: 1
[05/15 07:04:20    174s] z: 6, totalTracks: 1
[05/15 07:04:20    174s] z: 8, totalTracks: 1
[05/15 07:04:20    174s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:21    174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.0M, EPOCH TIME: 1747307061.003613
[05/15 07:04:21    174s] 
[05/15 07:04:21    174s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:21    174s] 
[05/15 07:04:21    174s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:21    174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.064, MEM:1896.0M, EPOCH TIME: 1747307061.067477
[05/15 07:04:21    174s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1896.0M, EPOCH TIME: 1747307061.067659
[05/15 07:04:21    174s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1896.0M, EPOCH TIME: 1747307061.067767
[05/15 07:04:21    174s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1896.0MB).
[05/15 07:04:21    174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.073, MEM:1896.0M, EPOCH TIME: 1747307061.068861
[05/15 07:04:21    174s] TotalInstCnt at PhyDesignMc Initialization: 1,951
[05/15 07:04:21    174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=1896.0M
[05/15 07:04:21    174s] Begin: Area Reclaim Optimization
[05/15 07:04:21    174s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:02:54.1/0:05:18.4 (0.5), mem = 1896.0M
[05/15 07:04:21    174s] 
[05/15 07:04:21    174s] Creating Lib Analyzer ...
[05/15 07:04:21    174s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[05/15 07:04:21    174s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[05/15 07:04:21    174s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:04:21    174s] 
[05/15 07:04:21    174s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:21    174s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:55 mem=1902.0M
[05/15 07:04:21    174s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:55 mem=1902.0M
[05/15 07:04:21    174s] Creating Lib Analyzer, finished. 
[05/15 07:04:21    174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.16
[05/15 07:04:21    174s] ### Creating RouteCongInterface, started
[05/15 07:04:21    174s] 
[05/15 07:04:21    174s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[05/15 07:04:21    174s] 
[05/15 07:04:21    174s] #optDebug: {0, 1.000}
[05/15 07:04:21    174s] ### Creating RouteCongInterface, finished
[05/15 07:04:21    174s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:04:21    174s] ### Creating LA Mngr. totSessionCpu=0:02:55 mem=1902.0M
[05/15 07:04:21    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:55 mem=1902.0M
[05/15 07:04:22    175s] Usable buffer cells for single buffer setup transform:
[05/15 07:04:22    175s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 07:04:22    175s] Number of usable buffer cells above: 10
[05/15 07:04:22    175s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1902.0M, EPOCH TIME: 1747307062.174045
[05/15 07:04:22    175s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1902.0M, EPOCH TIME: 1747307062.174311
[05/15 07:04:22    175s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.90
[05/15 07:04:22    175s] +---------+---------+--------+--------+------------+--------+
[05/15 07:04:22    175s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 07:04:22    175s] +---------+---------+--------+--------+------------+--------+
[05/15 07:04:22    175s] |    5.90%|        -|   0.000|   0.000|   0:00:00.0| 1902.0M|
[05/15 07:04:22    175s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 07:04:23    176s] |    5.90%|        7|   0.000|   0.000|   0:00:01.0| 1955.2M|
[05/15 07:04:23    176s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 07:04:23    176s] +---------+---------+--------+--------+------------+--------+
[05/15 07:04:23    176s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.90
[05/15 07:04:23    176s] 
[05/15 07:04:23    176s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/15 07:04:23    176s] --------------------------------------------------------------
[05/15 07:04:23    176s] |                                   | Total     | Sequential |
[05/15 07:04:23    176s] --------------------------------------------------------------
[05/15 07:04:23    176s] | Num insts resized                 |       0  |       0    |
[05/15 07:04:23    176s] | Num insts undone                  |       0  |       0    |
[05/15 07:04:23    176s] | Num insts Downsized               |       0  |       0    |
[05/15 07:04:23    176s] | Num insts Samesized               |       0  |       0    |
[05/15 07:04:23    176s] | Num insts Upsized                 |       0  |       0    |
[05/15 07:04:23    176s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 07:04:23    176s] --------------------------------------------------------------
[05/15 07:04:23    176s] Bottom Preferred Layer:
[05/15 07:04:23    176s] +---------------+------------+----------+
[05/15 07:04:23    176s] |     Layer     |    CLK     |   Rule   |
[05/15 07:04:23    176s] +---------------+------------+----------+
[05/15 07:04:23    176s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:04:23    176s] +---------------+------------+----------+
[05/15 07:04:23    176s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:02.0) **
[05/15 07:04:23    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.16
[05/15 07:04:23    176s] *** AreaOpt #3 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:02:56.7/0:05:21.0 (0.6), mem = 1955.2M
[05/15 07:04:23    176s] 
[05/15 07:04:23    176s] =============================================================================================
[05/15 07:04:23    176s]  Step TAT Report for AreaOpt #3                                                 21.12-s106_1
[05/15 07:04:23    176s] =============================================================================================
[05/15 07:04:23    176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:23    176s] ---------------------------------------------------------------------------------------------
[05/15 07:04:23    176s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:04:23    176s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  27.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/15 07:04:23    176s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:23    176s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:23    176s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:23    176s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/15 07:04:23    176s] [ OptGetWeight           ]     19   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:23    176s] [ OptEval                ]     19   0:00:01.4  (  53.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/15 07:04:23    176s] [ OptCommit              ]     19   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 07:04:23    176s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:04:23    176s] [ IncrDelayCalc          ]     26   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.3
[05/15 07:04:23    176s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/15 07:04:23    176s] [ MISC                   ]          0:00:00.3  (  11.4 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 07:04:23    176s] ---------------------------------------------------------------------------------------------
[05/15 07:04:23    176s]  AreaOpt #3 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[05/15 07:04:23    176s] ---------------------------------------------------------------------------------------------
[05/15 07:04:23    176s] 
[05/15 07:04:23    176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1936.2M, EPOCH TIME: 1747307063.730928
[05/15 07:04:23    176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1869.2M, EPOCH TIME: 1747307063.745611
[05/15 07:04:23    176s] TotalInstCnt at PhyDesignMc Destruction: 1,952
[05/15 07:04:23    176s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=1869.16M, totSessionCpu=0:02:57).
[05/15 07:04:23    176s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/15 07:04:23    176s] Info: 21 io nets excluded
[05/15 07:04:23    176s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:23    176s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:04:23    176s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1869.2M
[05/15 07:04:23    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1869.2M
[05/15 07:04:23    176s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:23    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:57 mem=1926.4M
[05/15 07:04:23    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:1926.4M, EPOCH TIME: 1747307063.809806
[05/15 07:04:23    176s] z: 2, totalTracks: 1
[05/15 07:04:23    176s] z: 4, totalTracks: 1
[05/15 07:04:23    176s] z: 6, totalTracks: 1
[05/15 07:04:23    176s] z: 8, totalTracks: 1
[05/15 07:04:23    176s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:23    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1926.4M, EPOCH TIME: 1747307063.821001
[05/15 07:04:23    176s] 
[05/15 07:04:23    176s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:23    176s] 
[05/15 07:04:23    176s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:23    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.064, MEM:1926.4M, EPOCH TIME: 1747307063.885006
[05/15 07:04:23    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1926.4M, EPOCH TIME: 1747307063.885133
[05/15 07:04:23    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1926.4M, EPOCH TIME: 1747307063.887993
[05/15 07:04:23    176s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1926.4MB).
[05/15 07:04:23    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.079, MEM:1926.4M, EPOCH TIME: 1747307063.888640
[05/15 07:04:23    176s] TotalInstCnt at PhyDesignMc Initialization: 1,952
[05/15 07:04:23    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:57 mem=1926.4M
[05/15 07:04:23    176s] Begin: Area Reclaim Optimization
[05/15 07:04:23    176s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:02:56.8/0:05:21.2 (0.6), mem = 1926.4M
[05/15 07:04:23    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.17
[05/15 07:04:23    176s] ### Creating RouteCongInterface, started
[05/15 07:04:23    176s] 
[05/15 07:04:23    176s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:04:23    176s] 
[05/15 07:04:23    176s] #optDebug: {0, 1.000}
[05/15 07:04:23    176s] ### Creating RouteCongInterface, finished
[05/15 07:04:23    176s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:04:23    176s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1926.4M
[05/15 07:04:23    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1926.4M
[05/15 07:04:24    177s] Usable buffer cells for single buffer setup transform:
[05/15 07:04:24    177s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[05/15 07:04:24    177s] Number of usable buffer cells above: 10
[05/15 07:04:24    177s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1926.4M, EPOCH TIME: 1747307064.250617
[05/15 07:04:24    177s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1926.4M, EPOCH TIME: 1747307064.250915
[05/15 07:04:24    177s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 5.90
[05/15 07:04:24    177s] +---------+---------+--------+--------+------------+--------+
[05/15 07:04:24    177s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 07:04:24    177s] +---------+---------+--------+--------+------------+--------+
[05/15 07:04:24    177s] |    5.90%|        -|   0.083|   0.000|   0:00:00.0| 1926.4M|
[05/15 07:04:24    177s] |    5.90%|        0|   0.083|   0.000|   0:00:00.0| 1926.4M|
[05/15 07:04:24    177s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 07:04:24    177s] |    5.90%|        0|   0.083|   0.000|   0:00:00.0| 1926.4M|
[05/15 07:04:24    177s] |    5.90%|        0|   0.083|   0.000|   0:00:00.0| 1926.4M|
[05/15 07:04:24    177s] |    5.89%|       11|   0.083|   0.000|   0:00:00.0| 1952.0M|
[05/15 07:04:24    177s] |    5.89%|        0|   0.083|   0.000|   0:00:00.0| 1952.0M|
[05/15 07:04:24    177s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[05/15 07:04:24    177s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[05/15 07:04:24    177s] |    5.89%|        0|   0.083|   0.000|   0:00:00.0| 1952.0M|
[05/15 07:04:24    177s] +---------+---------+--------+--------+------------+--------+
[05/15 07:04:24    177s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 5.89
[05/15 07:04:24    177s] 
[05/15 07:04:24    177s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 11 **
[05/15 07:04:24    177s] --------------------------------------------------------------
[05/15 07:04:24    177s] |                                   | Total     | Sequential |
[05/15 07:04:24    177s] --------------------------------------------------------------
[05/15 07:04:24    177s] | Num insts resized                 |      11  |       1    |
[05/15 07:04:24    177s] | Num insts undone                  |       0  |       0    |
[05/15 07:04:24    177s] | Num insts Downsized               |      11  |       1    |
[05/15 07:04:24    177s] | Num insts Samesized               |       0  |       0    |
[05/15 07:04:24    177s] | Num insts Upsized                 |       0  |       0    |
[05/15 07:04:24    177s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 07:04:24    177s] --------------------------------------------------------------
[05/15 07:04:24    177s] Bottom Preferred Layer:
[05/15 07:04:24    177s] +---------------+------------+----------+
[05/15 07:04:24    177s] |     Layer     |    CLK     |   Rule   |
[05/15 07:04:24    177s] +---------------+------------+----------+
[05/15 07:04:24    177s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:04:24    177s] +---------------+------------+----------+
[05/15 07:04:24    177s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[05/15 07:04:24    177s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1952.0M, EPOCH TIME: 1747307064.758180
[05/15 07:04:24    177s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.021, MEM:1952.0M, EPOCH TIME: 1747307064.779136
[05/15 07:04:24    177s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1952.0M, EPOCH TIME: 1747307064.781787
[05/15 07:04:24    177s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1952.0M, EPOCH TIME: 1747307064.781970
[05/15 07:04:24    177s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1952.0M, EPOCH TIME: 1747307064.788040
[05/15 07:04:24    177s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.045, MEM:1952.0M, EPOCH TIME: 1747307064.833436
[05/15 07:04:24    177s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1952.0M, EPOCH TIME: 1747307064.833584
[05/15 07:04:24    177s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1952.0M, EPOCH TIME: 1747307064.833653
[05/15 07:04:24    177s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1952.0M, EPOCH TIME: 1747307064.837065
[05/15 07:04:24    177s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1952.0M, EPOCH TIME: 1747307064.837273
[05/15 07:04:24    177s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.055, MEM:1952.0M, EPOCH TIME: 1747307064.837403
[05/15 07:04:24    177s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.056, MEM:1952.0M, EPOCH TIME: 1747307064.837476
[05/15 07:04:24    177s] TDRefine: refinePlace mode is spiral
[05/15 07:04:24    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.10
[05/15 07:04:24    177s] OPERPROF: Starting RefinePlace at level 1, MEM:1952.0M, EPOCH TIME: 1747307064.837559
[05/15 07:04:24    177s] *** Starting refinePlace (0:02:58 mem=1952.0M) ***
[05/15 07:04:24    177s] Total net bbox length = 2.836e+04 (1.542e+04 1.294e+04) (ext = 1.954e+03)
[05/15 07:04:24    177s] 
[05/15 07:04:24    177s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:24    177s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1952.0M, EPOCH TIME: 1747307064.845438
[05/15 07:04:24    177s]   Signal wire search tree: 741 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:04:24    177s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.002, MEM:1952.0M, EPOCH TIME: 1747307064.847160
[05/15 07:04:24    177s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:04:24    177s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:24    177s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:24    177s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1952.0M, EPOCH TIME: 1747307064.850888
[05/15 07:04:24    177s] Starting refinePlace ...
[05/15 07:04:24    177s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:24    177s] One DDP V2 for no tweak run.
[05/15 07:04:24    177s] 
[05/15 07:04:24    177s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:04:24    177s] Move report: legalization moves 13 insts, mean move: 1.25 um, max move: 3.80 um spiral
[05/15 07:04:24    177s] 	Max move on inst (postCTSsetupFE_OFC120_mcs4_core_n_25147): (443.40, 422.78) --> (447.20, 422.78)
[05/15 07:04:24    177s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:04:24    177s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:04:24    177s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1955.1MB) @(0:02:58 - 0:02:58).
[05/15 07:04:24    177s] Move report: Detail placement moves 13 insts, mean move: 1.25 um, max move: 3.80 um 
[05/15 07:04:24    177s] 	Max move on inst (postCTSsetupFE_OFC120_mcs4_core_n_25147): (443.40, 422.78) --> (447.20, 422.78)
[05/15 07:04:24    177s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1955.1MB
[05/15 07:04:24    177s] Statistics of distance of Instance movement in refine placement:
[05/15 07:04:24    177s]   maximum (X+Y) =         3.80 um
[05/15 07:04:24    177s]   inst (postCTSsetupFE_OFC120_mcs4_core_n_25147) with max move: (443.4, 422.78) -> (447.2, 422.78)
[05/15 07:04:24    177s]   mean    (X+Y) =         1.25 um
[05/15 07:04:24    177s] Summary Report:
[05/15 07:04:24    177s] Instances move: 13 (out of 1932 movable)
[05/15 07:04:24    177s] Instances flipped: 0
[05/15 07:04:24    177s] Mean displacement: 1.25 um
[05/15 07:04:24    177s] Max displacement: 3.80 um (Instance: postCTSsetupFE_OFC120_mcs4_core_n_25147) (443.4, 422.78) -> (447.2, 422.78)
[05/15 07:04:24    177s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/15 07:04:24    177s] Total instances moved : 13
[05/15 07:04:24    177s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.073, MEM:1955.1M, EPOCH TIME: 1747307064.923722
[05/15 07:04:24    177s] Total net bbox length = 2.838e+04 (1.543e+04 1.294e+04) (ext = 1.954e+03)
[05/15 07:04:24    177s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1955.1MB
[05/15 07:04:24    177s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1955.1MB) @(0:02:58 - 0:02:58).
[05/15 07:04:24    177s] *** Finished refinePlace (0:02:58 mem=1955.1M) ***
[05/15 07:04:24    177s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.10
[05/15 07:04:24    177s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.088, MEM:1955.1M, EPOCH TIME: 1747307064.925642
[05/15 07:04:24    177s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1955.1M, EPOCH TIME: 1747307064.940905
[05/15 07:04:24    177s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:1952.1M, EPOCH TIME: 1747307064.951981
[05/15 07:04:24    177s] *** maximum move = 3.80 um ***
[05/15 07:04:24    177s] *** Finished re-routing un-routed nets (1952.1M) ***
[05/15 07:04:24    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1952.1M, EPOCH TIME: 1747307064.970642
[05/15 07:04:24    177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1952.1M, EPOCH TIME: 1747307064.978488
[05/15 07:04:25    177s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.046, MEM:1952.1M, EPOCH TIME: 1747307065.024305
[05/15 07:04:25    177s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1952.1M, EPOCH TIME: 1747307065.024480
[05/15 07:04:25    177s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1952.1M, EPOCH TIME: 1747307065.024578
[05/15 07:04:25    177s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1952.1M, EPOCH TIME: 1747307065.027996
[05/15 07:04:25    177s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1952.1M, EPOCH TIME: 1747307065.028191
[05/15 07:04:25    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1952.1M, EPOCH TIME: 1747307065.028307
[05/15 07:04:25    177s] 
[05/15 07:04:25    177s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1952.1M) ***
[05/15 07:04:25    177s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.17
[05/15 07:04:25    177s] *** AreaOpt #4 [finish] : cpu/real = 0:00:01.0/0:00:01.1 (0.9), totSession cpu/real = 0:02:57.8/0:05:22.3 (0.6), mem = 1952.1M
[05/15 07:04:25    177s] 
[05/15 07:04:25    177s] =============================================================================================
[05/15 07:04:25    177s]  Step TAT Report for AreaOpt #4                                                 21.12-s106_1
[05/15 07:04:25    177s] =============================================================================================
[05/15 07:04:25    177s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:25    177s] ---------------------------------------------------------------------------------------------
[05/15 07:04:25    177s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 07:04:25    177s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:25    177s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:04:25    177s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:25    177s] [ OptSingleIteration     ]      6   0:00:00.1  (   5.1 % )     0:00:00.4 /  0:00:00.4    0.9
[05/15 07:04:25    177s] [ OptGetWeight           ]     76   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:25    177s] [ OptEval                ]     76   0:00:00.2  (  20.0 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 07:04:25    177s] [ OptCommit              ]     76   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:25    177s] [ PostCommitDelayUpdate  ]     76   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.2
[05/15 07:04:25    177s] [ IncrDelayCalc          ]     25   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    1.3
[05/15 07:04:25    177s] [ RefinePlace            ]      1   0:00:00.3  (  26.1 % )     0:00:00.3 /  0:00:00.2    0.8
[05/15 07:04:25    177s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 07:04:25    177s] [ MISC                   ]          0:00:00.4  (  30.7 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 07:04:25    177s] ---------------------------------------------------------------------------------------------
[05/15 07:04:25    177s]  AreaOpt #4 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 07:04:25    177s] ---------------------------------------------------------------------------------------------
[05/15 07:04:25    177s] 
[05/15 07:04:25    177s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1933.0M, EPOCH TIME: 1747307065.066043
[05/15 07:04:25    177s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1871.0M, EPOCH TIME: 1747307065.077748
[05/15 07:04:25    177s] TotalInstCnt at PhyDesignMc Destruction: 1,952
[05/15 07:04:25    177s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1870.98M, totSessionCpu=0:02:58).
[05/15 07:04:25    177s] postCtsLateCongRepair #1 0
[05/15 07:04:25    177s] postCtsLateCongRepair #1 0
[05/15 07:04:25    177s] postCtsLateCongRepair #1 0
[05/15 07:04:25    177s] postCtsLateCongRepair #1 0
[05/15 07:04:25    177s] Starting local wire reclaim
[05/15 07:04:25    177s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1871.0M, EPOCH TIME: 1747307065.164014
[05/15 07:04:25    177s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1871.0M, EPOCH TIME: 1747307065.164195
[05/15 07:04:25    177s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1871.0M, EPOCH TIME: 1747307065.164355
[05/15 07:04:25    177s] z: 2, totalTracks: 1
[05/15 07:04:25    177s] z: 4, totalTracks: 1
[05/15 07:04:25    177s] z: 6, totalTracks: 1
[05/15 07:04:25    177s] z: 8, totalTracks: 1
[05/15 07:04:25    177s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:04:25    177s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1871.0M, EPOCH TIME: 1747307065.174718
[05/15 07:04:25    177s] 
[05/15 07:04:25    177s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:25    177s] 
[05/15 07:04:25    177s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:25    177s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.056, MEM:1871.0M, EPOCH TIME: 1747307065.230805
[05/15 07:04:25    177s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1871.0M, EPOCH TIME: 1747307065.230953
[05/15 07:04:25    177s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1871.0M, EPOCH TIME: 1747307065.231047
[05/15 07:04:25    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1871.0MB).
[05/15 07:04:25    177s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.068, MEM:1871.0M, EPOCH TIME: 1747307065.231958
[05/15 07:04:25    177s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.068, MEM:1871.0M, EPOCH TIME: 1747307065.232037
[05/15 07:04:25    177s] TDRefine: refinePlace mode is spiral
[05/15 07:04:25    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.11
[05/15 07:04:25    177s] OPERPROF:   Starting RefinePlace at level 2, MEM:1871.0M, EPOCH TIME: 1747307065.232135
[05/15 07:04:25    177s] *** Starting refinePlace (0:02:58 mem=1871.0M) ***
[05/15 07:04:25    177s] Total net bbox length = 2.838e+04 (1.543e+04 1.294e+04) (ext = 1.954e+03)
[05/15 07:04:25    177s] 
[05/15 07:04:25    177s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:25    177s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1871.0M, EPOCH TIME: 1747307065.260097
[05/15 07:04:25    177s]   Signal wire search tree: 741 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:04:25    177s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.002, MEM:1871.0M, EPOCH TIME: 1747307065.262001
[05/15 07:04:25    177s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:25    177s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:25    177s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1871.0M, EPOCH TIME: 1747307065.267022
[05/15 07:04:25    177s] Starting refinePlace ...
[05/15 07:04:25    177s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:25    177s] One DDP V2 for no tweak run.
[05/15 07:04:25    177s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1871.0M, EPOCH TIME: 1747307065.269025
[05/15 07:04:25    177s] OPERPROF:         Starting spMPad at level 5, MEM:1871.0M, EPOCH TIME: 1747307065.272403
[05/15 07:04:25    177s] OPERPROF:           Starting spContextMPad at level 6, MEM:1871.0M, EPOCH TIME: 1747307065.275766
[05/15 07:04:25    177s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.003, MEM:1871.0M, EPOCH TIME: 1747307065.278299
[05/15 07:04:25    177s] MP Top (1932): mp=1.050. U=0.058.
[05/15 07:04:25    177s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.008, MEM:1871.0M, EPOCH TIME: 1747307065.280164
[05/15 07:04:25    177s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1871.0M, EPOCH TIME: 1747307065.280618
[05/15 07:04:25    177s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1871.0M, EPOCH TIME: 1747307065.283368
[05/15 07:04:25    177s] OPERPROF:             Starting InitSKP at level 7, MEM:1871.0M, EPOCH TIME: 1747307065.283777
[05/15 07:04:25    177s] no activity file in design. spp won't run.
[05/15 07:04:25    177s] no activity file in design. spp won't run.
[05/15 07:04:25    178s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/15 07:04:25    178s] OPERPROF:             Finished InitSKP at level 7, CPU:0.100, REAL:0.125, MEM:1871.0M, EPOCH TIME: 1747307065.408317
[05/15 07:04:25    178s] Timing cost in AAE based: 73.9908598921902012
[05/15 07:04:25    178s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.120, REAL:0.147, MEM:1871.0M, EPOCH TIME: 1747307065.430142
[05/15 07:04:25    178s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.120, REAL:0.151, MEM:1871.0M, EPOCH TIME: 1747307065.431997
[05/15 07:04:25    178s] SKP cleared!
[05/15 07:04:25    178s] AAE Timing clean up.
[05/15 07:04:25    178s] Tweakage: fix icg 1, fix clk 0.
[05/15 07:04:25    178s] Tweakage: density cost 1, scale 0.4.
[05/15 07:04:25    178s] Tweakage: activity cost 0, scale 1.0.
[05/15 07:04:25    178s] Tweakage: timing cost on, scale 1.0.
[05/15 07:04:25    178s] OPERPROF:         Starting CoreOperation at level 5, MEM:1871.0M, EPOCH TIME: 1747307065.433252
[05/15 07:04:25    178s] Tweakage swap 16 pairs.
[05/15 07:04:25    178s] Tweakage swap 57 pairs.
[05/15 07:04:25    178s] Tweakage swap 7 pairs.
[05/15 07:04:25    178s] Tweakage swap 39 pairs.
[05/15 07:04:25    178s] Tweakage swap 2 pairs.
[05/15 07:04:25    178s] Tweakage swap 7 pairs.
[05/15 07:04:25    178s] Tweakage swap 2 pairs.
[05/15 07:04:25    178s] Tweakage swap 11 pairs.
[05/15 07:04:25    178s] Tweakage swap 0 pairs.
[05/15 07:04:25    178s] Tweakage swap 3 pairs.
[05/15 07:04:25    178s] Tweakage swap 2 pairs.
[05/15 07:04:25    178s] Tweakage swap 3 pairs.
[05/15 07:04:25    178s] Tweakage swap 9 pairs.
[05/15 07:04:25    178s] Tweakage swap 27 pairs.
[05/15 07:04:25    178s] Tweakage swap 2 pairs.
[05/15 07:04:25    178s] Tweakage swap 10 pairs.
[05/15 07:04:25    178s] Tweakage swap 3 pairs.
[05/15 07:04:25    178s] Tweakage swap 0 pairs.
[05/15 07:04:25    178s] Tweakage swap 0 pairs.
[05/15 07:04:25    178s] Tweakage swap 0 pairs.
[05/15 07:04:25    178s] Tweakage swap 1 pairs.
[05/15 07:04:25    178s] Tweakage swap 0 pairs.
[05/15 07:04:25    178s] Tweakage swap 0 pairs.
[05/15 07:04:25    178s] Tweakage swap 0 pairs.
[05/15 07:04:25    178s] Tweakage move 77 insts.
[05/15 07:04:26    178s] Tweakage move 42 insts.
[05/15 07:04:26    178s] Tweakage move 5 insts.
[05/15 07:04:26    178s] Tweakage move 7 insts.
[05/15 07:04:26    178s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.560, REAL:0.586, MEM:1871.0M, EPOCH TIME: 1747307066.019325
[05/15 07:04:26    178s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.700, REAL:0.753, MEM:1871.0M, EPOCH TIME: 1747307066.022508
[05/15 07:04:26    178s] Move report: Congestion aware Tweak moves 309 insts, mean move: 2.95 um, max move: 30.68 um 
[05/15 07:04:26    178s] 	Max move on inst (postCTSdrvFE_OFC99_mcs4_core_n_22345): (444.20, 436.46) --> (461.20, 450.14)
[05/15 07:04:26    178s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.7, real=0:00:01.0, mem=1871.0mb) @(0:02:58 - 0:02:59).
[05/15 07:04:26    178s] 
[05/15 07:04:26    178s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:04:26    178s] Move report: legalization moves 19 insts, mean move: 1.83 um, max move: 4.71 um spiral
[05/15 07:04:26    178s] 	Max move on inst (postCTSsetupFE_OFC120_mcs4_core_n_25147): (432.80, 424.49) --> (435.80, 426.20)
[05/15 07:04:26    178s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:04:26    178s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:04:26    178s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1874.0MB) @(0:02:59 - 0:02:59).
[05/15 07:04:26    178s] Move report: Detail placement moves 309 insts, mean move: 2.95 um, max move: 30.68 um 
[05/15 07:04:26    178s] 	Max move on inst (postCTSdrvFE_OFC99_mcs4_core_n_22345): (444.20, 436.46) --> (461.20, 450.14)
[05/15 07:04:26    178s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1874.0MB
[05/15 07:04:26    178s] Statistics of distance of Instance movement in refine placement:
[05/15 07:04:26    178s]   maximum (X+Y) =        30.68 um
[05/15 07:04:26    178s]   inst (postCTSdrvFE_OFC99_mcs4_core_n_22345) with max move: (444.2, 436.46) -> (461.2, 450.14)
[05/15 07:04:26    178s]   mean    (X+Y) =         2.95 um
[05/15 07:04:26    178s] Summary Report:
[05/15 07:04:26    178s] Instances move: 309 (out of 1932 movable)
[05/15 07:04:26    178s] Instances flipped: 0
[05/15 07:04:26    178s] Mean displacement: 2.95 um
[05/15 07:04:26    178s] Max displacement: 30.68 um (Instance: postCTSdrvFE_OFC99_mcs4_core_n_22345) (444.2, 436.46) -> (461.2, 450.14)
[05/15 07:04:26    178s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[05/15 07:04:26    178s] Total instances moved : 309
[05/15 07:04:26    178s] Ripped up 615 affected routes.
[05/15 07:04:26    178s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.760, REAL:0.837, MEM:1874.0M, EPOCH TIME: 1747307066.103584
[05/15 07:04:26    178s] Total net bbox length = 2.823e+04 (1.536e+04 1.287e+04) (ext = 1.955e+03)
[05/15 07:04:26    178s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1874.0MB
[05/15 07:04:26    178s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1874.0MB) @(0:02:58 - 0:02:59).
[05/15 07:04:26    178s] *** Finished refinePlace (0:02:59 mem=1874.0M) ***
[05/15 07:04:26    178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.11
[05/15 07:04:26    178s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.770, REAL:0.873, MEM:1874.0M, EPOCH TIME: 1747307066.105018
[05/15 07:04:26    178s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1874.0M, EPOCH TIME: 1747307066.105081
[05/15 07:04:26    178s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.008, MEM:1871.0M, EPOCH TIME: 1747307066.113076
[05/15 07:04:26    178s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.850, REAL:0.949, MEM:1871.0M, EPOCH TIME: 1747307066.113211
[05/15 07:04:26    178s] eGR doReRoute: optGuide
[05/15 07:04:26    178s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1871.0M, EPOCH TIME: 1747307066.136861
[05/15 07:04:26    178s] All LLGs are deleted
[05/15 07:04:26    178s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1871.0M, EPOCH TIME: 1747307066.136960
[05/15 07:04:26    178s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1871.0M, EPOCH TIME: 1747307066.137753
[05/15 07:04:26    178s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1871.0M, EPOCH TIME: 1747307066.138191
[05/15 07:04:26    178s] ### Creating LA Mngr. totSessionCpu=0:02:59 mem=1871.0M
[05/15 07:04:26    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:59 mem=1871.0M
[05/15 07:04:26    178s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1871.04 MB )
[05/15 07:04:26    178s] (I)      ==================== Layers =====================
[05/15 07:04:26    178s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:04:26    178s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:04:26    178s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:04:26    178s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:04:26    178s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:04:26    178s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:04:26    178s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:04:26    178s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:04:26    178s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:04:26    178s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:04:26    178s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:04:26    178s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:04:26    178s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:04:26    178s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:04:26    178s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:04:26    178s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:04:26    178s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:04:26    178s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:04:26    178s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:04:26    178s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:04:26    178s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:04:26    178s] (I)      Started Import and model ( Curr Mem: 1871.04 MB )
[05/15 07:04:26    178s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:26    178s] (I)      == Non-default Options ==
[05/15 07:04:26    178s] (I)      Maximum routing layer                              : 11
[05/15 07:04:26    178s] (I)      Number of threads                                  : 1
[05/15 07:04:26    178s] (I)      Method to set GCell size                           : row
[05/15 07:04:26    178s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:04:26    178s] (I)      Use row-based GCell size
[05/15 07:04:26    178s] (I)      Use row-based GCell align
[05/15 07:04:26    178s] (I)      layer 0 area = 80000
[05/15 07:04:26    178s] (I)      layer 1 area = 80000
[05/15 07:04:26    178s] (I)      layer 2 area = 80000
[05/15 07:04:26    178s] (I)      layer 3 area = 80000
[05/15 07:04:26    178s] (I)      layer 4 area = 80000
[05/15 07:04:26    178s] (I)      layer 5 area = 80000
[05/15 07:04:26    178s] (I)      layer 6 area = 80000
[05/15 07:04:26    178s] (I)      layer 7 area = 80000
[05/15 07:04:26    178s] (I)      layer 8 area = 80000
[05/15 07:04:26    178s] (I)      layer 9 area = 400000
[05/15 07:04:26    178s] (I)      layer 10 area = 400000
[05/15 07:04:26    178s] (I)      GCell unit size   : 3420
[05/15 07:04:26    178s] (I)      GCell multiplier  : 1
[05/15 07:04:26    178s] (I)      GCell row height  : 3420
[05/15 07:04:26    178s] (I)      Actual row height : 3420
[05/15 07:04:26    178s] (I)      GCell align ref   : 616000 616420
[05/15 07:04:26    178s] [NR-eGR] Track table information for default rule: 
[05/15 07:04:26    178s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:04:26    178s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:04:26    178s] (I)      ================== Default via ===================
[05/15 07:04:26    178s] (I)      +----+------------------+------------------------+
[05/15 07:04:26    178s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 07:04:26    178s] (I)      +----+------------------+------------------------+
[05/15 07:04:26    178s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 07:04:26    178s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 07:04:26    178s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 07:04:26    178s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 07:04:26    178s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 07:04:26    178s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 07:04:26    178s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 07:04:26    178s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 07:04:26    178s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 07:04:26    178s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 07:04:26    178s] (I)      +----+------------------+------------------------+
[05/15 07:04:26    178s] [NR-eGR] Read 2906 PG shapes
[05/15 07:04:26    178s] [NR-eGR] Read 0 clock shapes
[05/15 07:04:26    178s] [NR-eGR] Read 0 other shapes
[05/15 07:04:26    178s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:04:26    178s] [NR-eGR] #Instance Blockages : 640
[05/15 07:04:26    178s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:04:26    178s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:04:26    178s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:04:26    178s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:04:26    178s] [NR-eGR] #Other Blockages    : 0
[05/15 07:04:26    178s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:04:26    178s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 402
[05/15 07:04:26    178s] [NR-eGR] Read 1975 nets ( ignored 15 )
[05/15 07:04:26    178s] (I)      early_global_route_priority property id does not exist.
[05/15 07:04:26    178s] (I)      Read Num Blocks=3546  Num Prerouted Wires=402  Num CS=0
[05/15 07:04:26    178s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 174
[05/15 07:04:26    178s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 196
[05/15 07:04:26    178s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 32
[05/15 07:04:26    178s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:04:26    178s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:04:26    178s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:04:26    178s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:04:26    178s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:04:26    179s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:04:26    179s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:04:26    179s] (I)      Number of ignored nets                =     15
[05/15 07:04:26    179s] (I)      Number of connected nets              =      0
[05/15 07:04:26    179s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/15 07:04:26    179s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 07:04:26    179s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:04:26    179s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:04:26    179s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:04:26    179s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:04:26    179s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:04:26    179s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:04:26    179s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:04:26    179s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 07:04:26    179s] (I)      Ndr track 0 does not exist
[05/15 07:04:26    179s] (I)      Ndr track 0 does not exist
[05/15 07:04:26    179s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:04:26    179s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:04:26    179s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:04:26    179s] (I)      Site width          :   400  (dbu)
[05/15 07:04:26    179s] (I)      Row height          :  3420  (dbu)
[05/15 07:04:26    179s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:04:26    179s] (I)      GCell width         :  3420  (dbu)
[05/15 07:04:26    179s] (I)      GCell height        :  3420  (dbu)
[05/15 07:04:26    179s] (I)      Grid                :   585   550    11
[05/15 07:04:26    179s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:04:26    179s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:04:26    179s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:04:26    179s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:04:26    179s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:04:26    179s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:04:26    179s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:04:26    179s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:04:26    179s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:04:26    179s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:04:26    179s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:04:26    179s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:04:26    179s] (I)      --------------------------------------------------------
[05/15 07:04:26    179s] 
[05/15 07:04:26    179s] [NR-eGR] ============ Routing rule table ============
[05/15 07:04:26    179s] [NR-eGR] Rule id: 0  Nets: 1933
[05/15 07:04:26    179s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:04:26    179s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:04:26    179s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:04:26    179s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:04:26    179s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:04:26    179s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 07:04:26    179s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:04:26    179s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:04:26    179s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:04:26    179s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:04:26    179s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:04:26    179s] [NR-eGR] ========================================
[05/15 07:04:26    179s] [NR-eGR] 
[05/15 07:04:26    179s] (I)      =============== Blocked Tracks ===============
[05/15 07:04:26    179s] (I)      +-------+---------+----------+---------------+
[05/15 07:04:26    179s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:04:26    179s] (I)      +-------+---------+----------+---------------+
[05/15 07:04:26    179s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:04:26    179s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:04:26    179s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:04:26    179s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:04:26    179s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:04:26    179s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:04:26    179s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:04:26    179s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:04:26    179s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:04:26    179s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:04:26    179s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:04:26    179s] (I)      +-------+---------+----------+---------------+
[05/15 07:04:26    179s] (I)      Finished Import and model ( CPU: 0.33 sec, Real: 0.37 sec, Curr Mem: 1913.46 MB )
[05/15 07:04:26    179s] (I)      Reset routing kernel
[05/15 07:04:26    179s] (I)      Started Global Routing ( Curr Mem: 1913.46 MB )
[05/15 07:04:26    179s] (I)      totalPins=7504  totalGlobalPin=7385 (98.41%)
[05/15 07:04:26    179s] (I)      total 2D Cap : 5438482 = (2843533 H, 2594949 V)
[05/15 07:04:26    179s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1a Route ============
[05/15 07:04:26    179s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1b Route ============
[05/15 07:04:26    179s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:04:26    179s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.703510e+03um
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1c Route ============
[05/15 07:04:26    179s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1d Route ============
[05/15 07:04:26    179s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1e Route ============
[05/15 07:04:26    179s] (I)      Usage: 1581 = (705 H, 876 V) = (0.02% H, 0.03% V) = (1.206e+03um H, 1.498e+03um V)
[05/15 07:04:26    179s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.703510e+03um
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1l Route ============
[05/15 07:04:26    179s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:04:26    179s] [NR-eGR] Layer group 2: route 1933 net(s) in layer range [2, 11]
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1a Route ============
[05/15 07:04:26    179s] (I)      Usage: 17990 = (9580 H, 8410 V) = (0.08% H, 0.07% V) = (1.638e+04um H, 1.438e+04um V)
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1b Route ============
[05/15 07:04:26    179s] (I)      Usage: 17990 = (9580 H, 8410 V) = (0.08% H, 0.07% V) = (1.638e+04um H, 1.438e+04um V)
[05/15 07:04:26    179s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.076290e+04um
[05/15 07:04:26    179s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:04:26    179s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1c Route ============
[05/15 07:04:26    179s] (I)      Usage: 17990 = (9580 H, 8410 V) = (0.08% H, 0.07% V) = (1.638e+04um H, 1.438e+04um V)
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1d Route ============
[05/15 07:04:26    179s] (I)      Usage: 17990 = (9580 H, 8410 V) = (0.08% H, 0.07% V) = (1.638e+04um H, 1.438e+04um V)
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1e Route ============
[05/15 07:04:26    179s] (I)      Usage: 17990 = (9580 H, 8410 V) = (0.08% H, 0.07% V) = (1.638e+04um H, 1.438e+04um V)
[05/15 07:04:26    179s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.076290e+04um
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] (I)      ============  Phase 1l Route ============
[05/15 07:04:26    179s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:04:26    179s] (I)      Layer  2:    2621512      9668         0      104421     2641540    ( 3.80%) 
[05/15 07:04:26    179s] (I)      Layer  3:    2839115     12001         0       37791     2853009    ( 1.31%) 
[05/15 07:04:26    179s] (I)      Layer  4:    2592119      3777         0      116519     2629441    ( 4.24%) 
[05/15 07:04:26    179s] (I)      Layer  5:    2838484       342         0       41679     2849121    ( 1.44%) 
[05/15 07:04:26    179s] (I)      Layer  6:    2743394         0         0           0     2745961    ( 0.00%) 
[05/15 07:04:26    179s] (I)      Layer  7:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:04:26    179s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:04:26    179s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:04:26    179s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:04:26    179s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:04:26    179s] (I)      Total:      24409782     25788         0      300680    24501064    ( 1.21%) 
[05/15 07:04:26    179s] (I)      
[05/15 07:04:26    179s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:04:26    179s] [NR-eGR]                        OverCon            
[05/15 07:04:26    179s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:04:26    179s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:04:26    179s] [NR-eGR] ----------------------------------------------
[05/15 07:04:26    179s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR] ----------------------------------------------
[05/15 07:04:26    179s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:04:26    179s] [NR-eGR] 
[05/15 07:04:26    179s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.42 sec, Curr Mem: 1913.46 MB )
[05/15 07:04:26    179s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:04:27    179s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:04:27    179s] (I)      ============= Track Assignment ============
[05/15 07:04:27    179s] (I)      Started Track Assignment (1T) ( Curr Mem: 1913.46 MB )
[05/15 07:04:27    179s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[05/15 07:04:27    179s] (I)      Run Multi-thread track assignment
[05/15 07:04:27    179s] (I)      Finished Track Assignment (1T) ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1923.96 MB )
[05/15 07:04:27    179s] (I)      Started Export ( Curr Mem: 1923.96 MB )
[05/15 07:04:27    179s] [NR-eGR]                  Length (um)   Vias 
[05/15 07:04:27    179s] [NR-eGR] ------------------------------------
[05/15 07:04:27    179s] [NR-eGR]  Metal1   (1H)             0   7622 
[05/15 07:04:27    179s] [NR-eGR]  Metal2   (2V)         12791  10760 
[05/15 07:04:27    179s] [NR-eGR]  Metal3   (3H)         17278   1264 
[05/15 07:04:27    179s] [NR-eGR]  Metal4   (4V)          3569     65 
[05/15 07:04:27    179s] [NR-eGR]  Metal5   (5H)           595      0 
[05/15 07:04:27    179s] [NR-eGR]  Metal6   (6V)             0      0 
[05/15 07:04:27    179s] [NR-eGR]  Metal7   (7H)             0      0 
[05/15 07:04:27    179s] [NR-eGR]  Metal8   (8V)             0      0 
[05/15 07:04:27    179s] [NR-eGR]  Metal9   (9H)             0      0 
[05/15 07:04:27    179s] [NR-eGR]  Metal10  (10V)            0      0 
[05/15 07:04:27    179s] [NR-eGR]  Metal11  (11H)            0      0 
[05/15 07:04:27    179s] [NR-eGR] ------------------------------------
[05/15 07:04:27    179s] [NR-eGR]           Total        34233  19711 
[05/15 07:04:27    179s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:04:27    179s] [NR-eGR] Total half perimeter of net bounding box: 28228um
[05/15 07:04:27    179s] [NR-eGR] Total length: 34233um, number of vias: 19711
[05/15 07:04:27    179s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:04:27    179s] [NR-eGR] Total eGR-routed clock nets wire length: 2825um, number of vias: 1971
[05/15 07:04:27    179s] [NR-eGR] --------------------------------------------------------------------------
[05/15 07:04:27    179s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.11 sec, Curr Mem: 1905.95 MB )
[05/15 07:04:27    179s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 1.28 sec, Curr Mem: 1846.95 MB )
[05/15 07:04:27    179s] (I)      ====================================== Runtime Summary ======================================
[05/15 07:04:27    179s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 07:04:27    179s] (I)      ---------------------------------------------------------------------------------------------
[05/15 07:04:27    179s] (I)       Early Global Route kernel               100.00%  209.00 sec  210.28 sec  1.28 sec  1.13 sec 
[05/15 07:04:27    179s] (I)       +-Import and model                       28.66%  209.00 sec  209.37 sec  0.37 sec  0.33 sec 
[05/15 07:04:27    179s] (I)       | +-Create place DB                       0.71%  209.00 sec  209.01 sec  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Import place data                   0.70%  209.00 sec  209.01 sec  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Read instances and placement      0.16%  209.00 sec  209.01 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Read nets                         0.51%  209.01 sec  209.01 sec  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | +-Create route DB                      21.81%  209.01 sec  209.29 sec  0.28 sec  0.27 sec 
[05/15 07:04:27    179s] (I)       | | +-Import route data (1T)             21.73%  209.01 sec  209.29 sec  0.28 sec  0.27 sec 
[05/15 07:04:27    179s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.16%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Read routing blockages          0.00%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Read instance blockages         0.04%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Read PG blockages               0.03%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Read clock blockages            0.00%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Read other blockages            0.00%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Read halo blockages             0.00%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Read boundary cut boxes         0.00%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Read blackboxes                   0.00%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Read prerouted                    0.10%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Read unlegalized nets             0.02%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Read nets                         0.08%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Set up via pillars                0.00%  209.02 sec  209.02 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Initialize 3D grid graph          1.24%  209.02 sec  209.04 sec  0.02 sec  0.02 sec 
[05/15 07:04:27    179s] (I)       | | | +-Model blockage capacity          19.57%  209.04 sec  209.29 sec  0.25 sec  0.24 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Initialize 3D capacity         18.45%  209.04 sec  209.27 sec  0.24 sec  0.22 sec 
[05/15 07:04:27    179s] (I)       | +-Read aux data                         0.00%  209.29 sec  209.29 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | +-Others data preparation               0.13%  209.29 sec  209.29 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | +-Create route kernel                   5.90%  209.29 sec  209.37 sec  0.08 sec  0.06 sec 
[05/15 07:04:27    179s] (I)       +-Global Routing                         32.81%  209.37 sec  209.79 sec  0.42 sec  0.35 sec 
[05/15 07:04:27    179s] (I)       | +-Initialization                        0.67%  209.37 sec  209.38 sec  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)       | +-Net group 1                           3.98%  209.38 sec  209.43 sec  0.05 sec  0.04 sec 
[05/15 07:04:27    179s] (I)       | | +-Generate topology                   0.04%  209.38 sec  209.38 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1a                            0.52%  209.41 sec  209.42 sec  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Pattern routing (1T)              0.37%  209.41 sec  209.41 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1b                            0.28%  209.42 sec  209.42 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1c                            0.00%  209.42 sec  209.42 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1d                            0.00%  209.42 sec  209.42 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1e                            0.50%  209.42 sec  209.43 sec  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Route legalization                0.02%  209.42 sec  209.42 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | | +-Legalize Blockage Violations    0.01%  209.42 sec  209.42 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1l                            0.25%  209.43 sec  209.43 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | | +-Layer assignment (1T)             0.23%  209.43 sec  209.43 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | +-Net group 2                          18.26%  209.43 sec  209.66 sec  0.23 sec  0.19 sec 
[05/15 07:04:27    179s] (I)       | | +-Generate topology                   0.30%  209.43 sec  209.43 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1a                            1.50%  209.52 sec  209.54 sec  0.02 sec  0.02 sec 
[05/15 07:04:27    179s] (I)       | | | +-Pattern routing (1T)              1.17%  209.52 sec  209.53 sec  0.01 sec  0.02 sec 
[05/15 07:04:27    179s] (I)       | | | +-Add via demand to 2D              0.27%  209.53 sec  209.54 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1b                            1.16%  209.54 sec  209.55 sec  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1c                            0.00%  209.55 sec  209.55 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1d                            0.00%  209.55 sec  209.55 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1e                            0.20%  209.55 sec  209.55 sec  0.00 sec  0.01 sec 
[05/15 07:04:27    179s] (I)       | | | +-Route legalization                0.00%  209.55 sec  209.55 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | | +-Phase 1l                            8.50%  209.56 sec  209.66 sec  0.11 sec  0.09 sec 
[05/15 07:04:27    179s] (I)       | | | +-Layer assignment (1T)             2.37%  209.63 sec  209.66 sec  0.03 sec  0.03 sec 
[05/15 07:04:27    179s] (I)       | +-Clean cong LA                         0.00%  209.66 sec  209.66 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       +-Export 3D cong map                     10.88%  209.79 sec  209.93 sec  0.14 sec  0.14 sec 
[05/15 07:04:27    179s] (I)       | +-Export 2D cong map                    1.15%  209.91 sec  209.93 sec  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)       +-Extract Global 3D Wires                 0.04%  209.93 sec  209.93 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       +-Track Assignment (1T)                  17.02%  209.93 sec  210.15 sec  0.22 sec  0.21 sec 
[05/15 07:04:27    179s] (I)       | +-Initialization                        0.22%  209.93 sec  209.94 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | +-Track Assignment Kernel              16.67%  209.94 sec  210.15 sec  0.21 sec  0.21 sec 
[05/15 07:04:27    179s] (I)       | +-Free Memory                           0.00%  210.15 sec  210.15 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       +-Export                                  8.62%  210.15 sec  210.26 sec  0.11 sec  0.08 sec 
[05/15 07:04:27    179s] (I)       | +-Export DB wires                       1.22%  210.15 sec  210.17 sec  0.02 sec  0.01 sec 
[05/15 07:04:27    179s] (I)       | | +-Export all nets                     0.86%  210.15 sec  210.16 sec  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)       | | +-Set wire vias                       0.27%  210.16 sec  210.17 sec  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | +-Report wirelength                     1.27%  210.17 sec  210.18 sec  0.02 sec  0.01 sec 
[05/15 07:04:27    179s] (I)       | +-Update net boxes                      0.45%  210.18 sec  210.19 sec  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)       | +-Update timing                         5.61%  210.19 sec  210.26 sec  0.07 sec  0.05 sec 
[05/15 07:04:27    179s] (I)       +-Postprocess design                      1.05%  210.26 sec  210.27 sec  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)      ===================== Summary by functions =====================
[05/15 07:04:27    179s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:04:27    179s] (I)      ----------------------------------------------------------------
[05/15 07:04:27    179s] (I)        0  Early Global Route kernel      100.00%  1.28 sec  1.13 sec 
[05/15 07:04:27    179s] (I)        1  Global Routing                  32.81%  0.42 sec  0.35 sec 
[05/15 07:04:27    179s] (I)        1  Import and model                28.66%  0.37 sec  0.33 sec 
[05/15 07:04:27    179s] (I)        1  Track Assignment (1T)           17.02%  0.22 sec  0.21 sec 
[05/15 07:04:27    179s] (I)        1  Export 3D cong map              10.88%  0.14 sec  0.14 sec 
[05/15 07:04:27    179s] (I)        1  Export                           8.62%  0.11 sec  0.08 sec 
[05/15 07:04:27    179s] (I)        1  Postprocess design               1.05%  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)        1  Extract Global 3D Wires          0.04%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        2  Create route DB                 21.81%  0.28 sec  0.27 sec 
[05/15 07:04:27    179s] (I)        2  Net group 2                     18.26%  0.23 sec  0.19 sec 
[05/15 07:04:27    179s] (I)        2  Track Assignment Kernel         16.67%  0.21 sec  0.21 sec 
[05/15 07:04:27    179s] (I)        2  Create route kernel              5.90%  0.08 sec  0.06 sec 
[05/15 07:04:27    179s] (I)        2  Update timing                    5.61%  0.07 sec  0.05 sec 
[05/15 07:04:27    179s] (I)        2  Net group 1                      3.98%  0.05 sec  0.04 sec 
[05/15 07:04:27    179s] (I)        2  Report wirelength                1.27%  0.02 sec  0.01 sec 
[05/15 07:04:27    179s] (I)        2  Export DB wires                  1.22%  0.02 sec  0.01 sec 
[05/15 07:04:27    179s] (I)        2  Export 2D cong map               1.15%  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)        2  Initialization                   0.89%  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)        2  Create place DB                  0.71%  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        2  Update net boxes                 0.45%  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        3  Import route data (1T)          21.73%  0.28 sec  0.27 sec 
[05/15 07:04:27    179s] (I)        3  Phase 1l                         8.75%  0.11 sec  0.09 sec 
[05/15 07:04:27    179s] (I)        3  Phase 1a                         2.01%  0.03 sec  0.02 sec 
[05/15 07:04:27    179s] (I)        3  Phase 1b                         1.44%  0.02 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        3  Export all nets                  0.86%  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)        3  Phase 1e                         0.70%  0.01 sec  0.01 sec 
[05/15 07:04:27    179s] (I)        3  Import place data                0.70%  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        3  Generate topology                0.34%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        3  Set wire vias                    0.27%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Model blockage capacity         19.57%  0.25 sec  0.24 sec 
[05/15 07:04:27    179s] (I)        4  Layer assignment (1T)            2.60%  0.03 sec  0.03 sec 
[05/15 07:04:27    179s] (I)        4  Pattern routing (1T)             1.54%  0.02 sec  0.02 sec 
[05/15 07:04:27    179s] (I)        4  Initialize 3D grid graph         1.24%  0.02 sec  0.02 sec 
[05/15 07:04:27    179s] (I)        4  Read nets                        0.60%  0.01 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Add via demand to 2D             0.27%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Read blockages ( Layer 2-11 )    0.16%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Read instances and placement     0.16%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Read prerouted                   0.10%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        5  Initialize 3D capacity          18.45%  0.24 sec  0.22 sec 
[05/15 07:04:27    179s] (I)        5  Read instance blockages          0.04%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        5  Read PG blockages                0.03%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:04:27    179s] Extraction called for design 'mcs4_pad_frame' of instances=1982 and nets=2007 using extraction engine 'preRoute' .
[05/15 07:04:27    179s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:04:27    179s] RC Extraction called in multi-corner(2) mode.
[05/15 07:04:27    179s] RCMode: PreRoute
[05/15 07:04:27    179s]       RC Corner Indexes            0       1   
[05/15 07:04:27    179s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:04:27    179s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:04:27    179s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:04:27    179s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:04:27    179s] Shrink Factor                : 1.00000
[05/15 07:04:27    179s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:04:27    179s] Using Quantus QRC technology file ...
[05/15 07:04:27    179s] 
[05/15 07:04:27    179s] Trim Metal Layers:
[05/15 07:04:27    179s] LayerId::1 widthSet size::1
[05/15 07:04:27    179s] LayerId::2 widthSet size::1
[05/15 07:04:27    179s] LayerId::3 widthSet size::1
[05/15 07:04:27    179s] LayerId::4 widthSet size::1
[05/15 07:04:27    179s] LayerId::5 widthSet size::1
[05/15 07:04:27    179s] LayerId::6 widthSet size::1
[05/15 07:04:27    179s] LayerId::7 widthSet size::1
[05/15 07:04:27    179s] LayerId::8 widthSet size::1
[05/15 07:04:27    179s] LayerId::9 widthSet size::1
[05/15 07:04:27    179s] LayerId::10 widthSet size::1
[05/15 07:04:27    179s] LayerId::11 widthSet size::1
[05/15 07:04:27    179s] Updating RC grid for preRoute extraction ...
[05/15 07:04:27    179s] eee: pegSigSF::1.070000
[05/15 07:04:27    179s] Initializing multi-corner resistance tables ...
[05/15 07:04:27    179s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:04:27    179s] eee: l::2 avDens::0.034070 usedTrk::1267.151460 availTrk::37192.500000 sigTrk::1267.151460
[05/15 07:04:27    179s] eee: l::3 avDens::0.032961 usedTrk::1222.192691 availTrk::37080.000000 sigTrk::1222.192691
[05/15 07:04:27    179s] eee: l::4 avDens::0.015017 usedTrk::543.096491 availTrk::36166.500000 sigTrk::543.096491
[05/15 07:04:27    179s] eee: l::5 avDens::0.012259 usedTrk::208.531287 availTrk::17010.000000 sigTrk::208.531287
[05/15 07:04:27    179s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:04:27    179s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:27    179s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:27    179s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:27    179s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:27    179s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:27    180s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:27    180s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.065971 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:04:27    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1839.953M)
[05/15 07:04:27    180s] Compute RC Scale Done ...
[05/15 07:04:27    180s] OPERPROF: Starting HotSpotCal at level 1, MEM:1859.0M, EPOCH TIME: 1747307067.800213
[05/15 07:04:27    180s] [hotspot] +------------+---------------+---------------+
[05/15 07:04:27    180s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 07:04:27    180s] [hotspot] +------------+---------------+---------------+
[05/15 07:04:27    180s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 07:04:27    180s] [hotspot] +------------+---------------+---------------+
[05/15 07:04:27    180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 07:04:27    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 07:04:27    180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.020, MEM:1859.0M, EPOCH TIME: 1747307067.820435
[05/15 07:04:27    180s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[05/15 07:04:27    180s] Begin: GigaOpt Route Type Constraints Refinement
[05/15 07:04:27    180s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:03:00.2/0:05:25.1 (0.6), mem = 1859.0M
[05/15 07:04:27    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.18
[05/15 07:04:27    180s] ### Creating RouteCongInterface, started
[05/15 07:04:27    180s] 
[05/15 07:04:27    180s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:04:27    180s] 
[05/15 07:04:27    180s] #optDebug: {0, 1.000}
[05/15 07:04:27    180s] ### Creating RouteCongInterface, finished
[05/15 07:04:27    180s] Updated routing constraints on 0 nets.
[05/15 07:04:27    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.18
[05/15 07:04:28    180s] Bottom Preferred Layer:
[05/15 07:04:28    180s] +---------------+------------+----------+
[05/15 07:04:28    180s] |     Layer     |    CLK     |   Rule   |
[05/15 07:04:28    180s] +---------------+------------+----------+
[05/15 07:04:28    180s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:04:28    180s] +---------------+------------+----------+
[05/15 07:04:28    180s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:03:00.3/0:05:25.3 (0.6), mem = 1859.0M
[05/15 07:04:28    180s] 
[05/15 07:04:28    180s] =============================================================================================
[05/15 07:04:28    180s]  Step TAT Report for CongRefineRouteType #4                                     21.12-s106_1
[05/15 07:04:28    180s] =============================================================================================
[05/15 07:04:28    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:28    180s] ---------------------------------------------------------------------------------------------
[05/15 07:04:28    180s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  70.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:04:28    180s] [ MISC                   ]          0:00:00.1  (  29.2 % )     0:00:00.1 /  0:00:00.0    1.0
[05/15 07:04:28    180s] ---------------------------------------------------------------------------------------------
[05/15 07:04:28    180s]  CongRefineRouteType #4 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:04:28    180s] ---------------------------------------------------------------------------------------------
[05/15 07:04:28    180s] 
[05/15 07:04:28    180s] End: GigaOpt Route Type Constraints Refinement
[05/15 07:04:28    180s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:04:28    180s] #################################################################################
[05/15 07:04:28    180s] # Design Stage: PreRoute
[05/15 07:04:28    180s] # Design Name: mcs4_pad_frame
[05/15 07:04:28    180s] # Design Mode: 45nm
[05/15 07:04:28    180s] # Analysis Mode: MMMC OCV 
[05/15 07:04:28    180s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:04:28    180s] # Signoff Settings: SI Off 
[05/15 07:04:28    180s] #################################################################################
[05/15 07:04:28    180s] Calculate early delays in OCV mode...
[05/15 07:04:28    180s] Calculate late delays in OCV mode...
[05/15 07:04:28    180s] Topological Sorting (REAL = 0:00:00.0, MEM = 1849.0M, InitMEM = 1849.0M)
[05/15 07:04:28    180s] Start delay calculation (fullDC) (1 T). (MEM=1849.03)
[05/15 07:04:28    180s] End AAE Lib Interpolated Model. (MEM=1869.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:28    180s] Total number of fetched objects 1985
[05/15 07:04:28    181s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:04:28    181s] End delay calculation. (MEM=1885.46 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 07:04:28    181s] End delay calculation (fullDC). (MEM=1885.46 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 07:04:28    181s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1885.5M) ***
[05/15 07:04:28    181s] Begin: GigaOpt postEco DRV Optimization
[05/15 07:04:28    181s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[05/15 07:04:28    181s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:03:01.2/0:05:26.2 (0.6), mem = 1885.5M
[05/15 07:04:28    181s] Info: 21 io nets excluded
[05/15 07:04:28    181s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:28    181s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:04:28    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.19
[05/15 07:04:28    181s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:28    181s] ### Creating PhyDesignMc. totSessionCpu=0:03:01 mem=1885.5M
[05/15 07:04:28    181s] OPERPROF: Starting DPlace-Init at level 1, MEM:1885.5M, EPOCH TIME: 1747307068.912656
[05/15 07:04:28    181s] z: 2, totalTracks: 1
[05/15 07:04:28    181s] z: 4, totalTracks: 1
[05/15 07:04:28    181s] z: 6, totalTracks: 1
[05/15 07:04:28    181s] z: 8, totalTracks: 1
[05/15 07:04:28    181s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:04:28    181s] All LLGs are deleted
[05/15 07:04:28    181s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1885.5M, EPOCH TIME: 1747307068.918732
[05/15 07:04:28    181s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1885.5M, EPOCH TIME: 1747307068.919367
[05/15 07:04:28    181s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1885.5M, EPOCH TIME: 1747307068.920208
[05/15 07:04:28    181s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1885.5M, EPOCH TIME: 1747307068.922222
[05/15 07:04:28    181s] Core basic site is CoreSite
[05/15 07:04:28    181s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1885.5M, EPOCH TIME: 1747307068.963078
[05/15 07:04:28    181s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.021, MEM:1885.5M, EPOCH TIME: 1747307068.983606
[05/15 07:04:28    181s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:04:28    181s] SiteArray: use 1,548,288 bytes
[05/15 07:04:28    181s] SiteArray: current memory after site array memory allocation 1885.5M
[05/15 07:04:28    181s] SiteArray: FP blocked sites are writable
[05/15 07:04:28    181s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:04:28    181s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1885.5M, EPOCH TIME: 1747307068.994784
[05/15 07:04:29    181s] Process 43260 wires and vias for routing blockage and capacity analysis
[05/15 07:04:29    181s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.021, MEM:1885.5M, EPOCH TIME: 1747307069.015936
[05/15 07:04:29    181s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.099, MEM:1885.5M, EPOCH TIME: 1747307069.021544
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:29    181s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.107, MEM:1885.5M, EPOCH TIME: 1747307069.027089
[05/15 07:04:29    181s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1885.5M, EPOCH TIME: 1747307069.029854
[05/15 07:04:29    181s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1885.5M, EPOCH TIME: 1747307069.029991
[05/15 07:04:29    181s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1885.5MB).
[05/15 07:04:29    181s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.118, MEM:1885.5M, EPOCH TIME: 1747307069.030595
[05/15 07:04:29    181s] TotalInstCnt at PhyDesignMc Initialization: 1,952
[05/15 07:04:29    181s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=1885.5M
[05/15 07:04:29    181s] ### Creating RouteCongInterface, started
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] #optDebug: {0, 1.000}
[05/15 07:04:29    181s] ### Creating RouteCongInterface, finished
[05/15 07:04:29    181s] {MG  {8 0 1 0.0251801}  {10 0 5.8 0.140527} }
[05/15 07:04:29    181s] ### Creating LA Mngr. totSessionCpu=0:03:01 mem=1885.5M
[05/15 07:04:29    181s] ### Creating LA Mngr, finished. totSessionCpu=0:03:01 mem=1885.5M
[05/15 07:04:29    181s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1919.8M, EPOCH TIME: 1747307069.350335
[05/15 07:04:29    181s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1919.8M, EPOCH TIME: 1747307069.350532
[05/15 07:04:29    181s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:04:29    181s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/15 07:04:29    181s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:04:29    181s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/15 07:04:29    181s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:04:29    181s] Info: violation cost 29.099550 (cap = 0.000000, tran = 29.099550, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:04:29    181s] |     3|     8|    -4.07|     2|     2|    -2.19|     0|     0|     0|     0|    41.17|     0.00|       0|       0|       0|  5.89%|          |         |
[05/15 07:04:29    181s] Info: violation cost 29.099550 (cap = 0.000000, tran = 29.099550, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/15 07:04:29    181s] |     3|     8|    -4.07|     2|     2|    -2.19|     0|     0|     0|     0|    41.17|     0.00|       0|       0|       0|  5.89%| 0:00:00.0|  1954.9M|
[05/15 07:04:29    181s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] ###############################################################################
[05/15 07:04:29    181s] #
[05/15 07:04:29    181s] #  Large fanout net report:  
[05/15 07:04:29    181s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/15 07:04:29    181s] #     - current density: 5.89
[05/15 07:04:29    181s] #
[05/15 07:04:29    181s] #  List of high fanout nets:
[05/15 07:04:29    181s] #
[05/15 07:04:29    181s] ###############################################################################
[05/15 07:04:29    181s] Bottom Preferred Layer:
[05/15 07:04:29    181s] +---------------+------------+----------+
[05/15 07:04:29    181s] |     Layer     |    CLK     |   Rule   |
[05/15 07:04:29    181s] +---------------+------------+----------+
[05/15 07:04:29    181s] | Metal3 (z=3)  |         22 | default  |
[05/15 07:04:29    181s] +---------------+------------+----------+
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] =======================================================================
[05/15 07:04:29    181s]                 Reasons for remaining drv violations
[05/15 07:04:29    181s] =======================================================================
[05/15 07:04:29    181s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] MultiBuffering failure reasons
[05/15 07:04:29    181s] ------------------------------------------------
[05/15 07:04:29    181s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[05/15 07:04:29    181s] *info:     2 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1954.9M) ***
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] Total-nets :: 1975, Stn-nets :: 21, ratio :: 1.06329 %, Total-len 34233.2, Stn-len 0
[05/15 07:04:29    181s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1935.8M, EPOCH TIME: 1747307069.474653
[05/15 07:04:29    181s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:1864.8M, EPOCH TIME: 1747307069.494090
[05/15 07:04:29    181s] TotalInstCnt at PhyDesignMc Destruction: 1,952
[05/15 07:04:29    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.19
[05/15 07:04:29    181s] *** DrvOpt #9 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (0.9), totSession cpu/real = 0:03:01.7/0:05:26.8 (0.6), mem = 1864.8M
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] =============================================================================================
[05/15 07:04:29    181s]  Step TAT Report for DrvOpt #9                                                  21.12-s106_1
[05/15 07:04:29    181s] =============================================================================================
[05/15 07:04:29    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:29    181s] ---------------------------------------------------------------------------------------------
[05/15 07:04:29    181s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.7 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 07:04:29    181s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:29    181s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  23.4 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 07:04:29    181s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:04:29    181s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:29    181s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:04:29    181s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:29    181s] [ OptEval                ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 07:04:29    181s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:29    181s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:04:29    181s] [ DrvComputeSummary      ]      2   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.4
[05/15 07:04:29    181s] [ MISC                   ]          0:00:00.3  (  47.1 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:29    181s] ---------------------------------------------------------------------------------------------
[05/15 07:04:29    181s]  DrvOpt #9 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    0.9
[05/15 07:04:29    181s] ---------------------------------------------------------------------------------------------
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] End: GigaOpt postEco DRV Optimization
[05/15 07:04:29    181s] **INFO: Flow update: Design timing is met.
[05/15 07:04:29    181s] Running refinePlace -preserveRouting true -hardFence false
[05/15 07:04:29    181s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1864.8M, EPOCH TIME: 1747307069.511696
[05/15 07:04:29    181s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1864.8M, EPOCH TIME: 1747307069.511849
[05/15 07:04:29    181s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1864.8M, EPOCH TIME: 1747307069.511996
[05/15 07:04:29    181s] z: 2, totalTracks: 1
[05/15 07:04:29    181s] z: 4, totalTracks: 1
[05/15 07:04:29    181s] z: 6, totalTracks: 1
[05/15 07:04:29    181s] z: 8, totalTracks: 1
[05/15 07:04:29    181s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:04:29    181s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1864.8M, EPOCH TIME: 1747307069.523607
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:29    181s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.065, MEM:1864.8M, EPOCH TIME: 1747307069.588731
[05/15 07:04:29    181s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1864.8M, EPOCH TIME: 1747307069.588896
[05/15 07:04:29    181s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1864.8M, EPOCH TIME: 1747307069.588992
[05/15 07:04:29    181s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1864.8MB).
[05/15 07:04:29    181s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.078, MEM:1864.8M, EPOCH TIME: 1747307069.589919
[05/15 07:04:29    181s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.078, MEM:1864.8M, EPOCH TIME: 1747307069.590000
[05/15 07:04:29    181s] TDRefine: refinePlace mode is spiral
[05/15 07:04:29    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.12
[05/15 07:04:29    181s] OPERPROF:   Starting RefinePlace at level 2, MEM:1864.8M, EPOCH TIME: 1747307069.590102
[05/15 07:04:29    181s] *** Starting refinePlace (0:03:02 mem=1864.8M) ***
[05/15 07:04:29    181s] Total net bbox length = 2.823e+04 (1.536e+04 1.287e+04) (ext = 1.955e+03)
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:29    181s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:1864.8M, EPOCH TIME: 1747307069.593562
[05/15 07:04:29    181s]   Signal wire search tree: 741 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:04:29    181s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.000, REAL:0.016, MEM:1864.8M, EPOCH TIME: 1747307069.609597
[05/15 07:04:29    181s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:29    181s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] Starting Small incrNP...
[05/15 07:04:29    181s] User Input Parameters:
[05/15 07:04:29    181s] - Congestion Driven    : Off
[05/15 07:04:29    181s] - Timing Driven        : Off
[05/15 07:04:29    181s] - Area-Violation Based : Off
[05/15 07:04:29    181s] - Start Rollback Level : -5
[05/15 07:04:29    181s] - Legalized            : On
[05/15 07:04:29    181s] - Window Based         : Off
[05/15 07:04:29    181s] - eDen incr mode       : Off
[05/15 07:04:29    181s] - Small incr mode      : On
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1864.8M, EPOCH TIME: 1747307069.616441
[05/15 07:04:29    181s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1864.8M, EPOCH TIME: 1747307069.618875
[05/15 07:04:29    181s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:1864.8M, EPOCH TIME: 1747307069.621435
[05/15 07:04:29    181s] default core: bins with density > 0.750 =  0.69 % ( 3 / 437 )
[05/15 07:04:29    181s] Density distribution unevenness ratio = 87.079%
[05/15 07:04:29    181s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:1864.8M, EPOCH TIME: 1747307069.621638
[05/15 07:04:29    181s] cost 0.780233, thresh 1.000000
[05/15 07:04:29    181s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1864.8M)
[05/15 07:04:29    181s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:04:29    181s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1864.8M, EPOCH TIME: 1747307069.622161
[05/15 07:04:29    181s] Starting refinePlace ...
[05/15 07:04:29    181s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:29    181s] One DDP V2 for no tweak run.
[05/15 07:04:29    181s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:04:29    181s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 07:04:29    181s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1864.8MB) @(0:03:02 - 0:03:02).
[05/15 07:04:29    181s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:04:29    181s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:04:29    181s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/15 07:04:29    181s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:04:29    181s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:04:29    181s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1864.8MB) @(0:03:02 - 0:03:02).
[05/15 07:04:29    181s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:04:29    181s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1864.8MB
[05/15 07:04:29    181s] Statistics of distance of Instance movement in refine placement:
[05/15 07:04:29    181s]   maximum (X+Y) =         0.00 um
[05/15 07:04:29    181s]   mean    (X+Y) =         0.00 um
[05/15 07:04:29    181s] Summary Report:
[05/15 07:04:29    181s] Instances move: 0 (out of 1932 movable)
[05/15 07:04:29    181s] Instances flipped: 0
[05/15 07:04:29    181s] Mean displacement: 0.00 um
[05/15 07:04:29    181s] Max displacement: 0.00 um 
[05/15 07:04:29    181s] Total instances moved : 0
[05/15 07:04:29    181s] Ripped up 0 affected routes.
[05/15 07:04:29    181s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.157, MEM:1864.8M, EPOCH TIME: 1747307069.779380
[05/15 07:04:29    181s] Total net bbox length = 2.823e+04 (1.536e+04 1.287e+04) (ext = 1.955e+03)
[05/15 07:04:29    181s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1864.8MB
[05/15 07:04:29    181s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1864.8MB) @(0:03:02 - 0:03:02).
[05/15 07:04:29    181s] *** Finished refinePlace (0:03:02 mem=1864.8M) ***
[05/15 07:04:29    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.12
[05/15 07:04:29    181s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.120, REAL:0.190, MEM:1864.8M, EPOCH TIME: 1747307069.780566
[05/15 07:04:29    181s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1864.8M, EPOCH TIME: 1747307069.780627
[05/15 07:04:29    181s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.009, MEM:1864.8M, EPOCH TIME: 1747307069.789254
[05/15 07:04:29    181s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.190, REAL:0.278, MEM:1864.8M, EPOCH TIME: 1747307069.789382
[05/15 07:04:29    181s] **INFO: Flow update: Design timing is met.
[05/15 07:04:29    181s] **INFO: Flow update: Design timing is met.
[05/15 07:04:29    181s] **INFO: Flow update: Design timing is met.
[05/15 07:04:29    181s] #optDebug: fT-D <X 1 0 0 0>
[05/15 07:04:29    181s] Register exp ratio and priority group on 0 nets on 1985 nets : 
[05/15 07:04:29    181s] 
[05/15 07:04:29    181s] Active setup views:
[05/15 07:04:29    181s]  AnalysisView_WC
[05/15 07:04:29    181s]   Dominating endpoints: 0
[05/15 07:04:29    181s]   Dominating TNS: -0.000
[05/15 07:04:29    181s] 
[05/15 07:04:29    182s] Extraction called for design 'mcs4_pad_frame' of instances=1982 and nets=2007 using extraction engine 'preRoute' .
[05/15 07:04:29    182s] PreRoute RC Extraction called for design mcs4_pad_frame.
[05/15 07:04:29    182s] RC Extraction called in multi-corner(2) mode.
[05/15 07:04:29    182s] RCMode: PreRoute
[05/15 07:04:29    182s]       RC Corner Indexes            0       1   
[05/15 07:04:29    182s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/15 07:04:29    182s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/15 07:04:29    182s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/15 07:04:29    182s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/15 07:04:29    182s] Shrink Factor                : 1.00000
[05/15 07:04:29    182s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 07:04:29    182s] Using Quantus QRC technology file ...
[05/15 07:04:29    182s] 
[05/15 07:04:29    182s] Trim Metal Layers:
[05/15 07:04:29    182s] LayerId::1 widthSet size::1
[05/15 07:04:29    182s] LayerId::2 widthSet size::1
[05/15 07:04:29    182s] LayerId::3 widthSet size::1
[05/15 07:04:29    182s] LayerId::4 widthSet size::1
[05/15 07:04:29    182s] LayerId::5 widthSet size::1
[05/15 07:04:29    182s] LayerId::6 widthSet size::1
[05/15 07:04:29    182s] LayerId::7 widthSet size::1
[05/15 07:04:29    182s] LayerId::8 widthSet size::1
[05/15 07:04:29    182s] LayerId::9 widthSet size::1
[05/15 07:04:29    182s] LayerId::10 widthSet size::1
[05/15 07:04:29    182s] LayerId::11 widthSet size::1
[05/15 07:04:29    182s] Updating RC grid for preRoute extraction ...
[05/15 07:04:29    182s] eee: pegSigSF::1.070000
[05/15 07:04:29    182s] Initializing multi-corner resistance tables ...
[05/15 07:04:30    182s] eee: l::1 avDens::0.095803 usedTrk::4587.045904 availTrk::47880.000000 sigTrk::4587.045904
[05/15 07:04:30    182s] eee: l::2 avDens::0.034070 usedTrk::1267.151460 availTrk::37192.500000 sigTrk::1267.151460
[05/15 07:04:30    182s] eee: l::3 avDens::0.032961 usedTrk::1222.192691 availTrk::37080.000000 sigTrk::1222.192691
[05/15 07:04:30    182s] eee: l::4 avDens::0.015017 usedTrk::543.096491 availTrk::36166.500000 sigTrk::543.096491
[05/15 07:04:30    182s] eee: l::5 avDens::0.012259 usedTrk::208.531287 availTrk::17010.000000 sigTrk::208.531287
[05/15 07:04:30    182s] eee: l::6 avDens::0.022304 usedTrk::40.046199 availTrk::1795.500000 sigTrk::40.046199
[05/15 07:04:30    182s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:30    182s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:30    182s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:30    182s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:30    182s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:04:30    182s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:30    182s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.065971 ; aWlH: 0.000000 ; Pmax: 0.806500 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 83 ; wHLS: 1.000000 ;
[05/15 07:04:30    182s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1830.961M)
[05/15 07:04:30    182s] Starting delay calculation for Setup views
[05/15 07:04:30    182s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:04:30    182s] #################################################################################
[05/15 07:04:30    182s] # Design Stage: PreRoute
[05/15 07:04:30    182s] # Design Name: mcs4_pad_frame
[05/15 07:04:30    182s] # Design Mode: 45nm
[05/15 07:04:30    182s] # Analysis Mode: MMMC OCV 
[05/15 07:04:30    182s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:04:30    182s] # Signoff Settings: SI Off 
[05/15 07:04:30    182s] #################################################################################
[05/15 07:04:30    182s] Calculate early delays in OCV mode...
[05/15 07:04:30    182s] Calculate late delays in OCV mode...
[05/15 07:04:30    182s] Topological Sorting (REAL = 0:00:00.0, MEM = 1839.2M, InitMEM = 1839.2M)
[05/15 07:04:30    182s] Start delay calculation (fullDC) (1 T). (MEM=1839.25)
[05/15 07:04:30    182s] End AAE Lib Interpolated Model. (MEM=1859.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:30    182s] Total number of fetched objects 1985
[05/15 07:04:30    182s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:30    182s] End delay calculation. (MEM=1880.21 CPU=0:00:00.4 REAL=0:00:00.0)
[05/15 07:04:30    182s] End delay calculation (fullDC). (MEM=1880.21 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 07:04:30    182s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1880.2M) ***
[05/15 07:04:30    182s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:03:03 mem=1880.2M)
[05/15 07:04:30    182s] Reported timing to dir ./timingReports
[05/15 07:04:30    182s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1572.6M, totSessionCpu=0:03:03 **
[05/15 07:04:30    182s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.2M, EPOCH TIME: 1747307070.969020
[05/15 07:04:31    183s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.075, MEM:1834.2M, EPOCH TIME: 1747307071.044210
[05/15 07:04:33    183s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.175  | 46.196  | 41.175  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.891%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:20, mem = 1573.3M, totSessionCpu=0:03:04 **
[05/15 07:04:33    183s] 
[05/15 07:04:33    183s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:04:33    183s] Deleting Lib Analyzer.
[05/15 07:04:33    183s] 
[05/15 07:04:33    183s] TimeStamp Deleting Cell Server End ...
[05/15 07:04:33    183s] *** Finished optDesign ***
[05/15 07:04:33    183s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:04:33    183s] Info: Destroy the CCOpt slew target map.
[05/15 07:04:33    183s] clean pInstBBox. size 0
[05/15 07:04:33    183s] All LLGs are deleted
[05/15 07:04:33    183s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1849.6M, EPOCH TIME: 1747307073.206771
[05/15 07:04:33    183s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1849.6M, EPOCH TIME: 1747307073.206918
[05/15 07:04:33    183s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:04:33    183s] *** optDesign #2 [finish] : cpu/real = 0:00:16.7/0:00:19.8 (0.8), totSession cpu/real = 0:03:03.6/0:05:30.5 (0.6), mem = 1849.6M
[05/15 07:04:33    183s] 
[05/15 07:04:33    183s] =============================================================================================
[05/15 07:04:33    183s]  Final TAT Report for optDesign #2                                              21.12-s106_1
[05/15 07:04:33    183s] =============================================================================================
[05/15 07:04:33    183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:33    183s] ---------------------------------------------------------------------------------------------
[05/15 07:04:33    183s] [ InitOpt                ]      1   0:00:02.8  (  13.9 % )     0:00:04.3 /  0:00:04.1    0.9
[05/15 07:04:33    183s] [ GlobalOpt              ]      1   0:00:01.8  (   9.0 % )     0:00:01.8 /  0:00:01.7    1.0
[05/15 07:04:33    183s] [ DrvOpt                 ]      2   0:00:01.1  (   5.6 % )     0:00:01.1 /  0:00:01.0    0.9
[05/15 07:04:33    183s] [ AreaOpt                ]      2   0:00:03.5  (  17.5 % )     0:00:03.8 /  0:00:03.6    0.9
[05/15 07:04:33    183s] [ ViewPruning            ]      8   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:04:33    183s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.3 % )     0:00:03.7 /  0:00:02.0    0.5
[05/15 07:04:33    183s] [ DrvReport              ]      2   0:00:01.6  (   8.1 % )     0:00:01.6 /  0:00:00.2    0.1
[05/15 07:04:33    183s] [ CongRefineRouteType    ]      2   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:33    183s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:04:33    183s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:33    183s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 07:04:33    183s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:33    183s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 07:04:33    183s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 07:04:33    183s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 07:04:33    183s] [ RefinePlace            ]      2   0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:00.4    0.7
[05/15 07:04:33    183s] [ EarlyGlobalRoute       ]      1   0:00:01.3  (   6.7 % )     0:00:01.3 /  0:00:01.1    0.9
[05/15 07:04:33    183s] [ ExtractRC              ]      2   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 07:04:33    183s] [ TimingUpdate           ]      4   0:00:00.3  (   1.3 % )     0:00:02.1 /  0:00:01.9    0.9
[05/15 07:04:33    183s] [ FullDelayCalc          ]      3   0:00:02.3  (  11.9 % )     0:00:02.3 /  0:00:02.2    0.9
[05/15 07:04:33    183s] [ TimingReport           ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:04:33    183s] [ GenerateReports        ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:33    183s] [ MISC                   ]          0:00:02.4  (  12.2 % )     0:00:02.4 /  0:00:02.0    0.8
[05/15 07:04:33    183s] ---------------------------------------------------------------------------------------------
[05/15 07:04:33    183s]  optDesign #2 TOTAL                 0:00:19.8  ( 100.0 % )     0:00:19.8 /  0:00:16.7    0.8
[05/15 07:04:33    183s] ---------------------------------------------------------------------------------------------
[05/15 07:04:33    183s] 
[05/15 07:04:33    183s] <CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
[05/15 07:04:33    183s] *** timeDesign #7 [begin] : totSession cpu/real = 0:03:03.6/0:05:30.5 (0.6), mem = 1849.6M
[05/15 07:04:33    183s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1749.6M, EPOCH TIME: 1747307073.238077
[05/15 07:04:33    183s] All LLGs are deleted
[05/15 07:04:33    183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1749.6M, EPOCH TIME: 1747307073.238259
[05/15 07:04:33    183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1749.6M, EPOCH TIME: 1747307073.238332
[05/15 07:04:33    183s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1749.6M, EPOCH TIME: 1747307073.238435
[05/15 07:04:33    183s] Start to check current routing status for nets...
[05/15 07:04:33    183s] All nets are already routed correctly.
[05/15 07:04:33    183s] End to check current routing status for nets (mem=1749.6M)
[05/15 07:04:33    183s] Effort level <high> specified for reg2reg path_group
[05/15 07:04:33    183s] All LLGs are deleted
[05/15 07:04:33    183s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1751.6M, EPOCH TIME: 1747307073.310881
[05/15 07:04:33    183s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1751.6M, EPOCH TIME: 1747307073.311343
[05/15 07:04:33    183s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1751.6M, EPOCH TIME: 1747307073.314401
[05/15 07:04:33    183s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1751.6M, EPOCH TIME: 1747307073.315799
[05/15 07:04:33    183s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1751.6M, EPOCH TIME: 1747307073.342780
[05/15 07:04:33    183s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1751.6M, EPOCH TIME: 1747307073.343538
[05/15 07:04:33    183s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1751.6M, EPOCH TIME: 1747307073.369527
[05/15 07:04:33    183s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:1751.6M, EPOCH TIME: 1747307073.373517
[05/15 07:04:33    183s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.063, MEM:1751.6M, EPOCH TIME: 1747307073.378367
[05/15 07:04:33    183s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.067, MEM:1751.6M, EPOCH TIME: 1747307073.381194
[05/15 07:04:33    183s] All LLGs are deleted
[05/15 07:04:33    183s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1751.6M, EPOCH TIME: 1747307073.389081
[05/15 07:04:33    183s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1751.6M, EPOCH TIME: 1747307073.392465
[05/15 07:04:35    184s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.175  | 46.196  | 41.175  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:04:35    184s] Density: 5.891%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:04:35    184s] Total CPU time: 0.68 sec
[05/15 07:04:35    184s] Total Real time: 2.0 sec
[05/15 07:04:35    184s] Total Memory Usage: 1748.800781 Mbytes
[05/15 07:04:35    184s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:04:35    184s] *** timeDesign #7 [finish] : cpu/real = 0:00:00.7/0:00:02.2 (0.3), totSession cpu/real = 0:03:04.3/0:05:32.7 (0.6), mem = 1748.8M
[05/15 07:04:35    184s] 
[05/15 07:04:35    184s] =============================================================================================
[05/15 07:04:35    184s]  Final TAT Report for timeDesign #7                                             21.12-s106_1
[05/15 07:04:35    184s] =============================================================================================
[05/15 07:04:35    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:35    184s] ---------------------------------------------------------------------------------------------
[05/15 07:04:35    184s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:35    184s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.7 % )     0:00:02.1 /  0:00:00.6    0.3
[05/15 07:04:35    184s] [ DrvReport              ]      1   0:00:01.5  (  67.6 % )     0:00:01.5 /  0:00:00.1    0.1
[05/15 07:04:35    184s] [ TimingUpdate           ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:04:35    184s] [ TimingReport           ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:04:35    184s] [ GenerateReports        ]      1   0:00:00.3  (  12.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:35    184s] [ MISC                   ]          0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 07:04:35    184s] ---------------------------------------------------------------------------------------------
[05/15 07:04:35    184s]  timeDesign #7 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:00.7    0.3
[05/15 07:04:35    184s] ---------------------------------------------------------------------------------------------
[05/15 07:04:35    184s] 
[05/15 07:04:35    184s] <CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
[05/15 07:04:35    184s] *** timeDesign #8 [begin] : totSession cpu/real = 0:03:04.3/0:05:32.8 (0.6), mem = 1748.8M
[05/15 07:04:35    184s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1714.8M, EPOCH TIME: 1747307075.553294
[05/15 07:04:35    184s] All LLGs are deleted
[05/15 07:04:35    184s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1714.8M, EPOCH TIME: 1747307075.553414
[05/15 07:04:35    184s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1714.8M, EPOCH TIME: 1747307075.553501
[05/15 07:04:35    184s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1714.8M, EPOCH TIME: 1747307075.553663
[05/15 07:04:35    184s] Start to check current routing status for nets...
[05/15 07:04:35    184s] All nets are already routed correctly.
[05/15 07:04:35    184s] End to check current routing status for nets (mem=1714.8M)
[05/15 07:04:35    184s] Effort level <high> specified for reg2reg path_group
[05/15 07:04:35    184s] *** Enable all active views. ***
[05/15 07:04:35    184s] All LLGs are deleted
[05/15 07:04:35    184s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1727.1M, EPOCH TIME: 1747307075.700429
[05/15 07:04:35    184s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1727.1M, EPOCH TIME: 1747307075.705055
[05/15 07:04:35    184s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1727.1M, EPOCH TIME: 1747307075.705797
[05/15 07:04:35    184s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1727.1M, EPOCH TIME: 1747307075.707192
[05/15 07:04:35    184s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1727.1M, EPOCH TIME: 1747307075.731349
[05/15 07:04:35    184s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1727.1M, EPOCH TIME: 1747307075.733251
[05/15 07:04:35    184s] Fast DP-INIT is on for default
[05/15 07:04:35    184s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1727.1M, EPOCH TIME: 1747307075.740583
[05/15 07:04:35    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:1727.1M, EPOCH TIME: 1747307075.742688
[05/15 07:04:35    184s] All LLGs are deleted
[05/15 07:04:35    184s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1727.1M, EPOCH TIME: 1747307075.748910
[05/15 07:04:35    184s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1727.1M, EPOCH TIME: 1747307075.749347
[05/15 07:04:35    184s] Starting delay calculation for Hold views
[05/15 07:04:35    184s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:04:35    184s] #################################################################################
[05/15 07:04:35    184s] # Design Stage: PreRoute
[05/15 07:04:35    184s] # Design Name: mcs4_pad_frame
[05/15 07:04:35    184s] # Design Mode: 45nm
[05/15 07:04:35    184s] # Analysis Mode: MMMC OCV 
[05/15 07:04:35    184s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:04:35    184s] # Signoff Settings: SI Off 
[05/15 07:04:35    184s] #################################################################################
[05/15 07:04:35    184s] Calculate late delays in OCV mode...
[05/15 07:04:35    184s] Calculate early delays in OCV mode...
[05/15 07:04:35    184s] Calculate late delays in OCV mode...
[05/15 07:04:35    184s] Calculate early delays in OCV mode...
[05/15 07:04:35    184s] Topological Sorting (REAL = 0:00:00.0, MEM = 1725.1M, InitMEM = 1725.1M)
[05/15 07:04:35    184s] Start delay calculation (fullDC) (1 T). (MEM=1725.09)
[05/15 07:04:35    184s] End AAE Lib Interpolated Model. (MEM=1745.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:36    185s] Total number of fetched objects 1985
[05/15 07:04:36    185s] Total number of fetched objects 1985
[05/15 07:04:36    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:36    185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:36    185s] End delay calculation. (MEM=1782.05 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 07:04:36    185s] End delay calculation (fullDC). (MEM=1782.05 CPU=0:00:01.1 REAL=0:00:01.0)
[05/15 07:04:36    185s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1782.1M) ***
[05/15 07:04:37    185s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:03:06 mem=1782.1M)
[05/15 07:04:37    186s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  1.188  |
|           TNS (ns):|-347.265 |-347.265 |  0.000  |
|    Violating Paths:|  1783   |  1783   |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:04:37    186s] Density: 5.891%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:04:37    186s] Total CPU time: 1.88 sec
[05/15 07:04:37    186s] Total Real time: 2.0 sec
[05/15 07:04:37    186s] Total Memory Usage: 1701.035156 Mbytes
[05/15 07:04:37    186s] *** timeDesign #8 [finish] : cpu/real = 0:00:01.9/0:00:02.1 (0.9), totSession cpu/real = 0:03:06.2/0:05:34.8 (0.6), mem = 1701.0M
[05/15 07:04:37    186s] 
[05/15 07:04:37    186s] =============================================================================================
[05/15 07:04:37    186s]  Final TAT Report for timeDesign #8                                             21.12-s106_1
[05/15 07:04:37    186s] =============================================================================================
[05/15 07:04:37    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:37    186s] ---------------------------------------------------------------------------------------------
[05/15 07:04:37    186s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:37    186s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.3 % )     0:00:01.7 /  0:00:01.6    0.9
[05/15 07:04:37    186s] [ TimingUpdate           ]      1   0:00:00.1  (   5.2 % )     0:00:01.3 /  0:00:01.2    1.0
[05/15 07:04:37    186s] [ FullDelayCalc          ]      1   0:00:01.2  (  56.1 % )     0:00:01.2 /  0:00:01.1    1.0
[05/15 07:04:37    186s] [ TimingReport           ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:04:37    186s] [ GenerateReports        ]      1   0:00:00.3  (  14.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:04:37    186s] [ MISC                   ]          0:00:00.3  (  16.4 % )     0:00:00.3 /  0:00:00.3    0.7
[05/15 07:04:37    186s] ---------------------------------------------------------------------------------------------
[05/15 07:04:37    186s]  timeDesign #8 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.9    0.9
[05/15 07:04:37    186s] ---------------------------------------------------------------------------------------------
[05/15 07:04:37    186s] 
[05/15 07:04:37    186s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:04:42    186s] <CMD> setOptMode -addInstancePrefix postCTShold
[05/15 07:04:42    186s] <CMD> optDesign -postCTS -hold
[05/15 07:04:42    186s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1406.1M, totSessionCpu=0:03:07 **
[05/15 07:04:42    186s] Info: 1 threads available for lower-level modules during optimization.
[05/15 07:04:42    186s] GigaOpt running with 1 threads.
[05/15 07:04:42    186s] **INFO: User settings:
[05/15 07:04:42    186s] setDesignMode -process                              45
[05/15 07:04:42    186s] setExtractRCMode -coupling_c_th                     0.1
[05/15 07:04:42    186s] setExtractRCMode -engine                            preRoute
[05/15 07:04:42    186s] setExtractRCMode -relative_c_th                     1
[05/15 07:04:42    186s] setExtractRCMode -total_c_th                        0
[05/15 07:04:42    186s] setUsefulSkewMode -ecoRoute                         false
[05/15 07:04:42    186s] setDelayCalMode -enable_high_fanout                 true
[05/15 07:04:42    186s] setDelayCalMode -engine                             aae
[05/15 07:04:42    186s] setDelayCalMode -ignoreNetLoad                      false
[05/15 07:04:42    186s] setDelayCalMode -socv_accuracy_mode                 low
[05/15 07:04:42    186s] setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
[05/15 07:04:42    186s] setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
[05/15 07:04:42    186s] setOptMode -addInstancePrefix                       postCTShold
[05/15 07:04:42    186s] setOptMode -autoSetupViews                          { AnalysisView_WC}
[05/15 07:04:42    186s] setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
[05/15 07:04:42    186s] setOptMode -drcMargin                               0
[05/15 07:04:42    186s] setOptMode -fixDrc                                  true
[05/15 07:04:42    186s] setOptMode -fixFanoutLoad                           true
[05/15 07:04:42    186s] setOptMode -preserveAllSequential                   false
[05/15 07:04:42    186s] setOptMode -setupTargetSlack                        0
[05/15 07:04:42    186s] setPlaceMode -honorSoftBlockage                     true
[05/15 07:04:42    186s] setPlaceMode -place_design_floorplan_mode           false
[05/15 07:04:42    186s] setPlaceMode -place_detail_check_route              true
[05/15 07:04:42    186s] setPlaceMode -place_detail_preserve_routing         true
[05/15 07:04:42    186s] setPlaceMode -place_detail_remove_affected_routing  true
[05/15 07:04:42    186s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/15 07:04:42    186s] setPlaceMode -place_global_clock_gate_aware         true
[05/15 07:04:42    186s] setPlaceMode -place_global_cong_effort              high
[05/15 07:04:42    186s] setPlaceMode -place_global_ignore_scan              true
[05/15 07:04:42    186s] setPlaceMode -place_global_ignore_spare             false
[05/15 07:04:42    186s] setPlaceMode -place_global_module_aware_spare       false
[05/15 07:04:42    186s] setPlaceMode -place_global_place_io_pins            true
[05/15 07:04:42    186s] setPlaceMode -place_global_reorder_scan             true
[05/15 07:04:42    186s] setPlaceMode -powerDriven                           false
[05/15 07:04:42    186s] setPlaceMode -timingDriven                          true
[05/15 07:04:42    186s] setAnalysisMode -analysisType                       onChipVariation
[05/15 07:04:42    186s] setAnalysisMode -checkType                          setup
[05/15 07:04:42    186s] setAnalysisMode -clkSrcPath                         true
[05/15 07:04:42    186s] setAnalysisMode -clockPropagation                   sdcControl
[05/15 07:04:42    186s] setAnalysisMode -skew                               true
[05/15 07:04:42    186s] setAnalysisMode -virtualIPO                         false
[05/15 07:04:42    186s] 
[05/15 07:04:42    186s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 07:04:43    186s] 
[05/15 07:04:43    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:04:43    186s] Summary for sequential cells identification: 
[05/15 07:04:43    186s]   Identified SBFF number: 104
[05/15 07:04:43    186s]   Identified MBFF number: 16
[05/15 07:04:43    186s]   Identified SB Latch number: 0
[05/15 07:04:43    186s]   Identified MB Latch number: 0
[05/15 07:04:43    186s]   Not identified SBFF number: 16
[05/15 07:04:43    186s]   Not identified MBFF number: 0
[05/15 07:04:43    186s]   Not identified SB Latch number: 0
[05/15 07:04:43    186s]   Not identified MB Latch number: 0
[05/15 07:04:43    186s]   Number of sequential cells which are not FFs: 32
[05/15 07:04:43    186s]  Visiting view : AnalysisView_WC
[05/15 07:04:43    186s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:43    186s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:43    186s]  Visiting view : AnalysisView_BC
[05/15 07:04:43    186s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:43    186s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:43    186s]  Visiting view : AnalysisView_WC
[05/15 07:04:43    186s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:43    186s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:43    186s]  Visiting view : AnalysisView_BC
[05/15 07:04:43    186s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:43    186s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:43    186s] TLC MultiMap info (StdDelay):
[05/15 07:04:43    186s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:04:43    186s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:04:43    186s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:04:43    186s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:04:43    186s]  Setting StdDelay to: 38ps
[05/15 07:04:43    186s] 
[05/15 07:04:43    186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:04:43    186s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 07:04:43    186s] *** optDesign #3 [begin] : totSession cpu/real = 0:03:06.9/0:05:40.4 (0.5), mem = 1715.4M
[05/15 07:04:43    186s] *** InitOpt #4 [begin] : totSession cpu/real = 0:03:06.9/0:05:40.4 (0.5), mem = 1715.4M
[05/15 07:04:43    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:1715.4M, EPOCH TIME: 1747307083.106688
[05/15 07:04:43    186s] z: 2, totalTracks: 1
[05/15 07:04:43    186s] z: 4, totalTracks: 1
[05/15 07:04:43    186s] z: 6, totalTracks: 1
[05/15 07:04:43    186s] z: 8, totalTracks: 1
[05/15 07:04:43    186s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:43    186s] All LLGs are deleted
[05/15 07:04:43    186s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1715.4M, EPOCH TIME: 1747307083.113517
[05/15 07:04:43    186s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1715.4M, EPOCH TIME: 1747307083.114130
[05/15 07:04:43    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1715.4M, EPOCH TIME: 1747307083.114779
[05/15 07:04:43    186s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1715.4M, EPOCH TIME: 1747307083.118908
[05/15 07:04:43    186s] Core basic site is CoreSite
[05/15 07:04:43    186s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1715.4M, EPOCH TIME: 1747307083.156375
[05/15 07:04:43    186s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.014, MEM:1715.4M, EPOCH TIME: 1747307083.170105
[05/15 07:04:43    186s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:04:43    186s] SiteArray: use 1,548,288 bytes
[05/15 07:04:43    186s] SiteArray: current memory after site array memory allocation 1715.4M
[05/15 07:04:43    186s] SiteArray: FP blocked sites are writable
[05/15 07:04:43    186s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:04:43    186s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1715.4M, EPOCH TIME: 1747307083.190060
[05/15 07:04:43    186s] Process 43260 wires and vias for routing blockage and capacity analysis
[05/15 07:04:43    186s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:1715.4M, EPOCH TIME: 1747307083.210912
[05/15 07:04:43    186s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.097, MEM:1715.4M, EPOCH TIME: 1747307083.216398
[05/15 07:04:43    186s] 
[05/15 07:04:43    186s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:43    186s] OPERPROF:     Starting CMU at level 3, MEM:1715.4M, EPOCH TIME: 1747307083.222308
[05/15 07:04:43    186s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1715.4M, EPOCH TIME: 1747307083.223406
[05/15 07:04:43    186s] 
[05/15 07:04:43    186s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:04:43    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.112, MEM:1715.4M, EPOCH TIME: 1747307083.227077
[05/15 07:04:43    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1715.4M, EPOCH TIME: 1747307083.229926
[05/15 07:04:43    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1715.4M, EPOCH TIME: 1747307083.230050
[05/15 07:04:43    186s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1715.4MB).
[05/15 07:04:43    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.127, MEM:1715.4M, EPOCH TIME: 1747307083.233982
[05/15 07:04:43    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1715.4M, EPOCH TIME: 1747307083.234268
[05/15 07:04:43    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:1711.4M, EPOCH TIME: 1747307083.246227
[05/15 07:04:43    186s] 
[05/15 07:04:43    186s] Creating Lib Analyzer ...
[05/15 07:04:43    187s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:04:43    187s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:04:43    187s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:04:43    187s] 
[05/15 07:04:43    187s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:44    188s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:08 mem=1735.4M
[05/15 07:04:44    188s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=1735.4M
[05/15 07:04:44    188s] Creating Lib Analyzer, finished. 
[05/15 07:04:44    188s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1438.0M, totSessionCpu=0:03:08 **
[05/15 07:04:44    188s] *** optDesign -postCTS ***
[05/15 07:04:44    188s] DRC Margin: user margin 0.0
[05/15 07:04:44    188s] Hold Target Slack: user slack 0
[05/15 07:04:44    188s] Setup Target Slack: user slack 0;
[05/15 07:04:44    188s] setUsefulSkewMode -ecoRoute false
[05/15 07:04:44    188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1735.4M, EPOCH TIME: 1747307084.320083
[05/15 07:04:44    188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:1735.4M, EPOCH TIME: 1747307084.373444
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:04:44    188s] Deleting Lib Analyzer.
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] TimeStamp Deleting Cell Server End ...
[05/15 07:04:44    188s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:04:44    188s] Summary for sequential cells identification: 
[05/15 07:04:44    188s]   Identified SBFF number: 104
[05/15 07:04:44    188s]   Identified MBFF number: 16
[05/15 07:04:44    188s]   Identified SB Latch number: 0
[05/15 07:04:44    188s]   Identified MB Latch number: 0
[05/15 07:04:44    188s]   Not identified SBFF number: 16
[05/15 07:04:44    188s]   Not identified MBFF number: 0
[05/15 07:04:44    188s]   Not identified SB Latch number: 0
[05/15 07:04:44    188s]   Not identified MB Latch number: 0
[05/15 07:04:44    188s]   Number of sequential cells which are not FFs: 32
[05/15 07:04:44    188s]  Visiting view : AnalysisView_WC
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:44    188s]  Visiting view : AnalysisView_BC
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:44    188s]  Visiting view : AnalysisView_WC
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:44    188s]  Visiting view : AnalysisView_BC
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:44    188s] TLC MultiMap info (StdDelay):
[05/15 07:04:44    188s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:04:44    188s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:04:44    188s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:04:44    188s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:04:44    188s]  Setting StdDelay to: 38ps
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] TimeStamp Deleting Cell Server End ...
[05/15 07:04:44    188s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1735.4M, EPOCH TIME: 1747307084.429823
[05/15 07:04:44    188s] All LLGs are deleted
[05/15 07:04:44    188s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1735.4M, EPOCH TIME: 1747307084.430001
[05/15 07:04:44    188s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1735.4M, EPOCH TIME: 1747307084.430108
[05/15 07:04:44    188s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1727.4M, EPOCH TIME: 1747307084.433857
[05/15 07:04:44    188s] Start to check current routing status for nets...
[05/15 07:04:44    188s] All nets are already routed correctly.
[05/15 07:04:44    188s] End to check current routing status for nets (mem=1727.4M)
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] Creating Lib Analyzer ...
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:04:44    188s] Summary for sequential cells identification: 
[05/15 07:04:44    188s]   Identified SBFF number: 104
[05/15 07:04:44    188s]   Identified MBFF number: 16
[05/15 07:04:44    188s]   Identified SB Latch number: 0
[05/15 07:04:44    188s]   Identified MB Latch number: 0
[05/15 07:04:44    188s]   Not identified SBFF number: 16
[05/15 07:04:44    188s]   Not identified MBFF number: 0
[05/15 07:04:44    188s]   Not identified SB Latch number: 0
[05/15 07:04:44    188s]   Not identified MB Latch number: 0
[05/15 07:04:44    188s]   Number of sequential cells which are not FFs: 32
[05/15 07:04:44    188s]  Visiting view : AnalysisView_WC
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:44    188s]  Visiting view : AnalysisView_BC
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:44    188s]  Visiting view : AnalysisView_WC
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:44    188s]  Visiting view : AnalysisView_BC
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:44    188s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:44    188s] TLC MultiMap info (StdDelay):
[05/15 07:04:44    188s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:04:44    188s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:04:44    188s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:04:44    188s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:04:44    188s]  Setting StdDelay to: 38ps
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:04:44    188s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:04:44    188s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:04:44    188s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:04:44    188s] 
[05/15 07:04:44    188s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:45    189s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:09 mem=1737.4M
[05/15 07:04:45    189s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:09 mem=1737.4M
[05/15 07:04:45    189s] Creating Lib Analyzer, finished. 
[05/15 07:04:45    189s] #optDebug: Start CG creation (mem=1766.0M)
[05/15 07:04:45    189s]  ...initializing CG  maxDriveDist 1351.515500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 135.151500 
[05/15 07:04:45    189s] (cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s]  ...processing cgPrt (cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s]  ...processing cgEgp (cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s]  ...processing cgPbk (cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s]  ...processing cgNrb(cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s]  ...processing cgObs (cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s]  ...processing cgCon (cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s]  ...processing cgPdm (cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1955.1M)
[05/15 07:04:45    189s] Compute RC Scale Done ...
[05/15 07:04:45    189s] *** InitOpt #4 [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), totSession cpu/real = 0:03:09.5/0:05:43.1 (0.6), mem = 1945.6M
[05/15 07:04:45    189s] 
[05/15 07:04:45    189s] =============================================================================================
[05/15 07:04:45    189s]  Step TAT Report for InitOpt #4                                                 21.12-s106_1
[05/15 07:04:45    189s] =============================================================================================
[05/15 07:04:45    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:45    189s] ---------------------------------------------------------------------------------------------
[05/15 07:04:45    189s] [ CellServerInit         ]      2   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.0    0.7
[05/15 07:04:45    189s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  77.4 % )     0:00:02.1 /  0:00:02.1    1.0
[05/15 07:04:45    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:45    189s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:04:45    189s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:45    189s] [ MISC                   ]          0:00:00.4  (  13.6 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 07:04:45    189s] ---------------------------------------------------------------------------------------------
[05/15 07:04:45    189s]  InitOpt #4 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.6    1.0
[05/15 07:04:45    189s] ---------------------------------------------------------------------------------------------
[05/15 07:04:45    189s] 
[05/15 07:04:45    189s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:45    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=1945.6M
[05/15 07:04:45    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:1945.6M, EPOCH TIME: 1747307085.832015
[05/15 07:04:45    189s] z: 2, totalTracks: 1
[05/15 07:04:45    189s] z: 4, totalTracks: 1
[05/15 07:04:45    189s] z: 6, totalTracks: 1
[05/15 07:04:45    189s] z: 8, totalTracks: 1
[05/15 07:04:45    189s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:45    189s] All LLGs are deleted
[05/15 07:04:45    189s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1945.6M, EPOCH TIME: 1747307085.837518
[05/15 07:04:45    189s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1945.6M, EPOCH TIME: 1747307085.838101
[05/15 07:04:45    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1945.6M, EPOCH TIME: 1747307085.838774
[05/15 07:04:45    189s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1945.6M, EPOCH TIME: 1747307085.840262
[05/15 07:04:45    189s] Core basic site is CoreSite
[05/15 07:04:45    189s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1945.6M, EPOCH TIME: 1747307085.896441
[05/15 07:04:45    189s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.022, MEM:1945.6M, EPOCH TIME: 1747307085.918526
[05/15 07:04:45    189s] Fast DP-INIT is on for default
[05/15 07:04:45    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:04:45    189s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.112, MEM:1945.6M, EPOCH TIME: 1747307085.952163
[05/15 07:04:45    189s] 
[05/15 07:04:45    189s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:45    189s] 
[05/15 07:04:45    189s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:45    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.118, MEM:1945.6M, EPOCH TIME: 1747307085.957191
[05/15 07:04:45    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1945.6M, EPOCH TIME: 1747307085.960195
[05/15 07:04:45    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1945.6M, EPOCH TIME: 1747307085.960334
[05/15 07:04:45    189s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1945.6MB).
[05/15 07:04:45    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.129, MEM:1945.6M, EPOCH TIME: 1747307085.960939
[05/15 07:04:45    189s] TotalInstCnt at PhyDesignMc Initialization: 1,952
[05/15 07:04:45    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=1945.6M
[05/15 07:04:45    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1945.6M, EPOCH TIME: 1747307085.965835
[05/15 07:04:45    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1833.6M, EPOCH TIME: 1747307085.975011
[05/15 07:04:45    189s] TotalInstCnt at PhyDesignMc Destruction: 1,952
[05/15 07:04:45    189s] GigaOpt Hold Optimizer is used
[05/15 07:04:45    189s] Deleting Lib Analyzer.
[05/15 07:04:46    189s] End AAE Lib Interpolated Model. (MEM=1833.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:46    189s] 
[05/15 07:04:46    189s] Creating Lib Analyzer ...
[05/15 07:04:46    189s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:04:46    189s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:04:46    189s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:04:46    189s] 
[05/15 07:04:46    189s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:47    190s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=1833.6M
[05/15 07:04:47    190s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=1833.6M
[05/15 07:04:47    190s] Creating Lib Analyzer, finished. 
[05/15 07:04:47    190s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:11 mem=1833.6M ***
[05/15 07:04:47    190s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:03:10.7/0:05:44.4 (0.6), mem = 1833.6M
[05/15 07:04:47    190s] Effort level <high> specified for reg2reg path_group
[05/15 07:04:47    190s] 
[05/15 07:04:47    190s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:04:47    190s] Deleting Lib Analyzer.
[05/15 07:04:47    190s] 
[05/15 07:04:47    190s] TimeStamp Deleting Cell Server End ...
[05/15 07:04:47    191s] Starting delay calculation for Hold views
[05/15 07:04:47    191s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:04:47    191s] #################################################################################
[05/15 07:04:47    191s] # Design Stage: PreRoute
[05/15 07:04:47    191s] # Design Name: mcs4_pad_frame
[05/15 07:04:47    191s] # Design Mode: 45nm
[05/15 07:04:47    191s] # Analysis Mode: MMMC OCV 
[05/15 07:04:47    191s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:04:47    191s] # Signoff Settings: SI Off 
[05/15 07:04:47    191s] #################################################################################
[05/15 07:04:47    191s] Calculate late delays in OCV mode...
[05/15 07:04:47    191s] Calculate early delays in OCV mode...
[05/15 07:04:47    191s] Calculate late delays in OCV mode...
[05/15 07:04:47    191s] Calculate early delays in OCV mode...
[05/15 07:04:47    191s] Topological Sorting (REAL = 0:00:00.0, MEM = 1833.6M, InitMEM = 1833.6M)
[05/15 07:04:47    191s] Start delay calculation (fullDC) (1 T). (MEM=1833.56)
[05/15 07:04:47    191s] End AAE Lib Interpolated Model. (MEM=1853.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:48    191s] Total number of fetched objects 1985
[05/15 07:04:48    191s] Total number of fetched objects 1985
[05/15 07:04:48    192s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:48    192s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:04:48    192s] End delay calculation. (MEM=1885.26 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:04:48    192s] End delay calculation (fullDC). (MEM=1885.26 CPU=0:00:00.9 REAL=0:00:01.0)
[05/15 07:04:48    192s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1885.3M) ***
[05/15 07:04:48    192s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:12 mem=1885.3M)
[05/15 07:04:48    192s] 
[05/15 07:04:48    192s] Active hold views:
[05/15 07:04:48    192s]  AnalysisView_BC
[05/15 07:04:48    192s]   Dominating endpoints: 1803
[05/15 07:04:48    192s]   Dominating TNS: -347.266
[05/15 07:04:48    192s] 
[05/15 07:04:48    192s] Done building cte hold timing graph (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:03:12 mem=1916.5M ***
[05/15 07:04:49    192s] Done building hold timer [6850 node(s), 8724 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:03:13 mem=1916.5M ***
[05/15 07:04:49    192s] Starting delay calculation for Setup views
[05/15 07:04:49    192s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:04:49    192s] #################################################################################
[05/15 07:04:49    192s] # Design Stage: PreRoute
[05/15 07:04:49    192s] # Design Name: mcs4_pad_frame
[05/15 07:04:49    192s] # Design Mode: 45nm
[05/15 07:04:49    192s] # Analysis Mode: MMMC OCV 
[05/15 07:04:49    192s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:04:49    192s] # Signoff Settings: SI Off 
[05/15 07:04:49    192s] #################################################################################
[05/15 07:04:49    192s] Calculate early delays in OCV mode...
[05/15 07:04:49    192s] Calculate late delays in OCV mode...
[05/15 07:04:49    192s] Topological Sorting (REAL = 0:00:00.0, MEM = 1896.5M, InitMEM = 1896.5M)
[05/15 07:04:49    192s] Start delay calculation (fullDC) (1 T). (MEM=1896.52)
[05/15 07:04:49    193s] End AAE Lib Interpolated Model. (MEM=1916.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:50    193s] Total number of fetched objects 1985
[05/15 07:04:50    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:04:50    193s] End delay calculation. (MEM=1885.26 CPU=0:00:00.4 REAL=0:00:01.0)
[05/15 07:04:50    193s] End delay calculation (fullDC). (MEM=1885.26 CPU=0:00:00.5 REAL=0:00:01.0)
[05/15 07:04:50    193s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1885.3M) ***
[05/15 07:04:50    193s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:14 mem=1885.3M)
[05/15 07:04:50    193s] Done building cte setup timing graph (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:03:14 mem=1885.3M ***
[05/15 07:04:50    193s] *info: category slack lower bound [L 0.0] default
[05/15 07:04:50    193s] *info: category slack lower bound [H 0.0] reg2reg 
[05/15 07:04:50    193s] --------------------------------------------------- 
[05/15 07:04:50    193s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/15 07:04:50    193s] --------------------------------------------------- 
[05/15 07:04:50    193s]          WNS    reg2regWNS
[05/15 07:04:50    193s]    41.175 ns     46.196 ns
[05/15 07:04:50    193s] --------------------------------------------------- 
[05/15 07:04:50    193s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/15 07:04:50    193s] 
[05/15 07:04:50    193s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:04:50    193s] Summary for sequential cells identification: 
[05/15 07:04:50    193s]   Identified SBFF number: 104
[05/15 07:04:50    193s]   Identified MBFF number: 16
[05/15 07:04:50    193s]   Identified SB Latch number: 0
[05/15 07:04:50    193s]   Identified MB Latch number: 0
[05/15 07:04:50    193s]   Not identified SBFF number: 16
[05/15 07:04:50    193s]   Not identified MBFF number: 0
[05/15 07:04:50    193s]   Not identified SB Latch number: 0
[05/15 07:04:50    193s]   Not identified MB Latch number: 0
[05/15 07:04:50    193s]   Number of sequential cells which are not FFs: 32
[05/15 07:04:50    193s]  Visiting view : AnalysisView_WC
[05/15 07:04:50    193s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:50    193s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:50    193s]  Visiting view : AnalysisView_WC
[05/15 07:04:50    193s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:50    193s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:50    193s] TLC MultiMap info (StdDelay):
[05/15 07:04:50    193s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:04:50    193s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:04:50    193s]  Setting StdDelay to: 38ps
[05/15 07:04:50    193s] 
[05/15 07:04:50    193s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:04:50    193s] 
[05/15 07:04:50    193s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:04:50    193s] 
[05/15 07:04:50    193s] TimeStamp Deleting Cell Server End ...
[05/15 07:04:50    193s] 
[05/15 07:04:50    193s] Creating Lib Analyzer ...
[05/15 07:04:50    193s] 
[05/15 07:04:50    193s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:04:50    193s] Summary for sequential cells identification: 
[05/15 07:04:50    193s]   Identified SBFF number: 104
[05/15 07:04:50    193s]   Identified MBFF number: 16
[05/15 07:04:50    193s]   Identified SB Latch number: 0
[05/15 07:04:50    193s]   Identified MB Latch number: 0
[05/15 07:04:50    193s]   Not identified SBFF number: 16
[05/15 07:04:50    193s]   Not identified MBFF number: 0
[05/15 07:04:50    193s]   Not identified SB Latch number: 0
[05/15 07:04:50    193s]   Not identified MB Latch number: 0
[05/15 07:04:50    193s]   Number of sequential cells which are not FFs: 32
[05/15 07:04:50    193s]  Visiting view : AnalysisView_WC
[05/15 07:04:50    193s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:50    193s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:50    193s]  Visiting view : AnalysisView_WC
[05/15 07:04:50    193s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:04:50    193s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:04:50    193s] TLC MultiMap info (StdDelay):
[05/15 07:04:50    193s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:04:50    193s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:04:50    193s]  Setting StdDelay to: 38ps
[05/15 07:04:50    193s] 
[05/15 07:04:50    193s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:04:50    193s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:04:50    193s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:04:50    193s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:04:50    193s] 
[05/15 07:04:50    194s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:04:51    194s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:15 mem=1901.3M
[05/15 07:04:51    194s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:15 mem=1901.3M
[05/15 07:04:51    194s] Creating Lib Analyzer, finished. 
[05/15 07:04:51    194s] 
[05/15 07:04:51    194s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/15 07:04:51    194s] *Info: worst delay setup view: AnalysisView_WC
[05/15 07:04:51    194s] Footprint list for hold buffering (delay unit: ps)
[05/15 07:04:51    194s] =================================================================
[05/15 07:04:51    194s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/15 07:04:51    194s] ------------------------------------------------------------------
[05/15 07:04:51    194s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/15 07:04:51    194s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/15 07:04:51    194s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/15 07:04:51    194s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/15 07:04:51    194s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/15 07:04:51    194s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/15 07:04:51    194s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/15 07:04:51    194s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/15 07:04:51    194s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/15 07:04:51    194s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/15 07:04:51    194s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/15 07:04:51    194s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/15 07:04:51    194s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/15 07:04:51    194s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/15 07:04:51    194s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/15 07:04:51    194s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/15 07:04:51    194s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/15 07:04:51    194s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/15 07:04:51    194s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/15 07:04:51    194s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/15 07:04:51    194s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/15 07:04:51    194s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/15 07:04:51    194s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/15 07:04:51    194s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/15 07:04:51    194s] =================================================================
[05/15 07:04:51    194s] Hold Timer stdDelay = 38.0ps
[05/15 07:04:51    194s]  Visiting view : AnalysisView_BC
[05/15 07:04:51    194s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:04:51    194s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:04:51    194s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/15 07:04:51    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1901.3M, EPOCH TIME: 1747307091.461056
[05/15 07:04:51    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:1901.3M, EPOCH TIME: 1747307091.512570
[05/15 07:04:51    194s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.175  | 46.196  | 41.175  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  1.188  |
|           TNS (ns):|-347.265 |-347.265 |  0.000  |
|    Violating Paths:|  1783   |  1783   |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.891%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1586.2M, totSessionCpu=0:03:15 **
[05/15 07:04:51    194s] *** BuildHoldData #1 [finish] : cpu/real = 0:00:04.1/0:00:04.4 (0.9), totSession cpu/real = 0:03:14.9/0:05:48.8 (0.6), mem = 1867.3M
[05/15 07:04:51    194s] 
[05/15 07:04:51    194s] =============================================================================================
[05/15 07:04:51    194s]  Step TAT Report for BuildHoldData #1                                           21.12-s106_1
[05/15 07:04:51    194s] =============================================================================================
[05/15 07:04:51    194s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:04:51    194s] ---------------------------------------------------------------------------------------------
[05/15 07:04:51    194s] [ ViewPruning            ]      5   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:04:51    194s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 07:04:51    194s] [ DrvReport              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[05/15 07:04:51    194s] [ SlackTraversorInit     ]      3   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:51    194s] [ CellServerInit         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:04:51    194s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  18.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 07:04:51    194s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:51    194s] [ HoldTimerInit          ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:51    194s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:51    194s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 07:04:51    194s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[05/15 07:04:51    194s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:04:51    194s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:04:51    194s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:04:51    194s] [ TimingUpdate           ]      4   0:00:00.2  (   5.1 % )     0:00:01.9 /  0:00:01.8    1.0
[05/15 07:04:51    194s] [ FullDelayCalc          ]      2   0:00:01.7  (  37.9 % )     0:00:01.7 /  0:00:01.6    0.9
[05/15 07:04:51    194s] [ TimingReport           ]      2   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:04:51    194s] [ MISC                   ]          0:00:00.7  (  16.8 % )     0:00:00.7 /  0:00:00.7    0.9
[05/15 07:04:51    194s] ---------------------------------------------------------------------------------------------
[05/15 07:04:51    194s]  BuildHoldData #1 TOTAL             0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.1    0.9
[05/15 07:04:51    194s] ---------------------------------------------------------------------------------------------
[05/15 07:04:51    194s] 
[05/15 07:04:51    194s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:03:14.9/0:05:48.8 (0.6), mem = 1867.3M
[05/15 07:04:51    194s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.20
[05/15 07:04:51    194s] ### Creating LA Mngr. totSessionCpu=0:03:15 mem=1867.3M
[05/15 07:04:51    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1867.3M
[05/15 07:04:51    194s] HoldSingleBuffer minRootGain=0.000
[05/15 07:04:51    194s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[05/15 07:04:51    194s] HoldSingleBuffer minRootGain=0.000
[05/15 07:04:51    194s] HoldSingleBuffer minRootGain=0.000
[05/15 07:04:51    194s] HoldSingleBuffer minRootGain=0.000
[05/15 07:04:51    194s] *info: Run optDesign holdfix with 1 thread.
[05/15 07:04:51    194s] Info: 21 io nets excluded
[05/15 07:04:51    194s] Info: 15 nets with fixed/cover wires excluded.
[05/15 07:04:51    194s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:04:51    194s] --------------------------------------------------- 
[05/15 07:04:51    194s]    Hold Timing Summary  - Initial 
[05/15 07:04:51    194s] --------------------------------------------------- 
[05/15 07:04:51    194s]  Target slack:       0.0000 ns
[05/15 07:04:51    194s]  View: AnalysisView_BC 
[05/15 07:04:51    194s]    WNS:      -0.2618
[05/15 07:04:51    194s]    TNS:    -347.2663
[05/15 07:04:51    194s]    VP :         1783
[05/15 07:04:51    194s]    Worst hold path end point: mcs4_core_clockgen_clockdiv_reg[0]/D 
[05/15 07:04:51    194s] --------------------------------------------------- 
[05/15 07:04:51    194s] Info: Done creating the CCOpt slew target map.
[05/15 07:04:51    194s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:04:51    194s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=1924.6M
[05/15 07:04:51    194s] OPERPROF: Starting DPlace-Init at level 1, MEM:1924.6M, EPOCH TIME: 1747307091.678688
[05/15 07:04:51    194s] z: 2, totalTracks: 1
[05/15 07:04:51    194s] z: 4, totalTracks: 1
[05/15 07:04:51    194s] z: 6, totalTracks: 1
[05/15 07:04:51    194s] z: 8, totalTracks: 1
[05/15 07:04:51    194s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:04:51    194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1924.6M, EPOCH TIME: 1747307091.686829
[05/15 07:04:51    194s] 
[05/15 07:04:51    194s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:04:51    194s] 
[05/15 07:04:51    194s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:04:51    194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.063, MEM:1924.6M, EPOCH TIME: 1747307091.750154
[05/15 07:04:51    194s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1924.6M, EPOCH TIME: 1747307091.752386
[05/15 07:04:51    194s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1924.6M, EPOCH TIME: 1747307091.752549
[05/15 07:04:51    194s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1924.6MB).
[05/15 07:04:51    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.088, MEM:1924.6M, EPOCH TIME: 1747307091.766347
[05/15 07:04:51    195s] TotalInstCnt at PhyDesignMc Initialization: 1,952
[05/15 07:04:51    195s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=1924.6M
[05/15 07:04:51    195s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1924.6M, EPOCH TIME: 1747307091.806873
[05/15 07:04:51    195s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1924.6M, EPOCH TIME: 1747307091.807058
[05/15 07:04:51    195s] 
[05/15 07:04:51    195s] *** Starting Core Fixing (fixHold) cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:03:15 mem=1924.6M density=5.891% ***
[05/15 07:04:51    195s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/15 07:04:51    195s] ### Creating RouteCongInterface, started
[05/15 07:04:51    195s] 
[05/15 07:04:51    195s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[05/15 07:04:51    195s] 
[05/15 07:04:51    195s] #optDebug: {0, 0.900}
[05/15 07:04:51    195s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 41.175  | 46.196  | 41.175  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Density: 5.891%
------------------------------------------------------------------
[05/15 07:04:52    195s] *info: Hold Batch Commit is enabled
[05/15 07:04:52    195s] *info: Levelized Batch Commit is enabled
[05/15 07:04:52    195s] 
[05/15 07:04:52    195s] Phase I ......
[05/15 07:04:52    195s] Executing transform: ECO Safe Resize
[05/15 07:04:52    195s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:04:52    195s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 07:04:52    195s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:04:52    195s] Worst hold path end point:
[05/15 07:04:52    195s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/15 07:04:52    195s]     net: mcs4_core_n_24342 (nrTerm=2)
[05/15 07:04:52    195s] |   0|  -0.262|  -347.27|    1783|          0|       0(     0)|    5.89%|   0:00:00.0|  1950.6M|
[05/15 07:04:52    195s] Worst hold path end point:
[05/15 07:04:52    195s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/15 07:04:52    195s]     net: mcs4_core_n_24342 (nrTerm=2)
[05/15 07:04:52    195s] |   1|  -0.262|  -347.27|    1783|          0|       0(     0)|    5.89%|   0:00:00.0|  1950.6M|
[05/15 07:04:52    195s] 
[05/15 07:04:52    195s] Capturing REF for hold ...
[05/15 07:04:52    195s]    Hold Timing Snapshot: (REF)
[05/15 07:04:52    195s]              All PG WNS: -0.262
[05/15 07:04:52    195s]              All PG TNS: -347.266
[05/15 07:04:52    195s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:04:52    195s] Executing transform: AddBuffer + LegalResize
[05/15 07:04:52    195s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:04:52    195s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 07:04:52    195s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:04:52    195s] Worst hold path end point:
[05/15 07:04:52    195s]   mcs4_core_clockgen_clockdiv_reg[0]/D
[05/15 07:04:52    195s]     net: mcs4_core_n_24342 (nrTerm=2)
[05/15 07:04:52    195s] |   0|  -0.262|  -347.27|    1783|          0|       0(     0)|    5.89%|   0:00:00.0|  1950.6M|
[05/15 07:04:58    201s] Worst hold path end point:
[05/15 07:04:58    201s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:04:58    201s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:04:58    201s] |   1|  -0.253|  -170.20|    1739|        729|       0(     0)|   11.74%|   0:00:06.0|  1995.4M|
[05/15 07:05:04    207s] Worst hold path end point:
[05/15 07:05:04    207s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:04    207s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:04    207s] |   2|  -0.253|   -23.15|     863|        685|       0(     0)|   17.15%|   0:00:06.0|  1995.4M|
[05/15 07:05:08    211s] Worst hold path end point:
[05/15 07:05:08    211s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:08    211s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:08    211s] |   3|  -0.253|    -3.15|      93|        591|       5(     5)|   18.47%|   0:00:04.0|  1996.9M|
[05/15 07:05:09    212s] Worst hold path end point:
[05/15 07:05:09    212s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:09    212s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:09    212s] |   4|  -0.253|    -2.52|      16|         65|       0(     0)|   18.57%|   0:00:01.0|  1996.9M|
[05/15 07:05:09    212s] Worst hold path end point:
[05/15 07:05:09    212s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:09    212s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:09    212s] |   5|  -0.253|    -2.32|      16|          2|       0(     0)|   18.58%|   0:00:00.0|  1996.9M|
[05/15 07:05:09    212s] Worst hold path end point:
[05/15 07:05:09    212s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:09    212s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:09    212s] |   6|  -0.253|    -0.84|      12|          1|       0(     0)|   18.58%|   0:00:00.0|  1996.9M|
[05/15 07:05:09    212s] Worst hold path end point:
[05/15 07:05:09    212s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:09    212s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:09    212s] |   7|  -0.253|    -0.76|       3|          1|       0(     0)|   18.59%|   0:00:00.0|  1996.9M|
[05/15 07:05:09    212s] Worst hold path end point:
[05/15 07:05:09    212s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:09    212s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:09    212s] |   8|  -0.253|    -0.76|       3|          0|       0(     0)|   18.59%|   0:00:00.0|  1996.9M|
[05/15 07:05:09    212s] 
[05/15 07:05:09    212s] Capturing REF for hold ...
[05/15 07:05:09    212s]    Hold Timing Snapshot: (REF)
[05/15 07:05:09    212s]              All PG WNS: -0.253
[05/15 07:05:09    212s]              All PG TNS: -0.760
[05/15 07:05:09    212s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:05:09    212s] 
[05/15 07:05:09    212s] *info:    Total 2074 cells added for Phase I
[05/15 07:05:09    212s] *info:        in which 0 is ripple commits (0.000%)
[05/15 07:05:09    212s] *info:    Total 5 instances resized for Phase I
[05/15 07:05:09    212s] *info:        in which 5 FF resizing 
[05/15 07:05:09    212s] *info:        in which 0 ripple resizing (0.000%)
[05/15 07:05:09    212s] --------------------------------------------------- 
[05/15 07:05:09    212s]    Hold Timing Summary  - Phase I 
[05/15 07:05:09    212s] --------------------------------------------------- 
[05/15 07:05:09    212s]  Target slack:       0.0000 ns
[05/15 07:05:09    212s]  View: AnalysisView_BC 
[05/15 07:05:09    212s]    WNS:      -0.2533
[05/15 07:05:09    212s]    TNS:      -0.7598
[05/15 07:05:09    212s]    VP :            3
[05/15 07:05:09    212s]    Worst hold path end point: mcs4_core_i4004_tio_board_data_o_reg[3]/D 
[05/15 07:05:09    212s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.308  | 41.896  | 40.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Density: 18.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 07:05:09    212s] *info: Hold Batch Commit is enabled
[05/15 07:05:09    212s] *info: Levelized Batch Commit is enabled
[05/15 07:05:09    212s] 
[05/15 07:05:09    212s] Phase II ......
[05/15 07:05:09    212s] Executing transform: AddBuffer
[05/15 07:05:09    212s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:05:09    212s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 07:05:09    212s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:05:09    212s] Worst hold path end point:
[05/15 07:05:09    212s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:09    212s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:09    212s] |   0|  -0.253|    -0.76|       3|          0|       0(     0)|   18.59%|   0:00:00.0|  2006.9M|
[05/15 07:05:09    212s] Worst hold path end point:
[05/15 07:05:09    212s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:09    212s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:09    212s] |   1|  -0.253|    -0.76|       3|          0|       0(     0)|   18.59%|   0:00:00.0|  2006.9M|
[05/15 07:05:09    212s] 
[05/15 07:05:09    212s] Capturing REF for hold ...
[05/15 07:05:09    212s]    Hold Timing Snapshot: (REF)
[05/15 07:05:09    212s]              All PG WNS: -0.253
[05/15 07:05:09    212s]              All PG TNS: -0.760
[05/15 07:05:09    212s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:05:09    212s] --------------------------------------------------- 
[05/15 07:05:09    212s]    Hold Timing Summary  - Phase II 
[05/15 07:05:09    212s] --------------------------------------------------- 
[05/15 07:05:09    212s]  Target slack:       0.0000 ns
[05/15 07:05:09    212s]  View: AnalysisView_BC 
[05/15 07:05:09    212s]    WNS:      -0.2533
[05/15 07:05:09    212s]    TNS:      -0.7598
[05/15 07:05:09    212s]    VP :            3
[05/15 07:05:09    212s]    Worst hold path end point: mcs4_core_i4004_tio_board_data_o_reg[3]/D 
[05/15 07:05:09    212s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.308  | 41.896  | 40.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Density: 18.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 07:05:09    213s] *info: Hold Batch Commit is enabled
[05/15 07:05:09    213s] *info: Levelized Batch Commit is enabled
[05/15 07:05:09    213s] 
[05/15 07:05:09    213s] Phase III ......
[05/15 07:05:09    213s] Executing transform: AddBuffer + LegalResize
[05/15 07:05:09    213s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:05:09    213s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 07:05:09    213s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:05:09    213s] Worst hold path end point:
[05/15 07:05:09    213s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:09    213s]     net: mcs4_core_i4004_tio_board_data_o[2] (nrTerm=3)
[05/15 07:05:09    213s] |   0|  -0.253|    -0.76|       3|          0|       0(     0)|   18.59%|   0:00:00.0|  2006.9M|
[05/15 07:05:10    213s] Worst hold path end point:
[05/15 07:05:10    213s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:10    213s]     net: FE_PHN2208_mcs4_core_i4004_tio_board_data_o_2 (nrTerm=2)
[05/15 07:05:10    213s] |   1|  -0.123|    -0.37|       3|          3|       0(     0)|   18.61%|   0:00:01.0|  2006.9M|
[05/15 07:05:10    213s] Worst hold path end point:
[05/15 07:05:10    213s]   mcs4_core_i4004_tio_board_data_o_reg[2]/D
[05/15 07:05:10    213s]     net: FE_PHN2208_mcs4_core_i4004_tio_board_data_o_2 (nrTerm=2)
[05/15 07:05:10    213s] |   2|  -0.014|    -0.04|       3|          3|       0(     0)|   18.63%|   0:00:00.0|  2006.9M|
[05/15 07:05:10    213s] |   3|   0.000|     0.00|       0|          3|       0(     0)|   18.64%|   0:00:00.0|  2006.9M|
[05/15 07:05:10    213s] 
[05/15 07:05:10    213s] Capturing REF for hold ...
[05/15 07:05:10    213s]    Hold Timing Snapshot: (REF)
[05/15 07:05:10    213s]              All PG WNS: 0.000
[05/15 07:05:10    213s]              All PG TNS: 0.000
[05/15 07:05:10    213s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:05:10    213s] 
[05/15 07:05:10    213s] *info:    Total 9 cells added for Phase III
[05/15 07:05:10    213s] *info:        in which 0 is ripple commits (0.000%)
[05/15 07:05:10    213s] --------------------------------------------------- 
[05/15 07:05:10    213s]    Hold Timing Summary  - Phase III 
[05/15 07:05:10    213s] --------------------------------------------------- 
[05/15 07:05:10    213s]  Target slack:       0.0000 ns
[05/15 07:05:10    213s]  View: AnalysisView_BC 
[05/15 07:05:10    213s]    WNS:       0.0000
[05/15 07:05:10    213s]    TNS:       0.0000
[05/15 07:05:10    213s]    VP :            0
[05/15 07:05:10    213s]    Worst hold path end point: mcs4_core_ram_0_ram1_ram_array_reg[10][1]/SI 
[05/15 07:05:10    213s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.308  | 41.896  | 40.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Density: 18.638%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 07:05:10    213s] 
[05/15 07:05:10    213s] *** Finished Core Fixing (fixHold) cpu=0:00:22.6 real=0:00:23.0 totSessionCpu=0:03:33 mem=2006.9M density=18.638% ***
[05/15 07:05:10    213s] 
[05/15 07:05:10    213s] *info:
[05/15 07:05:10    213s] *info: Added a total of 2083 cells to fix/reduce hold violation
[05/15 07:05:10    213s] *info:          in which 940 termBuffering
[05/15 07:05:10    213s] *info:          in which 0 dummyBuffering
[05/15 07:05:10    213s] *info:
[05/15 07:05:10    213s] *info: Summary: 
[05/15 07:05:10    213s] *info:          285 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/15 07:05:10    213s] *info:           18 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[05/15 07:05:10    213s] *info:          332 cells of type 'DLY1X1' (9.0, 	124.219) used
[05/15 07:05:10    213s] *info:           14 cells of type 'DLY2X1' (17.0, 	124.219) used
[05/15 07:05:10    213s] *info:           17 cells of type 'DLY2X4' (20.0, 	31.180) used
[05/15 07:05:10    213s] *info:           45 cells of type 'DLY3X1' (24.0, 	124.219) used
[05/15 07:05:10    213s] *info:         1372 cells of type 'DLY4X1' (29.0, 	124.218) used
[05/15 07:05:10    213s] *info:
[05/15 07:05:10    213s] *info: Total 5 instances resized
[05/15 07:05:10    213s] *info:       in which 5 FF resizing
[05/15 07:05:10    213s] *info:
[05/15 07:05:10    213s] 
[05/15 07:05:10    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2006.9M, EPOCH TIME: 1747307110.369397
[05/15 07:05:10    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:1993.9M, EPOCH TIME: 1747307110.388008
[05/15 07:05:10    213s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1993.9M, EPOCH TIME: 1747307110.389799
[05/15 07:05:10    213s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1993.9M, EPOCH TIME: 1747307110.389985
[05/15 07:05:10    213s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1993.9M, EPOCH TIME: 1747307110.400487
[05/15 07:05:10    213s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:1993.9M, EPOCH TIME: 1747307110.454536
[05/15 07:05:10    213s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1993.9M, EPOCH TIME: 1747307110.454689
[05/15 07:05:10    213s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1993.9M, EPOCH TIME: 1747307110.454780
[05/15 07:05:10    213s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1993.9M, EPOCH TIME: 1747307110.458633
[05/15 07:05:10    213s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1993.9M, EPOCH TIME: 1747307110.458874
[05/15 07:05:10    213s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.072, MEM:1993.9M, EPOCH TIME: 1747307110.461827
[05/15 07:05:10    213s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.072, MEM:1993.9M, EPOCH TIME: 1747307110.461904
[05/15 07:05:10    213s] TDRefine: refinePlace mode is spiral
[05/15 07:05:10    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.13
[05/15 07:05:10    213s] OPERPROF: Starting RefinePlace at level 1, MEM:1993.9M, EPOCH TIME: 1747307110.461985
[05/15 07:05:10    213s] *** Starting refinePlace (0:03:33 mem=1993.9M) ***
[05/15 07:05:10    213s] Total net bbox length = 1.125e+05 (8.288e+04 2.965e+04) (ext = 2.155e+03)
[05/15 07:05:10    213s] 
[05/15 07:05:10    213s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:05:10    213s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1993.9M, EPOCH TIME: 1747307110.468290
[05/15 07:05:10    213s]   Signal wire search tree: 741 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:05:10    213s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.004, MEM:1993.9M, EPOCH TIME: 1747307110.472725
[05/15 07:05:10    213s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:05:10    213s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:05:10    213s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:05:10    213s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1993.9M, EPOCH TIME: 1747307110.486511
[05/15 07:05:10    213s] Starting refinePlace ...
[05/15 07:05:10    213s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:05:10    213s] One DDP V2 for no tweak run.
[05/15 07:05:10    213s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:05:10    213s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 07:05:10    213s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1993.9MB) @(0:03:33 - 0:03:34).
[05/15 07:05:10    213s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:05:10    213s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 07:05:10    213s] 
[05/15 07:05:10    213s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:05:10    213s] Move report: legalization moves 3 insts, mean move: 0.60 um, max move: 0.80 um spiral
[05/15 07:05:10    213s] 	Max move on inst (postCTSholdFE_PHC1096_mcs4_core_ram_0_ram1_ram_array_17_3): (477.00, 398.84) --> (477.80, 398.84)
[05/15 07:05:10    213s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:05:10    213s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:05:10    213s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1993.9MB) @(0:03:34 - 0:03:34).
[05/15 07:05:10    213s] Move report: Detail placement moves 3 insts, mean move: 0.60 um, max move: 0.80 um 
[05/15 07:05:10    213s] 	Max move on inst (postCTSholdFE_PHC1096_mcs4_core_ram_0_ram1_ram_array_17_3): (477.00, 398.84) --> (477.80, 398.84)
[05/15 07:05:10    213s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1993.9MB
[05/15 07:05:10    213s] Statistics of distance of Instance movement in refine placement:
[05/15 07:05:10    213s]   maximum (X+Y) =         0.80 um
[05/15 07:05:10    213s]   inst (postCTSholdFE_PHC1096_mcs4_core_ram_0_ram1_ram_array_17_3) with max move: (477, 398.84) -> (477.8, 398.84)
[05/15 07:05:10    213s]   mean    (X+Y) =         0.60 um
[05/15 07:05:10    213s] Summary Report:
[05/15 07:05:10    213s] Instances move: 3 (out of 4015 movable)
[05/15 07:05:10    213s] Instances flipped: 0
[05/15 07:05:10    213s] Mean displacement: 0.60 um
[05/15 07:05:10    213s] Max displacement: 0.80 um (Instance: postCTSholdFE_PHC1096_mcs4_core_ram_0_ram1_ram_array_17_3) (477, 398.84) -> (477.8, 398.84)
[05/15 07:05:10    213s] 	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: DLY3X1
[05/15 07:05:10    213s] Total instances moved : 3
[05/15 07:05:10    213s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.170, REAL:0.213, MEM:1993.9M, EPOCH TIME: 1747307110.699783
[05/15 07:05:10    213s] Total net bbox length = 1.125e+05 (8.288e+04 2.965e+04) (ext = 2.155e+03)
[05/15 07:05:10    213s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1993.9MB
[05/15 07:05:10    213s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1993.9MB) @(0:03:33 - 0:03:34).
[05/15 07:05:10    213s] *** Finished refinePlace (0:03:34 mem=1993.9M) ***
[05/15 07:05:10    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.13
[05/15 07:05:10    213s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.240, MEM:1993.9M, EPOCH TIME: 1747307110.702364
[05/15 07:05:10    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1993.9M, EPOCH TIME: 1747307110.721778
[05/15 07:05:10    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1993.9M, EPOCH TIME: 1747307110.735679
[05/15 07:05:10    213s] *** maximum move = 0.80 um ***
[05/15 07:05:10    213s] *** Finished re-routing un-routed nets (1993.9M) ***
[05/15 07:05:10    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:1993.9M, EPOCH TIME: 1747307110.749734
[05/15 07:05:10    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1993.9M, EPOCH TIME: 1747307110.760093
[05/15 07:05:10    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:1993.9M, EPOCH TIME: 1747307110.814934
[05/15 07:05:10    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1993.9M, EPOCH TIME: 1747307110.815103
[05/15 07:05:10    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1993.9M, EPOCH TIME: 1747307110.815202
[05/15 07:05:10    213s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1993.9M, EPOCH TIME: 1747307110.819193
[05/15 07:05:10    213s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1993.9M, EPOCH TIME: 1747307110.819444
[05/15 07:05:10    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:1993.9M, EPOCH TIME: 1747307110.819582
[05/15 07:05:10    213s] 
[05/15 07:05:10    213s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1993.9M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.308  | 41.896  | 40.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Density: 18.638%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[05/15 07:05:10    213s] *** Finish Post CTS Hold Fixing (cpu=0:00:23.2 real=0:00:23.0 totSessionCpu=0:03:34 mem=1995.9M density=18.638%) ***
[05/15 07:05:10    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.20
[05/15 07:05:10    213s] **INFO: total 3377 insts, 3415 nets marked don't touch
[05/15 07:05:11    213s] **INFO: total 3377 insts, 3415 nets marked don't touch DB property
[05/15 07:05:11    213s] **INFO: total 3377 insts, 3415 nets unmarked don't touch

[05/15 07:05:11    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1976.8M, EPOCH TIME: 1747307111.035310
[05/15 07:05:11    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.029, MEM:1907.8M, EPOCH TIME: 1747307111.064683
[05/15 07:05:11    213s] TotalInstCnt at PhyDesignMc Destruction: 4,035
[05/15 07:05:11    213s] *** HoldOpt #1 [finish] : cpu/real = 0:00:19.1/0:00:19.5 (1.0), totSession cpu/real = 0:03:34.0/0:06:08.3 (0.6), mem = 1907.8M
[05/15 07:05:11    213s] 
[05/15 07:05:11    213s] =============================================================================================
[05/15 07:05:11    213s]  Step TAT Report for HoldOpt #1                                                 21.12-s106_1
[05/15 07:05:11    213s] =============================================================================================
[05/15 07:05:11    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:05:11    213s] ---------------------------------------------------------------------------------------------
[05/15 07:05:11    213s] [ OptSummaryReport       ]      5   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/15 07:05:11    213s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[05/15 07:05:11    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.7
[05/15 07:05:11    213s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:05:11    213s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ OptimizationStep       ]      4   0:00:00.1  (   0.4 % )     0:00:17.9 /  0:00:17.7    1.0
[05/15 07:05:11    213s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.2 % )     0:00:17.6 /  0:00:17.5    1.0
[05/15 07:05:11    213s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ OptEval                ]     13   0:00:11.0  (  56.6 % )     0:00:11.0 /  0:00:11.0    1.0
[05/15 07:05:11    213s] [ OptCommit              ]     13   0:00:00.4  (   2.3 % )     0:00:06.3 /  0:00:06.2    1.0
[05/15 07:05:11    213s] [ PostCommitDelayUpdate  ]     18   0:00:00.2  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 07:05:11    213s] [ IncrDelayCalc          ]     85   0:00:00.8  (   4.1 % )     0:00:00.8 /  0:00:00.9    1.1
[05/15 07:05:11    213s] [ HoldReEval             ]     17   0:00:03.9  (  19.8 % )     0:00:03.9 /  0:00:03.8    1.0
[05/15 07:05:11    213s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ HoldCollectNode        ]     18   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:05:11    213s] [ HoldSortNodeList       ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ HoldBottleneckCount    ]     14   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:05:11    213s] [ HoldCacheNodeWeight    ]     13   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 07:05:11    213s] [ HoldBuildSlackGraph    ]     13   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.8
[05/15 07:05:11    213s] [ HoldDBCommit           ]     23   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/15 07:05:11    213s] [ HoldTimerCalcSummary   ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:11    213s] [ RefinePlace            ]      1   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 07:05:11    213s] [ TimingUpdate           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 07:05:11    213s] [ TimingReport           ]      5   0:00:00.5  (   2.4 % )     0:00:00.5 /  0:00:00.4    1.0
[05/15 07:05:11    213s] [ IncrTimingUpdate       ]     31   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 07:05:11    213s] [ MISC                   ]          0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.2    0.6
[05/15 07:05:11    213s] ---------------------------------------------------------------------------------------------
[05/15 07:05:11    213s]  HoldOpt #1 TOTAL                   0:00:19.5  ( 100.0 % )     0:00:19.5 /  0:00:19.1    1.0
[05/15 07:05:11    213s] ---------------------------------------------------------------------------------------------
[05/15 07:05:11    213s] 
[05/15 07:05:11    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1907.8M, EPOCH TIME: 1747307111.077858
[05/15 07:05:11    214s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.054, MEM:1907.8M, EPOCH TIME: 1747307111.131836
[05/15 07:05:11    214s] *** Steiner Routed Nets: 71.069%; Threshold: 100; Threshold for Hold: 100
[05/15 07:05:11    214s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1907.8M
[05/15 07:05:11    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1907.8M
[05/15 07:05:11    214s] Re-routed 0 nets
[05/15 07:05:11    214s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:05:11    214s] Deleting Lib Analyzer.
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] TimeStamp Deleting Cell Server End ...
[05/15 07:05:11    214s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:05:11    214s] Summary for sequential cells identification: 
[05/15 07:05:11    214s]   Identified SBFF number: 104
[05/15 07:05:11    214s]   Identified MBFF number: 16
[05/15 07:05:11    214s]   Identified SB Latch number: 0
[05/15 07:05:11    214s]   Identified MB Latch number: 0
[05/15 07:05:11    214s]   Not identified SBFF number: 16
[05/15 07:05:11    214s]   Not identified MBFF number: 0
[05/15 07:05:11    214s]   Not identified SB Latch number: 0
[05/15 07:05:11    214s]   Not identified MB Latch number: 0
[05/15 07:05:11    214s]   Number of sequential cells which are not FFs: 32
[05/15 07:05:11    214s]  Visiting view : AnalysisView_WC
[05/15 07:05:11    214s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:05:11    214s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:05:11    214s]  Visiting view : AnalysisView_WC
[05/15 07:05:11    214s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:05:11    214s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:05:11    214s] TLC MultiMap info (StdDelay):
[05/15 07:05:11    214s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:05:11    214s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:05:11    214s]  Setting StdDelay to: 38ps
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] TimeStamp Deleting Cell Server End ...
[05/15 07:05:11    214s] GigaOpt_HOLD: max_tran 3 => 3, max_cap 2 => 2 (threshold 10) - Skip drv recovery
[05/15 07:05:11    214s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:05:11    214s] Summary for sequential cells identification: 
[05/15 07:05:11    214s]   Identified SBFF number: 104
[05/15 07:05:11    214s]   Identified MBFF number: 16
[05/15 07:05:11    214s]   Identified SB Latch number: 0
[05/15 07:05:11    214s]   Identified MB Latch number: 0
[05/15 07:05:11    214s]   Not identified SBFF number: 16
[05/15 07:05:11    214s]   Not identified MBFF number: 0
[05/15 07:05:11    214s]   Not identified SB Latch number: 0
[05/15 07:05:11    214s]   Not identified MB Latch number: 0
[05/15 07:05:11    214s]   Number of sequential cells which are not FFs: 32
[05/15 07:05:11    214s]  Visiting view : AnalysisView_WC
[05/15 07:05:11    214s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 07:05:11    214s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:05:11    214s]  Visiting view : AnalysisView_WC
[05/15 07:05:11    214s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[05/15 07:05:11    214s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:05:11    214s] TLC MultiMap info (StdDelay):
[05/15 07:05:11    214s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:05:11    214s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 41.7ps
[05/15 07:05:11    214s]  Setting StdDelay to: 41.7ps
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:05:11    214s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/15 07:05:11    214s] GigaOpt: WNS bump threshold: 0.02085
[05/15 07:05:11    214s] GigaOpt: Skipping postEco optimization
[05/15 07:05:11    214s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/15 07:05:11    214s] GigaOpt: Skipping nonLegal postEco optimization
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] Active setup views:
[05/15 07:05:11    214s]  AnalysisView_WC
[05/15 07:05:11    214s]   Dominating endpoints: 0
[05/15 07:05:11    214s]   Dominating TNS: -0.000
[05/15 07:05:11    214s] 
[05/15 07:05:11    214s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1945.96 MB )
[05/15 07:05:11    214s] (I)      ==================== Layers =====================
[05/15 07:05:11    214s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:05:11    214s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/15 07:05:11    214s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:05:11    214s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[05/15 07:05:11    214s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[05/15 07:05:11    214s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:05:11    214s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[05/15 07:05:11    214s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[05/15 07:05:11    214s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[05/15 07:05:11    214s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[05/15 07:05:11    214s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[05/15 07:05:11    214s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[05/15 07:05:11    214s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[05/15 07:05:11    214s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[05/15 07:05:11    214s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[05/15 07:05:11    214s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[05/15 07:05:11    214s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[05/15 07:05:11    214s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[05/15 07:05:11    214s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[05/15 07:05:11    214s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[05/15 07:05:11    214s] (I)      +-----+----+---------+---------+--------+-------+
[05/15 07:05:11    214s] (I)      Started Import and model ( Curr Mem: 1945.96 MB )
[05/15 07:05:11    214s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:05:11    214s] (I)      == Non-default Options ==
[05/15 07:05:11    214s] (I)      Build term to term wires                           : false
[05/15 07:05:11    214s] (I)      Maximum routing layer                              : 11
[05/15 07:05:11    214s] (I)      Number of threads                                  : 1
[05/15 07:05:11    214s] (I)      Method to set GCell size                           : row
[05/15 07:05:11    214s] (I)      Counted 2529 PG shapes. We will not process PG shapes layer by layer.
[05/15 07:05:11    214s] (I)      Use row-based GCell size
[05/15 07:05:11    214s] (I)      Use row-based GCell align
[05/15 07:05:11    214s] (I)      layer 0 area = 80000
[05/15 07:05:11    214s] (I)      layer 1 area = 80000
[05/15 07:05:11    214s] (I)      layer 2 area = 80000
[05/15 07:05:11    214s] (I)      layer 3 area = 80000
[05/15 07:05:11    214s] (I)      layer 4 area = 80000
[05/15 07:05:11    214s] (I)      layer 5 area = 80000
[05/15 07:05:11    214s] (I)      layer 6 area = 80000
[05/15 07:05:11    214s] (I)      layer 7 area = 80000
[05/15 07:05:11    214s] (I)      layer 8 area = 80000
[05/15 07:05:11    214s] (I)      layer 9 area = 400000
[05/15 07:05:11    214s] (I)      layer 10 area = 400000
[05/15 07:05:11    214s] (I)      GCell unit size   : 3420
[05/15 07:05:11    214s] (I)      GCell multiplier  : 1
[05/15 07:05:11    214s] (I)      GCell row height  : 3420
[05/15 07:05:11    214s] (I)      Actual row height : 3420
[05/15 07:05:11    214s] (I)      GCell align ref   : 616000 616420
[05/15 07:05:11    214s] [NR-eGR] Track table information for default rule: 
[05/15 07:05:11    214s] [NR-eGR] Metal1 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal2 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal3 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal4 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal5 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal6 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal7 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal8 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal9 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal10 has single uniform track structure
[05/15 07:05:11    214s] [NR-eGR] Metal11 has single uniform track structure
[05/15 07:05:11    214s] (I)      ================== Default via ===================
[05/15 07:05:11    214s] (I)      +----+------------------+------------------------+
[05/15 07:05:11    214s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[05/15 07:05:11    214s] (I)      +----+------------------+------------------------+
[05/15 07:05:11    214s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[05/15 07:05:11    214s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[05/15 07:05:11    214s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[05/15 07:05:11    214s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[05/15 07:05:11    214s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[05/15 07:05:11    214s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[05/15 07:05:11    214s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[05/15 07:05:11    214s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[05/15 07:05:11    214s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[05/15 07:05:11    214s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[05/15 07:05:11    214s] (I)      +----+------------------+------------------------+
[05/15 07:05:11    214s] [NR-eGR] Read 2906 PG shapes
[05/15 07:05:11    214s] [NR-eGR] Read 0 clock shapes
[05/15 07:05:11    214s] [NR-eGR] Read 0 other shapes
[05/15 07:05:11    214s] [NR-eGR] #Routing Blockages  : 0
[05/15 07:05:11    214s] [NR-eGR] #Instance Blockages : 640
[05/15 07:05:11    214s] [NR-eGR] #PG Blockages       : 2906
[05/15 07:05:11    214s] [NR-eGR] #Halo Blockages     : 0
[05/15 07:05:11    214s] [NR-eGR] #Boundary Blockages : 0
[05/15 07:05:11    214s] [NR-eGR] #Clock Blockages    : 0
[05/15 07:05:11    214s] [NR-eGR] #Other Blockages    : 0
[05/15 07:05:11    214s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/15 07:05:11    214s] [NR-eGR] Num Prerouted Nets = 15  Num Prerouted Wires = 402
[05/15 07:05:11    214s] [NR-eGR] Read 4058 nets ( ignored 15 )
[05/15 07:05:11    214s] (I)      early_global_route_priority property id does not exist.
[05/15 07:05:11    214s] (I)      Read Num Blocks=3546  Num Prerouted Wires=402  Num CS=0
[05/15 07:05:11    214s] (I)      Layer 1 (V) : #blockages 1017 : #preroutes 174
[05/15 07:05:11    214s] (I)      Layer 2 (H) : #blockages 726 : #preroutes 196
[05/15 07:05:11    214s] (I)      Layer 3 (V) : #blockages 1147 : #preroutes 32
[05/15 07:05:11    214s] (I)      Layer 4 (H) : #blockages 439 : #preroutes 0
[05/15 07:05:11    214s] (I)      Layer 5 (V) : #blockages 196 : #preroutes 0
[05/15 07:05:11    214s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/15 07:05:12    214s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/15 07:05:12    214s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/15 07:05:12    214s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/15 07:05:12    214s] (I)      Layer 10 (H) : #blockages 21 : #preroutes 0
[05/15 07:05:12    214s] (I)      Number of ignored nets                =     15
[05/15 07:05:12    214s] (I)      Number of connected nets              =      0
[05/15 07:05:12    214s] (I)      Number of fixed nets                  =     15.  Ignored: Yes
[05/15 07:05:12    214s] (I)      Number of clock nets                  =     22.  Ignored: No
[05/15 07:05:12    214s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/15 07:05:12    214s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/15 07:05:12    214s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/15 07:05:12    214s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/15 07:05:12    214s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/15 07:05:12    214s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/15 07:05:12    214s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/15 07:05:12    214s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/15 07:05:12    214s] (I)      Ndr track 0 does not exist
[05/15 07:05:12    214s] (I)      Ndr track 0 does not exist
[05/15 07:05:12    214s] (I)      ---------------------Grid Graph Info--------------------
[05/15 07:05:12    214s] (I)      Routing area        : (0, 0) - (2000000, 1880000)
[05/15 07:05:12    214s] (I)      Core area           : (616000, 616420) - (1379600, 1262800)
[05/15 07:05:12    214s] (I)      Site width          :   400  (dbu)
[05/15 07:05:12    214s] (I)      Row height          :  3420  (dbu)
[05/15 07:05:12    214s] (I)      GCell row height    :  3420  (dbu)
[05/15 07:05:12    214s] (I)      GCell width         :  3420  (dbu)
[05/15 07:05:12    214s] (I)      GCell height        :  3420  (dbu)
[05/15 07:05:12    214s] (I)      Grid                :   585   550    11
[05/15 07:05:12    214s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[05/15 07:05:12    214s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[05/15 07:05:12    214s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[05/15 07:05:12    214s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[05/15 07:05:12    214s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[05/15 07:05:12    214s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[05/15 07:05:12    214s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[05/15 07:05:12    214s] (I)      First track coord   :   250   200   250   200   250   200   250   200   250  1200  1010
[05/15 07:05:12    214s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[05/15 07:05:12    214s] (I)      Total num of tracks :  4947  5000  4947  5000  4947  5000  4947  5000  4947  1999  1978
[05/15 07:05:12    214s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[05/15 07:05:12    214s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[05/15 07:05:12    214s] (I)      --------------------------------------------------------
[05/15 07:05:12    214s] 
[05/15 07:05:12    214s] [NR-eGR] ============ Routing rule table ============
[05/15 07:05:12    214s] [NR-eGR] Rule id: 0  Nets: 4016
[05/15 07:05:12    214s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/15 07:05:12    214s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[05/15 07:05:12    214s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[05/15 07:05:12    214s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:05:12    214s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[05/15 07:05:12    214s] [NR-eGR] Rule id: 1  Nets: 6
[05/15 07:05:12    214s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[05/15 07:05:12    214s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[05/15 07:05:12    214s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[05/15 07:05:12    214s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[05/15 07:05:12    214s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[05/15 07:05:12    214s] [NR-eGR] ========================================
[05/15 07:05:12    214s] [NR-eGR] 
[05/15 07:05:12    214s] (I)      =============== Blocked Tracks ===============
[05/15 07:05:12    214s] (I)      +-------+---------+----------+---------------+
[05/15 07:05:12    214s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/15 07:05:12    214s] (I)      +-------+---------+----------+---------------+
[05/15 07:05:12    214s] (I)      |     1 |       0 |        0 |         0.00% |
[05/15 07:05:12    214s] (I)      |     2 | 2750000 |   126341 |         4.59% |
[05/15 07:05:12    214s] (I)      |     3 | 2893995 |    51928 |         1.79% |
[05/15 07:05:12    214s] (I)      |     4 | 2750000 |   165745 |         6.03% |
[05/15 07:05:12    214s] (I)      |     5 | 2893995 |    51402 |         1.78% |
[05/15 07:05:12    214s] (I)      |     6 | 2750000 |     1612 |         0.06% |
[05/15 07:05:12    214s] (I)      |     7 | 2893995 |        0 |         0.00% |
[05/15 07:05:12    214s] (I)      |     8 | 2750000 |        0 |         0.00% |
[05/15 07:05:12    214s] (I)      |     9 | 2893995 |        0 |         0.00% |
[05/15 07:05:12    214s] (I)      |    10 | 1099450 |        0 |         0.00% |
[05/15 07:05:12    214s] (I)      |    11 | 1157130 |      705 |         0.06% |
[05/15 07:05:12    214s] (I)      +-------+---------+----------+---------------+
[05/15 07:05:12    214s] (I)      Finished Import and model ( CPU: 0.42 sec, Real: 0.46 sec, Curr Mem: 1948.43 MB )
[05/15 07:05:12    214s] (I)      Reset routing kernel
[05/15 07:05:12    214s] (I)      Started Global Routing ( Curr Mem: 1948.43 MB )
[05/15 07:05:12    214s] (I)      totalPins=11670  totalGlobalPin=11525 (98.76%)
[05/15 07:05:12    214s] (I)      total 2D Cap : 5438482 = (2843533 H, 2594949 V)
[05/15 07:05:12    214s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/15 07:05:12    214s] (I)      
[05/15 07:05:12    214s] (I)      ============  Phase 1a Route ============
[05/15 07:05:12    214s] (I)      Usage: 1581 = (708 H, 873 V) = (0.02% H, 0.03% V) = (1.211e+03um H, 1.493e+03um V)
[05/15 07:05:12    214s] (I)      
[05/15 07:05:12    214s] (I)      ============  Phase 1b Route ============
[05/15 07:05:12    214s] (I)      Usage: 1581 = (708 H, 873 V) = (0.02% H, 0.03% V) = (1.211e+03um H, 1.493e+03um V)
[05/15 07:05:12    214s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.703510e+03um
[05/15 07:05:12    214s] (I)      
[05/15 07:05:12    214s] (I)      ============  Phase 1c Route ============
[05/15 07:05:12    214s] (I)      Usage: 1581 = (708 H, 873 V) = (0.02% H, 0.03% V) = (1.211e+03um H, 1.493e+03um V)
[05/15 07:05:12    214s] (I)      
[05/15 07:05:12    214s] (I)      ============  Phase 1d Route ============
[05/15 07:05:12    214s] (I)      Usage: 1581 = (708 H, 873 V) = (0.02% H, 0.03% V) = (1.211e+03um H, 1.493e+03um V)
[05/15 07:05:12    214s] (I)      
[05/15 07:05:12    214s] (I)      ============  Phase 1e Route ============
[05/15 07:05:12    214s] (I)      Usage: 1581 = (708 H, 873 V) = (0.02% H, 0.03% V) = (1.211e+03um H, 1.493e+03um V)
[05/15 07:05:12    214s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.703510e+03um
[05/15 07:05:12    214s] (I)      
[05/15 07:05:12    214s] (I)      ============  Phase 1l Route ============
[05/15 07:05:12    214s] (I)      total 2D Cap : 24450663 = (12631491 H, 11819172 V)
[05/15 07:05:12    215s] [NR-eGR] Layer group 2: route 4016 net(s) in layer range [2, 11]
[05/15 07:05:12    215s] (I)      
[05/15 07:05:12    215s] (I)      ============  Phase 1a Route ============
[05/15 07:05:12    215s] (I)      Usage: 67242 = (49074 H, 18168 V) = (0.39% H, 0.15% V) = (8.392e+04um H, 3.107e+04um V)
[05/15 07:05:12    215s] (I)      
[05/15 07:05:12    215s] (I)      ============  Phase 1b Route ============
[05/15 07:05:12    215s] (I)      Usage: 67242 = (49074 H, 18168 V) = (0.39% H, 0.15% V) = (8.392e+04um H, 3.107e+04um V)
[05/15 07:05:12    215s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.149838e+05um
[05/15 07:05:12    215s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/15 07:05:12    215s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/15 07:05:12    215s] (I)      
[05/15 07:05:12    215s] (I)      ============  Phase 1c Route ============
[05/15 07:05:12    215s] (I)      Usage: 67242 = (49074 H, 18168 V) = (0.39% H, 0.15% V) = (8.392e+04um H, 3.107e+04um V)
[05/15 07:05:12    215s] (I)      
[05/15 07:05:12    215s] (I)      ============  Phase 1d Route ============
[05/15 07:05:12    215s] (I)      Usage: 67242 = (49074 H, 18168 V) = (0.39% H, 0.15% V) = (8.392e+04um H, 3.107e+04um V)
[05/15 07:05:12    215s] (I)      
[05/15 07:05:12    215s] (I)      ============  Phase 1e Route ============
[05/15 07:05:12    215s] (I)      Usage: 67242 = (49074 H, 18168 V) = (0.39% H, 0.15% V) = (8.392e+04um H, 3.107e+04um V)
[05/15 07:05:12    215s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.149838e+05um
[05/15 07:05:12    215s] (I)      
[05/15 07:05:12    215s] (I)      ============  Phase 1l Route ============
[05/15 07:05:12    215s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/15 07:05:12    215s] (I)      Layer  2:    2621512     17308         0      104421     2641540    ( 3.80%) 
[05/15 07:05:12    215s] (I)      Layer  3:    2839115     31984         0       37791     2853009    ( 1.31%) 
[05/15 07:05:12    215s] (I)      Layer  4:    2592119      8278         0      116519     2629441    ( 4.24%) 
[05/15 07:05:12    215s] (I)      Layer  5:    2838484     18666         0       41679     2849121    ( 1.44%) 
[05/15 07:05:12    215s] (I)      Layer  6:    2743394       644         0           0     2745961    ( 0.00%) 
[05/15 07:05:12    215s] (I)      Layer  7:    2889048      2362         0           0     2890800    ( 0.00%) 
[05/15 07:05:12    215s] (I)      Layer  8:    2745000         0         0           0     2745961    ( 0.00%) 
[05/15 07:05:12    215s] (I)      Layer  9:    2889048         0         0           0     2890800    ( 0.00%) 
[05/15 07:05:12    215s] (I)      Layer 10:    1097451         0         0           0     1098384    ( 0.00%) 
[05/15 07:05:12    215s] (I)      Layer 11:    1154611         0         0         270     1156050    ( 0.02%) 
[05/15 07:05:12    215s] (I)      Total:      24409782     79242         0      300680    24501064    ( 1.21%) 
[05/15 07:05:12    215s] (I)      
[05/15 07:05:12    215s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/15 07:05:12    215s] [NR-eGR]                        OverCon            
[05/15 07:05:12    215s] [NR-eGR]                         #Gcell     %Gcell
[05/15 07:05:12    215s] [NR-eGR]        Layer             (1-0)    OverCon
[05/15 07:05:12    215s] [NR-eGR] ----------------------------------------------
[05/15 07:05:12    215s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR] ----------------------------------------------
[05/15 07:05:12    215s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/15 07:05:12    215s] [NR-eGR] 
[05/15 07:05:12    215s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.44 sec, Curr Mem: 1948.43 MB )
[05/15 07:05:12    215s] (I)      total 2D Cap : 24453315 = (12631952 H, 11821363 V)
[05/15 07:05:12    215s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/15 07:05:12    215s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 1.06 sec, Curr Mem: 1948.43 MB )
[05/15 07:05:12    215s] (I)      ====================================== Runtime Summary ======================================
[05/15 07:05:12    215s] (I)       Step                                          %       Start      Finish      Real       CPU 
[05/15 07:05:12    215s] (I)      ---------------------------------------------------------------------------------------------
[05/15 07:05:12    215s] (I)       Early Global Route kernel               100.00%  254.54 sec  255.60 sec  1.06 sec  0.92 sec 
[05/15 07:05:12    215s] (I)       +-Import and model                       43.66%  254.56 sec  255.02 sec  0.46 sec  0.42 sec 
[05/15 07:05:12    215s] (I)       | +-Create place DB                       2.58%  254.56 sec  254.58 sec  0.03 sec  0.02 sec 
[05/15 07:05:12    215s] (I)       | | +-Import place data                   2.56%  254.56 sec  254.58 sec  0.03 sec  0.02 sec 
[05/15 07:05:12    215s] (I)       | | | +-Read instances and placement      0.76%  254.56 sec  254.57 sec  0.01 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Read nets                         1.75%  254.57 sec  254.58 sec  0.02 sec  0.02 sec 
[05/15 07:05:12    215s] (I)       | +-Create route DB                      33.40%  254.58 sec  254.94 sec  0.35 sec  0.34 sec 
[05/15 07:05:12    215s] (I)       | | +-Import route data (1T)             33.34%  254.58 sec  254.94 sec  0.35 sec  0.34 sec 
[05/15 07:05:12    215s] (I)       | | | +-Read blockages ( Layer 2-11 )     0.40%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Read routing blockages          0.00%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Read instance blockages         0.16%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Read PG blockages               0.07%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Read clock blockages            0.00%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Read other blockages            0.00%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Read halo blockages             0.01%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Read boundary cut boxes         0.00%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Read blackboxes                   0.00%  254.60 sec  254.60 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Read prerouted                    0.66%  254.60 sec  254.61 sec  0.01 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Read unlegalized nets             0.10%  254.61 sec  254.61 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Read nets                         0.27%  254.61 sec  254.61 sec  0.00 sec  0.01 sec 
[05/15 07:05:12    215s] (I)       | | | +-Set up via pillars                0.01%  254.61 sec  254.61 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Initialize 3D grid graph          1.63%  254.62 sec  254.63 sec  0.02 sec  0.01 sec 
[05/15 07:05:12    215s] (I)       | | | +-Model blockage capacity          28.78%  254.63 sec  254.94 sec  0.30 sec  0.31 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Initialize 3D capacity         26.89%  254.63 sec  254.92 sec  0.28 sec  0.29 sec 
[05/15 07:05:12    215s] (I)       | +-Read aux data                         0.00%  254.94 sec  254.94 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | +-Others data preparation               0.43%  254.94 sec  254.94 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | +-Create route kernel                   7.04%  254.94 sec  255.02 sec  0.07 sec  0.06 sec 
[05/15 07:05:12    215s] (I)       +-Global Routing                         41.23%  255.02 sec  255.46 sec  0.44 sec  0.35 sec 
[05/15 07:05:12    215s] (I)       | +-Initialization                        1.72%  255.02 sec  255.04 sec  0.02 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | +-Net group 1                           4.91%  255.04 sec  255.09 sec  0.05 sec  0.03 sec 
[05/15 07:05:12    215s] (I)       | | +-Generate topology                   0.05%  255.04 sec  255.04 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1a                            0.36%  255.07 sec  255.07 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Pattern routing (1T)              0.33%  255.07 sec  255.07 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1b                            0.38%  255.07 sec  255.07 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1c                            0.00%  255.07 sec  255.07 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1d                            0.00%  255.07 sec  255.07 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1e                            1.17%  255.07 sec  255.09 sec  0.01 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Route legalization                0.02%  255.07 sec  255.07 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | | +-Legalize Blockage Violations    0.01%  255.07 sec  255.07 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1l                            0.33%  255.09 sec  255.09 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | | +-Layer assignment (1T)             0.30%  255.09 sec  255.09 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | +-Net group 2                          25.05%  255.09 sec  255.36 sec  0.27 sec  0.22 sec 
[05/15 07:05:12    215s] (I)       | | +-Generate topology                   0.42%  255.09 sec  255.10 sec  0.00 sec  0.01 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1a                            2.53%  255.19 sec  255.21 sec  0.03 sec  0.02 sec 
[05/15 07:05:12    215s] (I)       | | | +-Pattern routing (1T)              2.00%  255.19 sec  255.21 sec  0.02 sec  0.02 sec 
[05/15 07:05:12    215s] (I)       | | | +-Add via demand to 2D              0.45%  255.21 sec  255.21 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1b                            0.74%  255.22 sec  255.23 sec  0.01 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1c                            0.00%  255.23 sec  255.23 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1d                            0.00%  255.23 sec  255.23 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1e                            0.64%  255.23 sec  255.24 sec  0.01 sec  0.01 sec 
[05/15 07:05:12    215s] (I)       | | | +-Route legalization                0.00%  255.23 sec  255.23 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       | | +-Phase 1l                           10.97%  255.24 sec  255.36 sec  0.12 sec  0.10 sec 
[05/15 07:05:12    215s] (I)       | | | +-Layer assignment (1T)             7.39%  255.28 sec  255.36 sec  0.08 sec  0.07 sec 
[05/15 07:05:12    215s] (I)       | +-Clean cong LA                         0.00%  255.36 sec  255.36 sec  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)       +-Export 3D cong map                     13.34%  255.46 sec  255.60 sec  0.14 sec  0.14 sec 
[05/15 07:05:12    215s] (I)       | +-Export 2D cong map                    1.49%  255.58 sec  255.60 sec  0.02 sec  0.02 sec 
[05/15 07:05:12    215s] (I)      ===================== Summary by functions =====================
[05/15 07:05:12    215s] (I)       Lv  Step                                 %      Real       CPU 
[05/15 07:05:12    215s] (I)      ----------------------------------------------------------------
[05/15 07:05:12    215s] (I)        0  Early Global Route kernel      100.00%  1.06 sec  0.92 sec 
[05/15 07:05:12    215s] (I)        1  Import and model                43.66%  0.46 sec  0.42 sec 
[05/15 07:05:12    215s] (I)        1  Global Routing                  41.23%  0.44 sec  0.35 sec 
[05/15 07:05:12    215s] (I)        1  Export 3D cong map              13.34%  0.14 sec  0.14 sec 
[05/15 07:05:12    215s] (I)        2  Create route DB                 33.40%  0.35 sec  0.34 sec 
[05/15 07:05:12    215s] (I)        2  Net group 2                     25.05%  0.27 sec  0.22 sec 
[05/15 07:05:12    215s] (I)        2  Create route kernel              7.04%  0.07 sec  0.06 sec 
[05/15 07:05:12    215s] (I)        2  Net group 1                      4.91%  0.05 sec  0.03 sec 
[05/15 07:05:12    215s] (I)        2  Create place DB                  2.58%  0.03 sec  0.02 sec 
[05/15 07:05:12    215s] (I)        2  Initialization                   1.72%  0.02 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        2  Export 2D cong map               1.49%  0.02 sec  0.02 sec 
[05/15 07:05:12    215s] (I)        2  Others data preparation          0.43%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        3  Import route data (1T)          33.34%  0.35 sec  0.34 sec 
[05/15 07:05:12    215s] (I)        3  Phase 1l                        11.29%  0.12 sec  0.10 sec 
[05/15 07:05:12    215s] (I)        3  Phase 1a                         2.88%  0.03 sec  0.02 sec 
[05/15 07:05:12    215s] (I)        3  Import place data                2.56%  0.03 sec  0.02 sec 
[05/15 07:05:12    215s] (I)        3  Phase 1e                         1.81%  0.02 sec  0.01 sec 
[05/15 07:05:12    215s] (I)        3  Phase 1b                         1.12%  0.01 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        3  Generate topology                0.47%  0.00 sec  0.01 sec 
[05/15 07:05:12    215s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        4  Model blockage capacity         28.78%  0.30 sec  0.31 sec 
[05/15 07:05:12    215s] (I)        4  Layer assignment (1T)            7.69%  0.08 sec  0.07 sec 
[05/15 07:05:12    215s] (I)        4  Pattern routing (1T)             2.33%  0.02 sec  0.02 sec 
[05/15 07:05:12    215s] (I)        4  Read nets                        2.02%  0.02 sec  0.03 sec 
[05/15 07:05:12    215s] (I)        4  Initialize 3D grid graph         1.63%  0.02 sec  0.01 sec 
[05/15 07:05:12    215s] (I)        4  Read instances and placement     0.76%  0.01 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        4  Read prerouted                   0.66%  0.01 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        4  Add via demand to 2D             0.45%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        4  Read blockages ( Layer 2-11 )    0.40%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        4  Read unlegalized nets            0.10%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        5  Initialize 3D capacity          26.89%  0.28 sec  0.29 sec 
[05/15 07:05:12    215s] (I)        5  Read instance blockages          0.16%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        5  Read PG blockages                0.07%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[05/15 07:05:12    215s] OPERPROF: Starting HotSpotCal at level 1, MEM:1948.4M, EPOCH TIME: 1747307112.765418
[05/15 07:05:12    215s] [hotspot] +------------+---------------+---------------+
[05/15 07:05:12    215s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 07:05:12    215s] [hotspot] +------------+---------------+---------------+
[05/15 07:05:12    215s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 07:05:12    215s] [hotspot] +------------+---------------+---------------+
[05/15 07:05:12    215s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 07:05:12    215s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 07:05:12    215s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.019, MEM:1948.4M, EPOCH TIME: 1747307112.784199
[05/15 07:05:12    215s] [hotspot] Hotspot report including placement blocked areas
[05/15 07:05:12    215s] OPERPROF: Starting HotSpotCal at level 1, MEM:1948.4M, EPOCH TIME: 1747307112.784560
[05/15 07:05:12    215s] [hotspot] +------------+---------------+---------------+
[05/15 07:05:12    215s] [hotspot] |            |   max hotspot | total hotspot |
[05/15 07:05:12    215s] [hotspot] +------------+---------------+---------------+
[05/15 07:05:12    215s] [hotspot] | normalized |          0.00 |          0.00 |
[05/15 07:05:12    215s] [hotspot] +------------+---------------+---------------+
[05/15 07:05:12    215s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 07:05:12    215s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 07:05:12    215s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.024, MEM:1948.4M, EPOCH TIME: 1747307112.808723
[05/15 07:05:12    215s] Reported timing to dir ./timingReports
[05/15 07:05:12    215s] **optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1535.1M, totSessionCpu=0:03:35 **
[05/15 07:05:12    215s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1865.4M, EPOCH TIME: 1747307112.920511
[05/15 07:05:12    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.058, MEM:1865.4M, EPOCH TIME: 1747307112.978017
[05/15 07:05:12    215s] 
[05/15 07:05:12    215s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:05:12    215s] 
[05/15 07:05:12    215s] TimeStamp Deleting Cell Server End ...
[05/15 07:05:13    215s] Starting delay calculation for Hold views
[05/15 07:05:13    215s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:05:13    215s] #################################################################################
[05/15 07:05:13    215s] # Design Stage: PreRoute
[05/15 07:05:13    215s] # Design Name: mcs4_pad_frame
[05/15 07:05:13    215s] # Design Mode: 45nm
[05/15 07:05:13    215s] # Analysis Mode: MMMC OCV 
[05/15 07:05:13    215s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:05:13    215s] # Signoff Settings: SI Off 
[05/15 07:05:13    215s] #################################################################################
[05/15 07:05:13    215s] Calculate late delays in OCV mode...
[05/15 07:05:13    215s] Calculate early delays in OCV mode...
[05/15 07:05:13    215s] Topological Sorting (REAL = 0:00:00.0, MEM = 1865.7M, InitMEM = 1865.7M)
[05/15 07:05:13    215s] Start delay calculation (fullDC) (1 T). (MEM=1865.72)
[05/15 07:05:13    215s] End AAE Lib Interpolated Model. (MEM=1885.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:05:13    216s] Total number of fetched objects 4068
[05/15 07:05:14    216s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[05/15 07:05:14    216s] End delay calculation. (MEM=1905.94 CPU=0:00:00.6 REAL=0:00:01.0)
[05/15 07:05:14    216s] End delay calculation (fullDC). (MEM=1905.94 CPU=0:00:00.7 REAL=0:00:01.0)
[05/15 07:05:14    216s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1905.9M) ***
[05/15 07:05:14    216s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:37 mem=1905.9M)
[05/15 07:05:14    217s] Starting delay calculation for Setup views
[05/15 07:05:14    217s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:05:14    217s] #################################################################################
[05/15 07:05:14    217s] # Design Stage: PreRoute
[05/15 07:05:14    217s] # Design Name: mcs4_pad_frame
[05/15 07:05:14    217s] # Design Mode: 45nm
[05/15 07:05:14    217s] # Analysis Mode: MMMC OCV 
[05/15 07:05:14    217s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:05:14    217s] # Signoff Settings: SI Off 
[05/15 07:05:14    217s] #################################################################################
[05/15 07:05:14    217s] Calculate early delays in OCV mode...
[05/15 07:05:14    217s] Calculate late delays in OCV mode...
[05/15 07:05:14    217s] Topological Sorting (REAL = 0:00:00.0, MEM = 1840.9M, InitMEM = 1840.9M)
[05/15 07:05:14    217s] Start delay calculation (fullDC) (1 T). (MEM=1840.93)
[05/15 07:05:14    217s] End AAE Lib Interpolated Model. (MEM=1860.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:05:15    218s] Total number of fetched objects 4068
[05/15 07:05:15    218s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:05:15    218s] End delay calculation. (MEM=1908.64 CPU=0:00:00.6 REAL=0:00:01.0)
[05/15 07:05:15    218s] End delay calculation (fullDC). (MEM=1908.64 CPU=0:00:00.8 REAL=0:00:01.0)
[05/15 07:05:15    218s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1908.6M) ***
[05/15 07:05:15    218s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:38 mem=1908.6M)
[05/15 07:05:17    218s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.308  | 41.896  | 40.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  1.180  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:05:17    218s] Density: 18.638%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.3, REAL=0:00:05.0, MEM=1877.1M
[05/15 07:05:17    218s] **optDesign ... cpu = 0:00:32, real = 0:00:35, mem = 1590.9M, totSessionCpu=0:03:39 **
[05/15 07:05:17    218s] *** Finished optDesign ***
[05/15 07:05:17    218s] Info: Destroy the CCOpt slew target map.
[05/15 07:05:17    218s] clean pInstBBox. size 0
[05/15 07:05:17    218s] All LLGs are deleted
[05/15 07:05:17    218s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1877.0M, EPOCH TIME: 1747307117.982743
[05/15 07:05:17    218s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1877.0M, EPOCH TIME: 1747307117.982944
[05/15 07:05:17    218s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:05:17    218s] *** optDesign #3 [finish] : cpu/real = 0:00:32.0/0:00:34.9 (0.9), totSession cpu/real = 0:03:38.9/0:06:15.2 (0.6), mem = 1877.0M
[05/15 07:05:17    218s] 
[05/15 07:05:17    218s] =============================================================================================
[05/15 07:05:17    218s]  Final TAT Report for optDesign #3                                              21.12-s106_1
[05/15 07:05:17    218s] =============================================================================================
[05/15 07:05:17    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:05:17    218s] ---------------------------------------------------------------------------------------------
[05/15 07:05:17    218s] [ InitOpt                ]      1   0:00:02.7  (   7.8 % )     0:00:02.7 /  0:00:02.6    1.0
[05/15 07:05:17    218s] [ HoldOpt                ]      1   0:00:18.5  (  52.9 % )     0:00:19.5 /  0:00:19.1    1.0
[05/15 07:05:17    218s] [ ViewPruning            ]      8   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:05:17    218s] [ BuildHoldData          ]      1   0:00:01.9  (   5.6 % )     0:00:04.4 /  0:00:04.2    0.9
[05/15 07:05:17    218s] [ OptSummaryReport       ]      7   0:00:00.7  (   2.0 % )     0:00:05.5 /  0:00:03.9    0.7
[05/15 07:05:17    218s] [ DrvReport              ]      2   0:00:01.6  (   4.6 % )     0:00:01.6 /  0:00:00.2    0.1
[05/15 07:05:17    218s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:05:17    218s] [ CellServerInit         ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[05/15 07:05:17    218s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   3.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/15 07:05:17    218s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/15 07:05:17    218s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 07:05:17    218s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 07:05:17    218s] [ RefinePlace            ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.4    0.9
[05/15 07:05:17    218s] [ EarlyGlobalRoute       ]      1   0:00:01.1  (   3.1 % )     0:00:01.1 /  0:00:00.9    0.9
[05/15 07:05:17    218s] [ TimingUpdate           ]     12   0:00:00.5  (   1.3 % )     0:00:03.8 /  0:00:03.6    1.0
[05/15 07:05:17    218s] [ FullDelayCalc          ]      4   0:00:03.3  (   9.5 % )     0:00:03.3 /  0:00:03.2    1.0
[05/15 07:05:17    218s] [ TimingReport           ]      9   0:00:00.9  (   2.5 % )     0:00:00.9 /  0:00:00.8    0.9
[05/15 07:05:17    218s] [ GenerateReports        ]      2   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.6    0.9
[05/15 07:05:17    218s] [ MISC                   ]          0:00:00.8  (   2.3 % )     0:00:00.8 /  0:00:00.5    0.7
[05/15 07:05:17    218s] ---------------------------------------------------------------------------------------------
[05/15 07:05:17    218s]  optDesign #3 TOTAL                 0:00:34.9  ( 100.0 % )     0:00:34.9 /  0:00:32.0    0.9
[05/15 07:05:17    218s] ---------------------------------------------------------------------------------------------
[05/15 07:05:17    218s] 
[05/15 07:05:17    218s] <CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
[05/15 07:05:17    218s] *** timeDesign #9 [begin] : totSession cpu/real = 0:03:38.9/0:06:15.2 (0.6), mem = 1877.0M
[05/15 07:05:18    218s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1788.0M, EPOCH TIME: 1747307118.016230
[05/15 07:05:18    218s] All LLGs are deleted
[05/15 07:05:18    218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1788.0M, EPOCH TIME: 1747307118.016329
[05/15 07:05:18    218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1788.0M, EPOCH TIME: 1747307118.016409
[05/15 07:05:18    218s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1788.0M, EPOCH TIME: 1747307118.016572
[05/15 07:05:18    218s] Start to check current routing status for nets...
[05/15 07:05:18    218s] All nets are already routed correctly.
[05/15 07:05:18    218s] End to check current routing status for nets (mem=1788.0M)
[05/15 07:05:18    218s] Effort level <high> specified for reg2reg path_group
[05/15 07:05:18    219s] All LLGs are deleted
[05/15 07:05:18    219s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1790.1M, EPOCH TIME: 1747307118.189429
[05/15 07:05:18    219s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1790.1M, EPOCH TIME: 1747307118.189981
[05/15 07:05:18    219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1790.1M, EPOCH TIME: 1747307118.191216
[05/15 07:05:18    219s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1790.1M, EPOCH TIME: 1747307118.192965
[05/15 07:05:18    219s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1790.1M, EPOCH TIME: 1747307118.225437
[05/15 07:05:18    219s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1790.1M, EPOCH TIME: 1747307118.226463
[05/15 07:05:18    219s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1790.1M, EPOCH TIME: 1747307118.236043
[05/15 07:05:18    219s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1790.1M, EPOCH TIME: 1747307118.237736
[05/15 07:05:18    219s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.049, MEM:1790.1M, EPOCH TIME: 1747307118.241611
[05/15 07:05:18    219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1790.1M, EPOCH TIME: 1747307118.245586
[05/15 07:05:18    219s] All LLGs are deleted
[05/15 07:05:18    219s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1790.1M, EPOCH TIME: 1747307118.252396
[05/15 07:05:18    219s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1790.1M, EPOCH TIME: 1747307118.252882
[05/15 07:05:20    219s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.308  | 41.896  | 40.308  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      3 (8)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:05:20    219s] Density: 18.638%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:05:20    219s] Total CPU time: 0.87 sec
[05/15 07:05:20    219s] Total Real time: 3.0 sec
[05/15 07:05:20    219s] Total Memory Usage: 1788.207031 Mbytes
[05/15 07:05:20    219s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:05:20    219s] *** timeDesign #9 [finish] : cpu/real = 0:00:00.9/0:00:02.6 (0.3), totSession cpu/real = 0:03:39.8/0:06:17.8 (0.6), mem = 1788.2M
[05/15 07:05:20    219s] 
[05/15 07:05:20    219s] =============================================================================================
[05/15 07:05:20    219s]  Final TAT Report for timeDesign #9                                             21.12-s106_1
[05/15 07:05:20    219s] =============================================================================================
[05/15 07:05:20    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:05:20    219s] ---------------------------------------------------------------------------------------------
[05/15 07:05:20    219s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:20    219s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.5 % )     0:00:02.3 /  0:00:00.7    0.3
[05/15 07:05:20    219s] [ DrvReport              ]      1   0:00:01.7  (  64.4 % )     0:00:01.7 /  0:00:00.1    0.1
[05/15 07:05:20    219s] [ TimingUpdate           ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:05:20    219s] [ TimingReport           ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:05:20    219s] [ GenerateReports        ]      1   0:00:00.4  (  15.3 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 07:05:20    219s] [ MISC                   ]          0:00:00.3  (  11.3 % )     0:00:00.3 /  0:00:00.2    0.7
[05/15 07:05:20    219s] ---------------------------------------------------------------------------------------------
[05/15 07:05:20    219s]  timeDesign #9 TOTAL                0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:00.9    0.3
[05/15 07:05:20    219s] ---------------------------------------------------------------------------------------------
[05/15 07:05:20    219s] 
[05/15 07:05:20    219s] <CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
[05/15 07:05:20    219s] *** timeDesign #10 [begin] : totSession cpu/real = 0:03:39.8/0:06:17.8 (0.6), mem = 1788.2M
[05/15 07:05:20    219s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1751.2M, EPOCH TIME: 1747307120.665790
[05/15 07:05:20    219s] All LLGs are deleted
[05/15 07:05:20    219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1751.2M, EPOCH TIME: 1747307120.665933
[05/15 07:05:20    219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1751.2M, EPOCH TIME: 1747307120.666026
[05/15 07:05:20    219s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1751.2M, EPOCH TIME: 1747307120.669533
[05/15 07:05:20    219s] Start to check current routing status for nets...
[05/15 07:05:20    219s] All nets are already routed correctly.
[05/15 07:05:20    219s] End to check current routing status for nets (mem=1751.2M)
[05/15 07:05:20    219s] Effort level <high> specified for reg2reg path_group
[05/15 07:05:20    220s] *** Enable all active views. ***
[05/15 07:05:20    220s] 
[05/15 07:05:20    220s] Optimization is working on the following views:
[05/15 07:05:20    220s]   Setup views:  AnalysisView_WC
[05/15 07:05:20    220s]   Hold  views: AnalysisView_BC 
[05/15 07:05:20    220s] All LLGs are deleted
[05/15 07:05:20    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1763.5M, EPOCH TIME: 1747307120.936548
[05/15 07:05:20    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1763.5M, EPOCH TIME: 1747307120.937323
[05/15 07:05:20    220s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1763.5M, EPOCH TIME: 1747307120.938869
[05/15 07:05:20    220s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1763.5M, EPOCH TIME: 1747307120.940872
[05/15 07:05:21    220s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1763.5M, EPOCH TIME: 1747307121.003263
[05/15 07:05:21    220s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1763.5M, EPOCH TIME: 1747307121.004383
[05/15 07:05:21    220s] Fast DP-INIT is on for default
[05/15 07:05:21    220s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.081, MEM:1763.5M, EPOCH TIME: 1747307121.021565
[05/15 07:05:21    220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.086, MEM:1763.5M, EPOCH TIME: 1747307121.024470
[05/15 07:05:21    220s] All LLGs are deleted
[05/15 07:05:21    220s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1763.5M, EPOCH TIME: 1747307121.031310
[05/15 07:05:21    220s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:1763.5M, EPOCH TIME: 1747307121.034781
[05/15 07:05:21    220s] Starting delay calculation for Hold views
[05/15 07:05:21    220s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/15 07:05:21    220s] #################################################################################
[05/15 07:05:21    220s] # Design Stage: PreRoute
[05/15 07:05:21    220s] # Design Name: mcs4_pad_frame
[05/15 07:05:21    220s] # Design Mode: 45nm
[05/15 07:05:21    220s] # Analysis Mode: MMMC OCV 
[05/15 07:05:21    220s] # Parasitics Mode: No SPEF/RCDB 
[05/15 07:05:21    220s] # Signoff Settings: SI Off 
[05/15 07:05:21    220s] #################################################################################
[05/15 07:05:21    220s] Calculate late delays in OCV mode...
[05/15 07:05:21    220s] Calculate early delays in OCV mode...
[05/15 07:05:21    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 1761.5M, InitMEM = 1761.5M)
[05/15 07:05:21    220s] Start delay calculation (fullDC) (1 T). (MEM=1761.5)
[05/15 07:05:21    220s] End AAE Lib Interpolated Model. (MEM=1781.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:05:21    220s] Total number of fetched objects 4068
[05/15 07:05:21    220s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:05:21    220s] End delay calculation. (MEM=1818.46 CPU=0:00:00.5 REAL=0:00:00.0)
[05/15 07:05:21    220s] End delay calculation (fullDC). (MEM=1818.46 CPU=0:00:00.7 REAL=0:00:00.0)
[05/15 07:05:21    220s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1818.5M) ***
[05/15 07:05:21    221s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:03:41 mem=1818.5M)
[05/15 07:05:22    221s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  1.180  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:05:22    221s] Density: 18.638%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Enable all active views. ***
[05/15 07:05:22    221s] Reported timing to dir ./timingReports
[05/15 07:05:22    221s] Total CPU time: 1.75 sec
[05/15 07:05:22    221s] Total Real time: 2.0 sec
[05/15 07:05:22    221s] Total Memory Usage: 1736.441406 Mbytes
[05/15 07:05:22    221s] *** timeDesign #10 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:03:41.5/0:06:19.8 (0.6), mem = 1736.4M
[05/15 07:05:22    221s] 
[05/15 07:05:22    221s] =============================================================================================
[05/15 07:05:22    221s]  Final TAT Report for timeDesign #10                                            21.12-s106_1
[05/15 07:05:22    221s] =============================================================================================
[05/15 07:05:22    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:05:22    221s] ---------------------------------------------------------------------------------------------
[05/15 07:05:22    221s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:05:22    221s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.0 % )     0:00:01.5 /  0:00:01.3    0.9
[05/15 07:05:22    221s] [ TimingUpdate           ]      1   0:00:00.1  (   5.3 % )     0:00:00.9 /  0:00:00.9    0.9
[05/15 07:05:22    221s] [ FullDelayCalc          ]      1   0:00:00.8  (  41.3 % )     0:00:00.8 /  0:00:00.8    0.9
[05/15 07:05:22    221s] [ TimingReport           ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:05:22    221s] [ GenerateReports        ]      1   0:00:00.3  (  17.5 % )     0:00:00.3 /  0:00:00.3    0.9
[05/15 07:05:22    221s] [ MISC                   ]          0:00:00.5  (  25.5 % )     0:00:00.5 /  0:00:00.4    0.8
[05/15 07:05:22    221s] ---------------------------------------------------------------------------------------------
[05/15 07:05:22    221s]  timeDesign #10 TOTAL               0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.8    0.9
[05/15 07:05:22    221s] ---------------------------------------------------------------------------------------------
[05/15 07:05:22    221s] 
[05/15 07:05:22    221s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:05:35    222s] <CMD> zoomBox 1.44250 26.92200 994.70250 905.82200
[05/15 07:05:36    223s] <CMD> zoomBox 136.22650 143.52100 853.85650 778.52600
[05/15 07:05:36    223s] <CMD> zoomBox 233.60750 227.76350 752.09550 686.55500
[05/15 07:05:37    223s] <CMD> zoomBox 271.63850 260.66350 712.35350 650.63650
[05/15 07:05:37    223s] <CMD> zoomBox 331.44200 313.19000 649.85950 594.94600
[05/15 07:05:38    223s] <CMD> zoomBox 269.26450 232.50100 709.98050 622.47500
[05/15 07:05:39    223s] <CMD> zoomBox 229.62250 181.18850 748.11250 639.98150
[05/15 07:05:42    224s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/15 07:05:42    224s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/15 07:05:42    224s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/15 07:05:42    224s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/15 07:05:42    224s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/15 07:05:42    224s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/15 07:05:42    224s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/15 07:05:42    224s] <CMD> routeDesign -globalDetail
[05/15 07:05:42    224s] #% Begin routeDesign (date=05/15 07:05:42, mem=1435.1M)
[05/15 07:05:42    224s] ### Time Record (routeDesign) is installed.
[05/15 07:05:42    224s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.16 (MB), peak = 1646.54 (MB)
[05/15 07:05:42    224s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/15 07:05:42    224s] #**INFO: setDesignMode -flowEffort standard
[05/15 07:05:42    224s] #**INFO: setDesignMode -powerEffort none
[05/15 07:05:42    224s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/15 07:05:42    224s] **INFO: User settings:
[05/15 07:05:42    224s] setNanoRouteMode -extractThirdPartyCompatible  false
[05/15 07:05:42    224s] setNanoRouteMode -grouteExpTdStdDelay          41.7
[05/15 07:05:42    224s] setNanoRouteMode -routeWithSiDriven            true
[05/15 07:05:42    224s] setNanoRouteMode -routeWithSiPostRouteFix      false
[05/15 07:05:42    224s] setNanoRouteMode -routeWithTimingDriven        true
[05/15 07:05:42    224s] setNanoRouteMode -timingEngine                 {}
[05/15 07:05:42    224s] setDesignMode -process                         45
[05/15 07:05:42    224s] setExtractRCMode -coupling_c_th                0.1
[05/15 07:05:42    224s] setExtractRCMode -engine                       preRoute
[05/15 07:05:42    224s] setExtractRCMode -relative_c_th                1
[05/15 07:05:42    224s] setExtractRCMode -total_c_th                   0
[05/15 07:05:42    224s] setDelayCalMode -enable_high_fanout            true
[05/15 07:05:42    224s] setDelayCalMode -engine                        aae
[05/15 07:05:42    224s] setDelayCalMode -ignoreNetLoad                 false
[05/15 07:05:42    224s] setDelayCalMode -socv_accuracy_mode            low
[05/15 07:05:42    224s] setSIMode -separate_delta_delay_on_data        true
[05/15 07:05:42    224s] 
[05/15 07:05:42    224s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/15 07:05:42    224s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/15 07:05:42    224s] OPERPROF: Starting checkPlace at level 1, MEM:1736.5M, EPOCH TIME: 1747307142.814312
[05/15 07:05:42    224s] z: 2, totalTracks: 1
[05/15 07:05:42    224s] z: 4, totalTracks: 1
[05/15 07:05:42    224s] z: 6, totalTracks: 1
[05/15 07:05:42    224s] z: 8, totalTracks: 1
[05/15 07:05:42    224s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:05:42    224s] All LLGs are deleted
[05/15 07:05:42    224s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1736.5M, EPOCH TIME: 1747307142.822750
[05/15 07:05:42    224s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.022, MEM:1736.5M, EPOCH TIME: 1747307142.844581
[05/15 07:05:42    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1736.5M, EPOCH TIME: 1747307142.844923
[05/15 07:05:42    224s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1736.5M, EPOCH TIME: 1747307142.846395
[05/15 07:05:42    224s] Core basic site is CoreSite
[05/15 07:05:42    224s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1736.5M, EPOCH TIME: 1747307142.846828
[05/15 07:05:42    224s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.015, MEM:1736.5M, EPOCH TIME: 1747307142.861457
[05/15 07:05:42    224s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:05:42    224s] SiteArray: use 1,548,288 bytes
[05/15 07:05:42    224s] SiteArray: current memory after site array memory allocation 1736.5M
[05/15 07:05:42    224s] SiteArray: FP blocked sites are writable
[05/15 07:05:42    224s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.041, MEM:1736.5M, EPOCH TIME: 1747307142.887045
[05/15 07:05:42    224s] 
[05/15 07:05:42    224s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:05:42    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.044, MEM:1736.5M, EPOCH TIME: 1747307142.889013
[05/15 07:05:42    224s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1736.5M, EPOCH TIME: 1747307142.889162
[05/15 07:05:42    224s]   Signal wire search tree: 741 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:05:42    224s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:1736.5M, EPOCH TIME: 1747307142.892550
[05/15 07:05:42    224s] Begin checking placement ... (start mem=1736.5M, init mem=1736.5M)
[05/15 07:05:42    224s] Begin checking exclusive groups violation ...
[05/15 07:05:42    224s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 07:05:42    224s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 07:05:42    224s] 
[05/15 07:05:42    224s] Running CheckPlace using 1 thread in normal mode...
[05/15 07:05:42    224s] 
[05/15 07:05:42    224s] ...checkPlace normal is done!
[05/15 07:05:42    224s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1736.5M, EPOCH TIME: 1747307142.961805
[05/15 07:05:42    224s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.006, MEM:1736.5M, EPOCH TIME: 1747307142.967578
[05/15 07:05:42    224s] *info: Placed = 4035           (Fixed = 20)
[05/15 07:05:42    224s] *info: Unplaced = 0           
[05/15 07:05:42    224s] Placement Density:18.64%(22998/123394)
[05/15 07:05:42    224s] Placement Density (including fixed std cells):18.64%(22998/123394)
[05/15 07:05:42    224s] All LLGs are deleted
[05/15 07:05:42    224s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1736.5M, EPOCH TIME: 1747307142.993177
[05/15 07:05:42    224s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1736.5M, EPOCH TIME: 1747307142.995350
[05/15 07:05:43    224s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1736.5M)
[05/15 07:05:43    224s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.192, MEM:1736.5M, EPOCH TIME: 1747307143.006439
[05/15 07:05:43    224s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/15 07:05:43    224s] 
[05/15 07:05:43    224s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/15 07:05:43    224s] *** Changed status on (15) nets in Clock.
[05/15 07:05:43    224s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1736.5M) ***
[05/15 07:05:43    224s] % Begin globalDetailRoute (date=05/15 07:05:43, mem=1435.3M)
[05/15 07:05:43    224s] 
[05/15 07:05:43    224s] globalDetailRoute
[05/15 07:05:43    224s] 
[05/15 07:05:43    224s] #Start globalDetailRoute on Thu May 15 07:05:43 2025
[05/15 07:05:43    224s] #
[05/15 07:05:43    224s] ### Time Record (globalDetailRoute) is installed.
[05/15 07:05:43    224s] ### Time Record (Pre Callback) is installed.
[05/15 07:05:43    224s] RC Grid backup saved.
[05/15 07:05:43    224s] ### Time Record (Pre Callback) is uninstalled.
[05/15 07:05:43    224s] ### Time Record (DB Import) is installed.
[05/15 07:05:43    224s] ### Time Record (Timing Data Generation) is installed.
[05/15 07:05:43    224s] #Generating timing data, please wait...
[05/15 07:05:43    224s] #4068 total nets, 4037 already routed, 4037 will ignore in trialRoute
[05/15 07:05:43    224s] ### run_trial_route starts on Thu May 15 07:05:43 2025 with memory = 1435.94 (MB), peak = 1646.54 (MB)
[05/15 07:05:43    225s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[05/15 07:05:43    225s] ### dump_timing_file starts on Thu May 15 07:05:43 2025 with memory = 1456.24 (MB), peak = 1646.54 (MB)
[05/15 07:05:43    225s] ### extractRC starts on Thu May 15 07:05:43 2025 with memory = 1456.24 (MB), peak = 1646.54 (MB)
[05/15 07:05:43    225s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:05:43    225s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[05/15 07:05:43    225s] ### view AnalysisView_WC is active and enabled.
[05/15 07:05:43    225s] ### view AnalysisView_BC is active and enabled.
[05/15 07:05:43    225s] ###     It's not selected for tming-driven routing.
[05/15 07:05:43    225s] 1 out of 2 active views are pruned
[05/15 07:05:43    225s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.59 (MB), peak = 1646.54 (MB)
[05/15 07:05:43    225s] ### generate_timing_data starts on Thu May 15 07:05:43 2025 with memory = 1438.60 (MB), peak = 1646.54 (MB)
[05/15 07:05:43    225s] #Reporting timing...
[05/15 07:05:43    225s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/15 07:05:44    225s] ### report_timing starts on Thu May 15 07:05:44 2025 with memory = 1464.23 (MB), peak = 1646.54 (MB)
[05/15 07:05:45    226s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:45    226s] 
[05/15 07:05:45    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:05:45    226s] TLC MultiMap info (StdDelay):
[05/15 07:05:45    226s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:05:45    226s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:05:45    226s]  Setting StdDelay to: 38ps
[05/15 07:05:45    226s] 
[05/15 07:05:45    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:05:45    226s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/15 07:05:45    226s] #OPT Pruned View (First enabled view): AnalysisView_WC
[05/15 07:05:45    226s] #Default setup view is reset to AnalysisView_WC.
[05/15 07:05:45    226s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1489.89 (MB), peak = 1646.54 (MB)
[05/15 07:05:45    226s] #Library Standard Delay: 38.00ps
[05/15 07:05:45    226s] #Slack threshold: 76.00ps
[05/15 07:05:45    226s] ### generate_net_cdm_timing starts on Thu May 15 07:05:45 2025 with memory = 1489.90 (MB), peak = 1646.54 (MB)
[05/15 07:05:45    226s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:45    226s] #*** Analyzed 0 timing critical paths
[05/15 07:05:45    226s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1489.94 (MB), peak = 1646.54 (MB)
[05/15 07:05:45    226s] ### Use bna from skp: 0
[05/15 07:05:45    227s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:05:46    227s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1497.46 (MB), peak = 1646.54 (MB)
[05/15 07:05:46    227s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.47 (MB), peak = 1646.54 (MB)
[05/15 07:05:46    228s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:46    228s] #Current view: AnalysisView_WC AnalysisView_BC 
[05/15 07:05:46    228s] #Current enabled view: AnalysisView_WC 
[05/15 07:05:47    228s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1497.48 (MB), peak = 1646.54 (MB)
[05/15 07:05:47    228s] ### dump_timing_file cpu:00:00:03, real:00:00:04, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:47    228s] #Done generating timing data.
[05/15 07:05:47    228s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 07:05:47    228s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:05:47    228s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 07:05:47    228s] #To increase the message display limit, refer to the product command reference manual.
[05/15 07:05:47    228s] ### Net info: total nets: 4090
[05/15 07:05:47    228s] ### Net info: dirty nets: 2864
[05/15 07:05:47    228s] ### Net info: marked as disconnected nets: 0
[05/15 07:05:47    228s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 07:05:47    228s] #num needed restored net=0
[05/15 07:05:47    228s] #need_extraction net=0 (total=4090)
[05/15 07:05:47    228s] ### Net info: fully routed nets: 15
[05/15 07:05:47    228s] ### Net info: trivial (< 2 pins) nets: 29
[05/15 07:05:47    228s] ### Net info: unrouted nets: 4046
[05/15 07:05:47    228s] ### Net info: re-extraction nets: 0
[05/15 07:05:47    228s] ### Net info: ignored nets: 0
[05/15 07:05:47    228s] ### Net info: skip routing nets: 0
[05/15 07:05:47    228s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:05:47    228s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:05:47    228s] #WARNING (NRDB-2120) Special net VDD1 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:05:47    228s] #WARNING (NRDB-2120) Special net VDD0 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:05:47    228s] ### import design signature (13): route=916664827 fixed_route=1599002555 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1431810789 dirty_area=0 del_dirty_area=0 cell=531573862 placement=391580284 pin_access=2098833175 inst_pattern=1
[05/15 07:05:47    228s] ### Time Record (DB Import) is uninstalled.
[05/15 07:05:47    228s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 07:05:47    228s] #RTESIG:78da95d3c14ec3300c0660ce3c85d5ed50245662274ed32b12574013709d3a9a6d95da54
[05/15 07:05:47    228s] #       6ad3036f4f244e435b93e59a4f8ef5c75eadbf5eb6901116489b0985de21bc6e0911c96c
[05/15 07:05:47    228s] #       88243f11eec2d5e77376bf5abfbd7f90d170a8bbc942be1f86ee119a1f57f7ed3734f650
[05/15 07:05:47    228s] #       cf9d87c97adfbae3c31fafb439e7f364c77f26bc4ae0c779d954eacc2c3f8b28ca9b38d2
[05/15 07:05:47    228s] #       2d9c8401510816e1407ee886da5fee9a2442766a8fa70cf2c98fe1e69a2b130b6a158d4a
[05/15 07:05:47    228s] #       9a84cc65654041de3a6f8f76bc6c9440d890088d8968638a4ae0345801169c0095064aaa
[05/15 07:05:47    228s] #       c8553413558a04430946460d232598f83f72484a6151c61360c5f16aace353c16113b3de
[05/15 07:05:47    228s] #       36eddc47269613c22a59264dbf51614b265fbba61e9b60ad9bfb6b32f4e706679714091d
[05/15 07:05:47    228s] #       fd6c42c9902df7158c4ea8135fb6809626f4ee172218ab11
[05/15 07:05:47    228s] #
[05/15 07:05:47    228s] ### Time Record (Data Preparation) is installed.
[05/15 07:05:47    228s] #RTESIG:78da9593314fc330108599f915a7b4439068f09d7d8eb322b102aa80b50ac46d23258e94
[05/15 07:05:47    228s] #       3803ff1e0ba6a23676bdfad3bbe7e777abf5c7d31632c2026933a1d03b84e72d2122990d
[05/15 07:05:47    228s] #       91e407c25db87a7fcc6e57eb97d737321af6753759c83f87a1bb87e6dbd57dfb058dddd7
[05/15 07:05:47    228s] #       73e761b2deb7ee70f78757da9ce2f364c77f4c984ae0c77999a9d409b33c16519457e148
[05/15 07:05:47    228s] #       d7e0240c8842b00807f27d37d4febc6b9208d9b13d1c33c8273f869b4b5c9928a855342a
[05/15 07:05:47    228s] #       6912329795010579ebbc3dd8f13ca304c286443026a2c61495c0696005587002a8345092
[05/15 07:05:47    228s] #       2257d14c542912184a60649461a40426fe8f1c92525894f10458715c8d75bc151c3631eb
[05/15 07:05:47    228s] #       6dd3ce7da4b19c1056c932a9fd46852d997ced9a7a6c026bdddc5f22833f3738bb4c9930
[05/15 07:05:47    228s] #       f7f7adcb8349e8682b08254316d141a91374e25b19a0a52adffc009d18b7c9
[05/15 07:05:47    228s] #
[05/15 07:05:47    228s] ### Time Record (Data Preparation) is uninstalled.
[05/15 07:05:47    228s] ### Time Record (Global Routing) is installed.
[05/15 07:05:47    228s] ### Time Record (Global Routing) is uninstalled.
[05/15 07:05:47    228s] ### Time Record (Data Preparation) is installed.
[05/15 07:05:47    228s] #Start routing data preparation on Thu May 15 07:05:47 2025
[05/15 07:05:47    228s] #
[05/15 07:05:47    228s] #Minimum voltage of a net in the design = 0.000.
[05/15 07:05:47    228s] #Maximum voltage of a net in the design = 1.320.
[05/15 07:05:47    228s] #Voltage range [0.000 - 1.320] has 4081 nets.
[05/15 07:05:47    228s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/15 07:05:47    228s] #Voltage range [0.900 - 1.320] has 4 nets.
[05/15 07:05:47    228s] #Build and mark too close pins for the same net.
[05/15 07:05:47    228s] ### Time Record (Cell Pin Access) is installed.
[05/15 07:05:47    228s] #Rebuild pin access data for design.
[05/15 07:05:47    228s] #Initial pin access analysis.
[05/15 07:05:51    232s] #Detail pin access analysis.
[05/15 07:05:52    232s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 07:05:52    233s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 07:05:52    233s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:05:52    233s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:05:52    233s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:05:52    233s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:05:52    233s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:05:52    233s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:05:52    233s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:05:52    233s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:05:52    233s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 07:05:52    233s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 07:05:52    233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.56 (MB), peak = 1646.54 (MB)
[05/15 07:05:52    233s] #Regenerating Ggrids automatically.
[05/15 07:05:52    233s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 07:05:52    233s] #Using automatically generated G-grids.
[05/15 07:05:52    233s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 07:05:53    234s] #Done routing data preparation.
[05/15 07:05:53    234s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1516.28 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### Time Record (Data Preparation) is uninstalled.
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Summary of active signal nets routing constraints set by OPT:
[05/15 07:05:53    234s] #	preferred routing layers      : 0
[05/15 07:05:53    234s] #	preferred routing layer effort: 0
[05/15 07:05:53    234s] #	preferred extra space         : 0
[05/15 07:05:53    234s] #	preferred multi-cut via       : 0
[05/15 07:05:53    234s] #	avoid detour                  : 0
[05/15 07:05:53    234s] #	expansion ratio               : 0
[05/15 07:05:53    234s] #	net priority                  : 0
[05/15 07:05:53    234s] #	s2s control                   : 0
[05/15 07:05:53    234s] #	avoid chaining                : 0
[05/15 07:05:53    234s] #	inst-based stacking via       : 0
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Summary of active signal nets routing constraints set by USER:
[05/15 07:05:53    234s] #	preferred routing layers      : 0
[05/15 07:05:53    234s] #	preferred routing layer effort     : 0
[05/15 07:05:53    234s] #	preferred extra space              : 0
[05/15 07:05:53    234s] #	preferred multi-cut via            : 0
[05/15 07:05:53    234s] #	avoid detour                       : 0
[05/15 07:05:53    234s] #	net weight                         : 0
[05/15 07:05:53    234s] #	avoid chaining                     : 0
[05/15 07:05:53    234s] #	cell-based stacking via (required) : 0
[05/15 07:05:53    234s] #	cell-based stacking via (optional) : 0
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Start timing driven prevention iteration
[05/15 07:05:53    234s] ### td_prevention_read_timing_data starts on Thu May 15 07:05:53 2025 with memory = 1516.29 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #----------------------------------------------------
[05/15 07:05:53    234s] # Summary of active signal nets routing constraints
[05/15 07:05:53    234s] #+--------------------------+-----------+
[05/15 07:05:53    234s] #+--------------------------+-----------+
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #----------------------------------------------------
[05/15 07:05:53    234s] #Done timing-driven prevention
[05/15 07:05:53    234s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1517.23 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[05/15 07:05:53    234s] #Total number of routable nets = 4041.
[05/15 07:05:53    234s] #Total number of nets in the design = 4090.
[05/15 07:05:53    234s] #4027 routable nets do not have any wires.
[05/15 07:05:53    234s] #14 routable nets have routed wires.
[05/15 07:05:53    234s] #4027 nets will be global routed.
[05/15 07:05:53    234s] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 07:05:53    234s] #14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 07:05:53    234s] ### Time Record (Data Preparation) is installed.
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Connectivity extraction summary:
[05/15 07:05:53    234s] #15 routed net(s) are imported.
[05/15 07:05:53    234s] #4026 (98.44%) nets are without wires.
[05/15 07:05:53    234s] #49 nets are fixed|skipped|trivial (not extracted).
[05/15 07:05:53    234s] #Total number of nets = 4090.
[05/15 07:05:53    234s] ### Total number of dirty nets = 4.
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Finished routing data preparation on Thu May 15 07:05:53 2025
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Cpu time = 00:00:00
[05/15 07:05:53    234s] #Elapsed time = 00:00:00
[05/15 07:05:53    234s] #Increased memory = 0.12 (MB)
[05/15 07:05:53    234s] #Total memory = 1517.35 (MB)
[05/15 07:05:53    234s] #Peak memory = 1646.54 (MB)
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] ### Time Record (Data Preparation) is uninstalled.
[05/15 07:05:53    234s] ### Time Record (Global Routing) is installed.
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Start global routing on Thu May 15 07:05:53 2025
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Start global routing initialization on Thu May 15 07:05:53 2025
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Number of eco nets is 1
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Start global routing data preparation on Thu May 15 07:05:53 2025
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] ### build_merged_routing_blockage_rect_list starts on Thu May 15 07:05:53 2025 with memory = 1518.22 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] #Start routing resource analysis on Thu May 15 07:05:53 2025
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] ### init_is_bin_blocked starts on Thu May 15 07:05:53 2025 with memory = 1518.23 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu May 15 07:05:53 2025 with memory = 1535.57 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### adjust_flow_cap starts on Thu May 15 07:05:53 2025 with memory = 1536.29 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 07:05:53 2025 with memory = 1536.29 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### set_via_blocked starts on Thu May 15 07:05:53 2025 with memory = 1536.29 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### copy_flow starts on Thu May 15 07:05:53 2025 with memory = 1536.29 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] #Routing resource analysis is done on Thu May 15 07:05:53 2025
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] ### report_flow_cap starts on Thu May 15 07:05:53 2025 with memory = 1536.30 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] #  Resource Analysis:
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/15 07:05:53    234s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/15 07:05:53    234s] #  --------------------------------------------------------------
[05/15 07:05:53    234s] #  Metal1         H        4670         277      115830     2.56%
[05/15 07:05:53    234s] #  Metal2         V        4747         253      115830     4.28%
[05/15 07:05:53    234s] #  Metal3         H        4843         104      115830     1.42%
[05/15 07:05:53    234s] #  Metal4         V        4667         333      115830     5.17%
[05/15 07:05:53    234s] #  Metal5         H        4845         102      115830     1.60%
[05/15 07:05:53    234s] #  Metal6         V        4997           3      115830     0.00%
[05/15 07:05:53    234s] #  Metal7         H        4947           0      115830     0.00%
[05/15 07:05:53    234s] #  Metal8         V        4999           1      115830     0.00%
[05/15 07:05:53    234s] #  Metal9         H        4947           0      115830     0.00%
[05/15 07:05:53    234s] #  Metal10        V        1998           1      115830     0.00%
[05/15 07:05:53    234s] #  Metal11        H        1976           2      115830     0.04%
[05/15 07:05:53    234s] #  --------------------------------------------------------------
[05/15 07:05:53    234s] #  Total                  47637       1.97%     1274130     1.37%
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #  22 nets (0.54%) with 1 preferred extra spacing.
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### analyze_m2_tracks starts on Thu May 15 07:05:53 2025 with memory = 1536.30 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### report_initial_resource starts on Thu May 15 07:05:53 2025 with memory = 1536.31 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### mark_pg_pins_accessibility starts on Thu May 15 07:05:53 2025 with memory = 1536.31 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### set_net_region starts on Thu May 15 07:05:53 2025 with memory = 1536.31 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #Global routing data preparation is done on Thu May 15 07:05:53 2025
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1536.32 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] #
[05/15 07:05:53    234s] ### prepare_level starts on Thu May 15 07:05:53 2025 with memory = 1536.32 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### init level 1 starts on Thu May 15 07:05:53 2025 with memory = 1536.34 (MB), peak = 1646.54 (MB)
[05/15 07:05:53    234s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:53    234s] ### Level 1 hgrid = 351 X 330
[05/15 07:05:53    234s] ### init level 2 starts on Thu May 15 07:05:53 2025 with memory = 1536.38 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    234s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    234s] ### Level 2 hgrid = 88 X 83  (large_net only)
[05/15 07:05:54    234s] ### init level 3 starts on Thu May 15 07:05:54 2025 with memory = 1540.18 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    234s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    234s] ### Level 3 hgrid = 22 X 21  (large_net only)
[05/15 07:05:54    234s] ### prepare_level_flow starts on Thu May 15 07:05:54 2025 with memory = 1540.69 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    234s] ### init_flow_edge starts on Thu May 15 07:05:54 2025 with memory = 1540.69 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    234s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    234s] ### init_flow_edge starts on Thu May 15 07:05:54 2025 with memory = 1543.87 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    234s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    234s] ### init_flow_edge starts on Thu May 15 07:05:54 2025 with memory = 1543.88 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    234s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    234s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    234s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    234s] #
[05/15 07:05:54    234s] #Global routing initialization is done on Thu May 15 07:05:54 2025
[05/15 07:05:54    234s] #
[05/15 07:05:54    234s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1543.62 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    234s] #
[05/15 07:05:54    234s] ### routing large nets 
[05/15 07:05:54    234s] #start global routing iteration 1...
[05/15 07:05:54    234s] ### init_flow_edge starts on Thu May 15 07:05:54 2025 with memory = 1543.65 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    234s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    234s] ### routing at level 3 (topmost level) iter 0
[05/15 07:05:54    234s] ### Uniform Hboxes (5x5)
[05/15 07:05:54    234s] ### routing at level 2 iter 0 for 0 hboxes
[05/15 07:05:54    234s] ### Uniform Hboxes (22x21)
[05/15 07:05:54    234s] ### routing at level 1 iter 0 for 0 hboxes
[05/15 07:05:54    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1555.30 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    235s] #
[05/15 07:05:54    235s] #Skip 1/3 round for no nets in the round...
[05/15 07:05:54    235s] #Route nets in 2/3 round...
[05/15 07:05:54    235s] #start global routing iteration 2...
[05/15 07:05:54    235s] ### init_flow_edge starts on Thu May 15 07:05:54 2025 with memory = 1555.33 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    235s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    235s] ### cal_flow starts on Thu May 15 07:05:54 2025 with memory = 1556.27 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    235s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    235s] ### routing at level 1 (topmost level) iter 0
[05/15 07:05:54    235s] ### measure_qor starts on Thu May 15 07:05:54 2025 with memory = 1557.84 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    235s] ### measure_congestion starts on Thu May 15 07:05:54 2025 with memory = 1557.84 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    235s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    235s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:54    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.90 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    235s] #
[05/15 07:05:54    235s] #start global routing iteration 3...
[05/15 07:05:54    235s] ### routing at level 1 (topmost level) iter 1
[05/15 07:05:54    235s] ### measure_qor starts on Thu May 15 07:05:54 2025 with memory = 1553.16 (MB), peak = 1646.54 (MB)
[05/15 07:05:54    235s] ### measure_congestion starts on Thu May 15 07:05:54 2025 with memory = 1553.16 (MB), peak = 1646.54 (MB)
[05/15 07:05:55    235s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:55    235s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:55    235s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.90 (MB), peak = 1646.54 (MB)
[05/15 07:05:55    235s] #
[05/15 07:05:55    235s] #Route nets in 3/3 round...
[05/15 07:05:55    235s] #start global routing iteration 4...
[05/15 07:05:55    235s] ### init_flow_edge starts on Thu May 15 07:05:55 2025 with memory = 1552.91 (MB), peak = 1646.54 (MB)
[05/15 07:05:55    235s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:55    235s] ### cal_flow starts on Thu May 15 07:05:55 2025 with memory = 1552.92 (MB), peak = 1646.54 (MB)
[05/15 07:05:55    235s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:55    235s] ### routing at level 1 (topmost level) iter 0
[05/15 07:05:56    236s] ### measure_qor starts on Thu May 15 07:05:56 2025 with memory = 1557.19 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    236s] ### measure_congestion starts on Thu May 15 07:05:56 2025 with memory = 1557.19 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    236s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    236s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    236s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1556.93 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    236s] #
[05/15 07:05:56    236s] #start global routing iteration 5...
[05/15 07:05:56    236s] ### routing at level 1 (topmost level) iter 1
[05/15 07:05:56    237s] ### measure_qor starts on Thu May 15 07:05:56 2025 with memory = 1557.46 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### measure_congestion starts on Thu May 15 07:05:56 2025 with memory = 1557.46 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.20 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] ### route_end starts on Thu May 15 07:05:56 2025 with memory = 1557.20 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[05/15 07:05:56    237s] #Total number of routable nets = 4041.
[05/15 07:05:56    237s] #Total number of nets in the design = 4090.
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] #4041 routable nets have routed wires.
[05/15 07:05:56    237s] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 07:05:56    237s] #14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] #Routed nets constraints summary:
[05/15 07:05:56    237s] #------------------------------------------------
[05/15 07:05:56    237s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 07:05:56    237s] #------------------------------------------------
[05/15 07:05:56    237s] #      Default                  7            4020  
[05/15 07:05:56    237s] #------------------------------------------------
[05/15 07:05:56    237s] #        Total                  7            4020  
[05/15 07:05:56    237s] #------------------------------------------------
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] #Routing constraints summary of the whole design:
[05/15 07:05:56    237s] #------------------------------------------------
[05/15 07:05:56    237s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 07:05:56    237s] #------------------------------------------------
[05/15 07:05:56    237s] #      Default                 21            4020  
[05/15 07:05:56    237s] #------------------------------------------------
[05/15 07:05:56    237s] #        Total                 21            4020  
[05/15 07:05:56    237s] #------------------------------------------------
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 07:05:56 2025 with memory = 1557.22 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### cal_base_flow starts on Thu May 15 07:05:56 2025 with memory = 1557.22 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### init_flow_edge starts on Thu May 15 07:05:56 2025 with memory = 1557.22 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### cal_flow starts on Thu May 15 07:05:56 2025 with memory = 1557.23 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### report_overcon starts on Thu May 15 07:05:56 2025 with memory = 1557.23 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] #                 OverCon          
[05/15 07:05:56    237s] #                  #Gcell    %Gcell
[05/15 07:05:56    237s] #     Layer           (1)   OverCon  Flow/Cap
[05/15 07:05:56    237s] #  ----------------------------------------------
[05/15 07:05:56    237s] #  Metal1        0(0.00%)   (0.00%)     0.03  
[05/15 07:05:56    237s] #  Metal2        0(0.00%)   (0.00%)     0.01  
[05/15 07:05:56    237s] #  Metal3        0(0.00%)   (0.00%)     0.02  
[05/15 07:05:56    237s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[05/15 07:05:56    237s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[05/15 07:05:56    237s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[05/15 07:05:56    237s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[05/15 07:05:56    237s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/15 07:05:56    237s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[05/15 07:05:56    237s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/15 07:05:56    237s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/15 07:05:56    237s] #  ----------------------------------------------
[05/15 07:05:56    237s] #     Total      0(0.00%)   (0.00%)
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/15 07:05:56    237s] #  Overflow after GR: 0.00% H + 0.00% V
[05/15 07:05:56    237s] #
[05/15 07:05:56    237s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### cal_base_flow starts on Thu May 15 07:05:56 2025 with memory = 1557.24 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### init_flow_edge starts on Thu May 15 07:05:56 2025 with memory = 1557.24 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### cal_flow starts on Thu May 15 07:05:56 2025 with memory = 1557.24 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:56    237s] ### generate_cong_map_content starts on Thu May 15 07:05:56 2025 with memory = 1557.24 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] ### Sync with Inovus CongMap starts on Thu May 15 07:05:56 2025 with memory = 1557.47 (MB), peak = 1646.54 (MB)
[05/15 07:05:56    237s] #Hotspot report including placement blocked areas
[05/15 07:05:56    237s] OPERPROF: Starting HotSpotCal at level 1, MEM:1883.7M, EPOCH TIME: 1747307156.917742
[05/15 07:05:56    237s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 07:05:56    237s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/15 07:05:56    237s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 07:05:56    237s] [hotspot] |   Metal1(H)    |              0.52 |              1.84 |   437.75   342.00   465.12   369.36 |
[05/15 07:05:56    237s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[05/15 07:05:57    237s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 07:05:57    237s] [hotspot] |      worst     | (Metal1)     0.52 | (Metal1)     1.84 |                                     |
[05/15 07:05:57    237s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 07:05:57    237s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[05/15 07:05:57    237s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/15 07:05:57    237s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/15 07:05:57    237s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/15 07:05:57    237s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/15 07:05:57    237s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.320, REAL:0.413, MEM:1883.7M, EPOCH TIME: 1747307157.330872
[05/15 07:05:57    237s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:57    237s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:57    237s] ### update starts on Thu May 15 07:05:57 2025 with memory = 1559.08 (MB), peak = 1646.54 (MB)
[05/15 07:05:57    237s] #Complete Global Routing.
[05/15 07:05:57    237s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:05:57    237s] #Total wire length = 118010 um.
[05/15 07:05:57    237s] #Total half perimeter of net bounding box = 116841 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal1 = 693 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal2 = 21712 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal3 = 53681 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal4 = 10333 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal5 = 28816 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal6 = 319 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal7 = 2457 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:05:57    237s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:05:57    237s] #Total number of vias = 25350
[05/15 07:05:57    237s] #Up-Via Summary (total 25350):
[05/15 07:05:57    237s] #           
[05/15 07:05:57    237s] #-----------------------
[05/15 07:05:57    237s] # Metal1          11800
[05/15 07:05:57    237s] # Metal2           9441
[05/15 07:05:57    237s] # Metal3           2363
[05/15 07:05:57    237s] # Metal4           1495
[05/15 07:05:57    237s] # Metal5            127
[05/15 07:05:57    237s] # Metal6            124
[05/15 07:05:57    237s] #-----------------------
[05/15 07:05:57    237s] #                 25350 
[05/15 07:05:57    237s] #
[05/15 07:05:57    237s] #Total number of involved regular nets 1030
[05/15 07:05:57    237s] #Maximum src to sink distance  498.1
[05/15 07:05:57    237s] #Average of max src_to_sink distance  38.7
[05/15 07:05:57    237s] #Average of ave src_to_sink distance  27.8
[05/15 07:05:57    237s] #Total number of involved priority nets 7
[05/15 07:05:57    237s] #Maximum src to sink distance for priority net 472.8
[05/15 07:05:57    237s] #Average of max src_to_sink distance for priority net 222.9
[05/15 07:05:57    237s] #Average of ave src_to_sink distance for priority net 123.7
[05/15 07:05:57    237s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:57    237s] ### report_overcon starts on Thu May 15 07:05:57 2025 with memory = 1559.52 (MB), peak = 1646.54 (MB)
[05/15 07:05:57    237s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:57    237s] ### report_overcon starts on Thu May 15 07:05:57 2025 with memory = 1559.52 (MB), peak = 1646.54 (MB)
[05/15 07:05:57    237s] #Max overcon = 0 track.
[05/15 07:05:57    237s] #Total overcon = 0.00%.
[05/15 07:05:57    237s] #Worst layer Gcell overcon rate = 0.00%.
[05/15 07:05:57    237s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:57    237s] ### route_end cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:57    237s] ### global_route design signature (16): route=1704946519 net_attr=1452879517
[05/15 07:05:57    237s] #
[05/15 07:05:57    237s] #Global routing statistics:
[05/15 07:05:57    237s] #Cpu time = 00:00:04
[05/15 07:05:57    237s] #Elapsed time = 00:00:04
[05/15 07:05:57    237s] #Increased memory = 33.05 (MB)
[05/15 07:05:57    237s] #Total memory = 1550.39 (MB)
[05/15 07:05:57    237s] #Peak memory = 1646.54 (MB)
[05/15 07:05:57    237s] #
[05/15 07:05:57    237s] #Finished global routing on Thu May 15 07:05:57 2025
[05/15 07:05:57    237s] #
[05/15 07:05:57    237s] #
[05/15 07:05:57    237s] ### Time Record (Global Routing) is uninstalled.
[05/15 07:05:57    237s] ### Time Record (Data Preparation) is installed.
[05/15 07:05:57    237s] ### Time Record (Data Preparation) is uninstalled.
[05/15 07:05:57    237s] ### track-assign external-init starts on Thu May 15 07:05:57 2025 with memory = 1533.63 (MB), peak = 1646.54 (MB)
[05/15 07:05:57    237s] ### Time Record (Track Assignment) is installed.
[05/15 07:05:57    237s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:05:57    237s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:57    237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.64 (MB), peak = 1646.54 (MB)
[05/15 07:05:57    237s] ### track-assign engine-init starts on Thu May 15 07:05:57 2025 with memory = 1533.65 (MB), peak = 1646.54 (MB)
[05/15 07:05:57    237s] ### Time Record (Track Assignment) is installed.
[05/15 07:05:57    237s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:57    237s] ### track-assign core-engine starts on Thu May 15 07:05:57 2025 with memory = 1533.70 (MB), peak = 1646.54 (MB)
[05/15 07:05:57    237s] #Start Track Assignment.
[05/15 07:05:58    238s] #Done with 6746 horizontal wires in 11 hboxes and 5404 vertical wires in 11 hboxes.
[05/15 07:05:58    239s] #Done with 1403 horizontal wires in 11 hboxes and 1117 vertical wires in 11 hboxes.
[05/15 07:05:58    239s] #Done with 11 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
[05/15 07:05:58    239s] #
[05/15 07:05:58    239s] #Track assignment summary:
[05/15 07:05:58    239s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/15 07:05:58    239s] #------------------------------------------------------------------------
[05/15 07:05:58    239s] # Metal1       686.66 	  0.00%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal2     21472.58 	  0.07%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal3     52484.74 	  0.07%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal4      9527.54 	  0.03%  	  0.00% 	  0.02%
[05/15 07:05:58    239s] # Metal5     28828.95 	  0.00%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal6       306.13 	  0.00%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal7      2469.08 	  0.00%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 07:05:58    239s] #------------------------------------------------------------------------
[05/15 07:05:58    239s] # All      115775.68  	  0.05% 	  0.00% 	  0.00%
[05/15 07:05:59    239s] #Complete Track Assignment.
[05/15 07:05:59    239s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:05:59    239s] #Total wire length = 117213 um.
[05/15 07:05:59    239s] #Total half perimeter of net bounding box = 116841 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal1 = 685 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal2 = 21308 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal3 = 53495 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal4 = 10186 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal5 = 28770 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal6 = 305 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal7 = 2464 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:05:59    239s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:05:59    239s] #Total number of vias = 25350
[05/15 07:05:59    239s] #Up-Via Summary (total 25350):
[05/15 07:05:59    239s] #           
[05/15 07:05:59    239s] #-----------------------
[05/15 07:05:59    239s] # Metal1          11800
[05/15 07:05:59    239s] # Metal2           9441
[05/15 07:05:59    239s] # Metal3           2363
[05/15 07:05:59    239s] # Metal4           1495
[05/15 07:05:59    239s] # Metal5            127
[05/15 07:05:59    239s] # Metal6            124
[05/15 07:05:59    239s] #-----------------------
[05/15 07:05:59    239s] #                 25350 
[05/15 07:05:59    239s] #
[05/15 07:05:59    239s] ### track_assign design signature (19): route=1556818869
[05/15 07:05:59    239s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.6 GB
[05/15 07:05:59    239s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:05:59    239s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1534.02 (MB), peak = 1646.54 (MB)
[05/15 07:05:59    239s] #
[05/15 07:05:59    239s] #Start post global route fixing for timing critical nets ...
[05/15 07:05:59    239s] #
[05/15 07:05:59    239s] ### update_timing_after_routing starts on Thu May 15 07:05:59 2025 with memory = 1534.02 (MB), peak = 1646.54 (MB)
[05/15 07:05:59    239s] ### Time Record (Timing Data Generation) is installed.
[05/15 07:05:59    239s] #* Updating design timing data...
[05/15 07:05:59    239s] #Extracting RC...
[05/15 07:05:59    239s] Un-suppress "**WARN ..." messages.
[05/15 07:05:59    239s] #
[05/15 07:05:59    239s] #Start tQuantus RC extraction...
[05/15 07:05:59    239s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[05/15 07:05:59    239s] #Extract in track assign mode
[05/15 07:05:59    239s] #Start building rc corner(s)...
[05/15 07:05:59    239s] #Number of RC Corner = 2
[05/15 07:05:59    239s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 07:05:59    239s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 07:05:59    239s] #METAL_1 -> Metal1 (1)
[05/15 07:05:59    239s] #METAL_2 -> Metal2 (2)
[05/15 07:05:59    239s] #METAL_3 -> Metal3 (3)
[05/15 07:05:59    239s] #METAL_4 -> Metal4 (4)
[05/15 07:05:59    239s] #METAL_5 -> Metal5 (5)
[05/15 07:05:59    239s] #METAL_6 -> Metal6 (6)
[05/15 07:05:59    239s] #METAL_7 -> Metal7 (7)
[05/15 07:05:59    239s] #METAL_8 -> Metal8 (8)
[05/15 07:05:59    239s] #METAL_9 -> Metal9 (9)
[05/15 07:05:59    239s] #METAL_10 -> Metal10 (10)
[05/15 07:05:59    239s] #METAL_11 -> Metal11 (11)
[05/15 07:05:59    239s] #SADV_On
[05/15 07:05:59    239s] # Corner(s) : 
[05/15 07:05:59    239s] #RC_Extraction_WC [25.00] 
[05/15 07:05:59    239s] #RC_Extraction_BC [25.00]
[05/15 07:06:00    240s] # Corner id: 0
[05/15 07:06:00    240s] # Layout Scale: 1.000000
[05/15 07:06:00    240s] # Has Metal Fill model: yes
[05/15 07:06:00    240s] # Temperature was set
[05/15 07:06:00    240s] # Temperature : 25.000000
[05/15 07:06:00    240s] # Ref. Temp   : 25.000000
[05/15 07:06:00    240s] # Corner id: 1
[05/15 07:06:00    240s] # Layout Scale: 1.000000
[05/15 07:06:00    240s] # Has Metal Fill model: yes
[05/15 07:06:00    240s] # Temperature was set
[05/15 07:06:00    240s] # Temperature : 25.000000
[05/15 07:06:00    240s] # Ref. Temp   : 25.000000
[05/15 07:06:00    240s] #SADV_Off
[05/15 07:06:00    240s] #total pattern=286 [11, 792]
[05/15 07:06:00    240s] #Generating the tQuantus model file automatically.
[05/15 07:06:00    240s] #num_tile=24090 avg_aspect_ratio=2.082489 
[05/15 07:06:00    240s] #Vertical num_row 55 per_row= 432 halo= 12000 
[05/15 07:06:00    240s] #hor_num_col = 63 final aspect_ratio= 1.726033
[05/15 07:06:47    269s] #Build RC corners: cpu time = 00:00:30, elapsed time = 00:00:48, memory = 1602.68 (MB), peak = 1739.52 (MB)
[05/15 07:06:49    271s] #Finish check_net_pin_list step Enter extract
[05/15 07:06:49    271s] #Start init net ripin tree building
[05/15 07:06:49    271s] #Finish init net ripin tree building
[05/15 07:06:49    271s] #Cpu time = 00:00:00
[05/15 07:06:49    271s] #Elapsed time = 00:00:00
[05/15 07:06:49    271s] #Increased memory = 0.06 (MB)
[05/15 07:06:49    271s] #Total memory = 1611.14 (MB)
[05/15 07:06:49    271s] #Peak memory = 1739.52 (MB)
[05/15 07:06:49    271s] #begin processing metal fill model file
[05/15 07:06:49    271s] #end processing metal fill model file
[05/15 07:06:49    271s] ### track-assign external-init starts on Thu May 15 07:06:49 2025 with memory = 1611.16 (MB), peak = 1739.52 (MB)
[05/15 07:06:49    271s] ### Time Record (Track Assignment) is installed.
[05/15 07:06:50    271s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:06:50    271s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:06:50    271s] ### track-assign engine-init starts on Thu May 15 07:06:50 2025 with memory = 1611.19 (MB), peak = 1739.52 (MB)
[05/15 07:06:50    271s] ### Time Record (Track Assignment) is installed.
[05/15 07:06:50    271s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:06:50    271s] #
[05/15 07:06:50    271s] #Start Post Track Assignment Wire Spread.
[05/15 07:06:50    272s] #Done with 3698 horizontal wires in 11 hboxes and 1751 vertical wires in 11 hboxes.
[05/15 07:06:50    272s] #Complete Post Track Assignment Wire Spread.
[05/15 07:06:50    272s] #
[05/15 07:06:50    272s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:06:50    272s] #Length limit = 200 pitches
[05/15 07:06:50    272s] #opt mode = 2
[05/15 07:06:50    272s] #Finish check_net_pin_list step Fix net pin list
[05/15 07:06:50    272s] #Start generate extraction boxes.
[05/15 07:06:50    272s] #
[05/15 07:06:50    272s] #Extract using 30 x 30 Hboxes
[05/15 07:06:50    272s] #13x12 initial hboxes
[05/15 07:06:50    272s] #Use area based hbox pruning.
[05/15 07:06:50    272s] #0/0 hboxes pruned.
[05/15 07:06:50    272s] #Complete generating extraction boxes.
[05/15 07:06:50    272s] #Extract 25 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 07:06:50    272s] #Process 0 special clock nets for rc extraction
[05/15 07:06:50    272s] #Total 4037 nets were built. 584 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 07:06:56    278s] #Run Statistics for Extraction:
[05/15 07:06:56    278s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[05/15 07:06:56    278s] #   Increased memory =    26.57 (MB), total memory =  1638.16 (MB), peak memory =  1739.52 (MB)
[05/15 07:06:56    278s] #
[05/15 07:06:56    278s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/15 07:06:56    278s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1610.23 (MB), peak = 1739.52 (MB)
[05/15 07:06:56    278s] #RC Statistics: 17594 Res, 11686 Ground Cap, 1507 XCap (Edge to Edge)
[05/15 07:06:56    278s] #RC V/H edge ratio: 0.54, Avg V/H Edge Length: 8199.98 (12443), Avg L-Edge Length: 23898.42 (3631)
[05/15 07:06:56    278s] #Register nets and terms for rcdb /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d
[05/15 07:06:56    278s] #Finish registering nets and terms for rcdb.
[05/15 07:06:56    278s] #Start writing RC data.
[05/15 07:06:57    278s] #Finish writing RC data
[05/15 07:06:57    278s] #Finish writing rcdb with 23491 nodes, 19454 edges, and 3048 xcaps
[05/15 07:06:57    278s] #584 inserted nodes are removed
[05/15 07:06:57    278s] ### track-assign external-init starts on Thu May 15 07:06:57 2025 with memory = 1613.45 (MB), peak = 1739.52 (MB)
[05/15 07:06:57    278s] ### Time Record (Track Assignment) is installed.
[05/15 07:06:57    278s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:06:57    278s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:06:57    278s] ### track-assign engine-init starts on Thu May 15 07:06:57 2025 with memory = 1613.45 (MB), peak = 1739.52 (MB)
[05/15 07:06:57    278s] ### Time Record (Track Assignment) is installed.
[05/15 07:06:57    278s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:06:57    278s] #Remove Post Track Assignment Wire Spread
[05/15 07:06:57    278s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:06:57    278s] Restoring parasitic data from file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d' ...
[05/15 07:06:57    278s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d' for reading (mem: 2031.430M)
[05/15 07:06:57    278s] Reading RCDB with compressed RC data.
[05/15 07:06:57    278s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d' for content verification (mem: 2031.430M)
[05/15 07:06:57    278s] Reading RCDB with compressed RC data.
[05/15 07:06:57    278s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d': 0 access done (mem: 2031.430M)
[05/15 07:06:57    278s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d': 0 access done (mem: 2031.430M)
[05/15 07:06:57    278s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2031.430M)
[05/15 07:06:57    278s] Following multi-corner parasitics specified:
[05/15 07:06:57    278s] 	/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d (rcdb)
[05/15 07:06:57    278s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d' for reading (mem: 2031.430M)
[05/15 07:06:57    278s] Reading RCDB with compressed RC data.
[05/15 07:06:57    278s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d specified
[05/15 07:06:57    278s] Cell mcs4_pad_frame, hinst 
[05/15 07:06:57    278s] processing rcdb (/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/15 07:06:57    278s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_4UyJrR.rcdb.d': 0 access done (mem: 2031.430M)
[05/15 07:06:57    278s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1999.430M)
[05/15 07:06:57    278s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_2D5Yw0.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1999.430M)
[05/15 07:06:57    278s] Reading RCDB with compressed RC data.
[05/15 07:06:57    279s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_2D5Yw0.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1999.430M)
[05/15 07:06:57    279s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=1999.430M)
[05/15 07:06:57    279s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 1999.430M)
[05/15 07:06:57    279s] #
[05/15 07:06:57    279s] #Restore RCDB.
[05/15 07:06:57    279s] ### track-assign external-init starts on Thu May 15 07:06:57 2025 with memory = 1612.48 (MB), peak = 1739.52 (MB)
[05/15 07:06:57    279s] ### Time Record (Track Assignment) is installed.
[05/15 07:06:57    279s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:06:57    279s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:06:57    279s] ### track-assign engine-init starts on Thu May 15 07:06:57 2025 with memory = 1612.48 (MB), peak = 1739.52 (MB)
[05/15 07:06:57    279s] ### Time Record (Track Assignment) is installed.
[05/15 07:06:57    279s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:06:57    279s] #Remove Post Track Assignment Wire Spread
[05/15 07:06:57    279s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:06:57    279s] #
[05/15 07:06:57    279s] #Complete tQuantus RC extraction.
[05/15 07:06:57    279s] #Cpu time = 00:00:40
[05/15 07:06:57    279s] #Elapsed time = 00:00:59
[05/15 07:06:57    279s] #Increased memory = 78.36 (MB)
[05/15 07:06:57    279s] #Total memory = 1612.39 (MB)
[05/15 07:06:57    279s] #Peak memory = 1739.52 (MB)
[05/15 07:06:57    279s] #
[05/15 07:06:57    279s] Un-suppress "**WARN ..." messages.
[05/15 07:06:57    279s] #RC Extraction Completed...
[05/15 07:06:57    279s] ### update_timing starts on Thu May 15 07:06:57 2025 with memory = 1612.39 (MB), peak = 1739.52 (MB)
[05/15 07:06:57    279s] AAE_INFO: switching -siAware from false to true ...
[05/15 07:06:58    279s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/15 07:06:58    279s] ### generate_timing_data starts on Thu May 15 07:06:58 2025 with memory = 1593.88 (MB), peak = 1739.52 (MB)
[05/15 07:06:58    279s] #Reporting timing...
[05/15 07:06:58    279s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[05/15 07:06:58    279s] ### report_timing starts on Thu May 15 07:06:58 2025 with memory = 1593.91 (MB), peak = 1739.52 (MB)
[05/15 07:07:00    281s] ### report_timing cpu:00:00:02, real:00:00:02, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:00    281s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
[05/15 07:07:00    281s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1618.76 (MB), peak = 1739.52 (MB)
[05/15 07:07:00    281s] #Library Standard Delay: 38.00ps
[05/15 07:07:00    281s] #Slack threshold: 0.00ps
[05/15 07:07:00    281s] ### generate_net_cdm_timing starts on Thu May 15 07:07:00 2025 with memory = 1618.76 (MB), peak = 1739.52 (MB)
[05/15 07:07:00    281s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:00    281s] #*** Analyzed 0 timing critical paths
[05/15 07:07:00    281s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1618.76 (MB), peak = 1739.52 (MB)
[05/15 07:07:00    281s] ### Use bna from skp: 0
[05/15 07:07:00    281s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.39 (MB), peak = 1739.52 (MB)
[05/15 07:07:00    281s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[05/15 07:07:00    282s] Worst slack reported in the design = 45.437557 (late)
[05/15 07:07:00    282s] *** writeDesignTiming (0:00:00.3) ***
[05/15 07:07:00    282s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.62 (MB), peak = 1739.52 (MB)
[05/15 07:07:00    282s] Un-suppress "**WARN ..." messages.
[05/15 07:07:00    282s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:01    282s] #Number of victim nets: 0
[05/15 07:07:01    282s] #Number of aggressor nets: 0
[05/15 07:07:01    282s] #Number of weak nets: 0
[05/15 07:07:01    282s] #Number of critical nets: 0
[05/15 07:07:01    282s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/15 07:07:01    282s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/15 07:07:01    282s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/15 07:07:01    282s] #Total number of nets: 4037
[05/15 07:07:01    282s] ### update_timing cpu:00:00:03, real:00:00:03, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:01    282s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 07:07:01    282s] ### update_timing_after_routing cpu:00:00:43, real:00:01:02, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:01    282s] #Total number of significant detoured timing critical nets is 0
[05/15 07:07:01    282s] #Total number of selected detoured timing critical nets is 0
[05/15 07:07:01    282s] #
[05/15 07:07:01    282s] #----------------------------------------------------
[05/15 07:07:01    282s] # Summary of active signal nets routing constraints
[05/15 07:07:01    282s] #+--------------------------+-----------+
[05/15 07:07:01    282s] #+--------------------------+-----------+
[05/15 07:07:01    282s] #
[05/15 07:07:01    282s] #----------------------------------------------------
[05/15 07:07:01    282s] ### run_free_timing_graph starts on Thu May 15 07:07:01 2025 with memory = 1619.64 (MB), peak = 1739.52 (MB)
[05/15 07:07:01    282s] ### Time Record (Timing Data Generation) is installed.
[05/15 07:07:01    282s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 07:07:01    282s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:01    282s] ### run_build_timing_graph starts on Thu May 15 07:07:01 2025 with memory = 1600.09 (MB), peak = 1739.52 (MB)
[05/15 07:07:01    282s] ### Time Record (Timing Data Generation) is installed.
[05/15 07:07:01    282s] Current (total cpu=0:04:43, real=0:08:00, peak res=1739.5M, current mem=1582.0M)
[05/15 07:07:01    282s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1592.5M, current mem=1592.5M)
[05/15 07:07:01    282s] Current (total cpu=0:04:43, real=0:08:00, peak res=1739.5M, current mem=1592.5M)
[05/15 07:07:01    282s] Current (total cpu=0:04:43, real=0:08:00, peak res=1739.5M, current mem=1592.5M)
[05/15 07:07:01    283s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1592.8M, current mem=1592.8M)
[05/15 07:07:01    283s] Current (total cpu=0:04:43, real=0:08:00, peak res=1739.5M, current mem=1592.8M)
[05/15 07:07:01    283s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 07:07:01    283s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:01    283s] ### track-assign external-init starts on Thu May 15 07:07:01 2025 with memory = 1592.87 (MB), peak = 1739.52 (MB)
[05/15 07:07:01    283s] ### Time Record (Track Assignment) is installed.
[05/15 07:07:01    283s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:07:01    283s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:01    283s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.87 (MB), peak = 1739.52 (MB)
[05/15 07:07:01    283s] #* Importing design timing data...
[05/15 07:07:01    283s] #Number of victim nets: 0
[05/15 07:07:01    283s] #Number of aggressor nets: 0
[05/15 07:07:01    283s] #Number of weak nets: 0
[05/15 07:07:01    283s] #Number of critical nets: 0
[05/15 07:07:01    283s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/15 07:07:01    283s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/15 07:07:01    283s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/15 07:07:01    283s] #Total number of nets: 4037
[05/15 07:07:01    283s] ### track-assign engine-init starts on Thu May 15 07:07:01 2025 with memory = 1592.88 (MB), peak = 1739.52 (MB)
[05/15 07:07:01    283s] ### Time Record (Track Assignment) is installed.
[05/15 07:07:01    283s] #
[05/15 07:07:01    283s] #timing driven effort level: 3
[05/15 07:07:01    283s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:01    283s] ### track-assign core-engine starts on Thu May 15 07:07:01 2025 with memory = 1592.88 (MB), peak = 1739.52 (MB)
[05/15 07:07:01    283s] #Start Track Assignment With Timing Driven.
[05/15 07:07:02    283s] #Done with 197 horizontal wires in 11 hboxes and 222 vertical wires in 11 hboxes.
[05/15 07:07:02    283s] #Done with 44 horizontal wires in 11 hboxes and 69 vertical wires in 11 hboxes.
[05/15 07:07:02    283s] #Done with 11 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
[05/15 07:07:02    283s] #
[05/15 07:07:02    283s] #Track assignment summary:
[05/15 07:07:02    283s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/15 07:07:02    283s] #------------------------------------------------------------------------
[05/15 07:07:02    283s] # Metal1       686.66 	  0.00%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal2     21450.71 	  0.02%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal3     52490.93 	  0.07%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal4      9528.14 	  0.00%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal5     28828.75 	  0.01%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal6       305.94 	  0.00%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal7      2469.08 	  0.00%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[05/15 07:07:02    283s] #------------------------------------------------------------------------
[05/15 07:07:02    283s] # All      115760.21  	  0.04% 	  0.00% 	  0.00%
[05/15 07:07:02    283s] #Complete Track Assignment With Timing Driven.
[05/15 07:07:02    283s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:07:02    283s] #Total wire length = 117206 um.
[05/15 07:07:02    283s] #Total half perimeter of net bounding box = 116841 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal1 = 685 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal2 = 21295 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal3 = 53504 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal4 = 10185 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal5 = 28768 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal6 = 304 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal7 = 2464 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:07:02    283s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:07:02    283s] #Total number of vias = 25350
[05/15 07:07:02    283s] #Up-Via Summary (total 25350):
[05/15 07:07:02    283s] #           
[05/15 07:07:02    283s] #-----------------------
[05/15 07:07:02    283s] # Metal1          11800
[05/15 07:07:02    283s] # Metal2           9441
[05/15 07:07:02    283s] # Metal3           2363
[05/15 07:07:02    283s] # Metal4           1495
[05/15 07:07:02    283s] # Metal5            127
[05/15 07:07:02    283s] # Metal6            124
[05/15 07:07:02    283s] #-----------------------
[05/15 07:07:02    283s] #                 25350 
[05/15 07:07:02    283s] #
[05/15 07:07:02    283s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.7 GB
[05/15 07:07:02    283s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:07:02    283s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1592.88 (MB), peak = 1739.52 (MB)
[05/15 07:07:02    283s] #
[05/15 07:07:02    283s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/15 07:07:02    283s] #Cpu time = 00:00:55
[05/15 07:07:02    283s] #Elapsed time = 00:01:15
[05/15 07:07:02    283s] #Increased memory = 93.91 (MB)
[05/15 07:07:02    283s] #Total memory = 1592.23 (MB)
[05/15 07:07:02    283s] #Peak memory = 1739.52 (MB)
[05/15 07:07:02    283s] ### Time Record (Detail Routing) is installed.
[05/15 07:07:02    283s] #Start reading timing information from file .timing_file_23754.tif.gz ...
[05/15 07:07:02    283s] #Read in timing information for 26 ports, 4065 instances from timing file .timing_file_23754.tif.gz.
[05/15 07:07:02    283s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 07:07:02    283s] #
[05/15 07:07:02    283s] #Start Detail Routing..
[05/15 07:07:02    283s] #start initial detail routing ...
[05/15 07:07:02    283s] ### Design has 4 dirty nets, 7978 dirty-areas)
[05/15 07:07:03    284s] #   Improving pin accessing ...
[05/15 07:07:03    284s] #    elapsed time = 00:00:00, memory = 1612.69 (MB)
[05/15 07:07:13    294s] #    completing 20% with 13 violations
[05/15 07:07:13    294s] #    elapsed time = 00:00:11, memory = 1657.25 (MB)
[05/15 07:07:13    294s] #    completing 30% with 13 violations
[05/15 07:07:13    294s] #    elapsed time = 00:00:11, memory = 1657.25 (MB)
[05/15 07:07:22    303s] #    completing 40% with 12 violations
[05/15 07:07:22    303s] #    elapsed time = 00:00:19, memory = 1664.59 (MB)
[05/15 07:07:22    303s] #    completing 50% with 12 violations
[05/15 07:07:22    303s] #    elapsed time = 00:00:20, memory = 1663.70 (MB)
[05/15 07:07:22    303s] #    completing 60% with 12 violations
[05/15 07:07:22    303s] #    elapsed time = 00:00:20, memory = 1663.86 (MB)
[05/15 07:07:31    312s] #    completing 70% with 24 violations
[05/15 07:07:31    312s] #    elapsed time = 00:00:29, memory = 1666.61 (MB)
[05/15 07:07:31    312s] #    completing 80% with 24 violations
[05/15 07:07:31    312s] #    elapsed time = 00:00:29, memory = 1666.61 (MB)
[05/15 07:07:39    320s] #    completing 90% with 8 violations
[05/15 07:07:39    320s] #    elapsed time = 00:00:37, memory = 1667.53 (MB)
[05/15 07:07:39    320s] #    completing 100% with 8 violations
[05/15 07:07:39    320s] #    elapsed time = 00:00:37, memory = 1666.64 (MB)
[05/15 07:07:40    320s] #   number of violations = 8
[05/15 07:07:40    320s] #
[05/15 07:07:40    320s] #    By Layer and Type :
[05/15 07:07:40    320s] #	          Short   Totals
[05/15 07:07:40    320s] #	Metal1        8        8
[05/15 07:07:40    320s] #	Totals        8        8
[05/15 07:07:40    320s] #3046 out of 4065 instances (74.9%) need to be verified(marked ipoed), dirty area = 2.0%.
[05/15 07:07:43    324s] ### Routing stats: routing = 5.71% drc-check-only = 5.35% dirty-area = 3.95%
[05/15 07:07:43    324s] #   number of violations = 0
[05/15 07:07:43    324s] #cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1591.06 (MB), peak = 1739.52 (MB)
[05/15 07:07:43    324s] #Complete Detail Routing.
[05/15 07:07:43    324s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:07:43    324s] #Total wire length = 122096 um.
[05/15 07:07:43    324s] #Total half perimeter of net bounding box = 116841 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal1 = 1603 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal2 = 22065 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal3 = 51759 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal4 = 13429 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal5 = 29320 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal6 = 526 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal7 = 3394 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:07:43    324s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:07:43    324s] #Total number of vias = 27518
[05/15 07:07:43    324s] #Total number of multi-cut vias = 4 (  0.0%)
[05/15 07:07:43    324s] #Total number of single cut vias = 27514 (100.0%)
[05/15 07:07:43    324s] #Up-Via Summary (total 27518):
[05/15 07:07:43    324s] #                   single-cut          multi-cut      Total
[05/15 07:07:43    324s] #-----------------------------------------------------------
[05/15 07:07:43    324s] # Metal1         11910 (100.0%)         0 (  0.0%)      11910
[05/15 07:07:43    324s] # Metal2         10214 (100.0%)         3 (  0.0%)      10217
[05/15 07:07:43    324s] # Metal3          3424 (100.0%)         0 (  0.0%)       3424
[05/15 07:07:43    324s] # Metal4          1637 ( 99.9%)         1 (  0.1%)       1638
[05/15 07:07:43    324s] # Metal5           177 (100.0%)         0 (  0.0%)        177
[05/15 07:07:43    324s] # Metal6           152 (100.0%)         0 (  0.0%)        152
[05/15 07:07:43    324s] #-----------------------------------------------------------
[05/15 07:07:43    324s] #                27514 (100.0%)         4 (  0.0%)      27518 
[05/15 07:07:43    324s] #
[05/15 07:07:43    324s] #Total number of DRC violations = 0
[05/15 07:07:44    324s] ### Time Record (Detail Routing) is uninstalled.
[05/15 07:07:44    324s] #Cpu time = 00:00:41
[05/15 07:07:44    324s] #Elapsed time = 00:00:41
[05/15 07:07:44    324s] #Increased memory = -1.16 (MB)
[05/15 07:07:44    324s] #Total memory = 1591.06 (MB)
[05/15 07:07:44    324s] #Peak memory = 1739.52 (MB)
[05/15 07:07:44    324s] ### Time Record (Antenna Fixing) is installed.
[05/15 07:07:44    324s] #
[05/15 07:07:44    324s] #start routing for process antenna violation fix ...
[05/15 07:07:44    324s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 07:07:44    325s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1591.37 (MB), peak = 1739.52 (MB)
[05/15 07:07:44    325s] #
[05/15 07:07:44    325s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:07:44    325s] #Total wire length = 122096 um.
[05/15 07:07:44    325s] #Total half perimeter of net bounding box = 116841 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal1 = 1603 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal2 = 22065 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal3 = 51759 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal4 = 13429 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal5 = 29320 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal6 = 526 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal7 = 3394 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:07:44    325s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:07:44    325s] #Total number of vias = 27518
[05/15 07:07:44    325s] #Total number of multi-cut vias = 4 (  0.0%)
[05/15 07:07:44    325s] #Total number of single cut vias = 27514 (100.0%)
[05/15 07:07:44    325s] #Up-Via Summary (total 27518):
[05/15 07:07:44    325s] #                   single-cut          multi-cut      Total
[05/15 07:07:44    325s] #-----------------------------------------------------------
[05/15 07:07:44    325s] # Metal1         11910 (100.0%)         0 (  0.0%)      11910
[05/15 07:07:44    325s] # Metal2         10214 (100.0%)         3 (  0.0%)      10217
[05/15 07:07:44    325s] # Metal3          3424 (100.0%)         0 (  0.0%)       3424
[05/15 07:07:44    325s] # Metal4          1637 ( 99.9%)         1 (  0.1%)       1638
[05/15 07:07:44    325s] # Metal5           177 (100.0%)         0 (  0.0%)        177
[05/15 07:07:44    325s] # Metal6           152 (100.0%)         0 (  0.0%)        152
[05/15 07:07:44    325s] #-----------------------------------------------------------
[05/15 07:07:44    325s] #                27514 (100.0%)         4 (  0.0%)      27518 
[05/15 07:07:44    325s] #
[05/15 07:07:44    325s] #Total number of DRC violations = 0
[05/15 07:07:44    325s] #Total number of process antenna violations = 0
[05/15 07:07:44    325s] #Total number of net violated process antenna rule = 0
[05/15 07:07:44    325s] #
[05/15 07:07:45    325s] #
[05/15 07:07:45    325s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:07:45    325s] #Total wire length = 122096 um.
[05/15 07:07:45    325s] #Total half perimeter of net bounding box = 116841 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal1 = 1603 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal2 = 22065 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal3 = 51759 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal4 = 13429 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal5 = 29320 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal6 = 526 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal7 = 3394 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:07:45    325s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:07:45    325s] #Total number of vias = 27518
[05/15 07:07:45    325s] #Total number of multi-cut vias = 4 (  0.0%)
[05/15 07:07:45    325s] #Total number of single cut vias = 27514 (100.0%)
[05/15 07:07:45    325s] #Up-Via Summary (total 27518):
[05/15 07:07:45    325s] #                   single-cut          multi-cut      Total
[05/15 07:07:45    325s] #-----------------------------------------------------------
[05/15 07:07:45    325s] # Metal1         11910 (100.0%)         0 (  0.0%)      11910
[05/15 07:07:45    325s] # Metal2         10214 (100.0%)         3 (  0.0%)      10217
[05/15 07:07:45    325s] # Metal3          3424 (100.0%)         0 (  0.0%)       3424
[05/15 07:07:45    325s] # Metal4          1637 ( 99.9%)         1 (  0.1%)       1638
[05/15 07:07:45    325s] # Metal5           177 (100.0%)         0 (  0.0%)        177
[05/15 07:07:45    325s] # Metal6           152 (100.0%)         0 (  0.0%)        152
[05/15 07:07:45    325s] #-----------------------------------------------------------
[05/15 07:07:45    325s] #                27514 (100.0%)         4 (  0.0%)      27518 
[05/15 07:07:45    325s] #
[05/15 07:07:45    325s] #Total number of DRC violations = 0
[05/15 07:07:45    325s] #Total number of process antenna violations = 0
[05/15 07:07:45    325s] #Total number of net violated process antenna rule = 0
[05/15 07:07:45    325s] #
[05/15 07:07:45    325s] ### Time Record (Antenna Fixing) is uninstalled.
[05/15 07:07:45    325s] #detailRoute Statistics:
[05/15 07:07:45    325s] #Cpu time = 00:00:42
[05/15 07:07:45    325s] #Elapsed time = 00:00:43
[05/15 07:07:45    325s] #Increased memory = -0.84 (MB)
[05/15 07:07:45    325s] #Total memory = 1591.38 (MB)
[05/15 07:07:45    325s] #Peak memory = 1739.52 (MB)
[05/15 07:07:45    325s] ### global_detail_route design signature (39): route=480312278 flt_obj=0 vio=1905142130 shield_wire=1
[05/15 07:07:45    325s] ### Time Record (DB Export) is installed.
[05/15 07:07:45    326s] ### export design design signature (40): route=480312278 fixed_route=1599002555 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1260951967 dirty_area=0 del_dirty_area=0 cell=531573862 placement=391580284 pin_access=1434747718 inst_pattern=1
[05/15 07:07:45    326s] #	no debugging net set
[05/15 07:07:45    326s] ### Time Record (DB Export) is uninstalled.
[05/15 07:07:45    326s] ### Time Record (Post Callback) is installed.
[05/15 07:07:45    326s] ### Time Record (Post Callback) is uninstalled.
[05/15 07:07:45    326s] #
[05/15 07:07:45    326s] #globalDetailRoute statistics:
[05/15 07:07:45    326s] #Cpu time = 00:01:42
[05/15 07:07:45    326s] #Elapsed time = 00:02:02
[05/15 07:07:45    326s] #Increased memory = 138.06 (MB)
[05/15 07:07:45    326s] #Total memory = 1573.38 (MB)
[05/15 07:07:45    326s] #Peak memory = 1739.52 (MB)
[05/15 07:07:45    326s] #Number of warnings = 27
[05/15 07:07:45    326s] #Total number of warnings = 71
[05/15 07:07:45    326s] #Number of fails = 0
[05/15 07:07:45    326s] #Total number of fails = 0
[05/15 07:07:45    326s] #Complete globalDetailRoute on Thu May 15 07:07:45 2025
[05/15 07:07:45    326s] #
[05/15 07:07:45    326s] ### import design signature (41): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1434747718 inst_pattern=1
[05/15 07:07:45    326s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 07:07:45    326s] % End globalDetailRoute (date=05/15 07:07:45, total cpu=0:01:42, real=0:02:02, peak res=1739.5M, current mem=1573.2M)
[05/15 07:07:45    326s] #***Restoring views
[05/15 07:07:45    326s] #Default setup view is reset to AnalysisView_WC.
[05/15 07:07:45    326s] #Default setup view is reset to AnalysisView_WC.
[05/15 07:07:45    326s] AAE_INFO: Post Route call back at the end of routeDesign
[05/15 07:07:45    326s] #routeDesign: cpu time = 00:01:42, elapsed time = 00:02:03, memory = 1553.76 (MB), peak = 1739.52 (MB)
[05/15 07:07:45    326s] 
[05/15 07:07:45    326s] *** Summary of all messages that are not suppressed in this session:
[05/15 07:07:45    326s] Severity  ID               Count  Summary                                  
[05/15 07:07:45    326s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/15 07:07:45    326s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/15 07:07:45    326s] *** Message Summary: 3 warning(s), 0 error(s)
[05/15 07:07:45    326s] 
[05/15 07:07:45    326s] ### Time Record (routeDesign) is uninstalled.
[05/15 07:07:45    326s] ### 
[05/15 07:07:45    326s] ###   Scalability Statistics
[05/15 07:07:45    326s] ### 
[05/15 07:07:45    326s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:07:45    326s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/15 07:07:45    326s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:07:45    326s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 07:07:45    326s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 07:07:45    326s] ###   Timing Data Generation        |        00:00:47|        00:01:06|             0.7|
[05/15 07:07:45    326s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/15 07:07:45    326s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 07:07:45    326s] ###   Cell Pin Access               |        00:00:04|        00:00:05|             1.0|
[05/15 07:07:45    326s] ###   Data Preparation              |        00:00:01|        00:00:01|             0.9|
[05/15 07:07:45    326s] ###   Global Routing                |        00:00:04|        00:00:04|             0.9|
[05/15 07:07:45    326s] ###   Track Assignment              |        00:00:03|        00:00:03|             0.9|
[05/15 07:07:45    326s] ###   Detail Routing                |        00:00:41|        00:00:41|             1.0|
[05/15 07:07:45    326s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             0.9|
[05/15 07:07:45    326s] ###   Entire Command                |        00:01:42|        00:02:03|             0.8|
[05/15 07:07:45    326s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:07:45    326s] ### 
[05/15 07:07:46    326s] #% End routeDesign (date=05/15 07:07:46, total cpu=0:01:42, real=0:02:04, peak res=1739.5M, current mem=1553.8M)
[05/15 07:07:46    326s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:07:46    326s] <CMD> fit
[05/15 07:07:46    326s] <CMD> zoomBox -84.27050 -47.00000 1084.27050 987.00000
[05/15 07:07:53    327s] <CMD> timeDesign -postRoute -prefix postRoute_setup
[05/15 07:07:53    327s] Switching SI Aware to true by default in postroute mode   
[05/15 07:07:53    327s] AAE_INFO: switching -siAware from false to true ...
[05/15 07:07:53    327s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/15 07:07:53    327s] *** timeDesign #11 [begin] : totSession cpu/real = 0:05:27.4/0:08:50.7 (0.6), mem = 1950.0M
[05/15 07:07:53    327s]  Reset EOS DB
[05/15 07:07:53    327s] Ignoring AAE DB Resetting ...
[05/15 07:07:53    327s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:07:53    327s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 07:07:53    327s] #To increase the message display limit, refer to the product command reference manual.
[05/15 07:07:53    327s] ### Net info: total nets: 4090
[05/15 07:07:53    327s] ### Net info: dirty nets: 0
[05/15 07:07:53    327s] ### Net info: marked as disconnected nets: 0
[05/15 07:07:53    327s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 07:07:53    327s] #num needed restored net=0
[05/15 07:07:53    327s] #need_extraction net=0 (total=4090)
[05/15 07:07:53    327s] ### Net info: fully routed nets: 4041
[05/15 07:07:53    327s] ### Net info: trivial (< 2 pins) nets: 28
[05/15 07:07:53    327s] ### Net info: unrouted nets: 21
[05/15 07:07:53    327s] ### Net info: re-extraction nets: 0
[05/15 07:07:53    327s] ### Net info: ignored nets: 0
[05/15 07:07:53    327s] ### Net info: skip routing nets: 0
[05/15 07:07:53    327s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:07:53    327s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:07:53    327s] #WARNING (NRDB-2120) Special net VDD1 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:07:53    327s] #WARNING (NRDB-2120) Special net VDD0 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:07:53    327s] ### import design signature (42): route=1050748623 fixed_route=1050748623 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1917312289 dirty_area=0 del_dirty_area=0 cell=531573862 placement=391580284 pin_access=1434747718 inst_pattern=1
[05/15 07:07:53    327s] #Extract in post route mode
[05/15 07:07:53    327s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/15 07:07:53    327s] #Fast data preparation for tQuantus.
[05/15 07:07:53    327s] #Start routing data preparation on Thu May 15 07:07:53 2025
[05/15 07:07:53    327s] #
[05/15 07:07:53    327s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 07:07:53    327s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:07:53    327s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:07:53    327s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:07:53    327s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:07:53    327s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:07:53    327s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:07:53    327s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:07:53    327s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:07:53    327s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 07:07:53    327s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 07:07:53    327s] #Regenerating Ggrids automatically.
[05/15 07:07:53    327s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 07:07:53    327s] #Using automatically generated G-grids.
[05/15 07:07:53    327s] #Done routing data preparation.
[05/15 07:07:53    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.35 (MB), peak = 1739.52 (MB)
[05/15 07:07:53    327s] #
[05/15 07:07:53    327s] #Start tQuantus RC extraction...
[05/15 07:07:53    327s] #Start building rc corner(s)...
[05/15 07:07:53    327s] #Number of RC Corner = 2
[05/15 07:07:53    327s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 07:07:53    327s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 07:07:53    327s] #METAL_1 -> Metal1 (1)
[05/15 07:07:53    327s] #METAL_2 -> Metal2 (2)
[05/15 07:07:53    327s] #METAL_3 -> Metal3 (3)
[05/15 07:07:53    327s] #METAL_4 -> Metal4 (4)
[05/15 07:07:53    327s] #METAL_5 -> Metal5 (5)
[05/15 07:07:53    327s] #METAL_6 -> Metal6 (6)
[05/15 07:07:53    327s] #METAL_7 -> Metal7 (7)
[05/15 07:07:53    327s] #METAL_8 -> Metal8 (8)
[05/15 07:07:53    327s] #METAL_9 -> Metal9 (9)
[05/15 07:07:53    327s] #METAL_10 -> Metal10 (10)
[05/15 07:07:53    327s] #METAL_11 -> Metal11 (11)
[05/15 07:07:54    327s] #SADV-On
[05/15 07:07:54    327s] # Corner(s) : 
[05/15 07:07:54    327s] #RC_Extraction_WC [25.00] 
[05/15 07:07:54    327s] #RC_Extraction_BC [25.00]
[05/15 07:07:55    328s] # Corner id: 0
[05/15 07:07:55    328s] # Layout Scale: 1.000000
[05/15 07:07:55    328s] # Has Metal Fill model: yes
[05/15 07:07:55    328s] # Temperature was set
[05/15 07:07:55    328s] # Temperature : 25.000000
[05/15 07:07:55    328s] # Ref. Temp   : 25.000000
[05/15 07:07:55    328s] # Corner id: 1
[05/15 07:07:55    328s] # Layout Scale: 1.000000
[05/15 07:07:55    328s] # Has Metal Fill model: yes
[05/15 07:07:55    328s] # Temperature was set
[05/15 07:07:55    328s] # Temperature : 25.000000
[05/15 07:07:55    328s] # Ref. Temp   : 25.000000
[05/15 07:07:55    328s] #SADV-Off
[05/15 07:07:55    328s] #total pattern=286 [11, 792]
[05/15 07:07:55    328s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/15 07:07:55    328s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 07:07:55    328s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/15 07:07:55    328s] #number model r/c [1,1] [11,792] read
[05/15 07:07:55    329s] #0 rcmodel(s) requires rebuild
[05/15 07:07:55    329s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1559.49 (MB), peak = 1739.52 (MB)
[05/15 07:07:55    329s] #Finish check_net_pin_list step Enter extract
[05/15 07:07:55    329s] #Start init net ripin tree building
[05/15 07:07:55    329s] #Finish init net ripin tree building
[05/15 07:07:55    329s] #Cpu time = 00:00:00
[05/15 07:07:55    329s] #Elapsed time = 00:00:00
[05/15 07:07:55    329s] #Increased memory = 0.00 (MB)
[05/15 07:07:55    329s] #Total memory = 1559.49 (MB)
[05/15 07:07:55    329s] #Peak memory = 1739.52 (MB)
[05/15 07:07:55    329s] #begin processing metal fill model file
[05/15 07:07:55    329s] #end processing metal fill model file
[05/15 07:07:55    329s] #Length limit = 200 pitches
[05/15 07:07:55    329s] #opt mode = 2
[05/15 07:07:55    329s] #Finish check_net_pin_list step Fix net pin list
[05/15 07:07:55    329s] #Start generate extraction boxes.
[05/15 07:07:55    329s] #
[05/15 07:07:55    329s] #Extract using 30 x 30 Hboxes
[05/15 07:07:55    329s] #13x12 initial hboxes
[05/15 07:07:55    329s] #Use area based hbox pruning.
[05/15 07:07:55    329s] #0/0 hboxes pruned.
[05/15 07:07:55    329s] #Complete generating extraction boxes.
[05/15 07:07:55    329s] #Extract 25 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 07:07:55    329s] #Process 0 special clock nets for rc extraction
[05/15 07:07:56    329s] #Total 4037 nets were built. 614 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 07:08:02    336s] #Run Statistics for Extraction:
[05/15 07:08:02    336s] #   Cpu time = 00:00:07, elapsed time = 00:00:07 .
[05/15 07:08:02    336s] #   Increased memory =    23.07 (MB), total memory =  1582.57 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:02    336s] #Register nets and terms for rcdb /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d
[05/15 07:08:03    336s] #Finish registering nets and terms for rcdb.
[05/15 07:08:03    336s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1562.37 (MB), peak = 1739.52 (MB)
[05/15 07:08:03    336s] #RC Statistics: 21506 Res, 13768 Ground Cap, 6822 XCap (Edge to Edge)
[05/15 07:08:03    336s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 11405.56 (12637), Avg L-Edge Length: 8798.91 (5708)
[05/15 07:08:03    336s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d.
[05/15 07:08:03    336s] #Start writing RC data.
[05/15 07:08:03    336s] #Finish writing RC data
[05/15 07:08:03    336s] #Finish writing rcdb with 25573 nodes, 21536 edges, and 13828 xcaps
[05/15 07:08:03    336s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1559.29 (MB), peak = 1739.52 (MB)
[05/15 07:08:03    336s] Restoring parasitic data from file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d' ...
[05/15 07:08:03    336s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d' for reading (mem: 1970.082M)
[05/15 07:08:03    336s] Reading RCDB with compressed RC data.
[05/15 07:08:03    336s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d' for content verification (mem: 1970.082M)
[05/15 07:08:03    336s] Reading RCDB with compressed RC data.
[05/15 07:08:03    336s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d': 0 access done (mem: 1970.082M)
[05/15 07:08:03    336s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d': 0 access done (mem: 1970.082M)
[05/15 07:08:03    336s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1970.082M)
[05/15 07:08:03    336s] Following multi-corner parasitics specified:
[05/15 07:08:03    336s] 	/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d (rcdb)
[05/15 07:08:03    336s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d' for reading (mem: 1970.082M)
[05/15 07:08:03    336s] Reading RCDB with compressed RC data.
[05/15 07:08:03    336s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d specified
[05/15 07:08:03    336s] Cell mcs4_pad_frame, hinst 
[05/15 07:08:03    336s] processing rcdb (/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/15 07:08:03    336s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Ic9C9w.rcdb.d': 0 access done (mem: 1970.082M)
[05/15 07:08:03    336s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1970.082M)
[05/15 07:08:03    336s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1970.082M)
[05/15 07:08:03    336s] Reading RCDB with compressed RC data.
[05/15 07:08:04    337s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1970.082M)
[05/15 07:08:04    337s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=1970.082M)
[05/15 07:08:04    337s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 1970.082M)
[05/15 07:08:04    337s] #
[05/15 07:08:04    337s] #Restore RCDB.
[05/15 07:08:04    337s] #
[05/15 07:08:04    337s] #Complete tQuantus RC extraction.
[05/15 07:08:04    337s] #Cpu time = 00:00:09
[05/15 07:08:04    337s] #Elapsed time = 00:00:10
[05/15 07:08:04    337s] #Increased memory = 2.95 (MB)
[05/15 07:08:04    337s] #Total memory = 1559.30 (MB)
[05/15 07:08:04    337s] #Peak memory = 1739.52 (MB)
[05/15 07:08:04    337s] #
[05/15 07:08:04    337s] #614 inserted nodes are removed
[05/15 07:08:04    337s] ### export design design signature (44): route=333072622 fixed_route=333072622 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=47013818 dirty_area=0 del_dirty_area=0 cell=531573862 placement=391580284 pin_access=1434747718 inst_pattern=1
[05/15 07:08:04    337s] #	no debugging net set
[05/15 07:08:04    337s] ### import design signature (45): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1434747718 inst_pattern=1
[05/15 07:08:04    337s] #Start Inst Signature in MT(0)
[05/15 07:08:04    337s] #Start Net Signature in MT(20451669)
[05/15 07:08:04    337s] #Calculate SNet Signature in MT (51173001)
[05/15 07:08:04    337s] #Run time and memory report for RC extraction:
[05/15 07:08:04    337s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 07:08:04    337s] #Run Statistics for snet signature:
[05/15 07:08:04    337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:04    337s] #   Increased memory =     0.01 (MB), total memory =  1556.36 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:04    337s] #Run Statistics for Net Final Signature:
[05/15 07:08:04    337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:04    337s] #   Increased memory =     0.00 (MB), total memory =  1556.36 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:04    337s] #Run Statistics for Net launch:
[05/15 07:08:04    337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:04    337s] #   Increased memory =     0.00 (MB), total memory =  1556.36 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:04    337s] #Run Statistics for Net init_dbsNet_slist:
[05/15 07:08:04    337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:04    337s] #   Increased memory =     0.00 (MB), total memory =  1556.35 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:04    337s] #Run Statistics for net signature:
[05/15 07:08:04    337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:04    337s] #   Increased memory =     0.01 (MB), total memory =  1556.36 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:04    337s] #Run Statistics for inst signature:
[05/15 07:08:04    337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:04    337s] #   Increased memory =    -0.07 (MB), total memory =  1556.34 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:04    337s] Starting delay calculation for Setup views
[05/15 07:08:04    337s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 07:08:04    337s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/15 07:08:04    337s] AAE DB initialization (MEM=1975.88 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/15 07:08:04    337s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 07:08:04    337s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 07:08:04    337s] #################################################################################
[05/15 07:08:04    337s] # Design Stage: PostRoute
[05/15 07:08:04    337s] # Design Name: mcs4_pad_frame
[05/15 07:08:04    337s] # Design Mode: 45nm
[05/15 07:08:04    337s] # Analysis Mode: MMMC OCV 
[05/15 07:08:04    337s] # Parasitics Mode: SPEF/RCDB 
[05/15 07:08:04    337s] # Signoff Settings: SI On 
[05/15 07:08:04    337s] #################################################################################
[05/15 07:08:04    337s] AAE_INFO: 1 threads acquired from CTE.
[05/15 07:08:04    337s] Setting infinite Tws ...
[05/15 07:08:04    337s] First Iteration Infinite Tw... 
[05/15 07:08:04    337s] Calculate early delays in OCV mode...
[05/15 07:08:04    337s] Calculate late delays in OCV mode...
[05/15 07:08:04    337s] Topological Sorting (REAL = 0:00:00.0, MEM = 1975.9M, InitMEM = 1975.9M)
[05/15 07:08:04    337s] Start delay calculation (fullDC) (1 T). (MEM=1975.88)
[05/15 07:08:04    337s] Start AAE Lib Loading. (MEM=1987.67)
[05/15 07:08:04    337s] End AAE Lib Loading. (MEM=2006.75 CPU=0:00:00.0 Real=0:00:00.0)
[05/15 07:08:04    337s] End AAE Lib Interpolated Model. (MEM=2006.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:08:04    337s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2006.750M)
[05/15 07:08:04    337s] Reading RCDB with compressed RC data.
[05/15 07:08:04    337s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2006.8M)
[05/15 07:08:06    339s] Total number of fetched objects 4068
[05/15 07:08:06    339s] AAE_INFO-618: Total number of nets in the design is 4090,  100.0 percent of the nets selected for SI analysis
[05/15 07:08:06    339s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:08:06    339s] End delay calculation. (MEM=2023.17 CPU=0:00:01.5 REAL=0:00:01.0)
[05/15 07:08:06    339s] End delay calculation (fullDC). (MEM=1986.55 CPU=0:00:01.7 REAL=0:00:02.0)
[05/15 07:08:06    339s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1986.6M) ***
[05/15 07:08:06    339s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1986.6M)
[05/15 07:08:06    339s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 07:08:06    339s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1986.6M)
[05/15 07:08:06    339s] Starting SI iteration 2
[05/15 07:08:06    339s] Calculate early delays in OCV mode...
[05/15 07:08:06    339s] Calculate late delays in OCV mode...
[05/15 07:08:06    339s] Start delay calculation (fullDC) (1 T). (MEM=1935.76)
[05/15 07:08:06    339s] End AAE Lib Interpolated Model. (MEM=1935.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:08:06    339s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 16. 
[05/15 07:08:06    339s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4068. 
[05/15 07:08:06    339s] Total number of fetched objects 4068
[05/15 07:08:06    339s] AAE_INFO-618: Total number of nets in the design is 4090,  0.5 percent of the nets selected for SI analysis
[05/15 07:08:06    339s] End delay calculation. (MEM=1978.44 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 07:08:06    339s] End delay calculation (fullDC). (MEM=1978.44 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 07:08:06    339s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1978.4M) ***
[05/15 07:08:06    339s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:05:40 mem=1978.4M)
[05/15 07:08:06    339s] Effort level <high> specified for reg2reg path_group
[05/15 07:08:07    339s] All LLGs are deleted
[05/15 07:08:07    339s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1938.4M, EPOCH TIME: 1747307287.080289
[05/15 07:08:07    339s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1938.4M, EPOCH TIME: 1747307287.083668
[05/15 07:08:07    339s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1938.4M, EPOCH TIME: 1747307287.084924
[05/15 07:08:07    339s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1938.4M, EPOCH TIME: 1747307287.089153
[05/15 07:08:07    339s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1938.4M, EPOCH TIME: 1747307287.120147
[05/15 07:08:07    339s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1938.4M, EPOCH TIME: 1747307287.121209
[05/15 07:08:07    339s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1938.4M, EPOCH TIME: 1747307287.130588
[05/15 07:08:07    339s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1938.4M, EPOCH TIME: 1747307287.132252
[05/15 07:08:07    339s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.047, MEM:1938.4M, EPOCH TIME: 1747307287.135811
[05/15 07:08:07    339s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.053, MEM:1938.4M, EPOCH TIME: 1747307287.138071
[05/15 07:08:07    339s] All LLGs are deleted
[05/15 07:08:07    339s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1938.4M, EPOCH TIME: 1747307287.144814
[05/15 07:08:07    339s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1938.4M, EPOCH TIME: 1747307287.148138
[05/15 07:08:09    340s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.116  | 41.443  | 40.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      6 (28)      |   -0.034   |      9 (36)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:08:09    340s] Density: 18.638%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 07:08:09    340s] Total CPU time: 13.24 sec
[05/15 07:08:09    340s] Total Real time: 16.0 sec
[05/15 07:08:09    340s] Total Memory Usage: 1952.027344 Mbytes
[05/15 07:08:09    340s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:08:09    340s] Reset AAE Options
[05/15 07:08:09    340s] *** timeDesign #11 [finish] : cpu/real = 0:00:13.2/0:00:16.2 (0.8), totSession cpu/real = 0:05:40.7/0:09:06.9 (0.6), mem = 1952.0M
[05/15 07:08:09    340s] 
[05/15 07:08:09    340s] =============================================================================================
[05/15 07:08:09    340s]  Final TAT Report for timeDesign #11                                            21.12-s106_1
[05/15 07:08:09    340s] =============================================================================================
[05/15 07:08:09    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:08:09    340s] ---------------------------------------------------------------------------------------------
[05/15 07:08:09    340s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:08:09    340s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:02.4 /  0:00:00.8    0.3
[05/15 07:08:09    340s] [ DrvReport              ]      1   0:00:01.8  (  11.3 % )     0:00:01.8 /  0:00:00.2    0.1
[05/15 07:08:09    340s] [ ExtractRC              ]      1   0:00:10.9  (  67.3 % )     0:00:10.9 /  0:00:09.9    0.9
[05/15 07:08:09    340s] [ TimingUpdate           ]      2   0:00:00.1  (   0.7 % )     0:00:02.3 /  0:00:02.2    0.9
[05/15 07:08:09    340s] [ FullDelayCalc          ]      1   0:00:02.2  (  13.7 % )     0:00:02.2 /  0:00:02.1    0.9
[05/15 07:08:09    340s] [ TimingReport           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:08:09    340s] [ GenerateReports        ]      1   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.3    0.9
[05/15 07:08:09    340s] [ MISC                   ]          0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.5    0.8
[05/15 07:08:09    340s] ---------------------------------------------------------------------------------------------
[05/15 07:08:09    340s]  timeDesign #11 TOTAL               0:00:16.2  ( 100.0 % )     0:00:16.2 /  0:00:13.2    0.8
[05/15 07:08:09    340s] ---------------------------------------------------------------------------------------------
[05/15 07:08:09    340s] 
[05/15 07:08:09    340s] <CMD> timeDesign -postRoute -prefix postRoute_hold -hold
[05/15 07:08:09    340s] *** timeDesign #12 [begin] : totSession cpu/real = 0:05:40.7/0:09:06.9 (0.6), mem = 1952.0M
[05/15 07:08:09    340s]  Reset EOS DB
[05/15 07:08:09    340s] Ignoring AAE DB Resetting ...
[05/15 07:08:09    340s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d': 4037 access done (mem: 1952.027M)
[05/15 07:08:09    340s] tQuantus: Use design signature to decide re-extraction is ON
[05/15 07:08:09    340s] #Start Inst Signature in MT(0)
[05/15 07:08:09    340s] #Start Net Signature in MT(20451669)
[05/15 07:08:09    340s] #Calculate SNet Signature in MT (51173001)
[05/15 07:08:09    340s] #Run time and memory report for RC extraction:
[05/15 07:08:09    340s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 07:08:09    340s] #Run Statistics for snet signature:
[05/15 07:08:09    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:09    340s] #   Increased memory =     0.00 (MB), total memory =  1596.91 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:09    340s] #Run Statistics for Net Final Signature:
[05/15 07:08:09    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:09    340s] #   Increased memory =     0.00 (MB), total memory =  1596.91 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:09    340s] #Run Statistics for Net launch:
[05/15 07:08:09    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:09    340s] #   Increased memory =     0.00 (MB), total memory =  1596.91 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:09    340s] #Run Statistics for Net init_dbsNet_slist:
[05/15 07:08:09    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:09    340s] #   Increased memory =     0.00 (MB), total memory =  1596.91 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:09    340s] #Run Statistics for net signature:
[05/15 07:08:09    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:09    340s] #   Increased memory =     0.00 (MB), total memory =  1596.91 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:09    340s] #Run Statistics for inst signature:
[05/15 07:08:09    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:08:09    340s] #   Increased memory =    -2.51 (MB), total memory =  1596.91 (MB), peak memory =  1739.52 (MB)
[05/15 07:08:09    340s] tQuantus: Original signature = 68638861, new signature = 68638861
[05/15 07:08:09    340s] tQuantus: Design is clean by design signature
[05/15 07:08:09    340s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1950.027M)
[05/15 07:08:09    340s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1950.027M)
[05/15 07:08:09    340s] The design is extracted. Skipping TQuantus.
[05/15 07:08:09    340s] 
[05/15 07:08:09    340s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:08:09    340s] Deleting Lib Analyzer.
[05/15 07:08:09    340s] 
[05/15 07:08:09    340s] TimeStamp Deleting Cell Server End ...
[05/15 07:08:09    340s] Effort level <high> specified for reg2reg path_group
[05/15 07:08:09    340s] *** Enable all active views. ***
[05/15 07:08:09    340s] 
[05/15 07:08:09    340s] Optimization is working on the following views:
[05/15 07:08:09    340s]   Setup views:  AnalysisView_WC
[05/15 07:08:09    340s]   Hold  views: AnalysisView_BC 
[05/15 07:08:09    340s] All LLGs are deleted
[05/15 07:08:09    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1920.3M, EPOCH TIME: 1747307289.987672
[05/15 07:08:09    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1920.3M, EPOCH TIME: 1747307289.988191
[05/15 07:08:09    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1920.3M, EPOCH TIME: 1747307289.989420
[05/15 07:08:09    340s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1920.3M, EPOCH TIME: 1747307289.990864
[05/15 07:08:10    341s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1920.3M, EPOCH TIME: 1747307290.039257
[05/15 07:08:10    341s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1920.3M, EPOCH TIME: 1747307290.040422
[05/15 07:08:10    341s] Fast DP-INIT is on for default
[05/15 07:08:10    341s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.061, MEM:1920.3M, EPOCH TIME: 1747307290.052158
[05/15 07:08:10    341s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.067, MEM:1920.3M, EPOCH TIME: 1747307290.056326
[05/15 07:08:10    341s] All LLGs are deleted
[05/15 07:08:10    341s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1920.3M, EPOCH TIME: 1747307290.064819
[05/15 07:08:10    341s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1920.3M, EPOCH TIME: 1747307290.065320
[05/15 07:08:10    341s] Starting delay calculation for Hold views
[05/15 07:08:10    341s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 07:08:10    341s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 07:08:10    341s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 07:08:10    341s] #################################################################################
[05/15 07:08:10    341s] # Design Stage: PostRoute
[05/15 07:08:10    341s] # Design Name: mcs4_pad_frame
[05/15 07:08:10    341s] # Design Mode: 45nm
[05/15 07:08:10    341s] # Analysis Mode: MMMC OCV 
[05/15 07:08:10    341s] # Parasitics Mode: SPEF/RCDB 
[05/15 07:08:10    341s] # Signoff Settings: SI On 
[05/15 07:08:10    341s] #################################################################################
[05/15 07:08:10    341s] AAE_INFO: 1 threads acquired from CTE.
[05/15 07:08:10    341s] Setting infinite Tws ...
[05/15 07:08:10    341s] First Iteration Infinite Tw... 
[05/15 07:08:10    341s] Calculate late delays in OCV mode...
[05/15 07:08:10    341s] Calculate early delays in OCV mode...
[05/15 07:08:10    341s] Topological Sorting (REAL = 0:00:00.0, MEM = 1918.3M, InitMEM = 1918.3M)
[05/15 07:08:10    341s] Start delay calculation (fullDC) (1 T). (MEM=1918.32)
[05/15 07:08:10    341s] End AAE Lib Interpolated Model. (MEM=1930.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:08:10    341s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1930.113M)
[05/15 07:08:10    341s] Reading RCDB with compressed RC data.
[05/15 07:08:10    341s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1954.1M)
[05/15 07:08:11    342s] Total number of fetched objects 4068
[05/15 07:08:11    342s] AAE_INFO-618: Total number of nets in the design is 4090,  100.0 percent of the nets selected for SI analysis
[05/15 07:08:11    342s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:08:11    342s] End delay calculation. (MEM=1962.54 CPU=0:00:01.5 REAL=0:00:01.0)
[05/15 07:08:11    342s] End delay calculation (fullDC). (MEM=1962.54 CPU=0:00:01.6 REAL=0:00:01.0)
[05/15 07:08:11    342s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1962.5M) ***
[05/15 07:08:12    342s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1962.5M)
[05/15 07:08:12    342s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 07:08:12    342s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1962.5M)
[05/15 07:08:12    342s] Starting SI iteration 2
[05/15 07:08:12    343s] Calculate late delays in OCV mode...
[05/15 07:08:12    343s] Calculate early delays in OCV mode...
[05/15 07:08:12    343s] Start delay calculation (fullDC) (1 T). (MEM=1928.75)
[05/15 07:08:12    343s] End AAE Lib Interpolated Model. (MEM=1928.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:08:13    344s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 78. 
[05/15 07:08:13    344s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4068. 
[05/15 07:08:13    344s] Total number of fetched objects 4068
[05/15 07:08:13    344s] AAE_INFO-618: Total number of nets in the design is 4090,  66.1 percent of the nets selected for SI analysis
[05/15 07:08:13    344s] End delay calculation. (MEM=1973.45 CPU=0:00:01.5 REAL=0:00:01.0)
[05/15 07:08:13    344s] End delay calculation (fullDC). (MEM=1973.45 CPU=0:00:01.5 REAL=0:00:01.0)
[05/15 07:08:13    344s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1973.4M) ***
[05/15 07:08:13    344s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:05:45 mem=1973.4M)
[05/15 07:08:14    345s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.021  | -0.021  |  1.163  |
|           TNS (ns):| -0.581  | -0.581  |  0.000  |
|    Violating Paths:|   205   |   205   |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:08:14    345s] Density: 18.638%
------------------------------------------------------------------
*** Enable all active views. ***
[05/15 07:08:14    345s] Reported timing to dir ./timingReports
[05/15 07:08:14    345s] Total CPU time: 4.4 sec
[05/15 07:08:14    345s] Total Real time: 5.0 sec
[05/15 07:08:14    345s] Total Memory Usage: 1897.433594 Mbytes
[05/15 07:08:14    345s] Reset AAE Options
[05/15 07:08:14    345s] *** timeDesign #12 [finish] : cpu/real = 0:00:04.4/0:00:04.8 (0.9), totSession cpu/real = 0:05:45.1/0:09:11.6 (0.6), mem = 1897.4M
[05/15 07:08:14    345s] 
[05/15 07:08:14    345s] =============================================================================================
[05/15 07:08:14    345s]  Final TAT Report for timeDesign #12                                            21.12-s106_1
[05/15 07:08:14    345s] =============================================================================================
[05/15 07:08:14    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:08:14    345s] ---------------------------------------------------------------------------------------------
[05/15 07:08:14    345s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:08:14    345s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:04.3 /  0:00:04.0    0.9
[05/15 07:08:14    345s] [ ExtractRC              ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.6
[05/15 07:08:14    345s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:03.8 /  0:00:03.6    1.0
[05/15 07:08:14    345s] [ FullDelayCalc          ]      1   0:00:03.6  (  76.5 % )     0:00:03.6 /  0:00:03.5    1.0
[05/15 07:08:14    345s] [ TimingReport           ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 07:08:14    345s] [ GenerateReports        ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 07:08:14    345s] [ MISC                   ]          0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:00.3    0.7
[05/15 07:08:14    345s] ---------------------------------------------------------------------------------------------
[05/15 07:08:14    345s]  timeDesign #12 TOTAL               0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.4    0.9
[05/15 07:08:14    345s] ---------------------------------------------------------------------------------------------
[05/15 07:08:14    345s] 
[05/15 07:08:14    345s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[05/15 07:09:30    352s] <CMD> streamOut outputs/mcs4_pad_frame_final.gds -mapFile /media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map -libName DesignLib -merge {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
} -outputMacros -units 1000 -mode ALL
[05/15 07:09:30    352s] **ERROR: (IMPOGDS-2):	Cannot open '/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map'

[05/15 07:10:14    355s] <CMD> optDesign -postRoute -hold
[05/15 07:10:14    355s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1530.8M, totSessionCpu=0:05:56 **
[05/15 07:10:14    355s] Info: 1 threads available for lower-level modules during optimization.
[05/15 07:10:14    355s] GigaOpt running with 1 threads.
[05/15 07:10:14    355s] **INFO: User settings:
[05/15 07:10:14    355s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[05/15 07:10:14    355s] setNanoRouteMode -extractDesignSignature                        68638861
[05/15 07:10:14    355s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[05/15 07:10:14    355s] setNanoRouteMode -extractThirdPartyCompatible                   false
[05/15 07:10:14    355s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[05/15 07:10:14    355s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[05/15 07:10:14    355s] setNanoRouteMode -routeSiEffort                                 high
[05/15 07:10:14    355s] setNanoRouteMode -routeWithSiDriven                             true
[05/15 07:10:14    355s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[05/15 07:10:14    355s] setNanoRouteMode -routeWithTimingDriven                         true
[05/15 07:10:14    355s] setNanoRouteMode -timingEngine                                  {}
[05/15 07:10:14    355s] setDesignMode -process                                          45
[05/15 07:10:14    355s] setExtractRCMode -coupled                                       true
[05/15 07:10:14    355s] setExtractRCMode -coupling_c_th                                 0.1
[05/15 07:10:14    355s] setExtractRCMode -engine                                        postRoute
[05/15 07:10:14    355s] setExtractRCMode -relative_c_th                                 1
[05/15 07:10:14    355s] setExtractRCMode -total_c_th                                    0
[05/15 07:10:14    355s] setUsefulSkewMode -ecoRoute                                     false
[05/15 07:10:14    355s] setDelayCalMode -enable_high_fanout                             true
[05/15 07:10:14    355s] setDelayCalMode -engine                                         aae
[05/15 07:10:14    355s] setDelayCalMode -ignoreNetLoad                                  false
[05/15 07:10:14    355s] setDelayCalMode -SIAware                                        true
[05/15 07:10:14    355s] setDelayCalMode -socv_accuracy_mode                             low
[05/15 07:10:14    355s] setOptMode -activeHoldViews                                     { AnalysisView_WC AnalysisView_BC }
[05/15 07:10:14    355s] setOptMode -activeSetupViews                                    { AnalysisView_WC AnalysisView_BC }
[05/15 07:10:14    355s] setOptMode -addInstancePrefix                                   postCTShold
[05/15 07:10:14    355s] setOptMode -autoHoldViews                                       { AnalysisView_BC}
[05/15 07:10:14    355s] setOptMode -autoSetupViews                                      { AnalysisView_WC}
[05/15 07:10:14    355s] setOptMode -autoTDGRSetupViews                                  { AnalysisView_WC}
[05/15 07:10:14    355s] setOptMode -autoViewHoldTargetSlack                             0
[05/15 07:10:14    355s] setOptMode -drcMargin                                           0
[05/15 07:10:14    355s] setOptMode -fixDrc                                              true
[05/15 07:10:14    355s] setOptMode -fixFanoutLoad                                       true
[05/15 07:10:14    355s] setOptMode -preserveAllSequential                               false
[05/15 07:10:14    355s] setOptMode -setupTargetSlack                                    0
[05/15 07:10:14    355s] setSIMode -separate_delta_delay_on_data                         true
[05/15 07:10:14    355s] setPlaceMode -honorSoftBlockage                                 true
[05/15 07:10:14    355s] setPlaceMode -place_design_floorplan_mode                       false
[05/15 07:10:14    355s] setPlaceMode -place_detail_check_route                          true
[05/15 07:10:14    355s] setPlaceMode -place_detail_preserve_routing                     true
[05/15 07:10:14    355s] setPlaceMode -place_detail_remove_affected_routing              true
[05/15 07:10:14    355s] setPlaceMode -place_detail_swap_eeq_cells                       false
[05/15 07:10:14    355s] setPlaceMode -place_global_clock_gate_aware                     true
[05/15 07:10:14    355s] setPlaceMode -place_global_cong_effort                          high
[05/15 07:10:14    355s] setPlaceMode -place_global_ignore_scan                          true
[05/15 07:10:14    355s] setPlaceMode -place_global_ignore_spare                         false
[05/15 07:10:14    355s] setPlaceMode -place_global_module_aware_spare                   false
[05/15 07:10:14    355s] setPlaceMode -place_global_place_io_pins                        true
[05/15 07:10:14    355s] setPlaceMode -place_global_reorder_scan                         true
[05/15 07:10:14    355s] setPlaceMode -powerDriven                                       false
[05/15 07:10:14    355s] setPlaceMode -timingDriven                                      true
[05/15 07:10:14    355s] setAnalysisMode -analysisType                                   onChipVariation
[05/15 07:10:14    355s] setAnalysisMode -checkType                                      setup
[05/15 07:10:14    355s] setAnalysisMode -clkSrcPath                                     true
[05/15 07:10:14    355s] setAnalysisMode -clockPropagation                               sdcControl
[05/15 07:10:14    355s] setAnalysisMode -skew                                           true
[05/15 07:10:14    355s] setAnalysisMode -virtualIPO                                     false
[05/15 07:10:14    355s] 
[05/15 07:10:14    355s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/15 07:10:14    355s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/15 07:10:14    356s] 
[05/15 07:10:14    356s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:10:14    356s] Summary for sequential cells identification: 
[05/15 07:10:14    356s]   Identified SBFF number: 104
[05/15 07:10:14    356s]   Identified MBFF number: 16
[05/15 07:10:14    356s]   Identified SB Latch number: 0
[05/15 07:10:14    356s]   Identified MB Latch number: 0
[05/15 07:10:14    356s]   Not identified SBFF number: 16
[05/15 07:10:14    356s]   Not identified MBFF number: 0
[05/15 07:10:14    356s]   Not identified SB Latch number: 0
[05/15 07:10:14    356s]   Not identified MB Latch number: 0
[05/15 07:10:14    356s]   Number of sequential cells which are not FFs: 32
[05/15 07:10:14    356s]  Visiting view : AnalysisView_WC
[05/15 07:10:14    356s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:14    356s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:14    356s]  Visiting view : AnalysisView_BC
[05/15 07:10:14    356s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:10:14    356s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:10:14    356s]  Visiting view : AnalysisView_WC
[05/15 07:10:14    356s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:14    356s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:14    356s]  Visiting view : AnalysisView_BC
[05/15 07:10:14    356s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:10:14    356s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:10:14    356s] TLC MultiMap info (StdDelay):
[05/15 07:10:14    356s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:10:14    356s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:10:14    356s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:10:14    356s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:10:14    356s]  Setting StdDelay to: 38ps
[05/15 07:10:14    356s] 
[05/15 07:10:14    356s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:10:14    356s] Need call spDPlaceInit before registerPrioInstLoc.
[05/15 07:10:14    356s] *** optDesign #4 [begin] : totSession cpu/real = 0:05:56.1/0:11:11.7 (0.5), mem = 1913.5M
[05/15 07:10:14    356s] *** InitOpt #5 [begin] : totSession cpu/real = 0:05:56.1/0:11:11.7 (0.5), mem = 1913.5M
[05/15 07:10:14    356s] OPERPROF: Starting DPlace-Init at level 1, MEM:1913.5M, EPOCH TIME: 1747307414.413107
[05/15 07:10:14    356s] z: 2, totalTracks: 1
[05/15 07:10:14    356s] z: 4, totalTracks: 1
[05/15 07:10:14    356s] z: 6, totalTracks: 1
[05/15 07:10:14    356s] z: 8, totalTracks: 1
[05/15 07:10:14    356s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:10:14    356s] All LLGs are deleted
[05/15 07:10:14    356s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1913.5M, EPOCH TIME: 1747307414.420841
[05/15 07:10:14    356s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1913.5M, EPOCH TIME: 1747307414.421457
[05/15 07:10:14    356s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1913.5M, EPOCH TIME: 1747307414.422955
[05/15 07:10:14    356s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1913.5M, EPOCH TIME: 1747307414.428349
[05/15 07:10:14    356s] Core basic site is CoreSite
[05/15 07:10:14    356s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1913.5M, EPOCH TIME: 1747307414.463288
[05/15 07:10:14    356s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.019, MEM:1913.5M, EPOCH TIME: 1747307414.482755
[05/15 07:10:14    356s] SiteArray: non-trimmed site array dimensions = 189 x 1909
[05/15 07:10:14    356s] SiteArray: use 1,548,288 bytes
[05/15 07:10:14    356s] SiteArray: current memory after site array memory allocation 1913.5M
[05/15 07:10:14    356s] SiteArray: FP blocked sites are writable
[05/15 07:10:14    356s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 07:10:14    356s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1913.5M, EPOCH TIME: 1747307414.507936
[05/15 07:10:14    356s] Process 61083 wires and vias for routing blockage and capacity analysis
[05/15 07:10:14    356s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.040, REAL:0.027, MEM:1913.5M, EPOCH TIME: 1747307414.534483
[05/15 07:10:14    356s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.112, MEM:1913.5M, EPOCH TIME: 1747307414.540487
[05/15 07:10:14    356s] 
[05/15 07:10:14    356s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:10:14    356s] OPERPROF:     Starting CMU at level 3, MEM:1913.5M, EPOCH TIME: 1747307414.545973
[05/15 07:10:14    356s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1913.5M, EPOCH TIME: 1747307414.547740
[05/15 07:10:14    356s] 
[05/15 07:10:14    356s] Bad Lib Cell Checking (CMU) is done! (0)
[05/15 07:10:14    356s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.128, MEM:1913.5M, EPOCH TIME: 1747307414.550836
[05/15 07:10:14    356s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1913.5M, EPOCH TIME: 1747307414.553197
[05/15 07:10:14    356s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1913.5M, EPOCH TIME: 1747307414.553340
[05/15 07:10:14    356s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1913.5MB).
[05/15 07:10:14    356s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.145, MEM:1913.5M, EPOCH TIME: 1747307414.558210
[05/15 07:10:14    356s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1913.5M, EPOCH TIME: 1747307414.558492
[05/15 07:10:14    356s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:1909.5M, EPOCH TIME: 1747307414.578834
[05/15 07:10:14    356s] 
[05/15 07:10:14    356s] Creating Lib Analyzer ...
[05/15 07:10:14    356s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:10:14    356s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:10:14    356s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:10:14    356s] 
[05/15 07:10:14    356s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:10:15    357s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:57 mem=1933.5M
[05/15 07:10:15    357s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:57 mem=1933.5M
[05/15 07:10:15    357s] Creating Lib Analyzer, finished. 
[05/15 07:10:15    357s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1566.3M, totSessionCpu=0:05:57 **
[05/15 07:10:15    357s] Existing Dirty Nets : 0
[05/15 07:10:15    357s] New Signature Flow (optDesignCheckOptions) ....
[05/15 07:10:15    357s] #Taking db snapshot
[05/15 07:10:15    357s] #Taking db snapshot ... done
[05/15 07:10:15    357s] OPERPROF: Starting checkPlace at level 1, MEM:1933.5M, EPOCH TIME: 1747307415.673563
[05/15 07:10:15    357s] z: 2, totalTracks: 1
[05/15 07:10:15    357s] z: 4, totalTracks: 1
[05/15 07:10:15    357s] z: 6, totalTracks: 1
[05/15 07:10:15    357s] z: 8, totalTracks: 1
[05/15 07:10:15    357s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:10:15    357s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1933.5M, EPOCH TIME: 1747307415.686596
[05/15 07:10:15    357s] 
[05/15 07:10:15    357s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:10:15    357s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.041, MEM:1933.5M, EPOCH TIME: 1747307415.727569
[05/15 07:10:15    357s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1933.5M, EPOCH TIME: 1747307415.743999
[05/15 07:10:15    357s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:10:15    357s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.006, MEM:1933.5M, EPOCH TIME: 1747307415.749889
[05/15 07:10:15    357s] Begin checking placement ... (start mem=1933.5M, init mem=1933.5M)
[05/15 07:10:15    357s] Begin checking exclusive groups violation ...
[05/15 07:10:15    357s] There are 0 groups to check, max #box is 0, total #box is 0
[05/15 07:10:15    357s] Finished checking exclusive groups violations. Found 0 Vio.
[05/15 07:10:15    357s] 
[05/15 07:10:15    357s] Running CheckPlace using 1 thread in normal mode...
[05/15 07:10:15    357s] 
[05/15 07:10:15    357s] ...checkPlace normal is done!
[05/15 07:10:15    357s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1933.5M, EPOCH TIME: 1747307415.834769
[05/15 07:10:15    357s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.004, MEM:1933.5M, EPOCH TIME: 1747307415.838511
[05/15 07:10:15    357s] *info: Placed = 4035           (Fixed = 20)
[05/15 07:10:15    357s] *info: Unplaced = 0           
[05/15 07:10:15    357s] Placement Density:18.64%(22998/123394)
[05/15 07:10:15    357s] Placement Density (including fixed std cells):18.64%(22998/123394)
[05/15 07:10:15    357s] All LLGs are deleted
[05/15 07:10:15    357s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1933.5M, EPOCH TIME: 1747307415.843878
[05/15 07:10:15    357s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1933.5M, EPOCH TIME: 1747307415.845685
[05/15 07:10:15    357s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1933.5M)
[05/15 07:10:15    357s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.174, MEM:1933.5M, EPOCH TIME: 1747307415.847789
[05/15 07:10:15    357s]  Initial DC engine is -> aae
[05/15 07:10:15    357s]  
[05/15 07:10:15    357s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/15 07:10:15    357s]  
[05/15 07:10:15    357s]  
[05/15 07:10:15    357s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/15 07:10:15    357s]  
[05/15 07:10:15    357s] Reset EOS DB
[05/15 07:10:15    357s] Ignoring AAE DB Resetting ...
[05/15 07:10:15    357s]  Set Options for AAE Based Opt flow 
[05/15 07:10:15    357s] *** optDesign -postRoute ***
[05/15 07:10:15    357s] DRC Margin: user margin 0.0; extra margin 0
[05/15 07:10:15    357s] Setup Target Slack: user slack 0
[05/15 07:10:15    357s] Hold Target Slack: user slack 0
[05/15 07:10:15    357s] All LLGs are deleted
[05/15 07:10:15    357s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1933.5M, EPOCH TIME: 1747307415.870975
[05/15 07:10:15    357s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1933.5M, EPOCH TIME: 1747307415.871718
[05/15 07:10:15    357s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1933.5M, EPOCH TIME: 1747307415.873377
[05/15 07:10:15    357s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1933.5M, EPOCH TIME: 1747307415.875149
[05/15 07:10:15    357s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1933.5M, EPOCH TIME: 1747307415.922268
[05/15 07:10:15    357s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1933.5M, EPOCH TIME: 1747307415.923565
[05/15 07:10:15    357s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1933.5M, EPOCH TIME: 1747307415.935311
[05/15 07:10:15    357s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1933.5M, EPOCH TIME: 1747307415.939545
[05/15 07:10:15    357s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1933.5M, EPOCH TIME: 1747307415.944961
[05/15 07:10:15    357s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.076, MEM:1933.5M, EPOCH TIME: 1747307415.949345
[05/15 07:10:15    357s] 
[05/15 07:10:15    357s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:10:15    357s] Deleting Lib Analyzer.
[05/15 07:10:15    357s] 
[05/15 07:10:15    357s] TimeStamp Deleting Cell Server End ...
[05/15 07:10:15    357s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:10:15    357s] 
[05/15 07:10:15    357s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:10:15    357s] Summary for sequential cells identification: 
[05/15 07:10:15    357s]   Identified SBFF number: 104
[05/15 07:10:15    357s]   Identified MBFF number: 16
[05/15 07:10:15    357s]   Identified SB Latch number: 0
[05/15 07:10:15    357s]   Identified MB Latch number: 0
[05/15 07:10:15    357s]   Not identified SBFF number: 16
[05/15 07:10:15    357s]   Not identified MBFF number: 0
[05/15 07:10:15    357s]   Not identified SB Latch number: 0
[05/15 07:10:15    357s]   Not identified MB Latch number: 0
[05/15 07:10:15    357s]   Number of sequential cells which are not FFs: 32
[05/15 07:10:15    357s]  Visiting view : AnalysisView_WC
[05/15 07:10:15    357s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:16    357s]  Visiting view : AnalysisView_BC
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:10:16    357s]  Visiting view : AnalysisView_WC
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:16    357s]  Visiting view : AnalysisView_BC
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:10:16    357s] TLC MultiMap info (StdDelay):
[05/15 07:10:16    357s]   : DelayCorner_BC + Lib_Set_BC + 1 + no RcCorner := 4.5ps
[05/15 07:10:16    357s]   : DelayCorner_BC + Lib_Set_BC + 1 + RC_Extraction_BC := 9.9ps
[05/15 07:10:16    357s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:10:16    357s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:10:16    357s]  Setting StdDelay to: 38ps
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] TimeStamp Deleting Cell Server End ...
[05/15 07:10:16    357s] *** InitOpt #5 [finish] : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:05:57.6/0:11:13.3 (0.5), mem = 1933.5M
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] =============================================================================================
[05/15 07:10:16    357s]  Step TAT Report for InitOpt #5                                                 21.12-s106_1
[05/15 07:10:16    357s] =============================================================================================
[05/15 07:10:16    357s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:10:16    357s] ---------------------------------------------------------------------------------------------
[05/15 07:10:16    357s] [ CellServerInit         ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[05/15 07:10:16    357s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  63.4 % )     0:00:01.0 /  0:00:01.0    1.0
[05/15 07:10:16    357s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:16    357s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:16    357s] [ CheckPlace             ]      1   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 07:10:16    357s] [ MISC                   ]          0:00:00.4  (  23.9 % )     0:00:00.4 /  0:00:00.3    0.8
[05/15 07:10:16    357s] ---------------------------------------------------------------------------------------------
[05/15 07:10:16    357s]  InitOpt #5 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    0.9
[05/15 07:10:16    357s] ---------------------------------------------------------------------------------------------
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] ** INFO : this run is activating 'postRoute' automaton
[05/15 07:10:16    357s] **INFO: flowCheckPoint #1 InitialSummary
[05/15 07:10:16    357s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d': 4037 access done (mem: 1933.508M)
[05/15 07:10:16    357s] tQuantus: Use design signature to decide re-extraction is ON
[05/15 07:10:16    357s] #Start Inst Signature in MT(0)
[05/15 07:10:16    357s] #Start Net Signature in MT(20451669)
[05/15 07:10:16    357s] #Calculate SNet Signature in MT (51173001)
[05/15 07:10:16    357s] #Run time and memory report for RC extraction:
[05/15 07:10:16    357s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 07:10:16    357s] #Run Statistics for snet signature:
[05/15 07:10:16    357s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:16    357s] #   Increased memory =     0.00 (MB), total memory =  1556.58 (MB), peak memory =  1739.52 (MB)
[05/15 07:10:16    357s] #Run Statistics for Net Final Signature:
[05/15 07:10:16    357s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:16    357s] #   Increased memory =     0.00 (MB), total memory =  1556.58 (MB), peak memory =  1739.52 (MB)
[05/15 07:10:16    357s] #Run Statistics for Net launch:
[05/15 07:10:16    357s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:16    357s] #   Increased memory =     0.00 (MB), total memory =  1556.58 (MB), peak memory =  1739.52 (MB)
[05/15 07:10:16    357s] #Run Statistics for Net init_dbsNet_slist:
[05/15 07:10:16    357s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:16    357s] #   Increased memory =     0.00 (MB), total memory =  1556.58 (MB), peak memory =  1739.52 (MB)
[05/15 07:10:16    357s] #Run Statistics for net signature:
[05/15 07:10:16    357s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:16    357s] #   Increased memory =     0.00 (MB), total memory =  1556.58 (MB), peak memory =  1739.52 (MB)
[05/15 07:10:16    357s] #Run Statistics for inst signature:
[05/15 07:10:16    357s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:16    357s] #   Increased memory =    -8.97 (MB), total memory =  1556.58 (MB), peak memory =  1739.52 (MB)
[05/15 07:10:16    357s] tQuantus: Original signature = 68638861, new signature = 68638861
[05/15 07:10:16    357s] tQuantus: Design is clean by design signature
[05/15 07:10:16    357s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1923.508M)
[05/15 07:10:16    357s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 1923.508M)
[05/15 07:10:16    357s] The design is extracted. Skipping TQuantus.
[05/15 07:10:16    357s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1923.5M, EPOCH TIME: 1747307416.120660
[05/15 07:10:16    357s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.060, MEM:1923.5M, EPOCH TIME: 1747307416.181140
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] Optimization is working on the following views:
[05/15 07:10:16    357s]   Setup views: AnalysisView_WC 
[05/15 07:10:16    357s]   Hold  views:  AnalysisView_BC
[05/15 07:10:16    357s] **INFO: flowCheckPoint #2 OptimizationHold
[05/15 07:10:16    357s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1952.1M, EPOCH TIME: 1747307416.240645
[05/15 07:10:16    357s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.052, MEM:1952.1M, EPOCH TIME: 1747307416.293091
[05/15 07:10:16    357s] GigaOpt Hold Optimizer is used
[05/15 07:10:16    357s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 1952.125M)
[05/15 07:10:16    357s] Reading RCDB with compressed RC data.
[05/15 07:10:16    357s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1962.1M)
[05/15 07:10:16    357s] End AAE Lib Interpolated Model. (MEM=1962.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] Creating Lib Analyzer ...
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:10:16    357s] Summary for sequential cells identification: 
[05/15 07:10:16    357s]   Identified SBFF number: 104
[05/15 07:10:16    357s]   Identified MBFF number: 16
[05/15 07:10:16    357s]   Identified SB Latch number: 0
[05/15 07:10:16    357s]   Identified MB Latch number: 0
[05/15 07:10:16    357s]   Not identified SBFF number: 16
[05/15 07:10:16    357s]   Not identified MBFF number: 0
[05/15 07:10:16    357s]   Not identified SB Latch number: 0
[05/15 07:10:16    357s]   Not identified MB Latch number: 0
[05/15 07:10:16    357s]   Number of sequential cells which are not FFs: 32
[05/15 07:10:16    357s]  Visiting view : AnalysisView_WC
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:16    357s]  Visiting view : AnalysisView_WC
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:16    357s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:16    357s] TLC MultiMap info (StdDelay):
[05/15 07:10:16    357s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:10:16    357s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:10:16    357s]  Setting StdDelay to: 38ps
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:10:16    357s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:10:16    357s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:10:16    357s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:10:16    357s] 
[05/15 07:10:16    357s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:10:17    358s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:59 mem=1980.2M
[05/15 07:10:17    358s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:59 mem=1980.2M
[05/15 07:10:17    358s] Creating Lib Analyzer, finished. 
[05/15 07:10:17    358s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:59 mem=1980.2M ***
[05/15 07:10:17    358s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:05:58.7/0:11:14.5 (0.5), mem = 1980.2M
[05/15 07:10:17    358s] Effort level <high> specified for reg2reg path_group
[05/15 07:10:17    358s] 
[05/15 07:10:17    358s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:10:17    358s] Deleting Lib Analyzer.
[05/15 07:10:17    358s] 
[05/15 07:10:17    358s] TimeStamp Deleting Cell Server End ...
[05/15 07:10:17    359s] Starting delay calculation for Hold views
[05/15 07:10:17    359s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 07:10:17    359s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 07:10:17    359s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 07:10:17    359s] #################################################################################
[05/15 07:10:17    359s] # Design Stage: PostRoute
[05/15 07:10:17    359s] # Design Name: mcs4_pad_frame
[05/15 07:10:17    359s] # Design Mode: 45nm
[05/15 07:10:17    359s] # Analysis Mode: MMMC OCV 
[05/15 07:10:17    359s] # Parasitics Mode: SPEF/RCDB 
[05/15 07:10:17    359s] # Signoff Settings: SI On 
[05/15 07:10:17    359s] #################################################################################
[05/15 07:10:17    359s] AAE_INFO: 1 threads acquired from CTE.
[05/15 07:10:17    359s] Setting infinite Tws ...
[05/15 07:10:17    359s] First Iteration Infinite Tw... 
[05/15 07:10:17    359s] Calculate late delays in OCV mode...
[05/15 07:10:17    359s] Calculate early delays in OCV mode...
[05/15 07:10:17    359s] Topological Sorting (REAL = 0:00:00.0, MEM = 1978.2M, InitMEM = 1978.2M)
[05/15 07:10:17    359s] Start delay calculation (fullDC) (1 T). (MEM=1978.16)
[05/15 07:10:17    359s] End AAE Lib Interpolated Model. (MEM=1989.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:10:19    360s] Total number of fetched objects 4068
[05/15 07:10:19    360s] AAE_INFO-618: Total number of nets in the design is 4090,  100.0 percent of the nets selected for SI analysis
[05/15 07:10:19    360s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:10:19    360s] End delay calculation. (MEM=2005.64 CPU=0:00:01.5 REAL=0:00:01.0)
[05/15 07:10:19    360s] End delay calculation (fullDC). (MEM=2005.64 CPU=0:00:01.6 REAL=0:00:02.0)
[05/15 07:10:19    360s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2005.6M) ***
[05/15 07:10:19    361s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2005.6M)
[05/15 07:10:19    361s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 07:10:19    361s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2005.6M)
[05/15 07:10:19    361s] 
[05/15 07:10:19    361s] Executing IPO callback for view pruning ..
[05/15 07:10:19    361s] Starting SI iteration 2
[05/15 07:10:19    361s] Calculate late delays in OCV mode...
[05/15 07:10:19    361s] Calculate early delays in OCV mode...
[05/15 07:10:19    361s] Start delay calculation (fullDC) (1 T). (MEM=1961.85)
[05/15 07:10:19    361s] End AAE Lib Interpolated Model. (MEM=1961.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:10:21    362s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 78. 
[05/15 07:10:21    362s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4068. 
[05/15 07:10:21    362s] Total number of fetched objects 4068
[05/15 07:10:21    362s] AAE_INFO-618: Total number of nets in the design is 4090,  66.1 percent of the nets selected for SI analysis
[05/15 07:10:21    362s] End delay calculation. (MEM=2006.54 CPU=0:00:01.5 REAL=0:00:02.0)
[05/15 07:10:21    362s] End delay calculation (fullDC). (MEM=2006.54 CPU=0:00:01.5 REAL=0:00:02.0)
[05/15 07:10:21    362s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 2006.5M) ***
[05/15 07:10:21    362s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:06:03 mem=2006.5M)
[05/15 07:10:21    362s] Done building cte hold timing graph (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:06:03 mem=2006.5M ***
[05/15 07:10:22    363s] Done building hold timer [10874 node(s), 12575 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:06:03 mem=2021.8M ***
[05/15 07:10:22    363s] Starting delay calculation for Setup views
[05/15 07:10:22    363s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 07:10:22    363s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 07:10:22    363s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 07:10:22    363s] #################################################################################
[05/15 07:10:22    363s] # Design Stage: PostRoute
[05/15 07:10:22    363s] # Design Name: mcs4_pad_frame
[05/15 07:10:22    363s] # Design Mode: 45nm
[05/15 07:10:22    363s] # Analysis Mode: MMMC OCV 
[05/15 07:10:22    363s] # Parasitics Mode: SPEF/RCDB 
[05/15 07:10:22    363s] # Signoff Settings: SI On 
[05/15 07:10:22    363s] #################################################################################
[05/15 07:10:22    363s] AAE_INFO: 1 threads acquired from CTE.
[05/15 07:10:22    363s] Setting infinite Tws ...
[05/15 07:10:22    363s] First Iteration Infinite Tw... 
[05/15 07:10:22    363s] Calculate early delays in OCV mode...
[05/15 07:10:22    363s] Calculate late delays in OCV mode...
[05/15 07:10:22    363s] Topological Sorting (REAL = 0:00:00.0, MEM = 2001.8M, InitMEM = 2001.8M)
[05/15 07:10:22    363s] Start delay calculation (fullDC) (1 T). (MEM=2001.79)
[05/15 07:10:22    363s] End AAE Lib Interpolated Model. (MEM=2013.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:10:24    365s] Total number of fetched objects 4068
[05/15 07:10:24    365s] AAE_INFO-618: Total number of nets in the design is 4090,  100.0 percent of the nets selected for SI analysis
[05/15 07:10:24    365s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:10:24    365s] End delay calculation. (MEM=2017.4 CPU=0:00:01.7 REAL=0:00:02.0)
[05/15 07:10:24    365s] End delay calculation (fullDC). (MEM=2017.4 CPU=0:00:01.8 REAL=0:00:02.0)
[05/15 07:10:24    365s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2017.4M) ***
[05/15 07:10:24    365s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2017.4M)
[05/15 07:10:24    365s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 07:10:24    365s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2017.4M)
[05/15 07:10:24    365s] 
[05/15 07:10:24    365s] Executing IPO callback for view pruning ..
[05/15 07:10:24    365s] Starting SI iteration 2
[05/15 07:10:24    366s] Calculate early delays in OCV mode...
[05/15 07:10:24    366s] Calculate late delays in OCV mode...
[05/15 07:10:24    366s] Start delay calculation (fullDC) (1 T). (MEM=1969.61)
[05/15 07:10:24    366s] End AAE Lib Interpolated Model. (MEM=1969.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:10:24    366s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 16. 
[05/15 07:10:24    366s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4068. 
[05/15 07:10:24    366s] Total number of fetched objects 4068
[05/15 07:10:24    366s] AAE_INFO-618: Total number of nets in the design is 4090,  0.5 percent of the nets selected for SI analysis
[05/15 07:10:24    366s] End delay calculation. (MEM=2013.29 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 07:10:24    366s] End delay calculation (fullDC). (MEM=2013.29 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 07:10:24    366s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2013.3M) ***
[05/15 07:10:25    366s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:06:06 mem=2013.3M)
[05/15 07:10:25    366s] Done building cte setup timing graph (fixHold) cpu=0:00:07.6 real=0:00:08.0 totSessionCpu=0:06:06 mem=2013.3M ***
[05/15 07:10:25    366s] *info: category slack lower bound [L 0.0] default
[05/15 07:10:25    366s] *info: category slack lower bound [H 0.0] reg2reg 
[05/15 07:10:25    366s] --------------------------------------------------- 
[05/15 07:10:25    366s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/15 07:10:25    366s] --------------------------------------------------- 
[05/15 07:10:25    366s]          WNS    reg2regWNS
[05/15 07:10:25    366s]    40.116 ns     41.443 ns
[05/15 07:10:25    366s] --------------------------------------------------- 
[05/15 07:10:25    366s]   Timing/DRV Snapshot: (REF)
[05/15 07:10:25    366s]      Weighted WNS: 0.000
[05/15 07:10:25    366s]       All  PG WNS: 0.000
[05/15 07:10:25    366s]       High PG WNS: 0.000
[05/15 07:10:25    366s]       All  PG TNS: 0.000
[05/15 07:10:25    366s]       High PG TNS: 0.000
[05/15 07:10:25    366s]       Low  PG TNS: 0.000
[05/15 07:10:25    366s]          Tran DRV: 6 (9)
[05/15 07:10:25    366s]           Cap DRV: 0 (2)
[05/15 07:10:25    366s]        Fanout DRV: 0 (7)
[05/15 07:10:25    366s]            Glitch: 0 (0)
[05/15 07:10:25    366s]    Category Slack: { [L, 40.116] [H, 41.443] }
[05/15 07:10:25    366s] 
[05/15 07:10:25    366s] 
[05/15 07:10:25    366s] Creating Lib Analyzer ...
[05/15 07:10:25    366s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:10:25    366s] 
[05/15 07:10:25    366s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:10:25    366s] Summary for sequential cells identification: 
[05/15 07:10:25    366s]   Identified SBFF number: 104
[05/15 07:10:25    366s]   Identified MBFF number: 16
[05/15 07:10:25    366s]   Identified SB Latch number: 0
[05/15 07:10:25    366s]   Identified MB Latch number: 0
[05/15 07:10:25    366s]   Not identified SBFF number: 16
[05/15 07:10:25    366s]   Not identified MBFF number: 0
[05/15 07:10:25    366s]   Not identified SB Latch number: 0
[05/15 07:10:25    366s]   Not identified MB Latch number: 0
[05/15 07:10:25    366s]   Number of sequential cells which are not FFs: 32
[05/15 07:10:25    366s]  Visiting view : AnalysisView_WC
[05/15 07:10:25    366s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:25    366s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:25    366s]  Visiting view : AnalysisView_WC
[05/15 07:10:25    366s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:25    366s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:25    366s] TLC MultiMap info (StdDelay):
[05/15 07:10:25    366s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:10:25    366s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:10:25    366s]  Setting StdDelay to: 38ps
[05/15 07:10:25    366s] 
[05/15 07:10:25    366s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:10:25    366s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:10:25    366s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:10:25    366s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:10:25    366s] 
[05/15 07:10:25    366s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:10:26    367s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:08 mem=2044.6M
[05/15 07:10:26    367s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:08 mem=2044.6M
[05/15 07:10:26    367s] Creating Lib Analyzer, finished. 
[05/15 07:10:26    367s] OPTC: m1 20.0 20.0
[05/15 07:10:26    367s] Setting latch borrow mode to budget during optimization.
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:10:26    367s] Deleting Lib Analyzer.
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] TimeStamp Deleting Cell Server End ...
[05/15 07:10:26    367s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:10:26    367s] Summary for sequential cells identification: 
[05/15 07:10:26    367s]   Identified SBFF number: 104
[05/15 07:10:26    367s]   Identified MBFF number: 16
[05/15 07:10:26    367s]   Identified SB Latch number: 0
[05/15 07:10:26    367s]   Identified MB Latch number: 0
[05/15 07:10:26    367s]   Not identified SBFF number: 16
[05/15 07:10:26    367s]   Not identified MBFF number: 0
[05/15 07:10:26    367s]   Not identified SB Latch number: 0
[05/15 07:10:26    367s]   Not identified MB Latch number: 0
[05/15 07:10:26    367s]   Number of sequential cells which are not FFs: 32
[05/15 07:10:26    367s]  Visiting view : AnalysisView_WC
[05/15 07:10:26    367s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:26    367s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:26    367s]  Visiting view : AnalysisView_WC
[05/15 07:10:26    367s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:26    367s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:26    367s] TLC MultiMap info (StdDelay):
[05/15 07:10:26    367s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:10:26    367s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:10:26    367s]  Setting StdDelay to: 38ps
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] TimeStamp Deleting Cell Server End ...
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] Creating Lib Analyzer ...
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:10:26    367s] Summary for sequential cells identification: 
[05/15 07:10:26    367s]   Identified SBFF number: 104
[05/15 07:10:26    367s]   Identified MBFF number: 16
[05/15 07:10:26    367s]   Identified SB Latch number: 0
[05/15 07:10:26    367s]   Identified MB Latch number: 0
[05/15 07:10:26    367s]   Not identified SBFF number: 16
[05/15 07:10:26    367s]   Not identified MBFF number: 0
[05/15 07:10:26    367s]   Not identified SB Latch number: 0
[05/15 07:10:26    367s]   Not identified MB Latch number: 0
[05/15 07:10:26    367s]   Number of sequential cells which are not FFs: 32
[05/15 07:10:26    367s]  Visiting view : AnalysisView_WC
[05/15 07:10:26    367s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:26    367s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:26    367s]  Visiting view : AnalysisView_WC
[05/15 07:10:26    367s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:10:26    367s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:10:26    367s] TLC MultiMap info (StdDelay):
[05/15 07:10:26    367s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:10:26    367s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:10:26    367s]  Setting StdDelay to: 38ps
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:10:26    367s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[05/15 07:10:26    367s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[05/15 07:10:26    367s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[05/15 07:10:26    367s] 
[05/15 07:10:26    367s] {RT RC_Extraction_WC 0 11 11 {8 0} {10 0} 2}
[05/15 07:10:27    368s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:09 mem=2044.6M
[05/15 07:10:27    368s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:09 mem=2044.6M
[05/15 07:10:27    368s] Creating Lib Analyzer, finished. 
[05/15 07:10:27    368s] 
[05/15 07:10:27    368s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[05/15 07:10:27    368s] *Info: worst delay setup view: AnalysisView_WC
[05/15 07:10:27    368s] Footprint list for hold buffering (delay unit: ps)
[05/15 07:10:27    368s] =================================================================
[05/15 07:10:27    368s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[05/15 07:10:27    368s] ------------------------------------------------------------------
[05/15 07:10:27    368s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[05/15 07:10:27    368s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[05/15 07:10:27    368s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[05/15 07:10:27    368s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[05/15 07:10:27    368s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[05/15 07:10:27    368s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[05/15 07:10:27    368s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[05/15 07:10:27    368s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[05/15 07:10:27    368s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[05/15 07:10:27    368s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[05/15 07:10:27    368s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[05/15 07:10:27    368s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[05/15 07:10:27    368s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[05/15 07:10:27    368s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[05/15 07:10:27    368s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[05/15 07:10:27    368s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[05/15 07:10:27    368s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[05/15 07:10:27    368s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[05/15 07:10:27    368s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[05/15 07:10:27    368s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[05/15 07:10:27    368s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[05/15 07:10:27    368s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[05/15 07:10:27    368s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[05/15 07:10:27    368s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[05/15 07:10:27    368s] =================================================================
[05/15 07:10:27    368s] Hold Timer stdDelay = 38.0ps
[05/15 07:10:27    368s]  Visiting view : AnalysisView_BC
[05/15 07:10:27    368s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[05/15 07:10:27    368s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[05/15 07:10:27    368s] Hold Timer stdDelay =  9.9ps (AnalysisView_BC)
[05/15 07:10:27    368s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2044.6M, EPOCH TIME: 1747307427.725163
[05/15 07:10:27    368s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.069, MEM:2044.6M, EPOCH TIME: 1747307427.794522
[05/15 07:10:27    368s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.116  | 41.443  | 40.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.021  | -0.021  |  1.163  |
|           TNS (ns):| -0.581  | -0.581  |  0.000  |
|    Violating Paths:|   205   |   205   |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      6 (28)      |   -0.034   |      9 (36)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.638%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1608.7M, totSessionCpu=0:06:09 **
[05/15 07:10:27    368s] *** BuildHoldData #2 [finish] : cpu/real = 0:00:10.2/0:00:10.7 (0.9), totSession cpu/real = 0:06:08.9/0:11:25.2 (0.5), mem = 2010.6M
[05/15 07:10:27    368s] 
[05/15 07:10:27    368s] =============================================================================================
[05/15 07:10:27    368s]  Step TAT Report for BuildHoldData #2                                           21.12-s106_1
[05/15 07:10:27    368s] =============================================================================================
[05/15 07:10:27    368s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:10:27    368s] ---------------------------------------------------------------------------------------------
[05/15 07:10:27    368s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[05/15 07:10:27    368s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 07:10:27    368s] [ DrvReport              ]      2   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    0.9
[05/15 07:10:27    368s] [ SlackTraversorInit     ]      3   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:10:27    368s] [ CellServerInit         ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/15 07:10:27    368s] [ LibAnalyzerInit        ]      2   0:00:01.8  (  16.8 % )     0:00:01.8 /  0:00:01.8    1.0
[05/15 07:10:27    368s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:27    368s] [ HoldTimerInit          ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/15 07:10:27    368s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:27    368s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:10:27    368s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:27    368s] [ TimingUpdate           ]      4   0:00:00.5  (   4.3 % )     0:00:06.8 /  0:00:06.5    1.0
[05/15 07:10:27    368s] [ FullDelayCalc          ]      2   0:00:06.4  (  59.6 % )     0:00:06.4 /  0:00:06.1    1.0
[05/15 07:10:27    368s] [ TimingReport           ]      2   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:10:27    368s] [ MISC                   ]          0:00:00.9  (   8.8 % )     0:00:00.9 /  0:00:00.8    0.9
[05/15 07:10:27    368s] ---------------------------------------------------------------------------------------------
[05/15 07:10:27    368s]  BuildHoldData #2 TOTAL             0:00:10.7  ( 100.0 % )     0:00:10.7 /  0:00:10.2    0.9
[05/15 07:10:27    368s] ---------------------------------------------------------------------------------------------
[05/15 07:10:27    368s] 
[05/15 07:10:27    368s] *** HoldOpt #2 [begin] : totSession cpu/real = 0:06:08.9/0:11:25.2 (0.5), mem = 2010.6M
[05/15 07:10:27    368s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23754.21
[05/15 07:10:27    368s] #optDebug: Start CG creation (mem=2010.6M)
[05/15 07:10:27    368s]  ...initializing CG  maxDriveDist 1351.515500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 135.151500 
[05/15 07:10:28    369s] (cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s]  ...processing cgPrt (cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s]  ...processing cgEgp (cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s]  ...processing cgPbk (cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s]  ...processing cgNrb(cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s]  ...processing cgObs (cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s]  ...processing cgCon (cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s]  ...processing cgPdm (cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2207.5M)
[05/15 07:10:28    369s] HoldSingleBuffer minRootGain=0.000
[05/15 07:10:28    369s] HoldSingleBuffer minRootGain=0.000
[05/15 07:10:28    369s] HoldSingleBuffer minRootGain=0.000
[05/15 07:10:28    369s] HoldSingleBuffer minRootGain=0.000
[05/15 07:10:28    369s] *info: Run optDesign holdfix with 1 thread.
[05/15 07:10:28    369s] Info: 21 io nets excluded
[05/15 07:10:28    369s] Info: 22 clock nets excluded from IPO operation.
[05/15 07:10:28    369s] --------------------------------------------------- 
[05/15 07:10:28    369s]    Hold Timing Summary  - Initial 
[05/15 07:10:28    369s] --------------------------------------------------- 
[05/15 07:10:28    369s]  Target slack:       0.0000 ns
[05/15 07:10:28    369s]  View: AnalysisView_BC 
[05/15 07:10:28    369s]    WNS:      -0.0206
[05/15 07:10:28    369s]    TNS:      -0.5808
[05/15 07:10:28    369s]    VP :          204
[05/15 07:10:28    369s]    Worst hold path end point: mcs4_core_i4004_sp_board_row_reg[1]/D 
[05/15 07:10:28    369s] --------------------------------------------------- 
[05/15 07:10:28    369s] Info: Done creating the CCOpt slew target map.
[05/15 07:10:28    369s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/15 07:10:28    369s] ### Creating PhyDesignMc. totSessionCpu=0:06:09 mem=2226.6M
[05/15 07:10:28    369s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.6M, EPOCH TIME: 1747307428.271847
[05/15 07:10:28    369s] z: 2, totalTracks: 1
[05/15 07:10:28    369s] z: 4, totalTracks: 1
[05/15 07:10:28    369s] z: 6, totalTracks: 1
[05/15 07:10:28    369s] z: 8, totalTracks: 1
[05/15 07:10:28    369s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 
[05/15 07:10:28    369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.6M, EPOCH TIME: 1747307428.278276
[05/15 07:10:28    369s] 
[05/15 07:10:28    369s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:10:28    369s] 
[05/15 07:10:28    369s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:10:28    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2226.6M, EPOCH TIME: 1747307428.311111
[05/15 07:10:28    369s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2226.6M, EPOCH TIME: 1747307428.311234
[05/15 07:10:28    369s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2226.6M, EPOCH TIME: 1747307428.311306
[05/15 07:10:28    369s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2226.6MB).
[05/15 07:10:28    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.040, MEM:2226.6M, EPOCH TIME: 1747307428.312299
[05/15 07:10:28    369s] TotalInstCnt at PhyDesignMc Initialization: 4,035
[05/15 07:10:28    369s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:09 mem=2226.6M
[05/15 07:10:28    369s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2226.6M, EPOCH TIME: 1747307428.351070
[05/15 07:10:28    369s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2226.6M, EPOCH TIME: 1747307428.351288
[05/15 07:10:28    369s] 
[05/15 07:10:28    369s] *** Starting Core Fixing (fixHold) cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=0:06:09 mem=2226.6M density=18.638% ***
[05/15 07:10:28    369s] Optimizer Target Slack 0.000 StdDelay is 0.03800  
[05/15 07:10:28    369s] ### Creating RouteCongInterface, started
[05/15 07:10:28    369s] ### Creating LA Mngr. totSessionCpu=0:06:09 mem=2226.6M
[05/15 07:10:28    369s] ### Creating LA Mngr, finished. totSessionCpu=0:06:09 mem=2226.6M
[05/15 07:10:28    369s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.116  | 41.443  | 40.116  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Density: 18.638%
------------------------------------------------------------------
[05/15 07:10:28    369s] *info: Hold Batch Commit is enabled
[05/15 07:10:28    369s] *info: Levelized Batch Commit is enabled
[05/15 07:10:28    369s] 
[05/15 07:10:28    369s] Phase I ......
[05/15 07:10:28    369s] Executing transform: ECO Safe Resize
[05/15 07:10:28    369s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:10:28    369s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 07:10:28    369s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:10:28    369s] Worst hold path end point:
[05/15 07:10:28    369s]   mcs4_core_i4004_sp_board_row_reg[1]/D
[05/15 07:10:28    369s]     net: mcs4_core_n_24656 (nrTerm=2)
[05/15 07:10:28    369s] |   0|  -0.021|    -0.58|     204|          0|       0(     0)|   18.64%|   0:00:00.0|  2226.6M|
[05/15 07:10:28    369s] Worst hold path end point:
[05/15 07:10:28    369s]   mcs4_core_i4004_sp_board_row_reg[1]/D
[05/15 07:10:28    369s]     net: mcs4_core_n_24656 (nrTerm=2)
[05/15 07:10:28    369s] |   1|  -0.021|    -0.58|     204|          0|       0(     0)|   18.64%|   0:00:00.0|  2226.6M|
[05/15 07:10:28    369s] 
[05/15 07:10:28    369s] Capturing REF for hold ...
[05/15 07:10:28    369s]    Hold Timing Snapshot: (REF)
[05/15 07:10:28    369s]              All PG WNS: -0.021
[05/15 07:10:28    369s]              All PG TNS: -0.581
[05/15 07:10:28    369s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:10:28    369s] Executing transform: AddBuffer + LegalResize
[05/15 07:10:28    369s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:10:28    369s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[05/15 07:10:28    369s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:10:28    369s] Worst hold path end point:
[05/15 07:10:28    369s]   mcs4_core_i4004_sp_board_row_reg[1]/D
[05/15 07:10:28    369s]     net: mcs4_core_n_24656 (nrTerm=2)
[05/15 07:10:28    369s] |   0|  -0.021|    -0.58|     204|          0|       0(     0)|   18.64%|   0:00:00.0|  2226.6M|
[05/15 07:10:31    371s] Worst hold path end point:
[05/15 07:10:31    371s]   mcs4_core_i4004_sp_board_row_reg[1]/D
[05/15 07:10:31    371s]     net: mcs4_core_n_24656 (nrTerm=2)
[05/15 07:10:31    371s] |   1|  -0.003|    -0.00|       1|        126|       3(     0)|   18.82%|   0:00:03.0|  2234.6M|
[05/15 07:10:31    371s] |   2|   0.000|     0.00|       0|          1|       0(     0)|   18.83%|   0:00:00.0|  2234.6M|
[05/15 07:10:31    371s] 
[05/15 07:10:31    371s] Capturing REF for hold ...
[05/15 07:10:31    371s]    Hold Timing Snapshot: (REF)
[05/15 07:10:31    371s]              All PG WNS: 0.000
[05/15 07:10:31    371s]              All PG TNS: 0.000
[05/15 07:10:31    371s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[05/15 07:10:31    371s] 
[05/15 07:10:31    371s] *info:    Total 127 cells added for Phase I
[05/15 07:10:31    371s] *info:        in which 0 is ripple commits (0.000%)
[05/15 07:10:31    371s] *info:    Total 3 instances resized for Phase I
[05/15 07:10:31    371s] *info:        in which 0 FF resizing 
[05/15 07:10:31    371s] *info:        in which 0 ripple resizing (0.000%)
[05/15 07:10:31    371s] --------------------------------------------------- 
[05/15 07:10:31    371s]    Hold Timing Summary  - Phase I 
[05/15 07:10:31    371s] --------------------------------------------------- 
[05/15 07:10:31    371s]  Target slack:       0.0000 ns
[05/15 07:10:31    371s]  View: AnalysisView_BC 
[05/15 07:10:31    371s]    WNS:       0.0000
[05/15 07:10:31    371s]    TNS:       0.0000
[05/15 07:10:31    371s]    VP :            0
[05/15 07:10:31    371s]    Worst hold path end point: mcs4_core_rom_0_timing_recovery_m21_reg/D 
[05/15 07:10:31    371s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.789  | 41.458  | 39.789  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

Density: 18.825%
------------------------------------------------------------------
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s] *** Finished Core Fixing (fixHold) cpu=0:00:13.3 real=0:00:14.0 totSessionCpu=0:06:12 mem=2234.6M density=18.825% ***
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s] *info:
[05/15 07:10:31    372s] *info: Added a total of 127 cells to fix/reduce hold violation
[05/15 07:10:31    372s] *info:          in which 112 termBuffering
[05/15 07:10:31    372s] *info:          in which 0 dummyBuffering
[05/15 07:10:31    372s] *info:
[05/15 07:10:31    372s] *info: Summary: 
[05/15 07:10:31    372s] *info:          120 cells of type 'CLKBUFX2' (5.0, 	62.286) used
[05/15 07:10:31    372s] *info:            3 cells of type 'CLKBUFX4' (7.0, 	31.178) used
[05/15 07:10:31    372s] *info:            3 cells of type 'DLY1X1' (9.0, 	124.219) used
[05/15 07:10:31    372s] *info:            1 cell  of type 'DLY3X1' (24.0, 	124.219) used
[05/15 07:10:31    372s] *info:
[05/15 07:10:31    372s] *info: Total 3 instances resized
[05/15 07:10:31    372s] *info:       in which 0 FF resizing
[05/15 07:10:31    372s] *info:
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s] *** Finish Post Route Hold Fixing (cpu=0:00:13.3 real=0:00:14.0 totSessionCpu=0:06:12 mem=2234.6M density=18.825%) ***
[05/15 07:10:31    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23754.21
[05/15 07:10:31    372s] **INFO: total 130 insts, 0 nets marked don't touch
[05/15 07:10:31    372s] **INFO: total 130 insts, 0 nets marked don't touch DB property
[05/15 07:10:31    372s] **INFO: total 130 insts, 0 nets unmarked don't touch

[05/15 07:10:31    372s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2215.5M, EPOCH TIME: 1747307431.448699
[05/15 07:10:31    372s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:2127.5M, EPOCH TIME: 1747307431.481361
[05/15 07:10:31    372s] TotalInstCnt at PhyDesignMc Destruction: 4,162
[05/15 07:10:31    372s] *** HoldOpt #2 [finish] : cpu/real = 0:00:03.2/0:00:03.6 (0.9), totSession cpu/real = 0:06:12.1/0:11:28.7 (0.5), mem = 2127.5M
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s] =============================================================================================
[05/15 07:10:31    372s]  Step TAT Report for HoldOpt #2                                                 21.12-s106_1
[05/15 07:10:31    372s] =============================================================================================
[05/15 07:10:31    372s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:10:31    372s] ---------------------------------------------------------------------------------------------
[05/15 07:10:31    372s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.9
[05/15 07:10:31    372s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.0    0.5
[05/15 07:10:31    372s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:10:31    372s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 07:10:31    372s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 07:10:31    372s] [ OptimizationStep       ]      2   0:00:00.0  (   0.6 % )     0:00:02.4 /  0:00:02.3    1.0
[05/15 07:10:31    372s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:02.3 /  0:00:02.2    1.0
[05/15 07:10:31    372s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ OptEval                ]      3   0:00:01.4  (  39.2 % )     0:00:01.4 /  0:00:01.3    0.9
[05/15 07:10:31    372s] [ OptCommit              ]      3   0:00:00.0  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/15 07:10:31    372s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.2    1.0
[05/15 07:10:31    372s] [ IncrDelayCalc          ]     24   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/15 07:10:31    372s] [ HoldReEval             ]      4   0:00:00.5  (  12.9 % )     0:00:00.5 /  0:00:00.4    1.0
[05/15 07:10:31    372s] [ HoldDelayCalc          ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:10:31    372s] [ HoldRefreshTiming      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ HoldValidateHold       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ HoldCollectNode        ]      6   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/15 07:10:31    372s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ HoldBottleneckCount    ]      4   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/15 07:10:31    372s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/15 07:10:31    372s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ HoldDBCommit           ]     10   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/15 07:10:31    372s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ TimingUpdate           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/15 07:10:31    372s] [ TimingReport           ]      2   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    0.8
[05/15 07:10:31    372s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/15 07:10:31    372s] [ MISC                   ]          0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.1    0.7
[05/15 07:10:31    372s] ---------------------------------------------------------------------------------------------
[05/15 07:10:31    372s]  HoldOpt #2 TOTAL                   0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:03.2    0.9
[05/15 07:10:31    372s] ---------------------------------------------------------------------------------------------
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s] **INFO: Skipping refine place as no non-legal commits were detected
[05/15 07:10:31    372s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2127.5M, EPOCH TIME: 1747307431.494585
[05/15 07:10:31    372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.072, MEM:2127.5M, EPOCH TIME: 1747307431.566181
[05/15 07:10:31    372s] Running postRoute recovery in preEcoRoute mode
[05/15 07:10:31    372s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1712.6M, totSessionCpu=0:06:12 **
[05/15 07:10:31    372s]   DRV Snapshot: (TGT)
[05/15 07:10:31    372s]          Tran DRV: 6 (9)
[05/15 07:10:31    372s]           Cap DRV: 0 (2)
[05/15 07:10:31    372s]        Fanout DRV: 0 (7)
[05/15 07:10:31    372s]            Glitch: 0 (0)
[05/15 07:10:31    372s] Checking DRV degradation...
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s] Recovery Manager:
[05/15 07:10:31    372s]     Tran DRV degradation : 0 (6 -> 6, Margin 10) - Skip
[05/15 07:10:31    372s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/15 07:10:31    372s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/15 07:10:31    372s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/15 07:10:31    372s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2127.67M, totSessionCpu=0:06:12).
[05/15 07:10:31    372s] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1712.6M, totSessionCpu=0:06:12 **
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s]   DRV Snapshot: (REF)
[05/15 07:10:31    372s]          Tran DRV: 6 (9)
[05/15 07:10:31    372s]           Cap DRV: 0 (2)
[05/15 07:10:31    372s]        Fanout DRV: 0 (7)
[05/15 07:10:31    372s]            Glitch: 0 (0)
[05/15 07:10:31    372s] Running refinePlace -preserveRouting true -hardFence false
[05/15 07:10:31    372s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2165.8M, EPOCH TIME: 1747307431.891233
[05/15 07:10:31    372s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2165.8M, EPOCH TIME: 1747307431.891357
[05/15 07:10:31    372s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2165.8M, EPOCH TIME: 1747307431.891507
[05/15 07:10:31    372s] z: 2, totalTracks: 1
[05/15 07:10:31    372s] z: 4, totalTracks: 1
[05/15 07:10:31    372s] z: 6, totalTracks: 1
[05/15 07:10:31    372s] z: 8, totalTracks: 1
[05/15 07:10:31    372s] #spOpts: N=45 hrOri=1 hrSnap=1 
[05/15 07:10:31    372s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2165.8M, EPOCH TIME: 1747307431.901530
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s]  Skipping Bad Lib Cell Checking (CMU) !
[05/15 07:10:31    372s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.072, MEM:2165.8M, EPOCH TIME: 1747307431.973120
[05/15 07:10:31    372s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2165.8M, EPOCH TIME: 1747307431.973297
[05/15 07:10:31    372s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2165.8M, EPOCH TIME: 1747307431.973394
[05/15 07:10:31    372s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2165.8MB).
[05/15 07:10:31    372s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.084, MEM:2165.8M, EPOCH TIME: 1747307431.975251
[05/15 07:10:31    372s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.084, MEM:2165.8M, EPOCH TIME: 1747307431.975333
[05/15 07:10:31    372s] TDRefine: refinePlace mode is spiral
[05/15 07:10:31    372s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23754.14
[05/15 07:10:31    372s] OPERPROF:   Starting RefinePlace at level 2, MEM:2165.8M, EPOCH TIME: 1747307431.975443
[05/15 07:10:31    372s] *** Starting refinePlace (0:06:12 mem=2165.8M) ***
[05/15 07:10:31    372s] Total net bbox length = 1.134e+05 (8.333e+04 3.006e+04) (ext = 2.154e+03)
[05/15 07:10:31    372s] 
[05/15 07:10:31    372s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[05/15 07:10:31    372s] OPERPROF:     Starting PlacementInitRegWireSearchTree at level 3, MEM:2165.8M, EPOCH TIME: 1747307431.988006
[05/15 07:10:31    372s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/15 07:10:31    372s] OPERPROF:     Finished PlacementInitRegWireSearchTree at level 3, CPU:0.010, REAL:0.008, MEM:2165.8M, EPOCH TIME: 1747307431.995663
[05/15 07:10:31    372s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:10:32    372s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:10:32    372s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2165.8M, EPOCH TIME: 1747307432.018961
[05/15 07:10:32    372s] Starting refinePlace ...
[05/15 07:10:32    372s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:10:32    372s] One DDP V2 for no tweak run.
[05/15 07:10:32    372s] (I)      Default pattern map key = mcs4_pad_frame_default.
[05/15 07:10:32    372s]   Spread Effort: high, post-route mode, useDDP on.
[05/15 07:10:32    372s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2165.8MB) @(0:06:12 - 0:06:12).
[05/15 07:10:32    372s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:10:32    372s] wireLenOptFixPriorityInst 657 inst fixed
[05/15 07:10:32    372s] 
[05/15 07:10:32    372s] Running Spiral with 1 thread in Normal Mode  fetchWidth=99 
[05/15 07:10:32    372s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/15 07:10:32    372s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[05/15 07:10:32    372s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/15 07:10:32    372s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2165.8MB) @(0:06:12 - 0:06:13).
[05/15 07:10:32    372s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/15 07:10:32    372s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2165.8MB
[05/15 07:10:32    372s] Statistics of distance of Instance movement in refine placement:
[05/15 07:10:32    372s]   maximum (X+Y) =         0.00 um
[05/15 07:10:32    372s]   mean    (X+Y) =         0.00 um
[05/15 07:10:32    372s] Summary Report:
[05/15 07:10:32    372s] Instances move: 0 (out of 4142 movable)
[05/15 07:10:32    372s] Instances flipped: 0
[05/15 07:10:32    372s] Mean displacement: 0.00 um
[05/15 07:10:32    372s] Max displacement: 0.00 um 
[05/15 07:10:32    372s] Total instances moved : 0
[05/15 07:10:32    372s] Ripped up 0 affected routes.
[05/15 07:10:32    372s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.130, REAL:0.155, MEM:2165.8M, EPOCH TIME: 1747307432.174365
[05/15 07:10:32    372s] Total net bbox length = 1.134e+05 (8.333e+04 3.006e+04) (ext = 2.154e+03)
[05/15 07:10:32    372s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2165.8MB
[05/15 07:10:32    372s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2165.8MB) @(0:06:12 - 0:06:13).
[05/15 07:10:32    372s] *** Finished refinePlace (0:06:13 mem=2165.8M) ***
[05/15 07:10:32    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23754.14
[05/15 07:10:32    372s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.160, REAL:0.203, MEM:2165.8M, EPOCH TIME: 1747307432.178137
[05/15 07:10:32    372s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2165.8M, EPOCH TIME: 1747307432.178239
[05/15 07:10:32    372s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.024, MEM:2127.8M, EPOCH TIME: 1747307432.202504
[05/15 07:10:32    372s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.240, REAL:0.311, MEM:2127.8M, EPOCH TIME: 1747307432.202680
[05/15 07:10:32    372s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2127.8M, EPOCH TIME: 1747307432.223685
[05/15 07:10:32    372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.056, MEM:2127.8M, EPOCH TIME: 1747307432.280009
[05/15 07:10:32    372s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.789  | 41.458  | 39.789  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      6 (28)      |   -0.034   |      9 (36)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.825%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1713.3M, totSessionCpu=0:06:13 **
[05/15 07:10:32    372s] **INFO: flowCheckPoint #3 GlobalDetailRoute
[05/15 07:10:32    372s] -routeWithEco false                       # bool, default=false
[05/15 07:10:32    372s] -routeSelectedNetOnly false               # bool, default=false
[05/15 07:10:32    372s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/15 07:10:32    372s] -routeWithSiDriven true                   # bool, default=false, user setting
[05/15 07:10:32    372s] Existing Dirty Nets : 253
[05/15 07:10:32    372s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/15 07:10:32    372s] Reset Dirty Nets : 253
[05/15 07:10:32    372s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:06:12.9/0:11:29.8 (0.5), mem = 2118.5M
[05/15 07:10:32    372s] 
[05/15 07:10:32    372s] globalDetailRoute
[05/15 07:10:32    372s] 
[05/15 07:10:32    372s] #Start globalDetailRoute on Thu May 15 07:10:32 2025
[05/15 07:10:32    372s] #
[05/15 07:10:32    372s] ### Time Record (globalDetailRoute) is installed.
[05/15 07:10:32    372s] ### Time Record (Pre Callback) is installed.
[05/15 07:10:32    372s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_ija6WA.rcdb.d/mcs4_pad_frame.rcdb.d': 8352 access done (mem: 2099.453M)
[05/15 07:10:32    372s] ### Time Record (Pre Callback) is uninstalled.
[05/15 07:10:32    372s] ### Time Record (DB Import) is installed.
[05/15 07:10:32    372s] ### Time Record (Timing Data Generation) is installed.
[05/15 07:10:32    372s] ### Time Record (Timing Data Generation) is uninstalled.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:32    372s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 07:10:32    372s] #To increase the message display limit, refer to the product command reference manual.
[05/15 07:10:32    372s] ### Net info: total nets: 4217
[05/15 07:10:32    372s] ### Net info: dirty nets: 0
[05/15 07:10:32    372s] ### Net info: marked as disconnected nets: 0
[05/15 07:10:32    372s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 07:10:32    373s] #num needed restored net=0
[05/15 07:10:32    373s] #need_extraction net=0 (total=4217)
[05/15 07:10:32    373s] ### Net info: fully routed nets: 4056
[05/15 07:10:32    373s] ### Net info: trivial (< 2 pins) nets: 28
[05/15 07:10:32    373s] ### Net info: unrouted nets: 133
[05/15 07:10:32    373s] ### Net info: re-extraction nets: 0
[05/15 07:10:32    373s] ### Net info: ignored nets: 0
[05/15 07:10:32    373s] ### Net info: skip routing nets: 0
[05/15 07:10:32    373s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:10:32    373s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:10:32    373s] #WARNING (NRDB-2120) Special net VDD1 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:10:32    373s] #WARNING (NRDB-2120) Special net VDD0 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:10:32    373s] ### import design signature (46): route=1511588707 fixed_route=661866366 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1434110039 dirty_area=0 del_dirty_area=0 cell=531573862 placement=1927712801 pin_access=1434747718 inst_pattern=1
[05/15 07:10:32    373s] ### Time Record (DB Import) is uninstalled.
[05/15 07:10:32    373s] #NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
[05/15 07:10:32    373s] #RTESIG:78da95d2414bc330140770cf7e8a47b643076ee6bda6497a15bcaa0cf55ab235ed0a6d0a
[05/15 07:10:32    373s] #       497af0db5b118449b7b05cf323f9ff1f6fb5fe7cde0323dc216d03725921bcec0911496f
[05/15 07:10:32    373s] #       89f2e291b09aaf3e9ed8fd6afdfaf64e5a4263fa60213b8c63ff00f59733437784da3666
[05/15 07:10:32    373s] #       ea23041b63e7dacd2f575c40f4d39f9e82f5ff88161aa496b9d61221eb5cb4adf58bb214
[05/15 07:10:32    373s] #       02983f56c358db7e77e81c832c443f83652ef579d40583bc3c0f78bd0e22573771a45b78
[05/15 07:10:32    373s] #       412508dc29fe73206bfad1c4e5d84521d3dd0a456924f33c8db44060211a571b5fcf53b7
[05/15 07:10:32    373s] #       6e1a2e4902e6466713aa48ad0596326988cf0dd9a96b4fd737819054f22dcc75daa81cd8
[05/15 07:10:32    373s] #       c5bfeebe0185d10357
[05/15 07:10:32    373s] #
[05/15 07:10:32    373s] #Skip comparing routing design signature in db-snapshot flow
[05/15 07:10:32    373s] ### Time Record (Data Preparation) is installed.
[05/15 07:10:32    373s] #RTESIG:78da95d2c14e8430100660cf3ec5a4bb074c5cec0ca50c5713af6a36ea957497c2924049
[05/15 07:10:32    373s] #       a01c7c7b511393352ccdf6da2fd37f66bad97e3ced4110c648bb11a52e109ef78488c43b
[05/15 07:10:32    373s] #       a2247d202ce6abf74771bbd9bebcbe116ba84c3b5a880e7ddfde43f9e94cd71ca1b49599
[05/15 07:10:32    373s] #       5a0fa3f5be71f5dd2fcfa4023f4c7f7a1aedf08fb062d0ac13668d1035cedbda0e8b3257
[05/15 07:10:32    373s] #       0ac4702cbabeb46d7c689c8068f4c30c96b9e6f3a80b06657e1e70bd1d44995dc591aee1
[05/15 07:10:32    373s] #       29e5a030cee4f781a86a7be39763a7a90ef7966614463a49c288158218bd71a519ca79ea
[05/15 07:10:32    373s] #       d64ddd2549205cef6c40a5a16f81cc09889f64eb6bc65c078b919c47214e4d7d5aaf4548
[05/15 07:10:32    373s] #       59b016261c36d91cfee25b375f2782100f
[05/15 07:10:32    373s] #
[05/15 07:10:32    373s] ### Time Record (Data Preparation) is uninstalled.
[05/15 07:10:32    373s] ### Time Record (Global Routing) is installed.
[05/15 07:10:32    373s] ### Time Record (Global Routing) is uninstalled.
[05/15 07:10:32    373s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[05/15 07:10:32    373s] #Total number of routable nets = 4168.
[05/15 07:10:32    373s] #Total number of nets in the design = 4217.
[05/15 07:10:32    373s] #256 routable nets do not have any wires.
[05/15 07:10:32    373s] #3912 routable nets have routed wires.
[05/15 07:10:32    373s] #256 nets will be global routed.
[05/15 07:10:32    373s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 07:10:32    373s] ### Time Record (Data Preparation) is installed.
[05/15 07:10:32    373s] #Start routing data preparation on Thu May 15 07:10:32 2025
[05/15 07:10:32    373s] #
[05/15 07:10:32    373s] #Minimum voltage of a net in the design = 0.000.
[05/15 07:10:33    373s] #Maximum voltage of a net in the design = 1.320.
[05/15 07:10:33    373s] #Voltage range [0.000 - 1.320] has 4208 nets.
[05/15 07:10:33    373s] #Voltage range [0.000 - 0.000] has 5 nets.
[05/15 07:10:33    373s] #Voltage range [0.900 - 1.320] has 4 nets.
[05/15 07:10:33    373s] #Build and mark too close pins for the same net.
[05/15 07:10:33    373s] ### Time Record (Cell Pin Access) is installed.
[05/15 07:10:33    373s] #Initial pin access analysis.
[05/15 07:10:33    373s] #Detail pin access analysis.
[05/15 07:10:33    373s] ### Time Record (Cell Pin Access) is uninstalled.
[05/15 07:10:33    373s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 07:10:33    373s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:10:33    373s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:10:33    373s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:10:33    373s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:10:33    373s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:10:33    373s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:10:33    373s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:10:33    373s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:10:33    373s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 07:10:33    373s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 07:10:33    373s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.48 (MB), peak = 1750.63 (MB)
[05/15 07:10:33    373s] #Processed 132/0 dirty instances, 131/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(130 insts marked dirty, reset pre-exisiting dirty flag on 130 insts, 0 nets marked need extraction)
[05/15 07:10:33    373s] #Regenerating Ggrids automatically.
[05/15 07:10:33    373s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 07:10:33    373s] #Using automatically generated G-grids.
[05/15 07:10:33    373s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[05/15 07:10:34    374s] #Done routing data preparation.
[05/15 07:10:34    374s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1722.06 (MB), peak = 1750.63 (MB)
[05/15 07:10:34    374s] #Found 0 nets for post-route si or timing fixing.
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] #Finished routing data preparation on Thu May 15 07:10:34 2025
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] #Cpu time = 00:00:02
[05/15 07:10:34    374s] #Elapsed time = 00:00:02
[05/15 07:10:34    374s] #Increased memory = 10.05 (MB)
[05/15 07:10:34    374s] #Total memory = 1722.06 (MB)
[05/15 07:10:34    374s] #Peak memory = 1750.63 (MB)
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] ### Time Record (Data Preparation) is uninstalled.
[05/15 07:10:34    374s] ### Time Record (Global Routing) is installed.
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] #Start global routing on Thu May 15 07:10:34 2025
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] #Start global routing initialization on Thu May 15 07:10:34 2025
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] #Number of eco nets is 144
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] #Start global routing data preparation on Thu May 15 07:10:34 2025
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] ### build_merged_routing_blockage_rect_list starts on Thu May 15 07:10:34 2025 with memory = 1722.17 (MB), peak = 1750.63 (MB)
[05/15 07:10:34    374s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:34    374s] #Start routing resource analysis on Thu May 15 07:10:34 2025
[05/15 07:10:34    374s] #
[05/15 07:10:34    374s] ### init_is_bin_blocked starts on Thu May 15 07:10:34 2025 with memory = 1722.17 (MB), peak = 1750.63 (MB)
[05/15 07:10:34    374s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:34    374s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu May 15 07:10:34 2025 with memory = 1739.07 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### adjust_flow_cap starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### set_via_blocked starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### copy_flow starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] #Routing resource analysis is done on Thu May 15 07:10:35 2025
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] ### report_flow_cap starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] #  Resource Analysis:
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/15 07:10:35    375s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/15 07:10:35    375s] #  --------------------------------------------------------------
[05/15 07:10:35    375s] #  Metal1         H        4668         279      115830     2.59%
[05/15 07:10:35    375s] #  Metal2         V        4691         309      115830     4.28%
[05/15 07:10:35    375s] #  Metal3         H        4777         170      115830     1.42%
[05/15 07:10:35    375s] #  Metal4         V        4647         353      115830     5.17%
[05/15 07:10:35    375s] #  Metal5         H        4814         133      115830     1.60%
[05/15 07:10:35    375s] #  Metal6         V        4996           4      115830     0.00%
[05/15 07:10:35    375s] #  Metal7         H        4943           4      115830     0.00%
[05/15 07:10:35    375s] #  Metal8         V        4999           1      115830     0.00%
[05/15 07:10:35    375s] #  Metal9         H        4947           0      115830     0.00%
[05/15 07:10:35    375s] #  Metal10        V        1998           1      115830     0.00%
[05/15 07:10:35    375s] #  Metal11        H        1976           2      115830     0.04%
[05/15 07:10:35    375s] #  --------------------------------------------------------------
[05/15 07:10:35    375s] #  Total                  47458       2.30%     1274130     1.37%
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #  22 nets (0.52%) with 1 preferred extra spacing.
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### analyze_m2_tracks starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### report_initial_resource starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### mark_pg_pins_accessibility starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### set_net_region starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #Global routing data preparation is done on Thu May 15 07:10:35 2025
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] ### prepare_level starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### init level 1 starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### Level 1 hgrid = 351 X 330
[05/15 07:10:35    375s] ### prepare_level_flow starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #Global routing initialization is done on Thu May 15 07:10:35 2025
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #start global routing iteration 1...
[05/15 07:10:35    375s] ### init_flow_edge starts on Thu May 15 07:10:35 2025 with memory = 1739.59 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### routing at level 1 (topmost level) iter 0
[05/15 07:10:35    375s] ### measure_qor starts on Thu May 15 07:10:35 2025 with memory = 1739.97 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### measure_congestion starts on Thu May 15 07:10:35 2025 with memory = 1739.97 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #start global routing iteration 2...
[05/15 07:10:35    375s] ### routing at level 1 (topmost level) iter 1
[05/15 07:10:35    375s] ### measure_qor starts on Thu May 15 07:10:35 2025 with memory = 1739.97 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### measure_congestion starts on Thu May 15 07:10:35 2025 with memory = 1739.97 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] ### route_end starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[05/15 07:10:35    375s] #Total number of routable nets = 4168.
[05/15 07:10:35    375s] #Total number of nets in the design = 4217.
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #4168 routable nets have routed wires.
[05/15 07:10:35    375s] #21 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #Routed nets constraints summary:
[05/15 07:10:35    375s] #-----------------------------
[05/15 07:10:35    375s] #        Rules   Unconstrained  
[05/15 07:10:35    375s] #-----------------------------
[05/15 07:10:35    375s] #      Default             256  
[05/15 07:10:35    375s] #-----------------------------
[05/15 07:10:35    375s] #        Total             256  
[05/15 07:10:35    375s] #-----------------------------
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #Routing constraints summary of the whole design:
[05/15 07:10:35    375s] #------------------------------------------------
[05/15 07:10:35    375s] #        Rules   Pref Extra Space   Unconstrained  
[05/15 07:10:35    375s] #------------------------------------------------
[05/15 07:10:35    375s] #      Default                 21            4147  
[05/15 07:10:35    375s] #------------------------------------------------
[05/15 07:10:35    375s] #        Total                 21            4147  
[05/15 07:10:35    375s] #------------------------------------------------
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] ### adjust_flow_per_partial_route_obs starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### cal_base_flow starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### init_flow_edge starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### cal_flow starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### report_overcon starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #                 OverCon          
[05/15 07:10:35    375s] #                  #Gcell    %Gcell
[05/15 07:10:35    375s] #     Layer           (1)   OverCon  Flow/Cap
[05/15 07:10:35    375s] #  ----------------------------------------------
[05/15 07:10:35    375s] #  Metal1        0(0.00%)   (0.00%)     0.03  
[05/15 07:10:35    375s] #  Metal2        1(0.00%)   (0.00%)     0.01  
[05/15 07:10:35    375s] #  Metal3        0(0.00%)   (0.00%)     0.02  
[05/15 07:10:35    375s] #  Metal4        0(0.00%)   (0.00%)     0.01  
[05/15 07:10:35    375s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[05/15 07:10:35    375s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[05/15 07:10:35    375s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[05/15 07:10:35    375s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[05/15 07:10:35    375s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[05/15 07:10:35    375s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[05/15 07:10:35    375s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[05/15 07:10:35    375s] #  ----------------------------------------------
[05/15 07:10:35    375s] #     Total      1(0.00%)   (0.00%)
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/15 07:10:35    375s] #  Overflow after GR: 0.00% H + 0.00% V
[05/15 07:10:35    375s] #
[05/15 07:10:35    375s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### cal_base_flow starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### init_flow_edge starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### cal_flow starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### generate_cong_map_content starts on Thu May 15 07:10:35 2025 with memory = 1739.72 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:35    375s] ### update starts on Thu May 15 07:10:35 2025 with memory = 1740.06 (MB), peak = 1750.63 (MB)
[05/15 07:10:35    375s] #Complete Global Routing.
[05/15 07:10:35    375s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:10:35    375s] #Total wire length = 122973 um.
[05/15 07:10:35    375s] #Total half perimeter of net bounding box = 117796 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal1 = 1603 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal2 = 22463 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal3 = 52213 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal4 = 13454 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal5 = 29320 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal6 = 526 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal7 = 3394 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:10:35    375s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:10:35    375s] #Total number of vias = 27920
[05/15 07:10:35    375s] #Total number of multi-cut vias = 4 (  0.0%)
[05/15 07:10:35    375s] #Total number of single cut vias = 27916 (100.0%)
[05/15 07:10:35    375s] #Up-Via Summary (total 27920):
[05/15 07:10:35    375s] #                   single-cut          multi-cut      Total
[05/15 07:10:35    375s] #-----------------------------------------------------------
[05/15 07:10:35    375s] # Metal1         12134 (100.0%)         0 (  0.0%)      12134
[05/15 07:10:35    375s] # Metal2         10368 (100.0%)         3 (  0.0%)      10371
[05/15 07:10:35    375s] # Metal3          3438 (100.0%)         0 (  0.0%)       3438
[05/15 07:10:35    375s] # Metal4          1647 ( 99.9%)         1 (  0.1%)       1648
[05/15 07:10:35    375s] # Metal5           177 (100.0%)         0 (  0.0%)        177
[05/15 07:10:35    375s] # Metal6           152 (100.0%)         0 (  0.0%)        152
[05/15 07:10:35    375s] #-----------------------------------------------------------
[05/15 07:10:35    375s] #                27916 (100.0%)         4 (  0.0%)      27920 
[05/15 07:10:36    375s] #
[05/15 07:10:36    375s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:36    375s] ### report_overcon starts on Thu May 15 07:10:36 2025 with memory = 1740.48 (MB), peak = 1750.63 (MB)
[05/15 07:10:36    375s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:36    375s] ### report_overcon starts on Thu May 15 07:10:36 2025 with memory = 1740.48 (MB), peak = 1750.63 (MB)
[05/15 07:10:36    376s] #Max overcon = 1 tracks.
[05/15 07:10:36    376s] #Total overcon = 0.00%.
[05/15 07:10:36    376s] #Worst layer Gcell overcon rate = 0.00%.
[05/15 07:10:36    376s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:36    376s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:36    376s] ### global_route design signature (49): route=1846272112 net_attr=1511715573
[05/15 07:10:36    376s] #
[05/15 07:10:36    376s] #Global routing statistics:
[05/15 07:10:36    376s] #Cpu time = 00:00:01
[05/15 07:10:36    376s] #Elapsed time = 00:00:02
[05/15 07:10:36    376s] #Increased memory = 18.00 (MB)
[05/15 07:10:36    376s] #Total memory = 1740.06 (MB)
[05/15 07:10:36    376s] #Peak memory = 1750.63 (MB)
[05/15 07:10:36    376s] #
[05/15 07:10:36    376s] #Finished global routing on Thu May 15 07:10:36 2025
[05/15 07:10:36    376s] #
[05/15 07:10:36    376s] #
[05/15 07:10:36    376s] ### Time Record (Global Routing) is uninstalled.
[05/15 07:10:36    376s] ### Time Record (Data Preparation) is installed.
[05/15 07:10:36    376s] ### Time Record (Data Preparation) is uninstalled.
[05/15 07:10:36    376s] ### track-assign external-init starts on Thu May 15 07:10:36 2025 with memory = 1723.16 (MB), peak = 1750.63 (MB)
[05/15 07:10:36    376s] ### Time Record (Track Assignment) is installed.
[05/15 07:10:36    376s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:10:36    376s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:36    376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.16 (MB), peak = 1750.63 (MB)
[05/15 07:10:36    376s] ### track-assign engine-init starts on Thu May 15 07:10:36 2025 with memory = 1723.16 (MB), peak = 1750.63 (MB)
[05/15 07:10:36    376s] ### Time Record (Track Assignment) is installed.
[05/15 07:10:36    376s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:36    376s] ### track-assign core-engine starts on Thu May 15 07:10:36 2025 with memory = 1723.16 (MB), peak = 1750.63 (MB)
[05/15 07:10:36    376s] #Start Track Assignment.
[05/15 07:10:36    376s] #Done with 108 horizontal wires in 11 hboxes and 120 vertical wires in 11 hboxes.
[05/15 07:10:36    376s] #Done with 4 horizontal wires in 11 hboxes and 11 vertical wires in 11 hboxes.
[05/15 07:10:36    376s] #Complete Track Assignment.
[05/15 07:10:36    376s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:10:36    376s] #Total wire length = 122981 um.
[05/15 07:10:36    376s] #Total half perimeter of net bounding box = 117796 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal1 = 1603 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal2 = 22470 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal3 = 52214 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal4 = 13454 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal5 = 29320 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal6 = 526 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal7 = 3394 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:10:36    376s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:10:36    376s] #Total number of vias = 27920
[05/15 07:10:36    376s] #Total number of multi-cut vias = 4 (  0.0%)
[05/15 07:10:36    376s] #Total number of single cut vias = 27916 (100.0%)
[05/15 07:10:36    376s] #Up-Via Summary (total 27920):
[05/15 07:10:36    376s] #                   single-cut          multi-cut      Total
[05/15 07:10:36    376s] #-----------------------------------------------------------
[05/15 07:10:36    376s] # Metal1         12134 (100.0%)         0 (  0.0%)      12134
[05/15 07:10:36    376s] # Metal2         10368 (100.0%)         3 (  0.0%)      10371
[05/15 07:10:36    376s] # Metal3          3438 (100.0%)         0 (  0.0%)       3438
[05/15 07:10:36    376s] # Metal4          1647 ( 99.9%)         1 (  0.1%)       1648
[05/15 07:10:36    376s] # Metal5           177 (100.0%)         0 (  0.0%)        177
[05/15 07:10:36    376s] # Metal6           152 (100.0%)         0 (  0.0%)        152
[05/15 07:10:36    376s] #-----------------------------------------------------------
[05/15 07:10:36    376s] #                27916 (100.0%)         4 (  0.0%)      27920 
[05/15 07:10:36    376s] #
[05/15 07:10:36    376s] ### track_assign design signature (52): route=948224910
[05/15 07:10:36    376s] ### track-assign core-engine cpu:00:00:00, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[05/15 07:10:36    376s] ### Time Record (Track Assignment) is uninstalled.
[05/15 07:10:36    376s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1723.16 (MB), peak = 1750.63 (MB)
[05/15 07:10:36    376s] #
[05/15 07:10:37    376s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/15 07:10:37    376s] #Cpu time = 00:00:04
[05/15 07:10:37    376s] #Elapsed time = 00:00:04
[05/15 07:10:37    376s] #Increased memory = 11.16 (MB)
[05/15 07:10:37    376s] #Total memory = 1723.16 (MB)
[05/15 07:10:37    376s] #Peak memory = 1750.63 (MB)
[05/15 07:10:37    376s] ### Time Record (Detail Routing) is installed.
[05/15 07:10:37    376s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 07:10:37    376s] #
[05/15 07:10:37    376s] #Start Detail Routing..
[05/15 07:10:37    376s] #start initial detail routing ...
[05/15 07:10:37    376s] ### Design has 0 dirty nets, 669 dirty-areas)
[05/15 07:10:37    376s] #   Improving pin accessing ...
[05/15 07:10:37    376s] #    elapsed time = 00:00:00, memory = 1723.61 (MB)
[05/15 07:10:39    378s] #    completing 20% with 8 violations
[05/15 07:10:39    378s] #    elapsed time = 00:00:02, memory = 1773.01 (MB)
[05/15 07:10:39    378s] #    completing 30% with 8 violations
[05/15 07:10:39    378s] #    elapsed time = 00:00:02, memory = 1773.02 (MB)
[05/15 07:10:40    379s] #    completing 40% with 14 violations
[05/15 07:10:40    379s] #    elapsed time = 00:00:03, memory = 1778.86 (MB)
[05/15 07:10:40    379s] #    completing 50% with 14 violations
[05/15 07:10:40    379s] #    elapsed time = 00:00:03, memory = 1778.93 (MB)
[05/15 07:10:40    379s] #    completing 60% with 14 violations
[05/15 07:10:40    379s] #    elapsed time = 00:00:03, memory = 1779.45 (MB)
[05/15 07:10:41    381s] #    completing 70% with 20 violations
[05/15 07:10:41    381s] #    elapsed time = 00:00:05, memory = 1782.75 (MB)
[05/15 07:10:41    381s] #    completing 80% with 20 violations
[05/15 07:10:41    381s] #    elapsed time = 00:00:05, memory = 1782.98 (MB)
[05/15 07:10:43    382s] #    completing 90% with 22 violations
[05/15 07:10:43    382s] #    elapsed time = 00:00:06, memory = 1784.97 (MB)
[05/15 07:10:43    382s] #    completing 100% with 22 violations
[05/15 07:10:43    382s] #    elapsed time = 00:00:06, memory = 1785.15 (MB)
[05/15 07:10:43    382s] # ECO: 0.3% of the total area was rechecked for DRC, and 1.9% required routing.
[05/15 07:10:43    382s] #   number of violations = 22
[05/15 07:10:43    382s] #
[05/15 07:10:43    382s] #    By Layer and Type :
[05/15 07:10:43    382s] #	          Short   Totals
[05/15 07:10:43    382s] #	Metal1        8        8
[05/15 07:10:43    382s] #	Metal2       14       14
[05/15 07:10:43    382s] #	Totals       22       22
[05/15 07:10:43    382s] #130 out of 4192 instances (3.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/15 07:10:43    382s] #0.0% of the total area is being checked for drcs
[05/15 07:10:43    382s] #0.0% of the total area was checked
[05/15 07:10:43    382s] ### Routing stats: routing = 2.15% drc-check-only = 0.30% dirty-area = 0.35%
[05/15 07:10:43    382s] #   number of violations = 0
[05/15 07:10:43    382s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1726.01 (MB), peak = 1785.15 (MB)
[05/15 07:10:43    382s] #Complete Detail Routing.
[05/15 07:10:43    382s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:10:43    382s] #Total wire length = 122934 um.
[05/15 07:10:43    382s] #Total half perimeter of net bounding box = 117796 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal1 = 1564 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal2 = 22445 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal3 = 52319 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal4 = 13442 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal5 = 29257 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal6 = 528 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal7 = 3380 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:10:43    382s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:10:43    382s] #Total number of vias = 28102
[05/15 07:10:43    382s] #Total number of multi-cut vias = 4 (  0.0%)
[05/15 07:10:43    382s] #Total number of single cut vias = 28098 (100.0%)
[05/15 07:10:43    382s] #Up-Via Summary (total 28102):
[05/15 07:10:43    382s] #                   single-cut          multi-cut      Total
[05/15 07:10:43    382s] #-----------------------------------------------------------
[05/15 07:10:43    382s] # Metal1         12166 (100.0%)         0 (  0.0%)      12166
[05/15 07:10:43    382s] # Metal2         10515 (100.0%)         3 (  0.0%)      10518
[05/15 07:10:43    382s] # Metal3          3449 (100.0%)         0 (  0.0%)       3449
[05/15 07:10:43    382s] # Metal4          1639 ( 99.9%)         1 (  0.1%)       1640
[05/15 07:10:43    382s] # Metal5           177 (100.0%)         0 (  0.0%)        177
[05/15 07:10:43    382s] # Metal6           152 (100.0%)         0 (  0.0%)        152
[05/15 07:10:43    382s] #-----------------------------------------------------------
[05/15 07:10:43    382s] #                28098 (100.0%)         4 (  0.0%)      28102 
[05/15 07:10:43    382s] #
[05/15 07:10:43    382s] #Total number of DRC violations = 0
[05/15 07:10:43    382s] ### Time Record (Detail Routing) is uninstalled.
[05/15 07:10:43    382s] #Cpu time = 00:00:06
[05/15 07:10:43    382s] #Elapsed time = 00:00:07
[05/15 07:10:43    382s] #Increased memory = 2.85 (MB)
[05/15 07:10:43    382s] #Total memory = 1726.01 (MB)
[05/15 07:10:43    382s] #Peak memory = 1785.15 (MB)
[05/15 07:10:43    382s] ### Time Record (Antenna Fixing) is installed.
[05/15 07:10:43    382s] #
[05/15 07:10:43    382s] #start routing for process antenna violation fix ...
[05/15 07:10:43    383s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[05/15 07:10:44    383s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1724.25 (MB), peak = 1785.15 (MB)
[05/15 07:10:44    383s] #
[05/15 07:10:44    383s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:10:44    383s] #Total wire length = 122934 um.
[05/15 07:10:44    383s] #Total half perimeter of net bounding box = 117796 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal1 = 1564 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal2 = 22445 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal3 = 52319 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal4 = 13442 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal5 = 29257 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal6 = 528 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal7 = 3380 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:10:44    383s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:10:44    383s] #Total number of vias = 28102
[05/15 07:10:44    383s] #Total number of multi-cut vias = 4 (  0.0%)
[05/15 07:10:44    383s] #Total number of single cut vias = 28098 (100.0%)
[05/15 07:10:44    383s] #Up-Via Summary (total 28102):
[05/15 07:10:44    383s] #                   single-cut          multi-cut      Total
[05/15 07:10:44    383s] #-----------------------------------------------------------
[05/15 07:10:44    383s] # Metal1         12166 (100.0%)         0 (  0.0%)      12166
[05/15 07:10:44    383s] # Metal2         10515 (100.0%)         3 (  0.0%)      10518
[05/15 07:10:44    383s] # Metal3          3449 (100.0%)         0 (  0.0%)       3449
[05/15 07:10:44    383s] # Metal4          1639 ( 99.9%)         1 (  0.1%)       1640
[05/15 07:10:44    383s] # Metal5           177 (100.0%)         0 (  0.0%)        177
[05/15 07:10:44    383s] # Metal6           152 (100.0%)         0 (  0.0%)        152
[05/15 07:10:44    383s] #-----------------------------------------------------------
[05/15 07:10:44    383s] #                28098 (100.0%)         4 (  0.0%)      28102 
[05/15 07:10:44    383s] #
[05/15 07:10:44    383s] #Total number of DRC violations = 0
[05/15 07:10:44    383s] #Total number of process antenna violations = 0
[05/15 07:10:44    383s] #Total number of net violated process antenna rule = 0
[05/15 07:10:44    383s] #
[05/15 07:10:44    384s] #
[05/15 07:10:44    384s] #Total number of nets with non-default rule or having extra spacing = 22
[05/15 07:10:44    384s] #Total wire length = 122934 um.
[05/15 07:10:44    384s] #Total half perimeter of net bounding box = 117796 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal1 = 1564 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal2 = 22445 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal3 = 52319 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal4 = 13442 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal5 = 29257 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal6 = 528 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal7 = 3380 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal8 = 0 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal9 = 0 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal10 = 0 um.
[05/15 07:10:44    384s] #Total wire length on LAYER Metal11 = 0 um.
[05/15 07:10:44    384s] #Total number of vias = 28102
[05/15 07:10:44    384s] #Total number of multi-cut vias = 4 (  0.0%)
[05/15 07:10:44    384s] #Total number of single cut vias = 28098 (100.0%)
[05/15 07:10:44    384s] #Up-Via Summary (total 28102):
[05/15 07:10:44    384s] #                   single-cut          multi-cut      Total
[05/15 07:10:44    384s] #-----------------------------------------------------------
[05/15 07:10:44    384s] # Metal1         12166 (100.0%)         0 (  0.0%)      12166
[05/15 07:10:44    384s] # Metal2         10515 (100.0%)         3 (  0.0%)      10518
[05/15 07:10:44    384s] # Metal3          3449 (100.0%)         0 (  0.0%)       3449
[05/15 07:10:44    384s] # Metal4          1639 ( 99.9%)         1 (  0.1%)       1640
[05/15 07:10:44    384s] # Metal5           177 (100.0%)         0 (  0.0%)        177
[05/15 07:10:44    384s] # Metal6           152 (100.0%)         0 (  0.0%)        152
[05/15 07:10:44    384s] #-----------------------------------------------------------
[05/15 07:10:44    384s] #                28098 (100.0%)         4 (  0.0%)      28102 
[05/15 07:10:44    384s] #
[05/15 07:10:44    384s] #Total number of DRC violations = 0
[05/15 07:10:44    384s] #Total number of process antenna violations = 0
[05/15 07:10:44    384s] #Total number of net violated process antenna rule = 0
[05/15 07:10:44    384s] #
[05/15 07:10:44    384s] ### Time Record (Antenna Fixing) is uninstalled.
[05/15 07:10:44    384s] #detailRoute Statistics:
[05/15 07:10:44    384s] #Cpu time = 00:00:07
[05/15 07:10:44    384s] #Elapsed time = 00:00:08
[05/15 07:10:44    384s] #Increased memory = 1.09 (MB)
[05/15 07:10:44    384s] #Total memory = 1724.25 (MB)
[05/15 07:10:44    384s] #Peak memory = 1785.15 (MB)
[05/15 07:10:44    384s] #Skip updating routing design signature in db-snapshot flow
[05/15 07:10:44    384s] ### global_detail_route design signature (61): route=1391370532 flt_obj=0 vio=1905142130 shield_wire=1
[05/15 07:10:44    384s] ### Time Record (DB Export) is installed.
[05/15 07:10:44    384s] ### export design design signature (62): route=1391370532 fixed_route=661866366 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=623095677 dirty_area=0 del_dirty_area=0 cell=531573862 placement=1927712801 pin_access=1701033533 inst_pattern=1
[05/15 07:10:45    384s] #	no debugging net set
[05/15 07:10:45    384s] ### Time Record (DB Export) is uninstalled.
[05/15 07:10:45    384s] ### Time Record (Post Callback) is installed.
[05/15 07:10:45    384s] ### Time Record (Post Callback) is uninstalled.
[05/15 07:10:45    384s] #
[05/15 07:10:45    384s] #globalDetailRoute statistics:
[05/15 07:10:45    384s] #Cpu time = 00:00:12
[05/15 07:10:45    384s] #Elapsed time = 00:00:13
[05/15 07:10:45    384s] #Increased memory = -55.44 (MB)
[05/15 07:10:45    384s] #Total memory = 1657.90 (MB)
[05/15 07:10:45    384s] #Peak memory = 1785.15 (MB)
[05/15 07:10:45    384s] #Number of warnings = 25
[05/15 07:10:45    384s] #Total number of warnings = 121
[05/15 07:10:45    384s] #Number of fails = 0
[05/15 07:10:45    384s] #Total number of fails = 0
[05/15 07:10:45    384s] #Complete globalDetailRoute on Thu May 15 07:10:45 2025
[05/15 07:10:45    384s] #
[05/15 07:10:45    384s] ### import design signature (63): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1701033533 inst_pattern=1
[05/15 07:10:45    384s] ### Time Record (globalDetailRoute) is uninstalled.
[05/15 07:10:45    384s] ### 
[05/15 07:10:45    384s] ###   Scalability Statistics
[05/15 07:10:45    384s] ### 
[05/15 07:10:45    384s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:10:45    384s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/15 07:10:45    384s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:10:45    384s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/15 07:10:45    384s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/15 07:10:45    384s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/15 07:10:45    384s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/15 07:10:45    384s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/15 07:10:45    384s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/15 07:10:45    384s] ###   Data Preparation              |        00:00:01|        00:00:02|             0.9|
[05/15 07:10:45    384s] ###   Global Routing                |        00:00:01|        00:00:02|             0.9|
[05/15 07:10:45    384s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[05/15 07:10:45    384s] ###   Detail Routing                |        00:00:06|        00:00:07|             1.0|
[05/15 07:10:45    384s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[05/15 07:10:45    384s] ###   Entire Command                |        00:00:12|        00:00:13|             0.9|
[05/15 07:10:45    384s] ### --------------------------------+----------------+----------------+----------------+
[05/15 07:10:45    384s] ### 
[05/15 07:10:45    384s] *** EcoRoute #1 [finish] : cpu/real = 0:00:11.6/0:00:12.7 (0.9), totSession cpu/real = 0:06:24.5/0:11:42.5 (0.5), mem = 2066.8M
[05/15 07:10:45    384s] 
[05/15 07:10:45    384s] =============================================================================================
[05/15 07:10:45    384s]  Step TAT Report for EcoRoute #1                                                21.12-s106_1
[05/15 07:10:45    384s] =============================================================================================
[05/15 07:10:45    384s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:10:45    384s] ---------------------------------------------------------------------------------------------
[05/15 07:10:45    384s] [ GlobalRoute            ]      1   0:00:01.5  (  11.9 % )     0:00:01.5 /  0:00:01.3    0.9
[05/15 07:10:45    384s] [ DetailRoute            ]      1   0:00:06.5  (  51.2 % )     0:00:06.5 /  0:00:06.2    1.0
[05/15 07:10:45    384s] [ MISC                   ]          0:00:04.7  (  36.9 % )     0:00:04.7 /  0:00:04.0    0.9
[05/15 07:10:45    384s] ---------------------------------------------------------------------------------------------
[05/15 07:10:45    384s]  EcoRoute #1 TOTAL                  0:00:12.7  ( 100.0 % )     0:00:12.7 /  0:00:11.6    0.9
[05/15 07:10:45    384s] ---------------------------------------------------------------------------------------------
[05/15 07:10:45    384s] 
[05/15 07:10:45    384s] **optDesign ... cpu = 0:00:29, real = 0:00:31, mem = 1657.8M, totSessionCpu=0:06:24 **
[05/15 07:10:45    384s] New Signature Flow (restoreNanoRouteOptions) ....
[05/15 07:10:45    384s] **INFO: flowCheckPoint #4 PostEcoSummary
[05/15 07:10:45    384s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/15 07:10:45    384s] 
[05/15 07:10:45    384s] Trim Metal Layers:
[05/15 07:10:45    384s] LayerId::1 widthSet size::1
[05/15 07:10:45    384s] LayerId::2 widthSet size::1
[05/15 07:10:45    384s] LayerId::3 widthSet size::1
[05/15 07:10:45    384s] LayerId::4 widthSet size::1
[05/15 07:10:45    384s] LayerId::5 widthSet size::1
[05/15 07:10:45    384s] LayerId::6 widthSet size::1
[05/15 07:10:45    384s] LayerId::7 widthSet size::1
[05/15 07:10:45    384s] LayerId::8 widthSet size::1
[05/15 07:10:45    384s] LayerId::9 widthSet size::1
[05/15 07:10:45    384s] LayerId::10 widthSet size::1
[05/15 07:10:45    384s] LayerId::11 widthSet size::1
[05/15 07:10:45    384s] eee: pegSigSF::1.070000
[05/15 07:10:45    384s] Initializing multi-corner resistance tables ...
[05/15 07:10:45    384s] eee: l::1 avDens::0.097712 usedTrk::4678.467543 availTrk::47880.000000 sigTrk::4678.467543
[05/15 07:10:45    384s] eee: l::2 avDens::0.043414 usedTrk::1803.975145 availTrk::41553.000000 sigTrk::1803.975145
[05/15 07:10:45    384s] eee: l::3 avDens::0.078501 usedTrk::3257.025144 availTrk::41490.000000 sigTrk::3257.025144
[05/15 07:10:45    384s] eee: l::4 avDens::0.029139 usedTrk::1101.208477 availTrk::37791.000000 sigTrk::1101.208477
[05/15 07:10:45    384s] eee: l::5 avDens::0.081994 usedTrk::1867.006728 availTrk::22770.000000 sigTrk::1867.006728
[05/15 07:10:45    384s] eee: l::6 avDens::0.012406 usedTrk::58.338597 availTrk::4702.500000 sigTrk::58.338597
[05/15 07:10:45    384s] eee: l::7 avDens::0.074791 usedTrk::195.204096 availTrk::2610.000000 sigTrk::195.204096
[05/15 07:10:45    384s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:10:45    384s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:10:45    384s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:10:45    384s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/15 07:10:45    384s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.334649 ; uaWl: 1.000000 ; uaWlH: 0.374958 ; aWlH: 0.000000 ; Pmax: 0.841400 ; wcR: 0.772700 ; newSi: 0.001600 ; pMod: 81 ; wHLS: 1.000000 ;
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_clear_pad is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_io_pad7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VSSIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (NRIG-34) Power/Ground pin VDDIOR of instance pad_p_out0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[05/15 07:10:45    384s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[05/15 07:10:45    384s] #To increase the message display limit, refer to the product command reference manual.
[05/15 07:10:45    384s] ### Net info: total nets: 4217
[05/15 07:10:45    384s] ### Net info: dirty nets: 0
[05/15 07:10:45    384s] ### Net info: marked as disconnected nets: 0
[05/15 07:10:45    384s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[05/15 07:10:45    384s] #num needed restored net=0
[05/15 07:10:45    384s] #need_extraction net=0 (total=4217)
[05/15 07:10:45    384s] ### Net info: fully routed nets: 4168
[05/15 07:10:45    384s] ### Net info: trivial (< 2 pins) nets: 28
[05/15 07:10:45    384s] ### Net info: unrouted nets: 21
[05/15 07:10:45    384s] ### Net info: re-extraction nets: 0
[05/15 07:10:45    384s] ### Net info: ignored nets: 0
[05/15 07:10:45    384s] ### Net info: skip routing nets: 0
[05/15 07:10:45    384s] #WARNING (NRDB-2120) Special net VSS_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:10:45    384s] #WARNING (NRDB-2120) Special net VDD_IOR is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:10:45    384s] #WARNING (NRDB-2120) Special net VDD1 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:10:45    384s] #WARNING (NRDB-2120) Special net VDD0 is missing wiring shapes, will disable tie-net connections to this net.
[05/15 07:10:45    384s] ### import design signature (64): route=1717090667 fixed_route=1717090667 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1149829419 dirty_area=0 del_dirty_area=0 cell=531573862 placement=1927712801 pin_access=1701033533 inst_pattern=1
[05/15 07:10:45    384s] #Extract in post route mode
[05/15 07:10:45    384s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[05/15 07:10:45    384s] #Fast data preparation for tQuantus.
[05/15 07:10:45    384s] #Start routing data preparation on Thu May 15 07:10:45 2025
[05/15 07:10:45    384s] #
[05/15 07:10:45    385s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[05/15 07:10:45    385s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:10:45    385s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:10:45    385s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:10:45    385s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:10:45    385s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:10:45    385s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:10:45    385s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[05/15 07:10:45    385s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[05/15 07:10:45    385s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[05/15 07:10:45    385s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[05/15 07:10:45    385s] #Regenerating Ggrids automatically.
[05/15 07:10:45    385s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[05/15 07:10:45    385s] #Using automatically generated G-grids.
[05/15 07:10:45    385s] #Done routing data preparation.
[05/15 07:10:45    385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.45 (MB), peak = 1785.15 (MB)
[05/15 07:10:45    385s] #
[05/15 07:10:45    385s] #Start tQuantus RC extraction...
[05/15 07:10:45    385s] #Start building rc corner(s)...
[05/15 07:10:45    385s] #Number of RC Corner = 2
[05/15 07:10:45    385s] #Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 07:10:45    385s] #Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[05/15 07:10:45    385s] #METAL_1 -> Metal1 (1)
[05/15 07:10:45    385s] #METAL_2 -> Metal2 (2)
[05/15 07:10:45    385s] #METAL_3 -> Metal3 (3)
[05/15 07:10:45    385s] #METAL_4 -> Metal4 (4)
[05/15 07:10:45    385s] #METAL_5 -> Metal5 (5)
[05/15 07:10:45    385s] #METAL_6 -> Metal6 (6)
[05/15 07:10:45    385s] #METAL_7 -> Metal7 (7)
[05/15 07:10:45    385s] #METAL_8 -> Metal8 (8)
[05/15 07:10:45    385s] #METAL_9 -> Metal9 (9)
[05/15 07:10:45    385s] #METAL_10 -> Metal10 (10)
[05/15 07:10:45    385s] #METAL_11 -> Metal11 (11)
[05/15 07:10:46    385s] #SADV-On
[05/15 07:10:46    385s] # Corner(s) : 
[05/15 07:10:46    385s] #RC_Extraction_WC [25.00] 
[05/15 07:10:46    385s] #RC_Extraction_BC [25.00]
[05/15 07:10:47    386s] # Corner id: 0
[05/15 07:10:47    386s] # Layout Scale: 1.000000
[05/15 07:10:47    386s] # Has Metal Fill model: yes
[05/15 07:10:47    386s] # Temperature was set
[05/15 07:10:47    386s] # Temperature : 25.000000
[05/15 07:10:47    386s] # Ref. Temp   : 25.000000
[05/15 07:10:47    386s] # Corner id: 1
[05/15 07:10:47    386s] # Layout Scale: 1.000000
[05/15 07:10:47    386s] # Has Metal Fill model: yes
[05/15 07:10:47    386s] # Temperature was set
[05/15 07:10:47    386s] # Temperature : 25.000000
[05/15 07:10:47    386s] # Ref. Temp   : 25.000000
[05/15 07:10:47    386s] #SADV-Off
[05/15 07:10:47    386s] #total pattern=286 [11, 792]
[05/15 07:10:47    386s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/15 07:10:47    386s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[05/15 07:10:47    386s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[05/15 07:10:47    386s] #number model r/c [1,1] [11,792] read
[05/15 07:10:47    386s] #0 rcmodel(s) requires rebuild
[05/15 07:10:47    386s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1661.06 (MB), peak = 1785.15 (MB)
[05/15 07:10:47    386s] #Finish check_net_pin_list step Enter extract
[05/15 07:10:47    386s] #Start init net ripin tree building
[05/15 07:10:47    386s] #Finish init net ripin tree building
[05/15 07:10:47    386s] #Cpu time = 00:00:00
[05/15 07:10:47    386s] #Elapsed time = 00:00:00
[05/15 07:10:47    386s] #Increased memory = 0.10 (MB)
[05/15 07:10:47    386s] #Total memory = 1661.16 (MB)
[05/15 07:10:47    386s] #Peak memory = 1785.15 (MB)
[05/15 07:10:47    386s] #begin processing metal fill model file
[05/15 07:10:47    386s] #end processing metal fill model file
[05/15 07:10:47    386s] #Length limit = 200 pitches
[05/15 07:10:47    386s] #opt mode = 2
[05/15 07:10:47    386s] #Finish check_net_pin_list step Fix net pin list
[05/15 07:10:47    386s] #Start generate extraction boxes.
[05/15 07:10:47    386s] #
[05/15 07:10:47    386s] #Extract using 30 x 30 Hboxes
[05/15 07:10:47    386s] #13x12 initial hboxes
[05/15 07:10:47    386s] #Use area based hbox pruning.
[05/15 07:10:47    386s] #0/0 hboxes pruned.
[05/15 07:10:47    386s] #Complete generating extraction boxes.
[05/15 07:10:47    386s] #Extract 25 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
[05/15 07:10:47    386s] #Process 0 special clock nets for rc extraction
[05/15 07:10:48    386s] #Total 4164 nets were built. 611 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/15 07:10:54    392s] #Run Statistics for Extraction:
[05/15 07:10:54    392s] #   Cpu time = 00:00:06, elapsed time = 00:00:07 .
[05/15 07:10:54    392s] #   Increased memory =    22.73 (MB), total memory =  1683.89 (MB), peak memory =  1785.15 (MB)
[05/15 07:10:54    392s] #Register nets and terms for rcdb /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d
[05/15 07:10:54    393s] #Finish registering nets and terms for rcdb.
[05/15 07:10:54    393s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.58 (MB), peak = 1785.15 (MB)
[05/15 07:10:54    393s] #RC Statistics: 21820 Res, 13950 Ground Cap, 6976 XCap (Edge to Edge)
[05/15 07:10:54    393s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 11312.94 (12786), Avg L-Edge Length: 8826.13 (5741)
[05/15 07:10:54    393s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d.
[05/15 07:10:54    393s] #Start writing RC data.
[05/15 07:10:54    393s] #Finish writing RC data
[05/15 07:10:54    393s] #Finish writing rcdb with 26009 nodes, 21845 edges, and 14138 xcaps
[05/15 07:10:54    393s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1661.30 (MB), peak = 1785.15 (MB)
[05/15 07:10:54    393s] Restoring parasitic data from file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d' ...
[05/15 07:10:54    393s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d' for reading (mem: 2087.254M)
[05/15 07:10:54    393s] Reading RCDB with compressed RC data.
[05/15 07:10:54    393s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d' for content verification (mem: 2087.254M)
[05/15 07:10:54    393s] Reading RCDB with compressed RC data.
[05/15 07:10:54    393s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d': 0 access done (mem: 2087.254M)
[05/15 07:10:54    393s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d': 0 access done (mem: 2087.254M)
[05/15 07:10:55    393s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2087.254M)
[05/15 07:10:55    393s] Following multi-corner parasitics specified:
[05/15 07:10:55    393s] 	/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d (rcdb)
[05/15 07:10:55    393s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d' for reading (mem: 2087.254M)
[05/15 07:10:55    393s] Reading RCDB with compressed RC data.
[05/15 07:10:55    393s] 		Cell mcs4_pad_frame has rcdb /tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d specified
[05/15 07:10:55    393s] Cell mcs4_pad_frame, hinst 
[05/15 07:10:55    393s] processing rcdb (/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d) for hinst (top) of cell (mcs4_pad_frame);
[05/15 07:10:55    393s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/nr23754_Q6WJj0.rcdb.d': 0 access done (mem: 2087.254M)
[05/15 07:10:55    393s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2087.254M)
[05/15 07:10:55    393s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_4VcmzC.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2087.254M)
[05/15 07:10:55    393s] Reading RCDB with compressed RC data.
[05/15 07:10:55    393s] Closing parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_4VcmzC.rcdb.d/mcs4_pad_frame.rcdb.d': 0 access done (mem: 2087.254M)
[05/15 07:10:55    393s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2087.254M)
[05/15 07:10:55    393s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2087.254M)
[05/15 07:10:55    393s] #
[05/15 07:10:55    393s] #Restore RCDB.
[05/15 07:10:55    393s] #
[05/15 07:10:55    393s] #Complete tQuantus RC extraction.
[05/15 07:10:55    393s] #Cpu time = 00:00:09
[05/15 07:10:55    393s] #Elapsed time = 00:00:10
[05/15 07:10:55    393s] #Increased memory = 1.95 (MB)
[05/15 07:10:55    393s] #Total memory = 1661.40 (MB)
[05/15 07:10:55    393s] #Peak memory = 1785.15 (MB)
[05/15 07:10:55    393s] #
[05/15 07:10:55    393s] #611 inserted nodes are removed
[05/15 07:10:55    394s] ### export design design signature (66): route=445818165 fixed_route=445818165 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1702396366 dirty_area=0 del_dirty_area=0 cell=531573862 placement=1927712801 pin_access=1701033533 inst_pattern=1
[05/15 07:10:55    394s] #	no debugging net set
[05/15 07:10:55    394s] ### import design signature (67): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1701033533 inst_pattern=1
[05/15 07:10:56    394s] #Start Inst Signature in MT(0)
[05/15 07:10:56    394s] #Start Net Signature in MT(15841767)
[05/15 07:10:56    394s] #Calculate SNet Signature in MT (26691466)
[05/15 07:10:56    394s] #Run time and memory report for RC extraction:
[05/15 07:10:56    394s] #RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
[05/15 07:10:56    394s] #Run Statistics for snet signature:
[05/15 07:10:56    394s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:56    394s] #   Increased memory =     0.00 (MB), total memory =  1658.06 (MB), peak memory =  1785.15 (MB)
[05/15 07:10:56    394s] #Run Statistics for Net Final Signature:
[05/15 07:10:56    394s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:56    394s] #   Increased memory =     0.00 (MB), total memory =  1658.06 (MB), peak memory =  1785.15 (MB)
[05/15 07:10:56    394s] #Run Statistics for Net launch:
[05/15 07:10:56    394s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:56    394s] #   Increased memory =     0.00 (MB), total memory =  1658.06 (MB), peak memory =  1785.15 (MB)
[05/15 07:10:56    394s] #Run Statistics for Net init_dbsNet_slist:
[05/15 07:10:56    394s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:56    394s] #   Increased memory =     0.00 (MB), total memory =  1658.06 (MB), peak memory =  1785.15 (MB)
[05/15 07:10:56    394s] #Run Statistics for net signature:
[05/15 07:10:56    394s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:56    394s] #   Increased memory =     0.00 (MB), total memory =  1658.06 (MB), peak memory =  1785.15 (MB)
[05/15 07:10:56    394s] #Run Statistics for inst signature:
[05/15 07:10:56    394s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[05/15 07:10:56    394s] #   Increased memory =     0.00 (MB), total memory =  1658.06 (MB), peak memory =  1785.15 (MB)
[05/15 07:10:56    394s] **optDesign ... cpu = 0:00:38, real = 0:00:42, mem = 1658.1M, totSessionCpu=0:06:34 **
[05/15 07:10:56    394s] Starting delay calculation for Setup views
[05/15 07:10:56    394s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 07:10:56    394s] AAE_INFO: resetNetProps viewIdx 0 
[05/15 07:10:56    394s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 07:10:56    394s] #################################################################################
[05/15 07:10:56    394s] # Design Stage: PostRoute
[05/15 07:10:56    394s] # Design Name: mcs4_pad_frame
[05/15 07:10:56    394s] # Design Mode: 45nm
[05/15 07:10:56    394s] # Analysis Mode: MMMC OCV 
[05/15 07:10:56    394s] # Parasitics Mode: SPEF/RCDB 
[05/15 07:10:56    394s] # Signoff Settings: SI On 
[05/15 07:10:56    394s] #################################################################################
[05/15 07:10:56    394s] AAE_INFO: 1 threads acquired from CTE.
[05/15 07:10:56    394s] Setting infinite Tws ...
[05/15 07:10:56    394s] First Iteration Infinite Tw... 
[05/15 07:10:56    394s] Calculate early delays in OCV mode...
[05/15 07:10:56    394s] Calculate late delays in OCV mode...
[05/15 07:10:56    394s] Topological Sorting (REAL = 0:00:00.0, MEM = 2079.5M, InitMEM = 2079.5M)
[05/15 07:10:56    394s] Start delay calculation (fullDC) (1 T). (MEM=2079.54)
[05/15 07:10:56    394s] End AAE Lib Interpolated Model. (MEM=2091.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:10:56    394s] Opening parasitic data file '/tmp/innovus_temp_23754_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_yJZcWf/mcs4_pad_frame_23754_4VcmzC.rcdb.d/mcs4_pad_frame.rcdb.d' for reading (mem: 2091.336M)
[05/15 07:10:56    394s] Reading RCDB with compressed RC data.
[05/15 07:10:56    394s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2091.3M)
[05/15 07:10:58    396s] Total number of fetched objects 4195
[05/15 07:10:58    396s] AAE_INFO-618: Total number of nets in the design is 4217,  100.0 percent of the nets selected for SI analysis
[05/15 07:10:58    396s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/15 07:10:58    396s] End delay calculation. (MEM=2107.75 CPU=0:00:01.6 REAL=0:00:02.0)
[05/15 07:10:58    396s] End delay calculation (fullDC). (MEM=2107.75 CPU=0:00:01.8 REAL=0:00:02.0)
[05/15 07:10:58    396s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2107.8M) ***
[05/15 07:10:58    396s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2107.8M)
[05/15 07:10:58    396s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 07:10:58    396s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2107.8M)
[05/15 07:10:58    396s] Starting SI iteration 2
[05/15 07:10:58    396s] Calculate early delays in OCV mode...
[05/15 07:10:58    396s] Calculate late delays in OCV mode...
[05/15 07:10:58    396s] Start delay calculation (fullDC) (1 T). (MEM=2073.96)
[05/15 07:10:58    396s] End AAE Lib Interpolated Model. (MEM=2073.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:10:58    396s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 22. 
[05/15 07:10:58    396s] Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4195. 
[05/15 07:10:58    396s] Total number of fetched objects 4195
[05/15 07:10:58    396s] AAE_INFO-618: Total number of nets in the design is 4217,  0.5 percent of the nets selected for SI analysis
[05/15 07:10:58    396s] End delay calculation. (MEM=2116.64 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 07:10:58    396s] End delay calculation (fullDC). (MEM=2116.64 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 07:10:58    396s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2116.6M) ***
[05/15 07:10:58    396s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:06:37 mem=2116.6M)
[05/15 07:10:58    396s] End AAE Lib Interpolated Model. (MEM=2116.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:10:59    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2116.6M, EPOCH TIME: 1747307459.024994
[05/15 07:10:59    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.070, MEM:2116.6M, EPOCH TIME: 1747307459.094641
[05/15 07:10:59    397s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.763  | 41.445  | 39.763  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      6 (28)      |   -0.034   |      9 (36)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 18.825%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:45, mem = 1712.4M, totSessionCpu=0:06:37 **
[05/15 07:10:59    397s] Executing marking Critical Nets1
[05/15 07:10:59    397s] GigaOpt: LEF-safe TNS opt is disabled in the current flow
[05/15 07:10:59    397s] **INFO: flowCheckPoint #5 OptimizationRecovery
[05/15 07:10:59    397s] Running postRoute recovery in postEcoRoute mode
[05/15 07:10:59    397s] **optDesign ... cpu = 0:00:41, real = 0:00:45, mem = 1712.4M, totSessionCpu=0:06:37 **
[05/15 07:10:59    397s]   Timing/DRV Snapshot: (TGT)
[05/15 07:10:59    397s]      Weighted WNS: 0.000
[05/15 07:10:59    397s]       All  PG WNS: 0.000
[05/15 07:10:59    397s]       High PG WNS: 0.000
[05/15 07:10:59    397s]       All  PG TNS: 0.000
[05/15 07:10:59    397s]       High PG TNS: 0.000
[05/15 07:10:59    397s]       Low  PG TNS: 0.000
[05/15 07:10:59    397s]          Tran DRV: 6 (9)
[05/15 07:10:59    397s]           Cap DRV: 0 (2)
[05/15 07:10:59    397s]        Fanout DRV: 0 (7)
[05/15 07:10:59    397s]            Glitch: 0 (0)
[05/15 07:10:59    397s]    Category Slack: { [L, 39.763] [H, 41.445] }
[05/15 07:10:59    397s] 
[05/15 07:10:59    397s] Checking setup slack degradation ...
[05/15 07:10:59    397s] 
[05/15 07:10:59    397s] Recovery Manager:
[05/15 07:10:59    397s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/15 07:10:59    397s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[05/15 07:10:59    397s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/15 07:10:59    397s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/15 07:10:59    397s] 
[05/15 07:10:59    397s] Checking DRV degradation...
[05/15 07:10:59    397s] 
[05/15 07:10:59    397s] Recovery Manager:
[05/15 07:10:59    397s]     Tran DRV degradation : 0 (6 -> 6, Margin 20) - Skip
[05/15 07:10:59    397s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/15 07:10:59    397s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/15 07:10:59    397s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/15 07:10:59    397s] 
[05/15 07:10:59    397s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/15 07:10:59    397s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2117.76M, totSessionCpu=0:06:37).
[05/15 07:10:59    397s] **optDesign ... cpu = 0:00:41, real = 0:00:45, mem = 1712.5M, totSessionCpu=0:06:37 **
[05/15 07:10:59    397s] 
[05/15 07:10:59    397s] Latch borrow mode reset to max_borrow
[05/15 07:10:59    397s] 
[05/15 07:10:59    397s] Optimization is working on the following views:
[05/15 07:10:59    397s]   Setup views: AnalysisView_WC 
[05/15 07:10:59    397s]   Hold  views:  AnalysisView_BC
[05/15 07:10:59    397s] **INFO: flowCheckPoint #6 FinalSummary
[05/15 07:10:59    397s] Reported timing to dir ./timingReports
[05/15 07:10:59    397s] **optDesign ... cpu = 0:00:42, real = 0:00:45, mem = 1712.6M, totSessionCpu=0:06:37 **
[05/15 07:10:59    397s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2117.8M, EPOCH TIME: 1747307459.584840
[05/15 07:10:59    397s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.067, MEM:2117.8M, EPOCH TIME: 1747307459.651621
[05/15 07:10:59    397s] Saving timing graph ...
[05/15 07:11:00    397s] Done save timing graph
[05/15 07:11:00    397s] 
[05/15 07:11:00    397s] TimeStamp Deleting Cell Server Begin ...
[05/15 07:11:00    397s] 
[05/15 07:11:00    397s] TimeStamp Deleting Cell Server End ...
[05/15 07:11:00    398s] Starting delay calculation for Hold views
[05/15 07:11:00    398s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/15 07:11:00    398s] AAE_INFO: resetNetProps viewIdx 1 
[05/15 07:11:00    398s] Starting SI iteration 1 using Infinite Timing Windows
[05/15 07:11:00    398s] #################################################################################
[05/15 07:11:00    398s] # Design Stage: PostRoute
[05/15 07:11:00    398s] # Design Name: mcs4_pad_frame
[05/15 07:11:00    398s] # Design Mode: 45nm
[05/15 07:11:00    398s] # Analysis Mode: MMMC OCV 
[05/15 07:11:00    398s] # Parasitics Mode: SPEF/RCDB 
[05/15 07:11:00    398s] # Signoff Settings: SI On 
[05/15 07:11:00    398s] #################################################################################
[05/15 07:11:00    398s] AAE_INFO: 1 threads acquired from CTE.
[05/15 07:11:00    398s] Setting infinite Tws ...
[05/15 07:11:00    398s] First Iteration Infinite Tw... 
[05/15 07:11:00    398s] Calculate late delays in OCV mode...
[05/15 07:11:00    398s] Calculate early delays in OCV mode...
[05/15 07:11:00    398s] Topological Sorting (REAL = 0:00:00.0, MEM = 2128.3M, InitMEM = 2128.3M)
[05/15 07:11:00    398s] Start delay calculation (fullDC) (1 T). (MEM=2128.29)
[05/15 07:11:00    398s] End AAE Lib Interpolated Model. (MEM=2140.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:11:02    399s] Total number of fetched objects 4195
[05/15 07:11:02    399s] AAE_INFO-618: Total number of nets in the design is 4217,  100.0 percent of the nets selected for SI analysis
[05/15 07:11:02    400s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:11:02    400s] End delay calculation. (MEM=2143.9 CPU=0:00:01.4 REAL=0:00:02.0)
[05/15 07:11:02    400s] End delay calculation (fullDC). (MEM=2143.9 CPU=0:00:01.6 REAL=0:00:02.0)
[05/15 07:11:02    400s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2143.9M) ***
[05/15 07:11:02    400s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2143.9M)
[05/15 07:11:02    400s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 07:11:02    400s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2143.9M)
[05/15 07:11:02    400s] Starting SI iteration 2
[05/15 07:11:02    400s] Calculate late delays in OCV mode...
[05/15 07:11:02    400s] Calculate early delays in OCV mode...
[05/15 07:11:02    400s] Start delay calculation (fullDC) (1 T). (MEM=2096.11)
[05/15 07:11:02    400s] End AAE Lib Interpolated Model. (MEM=2096.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 07:11:04    401s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 76. 
[05/15 07:11:04    401s] Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4195. 
[05/15 07:11:04    401s] Total number of fetched objects 4195
[05/15 07:11:04    401s] AAE_INFO-618: Total number of nets in the design is 4217,  66.2 percent of the nets selected for SI analysis
[05/15 07:11:04    401s] End delay calculation. (MEM=2140.8 CPU=0:00:01.5 REAL=0:00:02.0)
[05/15 07:11:04    401s] End delay calculation (fullDC). (MEM=2140.8 CPU=0:00:01.6 REAL=0:00:02.0)
[05/15 07:11:04    401s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 2140.8M) ***
[05/15 07:11:04    402s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:06:42 mem=2140.8M)
[05/15 07:11:04    402s] Restoring timing graph ...
[05/15 07:11:05    403s] Done restore timing graph
[05/15 07:11:07    403s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.763  | 41.445  | 39.763  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  1.163  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1803   |  1783   |   675   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      6 (28)      |   -0.034   |      9 (36)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/15 07:11:07    403s] Density: 18.825%
Total number of glitch violations: 0
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:06.4, REAL=0:00:08.0, MEM=2162.3M
[05/15 07:11:08    403s] **optDesign ... cpu = 0:00:48, real = 0:00:54, mem = 1759.2M, totSessionCpu=0:06:44 **
[05/15 07:11:08    403s]  ReSet Options after AAE Based Opt flow 
[05/15 07:11:08    403s] *** Finished optDesign ***
[05/15 07:11:08    403s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2162.3M)
[05/15 07:11:08    403s] Info: Destroy the CCOpt slew target map.
[05/15 07:11:08    403s] clean pInstBBox. size 0
[05/15 07:11:08    404s] All LLGs are deleted
[05/15 07:11:08    404s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.3M, EPOCH TIME: 1747307468.213098
[05/15 07:11:08    404s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2162.3M, EPOCH TIME: 1747307468.213349
[05/15 07:11:08    404s] Info: pop threads available for lower-level modules during optimization.
[05/15 07:11:08    404s] *** optDesign #4 [finish] : cpu/real = 0:00:48.0/0:00:53.8 (0.9), totSession cpu/real = 0:06:44.0/0:12:05.5 (0.6), mem = 2162.3M
[05/15 07:11:08    404s] 
[05/15 07:11:08    404s] =============================================================================================
[05/15 07:11:08    404s]  Final TAT Report for optDesign #4                                              21.12-s106_1
[05/15 07:11:08    404s] =============================================================================================
[05/15 07:11:08    404s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/15 07:11:08    404s] ---------------------------------------------------------------------------------------------
[05/15 07:11:08    404s] [ InitOpt                ]      1   0:00:01.4  (   2.7 % )     0:00:01.6 /  0:00:01.5    0.9
[05/15 07:11:08    404s] [ HoldOpt                ]      1   0:00:03.3  (   6.1 % )     0:00:03.6 /  0:00:03.2    0.9
[05/15 07:11:08    404s] [ ViewPruning            ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/15 07:11:08    404s] [ BuildHoldData          ]      1   0:00:03.4  (   6.3 % )     0:00:10.7 /  0:00:10.2    0.9
[05/15 07:11:08    404s] [ OptSummaryReport       ]      6   0:00:01.9  (   3.5 % )     0:00:09.4 /  0:00:07.3    0.8
[05/15 07:11:08    404s] [ DrvReport              ]      8   0:00:02.6  (   4.9 % )     0:00:02.6 /  0:00:00.8    0.3
[05/15 07:11:08    404s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:11:08    404s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/15 07:11:08    404s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/15 07:11:08    404s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.8
[05/15 07:11:08    404s] [ RefinePlace            ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    0.8
[05/15 07:11:08    404s] [ EcoRoute               ]      1   0:00:12.7  (  23.6 % )     0:00:12.7 /  0:00:11.6    0.9
[05/15 07:11:08    404s] [ ExtractRC              ]      2   0:00:10.9  (  20.3 % )     0:00:10.9 /  0:00:09.8    0.9
[05/15 07:11:08    404s] [ TimingUpdate           ]     13   0:00:01.1  (   2.1 % )     0:00:13.9 /  0:00:13.3    1.0
[05/15 07:11:08    404s] [ FullDelayCalc          ]      4   0:00:12.8  (  23.7 % )     0:00:12.8 /  0:00:12.3    1.0
[05/15 07:11:08    404s] [ TimingReport           ]      8   0:00:00.8  (   1.4 % )     0:00:00.8 /  0:00:00.7    1.0
[05/15 07:11:08    404s] [ GenerateReports        ]      2   0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.6    0.9
[05/15 07:11:08    404s] [ MISC                   ]          0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:00.6    0.7
[05/15 07:11:08    404s] ---------------------------------------------------------------------------------------------
[05/15 07:11:08    404s]  optDesign #4 TOTAL                 0:00:53.8  ( 100.0 % )     0:00:53.8 /  0:00:48.0    0.9
[05/15 07:11:08    404s] ---------------------------------------------------------------------------------------------
[05/15 07:11:08    404s] 
[05/15 07:12:44    413s] <CMD> fit
[05/15 07:12:51    414s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/15 07:12:51    414s] VERIFY_CONNECTIVITY use new engine.
[05/15 07:12:51    414s] 
[05/15 07:12:51    414s] ******** Start: VERIFY CONNECTIVITY ********
[05/15 07:12:51    414s] Start Time: Thu May 15 07:12:51 2025
[05/15 07:12:51    414s] 
[05/15 07:12:51    414s] Design Name: mcs4_pad_frame
[05/15 07:12:51    414s] Database Units: 2000
[05/15 07:12:51    414s] Design Boundary: (0.0000, 0.0000) (1000.0000, 940.0000)
[05/15 07:12:51    414s] Error Limit = 1000; Warning Limit = 50
[05/15 07:12:51    414s] Check all nets
[05/15 07:12:51    414s] Net VDD0: no routing.
[05/15 07:12:51    414s] Net VDD1: no routing.
[05/15 07:12:51    414s] Net VDD_IOR: no routing.
[05/15 07:12:51    414s] Net VSS_IOR: no routing.
[05/15 07:12:51    415s] 
[05/15 07:12:51    415s] Begin Summary 
[05/15 07:12:51    415s]     4 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
[05/15 07:12:51    415s]     4 total info(s) created.
[05/15 07:12:51    415s] End Summary
[05/15 07:12:51    415s] 
[05/15 07:12:51    415s] End Time: Thu May 15 07:12:51 2025
[05/15 07:12:51    415s] Time Elapsed: 0:00:00.0
[05/15 07:12:51    415s] 
[05/15 07:12:51    415s] ******** End: VERIFY CONNECTIVITY ********
[05/15 07:12:51    415s]   Verification Complete : 4 Viols.  0 Wrngs.
[05/15 07:12:51    415s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[05/15 07:12:51    415s] 
[05/15 07:12:59    416s] <CMD> zoomBox 5.52400 -20.24300 998.78400 858.65700
[05/15 07:13:00    416s] <CMD> zoomBox 58.52800 11.75200 902.79900 758.81700
[05/15 07:13:00    416s] <CMD> zoomBox 103.58100 38.78350 821.21150 673.78900
[05/15 07:13:01    416s] <CMD> zoomBox 261.26950 144.61000 491.32650 348.17900
[05/15 07:14:56    427s] <CMD> zoomBox 251.97350 128.64400 522.62850 368.13700
[05/15 07:14:58    427s] <CMD> zoomBox 241.03650 109.98400 559.45450 391.74050
[05/15 07:15:07    428s] <CMD> zoomBox 179.49150 60.46300 620.20850 450.43750
[05/15 07:15:37    431s] <CMD> zoomBox 125.06000 32.99600 643.55050 491.78950
[05/15 07:15:38    431s] <CMD> zoomBox 61.02300 0.68100 671.01200 540.43850
[05/15 07:15:38    431s] <CMD> zoomBox -14.31500 -37.33600 703.31950 597.67300
[05/15 07:15:38    431s] <CMD> fit
[05/15 07:15:42    433s] <CMD> zoomBox -170.70400 -124.63000 1204.05000 1091.84050
[05/15 07:15:42    433s] <CMD> zoomBox -79.73550 -49.40100 1088.80550 984.59900
[05/15 07:15:43    433s] <CMD> zoomBox 81.35050 58.40950 925.62150 805.47450
[05/15 07:15:43    433s] <CMD> zoomBox 144.26100 100.51350 861.89150 735.51900
[05/15 07:15:44    433s] <CMD> zoomBox 243.18750 166.72200 761.67600 625.51400
[05/15 07:15:44    433s] <CMD> zoomBox 281.82250 192.57900 722.53800 582.55250
[05/15 07:15:44    433s] <CMD> zoomBox 314.66200 214.55750 689.27050 546.03500
[05/15 07:15:45    433s] <CMD> zoomBox 418.18350 283.84100 584.40050 430.92050
[05/15 07:15:45    433s] <CMD> zoomBox 436.16050 300.11600 556.25250 406.38100
[05/15 07:15:46    433s] <CMD> zoomBox 286.17900 157.86550 804.67500 616.66400
[05/15 07:15:47    433s] <CMD> zoomBox 251.73350 125.19550 861.72900 664.95850
[05/15 07:15:48    434s] <CMD> fit
[05/15 07:15:49    434s] <CMD> zoomBox -34.83800 26.24150 958.42200 905.14150
[05/15 07:15:50    434s] <CMD> zoomBox 7.17950 88.68950 851.45050 835.75450
[05/15 07:15:50    434s] <CMD> zoomBox 43.38600 141.93400 761.01650 776.93950
[05/15 07:15:51    434s] <CMD> zoomBox 108.04900 221.02350 626.53750 679.81550
[05/15 07:15:51    434s] <CMD> zoomBox 155.12500 278.08050 529.73350 609.55800
[05/15 07:15:52    434s] <CMD> zoomBox 133.40250 251.91100 574.11850 641.88500
[05/15 07:15:53    434s] <CMD> zoomBox 42.40950 142.29000 760.04350 777.29850
[05/15 07:15:53    434s] <CMD> zoomBox 0.79650 92.15800 845.07150 839.22650
[05/15 07:15:53    435s] <CMD> zoomBox -48.16000 33.17900 945.10450 912.08300
[05/15 07:15:54    435s] <CMD> zoomBox -105.75600 -36.20850 1062.79050 997.79650
[05/15 07:15:57    435s] <CMD> zoomBox 45.03600 35.67300 1038.30100 914.57750
[05/15 07:15:57    435s] <CMD> zoomBox 237.94150 141.57500 955.57600 776.58400
[05/15 07:15:58    435s] <CMD> zoomBox 313.27900 182.79450 923.26850 722.55250
[05/15 07:15:58    435s] <CMD> zoomBox 377.31600 217.83150 895.80700 676.62550
[05/15 07:15:59    436s] <CMD> zoomBox 313.27900 182.79400 923.26850 722.55200
[05/15 07:16:00    436s] <CMD> zoomBox 149.30850 93.08000 993.58500 840.15000
[05/15 07:16:02    436s] <CMD> zoomBox 135.81650 39.88300 1129.08300 918.78900
[05/15 07:16:03    436s] <CMD> zoomBox 147.76650 103.10250 992.04300 850.17250
[05/15 07:16:03    436s] <CMD> zoomBox 159.07100 159.95200 876.70600 794.96150
[05/15 07:16:04    436s] <CMD> zoomBox 176.84650 249.34700 695.33850 708.14200
[05/15 07:16:04    437s] <CMD> zoomBox 183.78850 284.25950 624.50700 674.23550
[05/15 07:16:04    437s] <CMD> zoomBox 193.19600 314.96150 567.80650 646.44100
[05/15 07:16:05    437s] <CMD> zoomBox 208.60700 343.38450 527.02600 625.14200
[05/15 07:16:05    437s] <CMD> zoomBox 233.18350 388.30800 463.24150 591.87800
[05/15 07:16:05    437s] <CMD> zoomBox 250.94000 420.76500 417.15700 567.84450
[05/15 07:16:06    437s] <CMD> zoomBox 262.99350 443.20100 383.08550 549.46600
[05/15 07:16:07    437s] <CMD> zoomBox 285.20550 490.88850 308.85000 511.81050
[05/15 07:16:07    437s] <CMD> zoomBox 286.69900 494.13250 303.78250 509.24900
[05/15 07:16:07    437s] <CMD> zoomBox 287.90050 496.41350 300.24350 507.33550
[05/15 07:16:07    437s] <CMD> zoomBox 288.66250 498.12850 297.58050 506.01950
[05/15 07:16:07    437s] <CMD> zoomBox 288.96000 498.79800 296.54050 505.50550
[05/15 07:16:08    437s] <CMD> selectWire 289.9000 502.2550 290.9400 502.3350 3 sysclk_w
[05/15 07:16:09    438s] <CMD> zoomBox 271.78400 482.59800 317.08200 522.68050
[05/15 07:16:10    438s] <CMD> zoomBox 263.86150 475.12550 326.55750 530.60300
[05/15 07:16:10    438s] <CMD> zoomBox 258.82350 470.37350 332.58350 535.64100
[05/15 07:16:10    438s] <CMD> zoomBox 252.89600 464.78300 339.67250 541.56850
[05/15 07:16:11    438s] <CMD> fit
[05/15 07:16:14    438s] <CMD> deselectAll
[05/15 07:16:19    439s] <CMD> ctd_win -side none -id ctd_window
[05/15 07:16:19    439s] 
[05/15 07:16:19    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/15 07:16:19    439s] Summary for sequential cells identification: 
[05/15 07:16:19    439s]   Identified SBFF number: 104
[05/15 07:16:19    439s]   Identified MBFF number: 16
[05/15 07:16:19    439s]   Identified SB Latch number: 0
[05/15 07:16:19    439s]   Identified MB Latch number: 0
[05/15 07:16:19    439s]   Not identified SBFF number: 16
[05/15 07:16:19    439s]   Not identified MBFF number: 0
[05/15 07:16:19    439s]   Not identified SB Latch number: 0
[05/15 07:16:19    439s]   Not identified MB Latch number: 0
[05/15 07:16:19    439s]   Number of sequential cells which are not FFs: 32
[05/15 07:16:19    439s]  Visiting view : AnalysisView_WC
[05/15 07:16:19    439s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:16:19    439s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:16:19    439s]  Visiting view : AnalysisView_WC
[05/15 07:16:19    439s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[05/15 07:16:19    439s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[05/15 07:16:19    439s] TLC MultiMap info (StdDelay):
[05/15 07:16:19    439s]   : DelayCorner_WC + Lib_Set_WC + 1 + no RcCorner := 20.1ps
[05/15 07:16:19    439s]   : DelayCorner_WC + Lib_Set_WC + 1 + RC_Extraction_WC := 38ps
[05/15 07:16:19    439s]  Setting StdDelay to: 38ps
[05/15 07:16:19    439s] 
[05/15 07:16:19    439s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/15 07:16:40    445s] <CMD> getMultiCpuUsage -localCpu
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -quiet -area
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -check_only -quiet
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/15 07:16:40    445s] <CMD> get_verify_drc_mode -limit -quiet
[05/15 07:16:41    445s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mcs4_pad_frame.drc.rpt -limit 1000
[05/15 07:16:41    445s] <CMD> verify_drc
[05/15 07:16:41    445s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/15 07:16:41    445s] #-check_same_via_cell true               # bool, default=false, user setting
[05/15 07:16:41    445s] #-report mcs4_pad_frame.drc.rpt          # string, default="", user setting
[05/15 07:16:41    445s]  *** Starting Verify DRC (MEM: 2162.3) ***
[05/15 07:16:41    445s] 
[05/15 07:16:41    445s]   VERIFY DRC ...... Starting Verification
[05/15 07:16:41    445s]   VERIFY DRC ...... Initializing
[05/15 07:16:41    445s]   VERIFY DRC ...... Deleting Existing Violations
[05/15 07:16:41    445s]   VERIFY DRC ...... Creating Sub-Areas
[05/15 07:16:41    445s]   VERIFY DRC ...... Using new threading
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 86.400} 1 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 86.400} 2 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 86.400} 3 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 86.400} 4 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 86.400} 5 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 86.400} 6 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 86.400} 7 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {584.640 0.000 668.160 86.400} 8 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 86.400} 9 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 86.400} 10 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {835.200 0.000 918.720 86.400} 11 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {918.720 0.000 1000.000 86.400} 12 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {0.000 86.400 83.520 172.800} 13 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {83.520 86.400 167.040 172.800} 14 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {167.040 86.400 250.560 172.800} 15 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {250.560 86.400 334.080 172.800} 16 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {334.080 86.400 417.600 172.800} 17 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {417.600 86.400 501.120 172.800} 18 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {501.120 86.400 584.640 172.800} 19 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {584.640 86.400 668.160 172.800} 20 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {668.160 86.400 751.680 172.800} 21 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {751.680 86.400 835.200 172.800} 22 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {835.200 86.400 918.720 172.800} 23 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {918.720 86.400 1000.000 172.800} 24 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {0.000 172.800 83.520 259.200} 25 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {83.520 172.800 167.040 259.200} 26 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {167.040 172.800 250.560 259.200} 27 of 132
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[05/15 07:16:41    445s]   VERIFY DRC ...... Sub-Area: {250.560 172.800 334.080 259.200} 28 of 132
[05/15 07:16:42    446s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[05/15 07:16:42    446s]   VERIFY DRC ...... Sub-Area: {334.080 172.800 417.600 259.200} 29 of 132
[05/15 07:16:51    455s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[05/15 07:16:51    455s]   VERIFY DRC ...... Sub-Area: {417.600 172.800 501.120 259.200} 30 of 132
[05/15 07:16:58    462s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[05/15 07:16:58    462s]   VERIFY DRC ...... Sub-Area: {501.120 172.800 584.640 259.200} 31 of 132
[05/15 07:17:05    468s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[05/15 07:17:05    468s]   VERIFY DRC ...... Sub-Area: {584.640 172.800 668.160 259.200} 32 of 132
[05/15 07:17:12    476s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[05/15 07:17:12    476s]   VERIFY DRC ...... Sub-Area: {668.160 172.800 751.680 259.200} 33 of 132
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area: {751.680 172.800 835.200 259.200} 34 of 132
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area: {835.200 172.800 918.720 259.200} 35 of 132
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area: {918.720 172.800 1000.000 259.200} 36 of 132
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area: {0.000 259.200 83.520 345.600} 37 of 132
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area: {83.520 259.200 167.040 345.600} 38 of 132
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area: {167.040 259.200 250.560 345.600} 39 of 132
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area: {250.560 259.200 334.080 345.600} 40 of 132
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[05/15 07:17:19    483s]   VERIFY DRC ...... Sub-Area: {334.080 259.200 417.600 345.600} 41 of 132
[05/15 07:17:20    483s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[05/15 07:17:20    483s]   VERIFY DRC ...... Sub-Area: {417.600 259.200 501.120 345.600} 42 of 132
[05/15 07:17:20    484s]   VERIFY DRC ...... Sub-Area : 42 complete 5 Viols.
[05/15 07:17:20    484s]   VERIFY DRC ...... Sub-Area: {501.120 259.200 584.640 345.600} 43 of 132
[05/15 07:17:20    484s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[05/15 07:17:20    484s]   VERIFY DRC ...... Sub-Area: {584.640 259.200 668.160 345.600} 44 of 132
[05/15 07:17:20    484s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[05/15 07:17:20    484s]   VERIFY DRC ...... Sub-Area: {668.160 259.200 751.680 345.600} 45 of 132
[05/15 07:17:20    484s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[05/15 07:17:20    484s]   VERIFY DRC ...... Sub-Area: {751.680 259.200 835.200 345.600} 46 of 132
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area: {835.200 259.200 918.720 345.600} 47 of 132
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area: {918.720 259.200 1000.000 345.600} 48 of 132
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area: {0.000 345.600 83.520 432.000} 49 of 132
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area: {83.520 345.600 167.040 432.000} 50 of 132
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area: {167.040 345.600 250.560 432.000} 51 of 132
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[05/15 07:17:22    486s]   VERIFY DRC ...... Sub-Area: {250.560 345.600 334.080 432.000} 52 of 132
[05/15 07:17:23    486s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[05/15 07:17:23    486s]   VERIFY DRC ...... Sub-Area: {334.080 345.600 417.600 432.000} 53 of 132
[05/15 07:17:23    486s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[05/15 07:17:23    486s]   VERIFY DRC ...... Sub-Area: {417.600 345.600 501.120 432.000} 54 of 132
[05/15 07:17:24    487s]   VERIFY DRC ...... Sub-Area : 54 complete 11 Viols.
[05/15 07:17:24    487s]   VERIFY DRC ...... Sub-Area: {501.120 345.600 584.640 432.000} 55 of 132
[05/15 07:17:24    488s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[05/15 07:17:24    488s]   VERIFY DRC ...... Sub-Area: {584.640 345.600 668.160 432.000} 56 of 132
[05/15 07:17:24    488s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[05/15 07:17:24    488s]   VERIFY DRC ...... Sub-Area: {668.160 345.600 751.680 432.000} 57 of 132
[05/15 07:17:24    488s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[05/15 07:17:24    488s]   VERIFY DRC ...... Sub-Area: {751.680 345.600 835.200 432.000} 58 of 132
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area: {835.200 345.600 918.720 432.000} 59 of 132
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area: {918.720 345.600 1000.000 432.000} 60 of 132
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area: {0.000 432.000 83.520 518.400} 61 of 132
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area: {83.520 432.000 167.040 518.400} 62 of 132
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[05/15 07:17:36    500s]   VERIFY DRC ...... Sub-Area: {167.040 432.000 250.560 518.400} 63 of 132
[05/15 07:17:37    501s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[05/15 07:17:37    501s]   VERIFY DRC ...... Sub-Area: {250.560 432.000 334.080 518.400} 64 of 132
[05/15 07:17:37    501s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[05/15 07:17:37    501s]   VERIFY DRC ...... Sub-Area: {334.080 432.000 417.600 518.400} 65 of 132
[05/15 07:17:38    501s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[05/15 07:17:38    501s]   VERIFY DRC ...... Sub-Area: {417.600 432.000 501.120 518.400} 66 of 132
[05/15 07:17:38    502s]   VERIFY DRC ...... Sub-Area : 66 complete 4 Viols.
[05/15 07:17:38    502s]   VERIFY DRC ...... Sub-Area: {501.120 432.000 584.640 518.400} 67 of 132
[05/15 07:17:38    502s]   VERIFY DRC ...... Sub-Area : 67 complete 2 Viols.
[05/15 07:17:38    502s]   VERIFY DRC ...... Sub-Area: {584.640 432.000 668.160 518.400} 68 of 132
[05/15 07:17:38    502s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[05/15 07:17:38    502s]   VERIFY DRC ...... Sub-Area: {668.160 432.000 751.680 518.400} 69 of 132
[05/15 07:17:38    502s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[05/15 07:17:38    502s]   VERIFY DRC ...... Sub-Area: {751.680 432.000 835.200 518.400} 70 of 132
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area: {835.200 432.000 918.720 518.400} 71 of 132
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area: {918.720 432.000 1000.000 518.400} 72 of 132
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area: {0.000 518.400 83.520 604.800} 73 of 132
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area: {83.520 518.400 167.040 604.800} 74 of 132
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[05/15 07:17:43    507s]   VERIFY DRC ...... Sub-Area: {167.040 518.400 250.560 604.800} 75 of 132
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area: {250.560 518.400 334.080 604.800} 76 of 132
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area: {334.080 518.400 417.600 604.800} 77 of 132
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area: {417.600 518.400 501.120 604.800} 78 of 132
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area: {501.120 518.400 584.640 604.800} 79 of 132
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area: {584.640 518.400 668.160 604.800} 80 of 132
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[05/15 07:17:53    516s]   VERIFY DRC ...... Sub-Area: {668.160 518.400 751.680 604.800} 81 of 132
[05/15 07:17:53    517s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[05/15 07:17:53    517s]   VERIFY DRC ...... Sub-Area: {751.680 518.400 835.200 604.800} 82 of 132
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area: {835.200 518.400 918.720 604.800} 83 of 132
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area: {918.720 518.400 1000.000 604.800} 84 of 132
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area: {0.000 604.800 83.520 691.200} 85 of 132
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area: {83.520 604.800 167.040 691.200} 86 of 132
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[05/15 07:17:59    523s]   VERIFY DRC ...... Sub-Area: {167.040 604.800 250.560 691.200} 87 of 132
[05/15 07:18:00    523s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[05/15 07:18:00    523s]   VERIFY DRC ...... Sub-Area: {250.560 604.800 334.080 691.200} 88 of 132
[05/15 07:18:00    523s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[05/15 07:18:00    523s]   VERIFY DRC ...... Sub-Area: {334.080 604.800 417.600 691.200} 89 of 132
[05/15 07:18:00    523s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[05/15 07:18:00    523s]   VERIFY DRC ...... Sub-Area: {417.600 604.800 501.120 691.200} 90 of 132
[05/15 07:18:00    524s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[05/15 07:18:00    524s]   VERIFY DRC ...... Sub-Area: {501.120 604.800 584.640 691.200} 91 of 132
[05/15 07:18:00    524s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[05/15 07:18:00    524s]   VERIFY DRC ...... Sub-Area: {584.640 604.800 668.160 691.200} 92 of 132
[05/15 07:18:00    524s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[05/15 07:18:00    524s]   VERIFY DRC ...... Sub-Area: {668.160 604.800 751.680 691.200} 93 of 132
[05/15 07:18:02    526s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[05/15 07:18:02    526s]   VERIFY DRC ...... Sub-Area: {751.680 604.800 835.200 691.200} 94 of 132
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area: {835.200 604.800 918.720 691.200} 95 of 132
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area: {918.720 604.800 1000.000 691.200} 96 of 132
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area: {0.000 691.200 83.520 777.600} 97 of 132
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area: {83.520 691.200 167.040 777.600} 98 of 132
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area: {167.040 691.200 250.560 777.600} 99 of 132
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[05/15 07:18:03    526s]   VERIFY DRC ...... Sub-Area: {250.560 691.200 334.080 777.600} 100 of 132
[05/15 07:18:05    528s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[05/15 07:18:05    528s]   VERIFY DRC ...... Sub-Area: {334.080 691.200 417.600 777.600} 101 of 132
[05/15 07:18:12    536s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[05/15 07:18:12    536s]   VERIFY DRC ...... Sub-Area: {417.600 691.200 501.120 777.600} 102 of 132
[05/15 07:18:15    539s]   VERIFY DRC ...... Sub-Area : 102 complete 1 Viols.
[05/15 07:18:15    539s]   VERIFY DRC ...... Sub-Area: {501.120 691.200 584.640 777.600} 103 of 132
[05/15 07:18:19    542s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[05/15 07:18:19    542s]   VERIFY DRC ...... Sub-Area: {584.640 691.200 668.160 777.600} 104 of 132
[05/15 07:18:27    551s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[05/15 07:18:27    551s]   VERIFY DRC ...... Sub-Area: {668.160 691.200 751.680 777.600} 105 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {751.680 691.200 835.200 777.600} 106 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {835.200 691.200 918.720 777.600} 107 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {918.720 691.200 1000.000 777.600} 108 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {0.000 777.600 83.520 864.000} 109 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {83.520 777.600 167.040 864.000} 110 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {167.040 777.600 250.560 864.000} 111 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {250.560 777.600 334.080 864.000} 112 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {334.080 777.600 417.600 864.000} 113 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {417.600 777.600 501.120 864.000} 114 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {501.120 777.600 584.640 864.000} 115 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {584.640 777.600 668.160 864.000} 116 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {668.160 777.600 751.680 864.000} 117 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {751.680 777.600 835.200 864.000} 118 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {835.200 777.600 918.720 864.000} 119 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {918.720 777.600 1000.000 864.000} 120 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {0.000 864.000 83.520 940.000} 121 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {83.520 864.000 167.040 940.000} 122 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {167.040 864.000 250.560 940.000} 123 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {250.560 864.000 334.080 940.000} 124 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {334.080 864.000 417.600 940.000} 125 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {417.600 864.000 501.120 940.000} 126 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {501.120 864.000 584.640 940.000} 127 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {584.640 864.000 668.160 940.000} 128 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {668.160 864.000 751.680 940.000} 129 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {751.680 864.000 835.200 940.000} 130 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {835.200 864.000 918.720 940.000} 131 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area: {918.720 864.000 1000.000 940.000} 132 of 132
[05/15 07:18:28    551s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[05/15 07:18:28    551s] 
[05/15 07:18:28    551s]   Verification Complete : 23 Viols.
[05/15 07:18:28    551s] 
[05/15 07:18:28    551s]  Violation Summary By Layer and Type:
[05/15 07:18:28    551s] 
[05/15 07:18:28    551s] 	          Short   Totals
[05/15 07:18:28    551s] 	Metal1        8        8
[05/15 07:18:28    551s] 	Metal2       14       14
[05/15 07:18:28    551s] 	Metal4        1        1
[05/15 07:18:28    551s] 	Totals       23       23
[05/15 07:18:28    551s] 
[05/15 07:18:28    551s]  *** End Verify DRC (CPU: 0:01:46  ELAPSED TIME: 107.00  MEM: 0.0M) ***
[05/15 07:18:28    551s] 
[05/15 07:18:28    551s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/15 07:18:45    553s] <CMD> setLayerPreference violation -isVisible 1
[05/15 07:18:45    553s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 07:18:53    554s] <CMD> zoomBox 432.86 328.485 433.92 329.545
[05/15 07:18:55    554s] <CMD> zoomBox 432.67950 328.39300 434.08900 329.64000
[05/15 07:18:56    554s] <CMD> zoomBox 428.98550 325.34250 437.41100 332.79800
[05/15 07:18:56    554s] <CMD> zoomBox 410.88550 310.39900 453.68800 348.27350
[05/15 07:18:57    555s] <CMD> zoomBox 390.20750 293.36200 472.20450 365.91800
[05/15 07:18:58    555s] <CMD> zoomBox 129.21700 79.02700 705.68800 589.12550
[05/15 07:19:02    555s] <CMD> zoomBox 4.33150 -16.92850 802.21600 689.09100
[05/15 07:19:02    555s] <CMD> zoomBox -75.08700 -77.94950 863.60100 752.66200
[05/15 07:19:03    556s] <CMD> zoomBox 4.33100 -16.92900 802.21600 689.09100
[05/15 07:19:04    556s] <CMD> zoomBox 129.21550 79.02600 705.68750 589.12550
[05/15 07:19:05    556s] <CMD> zoomBox 219.44500 148.35350 635.94600 516.90050
[05/15 07:19:05    556s] <CMD> zoomBox 284.63550 198.44300 585.55750 464.71800
[05/15 07:19:09    556s] <CMD> zoomBox 254.68300 175.42850 608.70900 488.69350
[05/15 07:19:09    556s] <CMD> zoomBox 219.44400 148.35300 635.94600 516.90050
[05/15 07:19:11    556s] <CMD> zoomBox 177.98700 116.49950 667.98950 550.08500
[05/15 07:19:11    557s] <CMD> zoomBox 129.21400 79.02450 705.68800 589.12550
[05/15 07:19:12    557s] <CMD> zoomBox 70.38650 32.30400 748.59150 632.42350
[05/15 07:22:05    575s] <CMD> fit
[05/15 07:22:09    576s] <CMD> zoomBox -575.57200 107.19300 1561.28600 986.09300
[05/15 07:22:09    576s] <CMD> zoomBox -278.50050 345.90300 1265.38000 980.90850
[05/15 07:22:10    576s] <CMD> zoomBox 24.28650 580.46650 972.42350 970.44000
[05/15 07:22:10    576s] <CMD> zoomBox 159.71600 679.27700 844.74550 961.03300
[05/15 07:22:10    576s] <CMD> zoomBox 378.10950 833.47350 636.46900 939.73800
[05/15 07:22:11    576s] <CMD> panPage 0 1
[05/15 07:22:12    576s] <CMD> panPage 0 1
[05/15 07:22:15    577s] <CMD> zoomBox 498.62850 939.98100 501.35900 941.10400
[05/15 07:22:16    577s] <CMD> zoomBox 498.98650 940.10950 500.95950 940.92100
[05/15 07:22:16    577s] <CMD> zoomBox 498.39950 939.90100 501.61250 941.22250
[05/15 07:22:17    577s] <CMD> zoomBox 494.33100 938.46050 506.12750 943.31250
[05/15 07:22:18    577s] <CMD> zoomBox 493.34400 938.11750 507.22300 943.82600
[05/15 07:22:18    578s] <CMD> zoomBox 495.17350 938.66400 505.20100 942.78850
[05/15 07:22:18    578s] <CMD> zoomBox 496.56350 938.98850 503.81000 941.96900
[05/15 07:22:19    578s] <CMD> zoomBox 498.72050 939.47400 501.45350 940.59800
[05/15 07:22:20    578s] <CMD> zoomBox 498.89800 939.52200 501.22150 940.47750
[05/15 07:22:20    578s] <CMD> zoomBox 499.15800 939.62300 500.83750 940.31400
[05/15 07:22:20    578s] <CMD> zoomBox 499.25950 939.66350 500.68750 940.25100
[05/15 07:22:21    578s] <CMD> zoomBox 499.53450 939.77350 500.28050 940.08050
[05/15 07:22:21    578s] <CMD> zoomBox 499.57900 939.79150 500.21400 940.05250
[05/15 07:22:21    578s] <CMD> zoomBox 499.65950 939.81700 500.11850 940.00600
[05/15 07:22:22    578s] <CMD> zoomBox 499.72550 939.83450 500.05750 939.97100
[05/15 07:22:23    579s] <CMD> zoomBox 493.60500 938.27400 505.50150 943.16700
[05/15 07:22:24    579s] <CMD> zoomBox 498.42900 939.44450 501.18750 940.57900
[05/15 07:22:24    579s] <CMD> zoomBox 498.64700 939.49800 500.99200 940.46250
[05/15 07:22:26    579s] <CMD> fit
[05/15 07:22:28    579s] <CMD> panPage 0 1
[05/15 07:22:29    580s] <CMD> zoomBox -570.81000 346.87250 1566.04800 1225.77250
[05/15 07:22:29    580s] <CMD> panPage 0 -1
[05/15 07:22:30    580s] <CMD> zoomBox -276.63900 208.00250 1267.24150 843.00800
[05/15 07:22:30    580s] <CMD> panPage 0 1
[05/15 07:22:35    581s] <CMD> panPage 0 -1
[05/15 07:22:35    581s] <CMD> panPage 0 -1
[05/15 07:22:36    581s] <CMD> panPage 0 1
[05/15 07:24:02    590s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/15 07:24:02    590s] <CMD> setEndCapMode -reset
[05/15 07:24:02    590s] <CMD> setEndCapMode -boundary_tap false
[05/15 07:24:02    590s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[05/15 07:24:02    590s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[05/15 07:24:02    590s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[05/15 07:24:11    592s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/15 07:24:11    592s] <CMD> setEndCapMode -reset
[05/15 07:24:11    592s] <CMD> setEndCapMode -boundary_tap false
[05/15 07:24:11    592s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[05/15 07:24:12    592s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/15 07:24:12    592s] <CMD> setEndCapMode -reset
[05/15 07:24:12    592s] <CMD> setEndCapMode -boundary_tap false
[05/15 07:24:12    592s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[05/15 07:24:14    592s] <CMD> selectInst pad_poc_pad
[05/15 07:24:14    592s] <CMD> deselectAll
[05/15 07:24:14    592s] <CMD> selectWire 470.4600 396.4250 489.1400 396.5050 5 FE_PHN2234_mcs4_core_ram_0_ram1_ram_array_5_3
[05/15 07:24:26    593s] <CMD> panPage 0 -1
[05/15 07:24:26    594s] <CMD> panPage 0 -1
[05/15 07:24:27    594s] <CMD> panPage 0 1
[05/15 07:24:30    594s] <CMD> panPage 0 1
[05/15 07:24:33    594s] <CMD> panPage 0 -1
[05/15 07:24:34    594s] <CMD> panPage 0 1
[05/15 07:24:38    595s] <CMD> panPage 0 -1
[05/15 07:24:40    595s] <CMD> panPage 0 1
[05/15 07:24:41    595s] <CMD> panPage 0 1
[05/15 07:24:41    595s] <CMD> panPage 0 -1
[05/15 07:24:44    596s] <CMD> panPage 0 -1
[05/15 07:24:45    596s] <CMD> panPage 0 1
[05/15 07:24:46    596s] <CMD> panPage 0 1
[05/15 07:24:48    596s] <CMD> panPage 0 -1
[05/15 07:24:48    596s] <CMD> panPage 0 -1
[05/15 07:24:51    597s] <CMD> panPage 0 1
[05/15 07:24:52    597s] <CMD> panPage 0 1
[05/15 07:24:57    597s] <CMD> zoomBox -48.90050 469.60750 1066.55350 928.39900
[05/15 07:24:58    598s] <CMD> zoomBox 40.04050 497.37650 988.17650 887.34950
[05/15 07:24:58    598s] <CMD> zoomBox 115.64050 520.98000 921.55600 852.45700
[05/15 07:24:58    598s] <CMD> zoomBox 179.90000 541.04300 864.92850 822.79850
[05/15 07:24:58    598s] <CMD> zoomBox 320.41200 584.91350 741.10600 757.94700
[05/15 07:24:59    598s] <CMD> zoomBox 353.95600 595.38650 711.54600 742.46500
[05/15 07:24:59    598s] <CMD> zoomBox 382.46800 604.28850 686.42000 729.30550
[05/15 07:25:00    598s] <CMD> zoomBox 427.30400 618.28700 646.90950 708.61200
[05/15 07:25:01    598s] <CMD> zoomBox -48.91200 469.60450 1066.55850 928.40300
[05/15 07:25:01    598s] <CMD> zoomBox -153.55050 436.93450 1158.76800 976.69750
[05/15 07:25:01    598s] <CMD> zoomBox -2467.78650 -285.61100 3198.12150 2044.80450
[05/15 07:25:02    598s] <CMD> zoomBox -1632.00600 -24.66600 2461.61300 1659.05950
[05/15 07:25:03    598s] <CMD> zoomBox -1305.60000 77.24350 2173.97700 1508.41050
[05/15 07:25:03    599s] <CMD> zoomBox -1028.15450 163.86650 1929.48600 1380.35850
[05/15 07:25:04    599s] <CMD> zoomBox -591.87200 300.08150 1545.02400 1178.99700
[05/15 07:25:04    599s] <CMD> zoomBox -421.48550 353.27850 1394.87600 1100.35700
[05/15 07:25:05    599s] <CMD> panPage 0 -1
[05/15 07:25:06    599s] <CMD> panPage 0 1
[05/15 07:25:07    599s] <CMD> panPage 0 -1
[05/15 07:25:07    599s] <CMD> panPage 0 1
[05/15 07:25:09    599s] <CMD> panPage 0 -1
[05/15 07:25:16    600s] <CMD> deselectAll
[05/15 07:26:18    607s] <CMD> zoomBox 347.43700 483.03450 603.01650 286.43450
[05/15 07:26:19    607s] <CMD> zoomBox 330.01850 312.60950 623.56450 433.34650
[05/15 07:26:19    607s] <CMD> zoomBox 431.47650 340.79150 525.58300 379.49800
[05/15 07:26:20    607s] <CMD> zoomBox 464.00200 349.82600 494.17250 362.23550
[05/15 07:26:21    607s] <CMD> zoomBox 468.26000 351.01400 490.05950 359.98000
[05/15 07:27:02    612s] <CMD> selectWire 477.8600 357.2850 498.3400 357.3650 5 mcs4_core_i4004_a22
[05/15 07:27:07    613s] <CMD> deselectAll
[05/15 07:27:07    613s] <CMD> selectInst postCTSholdFE_PHC134_mcs4_core_n_15466
[05/15 07:27:08    613s] <CMD> fit
[05/15 07:27:09    614s] <CMD> setDrawView fplan
[05/15 07:27:10    614s] <CMD> setDrawView fplan
[05/15 07:27:11    614s] <CMD> setDrawView ameba
[05/15 07:27:12    614s] <CMD> setDrawView place
[05/15 07:28:26    622s] <CMD> zoomBox -1000.80300 -114.22600 1956.78550 1102.24450
[05/15 07:28:26    623s] <CMD> zoomBox -549.49500 10.14200 1587.36250 889.04200
[05/15 07:28:26    623s] <CMD> zoomBox -372.94400 58.71300 1443.38500 805.77800
[05/15 07:28:51    625s] <CMD> zoomBox -548.53150 2.62550 1588.32650 881.52550
[05/15 07:29:05    627s] <CMD> getCTSMode -engine -quiet
[05/15 16:42:45   3626s] <CMD> getFillerMode -quiet
[05/15 17:27:43   3747s] <CMD> man addDeCap
[05/15 17:34:00   3760s] <CMD> zoomBox 365.06200 384.25300 488.41650 300.73200
[05/15 17:34:03   3761s] <CMD> zoomBox 339.45700 301.62950 512.06150 372.62250
[05/15 17:34:03   3761s] <CMD> zoomBox 361.86500 303.04100 486.57200 354.33350
[05/15 17:34:03   3761s] <CMD> zoomBox 378.05400 304.06050 468.15550 341.11950
[05/15 17:34:04   3761s] <CMD> zoomBox 389.75050 304.79700 454.84950 331.57250
[05/15 17:34:04   3761s] <CMD> zoomBox 398.20100 305.32900 445.23600 324.67450
[05/15 17:34:04   3761s] <CMD> zoomBox 404.30650 305.71300 438.29000 319.69050
[05/15 17:34:05   3761s] <CMD> zoomBox 406.69150 305.86300 435.57750 317.74400
[05/15 17:34:05   3761s] <CMD> zoomBox 410.44100 306.09900 431.31150 314.68300
[05/15 17:34:08   3761s] <CMD> zoomBox 328.91750 287.68950 532.01000 371.22250
[05/15 17:34:08   3761s] <CMD> zoomBox 86.33250 232.91250 831.65350 539.46650
[05/15 17:34:09   3761s] <CMD> panPage 0 -1
[05/15 17:34:09   3761s] <CMD> panPage 0 -1
[05/15 17:34:10   3761s] <CMD> panPage 0 -1
[05/15 17:34:11   3761s] <CMD> panPage 0 1
[05/15 17:34:13   3762s] <CMD> deselectAll
[05/15 17:34:13   3762s] <CMD> selectInst pad_vss_ior
[05/15 17:34:21   3762s] <CMD> deselectInst pad_vss_ior
[05/15 17:34:22   3762s] <CMD> selectInst pad_vss_ior
[05/15 17:34:56   3764s] <CMD> selectInst pad_vss_ior
[05/15 17:34:57   3764s] <CMD> deselectInst pad_vss_ior
[05/15 17:34:58   3764s] <CMD> selectInst pad_vss_ior
[05/15 17:34:59   3764s] <CMD> deselectInst pad_vss_ior
[05/15 17:34:59   3764s] <CMD> selectInst pad_vss_ior
[05/15 17:35:30   3765s] <CMD> deselectInst pad_vss_ior
[05/15 17:35:30   3765s] <CMD> selectInst pad_vss_ior
[05/15 17:35:39   3766s] <CMD> deselectInst pad_vss_ior
[05/15 17:35:39   3766s] <CMD> selectInst pad_vss_ior
[05/15 17:35:41   3766s] <CMD> zoomBox 39.35250 18.84700 916.20100 379.49900
[05/15 17:35:42   3766s] <CMD> zoomBox -16.19700 -16.51100 1015.38950 407.78550
[05/15 17:35:59   3767s] <CMD> zoomBox 708.32 522.135 715.04 528.845
[05/15 17:36:01   3767s] <CMD> zoomBox 700.71950 520.41650 723.29950 529.70400
[05/15 17:36:02   3767s] <CMD> zoomBox 696.83850 518.03850 728.09200 530.89300
[05/15 17:36:02   3767s] <CMD> zoomBox 691.46750 514.74600 734.72600 532.53850
[05/15 17:36:02   3767s] <CMD> zoomBox 640.29050 482.63600 799.04400 547.93200
[05/15 17:36:03   3767s] <CMD> zoomBox 627.90850 474.81900 814.67750 551.63800
[05/15 17:36:04   3767s] <CMD> zoomBox 596.20300 454.71750 854.70750 561.04150
[05/15 17:36:05   3767s] <CMD> zoomBox 640.28950 482.72900 799.04400 548.02550
[05/15 17:36:05   3767s] <CMD> zoomBox 650.81400 489.41600 785.75550 544.91800
[05/15 17:36:06   3767s] <CMD> zoomBox 659.75950 495.10000 774.46050 542.27700
[05/15 17:36:06   3767s] <CMD> zoomBox 667.36350 499.93150 764.85950 540.03200
[05/15 17:36:12   3768s] <CMD> setLayerPreference pinObj -isVisible 1
[05/15 17:36:14   3768s] <CMD> deselectAll
[05/15 17:36:18   3768s] <CMD> setLayerPreference node_layer -isVisible 0
[05/15 17:36:22   3768s] <CMD> setLayerPreference pinObj -isSelectable 1
[05/15 17:36:26   3769s] <CMD> setLayerPreference Metal3 -isVisible 1
[05/15 17:36:29   3769s] <CMD> selectMarker 710.0000 523.8150 713.3600 527.1650 3 3 18
[05/15 17:36:46   3769s] <CMD_INTERNAL> violationBrowserClose
[05/15 17:36:51   3770s] <CMD> deselectAll
[05/15 17:36:52   3770s] <CMD> selectMarker 710.0000 523.8150 713.3600 527.1650 3 3 18
[05/15 17:36:53   3770s] <CMD> setLayerPreference violation -isVisible 1
[05/15 17:36:54   3770s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 17:37:06   3771s] <CMD> clearDrc
[05/15 17:37:06   3771s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[05/15 17:37:08   3771s] <CMD> selectObject PGTerm pad_vdd1/VDD
[05/15 17:37:09   3771s] <CMD> deselectAll
[05/15 17:37:09   3771s] <CMD> selectObject PGTerm pad_vdd1/VDD
[05/15 20:11:33   4377s] 
[05/15 20:11:33   4377s] *** Memory Usage v#1 (Current mem = 2103.309M, initial mem = 311.355M) ***
[05/15 20:11:34   4377s] 
[05/15 20:11:34   4377s] *** Summary of all messages that are not suppressed in this session:
[05/15 20:11:34   4377s] Severity  ID               Count  Summary                                  
[05/15 20:11:34   4377s] WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
[05/15 20:11:34   4377s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/15 20:11:34   4377s] WARNING   IMPLF-200           25  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/15 20:11:34   4377s] WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/15 20:11:34   4377s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/15 20:11:34   4377s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[05/15 20:11:34   4377s] WARNING   IMPFP-4008           1  The ring number '%d' is specified at sid...
[05/15 20:11:34   4377s] ERROR     IMPOGDS-2            1  Cannot open '%s'                         
[05/15 20:11:34   4377s] WARNING   IMPSYC-2             5  Timing information is not defined for ce...
[05/15 20:11:34   4377s] WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
[05/15 20:11:34   4377s] WARNING   IMPDB-2078          54  Output pin %s of instance %s is connecte...
[05/15 20:11:34   4377s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/15 20:11:34   4377s] WARNING   IMPDC-348           90  The output pin %s is connected to power/...
[05/15 20:11:34   4377s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[05/15 20:11:34   4377s] WARNING   IMPSR-1255           2  Cannot find any non 'CLASS CORE' pad pin...
[05/15 20:11:34   4377s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/15 20:11:34   4377s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/15 20:11:34   4377s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/15 20:11:34   4377s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-2406       12  Clock halo disabled on instance '%s'. Cl...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-2171       10  Unable to get/extract RC parasitics for ...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-2169       10  Cannot extract parasitics for %s net '%s...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[05/15 20:11:34   4377s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/15 20:11:34   4377s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/15 20:11:34   4377s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[05/15 20:11:34   4377s] WARNING   TCLCMD-1403          1  '%s'                                     
[05/15 20:11:34   4377s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/15 20:11:34   4377s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[05/15 20:11:34   4377s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[05/15 20:11:34   4377s] *** Message Summary: 323 warning(s), 3 error(s)
[05/15 20:11:34   4377s] 
[05/15 20:11:34   4377s] --- Ending "Innovus" (totcpu=1:12:58, real=13:12:33, mem=2103.3M) ---
