INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/OneDrive - University of Cape Town/A UNI/YEAR 5/EEE4120F High Performance Embedded Systems/Pracs/Vivado Projects/Tutorial/Tutorial.srcs/sim_1/new/Tutorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tutorial_tb
