{
  "creator": "Yosys 0.51+85 (git sha1 1113c8c95, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "ALU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:2.1-12.10"
      },
      "parameter_default_values": {
        "ALU_func": "00000000000000000000000000000000"
      },
      "ports": {
        "data_in1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_in2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_in3": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "data_in1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:6.22-6.30"
          }
        },
        "data_in2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:7.22-7.30"
          }
        },
        "data_in3": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:8.22-8.30"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:9.22-9.30"
          }
        }
      }
    },
    "ALU_ALU_func_0": {
      "attributes": {
        "src": "../../myProject/Tile/PE/ALU.v:1.1-40.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000011",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "data_in1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_in2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_in3": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "ALU_func": {
          "direction": "input",
          "bits": [ 130, 131, 132 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALU_func": {
          "hide_name": 0,
          "bits": [ 130, 131, 132 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "ADD;SUB;AND;OR;XOR;MUL;MUL_ADD"
          }
        },
        "data_in1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in3": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        }
      }
    },
    "ALU_ALU_func_1": {
      "attributes": {
        "src": "../../myProject/Tile/PE/ALU.v:1.1-40.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000011",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "data_in1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_in2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_in3": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "ALU_func": {
          "direction": "input",
          "bits": [ 130, 131, 132 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALU_func": {
          "hide_name": 0,
          "bits": [ 130, 131, 132 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "ADD;SUB;AND;OR;XOR;MUL;MUL_ADD"
          }
        },
        "data_in1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in3": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        }
      }
    },
    "ALU_ALU_func_2": {
      "attributes": {
        "src": "../../myProject/Tile/PE/ALU.v:1.1-40.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000011",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "data_in1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_in2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_in3": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "ALU_func": {
          "direction": "input",
          "bits": [ 130, 131, 132 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALU_func": {
          "hide_name": 0,
          "bits": [ 130, 131, 132 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "ADD;SUB;AND;OR;XOR;MUL;MUL_ADD"
          }
        },
        "data_in1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in3": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        }
      }
    },
    "ALU_ALU_func_3": {
      "attributes": {
        "src": "../../myProject/Tile/PE/ALU.v:1.1-40.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000011",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "data_in1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_in2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_in3": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "ALU_func": {
          "direction": "input",
          "bits": [ 130, 131, 132 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALU_func": {
          "hide_name": 0,
          "bits": [ 130, 131, 132 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "ADD;SUB;AND;OR;XOR;MUL;MUL_ADD"
          }
        },
        "data_in1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in3": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        }
      }
    },
    "ALU_ALU_func_4": {
      "attributes": {
        "src": "../../myProject/Tile/PE/ALU.v:1.1-40.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000011",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "data_in1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_in2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_in3": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "ALU_func": {
          "direction": "input",
          "bits": [ 130, 131, 132 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALU_func": {
          "hide_name": 0,
          "bits": [ 130, 131, 132 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "ADD;SUB;AND;OR;XOR;MUL;MUL_ADD"
          }
        },
        "data_in1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in3": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        }
      }
    },
    "ALU_ALU_func_5": {
      "attributes": {
        "src": "../../myProject/Tile/PE/ALU.v:1.1-40.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000011",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "data_in1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_in2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_in3": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "ALU_func": {
          "direction": "input",
          "bits": [ 130, 131, 132 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALU_func": {
          "hide_name": 0,
          "bits": [ 130, 131, 132 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "ADD;SUB;AND;OR;XOR;MUL;MUL_ADD"
          }
        },
        "data_in1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in3": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        }
      }
    },
    "ALU_ALU_func_6": {
      "attributes": {
        "src": "../../myProject/Tile/PE/ALU.v:1.1-40.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000011",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "data_in1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "data_in2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "data_in3": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "data_out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "ALU_func": {
          "direction": "input",
          "bits": [ 130, 131, 132 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALU_func": {
          "hide_name": 0,
          "bits": [ 130, 131, 132 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "ADD;SUB;AND;OR;XOR;MUL;MUL_ADD"
          }
        },
        "data_in1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_in3": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        }
      }
    },
    "CLK_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/IO_buf.v:15.1-19.10"
      },
      "ports": {
        "CLK_O": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK_O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/IO_buf.v:16.13-16.18"
          }
        }
      }
    },
    "INBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/IO_buf.v:1.1-6.10"
      },
      "ports": {
        "PAD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/IO_buf.v:3.13-3.14"
          }
        },
        "PAD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/IO_buf.v:2.12-2.15"
          }
        }
      }
    },
    "IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:43.1-52.10"
      },
      "ports": {
        "from_fabric": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "in": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "to_fabric": {
          "direction": "output",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "from_fabric": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:46.22-46.33"
          }
        },
        "in": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:47.22-47.24"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:49.22-49.25"
          }
        },
        "to_fabric": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:48.22-48.31"
          }
        }
      }
    },
    "OUTBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/IO_buf.v:8.1-13.10"
      },
      "ports": {
        "PAD": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/IO_buf.v:10.11-10.12"
          }
        },
        "PAD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/IO_buf.v:9.13-9.16"
          }
        }
      }
    },
    "const_unit": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:32.1-39.10"
      },
      "parameter_default_values": {
        "ConfigBits": "00000000000000000000000000000000"
      },
      "ports": {
        "const_out": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "const_out": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:36.22-36.31"
          }
        }
      }
    },
    "reg_unit": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:16.1-28.10"
      },
      "parameter_default_values": {
        "tide_en": "00000000000000000000000000000000",
        "tide_rst": "00000000000000000000000000000000"
      },
      "ports": {
        "en": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reg_in": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "reg_out": {
          "direction": "output",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 68 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:25.16-25.19"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:21.16-21.18"
          }
        },
        "reg_in": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:22.22-22.28"
          }
        },
        "reg_out": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:24.22-24.29"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/kelvin/FABulous_fork/myProject/.FABulous/libs.v:23.16-23.19"
          }
        }
      }
    },
    "reg_unit_tide_en_0_tide_rst_0": {
      "attributes": {
        "src": "../../myProject/Tile/PE/reg_unit.v:1.1-23.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000010",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "reg_in": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "reg_out": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "tide_en": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "tide_rst": {
          "direction": "input",
          "bits": [ 70 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "USER_CLK": "00000000000000000000000000000001"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "reg_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "reg_out": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "tide_en": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "tide_en"
          }
        },
        "tide_rst": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "tide_rst"
          }
        }
      }
    },
    "reg_unit_tide_en_0_tide_rst_1": {
      "attributes": {
        "src": "../../myProject/Tile/PE/reg_unit.v:1.1-23.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000010",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "reg_in": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "reg_out": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "tide_en": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "tide_rst": {
          "direction": "input",
          "bits": [ 70 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "USER_CLK": "00000000000000000000000000000001"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "reg_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "reg_out": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "tide_en": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "tide_en"
          }
        },
        "tide_rst": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "tide_rst"
          }
        }
      }
    },
    "reg_unit_tide_en_1_tide_rst_0": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "../../myProject/Tile/PE/reg_unit.v:1.1-23.10",
        "top": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000010",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "reg_in": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "reg_out": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "tide_en": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "tide_rst": {
          "direction": "input",
          "bits": [ 70 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "USER_CLK": "00000000000000000000000000000001"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "reg_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "reg_out": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "tide_en": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "tide_en"
          }
        },
        "tide_rst": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "tide_rst"
          }
        }
      }
    },
    "reg_unit_tide_en_1_tide_rst_1": {
      "attributes": {
        "src": "../../myProject/Tile/PE/reg_unit.v:1.1-23.10",
        "blackbox": "00000000000000000000000000000001",
        "dynports": "00000000000000000000000000000001"
      },
      "parameter_default_values": {
        "NoConfigBits": "00000000000000000000000000000010",
        "WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "reg_in": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "reg_out": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "tide_en": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "tide_rst": {
          "direction": "input",
          "bits": [ 70 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "USER_CLK": "00000000000000000000000000000001"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "reg_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "reg_out": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "BUS": "00000000000000000000000000000001",
            "DATA": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
          }
        },
        "tide_en": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "tide_en"
          }
        },
        "tide_rst": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "CONFIG_BIT": "00000000000000000000000000000001",
            "FABulous": "00000000000000000000000000000001",
            "FEATURE": "tide_rst"
          }
        }
      }
    }
  }
}
