# MIPS ISA
```asm
add c, a, b ; c <- a + b
; generally, dest-first
```

MIPS registers: `$0` through `$31`.
- `$8`, `$9` are temps
- `$16`: f
- `$17`: g
- `$18`: h
- `$19`: i
- `$20`: j

16-bit immediates.

## ALU ops
- `add`, `addi`, `addu`, `addiu`
- `sub`
- `mul`, `div`
	- 32x32 = 64
	- 32/32 = 32 + 32 rem
- `and`, `andi`
- `or`, `ori`
- `sll`, `srl`

## Memory
- need > 32 words of storage
- `M[j]`
- `lw $reg, mem`
- `sw $reg, mem`
- `lw $reg, lbl($19)`

## Branching
mips is flagless!
- `beq $a, $b, lbl` jumps to `lbl` iff `$a = $b`
- to do branch-less-than:
	```asm
	blt $8, $9, lbl
	; expands to
	slt $1, $8, $9  ; $1 = ($8 < $9) == ($8 - $9) < 0
	bne $1, $0, lbl ; nb: $0 is *always* 0
	```

## Machine language
32-bit wide instructions

### R-format
```
opc  rs  rt  rd  shamt  fn
6    5   5   5   5      6
```

### I-format
```
opc  rs   rt   addr/imm
6    5    5    16
```
also used for ALU ops w/ imm

### J-format
```
opcode  addr
6       26
```

addr = {4MSB of PC, addr, 00}
