{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace inst axi_bram_ctrl_2_bram -pg 1 -lvl 8 -y 400 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 7 -y 400 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 2 -y 110 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -y 410 -defaultsOSRD
preplace inst rst_ps8_0_96M -pg 1 -lvl 1 -y 750 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -y 400 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 6 -y 650 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 4 -y 900 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 3 -y 60 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 5 -y 640 -defaultsOSRD
preplace inst smartconnect_2 -pg 1 -lvl 6 -y 470 -defaultsOSRD
preplace inst axi_traffic_gen_0 -pg 1 -lvl 3 -y 210 -defaultsOSRD
preplace inst axis_subset_converter -pg 1 -lvl 4 -y 510 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 2 -y 580 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 8 -y 530 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 7 -y 770 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -y 240 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 7 -y 530 -defaultsOSRD
preplace inst axi_perf_mon_0 -pg 1 -lvl 3 -y 520 -defaultsOSRD
preplace netloc smartconnect_2_M00_AXI 1 6 1 2790
preplace netloc smartconnect_0_M02_AXI 1 2 5 1020J 790 1480 790 NJ 790 NJ 790 2750J
preplace netloc smartconnect_0_M01_AXI 1 2 5 1010J 730 1470J 590 1910 540 2370J 740 2790
preplace netloc rst_ps8_0_96M_interconnect_aresetn 1 1 5 NJ 770 NJ 770 1450 580 1900J 510 N
preplace netloc axi_dma_1_M_AXI_S2MM 1 4 3 1920J 860 2380 860 NJ
preplace netloc axi_dma_1_M_AXI_SG 1 4 3 1900 820 2390 820 NJ
preplace netloc axi_traffic_gen_0_M_AXIS_MASTER 1 3 4 1460 770 NJ 770 NJ 770 2760J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 20 310 680 50 1060 750 1490 600 1920 500 2400 380 2770
preplace netloc smartconnect_0_M03_AXI 1 2 1 1090
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 1 1070
preplace netloc smartconnect_0_M04_AXI 1 2 4 1040J 740 1500J 730 1890J 740 2360
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 2 1 1080
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 2 690 310 1020
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 7 1 N
preplace netloc axi_bram_ctrl_2_BRAM_PORTB 1 7 1 N
preplace netloc smartconnect_0_M00_AXI 1 2 5 1070 780 NJ 780 NJ 780 NJ 780 2750
preplace netloc vio_0_probe_out0 1 2 1 1110
preplace netloc axi_perf_mon_0_interrupt 1 0 4 10 40 NJ 40 1120J 120 1440
preplace netloc axi_perf_mon_0_M_AXIS 1 3 4 1480 750 NJ 750 NJ 750 2780
preplace netloc vio_0_probe_out1 1 2 1 1100
preplace netloc axi_dma_M_AXI_S2MM 1 5 2 2350 840 NJ
preplace netloc S00_AXI_1 1 5 2 2340 760 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 30 490 650
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 6 660 800 NJ 800 NJ 800 NJ 800 NJ 800 2740J
preplace netloc rst_ps8_0_96M_peripheral_aresetn 1 1 6 670 170 1050 760 1470 760 1910 760 2330 810 2800
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 7 1 N
preplace netloc axis_subset_converter_M_AXIS 1 4 3 1890 530 2390J 560 2810
preplace netloc smartconnect_0_M05_AXI 1 2 4 1030J 310 NJ 310 NJ 310 2410
preplace netloc smartconnect_1_M00_AXI 1 6 1 2740
preplace netloc axi_bram_ctrl_1_BRAM_PORTB 1 7 1 N
levelinfo -pg 1 -10 340 870 1290 1710 2150 2600 2950 3230 3370 -top 0 -bot 1000
",
}
{
   da_axi4_cnt: "3",
   da_axi4_s2mm_cnt: "3",
   da_bram_cntlr_cnt: "10",
   da_clkrst_cnt: "13",
   da_zynq_ultra_ps_e_cnt: "1",
}
