+ define_corners nom_slow_1p08V_125C
Reading timing models for corner nom_slow_1p08V_125C…
Reading cell library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 34, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 38, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_slow_1p08V_125C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.047366    0.004475    0.631967 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003139    0.067832    0.132626    0.764594 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.067833    0.000123    0.764717 ^ _219_/A (sg13g2_inv_1)
     1    0.002518    0.031775    0.051419    0.816135 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.031775    0.000187    0.816323 v _301_/D (sg13g2_dfrbpq_1)
                                              0.816323   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342506   clock uncertainty
                                  0.000000    0.342506   clock reconvergence pessimism
                                 -0.049060    0.293446   library hold time
                                              0.293446   data required time
---------------------------------------------------------------------------------------------
                                              0.293446   data required time
                                             -0.816323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522876   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.047358    0.004446    0.631938 v _213_/A (sg13g2_nand3_1)
     2    0.009771    0.081768    0.087888    0.719826 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.081778    0.000718    0.720544 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002186    0.047706    0.098521    0.819065 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047706    0.000079    0.819144 v _300_/D (sg13g2_dfrbpq_1)
                                              0.819144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    0.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342543   clock uncertainty
                                  0.000000    0.342543   clock reconvergence pessimism
                                 -0.055476    0.287067   library hold time
                                              0.287067   data required time
---------------------------------------------------------------------------------------------
                                              0.287067   data required time
                                             -0.819144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532077   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000885    0.192587 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008366    0.056590    0.280280    0.472867 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.056591    0.000346    0.473212 v fanout70/A (sg13g2_buf_8)
     5    0.028364    0.041090    0.127830    0.601042 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.041119    0.001913    0.602955 v _199_/A (sg13g2_xnor2_1)
     2    0.010362    0.117738    0.149219    0.752174 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.117740    0.000644    0.752818 v _200_/B (sg13g2_xor2_1)
     1    0.002015    0.039374    0.108449    0.861267 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.039374    0.000073    0.861340 v _296_/D (sg13g2_dfrbpq_1)
                                              0.861340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000885    0.192587 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342587   clock uncertainty
                                  0.000000    0.342587   clock reconvergence pessimism
                                 -0.052120    0.290467   library hold time
                                              0.290467   data required time
---------------------------------------------------------------------------------------------
                                              0.290467   data required time
                                             -0.861340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.570873   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.047332    0.004343    0.631835 v _191_/B (sg13g2_xnor2_1)
     2    0.008606    0.101420    0.129228    0.761063 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.101420    0.000284    0.761347 v _192_/B (sg13g2_xnor2_1)
     1    0.002289    0.048297    0.107125    0.868472 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.048297    0.000085    0.868557 v _294_/D (sg13g2_dfrbpq_2)
                                              0.868557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.340723   clock uncertainty
                                  0.000000    0.340723   clock reconvergence pessimism
                                 -0.056326    0.284396   library hold time
                                              0.284396   data required time
---------------------------------------------------------------------------------------------
                                              0.284396   data required time
                                             -0.868557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584161   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.047279    0.004130    0.631622 v _206_/B (sg13g2_xnor2_1)
     2    0.009057    0.105453    0.132392    0.764014 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.105453    0.000296    0.764309 v _208_/A (sg13g2_xor2_1)
     1    0.001778    0.038611    0.111246    0.875555 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.038611    0.000068    0.875623 v _298_/D (sg13g2_dfrbpq_1)
                                              0.875623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340436   clock uncertainty
                                  0.000000    0.340436   clock reconvergence pessimism
                                 -0.052357    0.288079   library hold time
                                              0.288079   data required time
---------------------------------------------------------------------------------------------
                                              0.288079   data required time
                                             -0.875623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587544   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000804    0.192506 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011590    0.072310    0.292894    0.485400 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.072320    0.000879    0.486280 v fanout54/A (sg13g2_buf_8)
     8    0.038302    0.046627    0.141212    0.627492 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.046843    0.001928    0.629419 v _195_/B (sg13g2_xor2_1)
     2    0.009846    0.074277    0.134267    0.763687 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.074282    0.000692    0.764379 v _196_/B (sg13g2_xor2_1)
     1    0.004472    0.050426    0.108929    0.873308 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.050426    0.000303    0.873611 v _295_/D (sg13g2_dfrbpq_1)
                                              0.873611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036463    0.000472    0.192174 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342174   clock uncertainty
                                  0.000000    0.342174   clock reconvergence pessimism
                                 -0.056572    0.285602   library hold time
                                              0.285602   data required time
---------------------------------------------------------------------------------------------
                                              0.285602   data required time
                                             -0.873611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588009   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014192    0.084934    0.302590    0.492819 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.084934    0.000330    0.493149 v fanout68/A (sg13g2_buf_8)
     6    0.034622    0.044871    0.146411    0.639561 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.044899    0.001851    0.641412 v _202_/A (sg13g2_xor2_1)
     2    0.009788    0.073927    0.140717    0.782129 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.073927    0.000326    0.782455 v _204_/A (sg13g2_xor2_1)
     1    0.002060    0.039550    0.099706    0.882161 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.039550    0.000076    0.882237 v _297_/D (sg13g2_dfrbpq_1)
                                              0.882237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340229   clock uncertainty
                                  0.000000    0.340229   clock reconvergence pessimism
                                 -0.052735    0.287494   library hold time
                                              0.287494   data required time
---------------------------------------------------------------------------------------------
                                              0.287494   data required time
                                             -0.882237   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594743   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000427    0.483858 v fanout63/A (sg13g2_buf_8)
     6    0.031546    0.043047    0.138927    0.622786 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043079    0.001924    0.624710 v _205_/A (sg13g2_nand2_1)
     1    0.003615    0.040697    0.052626    0.677336 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.040697    0.000271    0.677608 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006585    0.083259    0.093215    0.770822 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.083264    0.000511    0.771334 v _211_/A (sg13g2_xnor2_1)
     1    0.003163    0.055024    0.118433    0.889767 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.055024    0.000119    0.889886 v _299_/D (sg13g2_dfrbpq_1)
                                              0.889886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.340463   clock uncertainty
                                  0.000000    0.340463   clock reconvergence pessimism
                                 -0.058967    0.281496   library hold time
                                              0.281496   data required time
---------------------------------------------------------------------------------------------
                                              0.281496   data required time
                                             -0.889886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608389   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    0.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010297    0.065940    0.287898    0.480441 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.065945    0.000627    0.481068 v output2/A (sg13g2_buf_2)
     1    0.080736    0.216574    0.275996    0.757064 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.216716    0.003543    0.760606 v sign (out)
                                              0.760606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.760606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610606   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    0.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010474    0.080286    0.294659    0.487202 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.080288    0.000585    0.487787 ^ _127_/A (sg13g2_inv_1)
     1    0.009934    0.068142    0.089505    0.577292 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.068193    0.001137    0.578430 v output3/A (sg13g2_buf_2)
     1    0.080959    0.217146    0.277562    0.855992 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.217291    0.003617    0.859609 v signB (out)
                                              0.859609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.859609   data arrival time
---------------------------------------------------------------------------------------------
                                              0.709609   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053073    0.006231    0.651198 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003602    0.063725    0.083121    0.734319 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.063725    0.000233    0.734552 v output15/A (sg13g2_buf_2)
     1    0.084465    0.225016    0.279853    1.014404 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.225328    0.006198    1.020602 v sine_out[1] (out)
                                              1.020602   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.020602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870602   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015236    0.068070    0.302507    0.493229 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.068070    0.000119    0.493348 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004109    0.036477    0.110786    0.604134 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.036478    0.000165    0.604299 v _179_/B (sg13g2_nand2_1)
     2    0.007042    0.063737    0.071712    0.676012 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063738    0.000411    0.676423 ^ _281_/B (sg13g2_nor2_1)
     1    0.007835    0.056531    0.076276    0.752699 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.056560    0.001031    0.753730 v output35/A (sg13g2_buf_2)
     1    0.083538    0.222682    0.274560    1.028290 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.222967    0.005842    1.034132 v sine_out[8] (out)
                                              1.034132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.034132   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884132   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109406    0.003755    0.694123 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005311    0.053447    0.083122    0.777244 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.053449    0.000331    0.777576 v output16/A (sg13g2_buf_2)
     1    0.081975    0.218771    0.270026    1.047602 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.219045    0.005688    1.053290 v sine_out[20] (out)
                                              1.053290   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.053290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.903290   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109442    0.004086    0.694453 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004076    0.054079    0.085474    0.779927 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.054079    0.000293    0.780221 v output12/A (sg13g2_buf_2)
     1    0.081767    0.218248    0.270040    1.050261 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.218517    0.005611    1.055872 v sine_out[17] (out)
                                              1.055872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.055872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905872   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109356    0.003254    0.693621 ^ _160_/A (sg13g2_nor2_1)
     1    0.005249    0.047618    0.092660    0.786281 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.047618    0.000174    0.786455 v output14/A (sg13g2_buf_2)
     1    0.081908    0.218590    0.267018    1.053473 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.218843    0.005393    1.058866 v sine_out[19] (out)
                                              1.058866   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.058866   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908866   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014602    0.104810    0.312525    0.502754 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.104810    0.000343    0.503097 ^ fanout68/A (sg13g2_buf_8)
     6    0.035397    0.049205    0.151324    0.654421 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.049429    0.003109    0.657531 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004614    0.076463    0.109740    0.767270 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.076464    0.000325    0.767595 v output29/A (sg13g2_buf_2)
     1    0.085042    0.227825    0.287488    1.055083 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.228161    0.006478    1.061561 v sine_out[32] (out)
                                              1.061561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.061561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911561   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109420    0.003883    0.694251 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.006477    0.058518    0.088771    0.783022 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058520    0.000463    0.783485 v output11/A (sg13g2_buf_2)
     1    0.081863    0.218490    0.272579    1.056064 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.218762    0.005641    1.061705 v sine_out[16] (out)
                                              1.061705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.061705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911705   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109368    0.003384    0.693751 ^ _167_/A (sg13g2_nor2_1)
     1    0.007511    0.059662    0.103042    0.796793 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.059666    0.000521    0.797314 v output19/A (sg13g2_buf_2)
     1    0.082172    0.219268    0.273693    1.071007 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.219546    0.005739    1.076747 v sine_out[23] (out)
                                              1.076747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.076747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.926747   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015236    0.068070    0.302507    0.493229 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.068070    0.000119    0.493348 ^ _178_/A2 (sg13g2_a21oi_1)
     1    0.004109    0.036477    0.110786    0.604134 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.036478    0.000165    0.604299 v _179_/B (sg13g2_nand2_1)
     2    0.007042    0.063737    0.071712    0.676012 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063738    0.000406    0.676417 ^ _180_/B (sg13g2_nand2_1)
     1    0.007682    0.090744    0.117417    0.793834 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.090760    0.000961    0.794795 v output24/A (sg13g2_buf_2)
     1    0.083906    0.223625    0.293539    1.088334 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.223907    0.005829    1.094163 v sine_out[28] (out)
                                              1.094163   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.094163   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944163   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046584    0.001238    0.636699 ^ _135_/A (sg13g2_nor2_1)
     1    0.003064    0.031842    0.055705    0.692404 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.031842    0.000120    0.692524 v _174_/A (sg13g2_nand2_1)
     1    0.003214    0.036245    0.046413    0.738936 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.036245    0.000127    0.739063 ^ _175_/B (sg13g2_nand2_1)
     1    0.005879    0.072615    0.093177    0.832241 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.072615    0.000195    0.832435 v output22/A (sg13g2_buf_2)
     1    0.082935    0.221190    0.281899    1.114334 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.221485    0.005959    1.120293 v sine_out[26] (out)
                                              1.120293   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.120293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.970293   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043313    0.002133    0.754594 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.006074    0.046065    0.106358    0.860952 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.046067    0.000378    0.861331 v output13/A (sg13g2_buf_2)
     1    0.081842    0.218434    0.265864    1.127195 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.218705    0.005636    1.132831 v sine_out[18] (out)
                                              1.132831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.132831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.982831   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076770    0.001118    1.269108 v _293_/D (sg13g2_dfrbpq_1)
                                              1.269108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.342335   clock uncertainty
                                  0.000000    0.342335   clock reconvergence pessimism
                                 -0.067182    0.275153   library hold time
                                              0.275153   data required time
---------------------------------------------------------------------------------------------
                                              0.275153   data required time
                                             -1.269108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.993955   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036463    0.000472    0.192174 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008765    0.070208    0.286989    0.479163 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.070208    0.000362    0.479525 ^ fanout72/A (sg13g2_buf_8)
     8    0.041148    0.051642    0.135662    0.615186 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.052234    0.002952    0.618138 ^ fanout71/A (sg13g2_buf_8)
     8    0.039822    0.050538    0.125443    0.743581 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.050764    0.002628    0.746210 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004470    0.075335    0.109317    0.855526 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.075335    0.000286    0.855812 v output28/A (sg13g2_buf_2)
     1    0.084688    0.226954    0.286177    1.141989 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.227286    0.006452    1.148441 v sine_out[31] (out)
                                              1.148441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.148441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.998441   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075870    0.000317    0.741186 v _284_/A (sg13g2_and2_1)
     1    0.009462    0.063331    0.147256    0.888443 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.063339    0.000732    0.889174 v output7/A (sg13g2_buf_2)
     1    0.082914    0.221127    0.276996    1.166170 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.221410    0.005813    1.171983 v sine_out[12] (out)
                                              1.171983   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.171983   data arrival time
---------------------------------------------------------------------------------------------
                                              1.021983   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043313    0.002128    0.754589 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.007590    0.093017    0.128175    0.882764 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.093018    0.000515    0.883279 v output23/A (sg13g2_buf_2)
     1    0.083049    0.221471    0.293337    1.176616 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.221739    0.005626    1.182241 v sine_out[27] (out)
                                              1.182241   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182241   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032241   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000427    0.483858 v fanout63/A (sg13g2_buf_8)
     6    0.031546    0.043047    0.138927    0.622786 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043058    0.000942    0.623728 v _150_/A (sg13g2_and2_1)
     3    0.013227    0.081567    0.145660    0.769387 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.081584    0.001154    0.770541 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003791    0.060140    0.121705    0.892246 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.060140    0.000265    0.892512 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.266832    0.289920    1.182432 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.267010    0.005709    1.188141 ^ sine_out[22] (out)
                                              1.188141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.188141   data arrival time
---------------------------------------------------------------------------------------------
                                              1.038141   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075890    0.001065    0.741935 v _136_/B (sg13g2_nand2b_2)
     4    0.020856    0.084591    0.096200    0.838135 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.084611    0.001068    0.839203 ^ _279_/A (sg13g2_nor2_1)
     1    0.004642    0.050327    0.079935    0.919138 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.050328    0.000318    0.919457 v output34/A (sg13g2_buf_2)
     1    0.081811    0.218357    0.268093    1.187550 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.218630    0.005656    1.193205 v sine_out[7] (out)
                                              1.193205   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.193205   data arrival time
---------------------------------------------------------------------------------------------
                                              1.043205   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000427    0.483858 v fanout63/A (sg13g2_buf_8)
     6    0.031546    0.043047    0.138927    0.622786 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043058    0.000942    0.623728 v _150_/A (sg13g2_and2_1)
     3    0.013227    0.081567    0.145660    0.769387 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.081576    0.000870    0.770257 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004309    0.064514    0.126539    0.896796 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.064514    0.000276    0.897072 ^ output17/A (sg13g2_buf_2)
     1    0.081915    0.266868    0.292445    1.189518 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.267045    0.005694    1.195211 ^ sine_out[21] (out)
                                              1.195211   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.195211   data arrival time
---------------------------------------------------------------------------------------------
                                              1.045211   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052077    0.002303    0.647269 ^ _255_/A (sg13g2_nor4_1)
     1    0.004024    0.056015    0.072951    0.720221 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.056015    0.000162    0.720383 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007922    0.136758    0.138582    0.858965 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.136763    0.000991    0.859956 ^ output4/A (sg13g2_buf_2)
     1    0.083442    0.271907    0.331473    1.191430 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.272129    0.006428    1.197857 ^ sine_out[0] (out)
                                              1.197857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.197857   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047858   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052663    0.004878    0.649845 ^ _143_/A (sg13g2_nor2_1)
     2    0.010979    0.073953    0.090761    0.740605 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.073980    0.000288    0.740893 v _147_/A (sg13g2_nand2_1)
     2    0.010620    0.085747    0.098970    0.839863 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.085767    0.001052    0.840915 ^ _275_/B (sg13g2_nor2_1)
     1    0.006884    0.054065    0.082035    0.922950 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.054103    0.000743    0.923693 v output30/A (sg13g2_buf_2)
     1    0.082936    0.221186    0.271915    1.195608 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.221486    0.006021    1.201629 v sine_out[3] (out)
                                              1.201629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.201629   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051629   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075890    0.001065    0.741935 v _136_/B (sg13g2_nand2b_2)
     4    0.020856    0.084591    0.096200    0.838135 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.084655    0.001879    0.840014 ^ _278_/A (sg13g2_nor2_1)
     1    0.006518    0.058181    0.087972    0.927986 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.058198    0.000859    0.928845 v output33/A (sg13g2_buf_2)
     1    0.082245    0.219452    0.272994    1.201838 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.219736    0.005811    1.207650 v sine_out[6] (out)
                                              1.207650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.207650   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057650   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075890    0.001065    0.741935 v _136_/B (sg13g2_nand2b_2)
     4    0.020856    0.084591    0.096200    0.838135 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.084628    0.001431    0.839566 ^ _277_/A (sg13g2_nor2_1)
     1    0.007118    0.060798    0.090688    0.930255 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.060802    0.000530    0.930784 v output32/A (sg13g2_buf_2)
     1    0.082274    0.219516    0.274672    1.205456 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.219776    0.005506    1.210962 v sine_out[5] (out)
                                              1.210962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.210962   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060962   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052663    0.004878    0.649845 ^ _143_/A (sg13g2_nor2_1)
     2    0.010979    0.073953    0.090761    0.740605 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.073982    0.000442    0.741048 v _144_/B (sg13g2_nand2_1)
     2    0.006793    0.063555    0.088084    0.829132 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.063555    0.000202    0.829333 ^ _212_/B (sg13g2_nor2_1)
     2    0.011671    0.075235    0.092700    0.922033 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.075267    0.000669    0.922702 v output26/A (sg13g2_buf_2)
     1    0.083188    0.221820    0.283856    1.206558 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.222109    0.005895    1.212453 v sine_out[2] (out)
                                              1.212453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.212453   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062453   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053133    0.006411    0.651378 ^ _130_/B (sg13g2_nor2_1)
     2    0.012141    0.075868    0.089492    0.740869 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.075890    0.001065    0.741935 v _136_/B (sg13g2_nand2b_2)
     4    0.020856    0.084591    0.096200    0.838135 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.084668    0.002057    0.840193 ^ _276_/A (sg13g2_nor2_1)
     1    0.008292    0.066095    0.095592    0.935784 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.066155    0.001127    0.936912 v output31/A (sg13g2_buf_2)
     1    0.082646    0.220454    0.278139    1.215050 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.220723    0.005638    1.220688 v sine_out[4] (out)
                                              1.220688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.220688   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070688   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053083    0.006263    0.651230 ^ _131_/B (sg13g2_or2_1)
     6    0.027097    0.179317    0.214741    0.865971 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179379    0.000975    0.866946 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.003979    0.061184    0.095387    0.962332 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.061184    0.000244    0.962576 v output5/A (sg13g2_buf_2)
     1    0.083627    0.222921    0.276962    1.239539 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.223223    0.006076    1.245614 v sine_out[10] (out)
                                              1.245614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.245614   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095614   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053083    0.006263    0.651230 ^ _131_/B (sg13g2_or2_1)
     6    0.027097    0.179317    0.214741    0.865971 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179379    0.001006    0.866977 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004357    0.062719    0.097606    0.964583 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.062720    0.000275    0.964858 v output36/A (sg13g2_buf_2)
     1    0.082176    0.219278    0.275352    1.240210 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.219556    0.005739    1.245949 v sine_out[9] (out)
                                              1.245949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.245949   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095949   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053083    0.006263    0.651230 ^ _131_/B (sg13g2_or2_1)
     6    0.027097    0.179317    0.214741    0.865971 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179381    0.001123    0.867094 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005073    0.065633    0.101818    0.968912 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.065633    0.000327    0.969239 v output8/A (sg13g2_buf_2)
     1    0.083020    0.221387    0.278617    1.247856 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.221650    0.005565    1.253421 v sine_out[13] (out)
                                              1.253421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.253421   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103421   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052663    0.004878    0.649845 ^ _143_/A (sg13g2_nor2_1)
     2    0.010979    0.073953    0.090761    0.740605 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.073982    0.000442    0.741048 v _144_/B (sg13g2_nand2_1)
     2    0.006793    0.063555    0.088084    0.829132 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.063555    0.000218    0.829349 ^ _145_/B (sg13g2_nand2_1)
     1    0.008554    0.098379    0.123541    0.952890 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.098424    0.000836    0.953726 v output9/A (sg13g2_buf_2)
     1    0.082567    0.220288    0.294981    1.248708 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.220575    0.005862    1.254570 v sine_out[14] (out)
                                              1.254570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.254570   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104569   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.052663    0.004878    0.649845 ^ _143_/A (sg13g2_nor2_1)
     2    0.010979    0.073953    0.090761    0.740605 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.073980    0.000288    0.740893 v _147_/A (sg13g2_nand2_1)
     2    0.010620    0.085747    0.098970    0.839863 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.085756    0.000697    0.840560 ^ _149_/B (sg13g2_nand2_1)
     1    0.006795    0.084635    0.120979    0.961539 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.084636    0.000476    0.962015 v output10/A (sg13g2_buf_2)
     1    0.082790    0.220831    0.288140    1.250155 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.221116    0.005854    1.256009 v sine_out[15] (out)
                                              1.256009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.256009   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106009   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000466    0.496072 ^ fanout59/A (sg13g2_buf_8)
     8    0.040308    0.051790    0.148895    0.644966 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053083    0.006263    0.651230 ^ _131_/B (sg13g2_or2_1)
     6    0.027097    0.179317    0.214741    0.865971 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.179384    0.001248    0.867219 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.005326    0.066662    0.103313    0.970532 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.066665    0.000331    0.970864 v output6/A (sg13g2_buf_2)
     1    0.083350    0.222220    0.279569    1.250433 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.222506    0.005857    1.256289 v sine_out[11] (out)
                                              1.256289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.256289   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106289   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043315    0.002184    0.754646 ^ _168_/A (sg13g2_nor2_1)
     2    0.006884    0.053048    0.069385    0.824031 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053050    0.000405    0.824436 v _169_/B (sg13g2_nand2_1)
     1    0.003508    0.045978    0.063112    0.887548 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.045978    0.000139    0.887687 ^ _170_/B (sg13g2_nand2_1)
     1    0.004727    0.063464    0.089283    0.976970 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.063464    0.000313    0.977284 v output20/A (sg13g2_buf_2)
     1    0.082081    0.219043    0.275542    1.252825 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.219324    0.005776    1.258601 v sine_out[24] (out)
                                              1.258601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.258601   data arrival time
---------------------------------------------------------------------------------------------
                                              1.108601   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000427    0.483858 v fanout63/A (sg13g2_buf_8)
     6    0.031546    0.043047    0.138927    0.622786 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.043058    0.000941    0.623727 v fanout62/A (sg13g2_buf_8)
     8    0.028975    0.041192    0.121215    0.744942 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.041206    0.001298    0.746240 v _181_/A (sg13g2_and2_1)
     4    0.013688    0.083697    0.146918    0.893158 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.083700    0.000573    0.893731 v _184_/B1 (sg13g2_a21oi_1)
     1    0.002806    0.059021    0.078714    0.972444 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.059021    0.000111    0.972555 ^ output25/A (sg13g2_buf_2)
     1    0.083415    0.271497    0.292693    1.265248 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.271660    0.005512    1.270761 ^ sine_out[29] (out)
                                              1.270761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.270761   data arrival time
---------------------------------------------------------------------------------------------
                                              1.120761   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043315    0.002184    0.754646 ^ _168_/A (sg13g2_nor2_1)
     2    0.006884    0.053048    0.069385    0.824031 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.053050    0.000419    0.824450 v _171_/B (sg13g2_nand2_1)
     1    0.004743    0.053362    0.068801    0.893251 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.053363    0.000326    0.893577 ^ _172_/B (sg13g2_nand2_1)
     1    0.005283    0.068908    0.096331    0.989908 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.068908    0.000322    0.990230 v output21/A (sg13g2_buf_2)
     1    0.082576    0.220286    0.279386    1.269616 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.220566    0.005770    1.275386 v sine_out[25] (out)
                                              1.275386   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.275386   data arrival time
---------------------------------------------------------------------------------------------
                                              1.125386   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012224    0.090646    0.301640    0.492076 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090647    0.000443    0.492519 ^ fanout63/A (sg13g2_buf_8)
     6    0.032248    0.046568    0.142942    0.635461 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.046580    0.000965    0.636427 ^ fanout62/A (sg13g2_buf_8)
     8    0.029484    0.043276    0.116035    0.752462 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.043291    0.001321    0.753782 ^ _181_/A (sg13g2_and2_1)
     4    0.014305    0.106761    0.177905    0.931687 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.106762    0.000481    0.932168 ^ _186_/B1 (sg13g2_a21oi_1)
     1    0.004346    0.049034    0.077672    1.009840 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.049035    0.000289    1.010129 v output27/A (sg13g2_buf_2)
     1    0.083382    0.223726    0.269683    1.279812 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.223984    0.006330    1.286143 v sine_out[30] (out)
                                              1.286143   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.286143   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136142   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352779    0.001065    1.653411 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007966    0.139006    0.238012    1.891423 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.139006    0.000287    1.891710 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003981    0.125238    0.165675    2.057385 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.125238    0.000261    2.057646 ^ _239_/B (sg13g2_and3_1)
     1    0.003577    0.054029    0.217171    2.274818 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.054029    0.000142    2.274959 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007823    0.139155    0.138646    2.413605 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.139162    0.000974    2.414579 v output4/A (sg13g2_buf_2)
     1    0.083442    0.224062    0.314762    2.729342 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.224395    0.006422    2.735764 v sine_out[0] (out)
                                              2.735764   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.735764   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114236   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352779    0.001065    1.653411 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007966    0.139006    0.238012    1.891423 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.139006    0.000150    1.891572 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004704    0.128307    0.185653    2.077225 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.128307    0.000307    2.077533 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003469    0.081083    0.123326    2.200859 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.081083    0.000138    2.200997 v _273_/A (sg13g2_nor2_1)
     1    0.004425    0.095941    0.117838    2.318835 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.095941    0.000297    2.319132 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003602    0.087537    0.110164    2.429296 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.087537    0.000233    2.429529 v output15/A (sg13g2_buf_2)
     1    0.084465    0.225028    0.292633    2.722162 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.225339    0.006198    2.728360 v sine_out[1] (out)
                                              2.728360   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.728360   data arrival time
---------------------------------------------------------------------------------------------
                                              1.121640   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352780    0.001131    1.653476 ^ _147_/B (sg13g2_nand2_1)
     2    0.010298    0.150037    0.231850    1.885326 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.150041    0.001017    1.886343 v _275_/B (sg13g2_nor2_1)
     1    0.006982    0.131479    0.154559    2.040902 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.131481    0.000756    2.041658 ^ output30/A (sg13g2_buf_2)
     1    0.082936    0.270255    0.328314    2.369972 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.270450    0.006026    2.375998 ^ sine_out[3] (out)
                                              2.375998   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.375998   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474001   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352780    0.001202    1.653547 ^ _185_/B (sg13g2_nor2_2)
     5    0.021787    0.145383    0.201930    1.855478 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.145415    0.001979    1.857456 v _189_/A2 (sg13g2_o21ai_1)
     1    0.004713    0.135754    0.176277    2.033733 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.135755    0.000333    2.034067 ^ output29/A (sg13g2_buf_2)
     1    0.085042    0.276870    0.334576    2.368643 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.277092    0.006484    2.375127 ^ sine_out[32] (out)
                                              2.375127   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.375127   data arrival time
---------------------------------------------------------------------------------------------
                                              1.474873   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352780    0.001202    1.653547 ^ _185_/B (sg13g2_nor2_2)
     5    0.021787    0.145383    0.201930    1.855478 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.145415    0.001977    1.857454 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004444    0.102981    0.164748    2.022202 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.102981    0.000298    2.022500 ^ output27/A (sg13g2_buf_2)
     1    0.083382    0.271609    0.316327    2.338828 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.271824    0.006336    2.345163 ^ sine_out[30] (out)
                                              2.345163   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.345163   data arrival time
---------------------------------------------------------------------------------------------
                                              1.504837   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352780    0.001202    1.653547 ^ _185_/B (sg13g2_nor2_2)
     5    0.021787    0.145383    0.201930    1.855478 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.145413    0.001919    1.857397 v _278_/B (sg13g2_nor2_1)
     1    0.006617    0.126601    0.149388    2.006784 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.126605    0.000877    2.007662 ^ output33/A (sg13g2_buf_2)
     1    0.082245    0.268062    0.324776    2.332438 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.268246    0.005816    2.338254 ^ sine_out[6] (out)
                                              2.338254   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.338254   data arrival time
---------------------------------------------------------------------------------------------
                                              1.511746   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352780    0.001131    1.653476 ^ _147_/B (sg13g2_nand2_1)
     2    0.010298    0.150037    0.231850    1.885326 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.150037    0.000672    1.885998 v _149_/B (sg13g2_nand2_1)
     1    0.006894    0.082190    0.118216    2.004215 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.082192    0.000485    2.004700 ^ output10/A (sg13g2_buf_2)
     1    0.082790    0.269650    0.304307    2.309007 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.269835    0.005859    2.314866 ^ sine_out[15] (out)
                                              2.314866   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.314866   data arrival time
---------------------------------------------------------------------------------------------
                                              1.535134   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352781    0.001307    1.653653 ^ _171_/A (sg13g2_nand2_1)
     1    0.004554    0.116650    0.161954    1.815606 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.116650    0.000310    1.815917 v _172_/B (sg13g2_nand2_1)
     1    0.005381    0.067889    0.098439    1.914356 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.067889    0.000331    1.914687 ^ output21/A (sg13g2_buf_2)
     1    0.082576    0.268885    0.295758    2.210444 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.269066    0.005774    2.216219 ^ sine_out[25] (out)
                                              2.216219   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.216219   data arrival time
---------------------------------------------------------------------------------------------
                                              1.633781   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045076    0.002004    1.339842 v _153_/B (sg13g2_nor2_1)
     3    0.013249    0.192783    0.176333    1.516176 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.192789    0.000847    1.517023 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003314    0.060566    0.094165    1.611188 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.060566    0.000243    1.611431 v _155_/B2 (sg13g2_a221oi_1)
     1    0.004175    0.182493    0.224716    1.836147 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.182493    0.000302    1.836449 ^ output12/A (sg13g2_buf_2)
     1    0.081767    0.265418    0.348129    2.184578 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.265677    0.005615    2.190193 ^ sine_out[17] (out)
                                              2.190193   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.190193   data arrival time
---------------------------------------------------------------------------------------------
                                              1.659807   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076826    0.002066    1.270056 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023461    0.390098    0.364004    1.634060 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.390133    0.003040    1.637100 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004210    0.114046    0.211376    1.848476 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.114046    0.000268    1.848744 v output17/A (sg13g2_buf_2)
     1    0.081915    0.218729    0.301079    2.149824 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.219005    0.005689    2.155513 v sine_out[21] (out)
                                              2.155513   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.155513   data arrival time
---------------------------------------------------------------------------------------------
                                              1.694487   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076826    0.002066    1.270056 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023461    0.390098    0.364004    1.634060 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.390102    0.001130    1.635190 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003979    0.112230    0.209196    1.844386 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.112230    0.000244    1.844630 v output5/A (sg13g2_buf_2)
     1    0.083627    0.223017    0.303131    2.147761 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.223320    0.006076    2.153837 v sine_out[10] (out)
                                              2.153837   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.153837   data arrival time
---------------------------------------------------------------------------------------------
                                              1.696163   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076826    0.002066    1.270056 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023461    0.390098    0.364004    1.634060 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.390131    0.002978    1.637038 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.002707    0.119727    0.185235    1.822273 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.119727    0.000107    1.822380 v output25/A (sg13g2_buf_2)
     1    0.083415    0.222505    0.306603    2.128983 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.222763    0.005508    2.134492 v sine_out[29] (out)
                                              2.134492   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.134492   data arrival time
---------------------------------------------------------------------------------------------
                                              1.715508   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076826    0.002066    1.270056 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023461    0.390098    0.364004    1.634060 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.390128    0.002814    1.636874 ^ _276_/B (sg13g2_nor2_1)
     1    0.008292    0.118331    0.170504    1.807378 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.118340    0.001128    1.808505 v output31/A (sg13g2_buf_2)
     1    0.082646    0.220580    0.304438    2.112943 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.220850    0.005638    2.118582 v sine_out[4] (out)
                                              2.118582   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.118582   data arrival time
---------------------------------------------------------------------------------------------
                                              1.731418   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045076    0.002004    1.339842 v _153_/B (sg13g2_nor2_1)
     3    0.013249    0.192783    0.176333    1.516176 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.192788    0.000765    1.516940 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.004035    0.096924    0.149093    1.666034 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.096924    0.000287    1.666320 v _160_/B (sg13g2_nor2_1)
     1    0.005348    0.103727    0.122314    1.788634 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.103727    0.000179    1.788813 ^ output14/A (sg13g2_buf_2)
     1    0.081908    0.266890    0.314122    2.102935 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.267049    0.005397    2.108332 ^ sine_out[19] (out)
                                              2.108332   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.108332   data arrival time
---------------------------------------------------------------------------------------------
                                              1.741668   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047211    0.001833    1.210368 v _173_/A1 (sg13g2_o21ai_1)
     2    0.010403    0.204712    0.210739    1.421108 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.204717    0.000824    1.421932 ^ _174_/B (sg13g2_nand2_1)
     1    0.003025    0.068411    0.129242    1.551174 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.068411    0.000119    1.551293 v _175_/B (sg13g2_nand2_1)
     1    0.005978    0.062579    0.081643    1.632937 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.062579    0.000200    1.633136 ^ output22/A (sg13g2_buf_2)
     1    0.082935    0.270070    0.293380    1.926516 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.270262    0.005964    1.932480 ^ sine_out[26] (out)
                                              1.932480   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.932480   data arrival time
---------------------------------------------------------------------------------------------
                                              1.917520   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076831    0.002125    1.270115 v _138_/A (sg13g2_nor2_1)
     2    0.008710    0.170555    0.155749    1.425864 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.170555    0.000484    1.426348 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.005073    0.092180    0.158283    1.584631 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.092181    0.000327    1.584958 v output8/A (sg13g2_buf_2)
     1    0.083020    0.221399    0.292866    1.877823 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.221662    0.005565    1.883389 v sine_out[13] (out)
                                              1.883389   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.883389   data arrival time
---------------------------------------------------------------------------------------------
                                              1.966611   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014192    0.084934    0.302590    0.492819 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.084934    0.000330    0.493149 v fanout68/A (sg13g2_buf_8)
     6    0.034622    0.044871    0.146411    0.639561 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.044910    0.002201    0.641762 v _142_/A (sg13g2_or2_1)
     7    0.036273    0.201736    0.303701    0.945463 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.201907    0.003920    0.949383 v _143_/B (sg13g2_nor2_1)
     2    0.011272    0.189405    0.215293    1.164676 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.189407    0.000460    1.165136 ^ _144_/B (sg13g2_nand2_1)
     2    0.006471    0.102191    0.153415    1.318551 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102191    0.000192    1.318743 v _212_/B (sg13g2_nor2_1)
     2    0.011961    0.182164    0.186923    1.505665 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.182167    0.000686    1.506352 ^ output26/A (sg13g2_buf_2)
     1    0.083188    0.271122    0.350887    1.857238 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.271399    0.005900    1.863138 ^ sine_out[2] (out)
                                              1.863138   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.863138   data arrival time
---------------------------------------------------------------------------------------------
                                              1.986862   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047301    0.002521    1.211056 v _128_/A (sg13g2_inv_2)
     5    0.025862    0.092781    0.091426    1.302482 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.092855    0.002159    1.304641 ^ _138_/A (sg13g2_nor2_1)
     2    0.008471    0.073468    0.100757    1.405397 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.073470    0.000531    1.405928 v _279_/B (sg13g2_nor2_1)
     1    0.004740    0.096119    0.107688    1.513615 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.096124    0.000327    1.513942 ^ output34/A (sg13g2_buf_2)
     1    0.081811    0.266597    0.310285    1.824227 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.266772    0.005660    1.829887 ^ sine_out[7] (out)
                                              1.829887   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.829887   data arrival time
---------------------------------------------------------------------------------------------
                                              2.020113   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014192    0.084934    0.302590    0.492819 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.084934    0.000330    0.493149 v fanout68/A (sg13g2_buf_8)
     6    0.034622    0.044871    0.146411    0.639561 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.044910    0.002201    0.641762 v _142_/A (sg13g2_or2_1)
     7    0.036273    0.201736    0.303701    0.945463 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.201907    0.003920    0.949383 v _143_/B (sg13g2_nor2_1)
     2    0.011272    0.189405    0.215293    1.164676 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.189407    0.000460    1.165136 ^ _144_/B (sg13g2_nand2_1)
     2    0.006471    0.102191    0.153415    1.318551 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102191    0.000207    1.318757 v _145_/B (sg13g2_nand2_1)
     1    0.008653    0.089206    0.109659    1.428416 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.089252    0.000850    1.429266 ^ output9/A (sg13g2_buf_2)
     1    0.082567    0.268970    0.307849    1.737115 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.269156    0.005867    1.742981 ^ sine_out[14] (out)
                                              1.742981   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.742981   data arrival time
---------------------------------------------------------------------------------------------
                                              2.107019   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000885    0.192587 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008366    0.056590    0.280280    0.472867 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.056591    0.000346    0.473212 v fanout70/A (sg13g2_buf_8)
     5    0.028364    0.041090    0.127830    0.601042 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.041238    0.003351    0.604393 v fanout69/A (sg13g2_buf_8)
     8    0.042459    0.048618    0.126255    0.730648 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.049668    0.005291    0.735938 v _125_/A (sg13g2_inv_2)
     3    0.018664    0.070981    0.075561    0.811499 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.070997    0.000884    0.812384 ^ _161_/A (sg13g2_nand2_1)
     3    0.015755    0.165721    0.170848    0.983232 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.165734    0.001245    0.984476 v _177_/B (sg13g2_nand2_1)
     3    0.010641    0.105624    0.145619    1.130095 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.105624    0.000428    1.130524 ^ _179_/A (sg13g2_nand2_1)
     2    0.006720    0.091483    0.118954    1.249478 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.091484    0.000392    1.249869 v _281_/B (sg13g2_nor2_1)
     1    0.007933    0.132914    0.144488    1.394357 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.132927    0.001051    1.395408 ^ output35/A (sg13g2_buf_2)
     1    0.083538    0.272099    0.330451    1.725859 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.272282    0.005847    1.731706 ^ sine_out[8] (out)
                                              1.731706   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.731706   data arrival time
---------------------------------------------------------------------------------------------
                                              2.118294   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000435    0.483867 v fanout61/A (sg13g2_buf_2)
     5    0.035730    0.110373    0.190558    0.674424 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.111002    0.006641    0.681065 v fanout60/A (sg13g2_buf_8)
     8    0.033275    0.045025    0.158642    0.839707 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.045157    0.003041    0.842748 v _130_/A (sg13g2_nor2_1)
     2    0.012399    0.182647    0.176527    1.019275 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.182657    0.001098    1.020374 ^ _136_/B (sg13g2_nand2b_2)
     4    0.020752    0.140471    0.174448    1.194822 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.140537    0.001425    1.196247 v _277_/A (sg13g2_nor2_1)
     1    0.007217    0.124719    0.163866    1.360113 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.124719    0.000539    1.360653 ^ output32/A (sg13g2_buf_2)
     1    0.082274    0.268107    0.324195    1.684847 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.268272    0.005510    1.690357 ^ sine_out[5] (out)
                                              1.690357   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.690357   data arrival time
---------------------------------------------------------------------------------------------
                                              2.159643   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000885    0.192587 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008366    0.056590    0.280280    0.472867 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.056591    0.000346    0.473212 v fanout70/A (sg13g2_buf_8)
     5    0.028364    0.041090    0.127830    0.601042 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.041238    0.003351    0.604393 v fanout69/A (sg13g2_buf_8)
     8    0.042459    0.048618    0.126255    0.730648 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.049668    0.005291    0.735938 v _125_/A (sg13g2_inv_2)
     3    0.018664    0.070981    0.075561    0.811499 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.070997    0.000884    0.812384 ^ _161_/A (sg13g2_nand2_1)
     3    0.015755    0.165721    0.170848    0.983232 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.165734    0.001245    0.984476 v _177_/B (sg13g2_nand2_1)
     3    0.010641    0.105624    0.145619    1.130095 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.105624    0.000428    1.130524 ^ _179_/A (sg13g2_nand2_1)
     2    0.006720    0.091483    0.118954    1.249478 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.091483    0.000384    1.249862 v _180_/B (sg13g2_nand2_1)
     1    0.007781    0.075669    0.100783    1.350645 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.075684    0.000978    1.351623 ^ output24/A (sg13g2_buf_2)
     1    0.083906    0.273052    0.303063    1.654686 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.273233    0.005834    1.660520 ^ sine_out[28] (out)
                                              1.660520   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.660520   data arrival time
---------------------------------------------------------------------------------------------
                                              2.189480   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015236    0.068070    0.302507    0.493229 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.068080    0.000844    0.494073 ^ fanout74/A (sg13g2_buf_8)
     7    0.043936    0.053718    0.135424    0.629497 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.054814    0.005790    0.635287 ^ fanout73/A (sg13g2_buf_8)
     8    0.036472    0.048099    0.124249    0.759536 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048575    0.003541    0.763077 ^ _137_/B (sg13g2_nand3_1)
     5    0.017444    0.267388    0.260008    1.023085 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.267392    0.000855    1.023940 v _156_/B (sg13g2_nand2b_1)
     2    0.009241    0.118988    0.169403    1.193344 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.118989    0.000571    1.193914 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007590    0.102502    0.145259    1.339173 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.102503    0.000515    1.339688 v output23/A (sg13g2_buf_2)
     1    0.083049    0.221502    0.297963    1.637651 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.221771    0.005626    1.643277 v sine_out[27] (out)
                                              1.643277   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.643277   data arrival time
---------------------------------------------------------------------------------------------
                                              2.206723   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015236    0.068070    0.302507    0.493229 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.068080    0.000844    0.494073 ^ fanout74/A (sg13g2_buf_8)
     7    0.043936    0.053718    0.135424    0.629497 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.054814    0.005790    0.635287 ^ fanout73/A (sg13g2_buf_8)
     8    0.036472    0.048099    0.124249    0.759536 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048575    0.003541    0.763077 ^ _137_/B (sg13g2_nand3_1)
     5    0.017444    0.267388    0.260008    1.023085 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.267392    0.000855    1.023940 v _156_/B (sg13g2_nand2b_1)
     2    0.009241    0.118988    0.169403    1.193344 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.118988    0.000520    1.193864 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006074    0.094183    0.146553    1.340417 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.094186    0.000378    1.340795 v output13/A (sg13g2_buf_2)
     1    0.081842    0.218455    0.291691    1.632486 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.218727    0.005636    1.638122 v sine_out[18] (out)
                                              1.638122   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.638122   data arrival time
---------------------------------------------------------------------------------------------
                                              2.211878   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076778    0.001309    1.269299 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010636    0.209855    0.226245    1.495544 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.209858    0.000552    1.496095 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013290    0.175548    0.231602    1.727697 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.175548    0.000438    1.728135 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010796    0.213907    0.266013    1.994148 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.213911    0.000743    1.994891 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010010    0.139024    0.210961    2.205852 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.139026    0.000837    2.206689 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006686    0.160098    0.195879    2.402568 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.160098    0.000520    2.403088 ^ _211_/A (sg13g2_xnor2_1)
     1    0.003143    0.099823    0.184140    2.587228 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.099823    0.000118    2.587345 ^ _299_/D (sg13g2_dfrbpq_1)
                                              2.587345   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    5.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    5.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    5.190464 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.040463   clock uncertainty
                                  0.000000    5.040463   clock reconvergence pessimism
                                 -0.221031    4.819433   library setup time
                                              4.819433   data required time
---------------------------------------------------------------------------------------------
                                              4.819433   data required time
                                             -2.587345   data arrival time
---------------------------------------------------------------------------------------------
                                              2.232087   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014192    0.084934    0.302590    0.492819 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.084934    0.000330    0.493149 v fanout68/A (sg13g2_buf_8)
     6    0.034622    0.044871    0.146411    0.639561 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.044910    0.002201    0.641762 v _142_/A (sg13g2_or2_1)
     7    0.036273    0.201736    0.303701    0.945463 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.201785    0.003022    0.948484 v _168_/B (sg13g2_nor2_1)
     2    0.007262    0.143253    0.172348    1.120832 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.143253    0.000429    1.121261 ^ _169_/B (sg13g2_nand2_1)
     1    0.003319    0.078559    0.115016    1.236277 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.078559    0.000131    1.236408 v _170_/B (sg13g2_nand2_1)
     1    0.004825    0.058006    0.080717    1.317125 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.058007    0.000322    1.317446 ^ output20/A (sg13g2_buf_2)
     1    0.082081    0.267384    0.289033    1.606480 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.267566    0.005781    1.612260 ^ sine_out[24] (out)
                                              1.612260   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.612260   data arrival time
---------------------------------------------------------------------------------------------
                                              2.237740   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000435    0.483867 v fanout61/A (sg13g2_buf_2)
     5    0.035730    0.110373    0.190558    0.674424 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.111002    0.006641    0.681065 v fanout60/A (sg13g2_buf_8)
     8    0.033275    0.045025    0.158642    0.839707 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.045025    0.000154    0.839861 v _131_/A (sg13g2_or2_1)
     6    0.026367    0.152761    0.267714    1.107575 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.152768    0.001209    1.108783 v _283_/B1 (sg13g2_a21oi_1)
     1    0.005425    0.123751    0.158147    1.266930 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.123751    0.000340    1.267270 ^ output6/A (sg13g2_buf_2)
     1    0.083350    0.271496    0.325892    1.593162 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.271681    0.005862    1.599023 ^ sine_out[11] (out)
                                              1.599023   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.599023   data arrival time
---------------------------------------------------------------------------------------------
                                              2.250977   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000435    0.483867 v fanout61/A (sg13g2_buf_2)
     5    0.035730    0.110373    0.190558    0.674424 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.111002    0.006641    0.681065 v fanout60/A (sg13g2_buf_8)
     8    0.033275    0.045025    0.158642    0.839707 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.045025    0.000154    0.839861 v _131_/A (sg13g2_or2_1)
     6    0.026367    0.152761    0.267714    1.107575 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.152764    0.000975    1.108550 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004455    0.113275    0.148565    1.257115 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.113275    0.000284    1.257399 ^ output36/A (sg13g2_buf_2)
     1    0.082176    0.267796    0.318730    1.576129 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.267975    0.005744    1.581873 ^ sine_out[9] (out)
                                              1.581873   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.581873   data arrival time
---------------------------------------------------------------------------------------------
                                              2.268127   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000374    0.190463 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012996    0.095241    0.305143    0.495606 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095242    0.000491    0.496097 ^ fanout58/A (sg13g2_buf_2)
     7    0.029736    0.109162    0.194271    0.690367 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.109323    0.002869    0.693236 ^ fanout57/A (sg13g2_buf_1)
     4    0.025239    0.168451    0.229363    0.922599 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.168540    0.001981    0.924580 ^ _181_/B (sg13g2_and2_1)
     4    0.014305    0.108141    0.238343    1.162923 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.108142    0.000591    1.163514 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004470    0.085194    0.101780    1.265294 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.085194    0.000286    1.265580 v output28/A (sg13g2_buf_2)
     1    0.084688    0.226959    0.291468    1.557048 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.227291    0.006452    1.563500 v sine_out[31] (out)
                                              1.563500   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.563500   data arrival time
---------------------------------------------------------------------------------------------
                                              2.286500   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.015236    0.068070    0.302507    0.493229 ^ _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.068080    0.000844    0.494073 ^ fanout74/A (sg13g2_buf_8)
     7    0.043936    0.053718    0.135424    0.629497 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.054814    0.005790    0.635287 ^ fanout73/A (sg13g2_buf_8)
     8    0.036472    0.048099    0.124249    0.759536 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048575    0.003541    0.763077 ^ _137_/B (sg13g2_nand3_1)
     5    0.017444    0.267388    0.260008    1.023085 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.267392    0.000870    1.023955 v _166_/A (sg13g2_nor2_1)
     1    0.003439    0.097938    0.157988    1.181943 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.097938    0.000136    1.182078 ^ _167_/B (sg13g2_nor2_1)
     1    0.007511    0.066929    0.090292    1.272371 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.066932    0.000521    1.272892 v output19/A (sg13g2_buf_2)
     1    0.082172    0.219271    0.277593    1.550485 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.219549    0.005739    1.556224 v sine_out[23] (out)
                                              1.556224   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.556224   data arrival time
---------------------------------------------------------------------------------------------
                                              2.293776   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    0.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011814    0.073296    0.292995    0.483431 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073297    0.000435    0.483867 v fanout61/A (sg13g2_buf_2)
     5    0.035730    0.110373    0.190558    0.674424 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.111002    0.006641    0.681065 v fanout60/A (sg13g2_buf_8)
     8    0.033275    0.045025    0.158642    0.839707 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.045157    0.003041    0.842748 v _130_/A (sg13g2_nor2_1)
     2    0.012399    0.182647    0.176527    1.019275 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.182648    0.000323    1.019599 ^ _284_/A (sg13g2_and2_1)
     1    0.009560    0.081623    0.212489    1.232087 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.081628    0.000746    1.232834 ^ output7/A (sg13g2_buf_2)
     1    0.082914    0.270024    0.304303    1.537137 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.270207    0.005818    1.542955 ^ sine_out[12] (out)
                                              1.542955   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.542955   data arrival time
---------------------------------------------------------------------------------------------
                                              2.307045   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    0.190723 ^ _294_/CLK (sg13g2_dfrbpq_2)
     3    0.014644    0.057018    0.297718    0.488441 v _294_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_1.A (net)
                      0.057074    0.000810    0.489251 v fanout74/A (sg13g2_buf_8)
     7    0.042703    0.049012    0.134893    0.624144 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.050140    0.005608    0.629751 v fanout73/A (sg13g2_buf_8)
     8    0.035633    0.044835    0.128075    0.757826 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045392    0.004067    0.761893 v _140_/A (sg13g2_nor2_2)
     5    0.024510    0.177903    0.177582    0.939475 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.177937    0.002014    0.941488 ^ _152_/B (sg13g2_nor2_2)
     4    0.015649    0.081823    0.124116    1.065605 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.081824    0.000329    1.065933 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003791    0.089909    0.134869    1.200802 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.089909    0.000265    1.201068 ^ output18/A (sg13g2_buf_2)
     1    0.081905    0.266887    0.306907    1.507975 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.267065    0.005709    1.513684 ^ sine_out[22] (out)
                                              1.513684   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.513684   data arrival time
---------------------------------------------------------------------------------------------
                                              2.336316   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000885    0.192587 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008366    0.056590    0.280280    0.472867 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.056591    0.000346    0.473212 v fanout70/A (sg13g2_buf_8)
     5    0.028364    0.041090    0.127830    0.601042 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.041238    0.003351    0.604393 v fanout69/A (sg13g2_buf_8)
     8    0.042459    0.048618    0.126255    0.730648 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.049668    0.005291    0.735938 v _125_/A (sg13g2_inv_2)
     3    0.018664    0.070981    0.075561    0.811499 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.070997    0.000884    0.812384 ^ _161_/A (sg13g2_nand2_1)
     3    0.015755    0.165721    0.170848    0.983232 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.165731    0.001082    0.984313 v _162_/A2 (sg13g2_a21oi_1)
     1    0.005409    0.115866    0.181157    1.165470 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.115866    0.000340    1.165810 ^ output16/A (sg13g2_buf_2)
     1    0.081975    0.267174    0.319469    1.485279 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.267351    0.005693    1.490972 ^ sine_out[20] (out)
                                              1.490972   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.490972   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359028   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014192    0.084934    0.302590    0.492819 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.084934    0.000330    0.493149 v fanout68/A (sg13g2_buf_8)
     6    0.034622    0.044871    0.146411    0.639561 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.044910    0.002201    0.641762 v _142_/A (sg13g2_or2_1)
     7    0.036273    0.201736    0.303701    0.945463 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.201778    0.002845    0.948308 v _148_/A2 (sg13g2_a21oi_1)
     1    0.006576    0.132785    0.203281    1.151589 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.132786    0.000472    1.152061 ^ output11/A (sg13g2_buf_2)
     1    0.081863    0.266868    0.326806    1.478867 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.267042    0.005646    1.484513 ^ sine_out[16] (out)
                                              1.484513   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.484513   data arrival time
---------------------------------------------------------------------------------------------
                                              2.365487   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076778    0.001309    1.269299 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010636    0.209855    0.226245    1.495544 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.209858    0.000552    1.496095 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013290    0.175548    0.231602    1.727697 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.175548    0.000438    1.728135 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010796    0.213907    0.266013    1.994148 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.213911    0.000743    1.994891 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010010    0.139024    0.210961    2.205852 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.139025    0.000710    2.206562 v _208_/B (sg13g2_xor2_1)
     1    0.001778    0.077360    0.177957    2.384519 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.077360    0.000068    2.384587 v _298_/D (sg13g2_dfrbpq_1)
                                              2.384587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    5.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    5.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000347    5.190436 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.040436   clock uncertainty
                                  0.000000    5.040436   clock reconvergence pessimism
                                 -0.199650    4.840786   library setup time
                                              4.840786   data required time
---------------------------------------------------------------------------------------------
                                              4.840786   data required time
                                             -2.384587   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456198   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076778    0.001309    1.269299 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010636    0.209855    0.226245    1.495544 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.209858    0.000552    1.496095 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013290    0.175548    0.231602    1.727697 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.175548    0.000438    1.728135 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010796    0.213907    0.266013    1.994148 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.213911    0.000756    1.994904 ^ _204_/B (sg13g2_xor2_1)
     1    0.002040    0.077550    0.202081    2.196985 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.077550    0.000075    2.197060 ^ _297_/D (sg13g2_dfrbpq_1)
                                              2.197060   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    5.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    5.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000139    5.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.040229   clock uncertainty
                                  0.000000    5.040229   clock reconvergence pessimism
                                 -0.211835    4.828394   library setup time
                                              4.828394   data required time
---------------------------------------------------------------------------------------------
                                              4.828394   data required time
                                             -2.197060   data arrival time
---------------------------------------------------------------------------------------------
                                              2.631334   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047301    0.002521    1.211056 v _128_/A (sg13g2_inv_2)
     5    0.025862    0.092781    0.091426    1.302482 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.092809    0.001337    1.303819 ^ _193_/A1 (sg13g2_o21ai_1)
     2    0.010420    0.130496    0.170967    1.474785 v _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.130496    0.000542    1.475327 v _197_/A1 (sg13g2_a21oi_1)
     2    0.013675    0.210914    0.233099    1.708426 ^ _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.210918    0.000724    1.709150 ^ _200_/A (sg13g2_xor2_1)
     1    0.001995    0.081783    0.208222    1.917372 ^ _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.081783    0.000072    1.917444 ^ _296_/D (sg13g2_dfrbpq_1)
                                              1.917444   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    5.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    5.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000886    5.192587 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042587   clock uncertainty
                                  0.000000    5.042587   clock reconvergence pessimism
                                 -0.213195    4.829391   library setup time
                                              4.829391   data required time
---------------------------------------------------------------------------------------------
                                              4.829391   data required time
                                             -1.917444   data arrival time
---------------------------------------------------------------------------------------------
                                              2.911947   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014192    0.084934    0.302590    0.492819 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.084934    0.000330    0.493149 v fanout68/A (sg13g2_buf_8)
     6    0.034622    0.044871    0.146411    0.639561 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.044910    0.002201    0.641762 v _142_/A (sg13g2_or2_1)
     7    0.036273    0.201736    0.303701    0.945463 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.201907    0.003920    0.949383 v _143_/B (sg13g2_nor2_1)
     2    0.011272    0.189405    0.215293    1.164676 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.189407    0.000460    1.165136 ^ _144_/B (sg13g2_nand2_1)
     2    0.006471    0.102191    0.153415    1.318551 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102191    0.000192    1.318743 v _212_/B (sg13g2_nor2_1)
     2    0.011961    0.182164    0.186923    1.505665 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.182173    0.001100    1.506765 ^ _213_/C (sg13g2_nand3_1)
     2    0.009540    0.170339    0.236559    1.743324 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.170339    0.000702    1.744026 v _214_/B (sg13g2_xnor2_1)
     1    0.002186    0.057511    0.182531    1.926557 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.057511    0.000079    1.926636 v _300_/D (sg13g2_dfrbpq_1)
                                              1.926636   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    5.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    5.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    5.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042543   clock uncertainty
                                  0.000000    5.042543   clock reconvergence pessimism
                                 -0.190007    4.852536   library setup time
                                              4.852536   data required time
---------------------------------------------------------------------------------------------
                                              4.852536   data required time
                                             -1.926636   data arrival time
---------------------------------------------------------------------------------------------
                                              2.925900   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    0.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    0.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034578    0.000140    0.190229 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.014192    0.084934    0.302590    0.492819 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.084934    0.000330    0.493149 v fanout68/A (sg13g2_buf_8)
     6    0.034622    0.044871    0.146411    0.639561 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.044910    0.002201    0.641762 v _142_/A (sg13g2_or2_1)
     7    0.036273    0.201736    0.303701    0.945463 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.201907    0.003920    0.949383 v _143_/B (sg13g2_nor2_1)
     2    0.011272    0.189405    0.215293    1.164676 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.189407    0.000460    1.165136 ^ _144_/B (sg13g2_nand2_1)
     2    0.006471    0.102191    0.153415    1.318551 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102191    0.000192    1.318743 v _212_/B (sg13g2_nor2_1)
     2    0.011961    0.182164    0.186923    1.505665 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.182173    0.001100    1.506765 ^ _213_/C (sg13g2_nand3_1)
     2    0.009540    0.170339    0.236559    1.743324 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.170339    0.000629    1.743953 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003139    0.103091    0.099943    1.843896 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.103091    0.000123    1.844019 ^ _219_/A (sg13g2_inv_1)
     1    0.002518    0.038888    0.063525    1.907544 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.038888    0.000187    1.907731 v _301_/D (sg13g2_dfrbpq_1)
                                              1.907731   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    5.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    5.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000805    5.192507 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042507   clock uncertainty
                                  0.000000    5.042507   clock reconvergence pessimism
                                 -0.181566    4.860940   library setup time
                                              4.860940   data required time
---------------------------------------------------------------------------------------------
                                              4.860940   data required time
                                             -1.907731   data arrival time
---------------------------------------------------------------------------------------------
                                              2.953210   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    0.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010297    0.065940    0.287898    0.480441 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.065944    0.000572    0.481013 v _127_/A (sg13g2_inv_1)
     1    0.010033    0.078821    0.088666    0.569679 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.078847    0.001157    0.570835 ^ output3/A (sg13g2_buf_2)
     1    0.080959    0.263620    0.300021    0.870856 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.263691    0.003618    0.874475 ^ signB (out)
                                              0.874475   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.874475   data arrival time
---------------------------------------------------------------------------------------------
                                              2.975525   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036465    0.000841    0.192543 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010474    0.080286    0.294659    0.487202 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.080289    0.000640    0.487842 ^ output2/A (sg13g2_buf_2)
     1    0.080736    0.262936    0.300404    0.788246 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.263005    0.003544    0.791790 ^ sign (out)
                                              0.791790   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.791790   data arrival time
---------------------------------------------------------------------------------------------
                                              3.058210   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051867    0.002610    1.182736 ^ _128_/A (sg13g2_inv_2)
     5    0.025451    0.076728    0.085254    1.267990 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.076778    0.001309    1.269299 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010636    0.209855    0.226245    1.495544 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.209859    0.000741    1.496285 ^ _196_/A (sg13g2_xor2_1)
     1    0.004453    0.109291    0.230640    1.726925 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.109292    0.000301    1.727226 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.727226   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    5.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    5.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036463    0.000473    5.192174 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042174   clock uncertainty
                                  0.000000    5.042174   clock reconvergence pessimism
                                 -0.224552    4.817623   library setup time
                                              4.817623   data required time
---------------------------------------------------------------------------------------------
                                              4.817623   data required time
                                             -1.727226   data arrival time
---------------------------------------------------------------------------------------------
                                              3.090396   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001836    0.031153    0.255557    0.447892 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031153    0.000069    0.447961 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008440    0.086476    0.586891    1.034851 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.086476    0.000344    1.035195 ^ fanout76/A (sg13g2_buf_8)
     7    0.040074    0.051628    0.144931    1.180126 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.051791    0.002011    1.182136 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002269    0.094711    0.134571    1.316707 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.094711    0.000084    1.316792 ^ _294_/D (sg13g2_dfrbpq_2)
                                              1.316792   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000770    5.087174 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017209    0.034578    0.102915    5.190089 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034579    0.000633    5.190722 ^ _294_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    5.040723   clock uncertainty
                                  0.000000    5.040723   clock reconvergence pessimism
                                 -0.218619    4.822104   library setup time
                                              4.822104   data required time
---------------------------------------------------------------------------------------------
                                              4.822104   data required time
                                             -1.316792   data arrival time
---------------------------------------------------------------------------------------------
                                              3.505313   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047301    0.002521    1.211056 v _128_/A (sg13g2_inv_2)
     5    0.025862    0.092781    0.091426    1.302482 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.092801    0.001135    1.303617 ^ _293_/D (sg13g2_dfrbpq_1)
                                              1.303617   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.016134    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    5.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    5.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    5.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    5.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    5.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    5.042335   clock uncertainty
                                  0.000000    5.042335   clock reconvergence pessimism
                                 -0.217744    4.824590   library setup time
                                              4.824590   data required time
---------------------------------------------------------------------------------------------
                                              4.824590   data required time
                                             -1.303617   data arrival time
---------------------------------------------------------------------------------------------
                                              3.520973   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352779    0.001065    1.653411 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007966    0.139006    0.238012    1.891423 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.139006    0.000287    1.891710 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003981    0.125238    0.165675    2.057385 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.125238    0.000261    2.057646 ^ _239_/B (sg13g2_and3_1)
     1    0.003577    0.054029    0.217171    2.274818 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.054029    0.000142    2.274959 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007823    0.139155    0.138646    2.413605 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.139162    0.000974    2.414579 v output4/A (sg13g2_buf_2)
     1    0.083442    0.224062    0.314762    2.729342 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.224395    0.006422    2.735764 v sine_out[0] (out)
                                              2.735764   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.735764   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114236   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_slow_1p08V_125C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_slow_1p08V_125C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_slow_1p08V_125C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           7.733148e-05 0.000000e+00 2.079022e-08 7.735226e-05  60.5%
Combinational        4.798050e-07 1.109666e-06 1.972329e-07 1.786703e-06   1.4%
Clock                3.528766e-05 1.343218e-05 1.969189e-08 4.873953e-05  38.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.130989e-04 1.454185e-05 2.377150e-07 1.278785e-04 100.0%
                            88.4%        11.4%         0.2%
%OL_METRIC_F power__internal__total 0.00011309894762234762
%OL_METRIC_F power__switching__total 1.4541848941007629e-5
%OL_METRIC_F power__leakage__total 2.37715042317177e-7
%OL_METRIC_F power__total 0.00012787852028850466

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_slow_1p08V_125C -0.15231417946911133
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.190229 source latency _297_/CLK ^
-0.192543 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.152314 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_slow_1p08V_125C 0.15235825532443548
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.192587 source latency _296_/CLK ^
-0.190229 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.152358 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_slow_1p08V_125C 0.5228762015805357
nom_slow_1p08V_125C: 0.5228762015805357
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_slow_1p08V_125C 1.114236290327326
nom_slow_1p08V_125C: 1.114236290327326
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_slow_1p08V_125C 0
nom_slow_1p08V_125C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_slow_1p08V_125C 0.522876
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_slow_1p08V_125C 2.232087
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.190229         network latency _297_/CLK
        0.192587 network latency _296_/CLK
---------------
0.190229 0.192587 latency
        0.002358 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.206201         network latency _297_/CLK
        0.208215 network latency _296_/CLK
---------------
0.206201 0.208215 latency
        0.002015 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.77 fmax = 361.28
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_slow_1p08V_125C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-05_17-29-28/55-openroad-stapostpnr/nom_slow_1p08V_125C/DigitalSine__nom_slow_1p08V_125C.lib…
