<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › bif_slave_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>bif_slave_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __bif_slave_defs_h</span>
<span class="cp">#define __bif_slave_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/bif/rtl/bif_slave_regs.r</span>
<span class="cm"> *     id:           bif_slave_regs.r,v 1.5 2005/02/04 13:55:28 perz Exp</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:06:34 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile bif_slave_defs.h ../../inst/bif/rtl/bif_slave_regs.r</span>
<span class="cm"> *      id: $Id: bif_slave_defs.h,v 1.2 2005/04/24 18:30:58 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope bif_slave */</span>

<span class="cm">/* Register rw_slave_cfg, scope bif_slave, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_id</span>     <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">use_slave_id</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">boot_rdy</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">loopback</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dis</span>          <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>       <span class="o">:</span> <span class="mi">25</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_rw_slave_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_rw_slave_cfg 0</span>
<span class="cp">#define REG_WR_ADDR_bif_slave_rw_slave_cfg 0</span>

<span class="cm">/* Register r_slave_mode, scope bif_slave, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ch0_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ch1_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ch2_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ch3_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_r_slave_mode</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_r_slave_mode 4</span>

<span class="cm">/* Register rw_ch0_cfg, scope bif_slave, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd_hold</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_ctrl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_cs</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_rw_ch0_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_rw_ch0_cfg 16</span>
<span class="cp">#define REG_WR_ADDR_bif_slave_rw_ch0_cfg 16</span>

<span class="cm">/* Register rw_ch1_cfg, scope bif_slave, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd_hold</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_ctrl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_cs</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_rw_ch1_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_rw_ch1_cfg 20</span>
<span class="cp">#define REG_WR_ADDR_bif_slave_rw_ch1_cfg 20</span>

<span class="cm">/* Register rw_ch2_cfg, scope bif_slave, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd_hold</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_ctrl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_cs</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_rw_ch2_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_rw_ch2_cfg 24</span>
<span class="cp">#define REG_WR_ADDR_bif_slave_rw_ch2_cfg 24</span>

<span class="cm">/* Register rw_ch3_cfg, scope bif_slave, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd_hold</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_ctrl</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data_cs</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">26</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_rw_ch3_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_rw_ch3_cfg 28</span>
<span class="cp">#define REG_WR_ADDR_bif_slave_rw_ch3_cfg 28</span>

<span class="cm">/* Register rw_arb_cfg, scope bif_slave, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">brin_mode</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">brout_mode</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bg_mode</span>     <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">release</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">acquire</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">settle_time</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dram_ctrl</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">19</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_rw_arb_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_rw_arb_cfg 32</span>
<span class="cp">#define REG_WR_ADDR_bif_slave_rw_arb_cfg 32</span>

<span class="cm">/* Register r_arb_stat, scope bif_slave, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">init_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">brin</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">brout</span>     <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bg</span>        <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>    <span class="o">:</span> <span class="mi">27</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_r_arb_stat</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_r_arb_stat 36</span>

<span class="cm">/* Register rw_intr_mask, scope bif_slave, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_release</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_acquire</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_rw_intr_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_rw_intr_mask 64</span>
<span class="cp">#define REG_WR_ADDR_bif_slave_rw_intr_mask 64</span>

<span class="cm">/* Register rw_ack_intr, scope bif_slave, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_release</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_acquire</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_rw_ack_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_rw_ack_intr 68</span>
<span class="cp">#define REG_WR_ADDR_bif_slave_rw_ack_intr 68</span>

<span class="cm">/* Register r_intr, scope bif_slave, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_release</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_acquire</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_r_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_r_intr 72</span>

<span class="cm">/* Register r_masked_intr, scope bif_slave, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_release</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_acquire</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>      <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_bif_slave_r_masked_intr</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_bif_slave_r_masked_intr 76</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_bif_slave_active_hi</span>                 <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_bif_slave_active_lo</span>                 <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_slave_addr</span>                      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_always</span>                    <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_slave_at_idle</span>                   <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_slave_burst_end</span>                 <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_bif_slave_dma</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_slave_hi</span>                        <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_bif_slave_inv</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_slave_lo</span>                        <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_slave_local</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_slave_master</span>                    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_mode_reg</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_slave_no</span>                        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_norm</span>                      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_on_access</span>                 <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_rw_arb_cfg_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_rw_ch0_cfg_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_rw_ch1_cfg_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_rw_ch2_cfg_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_rw_ch3_cfg_default</span>        <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_rw_intr_mask_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_rw_slave_cfg_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_shared</span>                    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_slave</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_slave_t0ns</span>                      <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_bif_slave_t10ns</span>                     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_slave_t20ns</span>                     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_bif_slave_t30ns</span>                     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_bif_slave_t40ns</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_slave_t50ns</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_bif_slave_yes</span>                       <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_bif_slave_z</span>                         <span class="o">=</span> <span class="mh">0x00000004</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __bif_slave_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
