{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666230393075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666230393076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:46:32 2022 " "Processing started: Wed Oct 19 22:46:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666230393076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230393076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230393076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666230393323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666230393323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/multiplex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula-ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula-ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula-ula " "Found entity 1: ula-ula" {  } { { "ula-ula.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/ula-ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg4 " "Found entity 1: Reg4" {  } { { "Reg4.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Count8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Count8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Count8 " "Found entity 1: Count8" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reg16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Reg16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "Reg16.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Reg16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem256x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem256x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mem256x16 " "Found entity 1: mem256x16" {  } { { "mem256x16.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/mem256x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom01-SYN " "Found design unit 1: rom01-SYN" {  } { { "rom01.vhd" "" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403699 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom01 " "Found entity 1: rom01" {  } { { "rom01.vhd" "" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file UC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/UC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux1x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmux1x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dmux1x4 " "Found entity 1: dmux1x4" {  } { { "dmux1x4.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/dmux1x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230403700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230403700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666230403798 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "new_clock " "Pin \"new_clock\" not connected" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 256 -224 -56 272 "new_clock" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1666230403803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:inst23 " "Elaborating entity \"UC\" for hierarchy \"UC:inst23\"" {  } { { "CPU.bdf" "inst23" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 200 720 912 360 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230403807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux1x4 UC:inst23\|dmux1x4:inst3 " "Elaborating entity \"dmux1x4\" for hierarchy \"UC:inst23\|dmux1x4:inst3\"" {  } { { "UC.bdf" "inst3" { Schematic "/home/thierryara/Documentos/USP/CPU/UC.bdf" { { 272 376 488 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230403808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem256x16 mem256x16:inst4 " "Elaborating entity \"mem256x16\" for hierarchy \"mem256x16:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 200 352 560 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230403809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom01 mem256x16:inst4\|rom01:inst " "Elaborating entity \"rom01\" for hierarchy \"mem256x16:inst4\|rom01:inst\"" {  } { { "mem256x16.bdf" "inst" { Schematic "/home/thierryara/Documentos/USP/CPU/mem256x16.bdf" { { 160 192 408 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230403848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem256x16:inst4\|rom01:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem256x16:inst4\|rom01:inst\|altsyncram:altsyncram_component\"" {  } { { "rom01.vhd" "altsyncram_component" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230404073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem256x16:inst4\|rom01:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem256x16:inst4\|rom01:inst\|altsyncram:altsyncram_component\"" {  } { { "rom01.vhd" "" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230404107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem256x16:inst4\|rom01:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem256x16:inst4\|rom01:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/thierryara/Documentos/USP/CPU/Mem01.mif " "Parameter \"init_file\" = \"/home/thierryara/Documentos/USP/CPU/Mem01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666230404108 ""}  } { { "rom01.vhd" "" { Text "/home/thierryara/Documentos/USP/CPU/rom01.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666230404108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6v3 " "Found entity 1: altsyncram_m6v3" {  } { { "db/altsyncram_m6v3.tdf" "" { Text "/home/thierryara/Documentos/USP/CPU/db/altsyncram_m6v3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666230404183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230404183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6v3 mem256x16:inst4\|rom01:inst\|altsyncram:altsyncram_component\|altsyncram_m6v3:auto_generated " "Elaborating entity \"altsyncram_m6v3\" for hierarchy \"mem256x16:inst4\|rom01:inst\|altsyncram:altsyncram_component\|altsyncram_m6v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/thierryara/intelFPGA/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230404184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display mem256x16:inst4\|display:inst1 " "Elaborating entity \"display\" for hierarchy \"mem256x16:inst4\|display:inst1\"" {  } { { "mem256x16.bdf" "inst1" { Schematic "/home/thierryara/Documentos/USP/CPU/mem256x16.bdf" { { 184 776 976 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230404187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count8 Count8:inst " "Elaborating entity \"Count8\" for hierarchy \"Count8:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 216 64 232 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230404189 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Count8:inst\|inst11 Count8:inst\|inst11~_emulated Count8:inst\|inst11~1 " "Register \"Count8:inst\|inst11\" is converted into an equivalent circuit using register \"Count8:inst\|inst11~_emulated\" and latch \"Count8:inst\|inst11~1\"" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 8 640 704 88 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666230405039 "|CPU|Count8:inst|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Count8:inst\|inst10 Count8:inst\|inst10~_emulated Count8:inst\|inst10~1 " "Register \"Count8:inst\|inst10\" is converted into an equivalent circuit using register \"Count8:inst\|inst10~_emulated\" and latch \"Count8:inst\|inst10~1\"" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 16 384 448 96 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666230405039 "|CPU|Count8:inst|inst10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Count8:inst\|inst9 Count8:inst\|inst9~_emulated Count8:inst\|inst9~1 " "Register \"Count8:inst\|inst9\" is converted into an equivalent circuit using register \"Count8:inst\|inst9~_emulated\" and latch \"Count8:inst\|inst9~1\"" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 24 128 192 104 "inst9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666230405039 "|CPU|Count8:inst|inst9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Count8:inst\|inst47 Count8:inst\|inst47~_emulated Count8:inst\|inst47~1 " "Register \"Count8:inst\|inst47\" is converted into an equivalent circuit using register \"Count8:inst\|inst47~_emulated\" and latch \"Count8:inst\|inst47~1\"" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 24 -128 -64 104 "inst47" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1666230405039 "|CPU|Count8:inst|inst47"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1666230405039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666230405187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666230405898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666230405898 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_clock " "No output dependent on input pin \"new_clock\"" {  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 256 -224 -56 272 "new_clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666230406010 "|CPU|new_clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666230406010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666230406011 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666230406011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666230406011 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666230406011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666230406011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1021 " "Peak virtual memory: 1021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666230406022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:46:46 2022 " "Processing ended: Wed Oct 19 22:46:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666230406022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666230406022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666230406022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666230406022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666230407553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666230407555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:46:46 2022 " "Processing started: Wed Oct 19 22:46:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666230407555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666230407555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666230407555 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666230407611 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1666230407612 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1666230407612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666230407712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666230407713 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666230407739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666230407842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666230407843 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666230408395 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666230408402 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666230408530 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666230408530 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230408535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230408535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230408535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230408535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/thierryara/intelFPGA/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666230408535 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666230408535 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666230408537 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666230408581 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 37 " "No exact pin location assignment(s) for 35 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666230409481 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1666230409781 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666230409782 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666230409783 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666230409788 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1666230409788 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666230409789 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst53 " "Destination node Count8:inst\|inst53" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 72 1592 1656 120 "inst53" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst25 " "Destination node Count8:inst\|inst25" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { -72 568 632 -24 "inst25" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst44 " "Destination node Count8:inst\|inst44" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 120 648 696 184 "inst44" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst18 " "Destination node Count8:inst\|inst18" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { -72 328 392 -24 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst24 " "Destination node Count8:inst\|inst24" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 128 392 440 192 "inst24" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst48 " "Destination node Count8:inst\|inst48" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { -72 72 136 -24 "inst48" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst23 " "Destination node Count8:inst\|inst23" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 136 136 184 200 "inst23" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst4 " "Destination node Count8:inst\|inst4" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { -72 -184 -120 -24 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count8:inst\|inst6 " "Destination node Count8:inst\|inst6" {  } { { "Count8.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/Count8.bdf" { { 136 -120 -72 200 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666230409808 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666230409808 ""}  } { { "CPU.bdf" "" { Schematic "/home/thierryara/Documentos/USP/CPU/CPU.bdf" { { 136 -176 -8 152 "CLK_in" "" } } } } { "temporary_test_loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666230409808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666230410063 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666230410063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666230410064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666230410065 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666230410065 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666230410066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666230410066 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666230410066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666230410067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666230410067 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666230410067 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 1 34 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 1 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1666230410070 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1666230410070 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1666230410070 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230410071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230410071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230410071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230410071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230410071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230410071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230410071 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1666230410071 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1666230410071 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1666230410071 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_ " "Node \"CLK_\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JUMP " "Node \"JUMP\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JUMP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_out\[0\] " "Node \"b_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_out\[1\] " "Node \"b_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_out\[2\] " "Node \"b_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_out\[3\] " "Node \"b_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_out\[4\] " "Node \"b_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_out\[5\] " "Node \"b_out\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_out\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_out\[6\] " "Node \"b_out\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_out\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_out\[7\] " "Node \"b_out\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_out\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[0\] " "Node \"b_s\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[1\] " "Node \"b_s\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[2\] " "Node \"b_s\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[3\] " "Node \"b_s\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[4\] " "Node \"b_s\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[5\] " "Node \"b_s\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[6\] " "Node \"b_s\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b_s\[7\] " "Node \"b_s\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b_s\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[0\] " "Node \"display_out1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[1\] " "Node \"display_out1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[2\] " "Node \"display_out1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[3\] " "Node \"display_out1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[4\] " "Node \"display_out1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[5\] " "Node \"display_out1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out1\[6\] " "Node \"display_out1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[0\] " "Node \"display_out2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[1\] " "Node \"display_out2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[2\] " "Node \"display_out2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[3\] " "Node \"display_out2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[4\] " "Node \"display_out2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[5\] " "Node \"display_out2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out2\[6\] " "Node \"display_out2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[0\] " "Node \"display_out3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[1\] " "Node \"display_out3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[2\] " "Node \"display_out3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[3\] " "Node \"display_out3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[4\] " "Node \"display_out3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[5\] " "Node \"display_out3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out3\[6\] " "Node \"display_out3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[0\] " "Node \"display_out4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[1\] " "Node \"display_out4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[2\] " "Node \"display_out4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[3\] " "Node \"display_out4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[4\] " "Node \"display_out4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[5\] " "Node \"display_out4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_out4\[6\] " "Node \"display_out4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "display_out4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "g4 " "Node \"g4\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "g4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_key " "Node \"input_key\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "input_key" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_deb " "Node \"rst_deb\" is assigned to location or region, but does not exist in design" {  } { { "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/thierryara/intelFPGA/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rst_deb" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1666230410146 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1666230410146 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230410149 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666230410154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666230413111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230413283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666230413343 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666230420868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230420868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666230421143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "/home/thierryara/Documentos/USP/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666230427107 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666230427107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666230428451 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666230428451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230428455 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666230428600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666230428610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666230428988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666230428988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666230429312 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666230429838 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666230430301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/thierryara/Documentos/USP/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/thierryara/Documentos/USP/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666230430369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 65 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1998 " "Peak virtual memory: 1998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666230430625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:47:10 2022 " "Processing ended: Wed Oct 19 22:47:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666230430625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666230430625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666230430625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666230430625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666230432056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666230432057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:47:11 2022 " "Processing started: Wed Oct 19 22:47:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666230432057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666230432057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666230432057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666230432375 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666230436080 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666230436240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666230438345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:47:18 2022 " "Processing ended: Wed Oct 19 22:47:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666230438345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666230438345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666230438345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666230438345 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666230438518 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666230439562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666230439562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:47:19 2022 " "Processing started: Wed Oct 19 22:47:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666230439562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666230439562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666230439562 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666230439622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666230439739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666230439740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230439845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230439845 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1666230440490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666230440497 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230440497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_in CLK_in " "create_clock -period 1.000 -name CLK_in CLK_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666230440498 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666230440498 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666230440500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666230440500 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666230440501 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666230440507 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666230440521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666230440521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.060 " "Worst-case setup slack is -7.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.060             -62.185 CLK_in  " "   -7.060             -62.185 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230440523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 CLK_in  " "    0.368               0.000 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230440526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.808 " "Worst-case recovery slack is -6.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.808             -48.305 CLK_in  " "   -6.808             -48.305 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230440529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.149 " "Worst-case removal slack is 1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 CLK_in  " "    1.149               0.000 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230440530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.973 CLK_in  " "   -3.000             -15.973 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230440531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230440531 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666230440563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666230440594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666230440992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666230441025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666230441028 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666230441028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.333 " "Worst-case setup slack is -6.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.333             -55.778 CLK_in  " "   -6.333             -55.778 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLK_in  " "    0.353               0.000 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.171 " "Worst-case recovery slack is -6.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.171             -43.387 CLK_in  " "   -6.171             -43.387 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.086 " "Worst-case removal slack is 1.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086               0.000 CLK_in  " "    1.086               0.000 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.929 CLK_in  " "   -3.000             -15.929 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441036 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666230441069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666230441145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666230441146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666230441146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.676 " "Worst-case setup slack is -2.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.676             -23.561 CLK_in  " "   -2.676             -23.561 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 CLK_in  " "    0.159               0.000 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.645 " "Worst-case recovery slack is -2.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645             -18.287 CLK_in  " "   -2.645             -18.287 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.451 " "Worst-case removal slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CLK_in  " "    0.451               0.000 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.613 CLK_in  " "   -3.000             -12.613 CLK_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666230441158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666230441158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666230441646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666230441646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666230441705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:47:21 2022 " "Processing ended: Wed Oct 19 22:47:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666230441705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666230441705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666230441705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666230441705 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus Prime Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666230441916 ""}
