$date
  Mon Jun 16 20:41:42 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module and16_tb $end
$var reg 16 ! a[15:0] $end
$var reg 16 " b[15:0] $end
$var reg 16 # o[15:0] $end
$scope module uut $end
$var reg 16 $ a[15:0] $end
$var reg 16 % b[15:0] $end
$var reg 16 & o[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b0000000000000000 "
b0000000000000000 #
b0000000000000000 $
b0000000000000000 %
b0000000000000000 &
#10000000
b1111111111111111 "
b1111111111111111 %
#20000000
b1111111111111111 !
b1111111111111111 #
b1111111111111111 $
b1111111111111111 &
#30000000
b1111111111111110 "
b1111111111111110 #
b1111111111111110 %
b1111111111111110 &
#40000000
b1111111111111101 "
b1111111111111101 #
b1111111111111101 %
b1111111111111101 &
#50000000
b0111111111111111 "
b0111111111111111 #
b0111111111111111 %
b0111111111111111 &
#60000000
b1111111111111110 !
b0111111111111110 #
b1111111111111110 $
b0111111111111110 &
