INFO-FLOW: Workspace D:/project_1/custom_ips/pixel_pack/solution1 opened at Fri Oct 11 11:41:08 +0330 2019
Execute     config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     config_clock -quiet -name control -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'control' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.112 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.158 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.161 sec.
Command     ap_source done; 0.161 sec.
Execute     set_part xczu3cg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3cg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3cg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3cg-sbva484-1-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.308 sec.
Execute   set_part xczu3cg-sbva484-1-e 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3cg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu3cg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Execute   create_clock -period 7 -name default 
Execute   create_clock -period 10 -name control 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'pixel_pack/pixel_pack.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling pixel_pack/pixel_pack.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted pixel_pack/pixel_pack.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "pixel_pack/pixel_pack.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E pixel_pack/pixel_pack.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp
Command       clang done; 0.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp"  -o "D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/useless.bc
Command       clang done; 1.395 sec.
INFO-FLOW: GCC PP time: 2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++98 -directive=D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.532 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++98 -directive=D:/project_1/custom_ips/pixel_pack/solution1/solution1.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/project_1/custom_ips/pixel_pack/solution1/solution1.json -quiet -fix-errors D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.461 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/xilinx-dataflow-lawyer.pixel_pack.pp.0.cpp.diag.yml D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/xilinx-dataflow-lawyer.pixel_pack.pp.0.cpp.out.log 2> D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/xilinx-dataflow-lawyer.pixel_pack.pp.0.cpp.err.log 
Command       ap_eval done; 0.504 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.045 sec.
INFO-FLOW: tidy-3.1 time 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.115 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.2.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.2.cpp
Command       clang done; 0.913 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.bc
Command       clang done; 2.599 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.g.bc -hls-opt -except-internalize pixel_pack -LD:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.254 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 104.152 ; gain = 46.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 104.152 ; gain = 46.559
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.pp.bc -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.505 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pixel_pack -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g.0.bc -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.959 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.746 ; gain = 59.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g.1.bc -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] pixel_pack/pixel_pack.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 124.305 ; gain = 66.711
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.g.1.bc to D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.o.1.bc -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'stream_out_32.data.V' (pixel_pack/pixel_pack.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'stream_in_24.data.V' (pixel_pack/pixel_pack.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (pixel_pack/pixel_pack.cpp:42) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (pixel_pack/pixel_pack.cpp:82) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (pixel_pack/pixel_pack.cpp:104) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (pixel_pack/pixel_pack.cpp:121) in function 'pixel_pack' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (pixel_pack/pixel_pack.cpp:48) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (pixel_pack/pixel_pack.cpp:58) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (pixel_pack/pixel_pack.cpp:87) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (pixel_pack/pixel_pack.cpp:108) in function 'pixel_pack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (pixel_pack/pixel_pack.cpp:125) in function 'pixel_pack' completely.
Command         transform done; 0.391 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.289 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 153.164 ; gain = 95.570
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.o.2.bc -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.398 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 155.219 ; gain = 97.625
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.812 sec.
Command     elaborate done; 14.274 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pixel_pack' ...
Execute       ap_set_top_model pixel_pack 
Execute       get_model_list pixel_pack -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pixel_pack 
Execute       get_model_list pixel_pack -filter all-wo-channel 
INFO-FLOW: Model list for configure: pixel_pack
INFO-FLOW: Configuring Module : pixel_pack ...
Execute       set_default_model pixel_pack 
Execute       apply_spec_resource_limit pixel_pack 
INFO-FLOW: Model list for preprocess: pixel_pack
INFO-FLOW: Preprocessing Module: pixel_pack ...
Execute       set_default_model pixel_pack 
Execute       cdfg_preprocess -model pixel_pack 
Execute       rtl_gen_preprocess pixel_pack 
INFO-FLOW: Model list for synthesis: pixel_pack
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pixel_pack 
Execute       schedule -model pixel_pack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.464 sec.
INFO: [HLS 200-111]  Elapsed time: 15.747 seconds; current allocated memory: 103.511 MB.
Execute       report -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_pack.
Execute       set_default_model pixel_pack 
Execute       bind -model pixel_pack 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pixel_pack
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 104.323 MB.
Execute       report -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.bind.adb -f 
INFO-FLOW: Finish binding pixel_pack.
Execute       get_model_list pixel_pack -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pixel_pack 
INFO-FLOW: Model list for RTL generation: pixel_pack
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model pixel_pack -vendor xilinx -mg_file D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_in_24_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/stream_out_32_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/mode' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_pack/alpha_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'pixel_pack' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'mode' and 'alpha_V' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generated clock port 'control' for AXI-Lite bundle 'AXILiteS'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_pack'.
Command       create_rtl_model done; 0.262 sec.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 106.550 MB.
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       gen_rtl pixel_pack -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/project_1/custom_ips/pixel_pack/solution1/syn/systemc/pixel_pack -synmodules pixel_pack 
Execute       gen_rtl pixel_pack -istop -style xilinx -f -lang vhdl -o D:/project_1/custom_ips/pixel_pack/solution1/syn/vhdl/pixel_pack 
Execute       gen_rtl pixel_pack -istop -style xilinx -f -lang vlog -o D:/project_1/custom_ips/pixel_pack/solution1/syn/verilog/pixel_pack 
Command       gen_rtl done; 0.102 sec.
Execute       export_constraint_db -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl -f -tool general 
Execute       report -model pixel_pack -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.design.xml -verbose -f -dv 
Execute       report -model pixel_pack -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.126 sec.
Execute       gen_tb_info pixel_pack -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack -p D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db 
Execute       report -model pixel_pack -o D:/project_1/custom_ips/pixel_pack/solution1/syn/report/pixel_pack_csynth.rpt -f 
Execute       report -model pixel_pack -o D:/project_1/custom_ips/pixel_pack/solution1/syn/report/pixel_pack_csynth.xml -f -x 
Execute       report -model pixel_pack -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.verbose.rpt -verbose -f 
Execute       db_write -model pixel_pack -o D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.adb -f 
Command       db_write done; 0.132 sec.
Execute       sc_get_clocks pixel_pack 
Execute       sc_get_portdomain pixel_pack 
INFO-FLOW: Model list for RTL component generation: pixel_pack
INFO-FLOW: Handling components in module [pixel_pack] ... 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
INFO-FLOW: Found component pixel_pack_AXILiteS_s_axi.
INFO-FLOW: Append model pixel_pack_AXILiteS_s_axi
INFO-FLOW: Append model pixel_pack
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pixel_pack_AXILiteS_s_axi pixel_pack
INFO-FLOW: To file: write model pixel_pack_AXILiteS_s_axi
INFO-FLOW: To file: write model pixel_pack
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.106 sec.
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.154 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.156 sec.
Command       ap_source done; 0.157 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Execute       get_config_sdx -target 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.139 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.141 sec.
Command       ap_source done; 0.141 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute       sc_get_clocks pixel_pack 
Execute       source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 162.234 ; gain = 104.641
INFO: [SYSC 207-301] Generating SystemC RTL for pixel_pack.
INFO: [VHDL 208-304] Generating VHDL RTL for pixel_pack.
INFO: [VLOG 209-307] Generating Verilog RTL for pixel_pack.
Command     autosyn done; 3.03 sec.
Command   csynth_design done; 17.308 sec.
Command ap_source done; 17.714 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/project_1/custom_ips/pixel_pack/solution1 opened at Fri Oct 11 11:41:46 +0330 2019
Execute     config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     config_clock -quiet -name control -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'control' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.149 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.152 sec.
Execute     set_part xczu3cg-sbva484-1-e 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3cg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3cg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3cg-sbva484-1-e'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.27 sec.
Execute   export_design -rtl verilog -format ip_catalog -description Pixel Packing from 24-bit to 32-bit -display_name Pixel Pack 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.137 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.141 sec.
Command     ap_source done; 0.141 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.154 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.197 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.201 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.compgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute     sc_get_clocks pixel_pack 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.rtl_wrap.cfg.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.constraint.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/pixel_pack.tbgen.tcl 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/project_1/custom_ips/pixel_pack/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.134 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.136 sec.
Command     ap_source done; 0.136 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 9.995 sec.
Command ap_source done; 10.268 sec.
Execute cleanup_all 
