/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_qwen2_5_1/modulation_and_demodulation__design_4_.v:9: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:43: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:46: Syntax in assignment statement l-value.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:46: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:46: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:46: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:47: Syntax in assignment statement l-value.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:49: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:52: Syntax in assignment statement l-value.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:59: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:61: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:64: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:65: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:67: syntax error
I give up.

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_float16_qwen2_/modulation_and_demodulation__design_4_.v:1: syntax error
I give up.

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_gemma2_9b/modulation_and_demodulation__design_4_.v:12: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int4_qwen2_5_1/modulation_and_demodulation__design_4_.v:10: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_llama3_8b/modulation_and_demodulation__design_4_.v:2: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/chain_of_thought_int8_llama3_8b/modulation_and_demodulation__design_4_.v:3: error: Invalid module item.

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_llama3_8b/modulation_and_demodulation__design_4_.v:13: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_llama3_8b/modulation_and_demodulation__design_4_.v:13: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_qwen2_5_14b/modulation_and_demodulation__design_4_.v:18: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int8_qwen2_5_14b/modulation_and_demodulation__design_4_.v:9: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_llama3_8b/modulation_and_demodulation__design_4_.v:1: syntax error
I give up.

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_float16_gemma2_9b/modulation_and_demodulation__design_4_.v:12: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_qwen2_5_14b/modulation_and_demodulation__design_4_.v:15: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/zero_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:10: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:43: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:43: error: Syntax error between internal '}' and closing '}' of repeat concatenation.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:43: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:43: error: Malformed statement
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:44: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:44: error: Syntax error between internal '}' and closing '}' of repeat concatenation.
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:44: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int4_qwen2_5_14b/modulation_and_demodulation__design_4_.v:44: error: Malformed statement

/TVLSI_WORK/Ginisha/testing_file/Modules_TB/few_shot_int8_gemma2_9b/modulation_and_demodulation__design_4_.v:12: error: Unknown module type: mod_demod
2 error(s) during elaboration.
*** These modules were missing:
        mod_demod referenced 1 times.
***

