// Seed: 3514352661
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output wor id_2,
    output wand id_3,
    output wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input uwire id_8
    , id_18,
    input wand id_9,
    input tri id_10,
    input wand id_11,
    output tri1 id_12,
    output tri1 id_13,
    output tri id_14,
    output wire id_15,
    output wor id_16
);
  initial begin
    id_4 = 1 == id_9 < 1;
  end
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18
  );
  assign id_3 = id_10;
endmodule
