[{content={parts=[{text=--FlashCardSeparator--
Single
--InteriorSeparator--
In a direct-mapped cache, what determines the cache line where a memory location is placed?
--InteriorSeparator--
The address from main memory.
--InteriorSeparator--
easy
--InteriorSeparator--
1
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
An address in main memory for a direct-mapped cache is divided into which three parts?
--InteriorSeparator--
(right) Tag
(right) Cache line selector
(wrong) Data
(wrong) Page number
--InteriorSeparator--
medium
--InteriorSeparator--
1
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is stored in the tag field of a direct-mapped cache?
--InteriorSeparator--
A portion of the main memory address, used for identification.
--InteriorSeparator--
easy
--InteriorSeparator--
1
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the purpose of the cache line selector in a direct-mapped cache?
--InteriorSeparator--
To determine which line in the cache the data will be stored in.
--InteriorSeparator--
easy
--InteriorSeparator--
1
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What does the offset selector identify in a direct-mapped cache?
--InteriorSeparator--
The specific byte within the cache line.
--InteriorSeparator--
easy
--InteriorSeparator--
1
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Given a 32-bit address, a cache with 2048 lines and 32 bytes/line, how many bits are used for the cache line selector?
--InteriorSeparator--
11 bits
--InteriorSeparator--
medium
--InteriorSeparator--
3
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Given a 32-bit address, a cache with 2048 lines and 32 bytes/line, how many bits are used for the offset selector?
--InteriorSeparator--
5 bits
--InteriorSeparator--
medium
--InteriorSeparator--
3
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Given a 32-bit address, a cache with 2048 lines and 32 bytes/line, how many bits are used for the tag?
--InteriorSeparator--
16 bits
--InteriorSeparator--
medium
--InteriorSeparator--
3
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
What information is typically stored within a cache line?
--InteriorSeparator--
(right) A valid bit
(right) The tag
(wrong) The LRU bit
(wrong) The program counter
--InteriorSeparator--
medium
--InteriorSeparator--
6
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What does the valid bit in a cache line indicate?
--InteriorSeparator--
Whether the cache line contains valid data.
--InteriorSeparator--
easy
--InteriorSeparator--
6
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is a key advantage of direct-mapped caches?
--InteriorSeparator--
Simple implementation
--InteriorSeparator--
easy
--InteriorSeparator--
7
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is a major disadvantage of direct-mapped caches?
--InteriorSeparator--
Poor replacement policy and low hit rate due to lack of flexibility.
--InteriorSeparator--
medium
--InteriorSeparator--
7
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
In a fully associative cache, how is a location accessed?
--InteriorSeparator--
Based on its content.
--InteriorSeparator--
medium
--InteriorSeparator--
9
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Why are memory lookups performed in parallel in fully associative caches?
--InteriorSeparator--
To compare the search value with all locations simultaneously.
--InteriorSeparator--
hard
--InteriorSeparator--
9
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is a key advantage of fully associative caches?
--InteriorSeparator--
Flexibility in placing data from main memory into any cache line.
--InteriorSeparator--
medium
--InteriorSeparator--
10
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is a major disadvantage of fully associative caches?
--InteriorSeparator--
Long access time due to slow associative memories.
--InteriorSeparator--
medium
--InteriorSeparator--
11
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is another name for partially associative cache?
--InteriorSeparator--
Set-associative cache.
--InteriorSeparator--
easy
--InteriorSeparator--
12
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the main difference between direct-mapped cache and partially associative cache?
--InteriorSeparator--
Each line of the cache contains multiple sets of data in partially associative cache.
--InteriorSeparator--
medium
--InteriorSeparator--
12
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
What are the main components of a set in a partially associative cache?
--InteriorSeparator--
(right) Valid bit
(right) Tag
(wrong) LRU bit
(wrong) Dirty Bit
--InteriorSeparator--
medium
--InteriorSeparator--
12
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
How does the access time of a partially associative cache compare to a direct-mapped cache?
--InteriorSeparator--
Slightly longer, as all the n sets need to be verified.
--InteriorSeparator--
medium
--InteriorSeparator--
14
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
How does the hit rate of a partially associative cache compare to a direct-mapped cache?
--InteriorSeparator--
Higher, as it eliminates overlapping issues.
--InteriorSeparator--
medium
--InteriorSeparator--
14
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
In the context of cache write operations, what is the primary characteristic of the write-back scheme?
--InteriorSeparator--
Writes are only made to the cache initially, and the main memory is updated later, when the block is evicted.
--InteriorSeparator--
hard
--InteriorSeparator--
16
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is a potential issue with write-back caches in multi-processor systems?
--InteriorSeparator--
Problems with data consistency.
--InteriorSeparator--
hard
--InteriorSeparator--
16
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
In the context of cache write operations, what is the primary characteristic of the write-through scheme?
--InteriorSeparator--
Writes are made to both the cache and main memory simultaneously.
--InteriorSeparator--
hard
--InteriorSeparator--
17
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What are the two options when writing to a location not currently in the cache?
--InteriorSeparator--
Write allocate and no-write allocate.
--InteriorSeparator--
medium
--InteriorSeparator--
18
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the main purpose of cache coherence in parallel systems?
--InteriorSeparator--
Ensuring all processors use the latest written value for a shared variable.
--InteriorSeparator--
hard
--InteriorSeparator--
20
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the goal of maintaining memory coherence in a multi-processor system with caches?
--InteriorSeparator--
To ensure that any shared variable has the same value in all caches and in main memory.
--InteriorSeparator--
hard
--InteriorSeparator--
20
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What information about cache lines is used in coherence protocols?
--InteriorSeparator--
Whether the data is invalid, dirty, or shared.
--InteriorSeparator--
hard
--InteriorSeparator--
26
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
What are the two main types of cache coherence protocols?
--InteriorSeparator--
(right) Directory-based
(right) Snooping
(wrong) Tag-based
(wrong) Offset-based
--InteriorSeparator--
medium
--InteriorSeparator--
27
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the key characteristic of directory-based cache coherence protocols?
--InteriorSeparator--
Information about each cache line is stored in a single location.
--InteriorSeparator--
hard
--InteriorSeparator--
27
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
What is the key characteristic of snooping cache coherence protocols?
--InteriorSeparator--
Each cache has a copy of the shared line and monitors the bus for changes.
--InteriorSeparator--
hard
--InteriorSeparator--
27
--FlashCardSeparator--

--FlashCardSeparator--
Multiple
--InteriorSeparator--
When updating caches, what are the two main approaches used?
--InteriorSeparator--
(right) Write invalidate
(right) Write update
(wrong) Write through
(wrong) Write back
--InteriorSeparator--
medium
--InteriorSeparator--
28
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
In a write invalidate scheme, what happens when a processor modifies data?
--InteriorSeparator--
Other caches are notified, and if they have a copy of the data, they invalidate the corresponding line.
--InteriorSeparator--
hard
--InteriorSeparator--
29
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
In a write update scheme, what happens when a processor modifies data?
--InteriorSeparator--
Other caches are notified, and the new value is transmitted to them.
--InteriorSeparator--
hard
--InteriorSeparator--
31
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Which is generally more advantageous for multiple successive writes to the same location: write invalidate or write update?
--InteriorSeparator--
Write invalidate.
--InteriorSeparator--
hard
--InteriorSeparator--
33
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Why is write invalidation generally favored over write update?
--InteriorSeparator--
Reduced memory and bus occupancy.
--InteriorSeparator--
hard
--InteriorSeparator--
36
--FlashCardSeparator--

--FlashCardSeparator--
Single
--InteriorSeparator--
Besides processors, where else can the concept of caching be applied?
--InteriorSeparator--
Any situation involving communication with a slow, large capacity entity.
--InteriorSeparator--
medium
--InteriorSeparator--
37
--FlashCardSeparator--
}], role=model}, finishReason=STOP, avgLogprobs=-0.10782886446346553}]